Simulator report for Lab04_CE118
Sat Nov 16 00:23:43 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 347 nodes    ;
; Simulation Coverage         ;      29.39 % ;
; Total Number of Transitions ; 899          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                        ;
+--------------------------------------------------------------------------------------------+------------------------------+---------------+
; Option                                                                                     ; Setting                      ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------+---------------+
; Simulation mode                                                                            ; Functional                   ; Timing        ;
; Start time                                                                                 ; 0 ns                         ; 0 ns          ;
; Simulation results format                                                                  ; VWF                          ;               ;
; Vector input source                                                                        ; C:/CE118/Lab04/Waveform9.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                           ; On            ;
; Check outputs                                                                              ; Off                          ; Off           ;
; Report simulation coverage                                                                 ; On                           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                           ; On            ;
; Display missing 1-value coverage report                                                    ; On                           ; On            ;
; Display missing 0-value coverage report                                                    ; On                           ; On            ;
; Detect setup and hold time violations                                                      ; Off                          ; Off           ;
; Detect glitches                                                                            ; Off                          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                          ; Off           ;
; Generate Signal Activity File                                                              ; Off                          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                          ; Off           ;
; Group bus channels in simulation results                                                   ; Off                          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                         ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      29.39 % ;
; Total nodes checked                                 ; 347          ;
; Total output ports checked                          ; 347          ;
; Total output ports with complete 1/0-value coverage ; 102          ;
; Total output ports with no 1/0-value coverage       ; 220          ;
; Total output ports with no 1-value coverage         ; 240          ;
; Total output ports with no 0-value coverage         ; 225          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                              ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; Node Name                                                 ; Output Port Name                                          ; Output Port Type ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; |lab04|O[0]                                               ; |lab04|O[0]                                               ; pin_out          ;
; |lab04|O[1]                                               ; |lab04|O[1]                                               ; pin_out          ;
; |lab04|O[2]                                               ; |lab04|O[2]                                               ; pin_out          ;
; |lab04|O[3]                                               ; |lab04|O[3]                                               ; pin_out          ;
; |lab04|O[4]                                               ; |lab04|O[4]                                               ; pin_out          ;
; |lab04|O[5]                                               ; |lab04|O[5]                                               ; pin_out          ;
; |lab04|Tri                                                ; |lab04|Tri                                                ; out              ;
; |lab04|CLK                                                ; |lab04|CLK                                                ; out              ;
; |lab04|Select_mux                                         ; |lab04|Select_mux                                         ; out              ;
; |lab04|D1[0]                                              ; |lab04|D1[0]                                              ; out              ;
; |lab04|D1[1]                                              ; |lab04|D1[1]                                              ; out              ;
; |lab04|D1[2]                                              ; |lab04|D1[2]                                              ; out              ;
; |lab04|mux2_16bit:inst|mux21:inst15|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst15|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst15|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst15|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst11|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst11|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst11|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst11|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst7|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst7|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst7|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst7|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst3|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst3|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst3|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst3|inst3                  ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst8|inst1            ; |lab04|adder16bit:inst2|Full_Adder:inst8|inst1            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst7|inst1            ; |lab04|adder16bit:inst2|Full_Adder:inst7|inst1            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst7|inst4            ; |lab04|adder16bit:inst2|Full_Adder:inst7|inst4            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst7|inst2            ; |lab04|adder16bit:inst2|Full_Adder:inst7|inst2            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst6|inst1            ; |lab04|adder16bit:inst2|Full_Adder:inst6|inst1            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst6|inst             ; |lab04|adder16bit:inst2|Full_Adder:inst6|inst             ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst6|inst4            ; |lab04|adder16bit:inst2|Full_Adder:inst6|inst4            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst6|inst2            ; |lab04|adder16bit:inst2|Full_Adder:inst6|inst2            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst5|inst1            ; |lab04|adder16bit:inst2|Full_Adder:inst5|inst1            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst5|inst             ; |lab04|adder16bit:inst2|Full_Adder:inst5|inst             ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst5|inst4            ; |lab04|adder16bit:inst2|Full_Adder:inst5|inst4            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst5|inst2            ; |lab04|adder16bit:inst2|Full_Adder:inst5|inst2            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst4|inst1            ; |lab04|adder16bit:inst2|Full_Adder:inst4|inst1            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst4|inst             ; |lab04|adder16bit:inst2|Full_Adder:inst4|inst             ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst4|inst4            ; |lab04|adder16bit:inst2|Full_Adder:inst4|inst4            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst4|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst4|inst3            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst4|inst2            ; |lab04|adder16bit:inst2|Full_Adder:inst4|inst2            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst3|inst1            ; |lab04|adder16bit:inst2|Full_Adder:inst3|inst1            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst3|inst             ; |lab04|adder16bit:inst2|Full_Adder:inst3|inst             ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst3|inst4            ; |lab04|adder16bit:inst2|Full_Adder:inst3|inst4            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst3|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst3|inst3            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst3|inst2            ; |lab04|adder16bit:inst2|Full_Adder:inst3|inst2            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst1|inst1            ; |lab04|adder16bit:inst2|Full_Adder:inst1|inst1            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst1|inst             ; |lab04|adder16bit:inst2|Full_Adder:inst1|inst             ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst1|inst4            ; |lab04|adder16bit:inst2|Full_Adder:inst1|inst4            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst1|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst1|inst3            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst1|inst2            ; |lab04|adder16bit:inst2|Full_Adder:inst1|inst2            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst|inst              ; |lab04|adder16bit:inst2|Full_Adder:inst|inst              ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst|inst3             ; |lab04|adder16bit:inst2|Full_Adder:inst|inst3             ; out0             ;
; |lab04|shifter16bit:inst27|inst9                          ; |lab04|shifter16bit:inst27|inst9                          ; regout           ;
; |lab04|shifter16bit:inst27|inst                           ; |lab04|shifter16bit:inst27|inst                           ; regout           ;
; |lab04|shifter16bit:inst27|inst11                         ; |lab04|shifter16bit:inst27|inst11                         ; regout           ;
; |lab04|shifter16bit:inst27|inst10                         ; |lab04|shifter16bit:inst27|inst10                         ; regout           ;
; |lab04|shifter16bit:inst27|inst12                         ; |lab04|shifter16bit:inst27|inst12                         ; regout           ;
; |lab04|shifter16bit:inst27|inst13                         ; |lab04|shifter16bit:inst27|inst13                         ; regout           ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst2|inst  ; out0             ;
; |lab04|tri16:inst3|inst                                   ; |lab04|tri16:inst3|inst                                   ; out              ;
; |lab04|tri16:inst3|inst1                                  ; |lab04|tri16:inst3|inst1                                  ; out              ;
; |lab04|tri16:inst3|inst2                                  ; |lab04|tri16:inst3|inst2                                  ; out              ;
; |lab04|tri16:inst3|inst3                                  ; |lab04|tri16:inst3|inst3                                  ; out              ;
; |lab04|tri16:inst3|inst4                                  ; |lab04|tri16:inst3|inst4                                  ; out              ;
; |lab04|tri16:inst3|inst5                                  ; |lab04|tri16:inst3|inst5                                  ; out              ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; Node Name                                                 ; Output Port Name                                          ; Output Port Type ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; |lab04|O[6]                                               ; |lab04|O[6]                                               ; pin_out          ;
; |lab04|O[7]                                               ; |lab04|O[7]                                               ; pin_out          ;
; |lab04|O[8]                                               ; |lab04|O[8]                                               ; pin_out          ;
; |lab04|O[9]                                               ; |lab04|O[9]                                               ; pin_out          ;
; |lab04|O[10]                                              ; |lab04|O[10]                                              ; pin_out          ;
; |lab04|O[11]                                              ; |lab04|O[11]                                              ; pin_out          ;
; |lab04|O[12]                                              ; |lab04|O[12]                                              ; pin_out          ;
; |lab04|O[13]                                              ; |lab04|O[13]                                              ; pin_out          ;
; |lab04|O[14]                                              ; |lab04|O[14]                                              ; pin_out          ;
; |lab04|O[15]                                              ; |lab04|O[15]                                              ; pin_out          ;
; |lab04|D0[0]                                              ; |lab04|D0[0]                                              ; out              ;
; |lab04|D0[1]                                              ; |lab04|D0[1]                                              ; out              ;
; |lab04|D0[2]                                              ; |lab04|D0[2]                                              ; out              ;
; |lab04|D0[3]                                              ; |lab04|D0[3]                                              ; out              ;
; |lab04|D0[4]                                              ; |lab04|D0[4]                                              ; out              ;
; |lab04|D0[5]                                              ; |lab04|D0[5]                                              ; out              ;
; |lab04|D0[6]                                              ; |lab04|D0[6]                                              ; out              ;
; |lab04|D0[7]                                              ; |lab04|D0[7]                                              ; out              ;
; |lab04|D0[8]                                              ; |lab04|D0[8]                                              ; out              ;
; |lab04|D0[9]                                              ; |lab04|D0[9]                                              ; out              ;
; |lab04|D0[10]                                             ; |lab04|D0[10]                                             ; out              ;
; |lab04|D0[11]                                             ; |lab04|D0[11]                                             ; out              ;
; |lab04|D0[12]                                             ; |lab04|D0[12]                                             ; out              ;
; |lab04|D0[13]                                             ; |lab04|D0[13]                                             ; out              ;
; |lab04|D0[14]                                             ; |lab04|D0[14]                                             ; out              ;
; |lab04|D0[15]                                             ; |lab04|D0[15]                                             ; out              ;
; |lab04|D1[4]                                              ; |lab04|D1[4]                                              ; out              ;
; |lab04|D1[5]                                              ; |lab04|D1[5]                                              ; out              ;
; |lab04|D1[6]                                              ; |lab04|D1[6]                                              ; out              ;
; |lab04|D1[7]                                              ; |lab04|D1[7]                                              ; out              ;
; |lab04|D1[8]                                              ; |lab04|D1[8]                                              ; out              ;
; |lab04|D1[9]                                              ; |lab04|D1[9]                                              ; out              ;
; |lab04|D1[10]                                             ; |lab04|D1[10]                                             ; out              ;
; |lab04|D1[11]                                             ; |lab04|D1[11]                                             ; out              ;
; |lab04|D1[12]                                             ; |lab04|D1[12]                                             ; out              ;
; |lab04|D1[13]                                             ; |lab04|D1[13]                                             ; out              ;
; |lab04|D1[14]                                             ; |lab04|D1[14]                                             ; out              ;
; |lab04|D1[15]                                             ; |lab04|D1[15]                                             ; out              ;
; |lab04|S[1]                                               ; |lab04|S[1]                                               ; out              ;
; |lab04|S[0]                                               ; |lab04|S[0]                                               ; out              ;
; |lab04|mux2_16bit:inst|mux21:inst16|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst16|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst16|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst16|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst16|inst                  ; |lab04|mux2_16bit:inst|mux21:inst16|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst15|inst                  ; |lab04|mux2_16bit:inst|mux21:inst15|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst14|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst14|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst14|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst14|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst14|inst                  ; |lab04|mux2_16bit:inst|mux21:inst14|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst13|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst13|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst13|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst13|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst13|inst                  ; |lab04|mux2_16bit:inst|mux21:inst13|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst12|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst12|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst12|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst12|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst12|inst                  ; |lab04|mux2_16bit:inst|mux21:inst12|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst11|inst                  ; |lab04|mux2_16bit:inst|mux21:inst11|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst10|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst10|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst10|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst10|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst10|inst                  ; |lab04|mux2_16bit:inst|mux21:inst10|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst9|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst9|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst9|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst9|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst9|inst                   ; |lab04|mux2_16bit:inst|mux21:inst9|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst8|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst8|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst8|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst8|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst8|inst                   ; |lab04|mux2_16bit:inst|mux21:inst8|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst7|inst                   ; |lab04|mux2_16bit:inst|mux21:inst7|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst6|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst6|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst6|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst6|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst6|inst                   ; |lab04|mux2_16bit:inst|mux21:inst6|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst5|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst5|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst5|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst5|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst5|inst                   ; |lab04|mux2_16bit:inst|mux21:inst5|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst4|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst4|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst4|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst4|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst4|inst                   ; |lab04|mux2_16bit:inst|mux21:inst4|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst3|inst                   ; |lab04|mux2_16bit:inst|mux21:inst3|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst2|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst2|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst2|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst2|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst2|inst                   ; |lab04|mux2_16bit:inst|mux21:inst2|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst1|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst1|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst1|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst1|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst1|inst                   ; |lab04|mux2_16bit:inst|mux21:inst1|inst                   ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst17|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst17|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst17|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst17|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst16|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst16|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst16|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst16|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst16|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst16|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst16|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst16|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst16|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst16|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst15|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst15|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst15|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst15|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst15|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst15|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst15|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst15|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst15|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst15|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst14|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst14|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst14|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst14|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst14|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst14|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst14|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst14|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst14|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst14|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst13|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst13|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst13|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst13|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst13|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst13|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst13|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst13|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst13|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst13|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst10|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst10|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst10|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst10|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst10|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst10|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst10|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst10|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst10|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst10|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst12|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst12|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst12|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst12|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst12|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst12|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst12|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst12|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst12|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst12|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst9|inst1            ; |lab04|adder16bit:inst2|Full_Adder:inst9|inst1            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst9|inst             ; |lab04|adder16bit:inst2|Full_Adder:inst9|inst             ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst9|inst4            ; |lab04|adder16bit:inst2|Full_Adder:inst9|inst4            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst9|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst9|inst3            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst9|inst2            ; |lab04|adder16bit:inst2|Full_Adder:inst9|inst2            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst8|inst             ; |lab04|adder16bit:inst2|Full_Adder:inst8|inst             ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst8|inst4            ; |lab04|adder16bit:inst2|Full_Adder:inst8|inst4            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst8|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst8|inst3            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst8|inst2            ; |lab04|adder16bit:inst2|Full_Adder:inst8|inst2            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst7|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst7|inst3            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst6|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst6|inst3            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst5|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst5|inst3            ; out0             ;
; |lab04|shifter16bit:inst27|inst20                         ; |lab04|shifter16bit:inst27|inst20                         ; regout           ;
; |lab04|shifter16bit:inst27|inst18                         ; |lab04|shifter16bit:inst27|inst18                         ; regout           ;
; |lab04|shifter16bit:inst27|inst17                         ; |lab04|shifter16bit:inst27|inst17                         ; regout           ;
; |lab04|shifter16bit:inst27|inst16                         ; |lab04|shifter16bit:inst27|inst16                         ; regout           ;
; |lab04|shifter16bit:inst27|inst19                         ; |lab04|shifter16bit:inst27|inst19                         ; regout           ;
; |lab04|shifter16bit:inst27|inst21                         ; |lab04|shifter16bit:inst27|inst21                         ; regout           ;
; |lab04|shifter16bit:inst27|inst23                         ; |lab04|shifter16bit:inst27|inst23                         ; regout           ;
; |lab04|shifter16bit:inst27|inst15                         ; |lab04|shifter16bit:inst27|inst15                         ; regout           ;
; |lab04|shifter16bit:inst27|inst22                         ; |lab04|shifter16bit:inst27|inst22                         ; regout           ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst  ; out0             ;
; |lab04|tri16:inst3|inst6                                  ; |lab04|tri16:inst3|inst6                                  ; out              ;
; |lab04|tri16:inst3|inst7                                  ; |lab04|tri16:inst3|inst7                                  ; out              ;
; |lab04|tri16:inst3|inst8                                  ; |lab04|tri16:inst3|inst8                                  ; out              ;
; |lab04|tri16:inst3|inst9                                  ; |lab04|tri16:inst3|inst9                                  ; out              ;
; |lab04|tri16:inst3|inst10                                 ; |lab04|tri16:inst3|inst10                                 ; out              ;
; |lab04|tri16:inst3|inst11                                 ; |lab04|tri16:inst3|inst11                                 ; out              ;
; |lab04|tri16:inst3|inst12                                 ; |lab04|tri16:inst3|inst12                                 ; out              ;
; |lab04|tri16:inst3|inst13                                 ; |lab04|tri16:inst3|inst13                                 ; out              ;
; |lab04|tri16:inst3|inst14                                 ; |lab04|tri16:inst3|inst14                                 ; out              ;
; |lab04|tri16:inst3|inst15                                 ; |lab04|tri16:inst3|inst15                                 ; out              ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; Node Name                                                 ; Output Port Name                                          ; Output Port Type ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; |lab04|D0[0]                                              ; |lab04|D0[0]                                              ; out              ;
; |lab04|D0[1]                                              ; |lab04|D0[1]                                              ; out              ;
; |lab04|D0[2]                                              ; |lab04|D0[2]                                              ; out              ;
; |lab04|D0[3]                                              ; |lab04|D0[3]                                              ; out              ;
; |lab04|D0[4]                                              ; |lab04|D0[4]                                              ; out              ;
; |lab04|D0[5]                                              ; |lab04|D0[5]                                              ; out              ;
; |lab04|D0[6]                                              ; |lab04|D0[6]                                              ; out              ;
; |lab04|D0[7]                                              ; |lab04|D0[7]                                              ; out              ;
; |lab04|D0[8]                                              ; |lab04|D0[8]                                              ; out              ;
; |lab04|D0[9]                                              ; |lab04|D0[9]                                              ; out              ;
; |lab04|D0[10]                                             ; |lab04|D0[10]                                             ; out              ;
; |lab04|D0[11]                                             ; |lab04|D0[11]                                             ; out              ;
; |lab04|D0[12]                                             ; |lab04|D0[12]                                             ; out              ;
; |lab04|D0[13]                                             ; |lab04|D0[13]                                             ; out              ;
; |lab04|D0[14]                                             ; |lab04|D0[14]                                             ; out              ;
; |lab04|D0[15]                                             ; |lab04|D0[15]                                             ; out              ;
; |lab04|D1[3]                                              ; |lab04|D1[3]                                              ; out              ;
; |lab04|D1[4]                                              ; |lab04|D1[4]                                              ; out              ;
; |lab04|D1[5]                                              ; |lab04|D1[5]                                              ; out              ;
; |lab04|D1[6]                                              ; |lab04|D1[6]                                              ; out              ;
; |lab04|D1[7]                                              ; |lab04|D1[7]                                              ; out              ;
; |lab04|D1[8]                                              ; |lab04|D1[8]                                              ; out              ;
; |lab04|D1[9]                                              ; |lab04|D1[9]                                              ; out              ;
; |lab04|D1[10]                                             ; |lab04|D1[10]                                             ; out              ;
; |lab04|D1[11]                                             ; |lab04|D1[11]                                             ; out              ;
; |lab04|D1[12]                                             ; |lab04|D1[12]                                             ; out              ;
; |lab04|D1[13]                                             ; |lab04|D1[13]                                             ; out              ;
; |lab04|D1[14]                                             ; |lab04|D1[14]                                             ; out              ;
; |lab04|D1[15]                                             ; |lab04|D1[15]                                             ; out              ;
; |lab04|S[1]                                               ; |lab04|S[1]                                               ; out              ;
; |lab04|S[0]                                               ; |lab04|S[0]                                               ; out              ;
; |lab04|mux2_16bit:inst|mux21:inst16|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst16|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst16|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst16|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst16|inst                  ; |lab04|mux2_16bit:inst|mux21:inst16|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst15|inst                  ; |lab04|mux2_16bit:inst|mux21:inst15|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst14|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst14|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst14|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst14|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst14|inst                  ; |lab04|mux2_16bit:inst|mux21:inst14|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst13|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst13|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst13|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst13|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst13|inst                  ; |lab04|mux2_16bit:inst|mux21:inst13|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst12|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst12|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst12|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst12|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst12|inst                  ; |lab04|mux2_16bit:inst|mux21:inst12|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst11|inst                  ; |lab04|mux2_16bit:inst|mux21:inst11|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst10|inst5                 ; |lab04|mux2_16bit:inst|mux21:inst10|inst5                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst10|inst3                 ; |lab04|mux2_16bit:inst|mux21:inst10|inst3                 ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst10|inst                  ; |lab04|mux2_16bit:inst|mux21:inst10|inst                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst9|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst9|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst9|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst9|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst9|inst                   ; |lab04|mux2_16bit:inst|mux21:inst9|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst8|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst8|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst8|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst8|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst8|inst                   ; |lab04|mux2_16bit:inst|mux21:inst8|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst7|inst                   ; |lab04|mux2_16bit:inst|mux21:inst7|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst6|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst6|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst6|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst6|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst6|inst                   ; |lab04|mux2_16bit:inst|mux21:inst6|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst5|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst5|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst5|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst5|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst5|inst                   ; |lab04|mux2_16bit:inst|mux21:inst5|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst4|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst4|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst4|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst4|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst4|inst                   ; |lab04|mux2_16bit:inst|mux21:inst4|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst3|inst                   ; |lab04|mux2_16bit:inst|mux21:inst3|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst2|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst2|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst2|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst2|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst2|inst                   ; |lab04|mux2_16bit:inst|mux21:inst2|inst                   ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst1|inst5                  ; |lab04|mux2_16bit:inst|mux21:inst1|inst5                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst1|inst3                  ; |lab04|mux2_16bit:inst|mux21:inst1|inst3                  ; out0             ;
; |lab04|mux2_16bit:inst|mux21:inst1|inst                   ; |lab04|mux2_16bit:inst|mux21:inst1|inst                   ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst17|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst17|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst17|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst17|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst16|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst16|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst16|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst16|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst16|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst16|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst16|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst16|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst16|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst16|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst15|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst15|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst15|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst15|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst15|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst15|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst15|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst15|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst15|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst15|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst14|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst14|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst14|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst14|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst14|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst14|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst14|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst14|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst14|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst14|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst13|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst13|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst13|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst13|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst13|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst13|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst13|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst13|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst13|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst13|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst10|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst10|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst10|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst10|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst10|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst10|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst10|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst10|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst10|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst10|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst12|inst1           ; |lab04|adder16bit:inst2|Full_Adder:inst12|inst1           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst12|inst            ; |lab04|adder16bit:inst2|Full_Adder:inst12|inst            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst12|inst4           ; |lab04|adder16bit:inst2|Full_Adder:inst12|inst4           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst12|inst3           ; |lab04|adder16bit:inst2|Full_Adder:inst12|inst3           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst12|inst2           ; |lab04|adder16bit:inst2|Full_Adder:inst12|inst2           ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst9|inst1            ; |lab04|adder16bit:inst2|Full_Adder:inst9|inst1            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst9|inst             ; |lab04|adder16bit:inst2|Full_Adder:inst9|inst             ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst9|inst4            ; |lab04|adder16bit:inst2|Full_Adder:inst9|inst4            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst9|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst9|inst3            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst9|inst2            ; |lab04|adder16bit:inst2|Full_Adder:inst9|inst2            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst8|inst             ; |lab04|adder16bit:inst2|Full_Adder:inst8|inst             ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst8|inst4            ; |lab04|adder16bit:inst2|Full_Adder:inst8|inst4            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst8|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst8|inst3            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst8|inst2            ; |lab04|adder16bit:inst2|Full_Adder:inst8|inst2            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst7|inst             ; |lab04|adder16bit:inst2|Full_Adder:inst7|inst             ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst7|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst7|inst3            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst6|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst6|inst3            ; out0             ;
; |lab04|adder16bit:inst2|Full_Adder:inst5|inst3            ; |lab04|adder16bit:inst2|Full_Adder:inst5|inst3            ; out0             ;
; |lab04|shifter16bit:inst27|inst20                         ; |lab04|shifter16bit:inst27|inst20                         ; regout           ;
; |lab04|shifter16bit:inst27|inst18                         ; |lab04|shifter16bit:inst27|inst18                         ; regout           ;
; |lab04|shifter16bit:inst27|inst17                         ; |lab04|shifter16bit:inst27|inst17                         ; regout           ;
; |lab04|shifter16bit:inst27|inst16                         ; |lab04|shifter16bit:inst27|inst16                         ; regout           ;
; |lab04|shifter16bit:inst27|inst19                         ; |lab04|shifter16bit:inst27|inst19                         ; regout           ;
; |lab04|shifter16bit:inst27|inst21                         ; |lab04|shifter16bit:inst27|inst21                         ; regout           ;
; |lab04|shifter16bit:inst27|inst23                         ; |lab04|shifter16bit:inst27|inst23                         ; regout           ;
; |lab04|shifter16bit:inst27|inst14                         ; |lab04|shifter16bit:inst27|inst14                         ; regout           ;
; |lab04|shifter16bit:inst27|inst15                         ; |lab04|shifter16bit:inst27|inst15                         ; regout           ;
; |lab04|shifter16bit:inst27|inst22                         ; |lab04|shifter16bit:inst27|inst22                         ; regout           ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst33|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst24|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst25|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst26|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst27|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst29|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst32|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst34|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst28|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst31|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst30|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst36|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst39|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst38|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst37|mux21:inst2|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst5 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst3 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst  ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst1|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst5 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst3 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst  ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst3|inst  ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst5 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst5 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst3 ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst3 ; out0             ;
; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst  ; |lab04|shifter16bit:inst27|mux41:inst35|mux21:inst2|inst  ; out0             ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 16 00:23:43 2024
Info: Command: quartus_sim --simulation_results_format=VWF Lab04_CE118 -c Lab04_CE118
Info (324025): Using vector source file "C:/CE118/Lab04/Waveform9.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      29.39 %
Info (328052): Number of transitions in simulation is 899
Info (324045): Vector file Lab04_CE118.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4444 megabytes
    Info: Processing ended: Sat Nov 16 00:23:43 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


