#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jul 10 14:00:53 2019
# Process ID: 7444
# Current directory: F:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: F:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.runs/impl_1/design_1_wrapper.vdi
# Journal file: F:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Hardware_Implementation/combined_final_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Hardware_Implementation/kernel_matrix_hardware_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2019.1/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 347.996 ; gain = 51.477
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_accelerator_function_0_0/design_1_accelerator_function_0_0.dcp' for cell 'design_1_i/accelerator_function_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.dcp' for cell 'design_1_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_1/design_1_axi_dma_1_1.dcp' for cell 'design_1_i/axi_dma_2'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_2/design_1_axi_dma_1_2.dcp' for cell 'design_1_i/axi_dma_3'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_3/design_1_axi_dma_1_3.dcp' for cell 'design_1_i/axi_dma_4'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_0/design_1_axi_dma_5_0.dcp' for cell 'design_1_i/axi_dma_5'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_1/design_1_axi_dma_5_1.dcp' for cell 'design_1_i/axi_dma_6'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 3174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_0/design_1_axi_dma_5_0.xdc] for cell 'design_1_i/axi_dma_5/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_0/design_1_axi_dma_5_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_0/design_1_axi_dma_5_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_0/design_1_axi_dma_5_0.xdc:61]
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_0/design_1_axi_dma_5_0.xdc] for cell 'design_1_i/axi_dma_5/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_1/design_1_axi_dma_1_1.xdc] for cell 'design_1_i/axi_dma_2/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_1/design_1_axi_dma_1_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_1/design_1_axi_dma_1_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_1/design_1_axi_dma_1_1.xdc:61]
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_1/design_1_axi_dma_1_1.xdc] for cell 'design_1_i/axi_dma_2/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_2/design_1_axi_dma_1_2.xdc] for cell 'design_1_i/axi_dma_3/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_2/design_1_axi_dma_1_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_2/design_1_axi_dma_1_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_2/design_1_axi_dma_1_2.xdc:61]
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_2/design_1_axi_dma_1_2.xdc] for cell 'design_1_i/axi_dma_3/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_3/design_1_axi_dma_1_3.xdc] for cell 'design_1_i/axi_dma_4/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_3/design_1_axi_dma_1_3.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_3/design_1_axi_dma_1_3.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_3/design_1_axi_dma_1_3.xdc:61]
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_3/design_1_axi_dma_1_3.xdc] for cell 'design_1_i/axi_dma_4/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_1/design_1_axi_dma_5_1.xdc] for cell 'design_1_i/axi_dma_6/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_1/design_1_axi_dma_5_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_1/design_1_axi_dma_5_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_1/design_1_axi_dma_5_1.xdc:61]
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_1/design_1_axi_dma_5_1.xdc] for cell 'design_1_i/axi_dma_6/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_0/design_1_axi_dma_5_0_clocks.xdc] for cell 'design_1_i/axi_dma_5/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_0/design_1_axi_dma_5_0_clocks.xdc] for cell 'design_1_i/axi_dma_5/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_1/design_1_axi_dma_1_1_clocks.xdc] for cell 'design_1_i/axi_dma_2/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_1/design_1_axi_dma_1_1_clocks.xdc] for cell 'design_1_i/axi_dma_2/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_2/design_1_axi_dma_1_2_clocks.xdc] for cell 'design_1_i/axi_dma_3/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_2/design_1_axi_dma_1_2_clocks.xdc] for cell 'design_1_i/axi_dma_3/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_3/design_1_axi_dma_1_3_clocks.xdc] for cell 'design_1_i/axi_dma_4/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_3/design_1_axi_dma_1_3_clocks.xdc] for cell 'design_1_i/axi_dma_4/U0'
Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_1/design_1_axi_dma_5_1_clocks.xdc] for cell 'design_1_i/axi_dma_6/U0'
Finished Parsing XDC File [f:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_5_1/design_1_axi_dma_5_1_clocks.xdc] for cell 'design_1_i/axi_dma_6/U0'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1091.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 578 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 14 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 551 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 13 instances

25 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1091.055 ; gain = 743.059
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1113.547 ; gain = 22.492

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 191821073

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1756.383 ; gain = 642.836

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 36 inverter(s) to 220 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 166b04a0e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1906.852 ; gain = 0.344
INFO: [Opt 31-389] Phase Retarget created 222 cells and removed 521 cells
INFO: [Opt 31-1021] In phase Retarget, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 1349df8b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1906.852 ; gain = 0.344
INFO: [Opt 31-389] Phase Constant propagation created 73 cells and removed 919 cells
INFO: [Opt 31-1021] In phase Constant propagation, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e92d5362

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1906.852 ; gain = 0.344
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4396 cells
INFO: [Opt 31-1021] In phase Sweep, 130 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e92d5362

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1906.852 ; gain = 0.344
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e92d5362

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1906.852 ; gain = 0.344
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 155334265

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1906.852 ; gain = 0.344
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             222  |             521  |                                             78  |
|  Constant propagation         |              73  |             919  |                                            104  |
|  Sweep                        |               0  |            4396  |                                            130  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             78  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1906.852 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18f465ca0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1906.852 ; gain = 0.344

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.619 | TNS=-3370.100 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 139 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 21 newly gated: 0 Total Ports: 278
Ending PowerOpt Patch Enables Task | Checksum: 129ca1ef8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2908.625 ; gain = 0.000
Ending Power Optimization Task | Checksum: 129ca1ef8

Time (s): cpu = 00:02:02 ; elapsed = 00:01:18 . Memory (MB): peak = 2908.625 ; gain = 1001.773

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 129ca1ef8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.625 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2908.625 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b4a2fd0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:51 ; elapsed = 00:02:03 . Memory (MB): peak = 2908.625 ; gain = 1817.570
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.122 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2908.625 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2908.625 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fed76d15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2908.625 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e1ef4af

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 113f6f644

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 113f6f644

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2908.625 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 113f6f644

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bf85bb58

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 12 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/i_0_0_reg_3543_reg[2]_rep_0[2]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/i_0_0_reg_3543_reg[2]_rep_0[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/i_0_0_reg_3543_reg[3]_rep_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/i_0_0_reg_3543_reg[2]_rep_0[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/Q[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/Q[3]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/A[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/Q[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/i12_0_0_reg_5499_reg[2]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/i12_0_0_reg_5499_reg[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/i12_0_0_reg_5499_reg[3]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/i12_0_0_reg_5499_reg[4]. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 12 nets. Created 108 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 108 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[7] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[8] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[5] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[3] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[1] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_16 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[5] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[15] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[8] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[7] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[4] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[3] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[14] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[4] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[14] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[11] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[11] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[1] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[13] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[13] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[3] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[9] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[7] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[12] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[14] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[9] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[7] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[8] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[15] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_21_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[1] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[15] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_10_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[5] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[11] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[6] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[12] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[2] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[8] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_20__0_i_2_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_20__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[4] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[2] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_12[1] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_6_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[3] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[6] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[1] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_21_2 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_20__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_20__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[5] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_2[1] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_17_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[14] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[11] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_10[1] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_1_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[4] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_21_0 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_21_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_21_1 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_10_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_0__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_0__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[13] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_17__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_17__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_15__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_15__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_3[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_18_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_2__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_2__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308][0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_27_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[12] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[2] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[6] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[9] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/WEA[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_1_29_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_0__0_i_2_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_0__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_12[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_5_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_10[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_19 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_6[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_17 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_0[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_1_24_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[13] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ADDRARDADDR[10] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_10__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_10__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[9] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_6[1] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_9_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[6] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_22__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_22__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_5__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_5__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_30__0_i_2_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_30__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[12] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[2] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg[10] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_24_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_11[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_2_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308][1] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_28_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_12__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_12__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_25__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_25__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_30__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_30__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_7__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_7__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_2[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_17 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_0_i_31[10] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_16_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_8[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_13_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_27__0_i_1_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_27__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_7[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_10_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_enable_reg_pp103_iter0_reg_0[10] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_8_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_10__0_i_2_n_4 could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/ram_reg_1_10__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ap_CS_fsm_reg[1308]_4[0] could not be optimized because driver design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/ram_reg_0_21_i_4 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_27_reg_21664_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_26_reg_21621_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_38_reg_22137_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_20_reg_21363_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_43_reg_22352_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_45_reg_22438_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_49_reg_22620_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_21_reg_21406_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_48_reg_22567_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_40_reg_22223_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_22_reg_21449_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_39_reg_22180_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_24_reg_21535_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_44_reg_22395_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_17_reg_21234_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_47_reg_22524_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_30_reg_21793_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_18_reg_21277_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_16_reg_21191_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_34_reg_21965_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_29_reg_21750_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_31_reg_21836_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_36_reg_22051_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_37_reg_22094_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_25_reg_21578_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_9_reg_20890_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_35_reg_22008_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_11_reg_20976_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_15_reg_21148_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_7_reg_20804_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_23_reg_21492_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_14_reg_21105_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_46_reg_22481_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_12_reg_21019_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_13_reg_21062_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_42_reg_22309_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_41_reg_22266_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_28_reg_21707_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_8_reg_20847_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_33_reg_21922_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_32_reg_21879_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_4_reg_20675_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_10_reg_20933_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_19_reg_21320_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_3_reg_20632_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_5_reg_20718_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_reg_20503_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_2_reg_20589_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_1_reg_20546_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_28_reg_24689_reg. 16 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 8 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_6_reg_20761_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_14_reg_23793_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_26_reg_24561_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_29_reg_24753_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_27_reg_24625_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_31_reg_24881_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_32_reg_24945_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_35_reg_25137_reg. 17 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 58 nets or cells. Created 979 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2908.625 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout                        |          108  |              0  |                    12  |           0  |           1  |  00:00:02  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |          979  |              0  |                    58  |           0  |           1  |  00:00:08  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |         1087  |              0  |                    70  |           0  |           7  |  00:00:11  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1686a6475

Time (s): cpu = 00:02:52 ; elapsed = 00:01:55 . Memory (MB): peak = 2908.625 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1688a40d2

Time (s): cpu = 00:03:06 ; elapsed = 00:02:06 . Memory (MB): peak = 2908.625 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1688a40d2

Time (s): cpu = 00:03:06 ; elapsed = 00:02:06 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 143fa1776

Time (s): cpu = 00:03:15 ; elapsed = 00:02:12 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aefd67e7

Time (s): cpu = 00:03:33 ; elapsed = 00:02:24 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f5241af5

Time (s): cpu = 00:03:34 ; elapsed = 00:02:25 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1444ac829

Time (s): cpu = 00:03:34 ; elapsed = 00:02:25 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ba341d4f

Time (s): cpu = 00:03:59 ; elapsed = 00:02:44 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1eb8ad452

Time (s): cpu = 00:04:41 ; elapsed = 00:03:26 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11c06e5b6

Time (s): cpu = 00:04:47 ; elapsed = 00:03:32 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11ad66ab4

Time (s): cpu = 00:04:48 ; elapsed = 00:03:34 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 149baa6b3

Time (s): cpu = 00:05:24 ; elapsed = 00:04:03 . Memory (MB): peak = 2908.625 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 149baa6b3

Time (s): cpu = 00:05:25 ; elapsed = 00:04:04 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17b044116

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/accelerator_function_0/inst/Block_proc9_U0/ap_rst_n_inv, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17b044116

Time (s): cpu = 00:05:51 ; elapsed = 00:04:21 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.426. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16d2607ac

Time (s): cpu = 00:06:49 ; elapsed = 00:05:09 . Memory (MB): peak = 2908.625 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16d2607ac

Time (s): cpu = 00:06:49 ; elapsed = 00:05:10 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16d2607ac

Time (s): cpu = 00:06:50 ; elapsed = 00:05:10 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16d2607ac

Time (s): cpu = 00:06:51 ; elapsed = 00:05:11 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2908.625 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 11d26d5a8

Time (s): cpu = 00:06:51 ; elapsed = 00:05:11 . Memory (MB): peak = 2908.625 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11d26d5a8

Time (s): cpu = 00:06:52 ; elapsed = 00:05:12 . Memory (MB): peak = 2908.625 ; gain = 0.000
Ending Placer Task | Checksum: 10cacc6de

Time (s): cpu = 00:06:52 ; elapsed = 00:05:12 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
262 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:00 ; elapsed = 00:05:18 . Memory (MB): peak = 2908.625 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.625 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c77aef57 ConstDB: 0 ShapeSum: 4531d787 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7a30c612

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 2908.625 ; gain = 0.000
Post Restoration Checksum: NetGraph: 2aeb9b36 NumContArr: 4f452adc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7a30c612

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7a30c612

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2908.625 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7a30c612

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2908.625 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2460e7b5b

Time (s): cpu = 00:01:30 ; elapsed = 00:00:55 . Memory (MB): peak = 2908.625 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.244 | TNS=-5425.526| WHS=-0.357 | THS=-953.319|

Phase 2 Router Initialization | Checksum: 233077e28

Time (s): cpu = 00:01:46 ; elapsed = 00:01:06 . Memory (MB): peak = 2976.285 ; gain = 67.660

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 60661
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 60661
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 292b73849

Time (s): cpu = 00:04:23 ; elapsed = 00:02:30 . Memory (MB): peak = 2976.285 ; gain = 67.660
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/accelerator_function_0/inst/Block_proc9_U0/input_buf_U/Block_proc9_inputeOg_ram_U/ram_reg_mux_sel__23/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13634
 Number of Nodes with overlaps = 3651
 Number of Nodes with overlaps = 1307
 Number of Nodes with overlaps = 419
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.686 | TNS=-9144.341| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1464173d9

Time (s): cpu = 00:09:39 ; elapsed = 00:06:04 . Memory (MB): peak = 2976.285 ; gain = 67.660

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 417
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.220 | TNS=-8681.149| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21f6cde85

Time (s): cpu = 00:14:21 ; elapsed = 00:10:24 . Memory (MB): peak = 2976.285 ; gain = 67.660

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 515
Phase 4.3 Global Iteration 2 | Checksum: 20d09f478

Time (s): cpu = 00:15:08 ; elapsed = 00:11:10 . Memory (MB): peak = 2976.285 ; gain = 67.660
Phase 4 Rip-up And Reroute | Checksum: 20d09f478

Time (s): cpu = 00:15:08 ; elapsed = 00:11:11 . Memory (MB): peak = 2976.285 ; gain = 67.660

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 172e7959e

Time (s): cpu = 00:15:13 ; elapsed = 00:11:14 . Memory (MB): peak = 2976.285 ; gain = 67.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.220 | TNS=-8546.212| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: da5552fc

Time (s): cpu = 00:15:26 ; elapsed = 00:11:21 . Memory (MB): peak = 2976.285 ; gain = 67.660

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: da5552fc

Time (s): cpu = 00:15:26 ; elapsed = 00:11:21 . Memory (MB): peak = 2976.285 ; gain = 67.660
Phase 5 Delay and Skew Optimization | Checksum: da5552fc

Time (s): cpu = 00:15:26 ; elapsed = 00:11:21 . Memory (MB): peak = 2976.285 ; gain = 67.660

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: be667d80

Time (s): cpu = 00:15:32 ; elapsed = 00:11:25 . Memory (MB): peak = 2976.285 ; gain = 67.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.207 | TNS=-8542.307| WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a9e1442a

Time (s): cpu = 00:15:32 ; elapsed = 00:11:25 . Memory (MB): peak = 2976.285 ; gain = 67.660
Phase 6 Post Hold Fix | Checksum: a9e1442a

Time (s): cpu = 00:15:32 ; elapsed = 00:11:25 . Memory (MB): peak = 2976.285 ; gain = 67.660

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.8315 %
  Global Horizontal Routing Utilization  = 26.8551 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 95.4955%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X51Y92 -> INT_R_X51Y92
   INT_R_X55Y91 -> INT_R_X55Y91
   INT_L_X42Y82 -> INT_L_X42Y82
   INT_R_X39Y79 -> INT_R_X39Y79
   INT_L_X40Y79 -> INT_L_X40Y79
South Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X57Y83 -> INT_R_X57Y83
   INT_L_X40Y54 -> INT_L_X40Y54
   INT_R_X43Y54 -> INT_R_X43Y54
   INT_L_X42Y53 -> INT_L_X42Y53
   INT_L_X18Y48 -> INT_L_X18Y48
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X51Y80 -> INT_R_X51Y80
   INT_R_X39Y70 -> INT_R_X39Y70
   INT_L_X40Y70 -> INT_L_X40Y70
   INT_R_X41Y68 -> INT_R_X41Y68
   INT_L_X38Y55 -> INT_L_X38Y55
West Dir 2x2 Area, Max Cong = 88.6029%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y30 -> INT_R_X39Y31

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.25 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.714286 Sparse Ratio: 1.375

Phase 7 Route finalize | Checksum: 1338d7c43

Time (s): cpu = 00:15:33 ; elapsed = 00:11:26 . Memory (MB): peak = 2976.285 ; gain = 67.660

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1338d7c43

Time (s): cpu = 00:15:33 ; elapsed = 00:11:26 . Memory (MB): peak = 2976.285 ; gain = 67.660

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ab0a6e41

Time (s): cpu = 00:15:43 ; elapsed = 00:11:37 . Memory (MB): peak = 2976.285 ; gain = 67.660

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.207 | TNS=-8542.307| WHS=0.013  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ab0a6e41

Time (s): cpu = 00:15:44 ; elapsed = 00:11:38 . Memory (MB): peak = 2976.285 ; gain = 67.660
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:15:44 ; elapsed = 00:11:38 . Memory (MB): peak = 2976.285 ; gain = 67.660

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
281 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:52 ; elapsed = 00:11:42 . Memory (MB): peak = 2976.285 ; gain = 67.660
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2976.285 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2976.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2976.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2976.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/Hardware_Implementation/combined_final_vivado/combined_final_vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2976.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
293 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2976.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_6/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_6>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_5>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_4>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_3>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_10_reg_23537_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_10_reg_23537_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_11_reg_23601_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_11_reg_23601_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_12_reg_23665_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_12_reg_23665_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_13_reg_23729_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_13_reg_23729_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_14_reg_23793_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_14_reg_23793_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_15_reg_23857_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_15_reg_23857_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_16_reg_23921_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_16_reg_23921_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_17_reg_23985_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_17_reg_23985_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_18_reg_24049_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_18_reg_24049_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_19_reg_24113_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_19_reg_24113_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_1_reg_22961_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_1_reg_22961_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_20_reg_24177_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_20_reg_24177_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_21_reg_24241_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_21_reg_24241_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_22_reg_24305_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_22_reg_24305_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_23_reg_24369_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_23_reg_24369_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_24_reg_24433_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_24_reg_24433_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_25_reg_24497_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_25_reg_24497_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_26_reg_24561_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_26_reg_24561_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_27_reg_24625_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_27_reg_24625_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_28_reg_24689_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_28_reg_24689_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_29_reg_24753_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_29_reg_24753_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_2_reg_23025_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_2_reg_23025_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_30_reg_24817_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_30_reg_24817_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_31_reg_24881_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_31_reg_24881_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_32_reg_24945_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_32_reg_24945_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_33_reg_25009_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_33_reg_25009_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_34_reg_25073_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_34_reg_25073_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_35_reg_25137_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_35_reg_25137_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_36_reg_25201_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_36_reg_25201_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_37_reg_25265_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_37_reg_25265_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_38_reg_25329_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_38_reg_25329_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_39_reg_25393_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_39_reg_25393_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_3_reg_23089_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_3_reg_23089_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_40_reg_25457_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_40_reg_25457_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_41_reg_25521_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_41_reg_25521_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_42_reg_25585_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_42_reg_25585_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_43_reg_25649_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_43_reg_25649_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_44_reg_25713_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_44_reg_25713_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_45_reg_25777_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_45_reg_25777_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_46_reg_25841_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_46_reg_25841_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_47_reg_25905_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_47_reg_25905_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_48_reg_25969_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_48_reg_25969_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_49_reg_26033_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_49_reg_26033_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_4_reg_23153_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_4_reg_23153_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_5_reg_23217_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_5_reg_23217_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_6_reg_23281_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_6_reg_23281_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_7_reg_23345_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_7_reg_23345_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_8_reg_23409_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_8_reg_23409_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_9_reg_23473_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_9_reg_23473_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_10_reg_20933_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_10_reg_20933_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_11_reg_20976_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_11_reg_20976_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_12_reg_21019_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_12_reg_21019_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_13_reg_21062_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_13_reg_21062_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_14_reg_21105_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_14_reg_21105_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_15_reg_21148_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_15_reg_21148_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_16_reg_21191_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_16_reg_21191_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_17_reg_21234_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_17_reg_21234_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_18_reg_21277_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_18_reg_21277_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_19_reg_21320_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_19_reg_21320_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_1_reg_20546_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_1_reg_20546_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_20_reg_21363_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_20_reg_21363_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_21_reg_21406_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_21_reg_21406_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_22_reg_21449_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_22_reg_21449_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_23_reg_21492_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_23_reg_21492_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_24_reg_21535_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_24_reg_21535_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_25_reg_21578_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_25_reg_21578_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_26_reg_21621_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_26_reg_21621_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_27_reg_21664_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_27_reg_21664_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_28_reg_21707_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_28_reg_21707_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_29_reg_21750_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_29_reg_21750_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_2_reg_20589_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_2_reg_20589_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_30_reg_21793_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_30_reg_21793_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_31_reg_21836_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_31_reg_21836_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_32_reg_21879_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_32_reg_21879_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_33_reg_21922_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_33_reg_21922_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_34_reg_21965_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_34_reg_21965_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_35_reg_22008_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_35_reg_22008_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_36_reg_22051_reg input design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_36_reg_22051_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/p output design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_14_reg_23793_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_14_reg_23793_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_26_reg_24561_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_26_reg_24561_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_27_reg_24625_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_27_reg_24625_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_28_reg_24689_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_28_reg_24689_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_29_reg_24753_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_29_reg_24753_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_31_reg_24881_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_31_reg_24881_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_32_reg_24945_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_32_reg_24945_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_35_reg_25137_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_35_reg_25137_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_10_reg_20933_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_10_reg_20933_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_11_reg_20976_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_11_reg_20976_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_12_reg_21019_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_12_reg_21019_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_13_reg_21062_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_13_reg_21062_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_14_reg_21105_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_14_reg_21105_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_15_reg_21148_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_15_reg_21148_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_16_reg_21191_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_16_reg_21191_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_17_reg_21234_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_17_reg_21234_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_18_reg_21277_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_18_reg_21277_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_19_reg_21320_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_19_reg_21320_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_1_reg_20546_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_1_reg_20546_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_20_reg_21363_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_20_reg_21363_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_21_reg_21406_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_21_reg_21406_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_22_reg_21449_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_22_reg_21449_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_23_reg_21492_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_23_reg_21492_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_24_reg_21535_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_24_reg_21535_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_25_reg_21578_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_25_reg_21578_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_26_reg_21621_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_26_reg_21621_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_27_reg_21664_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_27_reg_21664_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_28_reg_21707_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_28_reg_21707_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_29_reg_21750_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_29_reg_21750_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_2_reg_20589_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_2_reg_20589_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_30_reg_21793_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_30_reg_21793_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_31_reg_21836_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_31_reg_21836_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_32_reg_21879_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_32_reg_21879_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_33_reg_21922_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_33_reg_21922_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_34_reg_21965_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_34_reg_21965_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_35_reg_22008_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_35_reg_22008_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_36_reg_22051_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_36_reg_22051_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_37_reg_22094_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_37_reg_22094_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_38_reg_22137_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_38_reg_22137_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_39_reg_22180_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_39_reg_22180_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_3_reg_20632_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_3_reg_20632_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_40_reg_22223_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_40_reg_22223_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_41_reg_22266_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_41_reg_22266_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_42_reg_22309_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_42_reg_22309_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_43_reg_22352_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_43_reg_22352_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_44_reg_22395_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_44_reg_22395_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_45_reg_22438_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_45_reg_22438_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_46_reg_22481_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_46_reg_22481_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_47_reg_22524_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_47_reg_22524_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_48_reg_22567_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_48_reg_22567_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_49_reg_22620_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_49_reg_22620_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_4_reg_20675_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_4_reg_20675_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_5_reg_20718_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_5_reg_20718_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_6_reg_20761_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_6_reg_20761_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_7_reg_20804_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_7_reg_20804_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_8_reg_20847_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_8_reg_20847_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_9_reg_20890_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_9_reg_20890_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_reg_20503_reg output design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_reg_20503_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/p multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functpcA_U57/accelerator_functpcA_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_10_reg_23537_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_10_reg_23537_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_11_reg_23601_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_11_reg_23601_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_12_reg_23665_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_12_reg_23665_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_13_reg_23729_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_13_reg_23729_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_14_reg_23793_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_14_reg_23793_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_15_reg_23857_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_15_reg_23857_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_16_reg_23921_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_16_reg_23921_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_17_reg_23985_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_17_reg_23985_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_18_reg_24049_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_18_reg_24049_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_19_reg_24113_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_19_reg_24113_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_1_reg_22961_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_1_reg_22961_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_20_reg_24177_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_20_reg_24177_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_21_reg_24241_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_21_reg_24241_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_22_reg_24305_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_22_reg_24305_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_23_reg_24369_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_23_reg_24369_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_24_reg_24433_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_24_reg_24433_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_25_reg_24497_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_25_reg_24497_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_26_reg_24561_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_26_reg_24561_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_27_reg_24625_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_27_reg_24625_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_28_reg_24689_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_28_reg_24689_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_29_reg_24753_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_29_reg_24753_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_2_reg_23025_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_2_reg_23025_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_30_reg_24817_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_30_reg_24817_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_31_reg_24881_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_31_reg_24881_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_32_reg_24945_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_32_reg_24945_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_33_reg_25009_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_33_reg_25009_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_34_reg_25073_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_34_reg_25073_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_35_reg_25137_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_35_reg_25137_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_36_reg_25201_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_36_reg_25201_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_37_reg_25265_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_37_reg_25265_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_38_reg_25329_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_38_reg_25329_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_39_reg_25393_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_39_reg_25393_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_3_reg_23089_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_3_reg_23089_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_40_reg_25457_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_40_reg_25457_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_41_reg_25521_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_41_reg_25521_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_42_reg_25585_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_42_reg_25585_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_43_reg_25649_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_43_reg_25649_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_44_reg_25713_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_44_reg_25713_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_45_reg_25777_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_45_reg_25777_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_46_reg_25841_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_46_reg_25841_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_47_reg_25905_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_47_reg_25905_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_48_reg_25969_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_48_reg_25969_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_49_reg_26033_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_49_reg_26033_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_4_reg_23153_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_4_reg_23153_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_5_reg_23217_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_5_reg_23217_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_6_reg_23281_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_6_reg_23281_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_7_reg_23345_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_7_reg_23345_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_8_reg_23409_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_8_reg_23409_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_9_reg_23473_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_9_reg_23473_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_reg_22897_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_reg_22897_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_10_reg_20933_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_10_reg_20933_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_11_reg_20976_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_11_reg_20976_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_12_reg_21019_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_12_reg_21019_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_13_reg_21062_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_13_reg_21062_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_14_reg_21105_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_14_reg_21105_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_15_reg_21148_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_15_reg_21148_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_16_reg_21191_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_16_reg_21191_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_17_reg_21234_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_17_reg_21234_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_18_reg_21277_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_18_reg_21277_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_19_reg_21320_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_19_reg_21320_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_1_reg_20546_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_1_reg_20546_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_20_reg_21363_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_20_reg_21363_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_21_reg_21406_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_21_reg_21406_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_22_reg_21449_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_22_reg_21449_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_23_reg_21492_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_23_reg_21492_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_24_reg_21535_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_24_reg_21535_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_25_reg_21578_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_25_reg_21578_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_26_reg_21621_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_26_reg_21621_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_27_reg_21664_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_27_reg_21664_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_28_reg_21707_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_28_reg_21707_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_29_reg_21750_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_29_reg_21750_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_2_reg_20589_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_2_reg_20589_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_30_reg_21793_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_30_reg_21793_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_31_reg_21836_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_31_reg_21836_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_32_reg_21879_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_32_reg_21879_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_33_reg_21922_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_33_reg_21922_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_34_reg_21965_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_34_reg_21965_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_35_reg_22008_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_35_reg_22008_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_36_reg_22051_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_36_reg_22051_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_37_reg_22094_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_37_reg_22094_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_38_reg_22137_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_38_reg_22137_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_39_reg_22180_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_39_reg_22180_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_3_reg_20632_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_3_reg_20632_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_40_reg_22223_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_40_reg_22223_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_41_reg_22266_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_41_reg_22266_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_42_reg_22309_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_42_reg_22309_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_43_reg_22352_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_43_reg_22352_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_44_reg_22395_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_44_reg_22395_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_45_reg_22438_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_45_reg_22438_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_46_reg_22481_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_46_reg_22481_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_47_reg_22524_reg multiplier stage design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_47_reg_22524_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functhbi_U2/accelerator_function_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functkbM_U5/accelerator_function_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functlbW_U6/accelerator_function_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_14_reg_23793_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_26_reg_24561_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_27_reg_24625_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_28_reg_24689_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_29_reg_24753_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_31_reg_24881_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_32_reg_24945_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln149_35_reg_25137_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_10_reg_20933_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_11_reg_20976_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_12_reg_21019_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_13_reg_21062_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_14_reg_21105_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_15_reg_21148_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_16_reg_21191_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_17_reg_21234_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_18_reg_21277_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_19_reg_21320_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_1_reg_20546_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_20_reg_21363_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_21_reg_21406_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_22_reg_21449_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_23_reg_21492_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_24_reg_21535_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_25_reg_21578_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_26_reg_21621_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_27_reg_21664_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_28_reg_21707_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_29_reg_21750_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_2_reg_20589_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_30_reg_21793_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_31_reg_21836_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_32_reg_21879_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_33_reg_21922_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_34_reg_21965_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_35_reg_22008_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_36_reg_22051_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_37_reg_22094_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_38_reg_22137_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_39_reg_22180_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_3_reg_20632_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_40_reg_22223_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_41_reg_22266_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_42_reg_22309_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_43_reg_22352_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_44_reg_22395_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_45_reg_22438_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_46_reg_22481_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_47_reg_22524_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_48_reg_22567_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_49_reg_22620_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_4_reg_20675_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_5_reg_20718_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_6_reg_20761_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_7_reg_20804_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_8_reg_20847_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_9_reg_20890_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/accelerator_function_0/inst/Block_proc9_U0/mul_ln68_reg_20503_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/accelerator_function_0/inst/Block_proc9_U0/accelerator_functg8j_U1/accelerator_function_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 302 Warnings, 88 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
454 Infos, 297 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 3181.750 ; gain = 205.465
INFO: [Common 17-206] Exiting Vivado at Wed Jul 10 14:24:34 2019...
