// Seed: 244905531
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_11 = 0;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 : 1 'h0] id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd36
) (
    input tri1 id_0,
    input wand id_1,
    output tri0 _id_2,
    input supply1 id_3,
    output tri id_4,
    input uwire id_5,
    input tri0 id_6,
    output supply0 id_7,
    output uwire id_8,
    output wand id_9,
    input uwire id_10,
    output tri id_11,
    input tri1 id_12,
    output wand id_13,
    output supply1 id_14,
    input tri0 id_15
);
  logic id_17, id_18, id_19;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_19,
      id_19
  );
  logic [1 : id_2  ==  1] id_20;
  ;
  logic id_21;
  ;
endmodule
