
---------- Begin Simulation Statistics ----------
final_tick                                49480383500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 244177                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707080                       # Number of bytes of host memory used
host_op_rate                                   412442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.43                       # Real time elapsed on the host
host_tick_rate                              780057415                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15488521                       # Number of instructions simulated
sim_ops                                      26161879                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049480                       # Number of seconds simulated
sim_ticks                                 49480383500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           1745644                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    15488521                       # Number of instructions committed
system.cpu.committedOps                      26161879                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 92338.013360                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 92338.013360                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  50585810873                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  50585810873                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       547833                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       547833                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8301211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8301211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51950.842361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51950.842361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66991.860919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66991.860919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      8250995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8250995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2608763500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2608763500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        50216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34858                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34858                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1028861000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1028861000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001850                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001850                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15358                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 111396.715485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 111396.715485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3635766000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3635766000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      7774283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7774283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63236.900080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63236.900080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91942.272356                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91942.272356                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7641286                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7641286                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8410318000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8410318000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       132997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       132997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       123201                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       123201                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    900666500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    900666500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001260                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001260                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9796                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     16075494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16075494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60143.556953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60143.556953                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76708.575177                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76708.575177                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     15892281                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15892281                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  11019081500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11019081500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011397                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011397                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       183213                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         183213                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       158059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       158059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1929527500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1929527500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        25154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     16108134                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16108134                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51049.480892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51049.480892                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 96298.683209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 92338.013360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92715.961813                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     15892283                       # number of overall hits
system.cpu.dcache.overall_hits::total        15892283                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  11019081500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11019081500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013400                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013400                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       215851                       # number of overall misses
system.cpu.dcache.overall_misses::total        215851                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       158059                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       158059                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5565293500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  50585810873                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56151104373                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003588                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037597                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       547833                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       605625                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued      8361869                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit     26444176                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     37133896                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        297626                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 604601                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             27.241128                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         32821893                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   103.497407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   918.096772                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.101072                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.896579                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          488                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          536                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.476562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.523438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            605625                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          32821893                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1021.594179                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16497908                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches             33185                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       559663                       # number of writebacks
system.cpu.dcache.writebacks::total            559663                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8333851                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         36529                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     7774283                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4155                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     22379819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22379819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81039.412674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81039.412674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80039.412674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80039.412674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     22377878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22377878                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    157297500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    157297500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1941                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     22379819                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22379819                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81039.412674                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81039.412674                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80039.412674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80039.412674                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     22377878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22377878                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    157297500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    157297500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1941                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1941                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     22379819                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22379819                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81039.412674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81039.412674                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80039.412674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80039.412674                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     22377878                       # number of overall hits
system.cpu.icache.overall_hits::total        22377878                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    157297500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    157297500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1941                       # number of overall misses
system.cpu.icache.overall_misses::total          1941                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155356500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155356500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1941                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1941                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1430                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          11530.045853                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         44761579                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.343398                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.981139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.981139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          44761579                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           502.343398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22379819                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1430                       # number of writebacks
system.cpu.icache.writebacks::total              1430                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    22379819                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         98960767                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               98960766.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              6364991                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4392240                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1115274                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               10505740                       # Number of float alu accesses
system.cpu.num_fp_insts                      10505740                       # number of float instructions
system.cpu.num_fp_register_reads              6354554                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4219180                       # number of times the floating registers were written
system.cpu.num_func_calls                       87960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              26081758                       # Number of integer alu accesses
system.cpu.num_int_insts                     26081758                       # number of integer instructions
system.cpu.num_int_register_reads            66840871                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12453608                       # number of times the integer registers were written
system.cpu.num_load_insts                     8333818                       # Number of load instructions
system.cpu.num_mem_refs                      16108097                       # number of memory refs
system.cpu.num_store_insts                    7774279                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 18700      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                   9963974     38.09%     38.16% # Class of executed instruction
system.cpu.op_class::IntMult                       54      0.00%     38.16% # Class of executed instruction
system.cpu.op_class::IntDiv                     37338      0.14%     38.30% # Class of executed instruction
system.cpu.op_class::FloatAdd                     897      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1616      0.01%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5650      0.02%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6708      0.03%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11742      0.04%     38.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6342      0.02%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShift                    757      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   3      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::MemRead                  4140855     15.83%     54.26% # Class of executed instruction
system.cpu.op_class::MemWrite                 1495398      5.72%     59.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4192963     16.03%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            6278881     24.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   26161879                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     49480383500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87431.235431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87431.235431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77431.235431                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77431.235431                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150032000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150032000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.884080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.884080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132872000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132872000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.884080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.884080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1716                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          9796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97428.841030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97428.841030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87428.841030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87428.841030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   788                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    877639000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     877639000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.919559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.919559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            9008                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9008                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    787559000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    787559000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.919559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.919559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         9008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9008                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        47996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       547833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595829                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107920.399018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 91945.670959                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93083.746700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97920.399018                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81945.670959                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83083.746700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher          908                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   4527584500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  50287386089                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  54814970589                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.874094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.998343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.988334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        41953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       546925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          588878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4108054500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  44818136089                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48926190589                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.874094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.998343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.988334                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        41953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       546925                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       588878                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1430                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       559663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       559663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       559663                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           559663                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1941                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       547833                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               607566                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87431.235431                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106065.883715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 91945.670959                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93132.847437                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77431.235431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96065.883715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81945.670959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83132.847437                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6831                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher          908                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7964                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    150032000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5405223500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  50287386089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      55842641589                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.884080                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.881800                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.998343                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986892                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1716                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              50961                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       546925                       # number of demand (read+write) misses
system.l2.demand_misses::total                 599602                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    132872000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4895613500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  44818136089                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  49846621589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.884080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.881800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.998343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         50961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       546925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            599602                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1941                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       547833                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              607566                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 87431.235431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106065.883715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 91945.670959                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93132.847437                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77431.235431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96065.883715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81945.670959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83132.847437                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 225                       # number of overall hits
system.l2.overall_hits::.cpu.data                6831                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher          908                       # number of overall hits
system.l2.overall_hits::total                    7964                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    150032000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5405223500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  50287386089                       # number of overall miss cycles
system.l2.overall_miss_latency::total     55842641589                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.884080                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.881800                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.998343                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986892                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1716                       # number of overall misses
system.l2.overall_misses::.cpu.data             50961                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       546925                       # number of overall misses
system.l2.overall_misses::total                599602                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    132872000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4895613500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  44818136089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  49846621589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.884080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.881800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.998343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        50961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       546925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           599602                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         567137                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         5037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         9261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        10487                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          849                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3445                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.022974                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 10308641                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       3.933270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        87.258794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2738.087199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 27464.878072                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.083560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.838162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.924504                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         24803                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7965                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.756927                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.243073                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    599905                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  10308641                       # Number of tag accesses
system.l2.tags.tagsinuse                 30294.157335                       # Cycle average of tags in use
system.l2.tags.total_refs                     1213592                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              525761                       # number of writebacks
system.l2.writebacks::total                    525761                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      43968.40                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41153.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    525760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     50857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples    546925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22403.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       775.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    775.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       680.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    680.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.30                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        11.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      2219546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2219546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           2219546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          65915091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    707415697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             775550335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      680040000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2219546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         65915091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    707415697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1455590335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      680040000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            680040000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       212212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    339.347897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.996533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.280169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        61240     28.86%     28.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28222     13.30%     42.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61384     28.93%     71.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6891      3.25%     74.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22375     10.54%     84.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          673      0.32%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4037      1.90%     87.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2751      1.30%     88.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24639     11.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       212212                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               38367872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                38374528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    6656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33646720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             33648640                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3261504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     35003200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38374528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33648640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33648640                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        50961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher       546925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36567.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54958.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     39873.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       109824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3254848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher     35003200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2219546.257154615596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 65780573.426638856530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 707415697.374293804169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62749486                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2800736638                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher  21808055854                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       525760                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2056166.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     33646720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 680001196.837934732437                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1081049909276                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        31115                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1681328                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             494929                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        31115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           50961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       546925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              599602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525760                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525760                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    81.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             38064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             40336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33567                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000456589750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        31115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.266913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.865456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.328708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        31109     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  341742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  253340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    599602                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                599602                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      599602                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 78.42                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   470123                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                    104                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 2997490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   49480368500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             24671541978                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  13430954478                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        31115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.896352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.865606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17430     56.02%     56.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              181      0.58%     56.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12817     41.19%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              673      2.16%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   525760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525760                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     525760                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.24                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  442885                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           5333735670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                753434220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12997555530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            595.953449                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    179581702                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1482000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5024205999                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3275594072                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11015679563                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  28503322164                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            374004000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                400448400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1257895200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2140629120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3503448000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1351993980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            29488005210                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          36803078485                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1372082220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5409752010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                761816580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     12860110290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            596.390865                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    198307690                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1480440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5056208750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3356455883                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11186920184                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  28202050993                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            381828960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                404896140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1288940160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2139786600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3499760160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1387091040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            29509648740                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          36614334876                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             1372228380                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1765797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1765797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1765797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     72023168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72023168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72023168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3402846393                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3158701643                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            599602                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  599602    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              599602                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       566594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1166195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             590594                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525760                       # Transaction distribution
system.membus.trans_dist::CleanEvict            40833                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9008                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9008                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        590594                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1815851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1821163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     74578432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               74794176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  49480383500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1431988664                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2911500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         908437500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  33648704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1174703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000467                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021594                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1174155     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    548      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1174703                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       606031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          543                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1213597                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            543                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          567137                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            597770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1085424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           86314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9796                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595829                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
