verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/d47c/hdl" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/3242" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/d84a/hdl" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../playground.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/ip/design_1_mux_0_0/sim/design_1_mux_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
