{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 17:58:18 2019 " "Info: Processing started: Fri Oct 18 17:58:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[0\] " "Warning: Node \"SS:inst15\|toWriteData\[0\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[1\] " "Warning: Node \"SS:inst15\|toWriteData\[1\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[2\] " "Warning: Node \"SS:inst15\|toWriteData\[2\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[3\] " "Warning: Node \"SS:inst15\|toWriteData\[3\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[4\] " "Warning: Node \"SS:inst15\|toWriteData\[4\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[5\] " "Warning: Node \"SS:inst15\|toWriteData\[5\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[6\] " "Warning: Node \"SS:inst15\|toWriteData\[6\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[7\] " "Warning: Node \"SS:inst15\|toWriteData\[7\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[24\] " "Warning: Node \"SS:inst15\|toWriteData\[24\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[25\] " "Warning: Node \"SS:inst15\|toWriteData\[25\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[26\] " "Warning: Node \"SS:inst15\|toWriteData\[26\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[27\] " "Warning: Node \"SS:inst15\|toWriteData\[27\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[28\] " "Warning: Node \"SS:inst15\|toWriteData\[28\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[29\] " "Warning: Node \"SS:inst15\|toWriteData\[29\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[30\] " "Warning: Node \"SS:inst15\|toWriteData\[30\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[31\] " "Warning: Node \"SS:inst15\|toWriteData\[31\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[31\] " "Warning: Node \"LS:inst14\|LSOut\[31\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[30\] " "Warning: Node \"LS:inst14\|LSOut\[30\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[8\] " "Warning: Node \"SS:inst15\|toWriteData\[8\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[9\] " "Warning: Node \"SS:inst15\|toWriteData\[9\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[10\] " "Warning: Node \"SS:inst15\|toWriteData\[10\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[11\] " "Warning: Node \"SS:inst15\|toWriteData\[11\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[12\] " "Warning: Node \"SS:inst15\|toWriteData\[12\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[13\] " "Warning: Node \"SS:inst15\|toWriteData\[13\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[14\] " "Warning: Node \"SS:inst15\|toWriteData\[14\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[15\] " "Warning: Node \"SS:inst15\|toWriteData\[15\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[29\] " "Warning: Node \"LS:inst14\|LSOut\[29\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[28\] " "Warning: Node \"LS:inst14\|LSOut\[28\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[16\] " "Warning: Node \"SS:inst15\|toWriteData\[16\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[17\] " "Warning: Node \"SS:inst15\|toWriteData\[17\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[18\] " "Warning: Node \"SS:inst15\|toWriteData\[18\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[19\] " "Warning: Node \"SS:inst15\|toWriteData\[19\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[20\] " "Warning: Node \"SS:inst15\|toWriteData\[20\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[21\] " "Warning: Node \"SS:inst15\|toWriteData\[21\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[22\] " "Warning: Node \"SS:inst15\|toWriteData\[22\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[23\] " "Warning: Node \"SS:inst15\|toWriteData\[23\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[26\] " "Warning: Node \"LS:inst14\|LSOut\[26\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[27\] " "Warning: Node \"LS:inst14\|LSOut\[27\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[0\] " "Warning: Node \"LS:inst14\|LSOut\[0\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[1\] " "Warning: Node \"LS:inst14\|LSOut\[1\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[2\] " "Warning: Node \"LS:inst14\|LSOut\[2\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[3\] " "Warning: Node \"LS:inst14\|LSOut\[3\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[4\] " "Warning: Node \"LS:inst14\|LSOut\[4\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[5\] " "Warning: Node \"LS:inst14\|LSOut\[5\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[7\] " "Warning: Node \"LS:inst14\|LSOut\[7\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[24\] " "Warning: Node \"LS:inst14\|LSOut\[24\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[25\] " "Warning: Node \"LS:inst14\|LSOut\[25\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[6\] " "Warning: Node \"LS:inst14\|LSOut\[6\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[22\] " "Warning: Node \"LS:inst14\|LSOut\[22\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[23\] " "Warning: Node \"LS:inst14\|LSOut\[23\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[20\] " "Warning: Node \"LS:inst14\|LSOut\[20\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[21\] " "Warning: Node \"LS:inst14\|LSOut\[21\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[19\] " "Warning: Node \"LS:inst14\|LSOut\[19\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[18\] " "Warning: Node \"LS:inst14\|LSOut\[18\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[17\] " "Warning: Node \"LS:inst14\|LSOut\[17\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[16\] " "Warning: Node \"LS:inst14\|LSOut\[16\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[15\] " "Warning: Node \"LS:inst14\|LSOut\[15\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[14\] " "Warning: Node \"LS:inst14\|LSOut\[14\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[12\] " "Warning: Node \"LS:inst14\|LSOut\[12\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[13\] " "Warning: Node \"LS:inst14\|LSOut\[13\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[8\] " "Warning: Node \"LS:inst14\|LSOut\[8\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[9\] " "Warning: Node \"LS:inst14\|LSOut\[9\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[10\] " "Warning: Node \"LS:inst14\|LSOut\[10\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[11\] " "Warning: Node \"LS:inst14\|LSOut\[11\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LS:inst14\|LSOut\[31\]~1 " "Info: Detected gated clock \"LS:inst14\|LSOut\[31\]~1\" as buffer" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LS:inst14\|LSOut\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:inst4\|LSControl\[1\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 182 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:inst4\|LSControl\[0\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 182 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|SSControl\[0\] " "Info: Detected ripple clock \"Controle:inst4\|SSControl\[0\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 182 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|SSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|SSControl\[1\] " "Info: Detected ripple clock \"Controle:inst4\|SSControl\[1\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 182 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|SSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SS:inst15\|toWriteData\[31\]~0 " "Info: Detected gated clock \"SS:inst15\|toWriteData\[31\]~0\" as buffer" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SS:inst15\|toWriteData\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LS:inst14\|LSOut\[14\] register Banco_reg:Reg_Control\|Reg15\[14\] 70.66 MHz 14.152 ns Internal " "Info: Clock \"clk\" has Internal fmax of 70.66 MHz between source register \"LS:inst14\|LSOut\[14\]\" and destination register \"Banco_reg:Reg_Control\|Reg15\[14\]\" (period= 14.152 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.856 ns + Longest register register " "Info: + Longest register to register delay is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LS:inst14\|LSOut\[14\] 1 REG LCCOMB_X22_Y13_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[14\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LS:inst14|LSOut[14] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.053 ns) 0.579 ns DataSrc:inst3\|Mux17~0 2 COMB LCCOMB_X26_Y13_N6 1 " "Info: 2: + IC(0.526 ns) + CELL(0.053 ns) = 0.579 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 1; COMB Node = 'DataSrc:inst3\|Mux17~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.579 ns" { LS:inst14|LSOut[14] DataSrc:inst3|Mux17~0 } "NODE_NAME" } } { "DataSrc.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.053 ns) 1.118 ns DataSrc:inst3\|Mux17~2 3 COMB LCCOMB_X22_Y13_N20 32 " "Info: 3: + IC(0.486 ns) + CELL(0.053 ns) = 1.118 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 32; COMB Node = 'DataSrc:inst3\|Mux17~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.539 ns" { DataSrc:inst3|Mux17~0 DataSrc:inst3|Mux17~2 } "NODE_NAME" } } { "DataSrc.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.309 ns) 2.856 ns Banco_reg:Reg_Control\|Reg15\[14\] 4 REG LCFF_X21_Y13_N7 2 " "Info: 4: + IC(1.429 ns) + CELL(0.309 ns) = 2.856 ns; Loc. = LCFF_X21_Y13_N7; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg15\[14\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.738 ns" { DataSrc:inst3|Mux17~2 Banco_reg:Reg_Control|Reg15[14] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.415 ns ( 14.53 % ) " "Info: Total cell delay = 0.415 ns ( 14.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.441 ns ( 85.47 % ) " "Info: Total interconnect delay = 2.441 ns ( 85.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.856 ns" { LS:inst14|LSOut[14] DataSrc:inst3|Mux17~0 DataSrc:inst3|Mux17~2 Banco_reg:Reg_Control|Reg15[14] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.856 ns" { LS:inst14|LSOut[14] {} DataSrc:inst3|Mux17~0 {} DataSrc:inst3|Mux17~2 {} Banco_reg:Reg_Control|Reg15[14] {} } { 0.000ns 0.526ns 0.486ns 1.429ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.130 ns - Smallest " "Info: - Smallest clock skew is -4.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.483 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1468 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns Banco_reg:Reg_Control\|Reg15\[14\] 3 REG LCFF_X21_Y13_N7 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X21_Y13_N7; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg15\[14\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl Banco_reg:Reg_Control|Reg15[14] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg15[14] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg15[14] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.613 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.712 ns) 2.583 ns Controle:inst4\|LSControl\[1\] 2 REG LCFF_X13_Y10_N1 25 " "Info: 2: + IC(1.017 ns) + CELL(0.712 ns) = 2.583 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 25; REG Node = 'Controle:inst4\|LSControl\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.729 ns" { clk Controle:inst4|LSControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.225 ns) 4.185 ns LS:inst14\|LSOut\[31\]~1 3 COMB LCCOMB_X21_Y18_N26 1 " "Info: 3: + IC(1.377 ns) + CELL(0.225 ns) = 4.185 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 1; COMB Node = 'LS:inst14\|LSOut\[31\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.602 ns" { Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 5.659 ns LS:inst14\|LSOut\[31\]~1clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.474 ns) + CELL(0.000 ns) = 5.659 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'LS:inst14\|LSOut\[31\]~1clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.053 ns) 6.613 ns LS:inst14\|LSOut\[14\] 5 REG LCCOMB_X22_Y13_N6 2 " "Info: 5: + IC(0.901 ns) + CELL(0.053 ns) = 6.613 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[14\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.954 ns" { LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[14] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 27.88 % ) " "Info: Total cell delay = 1.844 ns ( 27.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.769 ns ( 72.12 % ) " "Info: Total interconnect delay = 4.769 ns ( 72.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.613 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[14] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.613 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[14] {} } { 0.000ns 0.000ns 1.017ns 1.377ns 1.474ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg15[14] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg15[14] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.613 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[14] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.613 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[14] {} } { 0.000ns 0.000ns 1.017ns 1.377ns 1.474ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.856 ns" { LS:inst14|LSOut[14] DataSrc:inst3|Mux17~0 DataSrc:inst3|Mux17~2 Banco_reg:Reg_Control|Reg15[14] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.856 ns" { LS:inst14|LSOut[14] {} DataSrc:inst3|Mux17~0 {} DataSrc:inst3|Mux17~2 {} Banco_reg:Reg_Control|Reg15[14] {} } { 0.000ns 0.526ns 0.486ns 1.429ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg15[14] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg15[14] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.613 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[14] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.613 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[14] {} } { 0.000ns 0.000ns 1.017ns 1.377ns 1.474ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 184 " "Warning: Circuit may not operate. Detected 184 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:MDRReg\|Saida\[6\] LS:inst14\|LSOut\[6\] clk 3.456 ns " "Info: Found hold time violation between source  pin or register \"Registrador:MDRReg\|Saida\[6\]\" and destination pin or register \"LS:inst14\|LSOut\[6\]\" for clock \"clk\" (Hold time is 3.456 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.128 ns + Largest " "Info: + Largest clock skew is 4.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.583 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.712 ns) 2.583 ns Controle:inst4\|LSControl\[1\] 2 REG LCFF_X13_Y10_N1 25 " "Info: 2: + IC(1.017 ns) + CELL(0.712 ns) = 2.583 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 25; REG Node = 'Controle:inst4\|LSControl\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.729 ns" { clk Controle:inst4|LSControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.225 ns) 4.185 ns LS:inst14\|LSOut\[31\]~1 3 COMB LCCOMB_X21_Y18_N26 1 " "Info: 3: + IC(1.377 ns) + CELL(0.225 ns) = 4.185 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 1; COMB Node = 'LS:inst14\|LSOut\[31\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.602 ns" { Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 5.659 ns LS:inst14\|LSOut\[31\]~1clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.474 ns) + CELL(0.000 ns) = 5.659 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'LS:inst14\|LSOut\[31\]~1clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.053 ns) 6.583 ns LS:inst14\|LSOut\[6\] 5 REG LCCOMB_X14_Y16_N30 2 " "Info: 5: + IC(0.871 ns) + CELL(0.053 ns) = 6.583 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[6\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.924 ns" { LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[6] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 28.01 % ) " "Info: Total cell delay = 1.844 ns ( 28.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.739 ns ( 71.99 % ) " "Info: Total interconnect delay = 4.739 ns ( 71.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.583 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[6] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.583 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[6] {} } { 0.000ns 0.000ns 1.017ns 1.377ns 1.474ns 0.871ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.455 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1468 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 2.455 ns Registrador:MDRReg\|Saida\[6\] 3 REG LCFF_X13_Y16_N23 3 " "Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X13_Y16_N23; Fanout = 3; REG Node = 'Registrador:MDRReg\|Saida\[6\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.258 ns" { clk~clkctrl Registrador:MDRReg|Saida[6] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.96 % ) " "Info: Total cell delay = 1.472 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 40.04 % ) " "Info: Total interconnect delay = 0.983 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl Registrador:MDRReg|Saida[6] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:MDRReg|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.583 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[6] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.583 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[6] {} } { 0.000ns 0.000ns 1.017ns 1.377ns 1.474ns 0.871ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl Registrador:MDRReg|Saida[6] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:MDRReg|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.578 ns - Shortest register register " "Info: - Shortest register to register delay is 0.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:MDRReg\|Saida\[6\] 1 REG LCFF_X13_Y16_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y16_N23; Fanout = 3; REG Node = 'Registrador:MDRReg\|Saida\[6\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:MDRReg|Saida[6] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.228 ns) 0.578 ns LS:inst14\|LSOut\[6\] 2 REG LCCOMB_X14_Y16_N30 2 " "Info: 2: + IC(0.350 ns) + CELL(0.228 ns) = 0.578 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[6\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.578 ns" { Registrador:MDRReg|Saida[6] LS:inst14|LSOut[6] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 39.45 % ) " "Info: Total cell delay = 0.228 ns ( 39.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.350 ns ( 60.55 % ) " "Info: Total interconnect delay = 0.350 ns ( 60.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.578 ns" { Registrador:MDRReg|Saida[6] LS:inst14|LSOut[6] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.578 ns" { Registrador:MDRReg|Saida[6] {} LS:inst14|LSOut[6] {} } { 0.000ns 0.350ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.583 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[6] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.583 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[6] {} } { 0.000ns 0.000ns 1.017ns 1.377ns 1.474ns 0.871ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl Registrador:MDRReg|Saida[6] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:MDRReg|Saida[6] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.578 ns" { Registrador:MDRReg|Saida[6] LS:inst14|LSOut[6] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.578 ns" { Registrador:MDRReg|Saida[6] {} LS:inst14|LSOut[6] {} } { 0.000ns 0.350ns } { 0.000ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S\[28\] Controle:inst4\|ALUSrcB\[0\] 15.399 ns register " "Info: tco from clock \"clk\" to destination pin \"S\[28\]\" through register \"Controle:inst4\|ALUSrcB\[0\]\" is 15.399 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.465 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1468 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns Controle:inst4\|ALUSrcB\[0\] 3 REG LCFF_X15_Y11_N17 24 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 24; REG Node = 'Controle:inst4\|ALUSrcB\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.268 ns" { clk~clkctrl Controle:inst4|ALUSrcB[0] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl Controle:inst4|ALUSrcB[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 182 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.840 ns + Longest register pin " "Info: + Longest register to pin delay is 12.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUSrcB\[0\] 1 REG LCFF_X15_Y11_N17 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 24; REG Node = 'Controle:inst4\|ALUSrcB\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUSrcB[0] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.228 ns) 0.745 ns ALUSrcB:inst6\|Mux27~0 2 COMB LCCOMB_X18_Y11_N20 3 " "Info: 2: + IC(0.517 ns) + CELL(0.228 ns) = 0.745 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 3; COMB Node = 'ALUSrcB:inst6\|Mux27~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.745 ns" { Controle:inst4|ALUSrcB[0] ALUSrcB:inst6|Mux27~0 } "NODE_NAME" } } { "ALUSrcB.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcB.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.053 ns) 1.386 ns Ula32:ALUControl\|Mux59~0 3 COMB LCCOMB_X18_Y10_N8 4 " "Info: 3: + IC(0.588 ns) + CELL(0.053 ns) = 1.386 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl\|Mux59~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.641 ns" { ALUSrcB:inst6|Mux27~0 Ula32:ALUControl|Mux59~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.272 ns) 2.692 ns Ula32:ALUControl\|carry_temp\[5\]~25 4 COMB LCCOMB_X15_Y13_N30 1 " "Info: 4: + IC(1.034 ns) + CELL(0.272 ns) = 2.692 ns; Loc. = LCCOMB_X15_Y13_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~25'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.306 ns" { Ula32:ALUControl|Mux59~0 Ula32:ALUControl|carry_temp[5]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.154 ns) 3.612 ns Ula32:ALUControl\|carry_temp\[5\]~6 5 COMB LCCOMB_X18_Y10_N16 5 " "Info: 5: + IC(0.766 ns) + CELL(0.154 ns) = 3.612 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.920 ns" { Ula32:ALUControl|carry_temp[5]~25 Ula32:ALUControl|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 3.897 ns Ula32:ALUControl\|carry_temp\[7\]~7 6 COMB LCCOMB_X18_Y10_N14 4 " "Info: 6: + IC(0.232 ns) + CELL(0.053 ns) = 3.897 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 4.163 ns Ula32:ALUControl\|carry_temp\[9\]~8 7 COMB LCCOMB_X18_Y10_N2 4 " "Info: 7: + IC(0.213 ns) + CELL(0.053 ns) = 4.163 ns; Loc. = LCCOMB_X18_Y10_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:ALUControl|carry_temp[7]~7 Ula32:ALUControl|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.053 ns) 4.595 ns Ula32:ALUControl\|carry_temp\[11\]~9 8 COMB LCCOMB_X18_Y10_N10 4 " "Info: 8: + IC(0.379 ns) + CELL(0.053 ns) = 4.595 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.432 ns" { Ula32:ALUControl|carry_temp[9]~8 Ula32:ALUControl|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 4.864 ns Ula32:ALUControl\|carry_temp\[13\]~10 9 COMB LCCOMB_X18_Y10_N28 4 " "Info: 9: + IC(0.216 ns) + CELL(0.053 ns) = 4.864 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALUControl|carry_temp[11]~9 Ula32:ALUControl|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.053 ns) 5.756 ns Ula32:ALUControl\|carry_temp\[15\]~11 10 COMB LCCOMB_X22_Y11_N0 4 " "Info: 10: + IC(0.839 ns) + CELL(0.053 ns) = 5.756 ns; Loc. = LCCOMB_X22_Y11_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.892 ns" { Ula32:ALUControl|carry_temp[13]~10 Ula32:ALUControl|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 6.026 ns Ula32:ALUControl\|carry_temp\[17\]~12 11 COMB LCCOMB_X22_Y11_N20 5 " "Info: 11: + IC(0.217 ns) + CELL(0.053 ns) = 6.026 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ALUControl|carry_temp[15]~11 Ula32:ALUControl|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 6.305 ns Ula32:ALUControl\|carry_temp\[19\]~13DUPLICATE 12 COMB LCCOMB_X22_Y11_N26 4 " "Info: 12: + IC(0.226 ns) + CELL(0.053 ns) = 6.305 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~13DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:ALUControl|carry_temp[17]~12 Ula32:ALUControl|carry_temp[19]~13DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 6.584 ns Ula32:ALUControl\|carry_temp\[21\]~14DUPLICATE 13 COMB LCCOMB_X22_Y11_N30 3 " "Info: 13: + IC(0.226 ns) + CELL(0.053 ns) = 6.584 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~14DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:ALUControl|carry_temp[19]~13DUPLICATE Ula32:ALUControl|carry_temp[21]~14DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 6.861 ns Ula32:ALUControl\|carry_temp\[23\]~15 14 COMB LCCOMB_X22_Y11_N16 4 " "Info: 14: + IC(0.224 ns) + CELL(0.053 ns) = 6.861 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALUControl|carry_temp[21]~14DUPLICATE Ula32:ALUControl|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 7.150 ns Ula32:ALUControl\|carry_temp\[25\]~16 15 COMB LCCOMB_X22_Y11_N4 4 " "Info: 15: + IC(0.236 ns) + CELL(0.053 ns) = 7.150 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.289 ns" { Ula32:ALUControl|carry_temp[23]~15 Ula32:ALUControl|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 7.417 ns Ula32:ALUControl\|carry_temp\[27\]~17 16 COMB LCCOMB_X22_Y11_N8 5 " "Info: 16: + IC(0.214 ns) + CELL(0.053 ns) = 7.417 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ALUControl|carry_temp[25]~16 Ula32:ALUControl|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.053 ns) 8.096 ns Ula32:ALUControl\|Mux3~0 17 COMB LCCOMB_X22_Y15_N28 4 " "Info: 17: + IC(0.626 ns) + CELL(0.053 ns) = 8.096 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl\|Mux3~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.679 ns" { Ula32:ALUControl|carry_temp[27]~17 Ula32:ALUControl|Mux3~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.144 ns) 12.840 ns S\[28\] 18 PIN PIN_F20 0 " "Info: 18: + IC(2.600 ns) + CELL(2.144 ns) = 12.840 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'S\[28\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.744 ns" { Ula32:ALUControl|Mux3~0 S[28] } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -360 3584 3600 -184 "S\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.487 ns ( 27.16 % ) " "Info: Total cell delay = 3.487 ns ( 27.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.353 ns ( 72.84 % ) " "Info: Total interconnect delay = 9.353 ns ( 72.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.840 ns" { Controle:inst4|ALUSrcB[0] ALUSrcB:inst6|Mux27~0 Ula32:ALUControl|Mux59~0 Ula32:ALUControl|carry_temp[5]~25 Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~7 Ula32:ALUControl|carry_temp[9]~8 Ula32:ALUControl|carry_temp[11]~9 Ula32:ALUControl|carry_temp[13]~10 Ula32:ALUControl|carry_temp[15]~11 Ula32:ALUControl|carry_temp[17]~12 Ula32:ALUControl|carry_temp[19]~13DUPLICATE Ula32:ALUControl|carry_temp[21]~14DUPLICATE Ula32:ALUControl|carry_temp[23]~15 Ula32:ALUControl|carry_temp[25]~16 Ula32:ALUControl|carry_temp[27]~17 Ula32:ALUControl|Mux3~0 S[28] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.840 ns" { Controle:inst4|ALUSrcB[0] {} ALUSrcB:inst6|Mux27~0 {} Ula32:ALUControl|Mux59~0 {} Ula32:ALUControl|carry_temp[5]~25 {} Ula32:ALUControl|carry_temp[5]~6 {} Ula32:ALUControl|carry_temp[7]~7 {} Ula32:ALUControl|carry_temp[9]~8 {} Ula32:ALUControl|carry_temp[11]~9 {} Ula32:ALUControl|carry_temp[13]~10 {} Ula32:ALUControl|carry_temp[15]~11 {} Ula32:ALUControl|carry_temp[17]~12 {} Ula32:ALUControl|carry_temp[19]~13DUPLICATE {} Ula32:ALUControl|carry_temp[21]~14DUPLICATE {} Ula32:ALUControl|carry_temp[23]~15 {} Ula32:ALUControl|carry_temp[25]~16 {} Ula32:ALUControl|carry_temp[27]~17 {} Ula32:ALUControl|Mux3~0 {} S[28] {} } { 0.000ns 0.517ns 0.588ns 1.034ns 0.766ns 0.232ns 0.213ns 0.379ns 0.216ns 0.839ns 0.217ns 0.226ns 0.226ns 0.224ns 0.236ns 0.214ns 0.626ns 2.600ns } { 0.000ns 0.228ns 0.053ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl Controle:inst4|ALUSrcB[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.840 ns" { Controle:inst4|ALUSrcB[0] ALUSrcB:inst6|Mux27~0 Ula32:ALUControl|Mux59~0 Ula32:ALUControl|carry_temp[5]~25 Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~7 Ula32:ALUControl|carry_temp[9]~8 Ula32:ALUControl|carry_temp[11]~9 Ula32:ALUControl|carry_temp[13]~10 Ula32:ALUControl|carry_temp[15]~11 Ula32:ALUControl|carry_temp[17]~12 Ula32:ALUControl|carry_temp[19]~13DUPLICATE Ula32:ALUControl|carry_temp[21]~14DUPLICATE Ula32:ALUControl|carry_temp[23]~15 Ula32:ALUControl|carry_temp[25]~16 Ula32:ALUControl|carry_temp[27]~17 Ula32:ALUControl|Mux3~0 S[28] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.840 ns" { Controle:inst4|ALUSrcB[0] {} ALUSrcB:inst6|Mux27~0 {} Ula32:ALUControl|Mux59~0 {} Ula32:ALUControl|carry_temp[5]~25 {} Ula32:ALUControl|carry_temp[5]~6 {} Ula32:ALUControl|carry_temp[7]~7 {} Ula32:ALUControl|carry_temp[9]~8 {} Ula32:ALUControl|carry_temp[11]~9 {} Ula32:ALUControl|carry_temp[13]~10 {} Ula32:ALUControl|carry_temp[15]~11 {} Ula32:ALUControl|carry_temp[17]~12 {} Ula32:ALUControl|carry_temp[19]~13DUPLICATE {} Ula32:ALUControl|carry_temp[21]~14DUPLICATE {} Ula32:ALUControl|carry_temp[23]~15 {} Ula32:ALUControl|carry_temp[25]~16 {} Ula32:ALUControl|carry_temp[27]~17 {} Ula32:ALUControl|Mux3~0 {} S[28] {} } { 0.000ns 0.517ns 0.588ns 1.034ns 0.766ns 0.232ns 0.213ns 0.379ns 0.216ns 0.839ns 0.217ns 0.226ns 0.226ns 0.224ns 0.236ns 0.214ns 0.626ns 2.600ns } { 0.000ns 0.228ns 0.053ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 68 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4398 " "Info: Peak virtual memory: 4398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 17:58:19 2019 " "Info: Processing ended: Fri Oct 18 17:58:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
