Fitter report for student
Thu Dec 28 17:14:51 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Thu Dec 28 17:14:51 2017      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; student                                    ;
; Top-level Entity Name              ; student_top                                ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C10E144C8                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 937 / 10,320 ( 9 % )                       ;
;     Total combinational functions  ; 829 / 10,320 ( 8 % )                       ;
;     Dedicated logic registers      ; 527 / 10,320 ( 5 % )                       ;
; Total registers                    ; 527                                        ;
; Total pins                         ; 25 / 95 ( 26 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 15,360 / 423,936 ( 4 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C10E144C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1443 ) ; 0.00 % ( 0 / 1443 )        ; 0.00 % ( 0 / 1443 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1443 ) ; 0.00 % ( 0 / 1443 )        ; 0.00 % ( 0 / 1443 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1238 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 192 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/student.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 937 / 10,320 ( 9 % )     ;
;     -- Combinational with no register       ; 410                      ;
;     -- Register only                        ; 108                      ;
;     -- Combinational with a register        ; 419                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 289                      ;
;     -- 3 input functions                    ; 199                      ;
;     -- <=2 input functions                  ; 341                      ;
;     -- Register only                        ; 108                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 644                      ;
;     -- arithmetic mode                      ; 185                      ;
;                                             ;                          ;
; Total registers*                            ; 527 / 10,744 ( 5 % )     ;
;     -- Dedicated logic registers            ; 527 / 10,320 ( 5 % )     ;
;     -- I/O registers                        ; 0 / 424 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 80 / 645 ( 12 % )        ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 25 / 95 ( 26 % )         ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )           ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )           ;
;                                             ;                          ;
; Global signals                              ; 3                        ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 15,360 / 423,936 ( 4 % ) ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 3 / 10 ( 30 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%             ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 4%             ;
; Maximum fan-out                             ; 386                      ;
; Highest non-global fan-out                  ; 205                      ;
; Total fan-out                               ; 4234                     ;
; Average fan-out                             ; 2.78                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                  ; Low                            ;
;                                             ;                     ;                      ;                                ;
; Total logic elements                        ; 801 / 10320 ( 8 % ) ; 136 / 10320 ( 1 % )  ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 352                 ; 58                   ; 0                              ;
;     -- Register only                        ; 86                  ; 22                   ; 0                              ;
;     -- Combinational with a register        ; 363                 ; 56                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                      ;                                ;
;     -- 4 input functions                    ; 243                 ; 46                   ; 0                              ;
;     -- 3 input functions                    ; 168                 ; 31                   ; 0                              ;
;     -- <=2 input functions                  ; 304                 ; 37                   ; 0                              ;
;     -- Register only                        ; 86                  ; 22                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Logic elements by mode                      ;                     ;                      ;                                ;
;     -- normal mode                          ; 538                 ; 106                  ; 0                              ;
;     -- arithmetic mode                      ; 177                 ; 8                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Total registers                             ; 449                 ; 78                   ; 0                              ;
;     -- Dedicated logic registers            ; 449 / 10320 ( 4 % ) ; 78 / 10320 ( < 1 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Total LABs:  partially or completely used   ; 70 / 645 ( 11 % )   ; 13 / 645 ( 2 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                      ;                                ;
; Virtual pins                                ; 0                   ; 0                    ; 0                              ;
; I/O pins                                    ; 25                  ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 15360               ; 0                    ; 0                              ;
; Total RAM block bits                        ; 18432               ; 0                    ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 2 / 46 ( 4 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )      ; 0 / 12 ( 0 % )       ; 2 / 12 ( 16 % )                ;
;                                             ;                     ;                      ;                                ;
; Connections                                 ;                     ;                      ;                                ;
;     -- Input Connections                    ; 560                 ; 115                  ; 1                              ;
;     -- Registered Input Connections         ; 480                 ; 89                   ; 0                              ;
;     -- Output Connections                   ; 177                 ; 95                   ; 404                            ;
;     -- Registered Output Connections        ; 0                   ; 67                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Internal Connections                        ;                     ;                      ;                                ;
;     -- Total Connections                    ; 3721                ; 720                  ; 413                            ;
;     -- Registered Connections               ; 1813                ; 466                  ; 0                              ;
;                                             ;                     ;                      ;                                ;
; External Connections                        ;                     ;                      ;                                ;
;     -- Top                                  ; 122                 ; 210                  ; 405                            ;
;     -- sld_hub:auto_hub                     ; 210                 ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 405                 ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Partition Interface                         ;                     ;                      ;                                ;
;     -- Input Ports                          ; 32                  ; 15                   ; 1                              ;
;     -- Output Ports                         ; 18                  ; 33                   ; 3                              ;
;     -- Bidir Ports                          ; 0                   ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Registered Ports                            ;                     ;                      ;                                ;
;     -- Registered Input Ports               ; 0                   ; 4                    ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 22                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Port Connectivity                           ;                     ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 5                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 1                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 1                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 2                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 19                   ; 0                              ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ADC_DATA[0] ; 51    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ADC_DATA[1] ; 135   ; 8        ; 11           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ADC_DATA[2] ; 52    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ADC_DATA[3] ; 54    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ADC_DATA[4] ; 53    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ADC_DATA[5] ; 7     ; 1        ; 0            ; 21           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ADC_DATA[6] ; 136   ; 8        ; 9            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ADC_DATA[7] ; 55    ; 4        ; 18           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; BURST       ; 24    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; COMP_SYNC   ; 90    ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; IN_CLK      ; 22    ; 1        ; 0            ; 11           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ODDEVEN     ; 10    ; 1        ; 0            ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; VERT_SYNC   ; 91    ; 6        ; 34           ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CLAMP   ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_CLK     ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_BLANC   ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_CLK     ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA[0] ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA[1] ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA[2] ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA[3] ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA[4] ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA[5] ; 79    ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA[6] ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA[7] ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 8 / 13 ( 62 % ) ; 3.3V          ; --           ;
; 2        ; 2 / 8 ( 25 % )  ; 3.3V          ; --           ;
; 3        ; 5 / 11 ( 45 % ) ; 3.3V          ; --           ;
; 4        ; 4 / 14 ( 29 % ) ; 3.3V          ; --           ;
; 5        ; 5 / 14 ( 36 % ) ; 3.3V          ; --           ;
; 6        ; 3 / 10 ( 30 % ) ; 3.3V          ; --           ;
; 7        ; 1 / 13 ( 8 % )  ; 3.3V          ; --           ;
; 8        ; 2 / 12 ( 17 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; ADC_DATA[5]                                               ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; ODDEVEN                                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; DAC_DATA[2]                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 23         ; 1        ; IN_CLK                                                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; BURST                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; ADC_CLAMP                                                 ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; ADC_CLK                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; DAC_CLK                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; ADC_DATA[0]                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; ADC_DATA[2]                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; ADC_DATA[4]                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; ADC_DATA[3]                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; ADC_DATA[7]                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; DAC_DATA[1]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; DAC_BLANC                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; DAC_DATA[6]                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; DAC_DATA[3]                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; DAC_DATA[4]                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ; 111        ; 5        ; DAC_DATA[5]                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; DAC_DATA[7]                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; COMP_SYNC                                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; VERT_SYNC                                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; DAC_DATA[0]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; ADC_DATA[1]                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; ADC_DATA[6]                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                        ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                          ; system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1                                                  ;
; PLL mode                      ; No compensation                                                                                                    ;
; Compensate clock              ; --                                                                                                                 ;
; Compensated input/output pins ; --                                                                                                                 ;
; Switchover type               ; --                                                                                                                 ;
; Input frequency 0             ; 40.0 MHz                                                                                                           ;
; Input frequency 1             ; --                                                                                                                 ;
; Nominal PFD frequency         ; 20.0 MHz                                                                                                           ;
; Nominal VCO frequency         ; 540.0 MHz                                                                                                          ;
; VCO post scale K counter      ; 2                                                                                                                  ;
; VCO frequency control         ; Auto                                                                                                               ;
; VCO phase shift step          ; 231 ps                                                                                                             ;
; VCO multiply                  ; --                                                                                                                 ;
; VCO divide                    ; --                                                                                                                 ;
; Freq min lock                 ; 22.22 MHz                                                                                                          ;
; Freq max lock                 ; 48.16 MHz                                                                                                          ;
; M VCO Tap                     ; 0                                                                                                                  ;
; M Initial                     ; 1                                                                                                                  ;
; M value                       ; 27                                                                                                                 ;
; N value                       ; 2                                                                                                                  ;
; Charge pump current           ; setting 1                                                                                                          ;
; Loop filter resistance        ; setting 24                                                                                                         ;
; Loop filter capacitance       ; setting 0                                                                                                          ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                                                 ;
; Bandwidth type                ; Medium                                                                                                             ;
; Real time reconfigurable      ; Off                                                                                                                ;
; Scan chain MIF file           ; --                                                                                                                 ;
; Preserve PLL counter order    ; Off                                                                                                                ;
; PLL location                  ; PLL_1                                                                                                              ;
; Inclk0 signal                 ; IN_CLK                                                                                                             ;
; Inclk1 signal                 ; --                                                                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                      ;
; Inclk1 signal type            ; --                                                                                                                 ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------+
; Name                                                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------+
; system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 27   ; 80  ; 13.5 MHz         ; 0 (0 ps)    ; 1.13 (231 ps)    ; 50/50      ; C0      ; 40            ; 20/20 Even ; --            ; 1       ; 0       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0] ;
; system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 27   ; 10  ; 108.0 MHz        ; 0 (0 ps)    ; 9.00 (231 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |student_top                                                              ; 937 (1)     ; 527 (0)                   ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 25   ; 0            ; 410 (1)      ; 108 (0)           ; 419 (0)          ; |student_top                                                                                                                                                                                                                                                      ; work         ;
;    |adc_controller:adc_ctrl_inst|                                         ; 64 (64)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 15 (15)           ; 39 (39)          ; |student_top|adc_controller:adc_ctrl_inst                                                                                                                                                                                                                         ; work         ;
;    |dac_controller:dac_ctrl_inst|                                         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |student_top|dac_controller:dac_ctrl_inst                                                                                                                                                                                                                         ; work         ;
;    |parameter_ctrl:parameter_ctrl_inst|                                   ; 122 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 49 (0)            ; 59 (0)           ; |student_top|parameter_ctrl:parameter_ctrl_inst                                                                                                                                                                                                                   ; work         ;
;       |source:source_inst|                                                ; 122 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 49 (0)            ; 59 (0)           ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst                                                                                                                                                                                                ; work         ;
;          |altsource_probe:altsource_probe_component|                      ; 122 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 49 (0)            ; 59 (0)           ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component                                                                                                                                                      ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|              ; 122 (4)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (4)       ; 49 (0)            ; 59 (0)           ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                       ; work         ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst| ; 118 (105)   ; 108 (101)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (4)       ; 49 (49)           ; 59 (52)          ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                              ; work         ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|          ; 13 (13)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 7 (7)            ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst ; work         ;
;    |reset_generator:rst_gen_inst|                                         ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 8 (8)            ; |student_top|reset_generator:rst_gen_inst                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                     ; 136 (1)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 22 (0)            ; 56 (0)           ; |student_top|sld_hub:auto_hub                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                      ; 135 (96)    ; 78 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (46)      ; 22 (20)           ; 56 (31)          ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                        ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                      ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 17 (17)          ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                              ; work         ;
;    |student_block:student_block_inst|                                     ; 591 (514)   ; 270 (223)                 ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 318 (288)    ; 13 (13)           ; 260 (213)        ; |student_top|student_block:student_block_inst                                                                                                                                                                                                                     ; work         ;
;       |fifo_1kx16:fifo_1kx16_inst1|                                       ; 77 (0)      ; 47 (0)                    ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 47 (0)           ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1                                                                                                                                                                                         ; work         ;
;          |scfifo:scfifo_component|                                        ; 77 (0)      ; 47 (0)                    ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 47 (0)           ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component                                                                                                                                                                 ; work         ;
;             |scfifo_t171:auto_generated|                                  ; 77 (0)      ; 47 (0)                    ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 47 (0)           ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated                                                                                                                                      ; work         ;
;                |a_dpfifo_gp61:dpfifo|                                     ; 77 (45)     ; 47 (18)                   ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (27)      ; 0 (0)             ; 47 (18)          ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo                                                                                                                 ; work         ;
;                   |altsyncram_52g1:FIFOram|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram                                                                                         ; work         ;
;                   |cntr_1ab:wr_ptr|                                       ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr                                                                                                 ; work         ;
;                   |cntr_da7:usedw_counter|                                ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter                                                                                          ; work         ;
;                   |cntr_p8b:rd_ptr_msb|                                   ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb                                                                                             ; work         ;
;    |system_clock:sys_clk_inst|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |student_top|system_clock:sys_clk_inst                                                                                                                                                                                                                            ; work         ;
;       |global_buf:global_buf_clk_108_mhz|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |student_top|system_clock:sys_clk_inst|global_buf:global_buf_clk_108_mhz                                                                                                                                                                                          ; work         ;
;          |global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |student_top|system_clock:sys_clk_inst|global_buf:global_buf_clk_108_mhz|global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component                                                                                                                            ; work         ;
;       |global_buf:global_buf_clk_13_mhz|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |student_top|system_clock:sys_clk_inst|global_buf:global_buf_clk_13_mhz                                                                                                                                                                                           ; work         ;
;          |global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |student_top|system_clock:sys_clk_inst|global_buf:global_buf_clk_13_mhz|global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component                                                                                                                             ; work         ;
;       |pll_40_mhz:pll_40_mhz_inst|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |student_top|system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst                                                                                                                                                                                                 ; work         ;
;          |altpll:altpll_component|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |student_top|system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component                                                                                                                                                                         ; work         ;
;             |pll_40_mhz_altpll:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |student_top|system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated                                                                                                                                        ; work         ;
+---------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; ADC_CLK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_CLAMP   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_CLK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_BLANC   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BURST       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; IN_CLK      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ODDEVEN     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; COMP_SYNC   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; VERT_SYNC   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ADC_DATA[6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DATA[7] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DATA[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DATA[3] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_DATA[0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_DATA[1] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_DATA[4] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DATA[5] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                              ;
+---------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------+-------------------+---------+
; BURST                                                         ;                   ;         ;
; IN_CLK                                                        ;                   ;         ;
; ODDEVEN                                                       ;                   ;         ;
;      - adc_controller:adc_ctrl_inst|oddeven_mstb[0]           ; 0                 ; 6       ;
; COMP_SYNC                                                     ;                   ;         ;
; VERT_SYNC                                                     ;                   ;         ;
; ADC_DATA[6]                                                   ;                   ;         ;
;      - adc_controller:adc_ctrl_inst|adc_data_rg_iob[6]~feeder ; 0                 ; 6       ;
; ADC_DATA[7]                                                   ;                   ;         ;
;      - adc_controller:adc_ctrl_inst|adc_data_rg_iob[7]~feeder ; 0                 ; 6       ;
; ADC_DATA[2]                                                   ;                   ;         ;
;      - adc_controller:adc_ctrl_inst|adc_data_rg_iob[2]        ; 0                 ; 6       ;
; ADC_DATA[3]                                                   ;                   ;         ;
;      - adc_controller:adc_ctrl_inst|adc_data_rg_iob[3]        ; 1                 ; 6       ;
; ADC_DATA[0]                                                   ;                   ;         ;
;      - adc_controller:adc_ctrl_inst|adc_data_rg_iob[0]        ; 1                 ; 6       ;
; ADC_DATA[1]                                                   ;                   ;         ;
;      - adc_controller:adc_ctrl_inst|adc_data_rg_iob[1]        ; 1                 ; 6       ;
; ADC_DATA[4]                                                   ;                   ;         ;
;      - adc_controller:adc_ctrl_inst|adc_data_rg_iob[4]        ; 0                 ; 6       ;
; ADC_DATA[5]                                                   ;                   ;         ;
;      - adc_controller:adc_ctrl_inst|adc_data_rg_iob[5]        ; 1                 ; 6       ;
+---------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                   ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; IN_CLK                                                                                                                                                                                                                                                                 ; PIN_22             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                                                               ; FF_X18_Y13_N11     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc_controller:adc_ctrl_inst|col_cnt_rst                                                                                                                                                                                                                               ; LCCOMB_X19_Y12_N24 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; adc_controller:adc_ctrl_inst|row_cnt_rst                                                                                                                                                                                                                               ; LCCOMB_X19_Y12_N12 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; adc_controller:adc_ctrl_inst|video_frame_valid_ff                                                                                                                                                                                                                      ; FF_X17_Y13_N1      ; 205     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                           ; JTAG_X1_Y12_N0     ; 136     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                           ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]~28                                               ; LCCOMB_X14_Y14_N20 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[1]~7      ; LCCOMB_X11_Y12_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]~6 ; LCCOMB_X11_Y12_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0                                                                                                           ; LCCOMB_X12_Y14_N16 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; reset_generator:rst_gen_inst|timer_cnt[4]~9                                                                                                                                                                                                                            ; LCCOMB_X10_Y8_N2   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                  ; FF_X10_Y14_N19     ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                       ; LCCOMB_X10_Y11_N12 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                         ; LCCOMB_X10_Y11_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                       ; LCCOMB_X10_Y11_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                          ; LCCOMB_X12_Y11_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                         ; LCCOMB_X13_Y14_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                          ; LCCOMB_X14_Y14_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~7                                                                                                                                                                                            ; LCCOMB_X14_Y14_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                     ; LCCOMB_X9_Y11_N22  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                     ; LCCOMB_X10_Y11_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~5                                                                                                                                                                     ; LCCOMB_X10_Y11_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~15                                                                                                                                                               ; LCCOMB_X13_Y11_N18 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~16                                                                                                                                                               ; LCCOMB_X10_Y11_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                       ; FF_X10_Y12_N25     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                                                                                                                                             ; LCCOMB_X11_Y14_N12 ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                      ; FF_X10_Y14_N7      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                       ; FF_X10_Y12_N15     ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                       ; FF_X10_Y14_N3      ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                ; LCCOMB_X10_Y14_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                      ; FF_X10_Y10_N9      ; 22      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|always6~0                                                                                                                                                                                                                             ; LCCOMB_X23_Y17_N28 ; 21      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|cnt_h~10                                                                                                                                                                                                                              ; LCCOMB_X26_Y15_N26 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|cnt_v~11                                                                                                                                                                                                                              ; LCCOMB_X22_Y15_N20 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|curPose[16]~60                                                                                                                                                                                                                        ; LCCOMB_X25_Y17_N10 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|curPose[3]~76                                                                                                                                                                                                                         ; LCCOMB_X22_Y17_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|curPose~39                                                                                                                                                                                                                            ; LCCOMB_X22_Y15_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|endPose[19]~3                                                                                                                                                                                                                         ; LCCOMB_X23_Y14_N10 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|_~0                                                                                                               ; LCCOMB_X24_Y13_N28 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|_~0                                                                                                        ; LCCOMB_X25_Y13_N14 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb|_~0                                                                                                           ; LCCOMB_X24_Y12_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|pulse_ram_output~1                                                                                                                ; LCCOMB_X25_Y13_N30 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|rd_ptr_lsb~1                                                                                                                      ; LCCOMB_X25_Y12_N2  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|valid_wreq                                                                                                                        ; LCCOMB_X22_Y13_N20 ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|mazeParametersDefined                                                                                                                                                                                                                 ; FF_X19_Y14_N25     ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|npos[0]~16                                                                                                                                                                                                                            ; LCCOMB_X24_Y17_N28 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|stRight~10                                                                                                                                                                                                                            ; LCCOMB_X26_Y18_N22 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|startPose[19]~0                                                                                                                                                                                                                       ; LCCOMB_X22_Y14_N22 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; student_block:student_block_inst|window[20][15]~122                                                                                                                                                                                                                    ; LCCOMB_X22_Y12_N12 ; 121     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                         ; PLL_1              ; 9       ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; VCC                       ;
; system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|wire_pll1_clk[3]                                                                                                                                         ; PLL_1              ; 384     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; VCC                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                           ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                   ; JTAG_X1_Y12_N0 ; 136     ; 10                                   ; Global Clock         ; GCLK2            ; --                        ;
; system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 9       ; 0                                    ; Global Clock         ; GCLK3            ; VCC                       ;
; system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|wire_pll1_clk[3] ; PLL_1          ; 384     ; 0                                    ; Global Clock         ; GCLK4            ; VCC                       ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                   ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc_controller:adc_ctrl_inst|video_frame_valid_ff                                                                                                                                                                                                                      ; 205     ;
; student_block:student_block_inst|window[20][15]~122                                                                                                                                                                                                                    ; 121     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; 52      ;
; ~GND                                                                                                                                                                                                                                                                   ; 39      ;
; student_block:student_block_inst|mazeParametersDefined                                                                                                                                                                                                                 ; 39      ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|vjtag_cdr_i~1                                                                                                           ; 29      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                                                                                                                                             ; 27      ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]~0                                                  ; 25      ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|pulse_ram_output~1                                                                                                                ; 24      ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]~28                                               ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                           ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                       ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                      ; 22      ;
; adc_controller:adc_ctrl_inst|video_data_valid_ff                                                                                                                                                                                                                       ; 22      ;
; student_block:student_block_inst|always6~0                                                                                                                                                                                                                             ; 21      ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|valid_wreq                                                                                                                        ; 19      ;
; student_block:student_block_inst|cnt_v[3]                                                                                                                                                                                                                              ; 19      ;
; student_block:student_block_inst|stRight~10                                                                                                                                                                                                                            ; 18      ;
; student_block:student_block_inst|stLeft~10                                                                                                                                                                                                                             ; 18      ;
; student_block:student_block_inst|cnt_h[4]                                                                                                                                                                                                                              ; 17      ;
; student_block:student_block_inst|cnt_h[3]                                                                                                                                                                                                                              ; 17      ;
; student_block:student_block_inst|cnt_h[5]                                                                                                                                                                                                                              ; 17      ;
; student_block:student_block_inst|cnt_v[4]                                                                                                                                                                                                                              ; 16      ;
; student_block:student_block_inst|cnt_h[2]                                                                                                                                                                                                                              ; 16      ;
; student_block:student_block_inst|cnt_h[1]                                                                                                                                                                                                                              ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                       ; 15      ;
; student_block:student_block_inst|cnt_v[2]                                                                                                                                                                                                                              ; 15      ;
; student_block:student_block_inst|cnt_h[6]                                                                                                                                                                                                                              ; 15      ;
; student_block:student_block_inst|cnt_v[0]                                                                                                                                                                                                                              ; 14      ;
; student_block:student_block_inst|cnt_v[1]                                                                                                                                                                                                                              ; 14      ;
; student_block:student_block_inst|cnt_v[8]                                                                                                                                                                                                                              ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                  ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                              ; 13      ;
; adc_controller:adc_ctrl_inst|video_line_valid_ff                                                                                                                                                                                                                       ; 13      ;
; student_block:student_block_inst|cnt_h[0]                                                                                                                                                                                                                              ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                      ; 12      ;
; student_block:student_block_inst|video_line_valid_z                                                                                                                                                                                                                    ; 12      ;
; student_block:student_block_inst|curPose[20]                                                                                                                                                                                                                           ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                       ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                        ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                        ; 11      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                           ; 11      ;
; student_block:student_block_inst|startPose[19]~0                                                                                                                                                                                                                       ; 11      ;
; student_block:student_block_inst|endPose[19]~3                                                                                                                                                                                                                         ; 11      ;
; student_block:student_block_inst|npos[0]~16                                                                                                                                                                                                                            ; 11      ;
; adc_controller:adc_ctrl_inst|frame_valid~2                                                                                                                                                                                                                             ; 11      ;
; adc_controller:adc_ctrl_inst|line_valid~3                                                                                                                                                                                                                              ; 11      ;
; adc_controller:adc_ctrl_inst|cnt_up_8[3]                                                                                                                                                                                                                               ; 11      ;
; student_block:student_block_inst|curPose[21]                                                                                                                                                                                                                           ; 11      ;
; student_block:student_block_inst|cnt_h[9]                                                                                                                                                                                                                              ; 11      ;
; student_block:student_block_inst|cnt_h[8]                                                                                                                                                                                                                              ; 11      ;
; student_block:student_block_inst|cnt_h[7]                                                                                                                                                                                                                              ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                         ; 10      ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|_~0                                                                                                        ; 10      ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|_~0                                                                                                               ; 10      ;
; student_block:student_block_inst|cnt_v~11                                                                                                                                                                                                                              ; 10      ;
; student_block:student_block_inst|cnt_h~10                                                                                                                                                                                                                              ; 10      ;
; adc_controller:adc_ctrl_inst|col_cnt_rst                                                                                                                                                                                                                               ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                        ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                        ; 9       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb|_~0                                                                                                           ; 9       ;
; student_block:student_block_inst|negEdgeMaze                                                                                                                                                                                                                           ; 9       ;
; student_block:student_block_inst|posEdgeMaze                                                                                                                                                                                                                           ; 9       ;
; student_block:student_block_inst|npos[0]~4                                                                                                                                                                                                                             ; 9       ;
; adc_controller:adc_ctrl_inst|row_cnt_rst                                                                                                                                                                                                                               ; 9       ;
; system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|wire_pll1_locked                                                                                                                                         ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                              ; 8       ;
; student_block:student_block_inst|npos[0]~11                                                                                                                                                                                                                            ; 8       ;
; student_block:student_block_inst|cnt_v[5]                                                                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                      ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                        ; 7       ;
; reset_generator:rst_gen_inst|timer_cnt[4]~9                                                                                                                                                                                                                            ; 7       ;
; student_block:student_block_inst|curPose[3]~76                                                                                                                                                                                                                         ; 7       ;
; student_block:student_block_inst|curPose[16]~60                                                                                                                                                                                                                        ; 7       ;
; student_block:student_block_inst|Equal3~0                                                                                                                                                                                                                              ; 7       ;
; student_block:student_block_inst|cnt_v[9]                                                                                                                                                                                                                              ; 7       ;
; student_block:student_block_inst|cnt_v[7]                                                                                                                                                                                                                              ; 7       ;
; student_block:student_block_inst|cnt_v[6]                                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                  ; 6       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|valid_rreq~0                                                                                                                      ; 6       ;
; student_block:student_block_inst|LessThan0~2                                                                                                                                                                                                                           ; 6       ;
; student_block:student_block_inst|outdataReg~12                                                                                                                                                                                                                         ; 6       ;
; student_block:student_block_inst|always7~13                                                                                                                                                                                                                            ; 6       ;
; student_block:student_block_inst|curPose[23]                                                                                                                                                                                                                           ; 6       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]   ; 6       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|full_dff                                                                                                                          ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~16                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~15                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                              ; 5       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_is_1_dff                                                                                                                    ; 5       ;
; student_block:student_block_inst|window[0][8]                                                                                                                                                                                                                          ; 5       ;
; student_block:student_block_inst|npos[0]~9                                                                                                                                                                                                                             ; 5       ;
; student_block:student_block_inst|startPose[1]                                                                                                                                                                                                                          ; 5       ;
; student_block:student_block_inst|curPose[1]                                                                                                                                                                                                                            ; 5       ;
; student_block:student_block_inst|always7~31                                                                                                                                                                                                                            ; 5       ;
; student_block:student_block_inst|always7~18                                                                                                                                                                                                                            ; 5       ;
; student_block:student_block_inst|always7~16                                                                                                                                                                                                                            ; 5       ;
; student_block:student_block_inst|always7~6                                                                                                                                                                                                                             ; 5       ;
; student_block:student_block_inst|Equal14~2                                                                                                                                                                                                                             ; 5       ;
; adc_controller:adc_ctrl_inst|comp_sync_mstb[1]                                                                                                                                                                                                                         ; 5       ;
; adc_controller:adc_ctrl_inst|cnt_up_8[0]                                                                                                                                                                                                                               ; 5       ;
; student_block:student_block_inst|curPose[7]                                                                                                                                                                                                                            ; 5       ;
; student_block:student_block_inst|curPose[8]                                                                                                                                                                                                                            ; 5       ;
; student_block:student_block_inst|curPose[22]                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~5                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~27                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                  ; 4       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|rd_ptr_lsb                                                                                                                        ; 4       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|wrreq_delaya[1]                                                                                                                   ; 4       ;
; reset_generator:rst_gen_inst|timer_cnt[7]                                                                                                                                                                                                                              ; 4       ;
; student_block:student_block_inst|curPose~39                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|video_frame_valid_z                                                                                                                                                                                                                   ; 4       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]   ; 4       ;
; student_block:student_block_inst|window[15][0]                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|npos[0]~7                                                                                                                                                                                                                             ; 4       ;
; student_block:student_block_inst|npos[0]~6                                                                                                                                                                                                                             ; 4       ;
; student_block:student_block_inst|npos[0]~5                                                                                                                                                                                                                             ; 4       ;
; student_block:student_block_inst|always7~42                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|startPose[16]                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|startPose[17]                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|startPose[14]                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|startPose[15]                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|startPose[12]                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|startPose[13]                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|startPose[10]                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|startPose[11]                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|startPose[18]                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|startPose[19]                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|always7~41                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|always7~40                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|always7~38                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|curPose[10]                                                                                                                                                                                                                           ; 4       ;
; student_block:student_block_inst|outdataReg~10                                                                                                                                                                                                                         ; 4       ;
; student_block:student_block_inst|outdataReg~5                                                                                                                                                                                                                          ; 4       ;
; student_block:student_block_inst|always7~30                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|always7~20                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|always7~9                                                                                                                                                                                                                             ; 4       ;
; student_block:student_block_inst|always7~3                                                                                                                                                                                                                             ; 4       ;
; student_block:student_block_inst|LessThan24~0                                                                                                                                                                                                                          ; 4       ;
; adc_controller:adc_ctrl_inst|cnt_up_8[1]                                                                                                                                                                                                                               ; 4       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[1]~7      ; 4       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|vjtag_uir_i~0                                                                                                           ; 4       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]   ; 4       ;
; adc_controller:adc_ctrl_inst|cnt_up_8[2]                                                                                                                                                                                                                               ; 4       ;
; student_block:student_block_inst|curPose[3]                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|curPose[4]                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|curPose[5]                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|curPose[6]                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|curPose[9]                                                                                                                                                                                                                            ; 4       ;
; student_block:student_block_inst|curPose[13]                                                                                                                                                                                                                           ; 4       ;
; student_block:student_block_inst|curPose[14]                                                                                                                                                                                                                           ; 4       ;
; student_block:student_block_inst|curPose[15]                                                                                                                                                                                                                           ; 4       ;
; student_block:student_block_inst|curPose[16]                                                                                                                                                                                                                           ; 4       ;
; student_block:student_block_inst|curPose[17]                                                                                                                                                                                                                           ; 4       ;
; student_block:student_block_inst|curPose[18]                                                                                                                                                                                                                           ; 4       ;
; student_block:student_block_inst|curPose[19]                                                                                                                                                                                                                           ; 4       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~7                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                       ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_is_2_dff                                                                                                                    ; 3       ;
; student_block:student_block_inst|fifo_enable[1]                                                                                                                                                                                                                        ; 3       ;
; student_block:student_block_inst|frameStart                                                                                                                                                                                                                            ; 3       ;
; student_block:student_block_inst|window[15][8]                                                                                                                                                                                                                         ; 3       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]~6 ; 3       ;
; student_block:student_block_inst|isStreight~1                                                                                                                                                                                                                          ; 3       ;
; student_block:student_block_inst|window[30][8]                                                                                                                                                                                                                         ; 3       ;
; student_block:student_block_inst|window[15][15]                                                                                                                                                                                                                        ; 3       ;
; student_block:student_block_inst|curPose~36                                                                                                                                                                                                                            ; 3       ;
; student_block:student_block_inst|window[0][0]                                                                                                                                                                                                                          ; 3       ;
; student_block:student_block_inst|npos[0]~8                                                                                                                                                                                                                             ; 3       ;
; student_block:student_block_inst|endPose[16]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|endPose[17]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|endPose[14]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|endPose[15]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|endPose[12]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|endPose[13]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|endPose[10]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|endPose[11]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|endPose[18]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|endPose[19]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|curPose[11]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|curPose[12]                                                                                                                                                                                                                           ; 3       ;
; student_block:student_block_inst|always7~28                                                                                                                                                                                                                            ; 3       ;
; student_block:student_block_inst|always7~26                                                                                                                                                                                                                            ; 3       ;
; student_block:student_block_inst|always7~23                                                                                                                                                                                                                            ; 3       ;
; student_block:student_block_inst|always7~10                                                                                                                                                                                                                            ; 3       ;
; student_block:student_block_inst|LessThan20~0                                                                                                                                                                                                                          ; 3       ;
; student_block:student_block_inst|always7~7                                                                                                                                                                                                                             ; 3       ;
; student_block:student_block_inst|Equal9~0                                                                                                                                                                                                                              ; 3       ;
; adc_controller:adc_ctrl_inst|local_reset                                                                                                                                                                                                                               ; 3       ;
; adc_controller:adc_ctrl_inst|cnt_up_8_rst                                                                                                                                                                                                                              ; 3       ;
; adc_controller:adc_ctrl_inst|pulse[0]                                                                                                                                                                                                                                  ; 3       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR~5         ; 3       ;
; student_block:student_block_inst|outdataReg[5]                                                                                                                                                                                                                         ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]                                                                                         ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]                                                                                         ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]                                                                                         ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]                                                                                         ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]                                                                                         ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]                                                                                         ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[8]                                                                                         ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[9]                                                                                         ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[8]                                                                                            ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[7]                                                                                            ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[6]                                                                                            ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[5]                                                                                            ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[4]                                                                                            ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[3]                                                                                            ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[2]                                                                                            ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[1]                                                                                            ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[0]                                                                                            ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[9]                                                                                                ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[8]                                                                                                ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                                                                                                ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                                                                                                ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                                                                                                ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                                                                                                ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                                                                                                ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                                                                                                ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                                                                                                ; 3       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                                                                                                ; 3       ;
; adc_controller:adc_ctrl_inst|col_cnt[8]                                                                                                                                                                                                                                ; 3       ;
; adc_controller:adc_ctrl_inst|col_cnt[9]                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~0                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                       ; 2       ;
; student_block:student_block_inst|always7~43                                                                                                                                                                                                                            ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[18]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[17]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[16]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[15]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[14]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[13]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]                                                    ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]                                                    ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]                                                    ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]                                                  ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]                                                    ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]                                                    ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]                                                   ; 2       ;
; student_block:student_block_inst|window[0][12]                                                                                                                                                                                                                         ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                    ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                    ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                    ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_will_be_2~4                                                                                                                 ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_will_be_1~1                                                                                                                 ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|_~5                                                                                                                               ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_will_be_0~1                                                                                                                 ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_is_0_dff                                                                                                                    ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|_~0                                                                                                                               ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                    ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|ram_read_address[9]~9                                                                                                             ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[9]                                                                                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|ram_read_address[8]~8                                                                                                             ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[8]                                                                                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|ram_read_address[7]~7                                                                                                             ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[7]                                                                                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|ram_read_address[6]~6                                                                                                             ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[6]                                                                                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|ram_read_address[5]~5                                                                                                             ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[5]                                                                                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|ram_read_address[4]~4                                                                                                             ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[4]                                                                                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|ram_read_address[3]~3                                                                                                             ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[3]                                                                                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|ram_read_address[2]~2                                                                                                             ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[2]                                                                                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|ram_read_address[1]~1                                                                                                             ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[1]                                                                                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|ram_read_address[0]~0                                                                                                             ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[0]                                                                                                                   ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|empty_dff                                                                                                                         ; 2       ;
; student_block:student_block_inst|edgeMaze_z                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|stLeft~9                                                                                                                                                                                                                              ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]                                                   ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                    ; 2       ;
; student_block:student_block_inst|always5~7                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|endPose[19]~0                                                                                                                                                                                                                         ; 2       ;
; student_block:student_block_inst|mazeParametersDefined~3                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|mazeParametersDefined~0                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|curPose[16]~59                                                                                                                                                                                                                        ; 2       ;
; student_block:student_block_inst|Equal9~2                                                                                                                                                                                                                              ; 2       ;
; student_block:student_block_inst|Equal8~0                                                                                                                                                                                                                              ; 2       ;
; student_block:student_block_inst|Equal3~1                                                                                                                                                                                                                              ; 2       ;
; student_block:student_block_inst|window[15][12]                                                                                                                                                                                                                        ; 2       ;
; student_block:student_block_inst|always1~1                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|lineStart                                                                                                                                                                                                                             ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                   ; 2       ;
; student_block:student_block_inst|npos[0]~13                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|window[0][15]                                                                                                                                                                                                                         ; 2       ;
; student_block:student_block_inst|outdataReg~20                                                                                                                                                                                                                         ; 2       ;
; student_block:student_block_inst|endPose[0]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|windpos[0]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|windpos[2]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|isst                                                                                                                                                                                                                                  ; 2       ;
; student_block:student_block_inst|empcon                                                                                                                                                                                                                                ; 2       ;
; student_block:student_block_inst|windpos[3]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|windpos[1]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|always7~29                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|outdataReg~3                                                                                                                                                                                                                          ; 2       ;
; student_block:student_block_inst|always7~27                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|always7~25                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|LessThan24~3                                                                                                                                                                                                                          ; 2       ;
; student_block:student_block_inst|npos[0]                                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|npos[2]                                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|npos[3]                                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|always7~21                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|npos[1]                                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|outdataReg~0                                                                                                                                                                                                                          ; 2       ;
; student_block:student_block_inst|always7~12                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|LessThan24~1                                                                                                                                                                                                                          ; 2       ;
; student_block:student_block_inst|always7~8                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|always7~5                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|always7~2                                                                                                                                                                                                                             ; 2       ;
; adc_controller:adc_ctrl_inst|vert_sync_mstb[1]                                                                                                                                                                                                                         ; 2       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                   ; 2       ;
; student_block:student_block_inst|outdataReg[4]                                                                                                                                                                                                                         ; 2       ;
; adc_controller:adc_ctrl_inst|oddeven_mstb[1]                                                                                                                                                                                                                           ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]                                                                                         ; 2       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]                                                                                         ; 2       ;
; student_block:student_block_inst|Add4~18                                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|Add4~16                                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|Add4~14                                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|Add4~12                                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|Add4~10                                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|Add4~8                                                                                                                                                                                                                                ; 2       ;
; student_block:student_block_inst|Add4~6                                                                                                                                                                                                                                ; 2       ;
; student_block:student_block_inst|Add4~4                                                                                                                                                                                                                                ; 2       ;
; student_block:student_block_inst|Add4~2                                                                                                                                                                                                                                ; 2       ;
; student_block:student_block_inst|Add4~0                                                                                                                                                                                                                                ; 2       ;
; student_block:student_block_inst|stRight[1]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|stLeft[1]                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|stRight[2]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|stLeft[2]                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|stRight[3]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|stLeft[3]                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|stRight[4]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|stLeft[4]                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|stRight[5]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|stLeft[5]                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|stRight[6]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|stLeft[6]                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|stRight[7]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|stLeft[7]                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|stRight[8]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|stLeft[8]                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|stRight[9]                                                                                                                                                                                                                            ; 2       ;
; student_block:student_block_inst|stLeft[9]                                                                                                                                                                                                                             ; 2       ;
; student_block:student_block_inst|Add1~10                                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|Add1~8                                                                                                                                                                                                                                ; 2       ;
; student_block:student_block_inst|Add13~14                                                                                                                                                                                                                              ; 2       ;
; student_block:student_block_inst|Add13~12                                                                                                                                                                                                                              ; 2       ;
; student_block:student_block_inst|Add13~10                                                                                                                                                                                                                              ; 2       ;
; student_block:student_block_inst|Add13~8                                                                                                                                                                                                                               ; 2       ;
; student_block:student_block_inst|LessThan3~15                                                                                                                                                                                                                          ; 2       ;
; student_block:student_block_inst|LessThan6~18                                                                                                                                                                                                                          ; 2       ;
; student_block:student_block_inst|LessThan5~18                                                                                                                                                                                                                          ; 2       ;
; adc_controller:adc_ctrl_inst|row_cnt[7]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|row_cnt[6]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|row_cnt[1]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|row_cnt[0]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|row_cnt[2]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|row_cnt[3]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|row_cnt[4]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|row_cnt[5]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|row_cnt[8]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|col_cnt[1]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|col_cnt[0]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|col_cnt[2]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|col_cnt[5]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|col_cnt[3]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|col_cnt[6]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|col_cnt[4]                                                                                                                                                                                                                                ; 2       ;
; adc_controller:adc_ctrl_inst|col_cnt[7]                                                                                                                                                                                                                                ; 2       ;
; student_block:student_block_inst|startPose[1]~feeder                                                                                                                                                                                                                   ; 1       ;
; student_block:student_block_inst|endPose[0]~feeder                                                                                                                                                                                                                     ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                                                                                                              ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                                                                              ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                                                                              ; 1       ;
; ADC_DATA[5]~input                                                                                                                                                                                                                                                      ; 1       ;
; ADC_DATA[4]~input                                                                                                                                                                                                                                                      ; 1       ;
; ADC_DATA[1]~input                                                                                                                                                                                                                                                      ; 1       ;
; ADC_DATA[0]~input                                                                                                                                                                                                                                                      ; 1       ;
; ADC_DATA[3]~input                                                                                                                                                                                                                                                      ; 1       ;
; ADC_DATA[2]~input                                                                                                                                                                                                                                                      ; 1       ;
; ADC_DATA[7]~input                                                                                                                                                                                                                                                      ; 1       ;
; ADC_DATA[6]~input                                                                                                                                                                                                                                                      ; 1       ;
; VERT_SYNC~input                                                                                                                                                                                                                                                        ; 1       ;
; COMP_SYNC~input                                                                                                                                                                                                                                                        ; 1       ;
; ODDEVEN~input                                                                                                                                                                                                                                                          ; 1       ;
; IN_CLK~input                                                                                                                                                                                                                                                           ; 1       ;
; BURST~input                                                                                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~34                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~33                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~32                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~31                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~30                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~29                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~28                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~26                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~21                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~20                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~18                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~17                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~12                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~10                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~6                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~20                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~17                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~15                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~13                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                       ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                                                                                                               ; 1       ;
; student_block:student_block_inst|npos[0]~20                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|npos[2]~19                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|npos[3]~18                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|npos[1]~17                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|curPose~78                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|curPose~77                                                                                                                                                                                                                            ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter~8    ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]~25                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]~24                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]~23                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[24]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]~22                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[23]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~51                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[24]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]~21                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[22]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~50                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[23]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]~20                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[21]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~49                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[22]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]~19                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[20]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~48                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[21]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]~18                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[19]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~47                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[20]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]~17                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[18]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~46                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[19]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]~16                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[17]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~45                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[18]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]~15                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[16]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~44                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[17]                                          ; 1       ;
; student_block:student_block_inst|window~242                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~241                                                                                                                                                                                                                            ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]~14                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[15]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~43                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[16]                                          ; 1       ;
; student_block:student_block_inst|window~240                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~239                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~238                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~237                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~236                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~235                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~234                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[1][12]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~233                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[1][8]                                                                                                                                                                                                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]~13                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[14]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~42                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15]                                          ; 1       ;
; student_block:student_block_inst|window~232                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[16][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~231                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[1][0]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~230                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[1][15]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window[0][1]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~229                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[16][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~228                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[16][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~227                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[2][12]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~226                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[2][8]                                                                                                                                                                                                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]~12                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[13]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~41                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14]                                          ; 1       ;
; student_block:student_block_inst|window~225                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[17][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~224                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[2][0]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~223                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[2][15]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~222                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~221                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~220                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[17][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~219                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[17][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~218                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[3][12]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~217                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[3][8]                                                                                                                                                                                                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]~11                                                ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[12]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~40                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[13]                                          ; 1       ;
; student_block:student_block_inst|window~216                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[18][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~215                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[3][0]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~214                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[3][15]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window[0][2]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window[0][9]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~213                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[18][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~212                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[18][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~211                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[4][12]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~210                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[4][8]                                                                                                                                                                                                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]~10                                                 ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[11]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~39                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12]                                          ; 1       ;
; student_block:student_block_inst|window~209                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[19][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~208                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[4][0]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~207                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[4][15]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~206                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~205                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~204                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[19][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~203                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[19][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~202                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[5][12]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~201                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[5][8]                                                                                                                                                                                                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]~9                                                  ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[10]                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~38                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[11]                                          ; 1       ;
; student_block:student_block_inst|window~200                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[20][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~199                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[5][0]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~198                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[5][15]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window[0][3]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window[0][10]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~197                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[20][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~196                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[20][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~195                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[6][12]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~194                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[6][8]                                                                                                                                                                                                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]~8                                                  ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[9]                                           ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~37                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[10]                                          ; 1       ;
; student_block:student_block_inst|window~193                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[21][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~192                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[6][0]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~191                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[6][15]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~190                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~189                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~188                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[21][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~187                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[21][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~186                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[7][12]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~185                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[7][8]                                                                                                                                                                                                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]~7                                                  ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[8]                                           ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~36                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[9]                                           ; 1       ;
; student_block:student_block_inst|window~184                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[22][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~183                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[7][0]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~182                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[7][15]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window[0][4]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window[0][11]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~181                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[22][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~180                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[22][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~179                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[8][12]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~178                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[8][8]                                                                                                                                                                                                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]~6                                                  ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[7]                                           ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~35                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[8]                                           ; 1       ;
; student_block:student_block_inst|window~177                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[23][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~176                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[8][0]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~175                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[8][15]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~174                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~173                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~172                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[23][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~171                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[23][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~170                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[9][12]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~169                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[9][8]                                                                                                                                                                                                                          ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]~5                                                  ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[6]                                           ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~34                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[7]                                           ; 1       ;
; student_block:student_block_inst|window~168                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[24][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~167                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[9][0]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~166                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[9][15]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window[0][5]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window~165                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[24][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~164                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[24][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~163                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[10][12]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~162                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[10][8]                                                                                                                                                                                                                         ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]~4                                                  ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[5]                                           ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~33                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[6]                                           ; 1       ;
; student_block:student_block_inst|window~161                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[25][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~160                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[10][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~159                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[10][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~158                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~157                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~156                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[25][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~155                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[25][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~154                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[11][12]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~153                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[11][8]                                                                                                                                                                                                                         ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]~3                                                  ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[4]                                           ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~32                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[5]                                           ; 1       ;
; student_block:student_block_inst|window~152                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[26][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~151                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[11][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~150                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[11][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window[0][6]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window[0][13]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~149                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[26][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~148                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[26][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~147                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[12][12]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~146                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[12][8]                                                                                                                                                                                                                         ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt~15                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt~14                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt~13                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt~12                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt~11                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt~10                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt~8                                                                                                                                                                                                                               ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]~2                                                  ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[3]                                           ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~31                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[4]                                           ; 1       ;
; student_block:student_block_inst|window~145                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[27][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~144                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[12][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~143                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[12][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~142                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[9]~9                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[8]~8                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[7]~7                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[6]~6                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[5]~5                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[4]~4                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[3]~3                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[2]~2                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[1]~1                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|rd_ptr_lsb~1                                                                                                                      ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|rd_ptr_lsb~0                                                                                                                      ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|low_addressa[0]~0                                                                                                                 ; 1       ;
; student_block:student_block_inst|window~141                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|wrreq_delaya[1]~1                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|empty_dff~1                                                                                                                       ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_will_be_2~3                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_will_be_2~2                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_will_be_2~1                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_will_be_2~0                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|empty_dff~0                                                                                                                       ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_will_be_1~0                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|usedw_will_be_0~0                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_enable[1]~0                                                                                                                                                                                                                      ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|wrreq_delaya[0]~0                                                                                                                 ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|_~4                                                                                                                               ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|_~3                                                                                                                               ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|_~2                                                                                                                               ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|_~1                                                                                                                               ; 1       ;
; student_block:student_block_inst|window~140                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[27][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~139                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[27][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~138                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[13][12]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~137                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[13][8]                                                                                                                                                                                                                         ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt~7                                                                                                                                                                                                                               ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt[0]                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt[1]                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt[2]                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt[3]                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt[4]                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt[5]                                                                                                                                                                                                                              ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt[6]                                                                                                                                                                                                                              ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR~12        ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR~11        ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[2]                                           ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~30                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[3]                                           ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]~1                                                  ; 1       ;
; student_block:student_block_inst|window~136                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[28][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~135                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[13][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~134                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[13][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window[0][7]                                                                                                                                                                                                                          ; 1       ;
; student_block:student_block_inst|window[0][14]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|pulse_ram_output~0                                                                                                                ; 1       ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|wrreq_delaya[0]                                                                                                                   ; 1       ;
; student_block:student_block_inst|window~133                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[28][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~132                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[28][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|stRight~19                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|stLeft~19                                                                                                                                                                                                                             ; 1       ;
; student_block:student_block_inst|stRight~18                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|stLeft~18                                                                                                                                                                                                                             ; 1       ;
; student_block:student_block_inst|stRight~17                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|stLeft~17                                                                                                                                                                                                                             ; 1       ;
; student_block:student_block_inst|stRight~16                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|stLeft~16                                                                                                                                                                                                                             ; 1       ;
; student_block:student_block_inst|stRight~15                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|stLeft~15                                                                                                                                                                                                                             ; 1       ;
; student_block:student_block_inst|stRight~14                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|stLeft~14                                                                                                                                                                                                                             ; 1       ;
; student_block:student_block_inst|stRight~13                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|stLeft~13                                                                                                                                                                                                                             ; 1       ;
; student_block:student_block_inst|stRight~12                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|stLeft~12                                                                                                                                                                                                                             ; 1       ;
; student_block:student_block_inst|stRight~11                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|stRight~9                                                                                                                                                                                                                             ; 1       ;
; student_block:student_block_inst|stLeft~11                                                                                                                                                                                                                             ; 1       ;
; student_block:student_block_inst|window~131                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[14][12]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~130                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[14][8]                                                                                                                                                                                                                         ; 1       ;
; adc_controller:adc_ctrl_inst|video_data_valid_ff~1                                                                                                                                                                                                                     ; 1       ;
; adc_controller:adc_ctrl_inst|video_data_valid_ff~0                                                                                                                                                                                                                     ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR~10        ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]        ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter~7    ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l1_reg[1]                                           ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~29                                                   ; 1       ;
; parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[2]                                           ; 1       ;
; student_block:student_block_inst|window~129                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[29][8]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~128                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[14][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~127                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[14][15]                                                                                                                                                                                                                        ; 1       ;
; student_block:student_block_inst|window~126                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~125                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~124                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window~123                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[29][0]                                                                                                                                                                                                                         ; 1       ;
; student_block:student_block_inst|window~121                                                                                                                                                                                                                            ; 1       ;
; student_block:student_block_inst|window[29][15]                                                                                                                                                                                                                        ; 1       ;
; adc_controller:adc_ctrl_inst|video_data_rg~7                                                                                                                                                                                                                           ; 1       ;
; adc_controller:adc_ctrl_inst|adc_data_rg_iob[5]                                                                                                                                                                                                                        ; 1       ;
; adc_controller:adc_ctrl_inst|video_data_rg~6                                                                                                                                                                                                                           ; 1       ;
; adc_controller:adc_ctrl_inst|adc_data_rg_iob[4]                                                                                                                                                                                                                        ; 1       ;
; adc_controller:adc_ctrl_inst|video_data_rg~5                                                                                                                                                                                                                           ; 1       ;
; adc_controller:adc_ctrl_inst|adc_data_rg_iob[1]                                                                                                                                                                                                                        ; 1       ;
; adc_controller:adc_ctrl_inst|video_data_rg~4                                                                                                                                                                                                                           ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                    ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 15                          ; 1024                        ; 15                          ; 15360               ; 2    ; None ; M9K_X27_Y11_N0, M9K_X27_Y12_N0 ; Don't care           ; Old data        ; Old data        ; Yes           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,022 / 32,401 ( 3 % ) ;
; C16 interconnects     ; 15 / 1,326 ( 1 % )     ;
; C4 interconnects      ; 397 / 21,816 ( 2 % )   ;
; Direct links          ; 206 / 32,401 ( < 1 % ) ;
; Global clocks         ; 3 / 10 ( 30 % )        ;
; Local interconnects   ; 578 / 10,320 ( 6 % )   ;
; R24 interconnects     ; 6 / 1,289 ( < 1 % )    ;
; R4 interconnects      ; 483 / 28,186 ( 2 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.71) ; Number of LABs  (Total = 80) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 8                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 2                            ;
; 5                                           ; 6                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 4                            ;
; 10                                          ; 2                            ;
; 11                                          ; 2                            ;
; 12                                          ; 4                            ;
; 13                                          ; 3                            ;
; 14                                          ; 4                            ;
; 15                                          ; 5                            ;
; 16                                          ; 36                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.54) ; Number of LABs  (Total = 80) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 6                            ;
; 1 Clock                            ; 62                           ;
; 1 Clock enable                     ; 28                           ;
; 1 Sync. clear                      ; 10                           ;
; 1 Sync. load                       ; 6                            ;
; 2 Clock enables                    ; 4                            ;
; 2 Clocks                           ; 7                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.73) ; Number of LABs  (Total = 80) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 2                            ;
; 2                                            ; 6                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 4                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 2                            ;
; 14                                           ; 0                            ;
; 15                                           ; 3                            ;
; 16                                           ; 6                            ;
; 17                                           ; 3                            ;
; 18                                           ; 1                            ;
; 19                                           ; 4                            ;
; 20                                           ; 1                            ;
; 21                                           ; 4                            ;
; 22                                           ; 2                            ;
; 23                                           ; 6                            ;
; 24                                           ; 2                            ;
; 25                                           ; 4                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 4                            ;
; 30                                           ; 1                            ;
; 31                                           ; 5                            ;
; 32                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.20) ; Number of LABs  (Total = 80) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 12                           ;
; 2                                               ; 10                           ;
; 3                                               ; 8                            ;
; 4                                               ; 4                            ;
; 5                                               ; 9                            ;
; 6                                               ; 5                            ;
; 7                                               ; 5                            ;
; 8                                               ; 4                            ;
; 9                                               ; 2                            ;
; 10                                              ; 5                            ;
; 11                                              ; 1                            ;
; 12                                              ; 2                            ;
; 13                                              ; 4                            ;
; 14                                              ; 2                            ;
; 15                                              ; 2                            ;
; 16                                              ; 3                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.00) ; Number of LABs  (Total = 80) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 5                            ;
; 3                                            ; 3                            ;
; 4                                            ; 6                            ;
; 5                                            ; 8                            ;
; 6                                            ; 6                            ;
; 7                                            ; 4                            ;
; 8                                            ; 4                            ;
; 9                                            ; 6                            ;
; 10                                           ; 3                            ;
; 11                                           ; 4                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 5                            ;
; 16                                           ; 3                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 2                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 3                            ;
; 25                                           ; 3                            ;
; 26                                           ; 1                            ;
; 27                                           ; 2                            ;
; 28                                           ; 1                            ;
; 29                                           ; 3                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 25           ; 0            ; 25           ; 0            ; 0            ; 29        ; 25           ; 0            ; 29        ; 29        ; 25           ; 0            ; 0            ; 0            ; 13           ; 25           ; 0            ; 13           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 29        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 29           ; 4            ; 29           ; 29           ; 0         ; 4            ; 29           ; 0         ; 0         ; 4            ; 29           ; 29           ; 29           ; 16           ; 4            ; 29           ; 16           ; 29           ; 29           ; 29           ; 29           ; 29           ; 29           ; 29           ; 29           ; 29           ; 0         ; 29           ; 29           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ADC_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CLAMP           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_BLANC           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BURST               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ODDEVEN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; COMP_SYNC           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VERT_SYNC           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                           ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                          ; Destination Clock(s)                                                     ; Delay Added in ns ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------+
; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3] ; 3.6               ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                         ; Destination Register                                                                                                                                                                         ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[8] ; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram|ram_block1a3~porta_address_reg0 ; 0.249             ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7] ; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram|ram_block1a3~porta_address_reg0 ; 0.249             ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6] ; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram|ram_block1a3~porta_address_reg0 ; 0.247             ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5] ; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram|ram_block1a3~porta_address_reg0 ; 0.247             ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4] ; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram|ram_block1a3~porta_address_reg0 ; 0.247             ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3] ; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram|ram_block1a3~porta_address_reg0 ; 0.247             ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2] ; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram|ram_block1a3~porta_address_reg0 ; 0.247             ;
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[9] ; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram|ram_block1a3~porta_address_reg0 ; 0.247             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP3C10E144C8 for design "student"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 27, clock division of 80, and phase shift of 0 degrees (0 ps) for system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 27, clock division of 10, and phase shift of 0 degrees (0 ps) for system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|wire_pll1_clk[3] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C5E144C8 is compatible
    Info (176445): Device EP3C16E144C8 is compatible
    Info (176445): Device EP3C25E144C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 80 -multiply_by 27 -duty_cycle 50.00 -name {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]} {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 27 -duty_cycle 50.00 -name {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]} {sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   25.000       IN_CLK
    Info (332111):   74.074 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    9.259 sys_clk_inst|pll_40_mhz_inst|altpll_component|auto_generated|pll1|clk[3]
Info (176352): Promoted node system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted system_clock:sys_clk_inst|global_buf:global_buf_clk_13_mhz|global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G3
Info (176352): Promoted node system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted system_clock:sys_clk_inst|global_buf:global_buf_clk_108_mhz|global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.61 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin BURST uses I/O standard 3.3-V LVCMOS at 24
    Info (169178): Pin IN_CLK uses I/O standard 3.3-V LVCMOS at 22
    Info (169178): Pin ODDEVEN uses I/O standard 3.3-V LVCMOS at 10
    Info (169178): Pin COMP_SYNC uses I/O standard 3.3-V LVCMOS at 90
    Info (169178): Pin VERT_SYNC uses I/O standard 3.3-V LVCMOS at 91
    Info (169178): Pin ADC_DATA[6] uses I/O standard 3.3-V LVCMOS at 136
    Info (169178): Pin ADC_DATA[7] uses I/O standard 3.3-V LVCMOS at 55
    Info (169178): Pin ADC_DATA[2] uses I/O standard 3.3-V LVCMOS at 52
    Info (169178): Pin ADC_DATA[3] uses I/O standard 3.3-V LVCMOS at 54
    Info (169178): Pin ADC_DATA[0] uses I/O standard 3.3-V LVCMOS at 51
    Info (169178): Pin ADC_DATA[1] uses I/O standard 3.3-V LVCMOS at 135
    Info (169178): Pin ADC_DATA[4] uses I/O standard 3.3-V LVCMOS at 53
    Info (169178): Pin ADC_DATA[5] uses I/O standard 3.3-V LVCMOS at 7
Info (144001): Generated suppressed messages file C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/student.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1117 megabytes
    Info: Processing ended: Thu Dec 28 17:14:53 2017
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/student.fit.smsg.


