m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA_lite/Workspace/SDRAM/simulation/modelsim
valtera_avalon_st_packets_to_bytes
!s110 1616748507
!i10b 1
!s100 OaagHT1fhIanF4eRR]VLL0
IXNlP88P2`3eXR?>9i7NdN0
VDg1SIo80bB@j0V0VzS_@n1
R0
w1614854400
8D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_packets_to_bytes.v
FD:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_packets_to_bytes.v
L0 19
OV;L;10.5b;63
r1
!s85 0
31
!s108 1616748506.000000
!s107 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_packets_to_bytes.v|
!s90 -reportprogress|300|D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_packets_to_bytes.v|-work|p2b|
!i113 1
o-work p2b
tCvgOpt 0
