==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:02:07 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21915 ; free virtual = 44656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:02:07 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21915 ; free virtual = 44656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:12 ; elapsed = 00:02:09 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21915 ; free virtual = 44656
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c:22: unsupported memory access on variable 'smp' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c/solution1'.
