{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649841719646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649841719647 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wishbone EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"wishbone\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649841719704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649841719769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649841719769 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649841719905 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649841721182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649841721182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649841721182 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649841721182 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649841721200 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649841721200 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649841721200 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649841721200 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649841721204 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649841721224 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 95 " "No exact pin location assignment(s) for 40 pins of 95 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649841721529 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649841722178 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649841722178 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649841722178 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1649841722178 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wishbone.sdc " "Synopsys Design Constraints File file not found: 'wishbone.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649841722186 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke clk " "Register sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649841722190 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649841722190 "|openmips_min_sopc|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649841722199 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649841722199 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1649841722199 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1649841722199 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649841722199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649841722199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649841722199 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1649841722199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649841722318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdr_clk_o~output " "Destination node sdr_clk_o~output" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 4526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649841722318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[9\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[9\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 3253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649841722318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[9\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[9\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 3275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649841722318 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649841722318 ""}  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 4565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649841722318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649841722319 ""}  } { { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 2158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649841722319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649841722319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 3776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649841722319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 3801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649841722319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 2733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649841722319 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649841722319 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 3224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649841722319 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649841722615 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649841722618 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649841722618 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649841722621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649841722625 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649841722629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649841722629 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649841722631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649841722676 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649841722679 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649841722679 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 16 24 0 " "Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 16 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1649841722691 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1649841722691 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1649841722691 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 9 12 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649841722691 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649841722691 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649841722691 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 6 21 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649841722691 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 23 2 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649841722691 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 12 2 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649841722691 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 7 19 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649841722691 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649841722691 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1649841722691 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1649841722691 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649841722757 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649841722771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649841723325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649841723585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649841723618 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649841724031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649841724031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649841724395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649841725029 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649841725029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649841725171 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1649841725171 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649841725171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649841725173 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649841725309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649841725323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649841725587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649841725588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649841725976 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649841726612 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso 3.3-V LVTTL H2 " "Pin miso uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { miso } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1649841726926 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "35 Cyclone IV E " "35 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_in 3.3-V LVTTL M2 " "Pin uart_in uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { uart_in } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_in" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[9\] 3.3-V LVTTL M1 " "Pin gpio_i\[9\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[9] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[10\] 3.3-V LVTTL A3 " "Pin gpio_i\[10\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[10] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[11\] 3.3-V LVTTL A12 " "Pin gpio_i\[11\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[11] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[12\] 3.3-V LVTTL T4 " "Pin gpio_i\[12\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[12] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[13\] 3.3-V LVTTL E5 " "Pin gpio_i\[13\] uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[13] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[14\] 3.3-V LVTTL R7 " "Pin gpio_i\[14\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[14] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[15\] 3.3-V LVTTL D9 " "Pin gpio_i\[15\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[15] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[0\] 3.3-V LVTTL P14 " "Pin sdr_dq_io\[0\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[0\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[1\] 3.3-V LVTTL M12 " "Pin sdr_dq_io\[1\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[1\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[2\] 3.3-V LVTTL N14 " "Pin sdr_dq_io\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[2\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[3\] 3.3-V LVTTL L12 " "Pin sdr_dq_io\[3\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[3\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[4\] 3.3-V LVTTL L13 " "Pin sdr_dq_io\[4\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[4\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[5\] 3.3-V LVTTL L14 " "Pin sdr_dq_io\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[5\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[6\] 3.3-V LVTTL L11 " "Pin sdr_dq_io\[6\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[6\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[7\] 3.3-V LVTTL K12 " "Pin sdr_dq_io\[7\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[7\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[8\] 3.3-V LVTTL G16 " "Pin sdr_dq_io\[8\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[8\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[9\] 3.3-V LVTTL J11 " "Pin sdr_dq_io\[9\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[9\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[10\] 3.3-V LVTTL J16 " "Pin sdr_dq_io\[10\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[10\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[11\] 3.3-V LVTTL J15 " "Pin sdr_dq_io\[11\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[11\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[12\] 3.3-V LVTTL K16 " "Pin sdr_dq_io\[12\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[12\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[13\] 3.3-V LVTTL K15 " "Pin sdr_dq_io\[13\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[13\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[14\] 3.3-V LVTTL L16 " "Pin sdr_dq_io\[14\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[14\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[15\] 3.3-V LVTTL L15 " "Pin sdr_dq_io\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[15\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL N13 " "Pin rst uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[0\] 3.3-V LVTTL R10 " "Pin gpio_i\[0\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[0] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[1\] 3.3-V LVTTL M9 " "Pin gpio_i\[1\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[1] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[2\] 3.3-V LVTTL F9 " "Pin gpio_i\[2\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[2] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[3\] 3.3-V LVTTL B10 " "Pin gpio_i\[3\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[3] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[4\] 3.3-V LVTTL F10 " "Pin gpio_i\[4\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[4] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[5\] 3.3-V LVTTL A11 " "Pin gpio_i\[5\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[5] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[6\] 3.3-V LVTTL A10 " "Pin gpio_i\[6\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[6] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[7\] 3.3-V LVTTL N9 " "Pin gpio_i\[7\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[7] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[8\] 3.3-V LVTTL C11 " "Pin gpio_i\[8\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[8] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726926 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1649841726926 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso 3.3-V LVTTL H2 " "Pin miso uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { miso } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649841726928 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1649841726928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/rsic/10_wishbone/output_files/wishbone.fit.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/10_wishbone/output_files/wishbone.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649841727086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5545 " "Peak virtual memory: 5545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649841727746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 17:22:07 2022 " "Processing ended: Wed Apr 13 17:22:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649841727746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649841727746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649841727746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649841727746 ""}
