BR_INST_RETIRED:ALL_BRANCHES 				Y
BR_INST_RETIRED:CONDITIONAL 				Y
BR_INST_RETIRED:FAR_BRANCH					Y
BR_INST_RETIRED:NEAR_CALL					Y
BR_INST_RETIRED:NEAR_RETURN					Y
BR_INST_RETIRED:NEAR_TAKEN					Y
BR_MISP_RETIRED:ALL_BRANCHES				Y
BR_MISP_RETIRED:CONDITIONAL					Y
BR_MISP_RETIRED:NEAR_CALL					Y
BR_MISP_RETIRED:NEAR_TAKEN					Y
FRONTEND_RETIRED:DSB_MISS					Y
FRONTEND_RETIRED:ITLB_MISS					Y
FRONTEND_RETIRED:STLB_MISS					Y
FRONTEND_RETIRED:L1I_MISS					Y
FRONTEND_RETIRED:L2_MISS					Y
FRONTEND_RETIRED:LATENCY_GE_128
FRONTEND_RETIRED:LATENCY_GE_16
FRONTEND_RETIRED:LATENCY_GE_2_BUBBLES_GE_1
FRONTEND_RETIRED:LATENCY_GE_2_BUBBLES_GE_2
FRONTEND_RETIRED:LATENCY_GE_2_BUBBLES_GE_3
FRONTEND_RETIRED:LATENCY_GE_2
FRONTEND_RETIRED:LATENCY_GE_256
FRONTEND_RETIRED:LATENCY_GE_32
FRONTEND_RETIRED:LATENCY_GE_4
FRONTEND_RETIRED:LATENCY_GE_512
FRONTEND_RETIRED:LATENCY_GE_64
FRONTEND_RETIRED:LATENCY_GE_8
MEM_INST_RETIRED:STLB_MISS_LOADS			Y
MEM_INST_RETIRED:STLB_MISS_STORES			Y
MEM_INST_RETIRED:LOCK_LOADS					Y
MEM_INST_RETIRED:SPLIT_LOADS				Y
MEM_INST_RETIRED:SPLIT_STORES				Y
MEM_INST_RETIRED:ALL_LOADS					Y
MEM_INST_RETIRED:ALL_STORES					Y
HLE_RETIRED:ABORTED							Y
INST_RETIRED:TOTAL_CYCLES					Y
MEM_LOAD_L3_HIT_RETIRED:XSNP_HIT			Y
MEM_LOAD_L3_HIT_RETIRED:XSNP_HITM			Y
MEM_LOAD_L3_HIT_RETIRED:XSNP_MISS			Y
MEM_LOAD_L3_HIT_RETIRED:XSNP_NONE			Y
MEM_LOAD_MISC_RETIRED:UC
MEM_LOAD_RETIRED:FB_HIT						Y
MEM_LOAD_RETIRED:L1_HIT						Y
MEM_LOAD_RETIRED:L1_MISS					Y
MEM_LOAD_RETIRED:L2_HIT						Y
MEM_LOAD_RETIRED:L2_MISS					Y
MEM_LOAD_RETIRED:L3_HIT						Y
MEM_LOAD_RETI
RED:L3_MISS					Y
RTM_RETIRED:ABORTED							Y
INST_RETIRED:ANY_P							Y
