-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.4.1 (lin64) Build 1431336 Fri Dec 11 14:52:39 MST 2015
-- Date        : Thu Sep  1 18:04:01 2016
-- Host        : anago.arc.ics.keio.ac.jp running 64-bit CentOS release 6.8 (Final)
-- Command     : write_vhdl -force -mode funcsim
--               /home2/tokusasi/delayemu/boards/vc709/ip_catalog/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_sim_netlist.vhdl
-- Design      : axi_vfifo_ctrl_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_compare__parameterized0\ is
  port (
    counts_matched : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    plusOp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_compare__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_9_compare";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_compare__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_compare__parameterized0\ is
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => plusOp(0),
      I1 => \gfwd_rev.storage_data1_reg[0]\(0),
      I2 => mem_init_done_reg,
      I3 => plusOp(1),
      I4 => \gfwd_rev.storage_data1_reg[0]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(3),
      O => S(3)
    );
\gmux.gm[0].gm1.m1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(2),
      O => S(2)
    );
\gmux.gm[0].gm1.m1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(1),
      O => S(1)
    );
\gmux.gm[0].gm1.m1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(0),
      O => S(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => plusOp(2),
      I1 => \gfwd_rev.storage_data1_reg[0]\(2),
      I2 => mem_init_done_reg,
      I3 => plusOp(3),
      I4 => \gfwd_rev.storage_data1_reg[0]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => plusOp(4),
      I1 => \gfwd_rev.storage_data1_reg[0]\(4),
      I2 => mem_init_done_reg,
      I3 => plusOp(5),
      I4 => \gfwd_rev.storage_data1_reg[0]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(7),
      O => Q_reg(3)
    );
\gmux.gm[2].gms.ms_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(6),
      O => Q_reg(2)
    );
\gmux.gm[2].gms.ms_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(5),
      O => Q_reg(1)
    );
\gmux.gm[2].gms.ms_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(4),
      O => Q_reg(0)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => plusOp(6),
      I1 => \gfwd_rev.storage_data1_reg[0]\(6),
      I2 => mem_init_done_reg,
      I3 => plusOp(7),
      I4 => \gfwd_rev.storage_data1_reg[0]\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3) => counts_matched,
      CO(2 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(7 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => plusOp(8),
      I1 => \gfwd_rev.storage_data1_reg[0]\(8),
      I2 => mem_init_done_reg,
      I3 => plusOp(9),
      I4 => \gfwd_rev.storage_data1_reg[0]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(11),
      O => Q_reg_0(3)
    );
\gmux.gm[4].gms.ms_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(10),
      O => Q_reg_0(2)
    );
\gmux.gm[4].gms.ms_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(9),
      O => Q_reg_0(1)
    );
\gmux.gm[4].gms.ms_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(8),
      O => Q_reg_0(0)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => plusOp(10),
      I1 => \gfwd_rev.storage_data1_reg[0]\(10),
      I2 => mem_init_done_reg,
      I3 => plusOp(11),
      I4 => \gfwd_rev.storage_data1_reg[0]\(11),
      O => v1_reg(5)
    );
\gmux.gm[6].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => plusOp(12),
      I1 => \gfwd_rev.storage_data1_reg[0]\(12),
      I2 => mem_init_done_reg,
      I3 => plusOp(13),
      I4 => \gfwd_rev.storage_data1_reg[0]\(13),
      O => v1_reg(6)
    );
\gmux.gm[6].gms.ms_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(15),
      O => Q_reg_1(3)
    );
\gmux.gm[6].gms.ms_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(14),
      O => Q_reg_1(2)
    );
\gmux.gm[6].gms.ms_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(13),
      O => Q_reg_1(1)
    );
\gmux.gm[6].gms.ms_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]_0\(12),
      O => Q_reg_1(0)
    );
\gmux.gm[7].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => plusOp(14),
      I1 => \gfwd_rev.storage_data1_reg[0]\(14),
      I2 => mem_init_done_reg,
      I3 => plusOp(15),
      I4 => \gfwd_rev.storage_data1_reg[0]\(15),
      O => v1_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_2\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay : entity is "axi_vfifo_ctrl_v2_0_9_delay";
end axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay;

architecture STRUCTURE of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay is
  signal \gstage1.q_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[15]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[31]\ : STD_LOGIC;
begin
\gstage1.q_dly[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[0]\,
      I1 => \gstage1.q_dly_reg_n_0_[2]\,
      I2 => \gstage1.q_dly_reg_n_0_[1]\,
      O => \gstage1.q_dly_reg[0]_1\(0)
    );
\gstage1.q_dly[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[31]\,
      I1 => Q(1),
      O => \gstage1.q_dly_reg[0]_0\(0)
    );
\gstage1.q_dly[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[15]\,
      I1 => Q(0),
      O => S(0)
    );
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(0),
      Q => \gstage1.q_dly_reg_n_0_[0]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(10),
      Q => \gstage1.q_dly_reg[0]_2\(7),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(11),
      Q => \gstage1.q_dly_reg[0]_2\(8),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(12),
      Q => \gstage1.q_dly_reg[0]_2\(9),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(13),
      Q => \gstage1.q_dly_reg[0]_2\(10),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(14),
      Q => \gstage1.q_dly_reg[0]_2\(11),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(15),
      Q => \gstage1.q_dly_reg_n_0_[15]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(16),
      Q => \gstage1.q_dly_reg[0]_2\(12),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(17),
      Q => \gstage1.q_dly_reg[0]_2\(13),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(18),
      Q => \gstage1.q_dly_reg[0]_2\(14),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(19),
      Q => \gstage1.q_dly_reg[0]_2\(15),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(1),
      Q => \gstage1.q_dly_reg_n_0_[1]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(20),
      Q => \gstage1.q_dly_reg[0]_2\(16),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(21),
      Q => \gstage1.q_dly_reg[0]_2\(17),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(22),
      Q => \gstage1.q_dly_reg[0]_2\(18),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(23),
      Q => \gstage1.q_dly_reg[0]_2\(19),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(24),
      Q => \gstage1.q_dly_reg[0]_2\(20),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(25),
      Q => \gstage1.q_dly_reg[0]_2\(21),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(26),
      Q => \gstage1.q_dly_reg[0]_2\(22),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(27),
      Q => \gstage1.q_dly_reg[0]_2\(23),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(28),
      Q => \gstage1.q_dly_reg[0]_2\(24),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(29),
      Q => \gstage1.q_dly_reg[0]_2\(25),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(2),
      Q => \gstage1.q_dly_reg_n_0_[2]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(30),
      Q => \gstage1.q_dly_reg[0]_2\(26),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(31),
      Q => \gstage1.q_dly_reg_n_0_[31]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(3),
      Q => \gstage1.q_dly_reg[0]_2\(0),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(4),
      Q => \gstage1.q_dly_reg[0]_2\(1),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(5),
      Q => \gstage1.q_dly_reg[0]_2\(2),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(6),
      Q => \gstage1.q_dly_reg[0]_2\(3),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(7),
      Q => \gstage1.q_dly_reg[0]_2\(4),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(8),
      Q => \gstage1.q_dly_reg[0]_2\(5),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(9),
      Q => \gstage1.q_dly_reg[0]_2\(6),
      R => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay_63 is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gstage1.q_dly_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[30]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay_63 : entity is "axi_vfifo_ctrl_v2_0_9_delay";
end axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay_63;

architecture STRUCTURE of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay_63 is
  signal \gstage1.q_dly[0]_i_10_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_11_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_12_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_13_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_14_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_15_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_16_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_9_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[16]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[17]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[18]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[19]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[20]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[21]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[22]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[23]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[24]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[25]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[26]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[27]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[28]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[29]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[30]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_gstage1.q_dly_reg[0]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gstage1.q_dly_reg[0]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gstage1.q_dly_reg[0]_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gstage1.q_dly_reg[0]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gstage1.q_dly_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gstage1.q_dly_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\gstage1.q_dly[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[25]\,
      I1 => \gstage1.q_dly_reg[30]_0\(21),
      I2 => \gstage1.q_dly_reg[30]_0\(23),
      I3 => \gstage1.q_dly_reg_n_0_[27]\,
      I4 => \gstage1.q_dly_reg[30]_0\(22),
      I5 => \gstage1.q_dly_reg_n_0_[26]\,
      O => \gstage1.q_dly[0]_i_10_n_0\
    );
\gstage1.q_dly[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[22]\,
      I1 => \gstage1.q_dly_reg[30]_0\(18),
      I2 => \gstage1.q_dly_reg[30]_0\(20),
      I3 => \gstage1.q_dly_reg_n_0_[24]\,
      I4 => \gstage1.q_dly_reg[30]_0\(19),
      I5 => \gstage1.q_dly_reg_n_0_[23]\,
      O => \gstage1.q_dly[0]_i_11_n_0\
    );
\gstage1.q_dly[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[19]\,
      I1 => \gstage1.q_dly_reg[30]_0\(15),
      I2 => \gstage1.q_dly_reg[30]_0\(17),
      I3 => \gstage1.q_dly_reg_n_0_[21]\,
      I4 => \gstage1.q_dly_reg[30]_0\(16),
      I5 => \gstage1.q_dly_reg_n_0_[20]\,
      O => \gstage1.q_dly[0]_i_12_n_0\
    );
\gstage1.q_dly[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[16]\,
      I1 => \gstage1.q_dly_reg[30]_0\(12),
      I2 => \gstage1.q_dly_reg[30]_0\(14),
      I3 => \gstage1.q_dly_reg_n_0_[18]\,
      I4 => \gstage1.q_dly_reg[30]_0\(13),
      I5 => \gstage1.q_dly_reg_n_0_[17]\,
      O => \gstage1.q_dly[0]_i_13_n_0\
    );
\gstage1.q_dly[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[9]\,
      I1 => \gstage1.q_dly_reg[30]_0\(6),
      I2 => \gstage1.q_dly_reg[30]_0\(8),
      I3 => \gstage1.q_dly_reg_n_0_[11]\,
      I4 => \gstage1.q_dly_reg[30]_0\(7),
      I5 => \gstage1.q_dly_reg_n_0_[10]\,
      O => \gstage1.q_dly[0]_i_14_n_0\
    );
\gstage1.q_dly[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[6]\,
      I1 => \gstage1.q_dly_reg[30]_0\(3),
      I2 => \gstage1.q_dly_reg[30]_0\(5),
      I3 => \gstage1.q_dly_reg_n_0_[8]\,
      I4 => \gstage1.q_dly_reg[30]_0\(4),
      I5 => \gstage1.q_dly_reg_n_0_[7]\,
      O => \gstage1.q_dly[0]_i_15_n_0\
    );
\gstage1.q_dly[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[3]\,
      I1 => \gstage1.q_dly_reg[30]_0\(0),
      I2 => \gstage1.q_dly_reg[30]_0\(2),
      I3 => \gstage1.q_dly_reg_n_0_[5]\,
      I4 => \gstage1.q_dly_reg[30]_0\(1),
      I5 => \gstage1.q_dly_reg_n_0_[4]\,
      O => \gstage1.q_dly[0]_i_16_n_0\
    );
\gstage1.q_dly[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[28]\,
      I1 => \gstage1.q_dly_reg[30]_0\(24),
      I2 => \gstage1.q_dly_reg[30]_0\(26),
      I3 => \gstage1.q_dly_reg_n_0_[30]\,
      I4 => \gstage1.q_dly_reg[30]_0\(25),
      I5 => \gstage1.q_dly_reg_n_0_[29]\,
      O => \gstage1.q_dly[0]_i_6__1_n_0\
    );
\gstage1.q_dly[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[12]\,
      I1 => \gstage1.q_dly_reg[30]_0\(9),
      I2 => \gstage1.q_dly_reg[30]_0\(11),
      I3 => \gstage1.q_dly_reg_n_0_[14]\,
      I4 => \gstage1.q_dly_reg[30]_0\(10),
      I5 => \gstage1.q_dly_reg_n_0_[13]\,
      O => \gstage1.q_dly[0]_i_9_n_0\
    );
\gstage1.q_dly_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gstage1.q_dly_reg[0]_i_4_n_0\,
      CO(3 downto 2) => \NLW_gstage1.q_dly_reg[0]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \gstage1.q_dly_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gstage1.q_dly_reg[0]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \gstage1.q_dly_reg[31]_0\(0),
      S(0) => \gstage1.q_dly[0]_i_6__1_n_0\
    );
\gstage1.q_dly_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gstage1.q_dly_reg[0]_i_7_n_0\,
      CO(3 downto 2) => \NLW_gstage1.q_dly_reg[0]_i_3__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gstage1.q_dly_reg[0]\(0),
      CO(0) => \gstage1.q_dly_reg[0]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gstage1.q_dly_reg[0]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \gstage1.q_dly[0]_i_9_n_0\
    );
\gstage1.q_dly_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gstage1.q_dly_reg[0]_i_4_n_0\,
      CO(2) => \gstage1.q_dly_reg[0]_i_4_n_1\,
      CO(1) => \gstage1.q_dly_reg[0]_i_4_n_2\,
      CO(0) => \gstage1.q_dly_reg[0]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gstage1.q_dly_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gstage1.q_dly[0]_i_10_n_0\,
      S(2) => \gstage1.q_dly[0]_i_11_n_0\,
      S(1) => \gstage1.q_dly[0]_i_12_n_0\,
      S(0) => \gstage1.q_dly[0]_i_13_n_0\
    );
\gstage1.q_dly_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gstage1.q_dly_reg[0]_i_7_n_0\,
      CO(2) => \gstage1.q_dly_reg[0]_i_7_n_1\,
      CO(1) => \gstage1.q_dly_reg[0]_i_7_n_2\,
      CO(0) => \gstage1.q_dly_reg[0]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gstage1.q_dly_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \gstage1.q_dly[0]_i_14_n_0\,
      S(2) => \gstage1.q_dly[0]_i_15_n_0\,
      S(1) => \gstage1.q_dly[0]_i_16_n_0\,
      S(0) => \gstage1.q_dly_reg[0]_0\(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => \gstage1.q_dly_reg_n_0_[10]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => \gstage1.q_dly_reg_n_0_[11]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => \gstage1.q_dly_reg_n_0_[12]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => \gstage1.q_dly_reg_n_0_[13]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => \gstage1.q_dly_reg_n_0_[14]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => Q(0),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => \gstage1.q_dly_reg_n_0_[16]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => \gstage1.q_dly_reg_n_0_[17]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(15),
      Q => \gstage1.q_dly_reg_n_0_[18]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(16),
      Q => \gstage1.q_dly_reg_n_0_[19]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(17),
      Q => \gstage1.q_dly_reg_n_0_[20]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(18),
      Q => \gstage1.q_dly_reg_n_0_[21]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(19),
      Q => \gstage1.q_dly_reg_n_0_[22]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(20),
      Q => \gstage1.q_dly_reg_n_0_[23]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(21),
      Q => \gstage1.q_dly_reg_n_0_[24]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(22),
      Q => \gstage1.q_dly_reg_n_0_[25]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(23),
      Q => \gstage1.q_dly_reg_n_0_[26]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(24),
      Q => \gstage1.q_dly_reg_n_0_[27]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(25),
      Q => \gstage1.q_dly_reg_n_0_[28]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(26),
      Q => \gstage1.q_dly_reg_n_0_[29]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(27),
      Q => \gstage1.q_dly_reg_n_0_[30]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(28),
      Q => Q(1),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \gstage1.q_dly_reg_n_0_[3]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \gstage1.q_dly_reg_n_0_[4]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \gstage1.q_dly_reg_n_0_[5]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \gstage1.q_dly_reg_n_0_[6]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => \gstage1.q_dly_reg_n_0_[7]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => \gstage1.q_dly_reg_n_0_[8]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => \gstage1.q_dly_reg_n_0_[9]\,
      R => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized1\ is
  port (
    pntrs_eql_dly : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized1\ : entity is "axi_vfifo_ctrl_v2_0_9_delay";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized1\ is
  signal pntrs_eql : STD_LOGIC;
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \gstage1.q_dly_reg[15]\(0),
      O => pntrs_eql
    );
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntrs_eql,
      Q => pntrs_eql_dly,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized2\ is
  port (
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    we_ar_txn : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    p_2_out_18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized2\ : entity is "axi_vfifo_ctrl_v2_0_9_delay";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized2\ is
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg[0]_8\ : STD_LOGIC;
begin
  \gcc0.gc0.count_d1_reg[3]\ <= \^gcc0.gc0.count_d1_reg[3]\;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => p_2_out,
      O => E(0)
    );
\gcc0.gc0.count_d1[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => p_2_out_18,
      O => \gcc0.gc0.count_d1_reg[3]_0\(0)
    );
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => bram_rd_en,
      Q => \gnstage1.q_dly_reg[0]_8\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0]_8\,
      Q => \^gcc0.gc0.count_d1_reg[3]\,
      R => Q(0)
    );
\ram_reg_0_1_0_5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => mem_init_done_reg,
      O => we_ar_txn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized3\ is
  port (
    I126 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized3\ : entity is "axi_vfifo_ctrl_v2_0_9_delay";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized3\ is
  signal \gnstage1.q_dly_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(0),
      Q => \gnstage1.q_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_n_0_[0][0]\,
      Q => I126(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized4\ is
  port (
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    ar_address_inc : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized4\ : entity is "axi_vfifo_ctrl_v2_0_9_delay";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized4\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => \^q\(12),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => \^q\(13),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => \^q\(14),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => \wr_rst_reg_reg[15]\(0)
    );
\ram_reg_0_1_0_5_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(0),
      O => \gpr1.dout_i_reg[37]\(0)
    );
\ram_reg_0_1_0_5_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(2),
      O => \gpr1.dout_i_reg[37]\(2)
    );
\ram_reg_0_1_0_5_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(1),
      O => \gpr1.dout_i_reg[37]\(1)
    );
\ram_reg_0_1_12_17_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(10),
      O => \gpr1.dout_i_reg[37]\(10)
    );
\ram_reg_0_1_12_17_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(9),
      O => \gpr1.dout_i_reg[37]\(9)
    );
\ram_reg_0_1_12_17_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(12),
      O => \gpr1.dout_i_reg[37]\(12)
    );
\ram_reg_0_1_12_17_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(11),
      O => \gpr1.dout_i_reg[37]\(11)
    );
\ram_reg_0_1_12_17_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(14),
      O => \gpr1.dout_i_reg[37]\(14)
    );
\ram_reg_0_1_12_17_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(13),
      O => \gpr1.dout_i_reg[37]\(13)
    );
\ram_reg_0_1_18_23_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(16),
      O => \gpr1.dout_i_reg[37]\(16)
    );
\ram_reg_0_1_18_23_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(15),
      O => \gpr1.dout_i_reg[37]\(15)
    );
\ram_reg_0_1_18_23_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(18),
      O => \gpr1.dout_i_reg[37]\(18)
    );
\ram_reg_0_1_18_23_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(17),
      O => \gpr1.dout_i_reg[37]\(17)
    );
\ram_reg_0_1_18_23_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(20),
      O => \gpr1.dout_i_reg[37]\(20)
    );
\ram_reg_0_1_18_23_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(19),
      O => \gpr1.dout_i_reg[37]\(19)
    );
\ram_reg_0_1_24_29_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(21),
      O => \gpr1.dout_i_reg[37]\(21)
    );
\ram_reg_0_1_24_29_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(23),
      O => \gpr1.dout_i_reg[37]\(23)
    );
\ram_reg_0_1_24_29_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(22),
      O => \gpr1.dout_i_reg[37]\(22)
    );
\ram_reg_0_1_24_29_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(25),
      O => \gpr1.dout_i_reg[37]\(25)
    );
\ram_reg_0_1_24_29_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(24),
      O => \gpr1.dout_i_reg[37]\(24)
    );
\ram_reg_0_1_30_31_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => ar_address_inc(27),
      I1 => \^q\(14),
      I2 => mem_init_done_reg,
      O => \gpr1.dout_i_reg[37]\(27)
    );
\ram_reg_0_1_30_31_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(26),
      O => \gpr1.dout_i_reg[37]\(26)
    );
\ram_reg_0_1_6_11_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(4),
      O => \gpr1.dout_i_reg[37]\(4)
    );
\ram_reg_0_1_6_11_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(3),
      O => \gpr1.dout_i_reg[37]\(3)
    );
\ram_reg_0_1_6_11_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(6),
      O => \gpr1.dout_i_reg[37]\(6)
    );
\ram_reg_0_1_6_11_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(5),
      O => \gpr1.dout_i_reg[37]\(5)
    );
\ram_reg_0_1_6_11_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(8),
      O => \gpr1.dout_i_reg[37]\(8)
    );
\ram_reg_0_1_6_11_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done_reg,
      I2 => ar_address_inc(7),
      O => \gpr1.dout_i_reg[37]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized6\ is
  port (
    argen_to_tdf_tvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    p_2_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized6\ : entity is "axi_vfifo_ctrl_v2_0_9_delay";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized6\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized6\ is
  signal \^argen_to_tdf_tvalid\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg[0]_9\ : STD_LOGIC;
begin
  argen_to_tdf_tvalid <= \^argen_to_tdf_tvalid\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^argen_to_tdf_tvalid\,
      I1 => p_2_out,
      O => E(0)
    );
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => bram_rd_en,
      Q => \gnstage1.q_dly_reg[0]_9\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0]_9\,
      Q => \^argen_to_tdf_tvalid\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized7\ is
  port (
    argen_to_tdf_payload : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized7\ : entity is "axi_vfifo_ctrl_v2_0_9_delay";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized7\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized7\ is
  signal \gnstage1.q_dly_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(0),
      Q => \gnstage1.q_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_n_0_[0][0]\,
      Q => argen_to_tdf_payload(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized8\ is
  port (
    argen_to_tdf_payload : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized8\ : entity is "axi_vfifo_ctrl_v2_0_9_delay";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized8\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized8\ is
begin
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => argen_to_tdf_payload(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => argen_to_tdf_payload(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => argen_to_tdf_payload(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => argen_to_tdf_payload(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => argen_to_tdf_payload(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => argen_to_tdf_payload(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => argen_to_tdf_payload(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => argen_to_tdf_payload(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => argen_to_tdf_payload(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => argen_to_tdf_payload(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => argen_to_tdf_payload(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => argen_to_tdf_payload(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => argen_to_tdf_payload(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized9\ is
  port (
    argen_to_tdf_payload : out STD_LOGIC_VECTOR ( 0 to 0 );
    argen_to_mcpf_payload : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized9\ : entity is "axi_vfifo_ctrl_v2_0_9_delay";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized9\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized9\ is
  signal \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg_gate_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ";
begin
\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => argen_to_mcpf_payload(0),
      Q => \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\
    );
\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\,
      Q => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      R => '0'
    );
\gnstage1.q_dly_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_gate_n_0\,
      Q => argen_to_tdf_payload(0),
      R => Q(0)
    );
\gnstage1.q_dly_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      I1 => active_ch_dly_reg_r_2,
      O => \gnstage1.q_dly_reg_gate_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0axic_register_slice is
  port (
    next_state : out STD_LOGIC;
    s_axis_tready_arb_rs_in : out STD_LOGIC;
    \gfwd_rev.state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.storage_data1_reg[0]_0\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    mux4_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    \ch_mask_reg[1]\ : out STD_LOGIC;
    \ch_mask_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_arb_cntr_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state : in STD_LOGIC;
    s_axis_tvalid_arb_rs_in : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC;
    reset_addr : in STD_LOGIC;
    counts_matched : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    \ch_mask_reg[0]_0\ : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    ch_mask_mm2s : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0axic_register_slice : entity is "axic_register_slice";
end axi_vfifo_ctrl_0axic_register_slice;

architecture STRUCTURE of axi_vfifo_ctrl_0axic_register_slice is
  signal \FSM_onehot_gfwd_rev.state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\ : signal is "yes";
  signal areset_d1 : STD_LOGIC;
  signal \gfwd_rev.s_ready_i_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^gfwd_rev.state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfwd_rev.state_reg_n_0_[1]\ : STD_LOGIC;
  signal \gfwd_rev.storage_data1[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data1[1]_i_1_n_0\ : STD_LOGIC;
  signal \^gfwd_rev.storage_data1_reg[0]_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data2[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data2[1]_i_1_n_0\ : STD_LOGIC;
  signal load_s1 : STD_LOGIC;
  signal load_s1_from_s2 : STD_LOGIC;
  attribute RTL_KEEP of load_s1_from_s2 : signal is "yes";
  signal load_s2 : STD_LOGIC;
  signal reg_slice_payload_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal reg_slice_payload_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axis_tready_arb_rs_in\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Q_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Q_i_2__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Q_i_2__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Q_i_2__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ch_mask[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ch_mask[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gfwd_rev.storage_data2[0]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gfwd_rev.storage_data2[1]_i_1\ : label is "soft_lutpair36";
begin
  \gfwd_rev.state_reg[1]_0\(0) <= \^gfwd_rev.state_reg[1]_0\(0);
  \gfwd_rev.storage_data1_reg[0]_0\ <= \^gfwd_rev.storage_data1_reg[0]_0\;
  s_axis_tready_arb_rs_in <= \^s_axis_tready_arb_rs_in\;
\FSM_onehot_gfwd_rev.state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444474747444"
    )
        port map (
      I0 => s_axis_tvalid_arb_rs_in,
      I1 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I2 => load_s1_from_s2,
      I3 => \gpfs.prog_full_i_reg\,
      I4 => \gpfs.prog_full_i_reg_0\,
      I5 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      O => \FSM_onehot_gfwd_rev.state[0]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222A"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I1 => s_axis_tvalid_arb_rs_in,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \gpfs.prog_full_i_reg\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      O => \FSM_onehot_gfwd_rev.state[1]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => s_axis_tvalid_arb_rs_in,
      I1 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I3 => \gpfs.prog_full_i_reg\,
      I4 => \gpfs.prog_full_i_reg_0\,
      I5 => load_s1_from_s2,
      O => \FSM_onehot_gfwd_rev.state[2]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FADAF888"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_1\,
      I1 => load_s1_from_s2,
      I2 => s_axis_tvalid_arb_rs_in,
      I3 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I5 => areset_d1,
      O => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400000"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I1 => s_axis_tvalid_arb_rs_in,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \gpfs.prog_full_i_reg\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      O => \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\
    );
\FSM_onehot_gfwd_rev.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \FSM_onehot_gfwd_rev.state[0]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\,
      R => Q(0)
    );
\FSM_onehot_gfwd_rev.state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \FSM_onehot_gfwd_rev.state[1]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      S => Q(0)
    );
\FSM_onehot_gfwd_rev.state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \FSM_onehot_gfwd_rev.state[2]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      R => Q(0)
    );
\FSM_onehot_gfwd_rev.state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\,
      Q => load_s1_from_s2,
      R => Q(0)
    );
Q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^gfwd_rev.storage_data1_reg[0]_0\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \gpfs.prog_full_i_reg\,
      I3 => \^gfwd_rev.state_reg[1]_0\(0),
      I4 => counts_matched,
      O => Q_reg
    );
\Q_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^gfwd_rev.storage_data1_reg[0]_0\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \gpfs.prog_full_i_reg\,
      I3 => \^gfwd_rev.state_reg[1]_0\(0),
      I4 => reg_slice_payload_out(1),
      O => mux4_out(0)
    );
\Q_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^gfwd_rev.storage_data1_reg[0]_0\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \gpfs.prog_full_i_reg\,
      I3 => \^gfwd_rev.state_reg[1]_0\(0),
      I4 => counts_matched,
      O => Q_reg_0
    );
\Q_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^gfwd_rev.storage_data1_reg[0]_0\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \gpfs.prog_full_i_reg\,
      I3 => \^gfwd_rev.state_reg[1]_0\(0),
      I4 => reg_slice_payload_out(1),
      O => Q_reg_1
    );
\ch_arb_cntr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \^s_axis_tready_arb_rs_in\,
      I1 => s_axis_tvalid_arb_rs_in,
      I2 => \ch_arb_cntr_reg_reg[3]\(0),
      I3 => curr_state,
      O => D(0)
    );
\ch_arb_cntr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF004000000000"
    )
        port map (
      I0 => \ch_arb_cntr_reg_reg[3]\(0),
      I1 => \^s_axis_tready_arb_rs_in\,
      I2 => s_axis_tvalid_arb_rs_in,
      I3 => \ch_arb_cntr_reg_reg[3]\(1),
      I4 => \ch_arb_cntr_reg_reg[3]\(2),
      I5 => curr_state,
      O => D(1)
    );
\ch_arb_cntr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB0004FFFFFFFF"
    )
        port map (
      I0 => \ch_arb_cntr_reg_reg[3]\(1),
      I1 => load_s2,
      I2 => \ch_arb_cntr_reg_reg[3]\(0),
      I3 => \ch_arb_cntr_reg_reg[3]\(2),
      I4 => \ch_arb_cntr_reg_reg[3]\(3),
      I5 => curr_state,
      O => D(2)
    );
\ch_mask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => p_2_in,
      I1 => reg_slice_payload_in(1),
      I2 => Q_reg_3,
      I3 => \ch_mask_reg[0]_0\,
      O => \ch_mask_reg[0]\
    );
\ch_mask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \ch_mask_reg[0]_0\,
      I1 => reg_slice_payload_in(1),
      I2 => Q_reg_3,
      I3 => p_2_in,
      O => \ch_mask_reg[1]\
    );
curr_state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFF0000"
    )
        port map (
      I0 => \ch_arb_cntr_reg_reg[3]\(3),
      I1 => \ch_arb_cntr_reg_reg[3]\(0),
      I2 => \ch_arb_cntr_reg_reg[3]\(1),
      I3 => \ch_arb_cntr_reg_reg[3]\(2),
      I4 => load_s2,
      I5 => curr_state,
      O => next_state
    );
\gfwd_rev.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => areset_d1,
      R => '0'
    );
\gfwd_rev.s_ready_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFFFFFFF8888"
    )
        port map (
      I0 => load_s1_from_s2,
      I1 => \gpfs.prog_full_i_reg_1\,
      I2 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I3 => s_axis_tvalid_arb_rs_in,
      I4 => areset_d1,
      I5 => \^s_axis_tready_arb_rs_in\,
      O => \gfwd_rev.s_ready_i_i_1_n_0\
    );
\gfwd_rev.s_ready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.s_ready_i_i_1_n_0\,
      Q => \^s_axis_tready_arb_rs_in\,
      R => Q(0)
    );
\gfwd_rev.state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0D072"
    )
        port map (
      I0 => \^gfwd_rev.state_reg[1]_0\(0),
      I1 => \gfwd_rev.state_reg_n_0_[1]\,
      I2 => s_axis_tvalid_arb_rs_in,
      I3 => \gpfs.prog_full_i_reg\,
      I4 => \gpfs.prog_full_i_reg_0\,
      O => \gfwd_rev.state[0]_i_1_n_0\
    );
\gfwd_rev.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FF01F10"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_0\,
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \^gfwd_rev.state_reg[1]_0\(0),
      I3 => s_axis_tvalid_arb_rs_in,
      I4 => \gfwd_rev.state_reg_n_0_[1]\,
      O => \gfwd_rev.state[1]_i_1_n_0\
    );
\gfwd_rev.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \gfwd_rev.state[0]_i_1_n_0\,
      Q => \^gfwd_rev.state_reg[1]_0\(0),
      R => Q(0)
    );
\gfwd_rev.state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \gfwd_rev.state[1]_i_1_n_0\,
      Q => \gfwd_rev.state_reg_n_0_[1]\,
      S => Q(0)
    );
\gfwd_rev.storage_data1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => storage_data2(0),
      I1 => load_s1_from_s2,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I3 => load_s1,
      I4 => \^gfwd_rev.storage_data1_reg[0]_0\,
      O => \gfwd_rev.storage_data1[0]_i_1_n_0\
    );
\gfwd_rev.storage_data1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => storage_data2(1),
      I1 => load_s1_from_s2,
      I2 => reg_slice_payload_in(1),
      I3 => load_s1,
      I4 => reg_slice_payload_out(1),
      O => \gfwd_rev.storage_data1[1]_i_1_n_0\
    );
\gfwd_rev.storage_data1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \ch_arb_cntr_reg_reg[3]\(2),
      I1 => curr_state,
      I2 => \ch_arb_cntr_reg_reg[3]\(1),
      I3 => \ch_arb_cntr_reg_reg[3]\(0),
      I4 => load_s2,
      I5 => \ch_arb_cntr_reg_reg[3]\(3),
      O => reg_slice_payload_in(1)
    );
\gfwd_rev.storage_data1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0FFC0C0C0E0"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I1 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I2 => s_axis_tvalid_arb_rs_in,
      I3 => \gpfs.prog_full_i_reg\,
      I4 => \gpfs.prog_full_i_reg_0\,
      I5 => load_s1_from_s2,
      O => load_s1
    );
\gfwd_rev.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1[0]_i_1_n_0\,
      Q => \^gfwd_rev.storage_data1_reg[0]_0\,
      R => '0'
    );
\gfwd_rev.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1[1]_i_1_n_0\,
      Q => reg_slice_payload_out(1),
      R => '0'
    );
\gfwd_rev.storage_data2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
        port map (
      I0 => \vfifo_mm2s_channel_full_reg_reg[1]_0\(0),
      I1 => Q_reg_4,
      I2 => p_2_in,
      I3 => ch_mask_mm2s(0),
      I4 => load_s2,
      I5 => storage_data2(0),
      O => \gfwd_rev.storage_data2[0]_i_1_n_0\
    );
\gfwd_rev.storage_data2[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_tready_arb_rs_in\,
      I1 => s_axis_tvalid_arb_rs_in,
      O => load_s2
    );
\gfwd_rev.storage_data2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_slice_payload_in(1),
      I1 => \^s_axis_tready_arb_rs_in\,
      I2 => s_axis_tvalid_arb_rs_in,
      I3 => storage_data2(1),
      O => \gfwd_rev.storage_data2[1]_i_1_n_0\
    );
\gfwd_rev.storage_data2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data2[0]_i_1_n_0\,
      Q => storage_data2(0),
      R => '0'
    );
\gfwd_rev.storage_data2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data2[1]_i_1_n_0\,
      Q => storage_data2(1),
      R => '0'
    );
\ram_reg_0_1_0_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \^gfwd_rev.state_reg[1]_0\(0),
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => mem_init_done_reg,
      O => Q_reg_2
    );
ram_reg_0_1_0_3_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gfwd_rev.storage_data1_reg[0]_0\,
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => ADDRD(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized0\ is
  port (
    \end_of_txn_reg[1]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gfwd_mode.storage_data1_reg[64]_0\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    \gfwd_mode.storage_data1_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arb_granularity_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \end_of_txn_reg[1]_0\ : out STD_LOGIC;
    \end_of_txn_reg[0]\ : out STD_LOGIC;
    \tstart_reg_reg[1]\ : out STD_LOGIC;
    \tstart_reg_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : in STD_LOGIC;
    areset_d1_0 : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    tid_r : in STD_LOGIC;
    tstart_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \end_of_txn_reg[0]_0\ : in STD_LOGIC;
    \arb_granularity_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \arb_granularity_reg[5]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    end_of_txn1 : in STD_LOGIC;
    \s_axis_tid[0]\ : in STD_LOGIC_VECTOR ( 75 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized0\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^end_of_txn_reg[1]\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[64]_0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal p_0_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arb_granularity[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \arb_granularity[6]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \end_of_txn[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \end_of_txn[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[11]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[13]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[13]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[64]_i_1\ : label is "soft_lutpair38";
begin
  D(12 downto 0) <= \^d\(12 downto 0);
  \end_of_txn_reg[1]\ <= \^end_of_txn_reg[1]\;
  \gfwd_mode.storage_data1_reg[64]_0\(64 downto 0) <= \^gfwd_mode.storage_data1_reg[64]_0\(64 downto 0);
\arb_granularity[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(0),
      I1 => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      I2 => \^end_of_txn_reg[1]\,
      O => SR(0)
    );
\arb_granularity[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \arb_granularity_reg[6]_0\(0),
      I1 => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      I2 => \^end_of_txn_reg[1]\,
      O => \arb_granularity_reg[6]\(0)
    );
\end_of_txn[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CEE"
    )
        port map (
      I0 => \end_of_txn_reg[0]_0\,
      I1 => end_of_txn1,
      I2 => \^end_of_txn_reg[1]\,
      I3 => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      I4 => Q(0),
      O => \end_of_txn_reg[0]\
    );
\end_of_txn[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      I1 => \^end_of_txn_reg[1]\,
      I2 => \arb_granularity_reg[5]\,
      I3 => p_0_in,
      O => \end_of_txn_reg[1]_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^end_of_txn_reg[1]\,
      R => '0'
    );
\gfwd_mode.storage_data1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tstart_reg(1),
      I1 => \^gfwd_mode.storage_data1_reg[64]_0\(0),
      I2 => tstart_reg(0),
      O => \^d\(11)
    );
\gfwd_mode.storage_data1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \^end_of_txn_reg[1]\,
      I1 => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      I2 => \end_of_txn_reg[0]_0\,
      I3 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.storage_data1_reg[13]_0\(0)
    );
\gfwd_mode.storage_data1[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tid_r,
      I1 => \^gfwd_mode.storage_data1_reg[64]_0\(0),
      O => \^d\(12)
    );
\gfwd_mode.storage_data1[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      I1 => \^end_of_txn_reg[1]\,
      I2 => areset_d1_0,
      O => E(0)
    );
\gfwd_mode.storage_data1[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^end_of_txn_reg[1]\,
      I2 => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      I3 => \gfwd_mode.areset_d1_reg\,
      O => p_0_out
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(0),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(10),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(11),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(12),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(13),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(14),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(15),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(16),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(17),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(18),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(19),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(1),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(20),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(21),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(22),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(23),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(24),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(25),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(26),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(27),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(28),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(29),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(2),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(30),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(31),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(32),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(33),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(34),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(35),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(36),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(37),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(38),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(39),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(3),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(40),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(41),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(42),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(43),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(44),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(44),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(45),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(45),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(46),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(46),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(47),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(47),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(48),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(48),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(49),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(49),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(4),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(50),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(50),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(51),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(51),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(52),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(52),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(53),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(53),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(54),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(54),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(55),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(55),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(56),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(56),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(57),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(57),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(58),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(58),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(59),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(59),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(5),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(60),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(60),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(61),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(61),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(62),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(62),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(63),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(63),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(64),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(64),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(65),
      Q => \^d\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(66),
      Q => \^d\(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(67),
      Q => \^d\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(68),
      Q => \^d\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(69),
      Q => \^d\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(6),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(70),
      Q => \^d\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(71),
      Q => \^d\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(72),
      Q => \^d\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(73),
      Q => \^d\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(74),
      Q => \^d\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(75),
      Q => \^d\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(7),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(8),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => \s_axis_tid[0]\(9),
      Q => \^gfwd_mode.storage_data1_reg[64]_0\(9),
      R => '0'
    );
\tstart_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^d\(10),
      I1 => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      I2 => \^end_of_txn_reg[1]\,
      I3 => \^gfwd_mode.storage_data1_reg[64]_0\(0),
      I4 => tstart_reg(0),
      O => \tstart_reg_reg[0]\
    );
\tstart_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^gfwd_mode.storage_data1_reg[64]_0\(0),
      I2 => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      I3 => \^end_of_txn_reg[1]\,
      I4 => tstart_reg(1),
      O => \tstart_reg_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized1\ is
  port (
    \gfwd_mode.storage_data1_reg[13]_0\ : out STD_LOGIC;
    valid_s2mm_awg2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[13]_1\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \end_of_txn_reg[0]\ : in STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized1\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized1\ is
  signal \^gfwd_mode.storage_data1_reg[13]_0\ : STD_LOGIC;
  signal \^valid_s2mm_awg2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[13]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of s_axis_tready_INST_0 : label is "soft_lutpair41";
begin
  \gfwd_mode.storage_data1_reg[13]_0\ <= \^gfwd_mode.storage_data1_reg[13]_0\;
  valid_s2mm_awg2 <= \^valid_s2mm_awg2\;
\gfwd_mode.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => \^gfwd_mode.storage_data1_reg[13]_0\,
      R => '0'
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \end_of_txn_reg[0]\,
      Q => \^valid_s2mm_awg2\,
      R => '0'
    );
\gfwd_mode.storage_data1[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valid_s2mm_awg2\,
      I1 => \^gfwd_mode.storage_data1_reg[13]_0\,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(0),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(10),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(11),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(12),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(13),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(1),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(2),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(3),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(4),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(5),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(6),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(7),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(8),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_1\(0),
      D => D(9),
      Q => \gfwd_mode.storage_data1_reg[13]_1\(9),
      R => '0'
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[13]_0\,
      I1 => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      I2 => \gfwd_mode.m_valid_i_reg_0\,
      O => s_axis_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized10\ is
  port (
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    enb_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized10\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized10\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^gnstage1.q_dly_reg[0][0]\ : STD_LOGIC;
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  \gnstage1.q_dly_reg[0][0]\ <= \^gnstage1.q_dly_reg[0][0]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(14),
      I2 => \^q\(13),
      I3 => \^gnstage1.q_dly_reg[0][0]\,
      I4 => \^q\(15),
      O => enb_array(14)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(15),
      I3 => \^q\(16),
      I4 => \^q\(14),
      O => enb_array(15)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(13),
      I4 => \^q\(14),
      O => enb_array(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      I2 => \^q\(13),
      I3 => \^gnstage1.q_dly_reg[0][0]\,
      I4 => \^q\(14),
      O => enb_array(10)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => \^q\(15),
      I3 => \^q\(16),
      I4 => \^q\(14),
      O => enb_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => \^q\(15),
      I3 => \^q\(14),
      I4 => \^q\(16),
      O => enb_array(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => \^q\(15),
      I3 => \^q\(16),
      I4 => \^q\(14),
      O => enb_array(12)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => \^q\(16),
      O => enb_array(11)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(15),
      I3 => \^q\(16),
      I4 => \^q\(14),
      O => enb_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(15),
      I3 => \^q\(14),
      I4 => \^q\(16),
      O => enb_array(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(15),
      I3 => \^q\(16),
      I4 => \^q\(14),
      O => enb_array(13)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      I2 => \^q\(13),
      I3 => \^gnstage1.q_dly_reg[0][0]\,
      I4 => \^q\(14),
      O => enb_array(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(0)
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^gnstage1.q_dly_reg[0][0]\,
      R => \gfwd_mode.areset_d1_reg\
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized11\ is
  port (
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[1]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    valid_pkt_r_reg : in STD_LOGIC;
    ram_init_done_i_reg : in STD_LOGIC;
    valid_pkt_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized11\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized11\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized11\ is
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => \^gfwd_mode.m_valid_i_reg_0\,
      R => '0'
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => valid_pkt_r_reg,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => \^gfwd_mode.m_valid_i_reg_0\
    );
\gfwd_mode.storage_data1[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => \^gfwd_mode.m_valid_i_reg_0\,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(0),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(10),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(11),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(12),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(13),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(1),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(2),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(3),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(4),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(5),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(6),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(7),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(8),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => valid_pkt_r_reg_0(0),
      D => tstart_reg(9),
      Q => \gfwd_mode.storage_data1_reg[12]_0\(9),
      R => '0'
    );
\ram_reg_0_1_0_0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i_reg,
      O => \gin_reg.wr_pntr_pf_dly_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized12\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized12\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized12\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized12\ is
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 28 downto 0 );
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\;
  Q(28 downto 0) <= \^q\(28 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(26),
      I2 => \^q\(25),
      I3 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I4 => \^q\(27),
      O => ena_array(14)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(25),
      I2 => \^q\(27),
      I3 => \^q\(28),
      I4 => \^q\(26),
      O => ena_array(15)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      I2 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I3 => \^q\(25),
      I4 => \^q\(26),
      O => ena_array(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(25),
      I2 => \^q\(26),
      I3 => \^q\(28),
      I4 => \^q\(27),
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(25),
      I2 => \^q\(26),
      I3 => \^q\(28),
      I4 => \^q\(27),
      O => ena_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(25),
      I2 => \^q\(26),
      I3 => \^q\(27),
      I4 => \^q\(28),
      O => ena_array(11)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(25),
      I2 => \^q\(27),
      I3 => \^q\(28),
      I4 => \^q\(26),
      O => ena_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(25),
      I2 => \^q\(27),
      I3 => \^q\(26),
      I4 => \^q\(28),
      O => ena_array(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(25),
      I2 => \^q\(27),
      I3 => \^q\(28),
      I4 => \^q\(26),
      O => ena_array(13)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      I2 => \^q\(25),
      I3 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I4 => \^q\(26),
      O => ena_array(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I2 => \^q\(26),
      I3 => \^q\(28),
      I4 => \^q\(27),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I2 => \^q\(26),
      I3 => \^q\(28),
      I4 => \^q\(27),
      O => ena_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      I2 => \^q\(25),
      I3 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I4 => \^q\(26),
      O => ena_array(10)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I2 => \^q\(27),
      I3 => \^q\(28),
      I4 => \^q\(26),
      O => ena_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I2 => \^q\(27),
      I3 => \^q\(26),
      I4 => \^q\(28),
      O => ena_array(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I2 => \^q\(27),
      I3 => \^q\(28),
      I4 => \^q\(26),
      O => ena_array(12)
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      R => \gfwd_mode.areset_d1_reg\
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => \^q\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => \^q\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => \^q\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => \^q\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => \^q\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized13\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    we_int_11 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    ram_init_done_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized13\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized13\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized13\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_reg\,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => \gfwd_mode.areset_d1_reg\
    );
\gfwd_mode.storage_data1[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => \gfwd_mode.areset_d1_reg\,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \goreg_dm.dout_i_reg[0]\,
      Q => D(0),
      R => '0'
    );
\ram_reg_0_1_0_0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i_reg,
      O => we_int_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized14\ is
  port (
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    enb_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized14\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized14\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^gnstage1.q_dly_reg[0][0]\ : STD_LOGIC;
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  \gnstage1.q_dly_reg[0][0]\ <= \^gnstage1.q_dly_reg[0][0]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(15),
      I2 => \^q\(13),
      I3 => \^gnstage1.q_dly_reg[0][0]\,
      I4 => \^q\(14),
      O => enb_array(12)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(15),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(13),
      I4 => \^q\(14),
      O => enb_array(13)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(15),
      I2 => \^q\(13),
      I3 => \^gnstage1.q_dly_reg[0][0]\,
      I4 => \^q\(14),
      O => enb_array(14)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(15)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => \^q\(16),
      O => enb_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => \^q\(16),
      O => enb_array(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^gnstage1.q_dly_reg[0][0]\,
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(11)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => \^q\(16),
      O => enb_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => \^q\(16),
      O => enb_array(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => enb_array(10)
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^gnstage1.q_dly_reg[0][0]\,
      R => \gfwd_mode.areset_d1_reg\
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized15\ is
  port (
    \gfwd_mode.storage_data1_reg[1]\ : out STD_LOGIC;
    m_axi_awvalid_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg_0\ : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_ready_reg_0 : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized15\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized15\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized15\ is
  signal \^gfwd_mode.storage_data1_reg[1]\ : STD_LOGIC;
  signal \^m_axi_awvalid_i\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
begin
  \gfwd_mode.storage_data1_reg[1]\ <= \^gfwd_mode.storage_data1_reg[1]\;
  m_axi_awvalid_i <= \^m_axi_awvalid_i\;
\gcc0.gc0.count_d1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awvalid_i\,
      I1 => p_2_out,
      O => \gcc0.gc0.count_d1_reg[3]\(0)
    );
\gfwd_mode.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => \^gfwd_mode.storage_data1_reg[1]\,
      R => '0'
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.areset_d1_reg_0\,
      Q => \^m_axi_awvalid_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ready_reg,
      I1 => \^gfwd_mode.storage_data1_reg[1]\,
      O => p_0_out
    );
\gfwd_mode.storage_data1[65]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \gfwd_mode.m_valid_i_reg_0\(0),
      I1 => addr_ready_reg,
      I2 => addr_ready_reg_0,
      I3 => \^gfwd_mode.storage_data1_reg[1]\,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => '1',
      Q => \gpr1.dout_i_reg[37]\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(5),
      Q => \gpr1.dout_i_reg[37]\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(6),
      Q => \gpr1.dout_i_reg[37]\(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(7),
      Q => \gpr1.dout_i_reg[37]\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(8),
      Q => \gpr1.dout_i_reg[37]\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(9),
      Q => \gpr1.dout_i_reg[37]\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(10),
      Q => \gpr1.dout_i_reg[37]\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(11),
      Q => \gpr1.dout_i_reg[37]\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(12),
      Q => \gpr1.dout_i_reg[37]\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(13),
      Q => \gpr1.dout_i_reg[37]\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(14),
      Q => \gpr1.dout_i_reg[37]\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(15),
      Q => \gpr1.dout_i_reg[37]\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(16),
      Q => \gpr1.dout_i_reg[37]\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(17),
      Q => \gpr1.dout_i_reg[37]\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(18),
      Q => \gpr1.dout_i_reg[37]\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(19),
      Q => \gpr1.dout_i_reg[37]\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(20),
      Q => \gpr1.dout_i_reg[37]\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(21),
      Q => \gpr1.dout_i_reg[37]\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(22),
      Q => \gpr1.dout_i_reg[37]\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(23),
      Q => \gpr1.dout_i_reg[37]\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(24),
      Q => \gpr1.dout_i_reg[37]\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => '1',
      Q => \gpr1.dout_i_reg[37]\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(25),
      Q => \gpr1.dout_i_reg[37]\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(26),
      Q => \gpr1.dout_i_reg[37]\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(27),
      Q => \gpr1.dout_i_reg[37]\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(28),
      Q => \gpr1.dout_i_reg[37]\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(29),
      Q => \gpr1.dout_i_reg[37]\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(30),
      Q => \gpr1.dout_i_reg[37]\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(31),
      Q => \gpr1.dout_i_reg[37]\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(32),
      Q => \gpr1.dout_i_reg[37]\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(33),
      Q => \gpr1.dout_i_reg[37]\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(34),
      Q => \gpr1.dout_i_reg[37]\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => '1',
      Q => \gpr1.dout_i_reg[37]\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(35),
      Q => \gpr1.dout_i_reg[37]\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(36),
      Q => \gpr1.dout_i_reg[37]\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(37),
      Q => \gpr1.dout_i_reg[37]\(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(38),
      Q => \gpr1.dout_i_reg[37]\(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(39),
      Q => \gpr1.dout_i_reg[37]\(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(40),
      Q => \gpr1.dout_i_reg[37]\(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(0),
      Q => \gpr1.dout_i_reg[37]\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(1),
      Q => \gpr1.dout_i_reg[37]\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(2),
      Q => \gpr1.dout_i_reg[37]\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(3),
      Q => \gpr1.dout_i_reg[37]\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => D(4),
      Q => \gpr1.dout_i_reg[37]\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized16\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[64]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized16\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized16\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized16\ is
begin
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(9),
      Q => Q(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(10),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(11),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(12),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(13),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(14),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(15),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(16),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(17),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(18),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(19),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(20),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(21),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(22),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(23),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(24),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(25),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(26),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(27),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(28),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(29),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(30),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(31),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(32),
      Q => Q(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(33),
      Q => Q(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(34),
      Q => Q(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(35),
      Q => Q(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(36),
      Q => Q(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(37),
      Q => Q(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(38),
      Q => Q(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(39),
      Q => Q(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(40),
      Q => Q(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(41),
      Q => Q(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(42),
      Q => Q(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(43),
      Q => Q(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(44),
      Q => Q(44),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(45),
      Q => Q(45),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(46),
      Q => Q(46),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(47),
      Q => Q(47),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(48),
      Q => Q(48),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(49),
      Q => Q(49),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(50),
      Q => Q(50),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(51),
      Q => Q(51),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(52),
      Q => Q(52),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(53),
      Q => Q(53),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(54),
      Q => Q(54),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(55),
      Q => Q(55),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(56),
      Q => Q(56),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(57),
      Q => Q(57),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(58),
      Q => Q(58),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(59),
      Q => Q(59),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(60),
      Q => Q(60),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(61),
      Q => Q(61),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(62),
      Q => Q(62),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(63),
      Q => Q(63),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(5),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(7),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_0\(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized17\ is
  port (
    m_axi_wvalid_i : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[65]_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[6]_0\ : out STD_LOGIC;
    \aw_addr_r_reg[31]\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \burst_count_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_2_out_17 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized17\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized17\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized17\ is
  signal \^gfwd_mode.storage_data1_reg[65]_0\ : STD_LOGIC;
  signal \^m_axi_wvalid_i\ : STD_LOGIC;
begin
  \gfwd_mode.storage_data1_reg[65]_0\ <= \^gfwd_mode.storage_data1_reg[65]_0\;
  m_axi_wvalid_i <= \^m_axi_wvalid_i\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_wvalid_i\,
      I1 => p_2_out_17,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0)
    );
\aw_addr_r[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \burst_count_reg[5]\(4),
      I1 => \burst_count_reg[5]\(2),
      I2 => \burst_count_reg[5]\(0),
      I3 => \burst_count_reg[5]\(1),
      I4 => \burst_count_reg[5]\(3),
      I5 => \burst_count_reg[5]\(5),
      O => \aw_addr_r_reg[31]\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^m_axi_wvalid_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[65]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ready_reg,
      I1 => \gfwd_mode.m_valid_i_reg_1\,
      O => \^gfwd_mode.storage_data1_reg[65]_0\
    );
\gfwd_mode.storage_data1[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \gfwd_mode.storage_data1_reg[6]_0\
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(31),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(32),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(33),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(34),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(35),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(36),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(37),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(38),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(39),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(40),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(41),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(42),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(43),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(44),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(44),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(45),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(45),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(46),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(46),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(47),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(47),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(48),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(48),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(49),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(49),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(50),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(50),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(51),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(51),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(52),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(52),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(53),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(53),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(54),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(54),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(55),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(55),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(56),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(56),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(57),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(57),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(58),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(58),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(59),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(59),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(60),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(60),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(61),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(61),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(62),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(62),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(63),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gfwd_mode.storage_data1_reg[65]_0\,
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(64),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized18\ is
  port (
    \gfwd_mode.storage_data1_reg[76]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_state : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state_reg : in STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \goreg_bm.dout_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[8]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized18\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized18\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized18\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal accept_data : STD_LOGIC;
  signal \curr_state_i_2__0_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[71]_i_3_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[71]_i_4_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[76]\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[76]_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal \ram_full_fb_i_i_4__1_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \curr_state_i_3__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[63]_i_1\ : label is "soft_lutpair69";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  \gfwd_mode.storage_data1_reg[76]\ <= \^gfwd_mode.storage_data1_reg[76]\;
  \gfwd_mode.storage_data1_reg[76]_0\ <= \^gfwd_mode.storage_data1_reg[76]_0\;
\curr_state_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \curr_state_i_2__0_n_0\,
      I1 => accept_data,
      I2 => \goreg_bm.dout_i_reg[12]\,
      I3 => curr_state,
      O => next_state
    );
\curr_state_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(4),
      I2 => \^d\(0),
      I3 => \^d\(3),
      I4 => \ram_full_fb_i_i_4__1_n_0\,
      I5 => accept_data,
      O => \curr_state_i_2__0_n_0\
    );
\curr_state_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020002"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[76]_0\,
      I1 => empty_fwft_i_reg,
      I2 => \^gfwd_mode.storage_data1_reg[76]\,
      I3 => \gfwd_mode.m_valid_i_reg_1\,
      I4 => m_axis_tready,
      O => accept_data
    );
\gfwd_mode.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => \^gfwd_mode.storage_data1_reg[76]\,
      R => '0'
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^gfwd_mode.storage_data1_reg[76]_0\,
      R => '0'
    );
\gfwd_mode.storage_data1[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020002"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[76]_0\,
      I1 => empty_fwft_i_reg,
      I2 => \^gfwd_mode.storage_data1_reg[76]\,
      I3 => \gfwd_mode.m_valid_i_reg_1\,
      I4 => m_axis_tready,
      O => E(0)
    );
\gfwd_mode.storage_data1[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020222022222"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => \^gfwd_mode.storage_data1_reg[76]\,
      I2 => \^gfwd_mode.storage_data1_reg[76]_0\,
      I3 => m_axis_tready,
      I4 => \gfwd_mode.m_valid_i_reg_1\,
      I5 => empty_fwft_i_reg,
      O => p_0_out
    );
\gfwd_mode.storage_data1[71]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004400440C44"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[12]\,
      I1 => accept_data,
      I2 => \^d\(5),
      I3 => curr_state,
      I4 => \^d\(2),
      I5 => \gfwd_mode.storage_data1[71]_i_3_n_0\,
      O => \gfwd_mode.storage_data1_reg[76]_1\
    );
\gfwd_mode.storage_data1[71]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEAFFFF"
    )
        port map (
      I0 => \^d\(1),
      I1 => \gfwd_mode.storage_data1[71]_i_4_n_0\,
      I2 => curr_state,
      I3 => \goreg_bm.dout_i_reg[11]\,
      I4 => \^d\(0),
      I5 => \^d\(3),
      O => \gfwd_mode.storage_data1[71]_i_3_n_0\
    );
\gfwd_mode.storage_data1[71]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[5]\(4),
      I1 => \tlen_cntr_reg_reg[5]\(3),
      I2 => \tlen_cntr_reg_reg[5]\(1),
      I3 => accept_data,
      I4 => \tlen_cntr_reg_reg[5]\(0),
      I5 => \tlen_cntr_reg_reg[5]\(2),
      O => \gfwd_mode.storage_data1[71]_i_4_n_0\
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(0),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(10),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(11),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(12),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(13),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(14),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(15),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(16),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(17),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(18),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(19),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(1),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(20),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(21),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(22),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(23),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(24),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(25),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(26),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(27),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(28),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(29),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(2),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(30),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(31),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(32),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(33),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(34),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(35),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(36),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(37),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(38),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(39),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(3),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(40),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(41),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(42),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(43),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(44),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(44),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(45),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(45),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(46),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(46),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(47),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(47),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(48),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(48),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(49),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(49),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(4),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(50),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(50),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(51),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(51),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(52),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(52),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(53),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(53),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(54),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(54),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(55),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(55),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(56),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(56),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(57),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(57),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(58),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(58),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(59),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(59),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(5),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(60),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(60),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(61),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(61),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(62),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(62),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(63),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(63),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(6),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(7),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(8),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out,
      D => m_axi_rdata(9),
      Q => \gfwd_mode.storage_data1_reg[63]_0\(9),
      R => '0'
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11115155"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[76]\,
      I1 => \^gfwd_mode.storage_data1_reg[76]_0\,
      I2 => m_axis_tready,
      I3 => \gfwd_mode.m_valid_i_reg_1\,
      I4 => empty_fwft_i_reg,
      O => m_axi_rready
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888800008888"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I1 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I2 => \gfwd_mode.storage_data1[71]_i_3_n_0\,
      I3 => \ram_full_fb_i_i_4__1_n_0\,
      I4 => accept_data,
      I5 => curr_state_reg,
      O => ram_full_fb_i_reg
    );
\ram_full_fb_i_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBFFBFB"
    )
        port map (
      I0 => \^d\(2),
      I1 => curr_state,
      I2 => \tlen_cntr_reg_reg[5]\(5),
      I3 => \tlen_cntr_reg_reg[5]\(4),
      I4 => \tlen_cntr_reg[4]_i_2_n_0\,
      O => \ram_full_fb_i_i_4__1_n_0\
    );
\tlen_cntr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3C55"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[11]_0\(0),
      I1 => \tlen_cntr_reg_reg[5]\(0),
      I2 => accept_data,
      I3 => curr_state,
      O => \^d\(0)
    );
\tlen_cntr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A009AFF9AFF9A00"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[5]\(1),
      I1 => \tlen_cntr_reg_reg[5]\(0),
      I2 => accept_data,
      I3 => curr_state,
      I4 => \goreg_bm.dout_i_reg[11]_0\(1),
      I5 => \goreg_bm.dout_i_reg[11]_0\(0),
      O => \^d\(1)
    );
\tlen_cntr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A009AFF9AFF9A00"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[5]\(2),
      I1 => \tlen_cntr_reg_reg[5]\(1),
      I2 => \tlen_cntr_reg[3]_i_2_n_0\,
      I3 => curr_state,
      I4 => \goreg_bm.dout_i_reg[11]_0\(2),
      I5 => \goreg_bm.dout_i_reg[8]\,
      O => \^d\(2)
    );
\tlen_cntr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[5]\(3),
      I1 => \tlen_cntr_reg_reg[5]\(2),
      I2 => \tlen_cntr_reg[3]_i_2_n_0\,
      I3 => \tlen_cntr_reg_reg[5]\(1),
      I4 => curr_state,
      I5 => \goreg_bm.dout_i_reg[10]\,
      O => \^d\(3)
    );
\tlen_cntr_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0000"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \gfwd_mode.m_valid_i_reg_1\,
      I2 => \^gfwd_mode.storage_data1_reg[76]\,
      I3 => empty_fwft_i_reg,
      I4 => \^gfwd_mode.storage_data1_reg[76]_0\,
      I5 => \tlen_cntr_reg_reg[5]\(0),
      O => \tlen_cntr_reg[3]_i_2_n_0\
    );
\tlen_cntr_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[5]\(4),
      I1 => \tlen_cntr_reg[4]_i_2_n_0\,
      I2 => curr_state,
      I3 => \goreg_bm.dout_i_reg[11]_0\(3),
      I4 => \goreg_bm.dout_i_reg[10]_0\,
      O => \^d\(4)
    );
\tlen_cntr_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[5]\(2),
      I1 => \tlen_cntr_reg_reg[5]\(0),
      I2 => accept_data,
      I3 => \tlen_cntr_reg_reg[5]\(1),
      I4 => \tlen_cntr_reg_reg[5]\(3),
      O => \tlen_cntr_reg[4]_i_2_n_0\
    );
\tlen_cntr_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[5]\(5),
      I1 => \tlen_cntr_reg_reg[5]\(4),
      I2 => \tlen_cntr_reg_reg[5]\(2),
      I3 => \tlen_cntr_reg[3]_i_2_n_0\,
      I4 => \tlen_cntr_reg_reg[5]\(1),
      I5 => \tlen_cntr_reg_reg[5]\(3),
      O => \tlen_cntr_reg[5]_i_3_n_0\
    );
\tlen_cntr_reg_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i_reg[12]_0\,
      I1 => \tlen_cntr_reg[5]_i_3_n_0\,
      O => \^d\(5),
      S => curr_state
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized19\ is
  port (
    m_axis_tvalid : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC_VECTOR ( 75 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 75 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized19\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized19\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized19\ is
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal mm2s_to_switch_payload : STD_LOGIC_VECTOR ( 76 to 76 );
begin
  m_axis_tvalid <= \^m_axis_tvalid\;
Q_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mm2s_to_switch_payload(76),
      I1 => \^m_axis_tvalid\,
      I2 => m_axis_tready,
      O => Q_reg
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^m_axis_tvalid\,
      R => '0'
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => m_axis_tlast(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => m_axis_tlast(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => m_axis_tlast(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => m_axis_tlast(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => m_axis_tlast(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => m_axis_tlast(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => m_axis_tlast(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => m_axis_tlast(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => m_axis_tlast(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => m_axis_tlast(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => m_axis_tlast(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => m_axis_tlast(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => m_axis_tlast(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => m_axis_tlast(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => m_axis_tlast(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => m_axis_tlast(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => m_axis_tlast(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => m_axis_tlast(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => m_axis_tlast(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => m_axis_tlast(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => m_axis_tlast(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => m_axis_tlast(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => m_axis_tlast(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => m_axis_tlast(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(31),
      Q => m_axis_tlast(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(32),
      Q => m_axis_tlast(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(33),
      Q => m_axis_tlast(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(34),
      Q => m_axis_tlast(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(35),
      Q => m_axis_tlast(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(36),
      Q => m_axis_tlast(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(37),
      Q => m_axis_tlast(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(38),
      Q => m_axis_tlast(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(39),
      Q => m_axis_tlast(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => m_axis_tlast(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(40),
      Q => m_axis_tlast(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(41),
      Q => m_axis_tlast(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(42),
      Q => m_axis_tlast(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(43),
      Q => m_axis_tlast(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(44),
      Q => m_axis_tlast(44),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(45),
      Q => m_axis_tlast(45),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(46),
      Q => m_axis_tlast(46),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(47),
      Q => m_axis_tlast(47),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(48),
      Q => m_axis_tlast(48),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(49),
      Q => m_axis_tlast(49),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => m_axis_tlast(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(50),
      Q => m_axis_tlast(50),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(51),
      Q => m_axis_tlast(51),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(52),
      Q => m_axis_tlast(52),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(53),
      Q => m_axis_tlast(53),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(54),
      Q => m_axis_tlast(54),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(55),
      Q => m_axis_tlast(55),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(56),
      Q => m_axis_tlast(56),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(57),
      Q => m_axis_tlast(57),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(58),
      Q => m_axis_tlast(58),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(59),
      Q => m_axis_tlast(59),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => m_axis_tlast(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(60),
      Q => m_axis_tlast(60),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(61),
      Q => m_axis_tlast(61),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(62),
      Q => m_axis_tlast(62),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(63),
      Q => m_axis_tlast(63),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => '1',
      Q => m_axis_tlast(64),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(64),
      Q => m_axis_tlast(65),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(65),
      Q => m_axis_tlast(66),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(66),
      Q => m_axis_tlast(67),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(67),
      Q => m_axis_tlast(68),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(68),
      Q => m_axis_tlast(69),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => m_axis_tlast(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(69),
      Q => m_axis_tlast(70),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(70),
      Q => m_axis_tlast(71),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(71),
      Q => m_axis_tlast(72),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(72),
      Q => m_axis_tlast(73),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(73),
      Q => m_axis_tlast(74),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(74),
      Q => m_axis_tlast(75),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(75),
      Q => mm2s_to_switch_payload(76),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => m_axis_tlast(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => m_axis_tlast(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => m_axis_tlast(9),
      R => '0'
    );
ram_reg_0_1_0_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => mm2s_to_switch_payload(76),
      I3 => mem_init_done_reg,
      O => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized2\ is
  port (
    \aw_addr_r_reg[31]\ : out STD_LOGIC;
    \no_of_bytes_reg[6]\ : out STD_LOGIC;
    \no_of_bytes_reg[3]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \burst_count_reg[4]\ : in STD_LOGIC;
    \packet_cnt_reg[2]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[97]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized2\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized2\ is
  signal \^no_of_bytes_reg[3]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s2mm_to_awgen_payload : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal s2mm_to_awgen_tvalid : STD_LOGIC;
begin
  \no_of_bytes_reg[3]\(11 downto 0) <= \^no_of_bytes_reg[3]\(11 downto 0);
\aw_addr_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020222"
    )
        port map (
      I0 => \burst_count_reg[4]\,
      I1 => \packet_cnt_reg[2]\,
      I2 => s2mm_to_awgen_tvalid,
      I3 => s2mm_to_awgen_payload(12),
      I4 => \gfwd_mode.storage_data1_reg[97]\(0),
      I5 => s2mm_to_awgen_payload(13),
      O => \aw_addr_r_reg[31]\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => s2mm_to_awgen_tvalid,
      R => '0'
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^no_of_bytes_reg[3]\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \^no_of_bytes_reg[3]\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \^no_of_bytes_reg[3]\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => s2mm_to_awgen_payload(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => s2mm_to_awgen_payload(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^no_of_bytes_reg[3]\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^no_of_bytes_reg[3]\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^no_of_bytes_reg[3]\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^no_of_bytes_reg[3]\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^no_of_bytes_reg[3]\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^no_of_bytes_reg[3]\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^no_of_bytes_reg[3]\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \^no_of_bytes_reg[3]\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^no_of_bytes_reg[3]\(9),
      R => '0'
    );
\no_of_bytes[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^no_of_bytes_reg[3]\(11),
      I1 => \gfwd_mode.m_valid_i_reg_1\(0),
      I2 => addr_ready_reg(0),
      O => \no_of_bytes_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized3\ is
  port (
    areset_d1_0 : out STD_LOGIC;
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[64]_0\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    ram_init_done_i_reg : in STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[64]_1\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized3\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized3\ is
  signal \^areset_d1_0\ : STD_LOGIC;
  signal \^gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\ : STD_LOGIC;
begin
  areset_d1_0 <= \^areset_d1_0\;
  \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\ <= \^gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\;
\gfwd_mode.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => \^areset_d1_0\,
      R => '0'
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\,
      R => '0'
    );
\gfwd_mode.storage_data1[98]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\,
      I1 => \^areset_d1_0\,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(0),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(10),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(11),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(12),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(13),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(14),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(15),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(16),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(17),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(18),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(19),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(1),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(20),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(21),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(22),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(23),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(24),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(25),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(26),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(27),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(28),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(29),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(2),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(30),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(31),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(32),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(33),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(34),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(35),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(36),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(37),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(38),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(39),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(3),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(40),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(41),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(42),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(43),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(44),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(44),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(45),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(45),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(46),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(46),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(47),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(47),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(48),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(48),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(49),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(49),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(4),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(50),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(50),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(51),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(51),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(52),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(52),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(53),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(53),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(54),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(54),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(55),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(55),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(56),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(56),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(57),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(57),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(58),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(58),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(59),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(59),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(5),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(60),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(60),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(61),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(61),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(62),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(62),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(63),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(63),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(64),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(64),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(6),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(7),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(8),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[64]_1\(9),
      Q => \gfwd_mode.storage_data1_reg[64]_0\(9),
      R => '0'
    );
\ram_reg_0_1_0_5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\,
      I1 => ram_init_done_i_reg,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized4\ is
  port (
    \burst_count_reg[0]\ : out STD_LOGIC;
    \aw_addr_r_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_id_r_reg[0]\ : out STD_LOGIC;
    addr_rollover_r_reg : out STD_LOGIC_VECTOR ( 97 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    addr_ready : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1_3 : in STD_LOGIC;
    \aw_id_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 97 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized4\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized4\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized4\ is
  signal \^burst_count_reg[0]\ : STD_LOGIC;
  signal mcdf_to_awgen_payload : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aw_addr_r[31]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \aw_id_r[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[64]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \packet_cnt[5]_i_2\ : label is "soft_lutpair48";
begin
  \burst_count_reg[0]\ <= \^burst_count_reg[0]\;
\aw_addr_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^burst_count_reg[0]\,
      I1 => \gfwd_mode.m_valid_i_reg_1\,
      I2 => addr_ready,
      O => \aw_addr_r_reg[31]\(0)
    );
\aw_id_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => \^burst_count_reg[0]\,
      I1 => \gfwd_mode.m_valid_i_reg_1\,
      I2 => addr_ready,
      I3 => mcdf_to_awgen_payload(0),
      I4 => \aw_id_r_reg[0]_0\(0),
      O => \aw_id_r_reg[0]\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^burst_count_reg[0]\,
      R => '0'
    );
\gfwd_mode.storage_data1[64]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^burst_count_reg[0]\,
      I1 => areset_d1_3,
      O => \gfwd_mode.storage_data1_reg[1]_0\(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => mcdf_to_awgen_payload(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => addr_rollover_r_reg(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => addr_rollover_r_reg(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => addr_rollover_r_reg(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => addr_rollover_r_reg(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => addr_rollover_r_reg(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => addr_rollover_r_reg(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => addr_rollover_r_reg(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => addr_rollover_r_reg(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => addr_rollover_r_reg(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => addr_rollover_r_reg(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => addr_rollover_r_reg(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => addr_rollover_r_reg(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => addr_rollover_r_reg(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => addr_rollover_r_reg(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => addr_rollover_r_reg(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => addr_rollover_r_reg(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => addr_rollover_r_reg(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => addr_rollover_r_reg(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => addr_rollover_r_reg(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => addr_rollover_r_reg(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => addr_rollover_r_reg(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => addr_rollover_r_reg(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => addr_rollover_r_reg(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(31),
      Q => addr_rollover_r_reg(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(32),
      Q => addr_rollover_r_reg(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(33),
      Q => addr_rollover_r_reg(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(34),
      Q => addr_rollover_r_reg(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(35),
      Q => addr_rollover_r_reg(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(36),
      Q => addr_rollover_r_reg(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(37),
      Q => addr_rollover_r_reg(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(38),
      Q => addr_rollover_r_reg(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(39),
      Q => addr_rollover_r_reg(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => addr_rollover_r_reg(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(40),
      Q => addr_rollover_r_reg(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(41),
      Q => addr_rollover_r_reg(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(42),
      Q => addr_rollover_r_reg(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(43),
      Q => addr_rollover_r_reg(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(44),
      Q => addr_rollover_r_reg(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(45),
      Q => addr_rollover_r_reg(44),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(46),
      Q => addr_rollover_r_reg(45),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(47),
      Q => addr_rollover_r_reg(46),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(48),
      Q => addr_rollover_r_reg(47),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(49),
      Q => addr_rollover_r_reg(48),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => addr_rollover_r_reg(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(50),
      Q => addr_rollover_r_reg(49),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(51),
      Q => addr_rollover_r_reg(50),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(52),
      Q => addr_rollover_r_reg(51),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(53),
      Q => addr_rollover_r_reg(52),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(54),
      Q => addr_rollover_r_reg(53),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(55),
      Q => addr_rollover_r_reg(54),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(56),
      Q => addr_rollover_r_reg(55),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(57),
      Q => addr_rollover_r_reg(56),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(58),
      Q => addr_rollover_r_reg(57),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(59),
      Q => addr_rollover_r_reg(58),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => addr_rollover_r_reg(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(60),
      Q => addr_rollover_r_reg(59),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(61),
      Q => addr_rollover_r_reg(60),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(62),
      Q => addr_rollover_r_reg(61),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(63),
      Q => addr_rollover_r_reg(62),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(64),
      Q => addr_rollover_r_reg(63),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(65),
      Q => addr_rollover_r_reg(64),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(66),
      Q => addr_rollover_r_reg(65),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(67),
      Q => addr_rollover_r_reg(66),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(68),
      Q => addr_rollover_r_reg(67),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(69),
      Q => addr_rollover_r_reg(68),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => addr_rollover_r_reg(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(70),
      Q => addr_rollover_r_reg(69),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(71),
      Q => addr_rollover_r_reg(70),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(72),
      Q => addr_rollover_r_reg(71),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(73),
      Q => addr_rollover_r_reg(72),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(74),
      Q => addr_rollover_r_reg(73),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(75),
      Q => addr_rollover_r_reg(74),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(76),
      Q => addr_rollover_r_reg(75),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(77),
      Q => addr_rollover_r_reg(76),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(78),
      Q => addr_rollover_r_reg(77),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(79),
      Q => addr_rollover_r_reg(78),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => addr_rollover_r_reg(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(80),
      Q => addr_rollover_r_reg(79),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(81),
      Q => addr_rollover_r_reg(80),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(82),
      Q => addr_rollover_r_reg(81),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(83),
      Q => addr_rollover_r_reg(82),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(84),
      Q => addr_rollover_r_reg(83),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(85),
      Q => addr_rollover_r_reg(84),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(86),
      Q => addr_rollover_r_reg(85),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(87),
      Q => addr_rollover_r_reg(86),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(88),
      Q => addr_rollover_r_reg(87),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(89),
      Q => addr_rollover_r_reg(88),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => addr_rollover_r_reg(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(90),
      Q => addr_rollover_r_reg(89),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(91),
      Q => addr_rollover_r_reg(90),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(92),
      Q => addr_rollover_r_reg(91),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(93),
      Q => addr_rollover_r_reg(92),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(94),
      Q => addr_rollover_r_reg(93),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(95),
      Q => addr_rollover_r_reg(94),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(96),
      Q => addr_rollover_r_reg(95),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(97),
      Q => addr_rollover_r_reg(96),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => CO(0),
      Q => addr_rollover_r_reg(97),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => addr_rollover_r_reg(8),
      R => '0'
    );
\packet_cnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^burst_count_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[10]_0\(0),
      O => \packet_cnt_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized5\ is
  port (
    \active_ch_dly_reg[0][0]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[9]\ : out STD_LOGIC;
    we_int_8 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[72]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    ram_init_done_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized5\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized5\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized5\ is
  signal \^gin_reg.rd_pntr_pf_dly_reg[9]\ : STD_LOGIC;
begin
  \gin_reg.rd_pntr_pf_dly_reg[9]\ <= \^gin_reg.rd_pntr_pf_dly_reg[9]\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^gin_reg.rd_pntr_pf_dly_reg[9]\,
      R => '0'
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[72]\,
      Q => \active_ch_dly_reg[0][0]\,
      R => '0'
    );
ram_reg_0_1_0_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[9]\,
      I1 => ram_init_done_i_reg,
      O => we_int_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized7\ is
  port (
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int_9 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[14]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized7\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized7\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized7\ is
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => \^gfwd_mode.m_valid_i_reg_0\,
      R => '0'
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => addr_ready_reg(0),
      Q => \^s_axis_tvalid_wr_in_i\,
      R => \^gfwd_mode.m_valid_i_reg_0\
    );
\gfwd_mode.storage_data1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => \^gfwd_mode.m_valid_i_reg_0\,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(0),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(10),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(11),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(12),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(13),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(14),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(15),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(1),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(2),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(3),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(4),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(5),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(6),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(7),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(8),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg_0\(0),
      D => addr_rollover_r_reg(9),
      Q => \gfwd_mode.storage_data1_reg[14]_0\(9),
      R => '0'
    );
\ram_reg_0_1_0_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i_reg,
      O => we_int_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized8\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized8\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized8\ is
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 30 downto 0 );
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\;
  Q(30 downto 0) <= \^q\(30 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(29),
      I2 => \^q\(27),
      I3 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I4 => \^q\(28),
      O => ena_array(12)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(29),
      I2 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I3 => \^q\(27),
      I4 => \^q\(28),
      O => ena_array(13)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(29),
      I2 => \^q\(27),
      I3 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I4 => \^q\(28),
      O => ena_array(14)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I2 => \^q\(28),
      I3 => \^q\(29),
      I4 => \^q\(30),
      O => ena_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I2 => \^q\(28),
      I3 => \^q\(30),
      I4 => \^q\(29),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I2 => \^q\(28),
      I3 => \^q\(30),
      I4 => \^q\(29),
      O => ena_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I2 => \^q\(28),
      I3 => \^q\(29),
      I4 => \^q\(30),
      O => ena_array(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I2 => \^q\(28),
      I3 => \^q\(30),
      I4 => \^q\(29),
      O => ena_array(10)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(27),
      I2 => \^q\(28),
      I3 => \^q\(30),
      I4 => \^q\(29),
      O => ena_array(15)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(27),
      I2 => \^q\(28),
      I3 => \^q\(30),
      I4 => \^q\(29),
      O => ena_array(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(27),
      I2 => \^q\(28),
      I3 => \^q\(29),
      I4 => \^q\(30),
      O => ena_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(27),
      I2 => \^q\(28),
      I3 => \^q\(30),
      I4 => \^q\(29),
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(27),
      I2 => \^q\(28),
      I3 => \^q\(30),
      I4 => \^q\(29),
      O => ena_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(27),
      I2 => \^q\(28),
      I3 => \^q\(29),
      I4 => \^q\(30),
      O => ena_array(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I1 => \^q\(27),
      I2 => \^q\(28),
      I3 => \^q\(30),
      I4 => \^q\(29),
      O => ena_array(11)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      I2 => \^q\(28),
      I3 => \^q\(30),
      I4 => \^q\(29),
      O => ena_array(8)
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t\,
      R => \gfwd_mode.areset_d1_reg\
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => \^q\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => \^q\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => \^q\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => \^q\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => \^q\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => \^q\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => \^q\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axic_register_slice__parameterized9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int_10 : out STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    ram_init_done_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axic_register_slice__parameterized9\ : entity is "axic_register_slice";
end \axi_vfifo_ctrl_0axic_register_slice__parameterized9\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axic_register_slice__parameterized9\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => \gfwd_mode.areset_d1_reg\
    );
\gfwd_mode.storage_data1[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => \gfwd_mode.areset_d1_reg\,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1_reg[0]\,
      Q => D(0),
      R => '0'
    );
\ram_reg_0_1_0_0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i_reg,
      O => we_int_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bram_rd_en : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_doutb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized0\ is
  signal \gstage1.q_dly[0]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_5_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_6_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_7_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[1]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[1]_i_5_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[1]_i_6_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[1]_i_7_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[2]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[2]_i_5_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[2]_i_6_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[2]_i_7_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[3]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[3]_i_5_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[3]_i_6_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[3]_i_7_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_5_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_6_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_7_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_5_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_6_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_7_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_5_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_6_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_7_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_5_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_6_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_7_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_5_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_6_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_7_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\gstage1.q_dly[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      I4 => sel_pipe(0),
      I5 => ram_doutb(0),
      O => \gstage1.q_dly[0]_i_4_n_0\
    );
\gstage1.q_dly[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0),
      O => \gstage1.q_dly[0]_i_5_n_0\
    );
\gstage1.q_dly[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0),
      O => \gstage1.q_dly[0]_i_6_n_0\
    );
\gstage1.q_dly[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0),
      O => \gstage1.q_dly[0]_i_7_n_0\
    );
\gstage1.q_dly[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      I4 => sel_pipe(0),
      I5 => ram_doutb(1),
      O => \gstage1.q_dly[1]_i_4_n_0\
    );
\gstage1.q_dly[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1),
      O => \gstage1.q_dly[1]_i_5_n_0\
    );
\gstage1.q_dly[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(1),
      O => \gstage1.q_dly[1]_i_6_n_0\
    );
\gstage1.q_dly[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(1),
      O => \gstage1.q_dly[1]_i_7_n_0\
    );
\gstage1.q_dly[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      I4 => sel_pipe(0),
      I5 => ram_doutb(2),
      O => \gstage1.q_dly[2]_i_4_n_0\
    );
\gstage1.q_dly[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2),
      O => \gstage1.q_dly[2]_i_5_n_0\
    );
\gstage1.q_dly[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(2),
      O => \gstage1.q_dly[2]_i_6_n_0\
    );
\gstage1.q_dly[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(2),
      O => \gstage1.q_dly[2]_i_7_n_0\
    );
\gstage1.q_dly[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      I4 => sel_pipe(0),
      I5 => ram_doutb(3),
      O => \gstage1.q_dly[3]_i_4_n_0\
    );
\gstage1.q_dly[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3),
      O => \gstage1.q_dly[3]_i_5_n_0\
    );
\gstage1.q_dly[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(3),
      O => \gstage1.q_dly[3]_i_6_n_0\
    );
\gstage1.q_dly[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(3),
      O => \gstage1.q_dly[3]_i_7_n_0\
    );
\gstage1.q_dly[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      I4 => sel_pipe(0),
      I5 => ram_doutb(4),
      O => \gstage1.q_dly[4]_i_4_n_0\
    );
\gstage1.q_dly[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4),
      O => \gstage1.q_dly[4]_i_5_n_0\
    );
\gstage1.q_dly[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(4),
      O => \gstage1.q_dly[4]_i_6_n_0\
    );
\gstage1.q_dly[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(4),
      O => \gstage1.q_dly[4]_i_7_n_0\
    );
\gstage1.q_dly[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      I4 => sel_pipe(0),
      I5 => ram_doutb(5),
      O => \gstage1.q_dly[5]_i_4_n_0\
    );
\gstage1.q_dly[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5),
      O => \gstage1.q_dly[5]_i_5_n_0\
    );
\gstage1.q_dly[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(5),
      O => \gstage1.q_dly[5]_i_6_n_0\
    );
\gstage1.q_dly[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(5),
      O => \gstage1.q_dly[5]_i_7_n_0\
    );
\gstage1.q_dly[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      I4 => sel_pipe(0),
      I5 => ram_doutb(6),
      O => \gstage1.q_dly[6]_i_4_n_0\
    );
\gstage1.q_dly[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6),
      O => \gstage1.q_dly[6]_i_5_n_0\
    );
\gstage1.q_dly[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(6),
      O => \gstage1.q_dly[6]_i_6_n_0\
    );
\gstage1.q_dly[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(6),
      O => \gstage1.q_dly[6]_i_7_n_0\
    );
\gstage1.q_dly[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      I4 => sel_pipe(0),
      I5 => ram_doutb(7),
      O => \gstage1.q_dly[7]_i_4_n_0\
    );
\gstage1.q_dly[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7),
      O => \gstage1.q_dly[7]_i_5_n_0\
    );
\gstage1.q_dly[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(7),
      O => \gstage1.q_dly[7]_i_6_n_0\
    );
\gstage1.q_dly[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(7),
      O => \gstage1.q_dly[7]_i_7_n_0\
    );
\gstage1.q_dly[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0),
      I4 => sel_pipe(0),
      I5 => ram_doutb(8),
      O => \gstage1.q_dly[8]_i_4_n_0\
    );
\gstage1.q_dly[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0),
      O => \gstage1.q_dly[8]_i_5_n_0\
    );
\gstage1.q_dly[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(0),
      O => \gstage1.q_dly[8]_i_6_n_0\
    );
\gstage1.q_dly[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(0),
      O => \gstage1.q_dly[8]_i_7_n_0\
    );
\gstage1.q_dly_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[0]_i_2_n_0\,
      I1 => \gstage1.q_dly_reg[0]_i_3_n_0\,
      O => D(0),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[0]_i_4_n_0\,
      I1 => \gstage1.q_dly[0]_i_5_n_0\,
      O => \gstage1.q_dly_reg[0]_i_2_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[0]_i_6_n_0\,
      I1 => \gstage1.q_dly[0]_i_7_n_0\,
      O => \gstage1.q_dly_reg[0]_i_3_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[1]_i_2_n_0\,
      I1 => \gstage1.q_dly_reg[1]_i_3_n_0\,
      O => D(1),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[1]_i_4_n_0\,
      I1 => \gstage1.q_dly[1]_i_5_n_0\,
      O => \gstage1.q_dly_reg[1]_i_2_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[1]_i_6_n_0\,
      I1 => \gstage1.q_dly[1]_i_7_n_0\,
      O => \gstage1.q_dly_reg[1]_i_3_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[2]_i_2_n_0\,
      I1 => \gstage1.q_dly_reg[2]_i_3_n_0\,
      O => D(2),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[2]_i_4_n_0\,
      I1 => \gstage1.q_dly[2]_i_5_n_0\,
      O => \gstage1.q_dly_reg[2]_i_2_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[2]_i_6_n_0\,
      I1 => \gstage1.q_dly[2]_i_7_n_0\,
      O => \gstage1.q_dly_reg[2]_i_3_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[3]_i_2_n_0\,
      I1 => \gstage1.q_dly_reg[3]_i_3_n_0\,
      O => D(3),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[3]_i_4_n_0\,
      I1 => \gstage1.q_dly[3]_i_5_n_0\,
      O => \gstage1.q_dly_reg[3]_i_2_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[3]_i_6_n_0\,
      I1 => \gstage1.q_dly[3]_i_7_n_0\,
      O => \gstage1.q_dly_reg[3]_i_3_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[4]_i_2_n_0\,
      I1 => \gstage1.q_dly_reg[4]_i_3_n_0\,
      O => D(4),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[4]_i_4_n_0\,
      I1 => \gstage1.q_dly[4]_i_5_n_0\,
      O => \gstage1.q_dly_reg[4]_i_2_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[4]_i_6_n_0\,
      I1 => \gstage1.q_dly[4]_i_7_n_0\,
      O => \gstage1.q_dly_reg[4]_i_3_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[5]_i_2_n_0\,
      I1 => \gstage1.q_dly_reg[5]_i_3_n_0\,
      O => D(5),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[5]_i_4_n_0\,
      I1 => \gstage1.q_dly[5]_i_5_n_0\,
      O => \gstage1.q_dly_reg[5]_i_2_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[5]_i_6_n_0\,
      I1 => \gstage1.q_dly[5]_i_7_n_0\,
      O => \gstage1.q_dly_reg[5]_i_3_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[6]_i_2_n_0\,
      I1 => \gstage1.q_dly_reg[6]_i_3_n_0\,
      O => D(6),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[6]_i_4_n_0\,
      I1 => \gstage1.q_dly[6]_i_5_n_0\,
      O => \gstage1.q_dly_reg[6]_i_2_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[6]_i_6_n_0\,
      I1 => \gstage1.q_dly[6]_i_7_n_0\,
      O => \gstage1.q_dly_reg[6]_i_3_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[7]_i_2_n_0\,
      I1 => \gstage1.q_dly_reg[7]_i_3_n_0\,
      O => D(7),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[7]_i_4_n_0\,
      I1 => \gstage1.q_dly[7]_i_5_n_0\,
      O => \gstage1.q_dly_reg[7]_i_2_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[7]_i_6_n_0\,
      I1 => \gstage1.q_dly[7]_i_7_n_0\,
      O => \gstage1.q_dly_reg[7]_i_3_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[8]_i_2_n_0\,
      I1 => \gstage1.q_dly_reg[8]_i_3_n_0\,
      O => D(8),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[8]_i_4_n_0\,
      I1 => \gstage1.q_dly[8]_i_5_n_0\,
      O => \gstage1.q_dly_reg[8]_i_2_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[8]_i_6_n_0\,
      I1 => \gstage1.q_dly[8]_i_7_n_0\,
      O => \gstage1.q_dly_reg[8]_i_3_n_0\,
      S => sel_pipe(2)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bram_rd_en : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_doutb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized2\ : entity is "blk_mem_gen_mux";
end \axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized2\ is
  signal \gstage1.q_dly[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\gstage1.q_dly[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      I4 => sel_pipe(0),
      I5 => ram_doutb(0),
      O => \gstage1.q_dly[0]_i_4__0_n_0\
    );
\gstage1.q_dly[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0),
      O => \gstage1.q_dly[0]_i_5__0_n_0\
    );
\gstage1.q_dly[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0),
      O => \gstage1.q_dly[0]_i_6__0_n_0\
    );
\gstage1.q_dly[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0),
      O => \gstage1.q_dly[0]_i_7__0_n_0\
    );
\gstage1.q_dly[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      I4 => sel_pipe(0),
      I5 => ram_doutb(1),
      O => \gstage1.q_dly[1]_i_4__0_n_0\
    );
\gstage1.q_dly[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1),
      O => \gstage1.q_dly[1]_i_5__0_n_0\
    );
\gstage1.q_dly[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(1),
      O => \gstage1.q_dly[1]_i_6__0_n_0\
    );
\gstage1.q_dly[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(1),
      O => \gstage1.q_dly[1]_i_7__0_n_0\
    );
\gstage1.q_dly[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      I4 => sel_pipe(0),
      I5 => ram_doutb(2),
      O => \gstage1.q_dly[2]_i_4__0_n_0\
    );
\gstage1.q_dly[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2),
      O => \gstage1.q_dly[2]_i_5__0_n_0\
    );
\gstage1.q_dly[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(2),
      O => \gstage1.q_dly[2]_i_6__0_n_0\
    );
\gstage1.q_dly[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(2),
      O => \gstage1.q_dly[2]_i_7__0_n_0\
    );
\gstage1.q_dly[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      I4 => sel_pipe(0),
      I5 => ram_doutb(3),
      O => \gstage1.q_dly[3]_i_4__0_n_0\
    );
\gstage1.q_dly[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3),
      O => \gstage1.q_dly[3]_i_5__0_n_0\
    );
\gstage1.q_dly[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(3),
      O => \gstage1.q_dly[3]_i_6__0_n_0\
    );
\gstage1.q_dly[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(3),
      O => \gstage1.q_dly[3]_i_7__0_n_0\
    );
\gstage1.q_dly[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      I4 => sel_pipe(0),
      I5 => ram_doutb(4),
      O => \gstage1.q_dly[4]_i_4__0_n_0\
    );
\gstage1.q_dly[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4),
      O => \gstage1.q_dly[4]_i_5__0_n_0\
    );
\gstage1.q_dly[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(4),
      O => \gstage1.q_dly[4]_i_6__0_n_0\
    );
\gstage1.q_dly[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(4),
      O => \gstage1.q_dly[4]_i_7__0_n_0\
    );
\gstage1.q_dly[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      I4 => sel_pipe(0),
      I5 => ram_doutb(5),
      O => \gstage1.q_dly[5]_i_4__0_n_0\
    );
\gstage1.q_dly[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5),
      O => \gstage1.q_dly[5]_i_5__0_n_0\
    );
\gstage1.q_dly[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(5),
      O => \gstage1.q_dly[5]_i_6__0_n_0\
    );
\gstage1.q_dly[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(5),
      O => \gstage1.q_dly[5]_i_7__0_n_0\
    );
\gstage1.q_dly[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      I4 => sel_pipe(0),
      I5 => ram_doutb(6),
      O => \gstage1.q_dly[6]_i_4__0_n_0\
    );
\gstage1.q_dly[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6),
      O => \gstage1.q_dly[6]_i_5__0_n_0\
    );
\gstage1.q_dly[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(6),
      O => \gstage1.q_dly[6]_i_6__0_n_0\
    );
\gstage1.q_dly[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(6),
      O => \gstage1.q_dly[6]_i_7__0_n_0\
    );
\gstage1.q_dly[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      I4 => sel_pipe(0),
      I5 => ram_doutb(7),
      O => \gstage1.q_dly[7]_i_4__0_n_0\
    );
\gstage1.q_dly[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7),
      O => \gstage1.q_dly[7]_i_5__0_n_0\
    );
\gstage1.q_dly[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(7),
      O => \gstage1.q_dly[7]_i_6__0_n_0\
    );
\gstage1.q_dly[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(7),
      O => \gstage1.q_dly[7]_i_7__0_n_0\
    );
\gstage1.q_dly[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0),
      I4 => sel_pipe(0),
      I5 => ram_doutb(8),
      O => \gstage1.q_dly[8]_i_4__0_n_0\
    );
\gstage1.q_dly[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0),
      O => \gstage1.q_dly[8]_i_5__0_n_0\
    );
\gstage1.q_dly[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(0),
      O => \gstage1.q_dly[8]_i_6__0_n_0\
    );
\gstage1.q_dly[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(0),
      O => \gstage1.q_dly[8]_i_7__0_n_0\
    );
\gstage1.q_dly_reg[0]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[0]_i_2__0_n_0\,
      I1 => \gstage1.q_dly_reg[0]_i_3__0_n_0\,
      O => D(0),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[0]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[0]_i_4__0_n_0\,
      I1 => \gstage1.q_dly[0]_i_5__0_n_0\,
      O => \gstage1.q_dly_reg[0]_i_2__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[0]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[0]_i_6__0_n_0\,
      I1 => \gstage1.q_dly[0]_i_7__0_n_0\,
      O => \gstage1.q_dly_reg[0]_i_3__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[1]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[1]_i_2__0_n_0\,
      I1 => \gstage1.q_dly_reg[1]_i_3__0_n_0\,
      O => D(1),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[1]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[1]_i_4__0_n_0\,
      I1 => \gstage1.q_dly[1]_i_5__0_n_0\,
      O => \gstage1.q_dly_reg[1]_i_2__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[1]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[1]_i_6__0_n_0\,
      I1 => \gstage1.q_dly[1]_i_7__0_n_0\,
      O => \gstage1.q_dly_reg[1]_i_3__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[2]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[2]_i_2__0_n_0\,
      I1 => \gstage1.q_dly_reg[2]_i_3__0_n_0\,
      O => D(2),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[2]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[2]_i_4__0_n_0\,
      I1 => \gstage1.q_dly[2]_i_5__0_n_0\,
      O => \gstage1.q_dly_reg[2]_i_2__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[2]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[2]_i_6__0_n_0\,
      I1 => \gstage1.q_dly[2]_i_7__0_n_0\,
      O => \gstage1.q_dly_reg[2]_i_3__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[3]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[3]_i_2__0_n_0\,
      I1 => \gstage1.q_dly_reg[3]_i_3__0_n_0\,
      O => D(3),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[3]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[3]_i_4__0_n_0\,
      I1 => \gstage1.q_dly[3]_i_5__0_n_0\,
      O => \gstage1.q_dly_reg[3]_i_2__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[3]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[3]_i_6__0_n_0\,
      I1 => \gstage1.q_dly[3]_i_7__0_n_0\,
      O => \gstage1.q_dly_reg[3]_i_3__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[4]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[4]_i_2__0_n_0\,
      I1 => \gstage1.q_dly_reg[4]_i_3__0_n_0\,
      O => D(4),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[4]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[4]_i_4__0_n_0\,
      I1 => \gstage1.q_dly[4]_i_5__0_n_0\,
      O => \gstage1.q_dly_reg[4]_i_2__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[4]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[4]_i_6__0_n_0\,
      I1 => \gstage1.q_dly[4]_i_7__0_n_0\,
      O => \gstage1.q_dly_reg[4]_i_3__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[5]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[5]_i_2__0_n_0\,
      I1 => \gstage1.q_dly_reg[5]_i_3__0_n_0\,
      O => D(5),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[5]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[5]_i_4__0_n_0\,
      I1 => \gstage1.q_dly[5]_i_5__0_n_0\,
      O => \gstage1.q_dly_reg[5]_i_2__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[5]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[5]_i_6__0_n_0\,
      I1 => \gstage1.q_dly[5]_i_7__0_n_0\,
      O => \gstage1.q_dly_reg[5]_i_3__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[6]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[6]_i_2__0_n_0\,
      I1 => \gstage1.q_dly_reg[6]_i_3__0_n_0\,
      O => D(6),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[6]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[6]_i_4__0_n_0\,
      I1 => \gstage1.q_dly[6]_i_5__0_n_0\,
      O => \gstage1.q_dly_reg[6]_i_2__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[6]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[6]_i_6__0_n_0\,
      I1 => \gstage1.q_dly[6]_i_7__0_n_0\,
      O => \gstage1.q_dly_reg[6]_i_3__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[7]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[7]_i_2__0_n_0\,
      I1 => \gstage1.q_dly_reg[7]_i_3__0_n_0\,
      O => D(7),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[7]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[7]_i_4__0_n_0\,
      I1 => \gstage1.q_dly[7]_i_5__0_n_0\,
      O => \gstage1.q_dly_reg[7]_i_2__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[7]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[7]_i_6__0_n_0\,
      I1 => \gstage1.q_dly[7]_i_7__0_n_0\,
      O => \gstage1.q_dly_reg[7]_i_3__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[8]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gstage1.q_dly_reg[8]_i_2__0_n_0\,
      I1 => \gstage1.q_dly_reg[8]_i_3__0_n_0\,
      O => D(8),
      S => sel_pipe(3)
    );
\gstage1.q_dly_reg[8]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[8]_i_4__0_n_0\,
      I1 => \gstage1.q_dly[8]_i_5__0_n_0\,
      O => \gstage1.q_dly_reg[8]_i_2__0_n_0\,
      S => sel_pipe(2)
    );
\gstage1.q_dly_reg[8]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gstage1.q_dly[8]_i_6__0_n_0\,
      I1 => \gstage1.q_dly[8]_i_7__0_n_0\,
      O => \gstage1.q_dly_reg[8]_i_3__0_n_0\,
      S => sel_pipe(2)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper;

architecture STRUCTURE of axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => \gfwd_mode.storage_data1_reg[65]\(31 downto 8),
      DIADI(7 downto 1) => \gfwd_mode.storage_data1_reg[65]\(6 downto 0),
      DIADI(0) => \gfwd_mode.storage_data1_reg[65]\(64),
      DIBDI(31 downto 0) => \gfwd_mode.storage_data1_reg[65]\(63 downto 32),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[65]\(7),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => D(32 downto 9),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(31 downto 0) => D(64 downto 33),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\,
      DOPADOP(0) => D(8),
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_rd_en_i,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => ram_doutb(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => ram_doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized11\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized12\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized13\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized14\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized16\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized16\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized16\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized16\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized17\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized17\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized17\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized18\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized18\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized18\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized18\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized19\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized19\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized19\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized20\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized20\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized20\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized20\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized21\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized21\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized21\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized21\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[30]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized22\ is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized22\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized22\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized22\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => ram_doutb(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => ram_doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized23\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized23\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized23\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized23\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized24\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized24\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized24\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized24\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized25\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized25\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized25\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized25\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized26\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized26\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized26\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized26\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized27\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized27\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized27\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized27\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized28\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized28\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized28\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized28\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized29\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized29\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized29\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized29\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized30\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized30\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized30\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized30\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized31\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized31\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized31\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized31\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized32\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized32\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized32\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized32\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized33\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized33\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized33\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized33\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized34\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized34\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized34\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized34\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized35\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized35\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized35\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized35\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized36\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized36\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized36\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized36\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized37\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized37\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized37\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized37\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[24]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[24]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[24]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized38\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized38\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized38\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized38\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[28]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[28]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized39\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized39\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized39\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized39\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[28]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[28]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized40\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized40\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized40\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized40\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[28]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[28]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized41\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized41\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized41\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized41\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[28]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 1),
      ADDRBWRADDR(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \gfwd_mode.storage_data1_reg[28]\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => bram_wr_en,
      ENBWREN => bram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized42\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized42\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized42\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized42\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 13 to 13 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 12) => B"0000",
      DIADI(11 downto 8) => argen_to_tdf_payload(7 downto 4),
      DIADI(7 downto 4) => B"0000",
      DIADI(3 downto 0) => argen_to_tdf_payload(3 downto 0),
      DIBDI(15 downto 11) => B"00000",
      DIBDI(10 downto 8) => argen_to_tdf_payload(14 downto 12),
      DIBDI(7 downto 4) => B"0000",
      DIBDI(3 downto 0) => argen_to_tdf_payload(11 downto 8),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => D(7 downto 4),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\,
      DOADO(3 downto 0) => D(3 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => D(13),
      DOBDO(9) => doutb(13),
      DOBDO(8) => D(12),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3 downto 0) => D(11 downto 8),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ram_empty_fb_i_reg,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "COMMON";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[26]\(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \gfwd_mode.storage_data1_reg[26]\(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[26]\(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[8]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0dmem is
  port (
    Q : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0dmem : entity is "dmem";
end axi_vfifo_ctrl_0dmem;

architecture STRUCTURE of axi_vfifo_ctrl_0dmem is
  signal RAM_reg_0_15_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_5 : STD_LOGIC;
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_36_40 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(1 downto 0),
      DIB(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(3 downto 2),
      DIC(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_0_5_n_0,
      DOA(0) => RAM_reg_0_15_0_5_n_1,
      DOB(1) => RAM_reg_0_15_0_5_n_2,
      DOB(0) => RAM_reg_0_15_0_5_n_3,
      DOC(1) => RAM_reg_0_15_0_5_n_4,
      DOC(0) => RAM_reg_0_15_0_5_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(13 downto 12),
      DIB(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(15 downto 14),
      DIC(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_12_17_n_0,
      DOA(0) => RAM_reg_0_15_12_17_n_1,
      DOB(1) => RAM_reg_0_15_12_17_n_2,
      DOB(0) => RAM_reg_0_15_12_17_n_3,
      DOC(1) => RAM_reg_0_15_12_17_n_4,
      DOC(0) => RAM_reg_0_15_12_17_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(19 downto 18),
      DIB(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(21 downto 20),
      DIC(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_18_23_n_0,
      DOA(0) => RAM_reg_0_15_18_23_n_1,
      DOB(1) => RAM_reg_0_15_18_23_n_2,
      DOB(0) => RAM_reg_0_15_18_23_n_3,
      DOC(1) => RAM_reg_0_15_18_23_n_4,
      DOC(0) => RAM_reg_0_15_18_23_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(25 downto 24),
      DIB(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(27 downto 26),
      DIC(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_24_29_n_0,
      DOA(0) => RAM_reg_0_15_24_29_n_1,
      DOB(1) => RAM_reg_0_15_24_29_n_2,
      DOB(0) => RAM_reg_0_15_24_29_n_3,
      DOC(1) => RAM_reg_0_15_24_29_n_4,
      DOC(0) => RAM_reg_0_15_24_29_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(31 downto 30),
      DIB(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(33 downto 32),
      DIC(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_30_35_n_0,
      DOA(0) => RAM_reg_0_15_30_35_n_1,
      DOB(1) => RAM_reg_0_15_30_35_n_2,
      DOB(0) => RAM_reg_0_15_30_35_n_3,
      DOC(1) => RAM_reg_0_15_30_35_n_4,
      DOC(0) => RAM_reg_0_15_30_35_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_36_40: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(37 downto 36),
      DIB(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(39 downto 38),
      DIC(1) => '0',
      DIC(0) => \gfwd_mode.storage_data1_reg[45]\(40),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_36_40_n_0,
      DOA(0) => RAM_reg_0_15_36_40_n_1,
      DOB(1) => RAM_reg_0_15_36_40_n_2,
      DOB(0) => RAM_reg_0_15_36_40_n_3,
      DOC(1) => NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED(1),
      DOC(0) => RAM_reg_0_15_36_40_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(7 downto 6),
      DIB(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(9 downto 8),
      DIC(1 downto 0) => \gfwd_mode.storage_data1_reg[45]\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_6_11_n_0,
      DOA(0) => RAM_reg_0_15_6_11_n_1,
      DOB(1) => RAM_reg_0_15_6_11_n_2,
      DOB(0) => RAM_reg_0_15_6_11_n_3,
      DOC(1) => RAM_reg_0_15_6_11_n_4,
      DOC(0) => RAM_reg_0_15_6_11_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_1,
      Q => Q(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_5,
      Q => Q(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_4,
      Q => Q(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_1,
      Q => Q(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_0,
      Q => Q(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_3,
      Q => Q(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_2,
      Q => Q(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_5,
      Q => Q(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_4,
      Q => Q(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_1,
      Q => Q(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_0,
      Q => Q(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_0,
      Q => Q(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_3,
      Q => Q(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_2,
      Q => Q(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_5,
      Q => Q(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_4,
      Q => Q(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_1,
      Q => Q(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_0,
      Q => Q(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_3,
      Q => Q(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_2,
      Q => Q(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_5,
      Q => Q(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_4,
      Q => Q(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_3,
      Q => Q(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_1,
      Q => Q(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_0,
      Q => Q(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_3,
      Q => Q(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_2,
      Q => Q(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_5,
      Q => Q(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_4,
      Q => Q(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_36_40_n_1,
      Q => Q(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_36_40_n_0,
      Q => Q(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_36_40_n_3,
      Q => Q(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_36_40_n_2,
      Q => Q(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_2,
      Q => Q(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_36_40_n_5,
      Q => Q(40),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_5,
      Q => Q(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_4,
      Q => Q(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_1,
      Q => Q(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_0,
      Q => Q(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_3,
      Q => Q(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_2,
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0dmem_110 is
  port (
    Q : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I126 : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0dmem_110 : entity is "dmem";
end axi_vfifo_ctrl_0dmem_110;

architecture STRUCTURE of axi_vfifo_ctrl_0dmem_110 is
  signal RAM_reg_0_15_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_5 : STD_LOGIC;
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_36_40 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => I126(1 downto 0),
      DIB(1 downto 0) => I126(3 downto 2),
      DIC(1 downto 0) => I126(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_0_5_n_0,
      DOA(0) => RAM_reg_0_15_0_5_n_1,
      DOB(1) => RAM_reg_0_15_0_5_n_2,
      DOB(0) => RAM_reg_0_15_0_5_n_3,
      DOC(1) => RAM_reg_0_15_0_5_n_4,
      DOC(0) => RAM_reg_0_15_0_5_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => I126(13 downto 12),
      DIB(1 downto 0) => I126(15 downto 14),
      DIC(1 downto 0) => I126(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_12_17_n_0,
      DOA(0) => RAM_reg_0_15_12_17_n_1,
      DOB(1) => RAM_reg_0_15_12_17_n_2,
      DOB(0) => RAM_reg_0_15_12_17_n_3,
      DOC(1) => RAM_reg_0_15_12_17_n_4,
      DOC(0) => RAM_reg_0_15_12_17_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => I126(19 downto 18),
      DIB(1 downto 0) => I126(21 downto 20),
      DIC(1 downto 0) => I126(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_18_23_n_0,
      DOA(0) => RAM_reg_0_15_18_23_n_1,
      DOB(1) => RAM_reg_0_15_18_23_n_2,
      DOB(0) => RAM_reg_0_15_18_23_n_3,
      DOC(1) => RAM_reg_0_15_18_23_n_4,
      DOC(0) => RAM_reg_0_15_18_23_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => I126(25 downto 24),
      DIB(1 downto 0) => I126(27 downto 26),
      DIC(1 downto 0) => I126(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_24_29_n_0,
      DOA(0) => RAM_reg_0_15_24_29_n_1,
      DOB(1) => RAM_reg_0_15_24_29_n_2,
      DOB(0) => RAM_reg_0_15_24_29_n_3,
      DOC(1) => RAM_reg_0_15_24_29_n_4,
      DOC(0) => RAM_reg_0_15_24_29_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => I126(31 downto 30),
      DIB(1 downto 0) => I126(33 downto 32),
      DIC(1 downto 0) => I126(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_30_35_n_0,
      DOA(0) => RAM_reg_0_15_30_35_n_1,
      DOB(1) => RAM_reg_0_15_30_35_n_2,
      DOB(0) => RAM_reg_0_15_30_35_n_3,
      DOC(1) => RAM_reg_0_15_30_35_n_4,
      DOC(0) => RAM_reg_0_15_30_35_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_36_40: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => I126(37 downto 36),
      DIB(1 downto 0) => I126(39 downto 38),
      DIC(1) => '0',
      DIC(0) => I126(40),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_36_40_n_0,
      DOA(0) => RAM_reg_0_15_36_40_n_1,
      DOB(1) => RAM_reg_0_15_36_40_n_2,
      DOB(0) => RAM_reg_0_15_36_40_n_3,
      DOC(1) => NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED(1),
      DOC(0) => RAM_reg_0_15_36_40_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      DIA(1 downto 0) => I126(7 downto 6),
      DIB(1 downto 0) => I126(9 downto 8),
      DIC(1 downto 0) => I126(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_6_11_n_0,
      DOA(0) => RAM_reg_0_15_6_11_n_1,
      DOB(1) => RAM_reg_0_15_6_11_n_2,
      DOB(0) => RAM_reg_0_15_6_11_n_3,
      DOC(1) => RAM_reg_0_15_6_11_n_4,
      DOC(0) => RAM_reg_0_15_6_11_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_1,
      Q => Q(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_5,
      Q => Q(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_4,
      Q => Q(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_1,
      Q => Q(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_0,
      Q => Q(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_3,
      Q => Q(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_2,
      Q => Q(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_5,
      Q => Q(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_12_17_n_4,
      Q => Q(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_1,
      Q => Q(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_0,
      Q => Q(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_0,
      Q => Q(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_3,
      Q => Q(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_2,
      Q => Q(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_5,
      Q => Q(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_18_23_n_4,
      Q => Q(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_1,
      Q => Q(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_0,
      Q => Q(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_3,
      Q => Q(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_2,
      Q => Q(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_5,
      Q => Q(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_24_29_n_4,
      Q => Q(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_3,
      Q => Q(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_1,
      Q => Q(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_0,
      Q => Q(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_3,
      Q => Q(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_2,
      Q => Q(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_5,
      Q => Q(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_30_35_n_4,
      Q => Q(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_36_40_n_1,
      Q => Q(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_36_40_n_0,
      Q => Q(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_36_40_n_3,
      Q => Q(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_36_40_n_2,
      Q => Q(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_2,
      Q => Q(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_36_40_n_5,
      Q => Q(40),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_5,
      Q => Q(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_0_5_n_4,
      Q => Q(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_1,
      Q => Q(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_0,
      Q => Q(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_3,
      Q => Q(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => RAM_reg_0_15_6_11_n_2,
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0dmem__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0dmem__parameterized0\ : entity is "dmem";
end \axi_vfifo_ctrl_0dmem__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0dmem__parameterized0\ is
begin
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => p_0_out(0),
      Q => Q(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => p_0_out(1),
      Q => Q(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => p_0_out(2),
      Q => Q(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => p_0_out(3),
      Q => Q(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => p_0_out(4),
      Q => Q(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => p_0_out(5),
      Q => Q(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => p_0_out(6),
      Q => Q(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0dmem__parameterized1\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \aw_id_r_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0dmem__parameterized1\ : entity is "dmem";
end \axi_vfifo_ctrl_0dmem__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0dmem__parameterized1\ is
begin
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_empty_fb_i_reg,
      D => \aw_id_r_reg[0]\,
      Q => dout_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized0\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized0\ : entity is "fifo_generator_v13_0_1_compare";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized0\ is
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_empty_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA22FAAAAA22AA"
    )
        port map (
      I0 => p_2_out,
      I1 => comp0,
      I2 => E(0),
      I3 => m_axi_wvalid_i,
      I4 => ram_full_fb_i_reg,
      I5 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized1\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized1\ : entity is "fifo_generator_v13_0_1_compare";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized1\ is
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized2\ is
  port (
    ram_full_comb : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_gen_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized2\ : entity is "fifo_generator_v13_0_1_compare";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized2\ is
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\(0)
    );
\ram_full_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"131313130F000000"
    )
        port map (
      I0 => comp0,
      I1 => rst_full_gen_i,
      I2 => E(0),
      I3 => comp1,
      I4 => m_axi_wvalid_i,
      I5 => ram_full_fb_i_reg,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized3\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized3\ : entity is "fifo_generator_v13_0_1_compare";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized3\ is
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gc0.count_d1_reg[8]\(2 downto 0),
      S(0) => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized4\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    curr_state_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized4\ : entity is "fifo_generator_v13_0_1_compare";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized4\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized4\ is
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4C4F4C4C4C4F4C"
    )
        port map (
      I0 => comp0,
      I1 => p_2_out_0,
      I2 => E(0),
      I3 => comp1,
      I4 => \gpregsm1.curr_fwft_state_reg[0]\,
      I5 => curr_state_reg,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized5\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized5\ : entity is "fifo_generator_v13_0_1_compare";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized5\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized5\ is
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized6\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized6\ : entity is "fifo_generator_v13_0_1_compare";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized6\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized6\ is
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized7\ is
  port (
    ram_full_comb : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized7\ : entity is "fifo_generator_v13_0_1_compare";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized7\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized7\ is
  signal comp1 : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gcc0.gc0.count_reg[8]\
    );
\ram_full_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8F8F8F000F"
    )
        port map (
      I0 => E(0),
      I1 => comp1,
      I2 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I3 => comp0,
      I4 => \gpregsm1.curr_fwft_state_reg[1]\,
      I5 => p_2_out_0,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss is
  port (
    ram_rd_en_i : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    \FSM_onehot_gfwd_rev.state_reg[0]\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_rd_en_i_reg_0\ : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state_reg_0 : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss : entity is "fifo_generator_v13_0_1_wr_pf_ss";
end axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss is
  signal curr_state_i_4_n_0 : STD_LOGIC;
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 4 downto 1 );
begin
curr_state_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(5),
      I1 => \pkt_cnt_reg_reg[5]\(0),
      I2 => \pkt_cnt_reg_reg[5]\(1),
      I3 => \pkt_cnt_reg_reg[5]\(3),
      I4 => curr_state_i_4_n_0,
      O => curr_state_reg
    );
curr_state_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => \gpfs.prog_full_i_reg_1\,
      I2 => \pkt_cnt_reg_reg[5]\(2),
      I3 => \pkt_cnt_reg_reg[5]\(4),
      O => curr_state_i_4_n_0
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => diff_pntr_pad(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => diff_pntr_pad(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => diff_pntr_pad(3)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => diff_pntr_pad(4)
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(1),
      I3 => diff_pntr_pad(4),
      O => \gpfs.prog_full_i_reg_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \greg.ram_rd_en_i_reg_0\,
      PRE => rst_full_ff_i,
      Q => \FSM_onehot_gfwd_rev.state_reg[0]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnstage1.q_dly_reg[1][0]\(0),
      Q => ram_wr_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_111 is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    p_6_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_111 : entity is "fifo_generator_v13_0_1_wr_pf_ss";
end axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_111;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_111 is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__1__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__4_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4__0_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\FSM_onehot_gfwd_rev.state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gpfs.prog_full_i_reg_0\,
      I1 => prog_full_i,
      O => \gfwd_rev.s_ready_i_reg\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\
    );
\gpfs.prog_full_i_i_1__1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__4_n_0\,
      I1 => \gpfs.prog_full_i_i_3__2_n_0\,
      I2 => \gpfs.prog_full_i_i_4__0_n_0\,
      I3 => rst_full_gen_i,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1__1__0_n_0\
    );
\gpfs.prog_full_i_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => rst_full_gen_i,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      O => \gpfs.prog_full_i_i_2__4_n_0\
    );
\gpfs.prog_full_i_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I1 => ram_rd_en_i,
      I2 => ram_wr_en_i,
      O => \gpfs.prog_full_i_i_3__2_n_0\
    );
\gpfs.prog_full_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I4 => ram_wr_en_i,
      I5 => ram_rd_en_i,
      O => \gpfs.prog_full_i_i_4__0_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__1__0_n_0\,
      PRE => rst_full_ff_i,
      Q => \^gpfs.prog_full_i_reg_0\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => p_6_out,
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => ram_wr_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_95 is
  port (
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : out STD_LOGIC;
    p_6_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_95 : entity is "fifo_generator_v13_0_1_wr_pf_ss";
end axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_95;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_95 is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gpfs.prog_full_i_i_1__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \prog_full_i__0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => diff_pntr_pad(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => diff_pntr_pad(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => diff_pntr_pad(3)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => diff_pntr_pad(4)
    );
\gno_bkp_on_tready.s_axis_tready_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \prog_full_i__0\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => prog_full_i,
      O => \gno_bkp_on_tready.s_axis_tready_i_reg\
    );
\gpfs.prog_full_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__2_n_0\,
      I1 => \gpfs.prog_full_i_i_3__0_n_0\,
      I2 => \gpfs.prog_full_i_i_4_n_0\,
      I3 => rst_full_gen_i,
      I4 => \prog_full_i__0\,
      O => \gpfs.prog_full_i_i_1__2_n_0\
    );
\gpfs.prog_full_i_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => rst_full_gen_i,
      I1 => diff_pntr_pad(4),
      I2 => diff_pntr_pad(3),
      I3 => diff_pntr_pad(2),
      O => \gpfs.prog_full_i_i_2__2_n_0\
    );
\gpfs.prog_full_i_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => diff_pntr_pad(1),
      I1 => ram_rd_en_i,
      I2 => ram_wr_en_i,
      O => \gpfs.prog_full_i_i_3__0_n_0\
    );
\gpfs.prog_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200000"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(4),
      I2 => diff_pntr_pad(2),
      I3 => diff_pntr_pad(1),
      I4 => ram_wr_en_i,
      I5 => ram_rd_en_i,
      O => \gpfs.prog_full_i_i_4_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__2_n_0\,
      PRE => rst_full_ff_i,
      Q => \prog_full_i__0\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => p_6_out,
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => ram_wr_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized0\ is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized0\ : entity is "fifo_generator_v13_0_1_wr_pf_ss";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized0\ is
  signal eqOp : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__0__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__1_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1\,
      CO(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2\,
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4\,
      O(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5\,
      O(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6\,
      O(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_7\,
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1\,
      CO(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2\,
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(7 downto 4),
      O(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4\,
      O(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5\,
      O(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6\,
      O(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_reg[6]\(3 downto 0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wr_pntr_plus1_pad(8),
      O(3 downto 2) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6\,
      O(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gcc0.gc0.count_reg[8]\(1 downto 0)
    );
\gpfs.prog_full_i_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550040"
    )
        port map (
      I0 => rst_full_gen_i,
      I1 => eqOp,
      I2 => ram_wr_en_i,
      I3 => ram_rd_en_i,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1__0__0_n_0\
    );
\gpfs.prog_full_i_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_3__1_n_0\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      O => eqOp
    );
\gpfs.prog_full_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      O => \gpfs.prog_full_i_i_3__1_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__0__0_n_0\,
      PRE => rst_full_ff_i,
      Q => \^gpfs.prog_full_i_reg_0\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => ram_wr_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized1\ is
  port (
    ram_rd_en_i_5 : out STD_LOGIC;
    ram_wr_en_i_6 : out STD_LOGIC;
    prog_full_i_15 : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_wr_en_i_reg_0\ : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized1\ : entity is "fifo_generator_v13_0_1_wr_pf_ss";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized1\ is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(1),
      Q => diff_pntr_pad(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(2),
      Q => diff_pntr_pad(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(3),
      Q => diff_pntr_pad(3)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1\,
      CO(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2\,
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(4),
      Q => diff_pntr_pad(4)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(5),
      Q => diff_pntr_pad(5)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(6),
      Q => diff_pntr_pad(6)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(7),
      Q => diff_pntr_pad(7)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1\,
      CO(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2\,
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => \gcc0.gc0.count_reg[6]\(3 downto 0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(8),
      Q => diff_pntr_pad(8)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(9),
      Q => diff_pntr_pad(9)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wr_pntr_plus1_pad(8),
      O(3 downto 2) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gcc0.gc0.count_reg[8]\(1 downto 0)
    );
\gpfs.prog_full_i_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_3_n_0\,
      I1 => diff_pntr_pad(1),
      I2 => diff_pntr_pad(2),
      I3 => diff_pntr_pad(4),
      O => \gpfs.prog_full_i_reg_0\
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => diff_pntr_pad(9),
      I1 => diff_pntr_pad(7),
      I2 => diff_pntr_pad(5),
      I3 => diff_pntr_pad(6),
      I4 => diff_pntr_pad(8),
      I5 => diff_pntr_pad(3),
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \greg.ram_wr_en_i_reg_0\,
      PRE => rst_full_ff_i,
      Q => prog_full_i_15
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => ram_empty_fb_i_reg(0),
      Q => ram_rd_en_i_5
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => ram_wr_en_i_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized2\ is
  port (
    ram_rd_en_i_10 : out STD_LOGIC;
    ram_wr_en_i_11 : out STD_LOGIC;
    prog_full_i_16 : out STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized2\ : entity is "fifo_generator_v13_0_1_wr_pf_ss";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized2\ is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(1),
      Q => diff_pntr_pad(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(2),
      Q => diff_pntr_pad(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(3),
      Q => diff_pntr_pad(3)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1\,
      CO(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2\,
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(4),
      Q => diff_pntr_pad(4)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(5),
      Q => diff_pntr_pad(5)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp(6),
      Q => diff_pntr_pad(6)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_2\,
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => wr_pntr_plus1_pad(5 downto 4),
      O(3) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(6 downto 4),
      S(3) => '0',
      S(2 downto 0) => \gcc0.gc0.count_reg[5]\(2 downto 0)
    );
\gpfs.prog_full_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => diff_pntr_pad(4),
      I1 => diff_pntr_pad(6),
      I2 => diff_pntr_pad(1),
      I3 => diff_pntr_pad(5),
      I4 => diff_pntr_pad(3),
      I5 => diff_pntr_pad(2),
      O => \gpfs.prog_full_i_reg_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      PRE => rst_full_ff_i,
      Q => prog_full_i_16
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => ram_rd_en_i_10
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_fb_i_reg(0),
      Q => ram_wr_en_i_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_bin_cntr is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \gc0.count_reg[2]_0\ : in STD_LOGIC;
    curr_state_reg : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_bin_cntr : entity is "rd_bin_cntr";
end axi_vfifo_ctrl_0rd_bin_cntr;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal \ram_full_fb_i_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_5__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair16";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__2\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__2\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__2\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(3),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      I2 => \^gc0.count_d1_reg[3]_0\(0),
      I3 => \^gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__2\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69996669"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gcc0.gc0.count_reg[3]\(1),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\,
      I3 => \gcc0.gc0.count_reg[3]\(0),
      I4 => \^q\(0),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc0.count_reg[3]\(2),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\,
      I3 => \^q\(1),
      I4 => \gcc0.gc0.count_reg[3]\(1),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB222BBBBBBBBB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[3]\(0),
      I2 => curr_state_reg,
      I3 => p_2_out,
      I4 => ram_full_fb_i_reg,
      I5 => \gnstage1.q_dly_reg[1][0]\,
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gcc0.gc0.count_reg[3]\(3),
      I2 => \gcc0.gc0.count_reg[3]\(2),
      I3 => \^q\(2),
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0\,
      O => D(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB2B2B222B222B22"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \gcc0.gc0.count_reg[3]\(0),
      I4 => ram_empty_fb_i_reg_0,
      I5 => \gnstage1.q_dly_reg[1][0]_0\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0\
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FB00FB00FFFF"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => \gnstage1.q_dly_reg[1][0]\,
      I2 => ram_empty_fb_i_i_2_n_0,
      I3 => p_2_out,
      I4 => \gc0.count_reg[2]_0\,
      I5 => curr_state_reg,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gcc0.gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gcc0.gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gcc0.gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gcc0.gc0.count_d1_reg[3]\(0),
      O => ram_empty_fb_i_i_5_n_0
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C00F0A0FCA0"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => \gnstage1.q_dly_reg[1][0]\,
      I2 => ram_full_fb_i_reg,
      I3 => ram_empty_fb_i_reg_0,
      I4 => \ram_full_fb_i_i_3__0_n_0\,
      I5 => rst_full_gen_i,
      O => ram_full_comb
    );
\ram_full_fb_i_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(0),
      I1 => \^q\(0),
      I2 => \gcc0.gc0.count_reg[3]\(2),
      I3 => \^q\(2),
      I4 => \ram_full_fb_i_i_5__0_n_0\,
      O => \ram_full_fb_i_i_3__0_n_0\
    );
\ram_full_fb_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gcc0.gc0.count_reg[3]\(3),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[3]\(1),
      O => \ram_full_fb_i_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_bin_cntr_100 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_bin_cntr_100 : entity is "rd_bin_cntr";
end axi_vfifo_ctrl_0rd_bin_cntr_100;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_bin_cntr_100 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__2\ : label is "soft_lutpair9";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) <= \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0);
\gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(3),
      Q => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB2B44D444D4BB2B"
    )
        port map (
      I0 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I1 => \gcc0.gc0.count_reg[3]\(0),
      I2 => \gfwd_mode.m_valid_i_reg\(0),
      I3 => E(0),
      I4 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I5 => \gcc0.gc0.count_reg[3]\(1),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2_n_0\,
      I2 => \gcc0.gc0.count_reg[3]\(1),
      I3 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2),
      I4 => \gcc0.gc0.count_reg[3]\(2),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444444D4"
    )
        port map (
      I0 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I1 => \gcc0.gc0.count_reg[3]\(0),
      I2 => m_axi_awvalid_i,
      I3 => ram_full_fb_i_reg,
      I4 => E(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2_n_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\,
      I2 => \gcc0.gc0.count_reg[3]\(2),
      I3 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3),
      I4 => \gcc0.gc0.count_reg[3]\(3),
      O => D(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FF7510005510"
    )
        port map (
      I0 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I1 => E(0),
      I2 => \gfwd_mode.m_valid_i_reg\(0),
      I3 => \gcc0.gc0.count_reg[3]\(0),
      I4 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I5 => \gcc0.gc0.count_reg[3]\(1),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_bin_cntr_116 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_bin_cntr_116 : entity is "rd_bin_cntr";
end axi_vfifo_ctrl_0rd_bin_cntr_116;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_bin_cntr_116 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__4\ : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) <= \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0);
\gc0.count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__4\(0)
    );
\gc0.count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__4\(1)
    );
\gc0.count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__4\(2)
    );
\gc0.count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \plusOp__4\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(3),
      Q => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(3),
      Q => \^q\(3)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB2B44D444D4BB2B"
    )
        port map (
      I0 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I1 => \gcc0.gc0.count_reg[3]\(0),
      I2 => \gnstage1.q_dly_reg[1][0]\(0),
      I3 => E(0),
      I4 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I5 => \gcc0.gc0.count_reg[3]\(1),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4_n_0\,
      I2 => \gcc0.gc0.count_reg[3]\(1),
      I3 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2),
      I4 => \gcc0.gc0.count_reg[3]\(2),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444444D4"
    )
        port map (
      I0 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I1 => \gcc0.gc0.count_reg[3]\(0),
      I2 => m_axi_arvalid_i,
      I3 => ram_full_fb_i_reg,
      I4 => E(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4_n_0\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(2),
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\,
      I2 => \gcc0.gc0.count_reg[3]\(2),
      I3 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3),
      I4 => \gcc0.gc0.count_reg[3]\(3),
      O => D(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FF7510005510"
    )
        port map (
      I0 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(1),
      I1 => E(0),
      I2 => \gnstage1.q_dly_reg[1][0]\(0),
      I3 => \gcc0.gc0.count_reg[3]\(0),
      I4 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      I5 => \gcc0.gc0.count_reg[3]\(1),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rd_bin_cntr__parameterized0\ is
  port (
    v1_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \axi_vfifo_ctrl_0rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rd_bin_cntr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__0\ : label is "soft_lutpair95";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8 downto 0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__2\(0)
    );
\gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__2\(1)
    );
\gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__2\(2)
    );
\gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      O => \plusOp__2\(3)
    );
\gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \plusOp__2\(4)
    );
\gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \plusOp__2\(5)
    );
\gc0.count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \gc0.count[6]_i_2_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \plusOp__2\(6)
    );
\gc0.count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      O => \gc0.count[6]_i_2_n_0\
    );
\gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      O => \plusOp__2\(7)
    );
\gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__2\(8)
    );
\gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \gc0.count[8]_i_2__0_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(4),
      Q => \^q\(2)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(5),
      Q => \^q\(3)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(6),
      Q => \^q\(4)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(7),
      Q => \^q\(5)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \gcc0.gc0.count_d1_reg[8]\(1),
      I3 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gcc0.gc0.count_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gcc0.gc0.count_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[2].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gcc0.gc0.count_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gcc0.gc0.count_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[3].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gcc0.gc0.count_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I3 => \gcc0.gc0.count_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      O => ram_full_fb_i_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      O => v1_reg_0(1)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc0.count_reg[8]\(6),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rd_bin_cntr__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \axi_vfifo_ctrl_0rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rd_bin_cntr__parameterized1\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair74";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__4\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \plusOp__4\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__4\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \plusOp__4\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \plusOp__4\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__4\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      O => \plusOp__4\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^q\(6),
      O => \plusOp__4\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \^q\(6),
      I2 => \gc0.count[8]_i_2_n_0\,
      I3 => \^q\(7),
      O => \plusOp__4\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gcc0.gc0.count_reg[7]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gcc0.gc0.count_reg[7]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_reg[7]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_reg[7]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_reg[7]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_reg[7]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_reg[7]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_reg[7]\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_fb_i_reg
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_full_fb_i_reg
    );
\gmux.gm[4].gms.ms_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_fb_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rd_bin_cntr__parameterized2\ is
  port (
    ram_full_comb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_gen_i_9 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[5]_0\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_reg[3]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rd_bin_cntr__parameterized2\ : entity is "rd_bin_cntr";
end \axi_vfifo_ctrl_0rd_bin_cntr__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rd_bin_cntr__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__6\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ram_full_fb_i_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_4__0_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair88";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gpr1.dout_i_reg[0]\(5 downto 0) <= \^gpr1.dout_i_reg[0]\(5 downto 0);
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__6\(0)
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      O => \plusOp__6\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      O => \plusOp__6\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(0),
      O => \plusOp__6\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => \^q\(1),
      O => \plusOp__6\(4)
    );
\gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \plusOp__6\(5)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(0),
      Q => \^gpr1.dout_i_reg[0]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^gpr1.dout_i_reg[0]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[0]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[0]\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[0]\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(3),
      Q => \^gpr1.dout_i_reg[0]\(5)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__6\(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__6\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__6\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__6\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__6\(4),
      Q => \^q\(2)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__6\(5),
      Q => \^q\(3)
    );
\ram_empty_fb_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000000000041"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[0]\,
      I1 => rd_pntr_plus1(0),
      I2 => \gcc0.gc0.count_d1_reg[1]\(0),
      I3 => \gc0.count_reg[3]_0\,
      I4 => rd_pntr_plus1(1),
      I5 => \gcc0.gc0.count_d1_reg[1]\(1),
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F440F000F44"
    )
        port map (
      I0 => \ram_full_fb_i_i_2__1_n_0\,
      I1 => addr_ready_reg(0),
      I2 => rst_full_gen_i_9,
      I3 => ram_full_fb_i_reg,
      I4 => ram_empty_fb_i_reg_0,
      I5 => \gc0.count_d1_reg[5]_0\,
      O => ram_full_comb
    );
\ram_full_fb_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[5]\(5),
      I1 => \^gpr1.dout_i_reg[0]\(5),
      I2 => \gcc0.gc0.count_reg[5]\(4),
      I3 => \^gpr1.dout_i_reg[0]\(4),
      I4 => \ram_full_fb_i_i_3__1_n_0\,
      I5 => \ram_full_fb_i_i_4__0_n_0\,
      O => \ram_full_fb_i_i_2__1_n_0\
    );
\ram_full_fb_i_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(2),
      I1 => \gcc0.gc0.count_reg[5]\(2),
      I2 => \^gpr1.dout_i_reg[0]\(3),
      I3 => \gcc0.gc0.count_reg[5]\(3),
      O => \ram_full_fb_i_i_3__1_n_0\
    );
\ram_full_fb_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(1),
      I1 => \gcc0.gc0.count_reg[5]\(1),
      I2 => \^gpr1.dout_i_reg[0]\(0),
      I3 => \gcc0.gc0.count_reg[5]\(0),
      O => \ram_full_fb_i_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_fwft is
  port (
    m_axi_wvalid : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[64]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wready : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_fwft : entity is "rd_fwft";
end axi_vfifo_ctrl_0rd_fwft;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_fwft is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal empty_fwft_i_reg_n_0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__3\ : label is "soft_lutpair93";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__0\ : label is "soft_lutpair92";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of \greg.ram_rd_en_i_i_1\ : label is "soft_lutpair92";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => m_axi_wready,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => p_2_out,
      O => ram_rd_en_i
    );
\empty_fwft_fb_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88EA"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => curr_fwft_state(0),
      I2 => m_axi_wready,
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_i_reg_n_0
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020222020202020"
    )
        port map (
      I0 => m_axi_wvalid_i,
      I1 => ram_full_fb_i_reg,
      I2 => p_2_out,
      I3 => curr_fwft_state(0),
      I4 => m_axi_wready,
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => wr_pntr_plus1_pad(0)
    );
\goreg_bm.dout_i[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => Q(0),
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => curr_fwft_state(0),
      I3 => m_axi_wready,
      O => \goreg_bm.dout_i_reg[64]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => curr_fwft_state(0),
      I2 => m_axi_wready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => p_2_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_[1]\
    );
\greg.ram_rd_en_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => p_2_out,
      O => E(0)
    );
m_axi_wvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i_reg_n_0,
      O => m_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_fwft_1 is
  port (
    empty_fwft_i_12 : out STD_LOGIC;
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_fwft_1 : entity is "rd_fwft";
end axi_vfifo_ctrl_0rd_fwft_1;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_fwft_1 is
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^empty_fwft_i_12\ : STD_LOGIC;
  signal \^empty_fwft_i_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gpregsm1.curr_fwft_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__1\ : label is "soft_lutpair86";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gpr1.dout_i[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__4\ : label is "soft_lutpair87";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of \ram_empty_fb_i_i_6__0\ : label is "soft_lutpair87";
begin
  empty_fwft_i_12 <= \^empty_fwft_i_12\;
  empty_fwft_i_reg_0(1 downto 0) <= \^empty_fwft_i_reg_0\(1 downto 0);
\empty_fwft_fb_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => \^empty_fwft_i_reg_0\(1),
      I2 => m_axi_bvalid,
      I3 => \^empty_fwft_i_reg_0\(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => \^empty_fwft_i_12\
    );
\gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => ram_empty_fb_i_reg_0,
      I1 => \^empty_fwft_i_reg_0\(1),
      I2 => \^empty_fwft_i_reg_0\(0),
      I3 => m_axi_bvalid,
      O => E(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF400000"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => \^empty_fwft_i_reg_0\(0),
      I2 => \^empty_fwft_i_reg_0\(1),
      I3 => ram_empty_fb_i_reg_0,
      I4 => addr_ready_reg(0),
      I5 => ram_full_fb_i_reg,
      O => wr_pntr_plus1_pad(0)
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => ram_empty_fb_i_reg_0,
      I1 => \^empty_fwft_i_reg_0\(1),
      I2 => \^empty_fwft_i_reg_0\(0),
      I3 => m_axi_bvalid,
      O => \gpr1.dout_i_reg[0]\
    );
\gpregsm1.curr_fwft_state[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^empty_fwft_i_reg_0\(1),
      I1 => m_axi_bvalid,
      I2 => \^empty_fwft_i_reg_0\(0),
      O => \gpregsm1.curr_fwft_state[0]_i_1__4_n_0\
    );
\gpregsm1.curr_fwft_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \^empty_fwft_i_reg_0\(1),
      I1 => \^empty_fwft_i_reg_0\(0),
      I2 => m_axi_bvalid,
      I3 => ram_empty_fb_i_reg_0,
      O => \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(0),
      D => \gpregsm1.curr_fwft_state[0]_i_1__4_n_0\,
      Q => \^empty_fwft_i_reg_0\(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(0),
      D => \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\,
      Q => \^empty_fwft_i_reg_0\(1)
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty_fwft_i_12\,
      O => m_axi_bready
    );
\ram_empty_fb_i_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => \^empty_fwft_i_reg_0\(0),
      I2 => \^empty_fwft_i_reg_0\(1),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_fwft_114 is
  port (
    m_axi_arvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_fwft_114 : entity is "rd_fwft";
end axi_vfifo_ctrl_0rd_fwft_114;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_fwft_114 is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal empty_fwft_i_reg_n_0 : STD_LOGIC;
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gpregsm1.curr_fwft_state_reg_n_0_[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__4\ : label is "soft_lutpair0";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[40]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gpr1.dout_i[40]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__1\ : label is "soft_lutpair1";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
\empty_fwft_fb_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88EA"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => curr_fwft_state(0),
      I2 => m_axi_arready,
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_i_reg_n_0
    );
\gc0.count_d1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => \^gc0.count_reg[3]\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF1010EF"
    )
        port map (
      I0 => \^gc0.count_reg[3]\(0),
      I1 => ram_full_fb_i_reg,
      I2 => m_axi_arvalid_i,
      I3 => \gc0.count_d1_reg[0]\(0),
      I4 => \gcc0.gc0.count_reg[0]\(0),
      O => D(0)
    );
\goreg_dm.dout_i[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => Q(0),
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => curr_fwft_state(0),
      I3 => m_axi_arready,
      O => \goreg_dm.dout_i_reg[40]\(0)
    );
\gpr1.dout_i[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => m_axi_arready,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => curr_fwft_state(0),
      I2 => m_axi_arready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_[1]\
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i_reg_n_0,
      O => m_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_fwft_2 is
  port (
    empty_fwft_i_7 : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state_reg : in STD_LOGIC;
    argen_to_tdf_tvalid : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_fwft_2 : entity is "rd_fwft";
end axi_vfifo_ctrl_0rd_fwft_2;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_fwft_2 is
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^empty_fwft_i_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gpregsm1.curr_fwft_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__0\ : label is "soft_lutpair70";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[14]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__3\ : label is "soft_lutpair71";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of \greg.ram_rd_en_i_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ram_empty_fb_i_i_2__0\ : label is "soft_lutpair72";
begin
  empty_fwft_i_reg_0(1 downto 0) <= \^empty_fwft_i_reg_0\(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg_0,
      I1 => curr_state_reg,
      I2 => \^empty_fwft_i_reg_0\(0),
      I3 => \^empty_fwft_i_reg_0\(1),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\
    );
\empty_fwft_fb_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B2A2"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => \^empty_fwft_i_reg_0\(1),
      I2 => \^empty_fwft_i_reg_0\(0),
      I3 => curr_state_reg,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_i_7
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202020202020"
    )
        port map (
      I0 => argen_to_tdf_tvalid,
      I1 => p_2_out,
      I2 => ram_empty_fb_i_reg_0,
      I3 => curr_state_reg,
      I4 => \^empty_fwft_i_reg_0\(0),
      I5 => \^empty_fwft_i_reg_0\(1),
      O => wr_pntr_plus1_pad(0)
    );
\goreg_bm.dout_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^empty_fwft_i_reg_0\(0),
      I1 => curr_state_reg,
      I2 => \^empty_fwft_i_reg_0\(1),
      I3 => Q(0),
      O => \goreg_bm.dout_i_reg[14]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^empty_fwft_i_reg_0\(1),
      I1 => \^empty_fwft_i_reg_0\(0),
      I2 => curr_state_reg,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => curr_state_reg,
      I1 => \^empty_fwft_i_reg_0\(0),
      I2 => \^empty_fwft_i_reg_0\(1),
      I3 => ram_empty_fb_i_reg_0,
      O => \gpregsm1.curr_fwft_state[1]_i_1__3_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => \^empty_fwft_i_reg_0\(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(1),
      D => \gpregsm1.curr_fwft_state[1]_i_1__3_n_0\,
      Q => \^empty_fwft_i_reg_0\(1)
    );
\greg.ram_rd_en_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg_0,
      I1 => curr_state_reg,
      I2 => \^empty_fwft_i_reg_0\(0),
      I3 => \^empty_fwft_i_reg_0\(1),
      O => E(0)
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_fwft_i_reg_0\(0),
      I1 => \^empty_fwft_i_reg_0\(1),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_fwft_91 is
  port (
    curr_state_reg : out STD_LOGIC;
    next_state : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ : out STD_LOGIC;
    \gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pkt_cnt_reg_reg[5]_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[5]\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \goreg_dm.dout_i_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_fwft_91 : entity is "rd_fwft";
end axi_vfifo_ctrl_0rd_fwft_91;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_fwft_91 is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^curr_state_reg\ : STD_LOGIC;
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[0]_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pkt_cnt_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_cnt_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal ram_empty_fb_i_i_7_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \curr_state_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of empty_fwft_fb_i_1 : label is "soft_lutpair14";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__2\ : label is "soft_lutpair13";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of \pkt_cnt_reg[2]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_7 : label is "soft_lutpair15";
begin
  curr_state_reg <= \^curr_state_reg\;
  \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ <= \^gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\;
  \gpregsm1.curr_fwft_state_reg[0]_0\ <= \^gpregsm1.curr_fwft_state_reg[0]_0\;
\curr_state_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0002"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]_0\,
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \^curr_state_reg\,
      I3 => \goreg_dm.dout_i_reg[5]\,
      I4 => curr_state_reg_0,
      O => next_state
    );
empty_fwft_fb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B2A2"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => curr_fwft_state(0),
      I3 => \^gpregsm1.curr_fwft_state_reg[0]_0\,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => \^curr_state_reg\
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \^gpregsm1.curr_fwft_state_reg[0]_0\,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => curr_fwft_state(0),
      I3 => p_2_out,
      O => \gc0.count_reg[0]\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\,
      I1 => \gc0.count_d1_reg[0]\(0),
      I2 => \gcc0.gc0.count_reg[0]\(0),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF4000000000"
    )
        port map (
      I0 => \^gpregsm1.curr_fwft_state_reg[0]_0\,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => curr_fwft_state(0),
      I3 => p_2_out,
      I4 => ram_full_fb_i_reg_0,
      I5 => \gnstage1.q_dly_reg[1][0]\,
      O => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\
    );
\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \^curr_state_reg\,
      I3 => \goreg_dm.dout_i_reg[5]\,
      I4 => \pkt_cnt_reg_reg[5]_0\,
      O => \^gpregsm1.curr_fwft_state_reg[0]_0\
    );
\goreg_dm.dout_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => Q(0),
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => \^gpregsm1.curr_fwft_state_reg[0]_0\,
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => \^gpregsm1.curr_fwft_state_reg[0]_0\,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => \^gpregsm1.curr_fwft_state_reg[0]_0\,
      I3 => p_2_out,
      O => \gpregsm1.curr_fwft_state[1]_i_1__2_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(1),
      D => \gpregsm1.curr_fwft_state[1]_i_1__2_n_0\,
      Q => \gpregsm1.curr_fwft_state_reg_n_0_[1]\
    );
\pkt_cnt_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]_1\(2),
      I1 => \pkt_cnt_reg_reg[5]_1\(1),
      I2 => \pkt_cnt_reg_reg[5]_1\(0),
      I3 => \pkt_cnt_reg[2]_i_2_n_0\,
      I4 => curr_state_reg_0,
      I5 => \goreg_dm.dout_i_reg[6]\(0),
      O => \pkt_cnt_reg_reg[5]\(0)
    );
\pkt_cnt_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => curr_state_reg_0,
      I2 => \gpfs.prog_full_i_reg\,
      O => \pkt_cnt_reg[2]_i_2_n_0\
    );
\pkt_cnt_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]_1\(3),
      I1 => \pkt_cnt_reg[5]_i_2_n_0\,
      I2 => curr_state_reg_0,
      I3 => \goreg_dm.dout_i_reg[6]\(1),
      O => \pkt_cnt_reg_reg[5]\(1)
    );
\pkt_cnt_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]_1\(4),
      I1 => \pkt_cnt_reg_reg[5]_1\(3),
      I2 => \pkt_cnt_reg[5]_i_2_n_0\,
      I3 => curr_state_reg_0,
      I4 => \goreg_dm.dout_i_reg[6]\(2),
      O => \pkt_cnt_reg_reg[5]\(2)
    );
\pkt_cnt_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]_1\(5),
      I1 => \pkt_cnt_reg_reg[5]_1\(4),
      I2 => \pkt_cnt_reg[5]_i_2_n_0\,
      I3 => \pkt_cnt_reg_reg[5]_1\(3),
      I4 => curr_state_reg_0,
      I5 => \goreg_dm.dout_i_reg[6]\(3),
      O => \pkt_cnt_reg_reg[5]\(3)
    );
\pkt_cnt_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000101"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]_1\(1),
      I1 => \pkt_cnt_reg_reg[5]_1\(0),
      I2 => \gpfs.prog_full_i_reg\,
      I3 => curr_state_reg_0,
      I4 => \^curr_state_reg\,
      I5 => \pkt_cnt_reg_reg[5]_1\(2),
      O => \pkt_cnt_reg[5]_i_2_n_0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2000000000000"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]_0\,
      I1 => \goreg_dm.dout_i_reg[5]\,
      I2 => ram_empty_fb_i_i_7_n_0,
      I3 => curr_state_reg_0,
      I4 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I5 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => \gpfs.prog_full_i_reg\,
      O => ram_empty_fb_i_i_7_n_0
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
        port map (
      I0 => p_2_out,
      I1 => curr_fwft_state(0),
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => empty_fwft_i_reg_0,
      I4 => \pkt_cnt_reg_reg[5]_0\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_fwft_98 is
  port (
    m_axi_awvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awready : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_fwft_98 : entity is "rd_fwft";
end axi_vfifo_ctrl_0rd_fwft_98;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_fwft_98 is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gpregsm1.curr_fwft_state_reg_n_0_[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__2\ : label is "soft_lutpair6";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[40]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gpr1.dout_i[40]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair7";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
\empty_fwft_fb_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88EA"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => curr_fwft_state(0),
      I2 => m_axi_awready,
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => \^gc0.count_reg[3]\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF1010EF"
    )
        port map (
      I0 => \^gc0.count_reg[3]\(0),
      I1 => ram_full_fb_i_reg,
      I2 => m_axi_awvalid_i,
      I3 => \gc0.count_d1_reg[0]\(0),
      I4 => \gcc0.gc0.count_reg[0]\(0),
      O => D(0)
    );
\goreg_dm.dout_i[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => Q(0),
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => curr_fwft_state(0),
      I3 => m_axi_awready,
      O => \goreg_dm.dout_i_reg[40]\(0)
    );
\gpr1.dout_i[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => m_axi_awready,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => curr_fwft_state(0),
      I2 => m_axi_awready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_[1]\
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_status_flags_ss is
  port (
    p_2_out : out STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_status_flags_ss : entity is "rd_status_flags_ss";
end axi_vfifo_ctrl_0rd_status_flags_ss;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_status_flags_ss is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg,
      PRE => Q(0),
      Q => p_2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_status_flags_ss_115 is
  port (
    p_2_out : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_status_flags_ss_115 : entity is "rd_status_flags_ss";
end axi_vfifo_ctrl_0rd_status_flags_ss_115;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_status_flags_ss_115 is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => Q(0),
      Q => p_2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_status_flags_ss_99 is
  port (
    p_2_out : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_status_flags_ss_99 : entity is "rd_status_flags_ss";
end axi_vfifo_ctrl_0rd_status_flags_ss_99;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_status_flags_ss_99 is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => Q(0),
      Q => p_2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized2\ is
  port (
    p_2_out : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized2\ : entity is "rd_status_flags_ss";
end \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized2\ is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => Q(0),
      Q => p_2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0reset_blk_ramfifo is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end axi_vfifo_ctrl_0reset_blk_ramfifo;

architecture STRUCTURE of axi_vfifo_ctrl_0reset_blk_ramfifo is
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d1,
      PRE => '1',
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d2,
      PRE => '1',
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_rd_reg1,
      PRE => '1',
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_wr_reg1,
      PRE => '1',
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0reset_blk_ramfifo_104 is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0reset_blk_ramfifo_104 : entity is "reset_blk_ramfifo";
end axi_vfifo_ctrl_0reset_blk_ramfifo_104;

architecture STRUCTURE of axi_vfifo_ctrl_0reset_blk_ramfifo_104 is
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d1,
      PRE => '1',
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d2,
      PRE => '1',
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_rd_reg1,
      PRE => '1',
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_wr_reg1,
      PRE => '1',
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0reset_blk_ramfifo_90 is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0reset_blk_ramfifo_90 : entity is "reset_blk_ramfifo";
end axi_vfifo_ctrl_0reset_blk_ramfifo_90;

architecture STRUCTURE of axi_vfifo_ctrl_0reset_blk_ramfifo_90 is
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d1,
      PRE => '1',
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d2,
      PRE => '1',
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_rd_reg1,
      PRE => '1',
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_wr_reg1,
      PRE => '1',
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0reset_blk_ramfifo_92 is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0reset_blk_ramfifo_92 : entity is "reset_blk_ramfifo";
end axi_vfifo_ctrl_0reset_blk_ramfifo_92;

architecture STRUCTURE of axi_vfifo_ctrl_0reset_blk_ramfifo_92 is
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d1,
      PRE => '1',
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d2,
      PRE => '1',
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_rd_reg1,
      PRE => '1',
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_wr_reg1,
      PRE => '1',
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0\ is
  port (
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0\ is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "false";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "false";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "false";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "false";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "false";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
  rst_full_gen_i <= rst_d3;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      PRE => Q(0),
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d2,
      PRE => Q(0),
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \gc0.count_reg[1]\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \gc0.count_reg[1]\(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => Q(0),
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => Q(0),
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0_109\ is
  port (
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0_109\ : entity is "reset_blk_ramfifo";
end \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0_109\;

architecture STRUCTURE of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0_109\ is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "false";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "false";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "false";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "false";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "false";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
  rst_full_gen_i <= rst_d3;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      PRE => Q(0),
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d2,
      PRE => Q(0),
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0\,
      Q => \gc0.count_d1_reg[3]\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0\,
      Q => \gc0.count_d1_reg[3]\(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => Q(0),
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => Q(0),
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized1\ is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized1\ : entity is "reset_blk_ramfifo";
end \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized1\ is
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d1,
      PRE => '1',
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d2,
      PRE => '1',
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_rd_reg1,
      PRE => '1',
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_wr_reg1,
      PRE => '1',
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized2\ is
  port (
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized2\ : entity is "reset_blk_ramfifo";
end \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized2\ is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "false";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "false";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "false";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "false";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "false";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
  rst_full_gen_i <= rst_d3;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      PRE => Q(0),
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d2,
      PRE => Q(0),
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\,
      Q => \gc0.count_d1_reg[8]\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\,
      Q => \gc0.count_d1_reg[8]\(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => Q(0),
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => Q(0),
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized3\ is
  port (
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized3\ : entity is "reset_blk_ramfifo";
end \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized3\ is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "false";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "false";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "false";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "false";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "false";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
  rst_full_gen_i <= rst_d3;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      PRE => Q(0),
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d2,
      PRE => Q(0),
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0\,
      Q => \gc0.count_reg[1]\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0\,
      Q => \gc0.count_reg[1]\(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => Q(0),
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => Q(0),
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized4\ is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized4\ : entity is "reset_blk_ramfifo";
end \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized4\;

architecture STRUCTURE of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized4\ is
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d1,
      PRE => '1',
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d2,
      PRE => '1',
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_rd_reg1,
      PRE => '1',
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_wr_reg1,
      PRE => '1',
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized5\ is
  port (
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i_4 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gc0.count_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized5\ : entity is "reset_blk_ramfifo";
end \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized5\;

architecture STRUCTURE of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized5\ is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "false";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "false";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "false";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "false";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "false";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
  rst_full_gen_i_4 <= rst_d3;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      PRE => Q(0),
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d2,
      PRE => Q(0),
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0\,
      Q => \gc0.count_reg[1]\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0\,
      Q => \gc0.count_reg[1]\(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => Q(0),
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => Q(0),
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0\,
      Q => AR(0)
    );
\ram_full_fb_i_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst_d3,
      I1 => p_2_out,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized6\ is
  port (
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i_9 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized6\ : entity is "reset_blk_ramfifo";
end \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized6\;

architecture STRUCTURE of \axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized6\ is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "false";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "false";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "false";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "false";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "false";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
  rst_full_gen_i_9 <= rst_d3;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      PRE => Q(0),
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d2,
      PRE => Q(0),
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0\,
      Q => \gc0.count_reg[1]\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0\,
      Q => \gc0.count_reg[1]\(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => Q(0),
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => Q(0),
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rom__parameterized0\ is
  port (
    CHANNEL_DEPTH : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rom__parameterized0\ : entity is "rom";
end \axi_vfifo_ctrl_0rom__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rom__parameterized0\ is
begin
\greg_out.QSPO_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => CHANNEL_DEPTH(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rom__parameterized3\ is
  port (
    QSPO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rom__parameterized3\ : entity is "rom";
end \axi_vfifo_ctrl_0rom__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rom__parameterized3\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => QSPO(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rom__parameterized4\ is
  port (
    pf_thresh_dly_reg_r : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rom__parameterized4\ : entity is "rom";
end \axi_vfifo_ctrl_0rom__parameterized4\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rom__parameterized4\ is
begin
\greg_out.QSPO_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => pf_thresh_dly_reg_r,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rom__parameterized9\ is
  port (
    QSPO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rom__parameterized9\ : entity is "rom";
end \axi_vfifo_ctrl_0rom__parameterized9\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rom__parameterized9\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => QSPO(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0sdpram_top is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[97]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    CONV_INTEGER : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    pntr_rchd_end_addr1 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0sdpram_top : entity is "sdpram_top";
end axi_vfifo_ctrl_0sdpram_top;

architecture STRUCTURE of axi_vfifo_ctrl_0sdpram_top is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfwd_mode.storage_data1[97]_i_2_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_11_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_12_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_13_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_14_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_15_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_16_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_20_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_21_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_22_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_23_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_25_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_26_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_27_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_28_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_29_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_4_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_5_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_6_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_7_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_8_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[98]_i_9_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_10_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_10_n_1\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_10_n_2\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_10_n_3\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_19_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_19_n_1\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_19_n_2\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_19_n_3\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_2_n_2\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_2_n_3\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_3_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_3_n_1\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_3_n_2\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_3_n_3\ : STD_LOGIC;
  signal \^gstage1.q_dly_reg[1]\ : STD_LOGIC;
  signal ram_init_done_i_i_1_n_0 : STD_LOGIC;
  signal rom_rd_addr_i : STD_LOGIC;
  signal rom_rd_addr_int : STD_LOGIC;
  signal \NLW_gfwd_mode.storage_data1_reg[98]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gfwd_mode.storage_data1_reg[98]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gfwd_mode.storage_data1_reg[98]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gfwd_mode.storage_data1_reg[98]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gfwd_mode.storage_data1_reg[98]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_roll_over_dly_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of ram_init_done_i_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of ram_reg_0_1_24_29_i_7 : label is "soft_lutpair50";
begin
  CO(0) <= \^co\(0);
  \gstage1.q_dly_reg[1]\ <= \^gstage1.q_dly_reg[1]\;
\gfwd_mode.storage_data1[97]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => D(7),
      I1 => D(9),
      I2 => D(6),
      I3 => \gfwd_mode.storage_data1[97]_i_2_n_0\,
      O => \gfwd_mode.storage_data1_reg[97]\(0)
    );
\gfwd_mode.storage_data1[97]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => D(2),
      I1 => D(8),
      I2 => D(5),
      I3 => D(3),
      I4 => D(1),
      I5 => D(4),
      O => \gfwd_mode.storage_data1[97]_i_2_n_0\
    );
\gfwd_mode.storage_data1[98]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => D(24),
      I1 => pntr_rchd_end_addr1(3),
      I2 => D(23),
      I3 => pntr_rchd_end_addr1(2),
      O => \gfwd_mode.storage_data1[98]_i_11_n_0\
    );
\gfwd_mode.storage_data1[98]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => D(22),
      I1 => pntr_rchd_end_addr1(1),
      I2 => D(21),
      I3 => pntr_rchd_end_addr1(0),
      O => \gfwd_mode.storage_data1[98]_i_12_n_0\
    );
\gfwd_mode.storage_data1[98]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pntr_rchd_end_addr1(3),
      I1 => D(24),
      I2 => D(23),
      I3 => pntr_rchd_end_addr1(2),
      O => \gfwd_mode.storage_data1[98]_i_13_n_0\
    );
\gfwd_mode.storage_data1[98]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pntr_rchd_end_addr1(1),
      I1 => D(22),
      I2 => D(21),
      I3 => pntr_rchd_end_addr1(0),
      O => \gfwd_mode.storage_data1[98]_i_14_n_0\
    );
\gfwd_mode.storage_data1[98]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(20),
      I1 => D(19),
      O => \gfwd_mode.storage_data1[98]_i_15_n_0\
    );
\gfwd_mode.storage_data1[98]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(18),
      I1 => D(17),
      O => \gfwd_mode.storage_data1[98]_i_16_n_0\
    );
\gfwd_mode.storage_data1[98]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(16),
      I1 => D(15),
      O => \gfwd_mode.storage_data1[98]_i_20_n_0\
    );
\gfwd_mode.storage_data1[98]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(14),
      I1 => D(13),
      O => \gfwd_mode.storage_data1[98]_i_21_n_0\
    );
\gfwd_mode.storage_data1[98]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(12),
      I1 => D(11),
      O => \gfwd_mode.storage_data1[98]_i_22_n_0\
    );
\gfwd_mode.storage_data1[98]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(10),
      I1 => D(9),
      O => \gfwd_mode.storage_data1[98]_i_23_n_0\
    );
\gfwd_mode.storage_data1[98]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(2),
      I1 => D(1),
      O => \gfwd_mode.storage_data1[98]_i_25_n_0\
    );
\gfwd_mode.storage_data1[98]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(8),
      I1 => D(7),
      O => \gfwd_mode.storage_data1[98]_i_26_n_0\
    );
\gfwd_mode.storage_data1[98]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(6),
      I1 => D(5),
      O => \gfwd_mode.storage_data1[98]_i_27_n_0\
    );
\gfwd_mode.storage_data1[98]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(4),
      I1 => D(3),
      O => \gfwd_mode.storage_data1[98]_i_28_n_0\
    );
\gfwd_mode.storage_data1[98]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D(2),
      I1 => D(1),
      O => \gfwd_mode.storage_data1[98]_i_29_n_0\
    );
\gfwd_mode.storage_data1[98]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \^gstage1.q_dly_reg[1]\,
      I2 => rom_rd_addr_i,
      O => CONV_INTEGER(0)
    );
\gfwd_mode.storage_data1[98]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => \^gstage1.q_dly_reg[1]\,
      I2 => D(0),
      O => S(0)
    );
\gfwd_mode.storage_data1[98]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => pntr_rchd_end_addr1(8),
      I1 => D(29),
      I2 => pntr_rchd_end_addr1(9),
      O => \gfwd_mode.storage_data1[98]_i_4_n_0\
    );
\gfwd_mode.storage_data1[98]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => D(28),
      I1 => pntr_rchd_end_addr1(7),
      I2 => D(27),
      I3 => pntr_rchd_end_addr1(6),
      O => \gfwd_mode.storage_data1[98]_i_5_n_0\
    );
\gfwd_mode.storage_data1[98]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => D(26),
      I1 => pntr_rchd_end_addr1(5),
      I2 => D(25),
      I3 => pntr_rchd_end_addr1(4),
      O => \gfwd_mode.storage_data1[98]_i_6_n_0\
    );
\gfwd_mode.storage_data1[98]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => pntr_rchd_end_addr1(9),
      I1 => pntr_rchd_end_addr1(8),
      I2 => D(29),
      O => \gfwd_mode.storage_data1[98]_i_7_n_0\
    );
\gfwd_mode.storage_data1[98]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pntr_rchd_end_addr1(7),
      I1 => D(28),
      I2 => D(27),
      I3 => pntr_rchd_end_addr1(6),
      O => \gfwd_mode.storage_data1[98]_i_8_n_0\
    );
\gfwd_mode.storage_data1[98]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pntr_rchd_end_addr1(5),
      I1 => D(26),
      I2 => D(25),
      I3 => pntr_rchd_end_addr1(4),
      O => \gfwd_mode.storage_data1[98]_i_9_n_0\
    );
\gfwd_mode.storage_data1_reg[98]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \gfwd_mode.storage_data1_reg[98]_i_19_n_0\,
      CO(3) => \gfwd_mode.storage_data1_reg[98]_i_10_n_0\,
      CO(2) => \gfwd_mode.storage_data1_reg[98]_i_10_n_1\,
      CO(1) => \gfwd_mode.storage_data1_reg[98]_i_10_n_2\,
      CO(0) => \gfwd_mode.storage_data1_reg[98]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gfwd_mode.storage_data1_reg[98]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \gfwd_mode.storage_data1[98]_i_20_n_0\,
      S(2) => \gfwd_mode.storage_data1[98]_i_21_n_0\,
      S(1) => \gfwd_mode.storage_data1[98]_i_22_n_0\,
      S(0) => \gfwd_mode.storage_data1[98]_i_23_n_0\
    );
\gfwd_mode.storage_data1_reg[98]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gfwd_mode.storage_data1_reg[98]_i_19_n_0\,
      CO(2) => \gfwd_mode.storage_data1_reg[98]_i_19_n_1\,
      CO(1) => \gfwd_mode.storage_data1_reg[98]_i_19_n_2\,
      CO(0) => \gfwd_mode.storage_data1_reg[98]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gfwd_mode.storage_data1[98]_i_25_n_0\,
      O(3 downto 0) => \NLW_gfwd_mode.storage_data1_reg[98]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \gfwd_mode.storage_data1[98]_i_26_n_0\,
      S(2) => \gfwd_mode.storage_data1[98]_i_27_n_0\,
      S(1) => \gfwd_mode.storage_data1[98]_i_28_n_0\,
      S(0) => \gfwd_mode.storage_data1[98]_i_29_n_0\
    );
\gfwd_mode.storage_data1_reg[98]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gfwd_mode.storage_data1_reg[98]_i_3_n_0\,
      CO(3) => \NLW_gfwd_mode.storage_data1_reg[98]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \gfwd_mode.storage_data1_reg[98]_i_2_n_2\,
      CO(0) => \gfwd_mode.storage_data1_reg[98]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gfwd_mode.storage_data1[98]_i_4_n_0\,
      DI(1) => \gfwd_mode.storage_data1[98]_i_5_n_0\,
      DI(0) => \gfwd_mode.storage_data1[98]_i_6_n_0\,
      O(3 downto 0) => \NLW_gfwd_mode.storage_data1_reg[98]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1[98]_i_7_n_0\,
      S(1) => \gfwd_mode.storage_data1[98]_i_8_n_0\,
      S(0) => \gfwd_mode.storage_data1[98]_i_9_n_0\
    );
\gfwd_mode.storage_data1_reg[98]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gfwd_mode.storage_data1_reg[98]_i_10_n_0\,
      CO(3) => \gfwd_mode.storage_data1_reg[98]_i_3_n_0\,
      CO(2) => \gfwd_mode.storage_data1_reg[98]_i_3_n_1\,
      CO(1) => \gfwd_mode.storage_data1_reg[98]_i_3_n_2\,
      CO(0) => \gfwd_mode.storage_data1_reg[98]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \gfwd_mode.storage_data1[98]_i_11_n_0\,
      DI(2) => \gfwd_mode.storage_data1[98]_i_12_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gfwd_mode.storage_data1_reg[98]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gfwd_mode.storage_data1[98]_i_13_n_0\,
      S(2) => \gfwd_mode.storage_data1[98]_i_14_n_0\,
      S(1) => \gfwd_mode.storage_data1[98]_i_15_n_0\,
      S(0) => \gfwd_mode.storage_data1[98]_i_16_n_0\
    );
\gin_reg.wr_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(12),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(13),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(22),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(23),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(10)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(23),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(24),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(11)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(24),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(25),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(12)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(13),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(14),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(14),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(15),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(15),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(16),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(16),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(17),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(17),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(18),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(18),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(19),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(19),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(20),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(20),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(21),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(21),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => rom_rd_addr_int,
      I4 => D(22),
      O => \gin_reg.wr_pntr_pf_dly_reg[12]\(9)
    );
\gin_reg.wr_pntr_roll_over_dly_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\init_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => rom_rd_addr_i,
      R => Q(0)
    );
ram_init_done_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => Q(0),
      O => ram_init_done_i_i_1_n_0
    );
ram_init_done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_init_done_i_i_1_n_0,
      Q => \^gstage1.q_dly_reg[1]\,
      R => '0'
    );
\ram_reg_0_1_0_5_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(1),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(0),
      O => WR_DATA(0)
    );
\ram_reg_0_1_0_5_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(3),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(2),
      O => WR_DATA(2)
    );
\ram_reg_0_1_0_5_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(2),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(1),
      O => WR_DATA(1)
    );
ram_reg_0_1_0_5_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \^gstage1.q_dly_reg[1]\,
      I2 => rom_rd_addr_i,
      O => \gstage1.q_dly_reg[1]_0\(0)
    );
ram_reg_0_1_12_17_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(11),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(10),
      O => WR_DATA(10)
    );
ram_reg_0_1_12_17_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(10),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(9),
      O => WR_DATA(9)
    );
ram_reg_0_1_12_17_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(13),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(12),
      O => WR_DATA(12)
    );
ram_reg_0_1_12_17_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(12),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(11),
      O => WR_DATA(11)
    );
ram_reg_0_1_12_17_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(15),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(14),
      O => WR_DATA(14)
    );
ram_reg_0_1_12_17_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(14),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(13),
      O => WR_DATA(13)
    );
ram_reg_0_1_18_23_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(17),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(16),
      O => WR_DATA(16)
    );
ram_reg_0_1_18_23_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(16),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(15),
      O => WR_DATA(15)
    );
ram_reg_0_1_18_23_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(19),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(18),
      O => WR_DATA(18)
    );
ram_reg_0_1_18_23_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(18),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(17),
      O => WR_DATA(17)
    );
ram_reg_0_1_18_23_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(21),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(20),
      O => WR_DATA(20)
    );
ram_reg_0_1_18_23_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(20),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(19),
      O => WR_DATA(19)
    );
ram_reg_0_1_24_29_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(23),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(22),
      O => WR_DATA(22)
    );
ram_reg_0_1_24_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(21),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \^co\(0),
      I3 => D(22),
      I4 => \^gstage1.q_dly_reg[1]\,
      I5 => rom_rd_addr_int,
      O => WR_DATA(21)
    );
ram_reg_0_1_24_29_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(25),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(24),
      O => WR_DATA(24)
    );
ram_reg_0_1_24_29_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(24),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(23),
      O => WR_DATA(23)
    );
ram_reg_0_1_24_29_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(27),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(26),
      O => WR_DATA(26)
    );
ram_reg_0_1_24_29_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(26),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(25),
      O => WR_DATA(25)
    );
ram_reg_0_1_24_29_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \^gstage1.q_dly_reg[1]\,
      I2 => rom_rd_addr_i,
      O => rom_rd_addr_int
    );
ram_reg_0_1_30_31_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(28),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(27),
      O => WR_DATA(27)
    );
\ram_reg_0_1_6_11_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(5),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(4),
      O => WR_DATA(4)
    );
\ram_reg_0_1_6_11_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(4),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(3),
      O => WR_DATA(3)
    );
\ram_reg_0_1_6_11_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(7),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(6),
      O => WR_DATA(6)
    );
\ram_reg_0_1_6_11_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(6),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(5),
      O => WR_DATA(5)
    );
\ram_reg_0_1_6_11_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(9),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(8),
      O => WR_DATA(8)
    );
\ram_reg_0_1_6_11_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gstage1.q_dly_reg[1]\,
      I1 => D(8),
      I2 => \^co\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]\(7),
      O => WR_DATA(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0sdpram_top_64 is
  port (
    \gin_reg.rd_pntr_pf_dly_reg[0]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    CONV_INTEGER : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_12 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    pntr_rchd_end_addr1 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0sdpram_top_64 : entity is "sdpram_top";
end axi_vfifo_ctrl_0sdpram_top_64;

architecture STRUCTURE of axi_vfifo_ctrl_0sdpram_top_64 is
  signal \^gin_reg.rd_pntr_pf_dly_reg[0]\ : STD_LOGIC;
  signal \ram_init_done_i_i_1__0_n_0\ : STD_LOGIC;
  signal rom_rd_addr_i : STD_LOGIC;
  signal rom_rd_addr_int : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_roll_over_dly_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ram_init_done_i_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ram_reg_0_1_24_29_i_7__0\ : label is "soft_lutpair46";
begin
  \gin_reg.rd_pntr_pf_dly_reg[0]\ <= \^gin_reg.rd_pntr_pf_dly_reg[0]\;
\gin_reg.rd_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(12),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(12),
      O => D(12)
    );
\gin_reg.rd_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(22),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(22),
      O => D(22)
    );
\gin_reg.rd_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(23),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(23),
      O => D(23)
    );
\gin_reg.rd_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(24),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(24),
      O => D(24)
    );
\gin_reg.rd_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(13),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(13),
      O => D(13)
    );
\gin_reg.rd_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(14),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(14),
      O => D(14)
    );
\gin_reg.rd_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(15),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(15),
      O => D(15)
    );
\gin_reg.rd_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(16),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(16),
      O => D(16)
    );
\gin_reg.rd_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(17),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(17),
      O => D(17)
    );
\gin_reg.rd_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(18),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(18),
      O => D(18)
    );
\gin_reg.rd_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(19),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(19),
      O => D(19)
    );
\gin_reg.rd_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(20),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(20),
      O => D(20)
    );
\gin_reg.rd_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(21),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => rom_rd_addr_int,
      I4 => \gfwd_mode.storage_data1_reg[0]_2\(21),
      O => D(21)
    );
\gin_reg.wr_pntr_roll_over_dly_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => pntr_roll_over_reg_12,
      O => pntr_roll_over
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(7),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(7),
      O => D(7)
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(8),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(8),
      O => D(8)
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(9),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(9),
      O => D(9)
    );
\gstage1.q_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(10),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(10),
      O => D(10)
    );
\gstage1.q_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(11),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(11),
      O => D(11)
    );
\gstage1.q_dly[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(25),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(25),
      O => D(25)
    );
\gstage1.q_dly[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(26),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(26),
      O => D(26)
    );
\gstage1.q_dly[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(27),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(27),
      O => D(27)
    );
\gstage1.q_dly[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(28),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(28),
      O => D(28)
    );
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      O => D(0)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(1),
      O => D(1)
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(2),
      O => D(2)
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(3),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(3),
      O => D(3)
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(4),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(4),
      O => D(4)
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(5),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(5),
      O => D(5)
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(6),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(6),
      O => D(6)
    );
\init_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => rom_rd_addr_i,
      R => Q(0)
    );
\ram_init_done_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => Q(0),
      O => \ram_init_done_i_i_1__0_n_0\
    );
ram_init_done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ram_init_done_i_i_1__0_n_0\,
      Q => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      R => '0'
    );
ram_reg_0_1_0_0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pntr_rchd_end_addr1(1),
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(23),
      I2 => \gfwd_mode.storage_data1_reg[0]_2\(22),
      I3 => pntr_rchd_end_addr1(0),
      O => S(0)
    );
ram_reg_0_1_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\,
      I1 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I2 => rom_rd_addr_i,
      O => \gin_reg.rd_pntr_pf_dly_reg[0]_0\(0)
    );
ram_reg_0_1_0_0_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\,
      I1 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I2 => rom_rd_addr_i,
      O => CONV_INTEGER(0)
    );
ram_reg_0_1_0_0_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I2 => \gfwd_mode.storage_data1_reg[0]\,
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
ram_reg_0_1_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => pntr_rchd_end_addr1(2),
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(28),
      I2 => pntr_rchd_end_addr1(3),
      O => DI(0)
    );
\ram_reg_0_1_0_0_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => pntr_rchd_end_addr1(3),
      I1 => pntr_rchd_end_addr1(2),
      I2 => \gfwd_mode.storage_data1_reg[0]_2\(28),
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\ram_reg_0_1_0_5_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      O => \gstage1.q_dly_reg[31]\(0)
    );
\ram_reg_0_1_0_5_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(2),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      O => \gstage1.q_dly_reg[31]\(2)
    );
\ram_reg_0_1_0_5_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(1),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      O => \gstage1.q_dly_reg[31]\(1)
    );
\ram_reg_0_1_12_17_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(10),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(10),
      O => \gstage1.q_dly_reg[31]\(10)
    );
\ram_reg_0_1_12_17_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(9),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(9),
      O => \gstage1.q_dly_reg[31]\(9)
    );
\ram_reg_0_1_12_17_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(12),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(12),
      O => \gstage1.q_dly_reg[31]\(12)
    );
\ram_reg_0_1_12_17_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(11),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(11),
      O => \gstage1.q_dly_reg[31]\(11)
    );
\ram_reg_0_1_12_17_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(14),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(14),
      O => \gstage1.q_dly_reg[31]\(14)
    );
\ram_reg_0_1_12_17_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(13),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(13),
      O => \gstage1.q_dly_reg[31]\(13)
    );
\ram_reg_0_1_18_23_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(16),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(16),
      O => \gstage1.q_dly_reg[31]\(16)
    );
\ram_reg_0_1_18_23_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(15),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(15),
      O => \gstage1.q_dly_reg[31]\(15)
    );
\ram_reg_0_1_18_23_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(18),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(18),
      O => \gstage1.q_dly_reg[31]\(18)
    );
\ram_reg_0_1_18_23_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(17),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(17),
      O => \gstage1.q_dly_reg[31]\(17)
    );
\ram_reg_0_1_18_23_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(20),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(20),
      O => \gstage1.q_dly_reg[31]\(20)
    );
\ram_reg_0_1_18_23_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(19),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(19),
      O => \gstage1.q_dly_reg[31]\(19)
    );
\ram_reg_0_1_24_29_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(22),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(22),
      O => \gstage1.q_dly_reg[31]\(22)
    );
\ram_reg_0_1_24_29_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(21),
      I1 => \gfwd_mode.m_valid_i_reg\,
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(21),
      I4 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I5 => rom_rd_addr_int,
      O => \gstage1.q_dly_reg[31]\(21)
    );
\ram_reg_0_1_24_29_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(24),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(24),
      O => \gstage1.q_dly_reg[31]\(24)
    );
\ram_reg_0_1_24_29_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(23),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(23),
      O => \gstage1.q_dly_reg[31]\(23)
    );
\ram_reg_0_1_24_29_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(26),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(26),
      O => \gstage1.q_dly_reg[31]\(26)
    );
\ram_reg_0_1_24_29_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(25),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(25),
      O => \gstage1.q_dly_reg[31]\(25)
    );
\ram_reg_0_1_24_29_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\,
      I1 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I2 => rom_rd_addr_i,
      O => rom_rd_addr_int
    );
\ram_reg_0_1_30_31_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(27),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(27),
      O => \gstage1.q_dly_reg[31]\(27)
    );
\ram_reg_0_1_6_11_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(4),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(4),
      O => \gstage1.q_dly_reg[31]\(4)
    );
\ram_reg_0_1_6_11_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(3),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(3),
      O => \gstage1.q_dly_reg[31]\(3)
    );
\ram_reg_0_1_6_11_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(6),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(6),
      O => \gstage1.q_dly_reg[31]\(6)
    );
\ram_reg_0_1_6_11_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(5),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(5),
      O => \gstage1.q_dly_reg[31]\(5)
    );
\ram_reg_0_1_6_11_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(8),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(8),
      O => \gstage1.q_dly_reg[31]\(8)
    );
\ram_reg_0_1_6_11_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_2\(7),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_mode.m_valid_i_reg\,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(7),
      O => \gstage1.q_dly_reg[31]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0sdpram_top__parameterized0\ is
  port (
    \gfwd_mode.storage_data1_reg[28]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CONV_INTEGER : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    pntr_rchd_end_addr1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_13 : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0sdpram_top__parameterized0\ : entity is "sdpram_top";
end \axi_vfifo_ctrl_0sdpram_top__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0sdpram_top__parameterized0\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gfwd_mode.storage_data1_reg[28]\ : STD_LOGIC;
  signal \ram_init_done_i_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_18__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_19_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_20_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__0_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_8_n_3 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_9_n_0 : STD_LOGIC;
  signal rom_rd_addr_i : STD_LOGIC;
  signal rom_rd_addr_int : STD_LOGIC;
  signal \NLW_ram_reg_0_1_0_0_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_1_0_0_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_1_0_0_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_0_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[6]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_roll_over_dly_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ram_init_done_i_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of ram_reg_0_1_12_15_i_6 : label is "soft_lutpair68";
begin
  CO(0) <= \^co\(0);
  \gfwd_mode.storage_data1_reg[28]\ <= \^gfwd_mode.storage_data1_reg[28]\;
\gin_reg.wr_pntr_pf_dly[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      O => D(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(10),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(10),
      O => D(10)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(11),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(11),
      O => D(11)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(12),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(12),
      O => D(12)
    );
\gin_reg.wr_pntr_pf_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(13),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(13),
      O => D(13)
    );
\gin_reg.wr_pntr_pf_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(14),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(14),
      O => D(14)
    );
\gin_reg.wr_pntr_pf_dly[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => p_0_in0_out(15),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => rom_rd_addr_int,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(15),
      O => D(15)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      O => D(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      O => D(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      O => D(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(4),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(4),
      O => D(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(5),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(5),
      O => D(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(6),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(6),
      O => D(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(7),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(7),
      O => D(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(8),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(8),
      O => D(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => p_0_in0_out(9),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(9),
      O => D(9)
    );
\gin_reg.wr_pntr_roll_over_dly_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => pntr_roll_over_reg_13,
      O => pntr_roll_over
    );
\init_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => rom_rd_addr_i,
      R => Q(0)
    );
\ram_init_done_i_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => Q(0),
      O => \ram_init_done_i_i_1__1_n_0\
    );
ram_init_done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ram_init_done_i_i_1__1_n_0\,
      Q => \^gfwd_mode.storage_data1_reg[28]\,
      R => '0'
    );
\ram_reg_0_1_0_0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(13),
      I1 => pntr_rchd_end_addr1(1),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(12),
      I3 => pntr_rchd_end_addr1(0),
      O => \ram_reg_0_1_0_0_i_10__0_n_0\
    );
\ram_reg_0_1_0_0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pntr_rchd_end_addr1(3),
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(15),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(14),
      I3 => pntr_rchd_end_addr1(2),
      O => \ram_reg_0_1_0_0_i_11__0_n_0\
    );
\ram_reg_0_1_0_0_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pntr_rchd_end_addr1(1),
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(13),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(12),
      I3 => pntr_rchd_end_addr1(0),
      O => \ram_reg_0_1_0_0_i_12__0_n_0\
    );
\ram_reg_0_1_0_0_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(11),
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(10),
      O => \ram_reg_0_1_0_0_i_13__0_n_0\
    );
\ram_reg_0_1_0_0_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(9),
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(8),
      O => \ram_reg_0_1_0_0_i_14__0_n_0\
    );
\ram_reg_0_1_0_0_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      O => \ram_reg_0_1_0_0_i_16__0_n_0\
    );
\ram_reg_0_1_0_0_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(7),
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(6),
      O => \ram_reg_0_1_0_0_i_17__0_n_0\
    );
\ram_reg_0_1_0_0_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(5),
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(4),
      O => \ram_reg_0_1_0_0_i_18__0_n_0\
    );
ram_reg_0_1_0_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      O => ram_reg_0_1_0_0_i_19_n_0
    );
ram_reg_0_1_0_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      O => ram_reg_0_1_0_0_i_20_n_0
    );
\ram_reg_0_1_0_0_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => \^gfwd_mode.storage_data1_reg[28]\,
      I2 => rom_rd_addr_i,
      O => CONV_INTEGER(0)
    );
\ram_reg_0_1_0_0_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => \^gfwd_mode.storage_data1_reg[28]\,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      O => \gin_reg.wr_pntr_pf_dly_reg[14]\(0)
    );
\ram_reg_0_1_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => \^gfwd_mode.storage_data1_reg[28]\,
      I2 => rom_rd_addr_i,
      O => wr_addr_int(0)
    );
\ram_reg_0_1_0_0_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_0_i_5__0_n_0\,
      CO(3 downto 1) => \NLW_ram_reg_0_1_0_0_i_4__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pntr_rchd_end_addr1(4),
      O(3 downto 0) => \NLW_ram_reg_0_1_0_0_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\ram_reg_0_1_0_0_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_0_i_8_n_0,
      CO(3) => \ram_reg_0_1_0_0_i_5__0_n_0\,
      CO(2) => \ram_reg_0_1_0_0_i_5__0_n_1\,
      CO(1) => \ram_reg_0_1_0_0_i_5__0_n_2\,
      CO(0) => \ram_reg_0_1_0_0_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => ram_reg_0_1_0_0_i_9_n_0,
      DI(2) => \ram_reg_0_1_0_0_i_10__0_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_ram_reg_0_1_0_0_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_0_1_0_0_i_11__0_n_0\,
      S(2) => \ram_reg_0_1_0_0_i_12__0_n_0\,
      S(1) => \ram_reg_0_1_0_0_i_13__0_n_0\,
      S(0) => \ram_reg_0_1_0_0_i_14__0_n_0\
    );
ram_reg_0_1_0_0_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_0_i_8_n_0,
      CO(2) => ram_reg_0_1_0_0_i_8_n_1,
      CO(1) => ram_reg_0_1_0_0_i_8_n_2,
      CO(0) => ram_reg_0_1_0_0_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_1_0_0_i_16__0_n_0\,
      O(3 downto 0) => NLW_ram_reg_0_1_0_0_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => \ram_reg_0_1_0_0_i_17__0_n_0\,
      S(2) => \ram_reg_0_1_0_0_i_18__0_n_0\,
      S(1) => ram_reg_0_1_0_0_i_19_n_0,
      S(0) => ram_reg_0_1_0_0_i_20_n_0
    );
ram_reg_0_1_0_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(15),
      I1 => pntr_rchd_end_addr1(3),
      I2 => \gfwd_mode.storage_data1_reg[0]_0\(14),
      I3 => pntr_rchd_end_addr1(2),
      O => ram_reg_0_1_0_0_i_9_n_0
    );
\ram_reg_0_1_0_5_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(1),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(1)
    );
\ram_reg_0_1_0_5_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(0),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(0)
    );
\ram_reg_0_1_0_5_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(3),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(3)
    );
\ram_reg_0_1_0_5_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(2),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(2)
    );
\ram_reg_0_1_0_5_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(5),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(5),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(5)
    );
\ram_reg_0_1_0_5_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(4),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(4),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(4)
    );
\ram_reg_0_1_12_15_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(13),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(13),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(13)
    );
\ram_reg_0_1_12_15_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(12),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(12),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(12)
    );
ram_reg_0_1_12_15_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => p_0_in0_out(15),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(15),
      I4 => \^gfwd_mode.storage_data1_reg[28]\,
      I5 => rom_rd_addr_int,
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(15)
    );
\ram_reg_0_1_12_15_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(14),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(14),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(14)
    );
ram_reg_0_1_12_15_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => \^gfwd_mode.storage_data1_reg[28]\,
      I2 => rom_rd_addr_i,
      O => rom_rd_addr_int
    );
ram_reg_0_1_12_15_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => \^gfwd_mode.storage_data1_reg[28]\,
      I2 => rom_rd_addr_i,
      I3 => \^co\(0),
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(15),
      O => \gin_reg.wr_pntr_pf_dly_reg[15]\(0)
    );
\ram_reg_0_1_6_11_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(7),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(7),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(7)
    );
\ram_reg_0_1_6_11_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(6),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(6),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(6)
    );
\ram_reg_0_1_6_11_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(9),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(9),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(9)
    );
\ram_reg_0_1_6_11_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(8),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(8),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(8)
    );
\ram_reg_0_1_6_11_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(11),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(11),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(11)
    );
\ram_reg_0_1_6_11_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[28]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_0\(10),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in0_out(10),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0sdpram_top__parameterized1\ is
  port (
    \gfwd_mode.storage_data1_reg[14]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CONV_INTEGER : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_14 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0sdpram_top__parameterized1\ : entity is "sdpram_top";
end \axi_vfifo_ctrl_0sdpram_top__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0sdpram_top__parameterized1\ is
  signal \^gfwd_mode.storage_data1_reg[14]\ : STD_LOGIC;
  signal \ram_init_done_i_i_1__2_n_0\ : STD_LOGIC;
  signal rom_rd_addr_i : STD_LOGIC;
  signal rom_rd_addr_int : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[6]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_roll_over_dly_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ram_init_done_i_i_1__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ram_reg_0_1_12_15_i_6__0\ : label is "soft_lutpair61";
begin
  \gfwd_mode.storage_data1_reg[14]\ <= \^gfwd_mode.storage_data1_reg[14]\;
\gin_reg.rd_pntr_pf_dly[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(1),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(0)
    );
\gin_reg.rd_pntr_pf_dly[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(10),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(11),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(10)
    );
\gin_reg.rd_pntr_pf_dly[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(11),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(12),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(11)
    );
\gin_reg.rd_pntr_pf_dly[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(12),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(13),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(12)
    );
\gin_reg.rd_pntr_pf_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(13),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(14),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(13)
    );
\gin_reg.rd_pntr_pf_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(14),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(15),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(14)
    );
\gin_reg.rd_pntr_pf_dly[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(15),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => rom_rd_addr_int,
      I4 => D(16),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(15)
    );
\gin_reg.rd_pntr_pf_dly[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(2),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(3),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(2)
    );
\gin_reg.rd_pntr_pf_dly[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(4),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(3)
    );
\gin_reg.rd_pntr_pf_dly[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(4),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(5),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(4)
    );
\gin_reg.rd_pntr_pf_dly[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(5),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(6),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(5)
    );
\gin_reg.rd_pntr_pf_dly[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(6),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(7),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(6)
    );
\gin_reg.rd_pntr_pf_dly[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(7),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(8),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(7)
    );
\gin_reg.rd_pntr_pf_dly[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(8),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(9),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(8)
    );
\gin_reg.rd_pntr_pf_dly[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(9),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(10),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(9)
    );
\gin_reg.wr_pntr_roll_over_dly_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => pntr_roll_over_reg_14,
      O => pntr_roll_over
    );
\init_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => rom_rd_addr_i,
      R => Q(0)
    );
\ram_init_done_i_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => Q(0),
      O => \ram_init_done_i_i_1__2_n_0\
    );
ram_init_done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ram_init_done_i_i_1__2_n_0\,
      Q => \^gfwd_mode.storage_data1_reg[14]\,
      R => '0'
    );
\ram_reg_0_1_0_0_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I1 => D(14),
      I2 => D(13),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      O => \gin_reg.rd_pntr_pf_dly_reg[14]\(0)
    );
\ram_reg_0_1_0_0_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \^gfwd_mode.storage_data1_reg[14]\,
      I2 => rom_rd_addr_i,
      O => CONV_INTEGER(0)
    );
\ram_reg_0_1_0_0_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => \^gfwd_mode.storage_data1_reg[14]\,
      I2 => D(0),
      O => S(0)
    );
\ram_reg_0_1_0_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \^gfwd_mode.storage_data1_reg[14]\,
      I2 => rom_rd_addr_i,
      O => \gin_reg.rd_pntr_pf_dly_reg[1]\(0)
    );
\ram_reg_0_1_0_5_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(2),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(1)
    );
\ram_reg_0_1_0_5_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(1),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(0)
    );
\ram_reg_0_1_0_5_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(4),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(3)
    );
\ram_reg_0_1_0_5_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(3),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(2)
    );
\ram_reg_0_1_0_5_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(6),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(5),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(5)
    );
\ram_reg_0_1_0_5_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(5),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(4),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(4)
    );
\ram_reg_0_1_12_15_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(14),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(13),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(13)
    );
\ram_reg_0_1_12_15_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(13),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(12),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(12)
    );
\ram_reg_0_1_12_15_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(15),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(16),
      I4 => \^gfwd_mode.storage_data1_reg[14]\,
      I5 => rom_rd_addr_int,
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(15)
    );
\ram_reg_0_1_12_15_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(15),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(14),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(14)
    );
\ram_reg_0_1_12_15_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \^gfwd_mode.storage_data1_reg[14]\,
      I2 => rom_rd_addr_i,
      O => rom_rd_addr_int
    );
\ram_reg_0_1_12_15_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => D(0),
      I1 => \^gfwd_mode.storage_data1_reg[14]\,
      I2 => rom_rd_addr_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(0),
      I4 => D(16),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]_0\(0)
    );
\ram_reg_0_1_6_11_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(8),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(7),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(7)
    );
\ram_reg_0_1_6_11_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(7),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(6),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(6)
    );
\ram_reg_0_1_6_11_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(10),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(9),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(9)
    );
\ram_reg_0_1_6_11_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(9),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(8),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(8)
    );
\ram_reg_0_1_6_11_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(12),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(11),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(11)
    );
\ram_reg_0_1_6_11_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(11),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(10),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0sdpram_top__parameterized2\ is
  port (
    \gfwd_mode.storage_data1_reg[26]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CONV_INTEGER : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    pntr_rchd_end_addr1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_15 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0sdpram_top__parameterized2\ : entity is "sdpram_top";
end \axi_vfifo_ctrl_0sdpram_top__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0sdpram_top__parameterized2\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gfwd_mode.storage_data1_reg[26]\ : STD_LOGIC;
  signal \ram_init_done_i_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_13__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_14__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_17__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_18__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_19__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_20__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_9__1_n_0\ : STD_LOGIC;
  signal rom_rd_addr_i : STD_LOGIC;
  signal rom_rd_addr_int : STD_LOGIC;
  signal \NLW_ram_reg_0_1_0_0_i_4__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_1_0_0_i_4__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_1_0_0_i_5__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_1_0_0_i_8__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[6]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_roll_over_dly_i_1__3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ram_init_done_i_i_1__3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ram_reg_0_1_12_15_i_6__1\ : label is "soft_lutpair59";
begin
  CO(0) <= \^co\(0);
  \gfwd_mode.storage_data1_reg[26]\ <= \^gfwd_mode.storage_data1_reg[26]\;
\gin_reg.wr_pntr_pf_dly[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      O => D(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(10),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(10),
      O => D(10)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(11),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(11),
      O => D(11)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(12),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(12),
      O => D(12)
    );
\gin_reg.wr_pntr_pf_dly[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(13),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(13),
      O => D(13)
    );
\gin_reg.wr_pntr_pf_dly[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(14),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(14),
      O => D(14)
    );
\gin_reg.wr_pntr_pf_dly[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(15),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => rom_rd_addr_int,
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(15),
      O => D(15)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      O => D(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      O => D(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(3),
      O => D(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(4),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(4),
      O => D(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(5),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(5),
      O => D(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(6),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(6),
      O => D(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(7),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(7),
      O => D(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(8),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(8),
      O => D(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(9),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(9),
      O => D(9)
    );
\gin_reg.wr_pntr_roll_over_dly_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => pntr_roll_over_reg_15,
      O => pntr_roll_over
    );
\init_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => rom_rd_addr_i,
      R => Q(0)
    );
\ram_init_done_i_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => Q(0),
      O => \ram_init_done_i_i_1__3_n_0\
    );
ram_init_done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ram_init_done_i_i_1__3_n_0\,
      Q => \^gfwd_mode.storage_data1_reg[26]\,
      R => '0'
    );
\ram_reg_0_1_0_0_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(13),
      I1 => pntr_rchd_end_addr1(1),
      I2 => \gfwd_mode.storage_data1_reg[0]_1\(12),
      I3 => pntr_rchd_end_addr1(0),
      O => \ram_reg_0_1_0_0_i_10__2_n_0\
    );
\ram_reg_0_1_0_0_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pntr_rchd_end_addr1(3),
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(15),
      I2 => \gfwd_mode.storage_data1_reg[0]_1\(14),
      I3 => pntr_rchd_end_addr1(2),
      O => \ram_reg_0_1_0_0_i_11__2_n_0\
    );
\ram_reg_0_1_0_0_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pntr_rchd_end_addr1(1),
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(13),
      I2 => \gfwd_mode.storage_data1_reg[0]_1\(12),
      I3 => pntr_rchd_end_addr1(0),
      O => \ram_reg_0_1_0_0_i_12__2_n_0\
    );
\ram_reg_0_1_0_0_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(11),
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(10),
      O => \ram_reg_0_1_0_0_i_13__2_n_0\
    );
\ram_reg_0_1_0_0_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(9),
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(8),
      O => \ram_reg_0_1_0_0_i_14__2_n_0\
    );
\ram_reg_0_1_0_0_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      O => \ram_reg_0_1_0_0_i_16__2_n_0\
    );
\ram_reg_0_1_0_0_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(7),
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(6),
      O => \ram_reg_0_1_0_0_i_17__2_n_0\
    );
\ram_reg_0_1_0_0_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(5),
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(4),
      O => \ram_reg_0_1_0_0_i_18__2_n_0\
    );
\ram_reg_0_1_0_0_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(3),
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      O => \ram_reg_0_1_0_0_i_19__1_n_0\
    );
\ram_reg_0_1_0_0_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      O => \ram_reg_0_1_0_0_i_20__1_n_0\
    );
\ram_reg_0_1_0_0_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => \^gfwd_mode.storage_data1_reg[26]\,
      I2 => rom_rd_addr_i,
      O => CONV_INTEGER(0)
    );
\ram_reg_0_1_0_0_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => \^gfwd_mode.storage_data1_reg[26]\,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      O => \gin_reg.wr_pntr_pf_dly_reg[14]\(0)
    );
\ram_reg_0_1_0_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => \^gfwd_mode.storage_data1_reg[26]\,
      I2 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_pf_dly_reg[1]\(0)
    );
\ram_reg_0_1_0_0_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_0_i_5__2_n_0\,
      CO(3 downto 1) => \NLW_ram_reg_0_1_0_0_i_4__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pntr_rchd_end_addr1(4),
      O(3 downto 0) => \NLW_ram_reg_0_1_0_0_i_4__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\ram_reg_0_1_0_0_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_0_i_8__1_n_0\,
      CO(3) => \ram_reg_0_1_0_0_i_5__2_n_0\,
      CO(2) => \ram_reg_0_1_0_0_i_5__2_n_1\,
      CO(1) => \ram_reg_0_1_0_0_i_5__2_n_2\,
      CO(0) => \ram_reg_0_1_0_0_i_5__2_n_3\,
      CYINIT => '0',
      DI(3) => \ram_reg_0_1_0_0_i_9__1_n_0\,
      DI(2) => \ram_reg_0_1_0_0_i_10__2_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_ram_reg_0_1_0_0_i_5__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_0_1_0_0_i_11__2_n_0\,
      S(2) => \ram_reg_0_1_0_0_i_12__2_n_0\,
      S(1) => \ram_reg_0_1_0_0_i_13__2_n_0\,
      S(0) => \ram_reg_0_1_0_0_i_14__2_n_0\
    );
\ram_reg_0_1_0_0_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_0_i_8__1_n_0\,
      CO(2) => \ram_reg_0_1_0_0_i_8__1_n_1\,
      CO(1) => \ram_reg_0_1_0_0_i_8__1_n_2\,
      CO(0) => \ram_reg_0_1_0_0_i_8__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_1_0_0_i_16__2_n_0\,
      O(3 downto 0) => \NLW_ram_reg_0_1_0_0_i_8__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_0_1_0_0_i_17__2_n_0\,
      S(2) => \ram_reg_0_1_0_0_i_18__2_n_0\,
      S(1) => \ram_reg_0_1_0_0_i_19__1_n_0\,
      S(0) => \ram_reg_0_1_0_0_i_20__1_n_0\
    );
\ram_reg_0_1_0_0_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(15),
      I1 => pntr_rchd_end_addr1(3),
      I2 => \gfwd_mode.storage_data1_reg[0]_1\(14),
      I3 => pntr_rchd_end_addr1(2),
      O => \ram_reg_0_1_0_0_i_9__1_n_0\
    );
\ram_reg_0_1_0_5_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(1)
    );
\ram_reg_0_1_0_5_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(0)
    );
\ram_reg_0_1_0_5_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(3),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(3)
    );
\ram_reg_0_1_0_5_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(2)
    );
\ram_reg_0_1_0_5_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(5),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(5),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(5)
    );
\ram_reg_0_1_0_5_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(4),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(4),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(4)
    );
\ram_reg_0_1_12_15_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(13),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(13),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(13)
    );
\ram_reg_0_1_12_15_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(12),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(12),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(12)
    );
\ram_reg_0_1_12_15_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(15),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \^co\(0),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(15),
      I4 => \^gfwd_mode.storage_data1_reg[26]\,
      I5 => rom_rd_addr_int,
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(15)
    );
\ram_reg_0_1_12_15_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(14),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(14),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(14)
    );
\ram_reg_0_1_12_15_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => \^gfwd_mode.storage_data1_reg[26]\,
      I2 => rom_rd_addr_i,
      O => rom_rd_addr_int
    );
\ram_reg_0_1_12_15_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => \^gfwd_mode.storage_data1_reg[26]\,
      I2 => rom_rd_addr_i,
      I3 => \^co\(0),
      I4 => \gfwd_mode.storage_data1_reg[0]_1\(15),
      O => \gin_reg.wr_pntr_pf_dly_reg[15]\(0)
    );
\ram_reg_0_1_6_11_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(7),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(7),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(7)
    );
\ram_reg_0_1_6_11_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(6),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(6),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(6)
    );
\ram_reg_0_1_6_11_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(9),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(9),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(9)
    );
\ram_reg_0_1_6_11_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(8),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(8),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(8)
    );
\ram_reg_0_1_6_11_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(11),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(11),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(11)
    );
\ram_reg_0_1_6_11_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[26]\,
      I1 => \gfwd_mode.storage_data1_reg[0]_1\(10),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(10),
      O => \gin_reg.wr_pntr_pf_dly_reg[13]\(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0sdpram_top__parameterized3\ is
  port (
    \gfwd_mode.storage_data1_reg[14]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CONV_INTEGER : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_16 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0sdpram_top__parameterized3\ : entity is "sdpram_top";
end \axi_vfifo_ctrl_0sdpram_top__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0sdpram_top__parameterized3\ is
  signal \^gfwd_mode.storage_data1_reg[14]\ : STD_LOGIC;
  signal \ram_init_done_i_i_1__4_n_0\ : STD_LOGIC;
  signal rom_rd_addr_i : STD_LOGIC;
  signal rom_rd_addr_int : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[6]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_roll_over_dly_i_1__4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ram_init_done_i_i_1__4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ram_reg_0_1_12_15_i_6__2\ : label is "soft_lutpair52";
begin
  \gfwd_mode.storage_data1_reg[14]\ <= \^gfwd_mode.storage_data1_reg[14]\;
\gin_reg.rd_pntr_pf_dly[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(1),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(0)
    );
\gin_reg.rd_pntr_pf_dly[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(10),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(11),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(10)
    );
\gin_reg.rd_pntr_pf_dly[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(11),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(12),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(11)
    );
\gin_reg.rd_pntr_pf_dly[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(12),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(13),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(12)
    );
\gin_reg.rd_pntr_pf_dly[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(13),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(14),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(13)
    );
\gin_reg.rd_pntr_pf_dly[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(14),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(15),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(14)
    );
\gin_reg.rd_pntr_pf_dly[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(15),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => rom_rd_addr_int,
      I4 => D(16),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(15)
    );
\gin_reg.rd_pntr_pf_dly[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(2),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(3),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(2)
    );
\gin_reg.rd_pntr_pf_dly[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(4),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(3)
    );
\gin_reg.rd_pntr_pf_dly[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(4),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(5),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(4)
    );
\gin_reg.rd_pntr_pf_dly[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(5),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(6),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(5)
    );
\gin_reg.rd_pntr_pf_dly[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(6),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(7),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(6)
    );
\gin_reg.rd_pntr_pf_dly[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(7),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(8),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(7)
    );
\gin_reg.rd_pntr_pf_dly[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(8),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(9),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(8)
    );
\gin_reg.rd_pntr_pf_dly[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(9),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(10),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]\(9)
    );
\gin_reg.wr_pntr_roll_over_dly_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => pntr_roll_over_reg_16,
      O => pntr_roll_over
    );
\init_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => rom_rd_addr_i,
      R => Q(0)
    );
\ram_init_done_i_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => Q(0),
      O => \ram_init_done_i_i_1__4_n_0\
    );
ram_init_done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ram_init_done_i_i_1__4_n_0\,
      Q => \^gfwd_mode.storage_data1_reg[14]\,
      R => '0'
    );
\ram_reg_0_1_0_0_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I1 => D(14),
      I2 => D(13),
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      O => \gin_reg.rd_pntr_pf_dly_reg[14]\(0)
    );
\ram_reg_0_1_0_0_i_21__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \^gfwd_mode.storage_data1_reg[14]\,
      I2 => rom_rd_addr_i,
      O => CONV_INTEGER(0)
    );
\ram_reg_0_1_0_0_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => rom_rd_addr_i,
      I1 => \^gfwd_mode.storage_data1_reg[14]\,
      I2 => D(0),
      O => S(0)
    );
\ram_reg_0_1_0_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \^gfwd_mode.storage_data1_reg[14]\,
      I2 => rom_rd_addr_i,
      O => \gin_reg.rd_pntr_pf_dly_reg[1]\(0)
    );
\ram_reg_0_1_0_5_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(2),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(1)
    );
\ram_reg_0_1_0_5_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(1),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(0)
    );
\ram_reg_0_1_0_5_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(4),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(3)
    );
\ram_reg_0_1_0_5_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(3),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(2)
    );
\ram_reg_0_1_0_5_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(6),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(5),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(5)
    );
\ram_reg_0_1_0_5_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(5),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(4),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(4)
    );
\ram_reg_0_1_12_15_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(14),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(13),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(13)
    );
\ram_reg_0_1_12_15_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(13),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(12),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(12)
    );
\ram_reg_0_1_12_15_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FFFF0B080000"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(15),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => D(16),
      I4 => \^gfwd_mode.storage_data1_reg[14]\,
      I5 => rom_rd_addr_int,
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(15)
    );
\ram_reg_0_1_12_15_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(15),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(14),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(14)
    );
\ram_reg_0_1_12_15_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \^gfwd_mode.storage_data1_reg[14]\,
      I2 => rom_rd_addr_i,
      O => rom_rd_addr_int
    );
\ram_reg_0_1_12_15_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => D(0),
      I1 => \^gfwd_mode.storage_data1_reg[14]\,
      I2 => rom_rd_addr_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(0),
      I4 => D(16),
      O => \gin_reg.rd_pntr_pf_dly_reg[15]_0\(0)
    );
\ram_reg_0_1_6_11_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(8),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(7),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(7)
    );
\ram_reg_0_1_6_11_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(7),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(6),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(6)
    );
\ram_reg_0_1_6_11_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(10),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(9),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(9)
    );
\ram_reg_0_1_6_11_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(9),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(8),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(8)
    );
\ram_reg_0_1_6_11_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(12),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(11),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(11)
    );
\ram_reg_0_1_6_11_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080008"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[14]\,
      I1 => D(11),
      I2 => \gfwd_mode.storage_data1_reg[0]\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => \gfwd_mode.storage_data1_reg[0]_0\(10),
      O => \gin_reg.rd_pntr_pf_dly_reg[13]\(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0set_clr_ff is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[72]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC;
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0set_clr_ff : entity is "set_clr_ff";
end axi_vfifo_ctrl_0set_clr_ff;

architecture STRUCTURE of axi_vfifo_ctrl_0set_clr_ff is
  signal Q_i_1_n_0 : STD_LOGIC;
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ch_mask_mm2s(0) <= \^ch_mask_mm2s\(0);
Q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE0"
    )
        port map (
      I0 => \^ch_mask_mm2s\(0),
      I1 => \gfwd_rev.storage_data1_reg[0]\,
      I2 => \gfwd_mode.storage_data1_reg[72]\(0),
      I3 => mem_init_done_reg,
      I4 => \wr_rst_reg_reg[1]\(0),
      O => Q_i_1_n_0
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_i_1_n_0,
      Q => \^ch_mask_mm2s\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0set_clr_ff_83 is
  port (
    Q_reg_0 : out STD_LOGIC;
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ch_mask_reg[1]\ : out STD_LOGIC;
    s_axis_tvalid_arb_rs_in : out STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_data_mm2s_gcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]\ : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    ch_mask_mm2s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_mask_reg[0]\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    \ch_arb_cntr_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[72]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0set_clr_ff_83 : entity is "set_clr_ff";
end axi_vfifo_ctrl_0set_clr_ff_83;

architecture STRUCTURE of axi_vfifo_ctrl_0set_clr_ff_83 is
  signal \^dib\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Q_i_1_n_0 : STD_LOGIC;
  signal Q_i_4_n_0 : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gfwd_rev.storage_data1_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axis_tvalid_arb_rs_in\ : STD_LOGIC;
begin
  DIB(1 downto 0) <= \^dib\(1 downto 0);
  Q_reg_0 <= \^q_reg_0\;
  Q_reg_1(0) <= \^q_reg_1\(0);
  \gfwd_rev.storage_data1_reg[0]\(0) <= \^gfwd_rev.storage_data1_reg[0]\(0);
  s_axis_tvalid_arb_rs_in <= \^s_axis_tvalid_arb_rs_in\;
\FSM_onehot_gfwd_rev.state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \^gfwd_rev.storage_data1_reg[0]\(0),
      I1 => ch_mask_mm2s(0),
      I2 => \ch_mask_reg[0]\,
      I3 => Q_reg_2,
      I4 => Q(0),
      O => \^s_axis_tvalid_arb_rs_in\
    );
Q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE0E"
    )
        port map (
      I0 => \^q_reg_1\(0),
      I1 => mux4_out(0),
      I2 => \gfwd_mode.storage_data1_reg[72]\(0),
      I3 => \^q_reg_0\,
      I4 => \wr_rst_reg_reg[1]\(0),
      O => Q_i_1_n_0
    );
Q_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^dib\(1),
      I1 => rd_data_mm2s_gcnt(3),
      I2 => Q_i_4_n_0,
      I3 => rd_data_mm2s_gcnt(2),
      I4 => \^dib\(0),
      O => \^q_reg_0\
    );
Q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FC6FFCFFFFFFFF"
    )
        port map (
      I0 => DOA(1),
      I1 => rd_data_mm2s_gcnt(1),
      I2 => rd_data_mm2s_gcnt(0),
      I3 => mem_init_done_reg,
      I4 => DOA(0),
      I5 => \gfwd_mode.storage_data1_reg[76]\,
      O => Q_i_4_n_0
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_i_1_n_0,
      Q => \^q_reg_1\(0),
      R => '0'
    );
\ch_arb_cntr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7080000"
    )
        port map (
      I0 => \^s_axis_tvalid_arb_rs_in\,
      I1 => s_axis_tready_arb_rs_in,
      I2 => \ch_arb_cntr_reg_reg[1]\(0),
      I3 => \ch_arb_cntr_reg_reg[1]\(1),
      I4 => curr_state,
      O => D(0)
    );
\ch_mask[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010155"
    )
        port map (
      I0 => \^s_axis_tvalid_arb_rs_in\,
      I1 => Q_reg_2,
      I2 => Q(0),
      I3 => Q_reg_3,
      I4 => Q(1),
      O => \ch_mask_reg[1]\
    );
\gfwd_rev.storage_data1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q_reg_3,
      I2 => p_2_in,
      I3 => \^q_reg_1\(0),
      O => \^gfwd_rev.storage_data1_reg[0]\(0)
    );
ram_reg_0_1_0_3_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => DOB(0),
      I2 => DOA(1),
      I3 => DOA(0),
      I4 => DOB(1),
      O => \^dib\(1)
    );
ram_reg_0_1_0_3_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => DOA(0),
      I1 => DOA(1),
      I2 => DOB(0),
      I3 => mem_init_done_reg,
      O => \^dib\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0set_clr_ff_84 is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[4]_12\ : in STD_LOGIC;
    p_0_out_3 : in STD_LOGIC;
    p_0_out_4 : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0set_clr_ff_84 : entity is "set_clr_ff";
end axi_vfifo_ctrl_0set_clr_ff_84;

architecture STRUCTURE of axi_vfifo_ctrl_0set_clr_ff_84 is
  signal Q_i_1_n_0 : STD_LOGIC;
  signal \^mctf_full\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  mctf_full(0) <= \^mctf_full\(0);
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABA00BA"
    )
        port map (
      I0 => \^mctf_full\(0),
      I1 => \active_ch_dly_reg[4]_12\,
      I2 => p_0_out_3,
      I3 => p_0_out_4,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => Q(0),
      O => Q_i_1_n_0
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_i_1_n_0,
      Q => \^mctf_full\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0set_clr_ff_85 is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out_3 : in STD_LOGIC;
    \active_ch_dly_reg[4]_12\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0set_clr_ff_85 : entity is "set_clr_ff";
end axi_vfifo_ctrl_0set_clr_ff_85;

architecture STRUCTURE of axi_vfifo_ctrl_0set_clr_ff_85 is
  signal Q_i_1_n_0 : STD_LOGIC;
  signal \^mctf_full\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  mctf_full(0) <= \^mctf_full\(0);
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => \^mctf_full\(0),
      I1 => p_0_out_3,
      I2 => \active_ch_dly_reg[4]_12\,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out_4,
      I5 => Q(0),
      O => Q_i_1_n_0
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_i_1_n_0,
      Q => \^mctf_full\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0set_clr_ff_86 is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[4]_13\ : in STD_LOGIC;
    p_0_out_1 : in STD_LOGIC;
    p_0_out_2 : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0set_clr_ff_86 : entity is "set_clr_ff";
end axi_vfifo_ctrl_0set_clr_ff_86;

architecture STRUCTURE of axi_vfifo_ctrl_0set_clr_ff_86 is
  signal Q_i_1_n_0 : STD_LOGIC;
  signal \^mcpf_full\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  mcpf_full(0) <= \^mcpf_full\(0);
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABA00BA"
    )
        port map (
      I0 => \^mcpf_full\(0),
      I1 => \active_ch_dly_reg[4]_13\,
      I2 => p_0_out_1,
      I3 => p_0_out_2,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => Q(0),
      O => Q_i_1_n_0
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_i_1_n_0,
      Q => \^mcpf_full\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0set_clr_ff_87 is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out_1 : in STD_LOGIC;
    \active_ch_dly_reg[4]_13\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0set_clr_ff_87 : entity is "set_clr_ff";
end axi_vfifo_ctrl_0set_clr_ff_87;

architecture STRUCTURE of axi_vfifo_ctrl_0set_clr_ff_87 is
  signal Q_i_1_n_0 : STD_LOGIC;
  signal \^mcpf_full\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  mcpf_full(0) <= \^mcpf_full\(0);
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => \^mcpf_full\(0),
      I1 => p_0_out_1,
      I2 => \active_ch_dly_reg[4]_13\,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out_2,
      I5 => Q(0),
      O => Q_i_1_n_0
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_i_1_n_0,
      Q => \^mcpf_full\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0set_clr_ff_88 is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[4]_7\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    p_0_out_0 : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0set_clr_ff_88 : entity is "set_clr_ff";
end axi_vfifo_ctrl_0set_clr_ff_88;

architecture STRUCTURE of axi_vfifo_ctrl_0set_clr_ff_88 is
  signal Q_i_1_n_0 : STD_LOGIC;
  signal \^mcdf_full\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  mcdf_full(0) <= \^mcdf_full\(0);
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABA00BA"
    )
        port map (
      I0 => \^mcdf_full\(0),
      I1 => \active_ch_dly_reg[4]_7\,
      I2 => p_0_out,
      I3 => p_0_out_0,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => Q(0),
      O => Q_i_1_n_0
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_i_1_n_0,
      Q => \^mcdf_full\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0set_clr_ff_89 is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC;
    \active_ch_dly_reg[4]_7\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0set_clr_ff_89 : entity is "set_clr_ff";
end axi_vfifo_ctrl_0set_clr_ff_89;

architecture STRUCTURE of axi_vfifo_ctrl_0set_clr_ff_89 is
  signal Q_i_1_n_0 : STD_LOGIC;
  signal \^mcdf_full\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  mcdf_full(0) <= \^mcdf_full\(0);
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => \^mcdf_full\(0),
      I1 => p_0_out,
      I2 => \active_ch_dly_reg[4]_7\,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out_0,
      I5 => Q(0),
      O => Q_i_1_n_0
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_i_1_n_0,
      Q => \^mcdf_full\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0set_clr_ff__parameterized0\ is
  port (
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0set_clr_ff__parameterized0\ : entity is "set_clr_ff";
end \axi_vfifo_ctrl_0set_clr_ff__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0set_clr_ff__parameterized0\ is
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
begin
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i_reg,
      Q => \^vfifo_mm2s_channel_empty[0]\,
      S => Q(0)
    );
ram_reg_0_1_0_3_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => \gfwd_rev.state_reg[0]\(0),
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \^vfifo_mm2s_channel_empty[0]\,
      I4 => \gfwd_rev.storage_data1_reg[0]\,
      I5 => Q_reg_0,
      O => \gfwd_mode.storage_data1_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0set_clr_ff__parameterized1\ is
  port (
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    we_arcnt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0set_clr_ff__parameterized1\ : entity is "set_clr_ff";
end \axi_vfifo_ctrl_0set_clr_ff__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0set_clr_ff__parameterized1\ is
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
begin
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i_reg,
      Q => \^vfifo_mm2s_channel_empty[1]\,
      S => Q(0)
    );
\ram_reg_0_1_0_5_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47000000FFFFFFFF"
    )
        port map (
      I0 => \^vfifo_mm2s_channel_empty[1]\,
      I1 => \gfwd_rev.storage_data1_reg[0]\,
      I2 => Q_reg_0,
      I3 => \gpfs.prog_full_i_reg\,
      I4 => \gfwd_rev.state_reg[0]\(0),
      I5 => mem_init_done_reg,
      O => we_arcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0set_clr_ff__parameterized2\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1][0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0set_clr_ff__parameterized2\ : entity is "set_clr_ff";
end \axi_vfifo_ctrl_0set_clr_ff__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0set_clr_ff__parameterized2\ is
begin
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[1][0]\,
      Q => vfifo_idle(0),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0set_clr_ff__parameterized3\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0set_clr_ff__parameterized3\ : entity is "set_clr_ff";
end \axi_vfifo_ctrl_0set_clr_ff__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0set_clr_ff__parameterized3\ is
begin
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\,
      Q => vfifo_idle(0),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0vfifo_reset_blk is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0vfifo_reset_blk : entity is "vfifo_reset_blk";
end axi_vfifo_ctrl_0vfifo_reset_blk;

architecture STRUCTURE of axi_vfifo_ctrl_0vfifo_reset_blk is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inverted_reset : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of wr_rst_asreg : signal is "true";
  attribute msgon : string;
  attribute msgon of wr_rst_asreg : signal is "false";
  signal wr_rst_asreg_d1 : STD_LOGIC;
  attribute ASYNC_REG of wr_rst_asreg_d1 : signal is "true";
  attribute msgon of wr_rst_asreg_d1 : signal is "false";
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG of wr_rst_asreg_d2 : signal is "true";
  attribute msgon of wr_rst_asreg_d2 : signal is "false";
  signal wr_rst_i : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \wr_rst_reg[15]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of wr_rst_asreg_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of wr_rst_asreg_d1_reg : label is "yes";
  attribute msgon of wr_rst_asreg_d1_reg : label is "false";
  attribute ASYNC_REG_boolean of wr_rst_asreg_d2_reg : label is std.standard.true;
  attribute KEEP of wr_rst_asreg_d2_reg : label is "yes";
  attribute msgon of wr_rst_asreg_d2_reg : label is "false";
  attribute ASYNC_REG_boolean of wr_rst_asreg_reg : label is std.standard.true;
  attribute KEEP of wr_rst_asreg_reg : label is "yes";
  attribute msgon of wr_rst_asreg_reg : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[9]\ : label is "no";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
wr_rst_asreg_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
wr_rst_asreg_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
wr_rst_asreg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => inverted_reset
    );
wr_rst_asreg_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => wr_rst_asreg_d1,
      D => '0',
      PRE => inverted_reset,
      Q => wr_rst_asreg
    );
\wr_rst_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(0)
    );
\wr_rst_reg_reg[10]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(9),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(10)
    );
\wr_rst_reg_reg[11]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(10),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(11)
    );
\wr_rst_reg_reg[12]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(11),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(12)
    );
\wr_rst_reg_reg[13]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(12),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(13)
    );
\wr_rst_reg_reg[14]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(13),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(14)
    );
\wr_rst_reg_reg[15]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(14),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => \^q\(1)
    );
\wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(0),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => \^q\(0)
    );
\wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^q\(0),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(2)
    );
\wr_rst_reg_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(2),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(3)
    );
\wr_rst_reg_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(3),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(4)
    );
\wr_rst_reg_reg[5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(4),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(5)
    );
\wr_rst_reg_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(5),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(6)
    );
\wr_rst_reg_reg[7]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(6),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(7)
    );
\wr_rst_reg_reg[8]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(7),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(8)
    );
\wr_rst_reg_reg[9]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(8),
      PRE => \wr_rst_reg[15]_i_1_n_0\,
      Q => wr_rst_i(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0wr_bin_cntr : entity is "wr_bin_cntr";
end axi_vfifo_ctrl_0wr_bin_cntr;

architecture STRUCTURE of axi_vfifo_ctrl_0wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair17";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__3\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \plusOp__3\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__3\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \plusOp__3\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gnstage1.q_dly_reg[1][0]_0\(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[1]\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gnstage1.q_dly_reg[1][0]_0\(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[1]\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gnstage1.q_dly_reg[1][0]_0\(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[1]\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gnstage1.q_dly_reg[1][0]_0\(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^gpr1.dout_i_reg[1]\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \gnstage1.q_dly_reg[1][0]_0\(0),
      D => \plusOp__3\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gnstage1.q_dly_reg[1][0]_0\(0),
      CLR => AR(0),
      D => \plusOp__3\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gnstage1.q_dly_reg[1][0]_0\(0),
      CLR => AR(0),
      D => \plusOp__3\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gnstage1.q_dly_reg[1][0]_0\(0),
      CLR => AR(0),
      D => \plusOp__3\(3),
      Q => \^q\(3)
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF66F6"
    )
        port map (
      I0 => \gc0.count_reg[3]\(2),
      I1 => \^gpr1.dout_i_reg[1]\(2),
      I2 => \gnstage1.q_dly_reg[1][0]\,
      I3 => ram_full_fb_i_reg,
      I4 => ram_empty_fb_i_i_6_n_0,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(0),
      I1 => \gc0.count_reg[3]\(0),
      I2 => \gc0.count_reg[3]\(1),
      I3 => \^gpr1.dout_i_reg[1]\(1),
      I4 => \gc0.count_reg[3]\(3),
      I5 => \^gpr1.dout_i_reg[1]\(3),
      O => ram_empty_fb_i_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0wr_bin_cntr_113 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_comb : out STD_LOGIC;
    p_2_out : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_6_out : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0wr_bin_cntr_113 : entity is "wr_bin_cntr";
end axi_vfifo_ctrl_0wr_bin_cntr_113;

architecture STRUCTURE of axi_vfifo_ctrl_0wr_bin_cntr_113 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__2_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_3__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ram_full_fb_i_i_3__3\ : label is "soft_lutpair5";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
\gcc0.gc0.count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__5\(0)
    );
\gcc0.gc0.count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__5\(1)
    );
\gcc0.gc0.count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__5\(2)
    );
\gcc0.gc0.count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \plusOp__5\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[1]\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[1]\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[1]\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^gpr1.dout_i_reg[1]\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(3),
      Q => \^q\(3)
    );
\ram_empty_fb_i_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC8CC"
    )
        port map (
      I0 => \ram_empty_fb_i_i_2__3_n_0\,
      I1 => p_2_out,
      I2 => ram_full_fb_i_reg,
      I3 => m_axi_arvalid_i,
      I4 => \ram_empty_fb_i_i_3__2_n_0\,
      O => ram_empty_fb_i_reg
    );
\ram_empty_fb_i_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^gpr1.dout_i_reg[1]\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^gpr1.dout_i_reg[1]\(3),
      I4 => \ram_empty_fb_i_i_4__2_n_0\,
      O => \ram_empty_fb_i_i_2__3_n_0\
    );
\ram_empty_fb_i_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(3),
      I1 => \gc0.count_reg[3]\(3),
      I2 => \^gpr1.dout_i_reg[1]\(2),
      I3 => \gc0.count_reg[3]\(2),
      I4 => \ram_empty_fb_i_i_5__2_n_0\,
      I5 => p_6_out,
      O => \ram_empty_fb_i_i_3__2_n_0\
    );
\ram_empty_fb_i_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \^gpr1.dout_i_reg[1]\(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      O => \ram_empty_fb_i_i_4__2_n_0\
    );
\ram_empty_fb_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000090099009"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^gpr1.dout_i_reg[1]\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^gpr1.dout_i_reg[1]\(0),
      I4 => ram_full_fb_i_reg,
      I5 => m_axi_arvalid_i,
      O => \ram_empty_fb_i_i_5__2_n_0\
    );
\ram_full_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"450F450045004500"
    )
        port map (
      I0 => rst_full_gen_i,
      I1 => \ram_empty_fb_i_i_2__3_n_0\,
      I2 => p_6_out,
      I3 => ram_full_fb_i_reg,
      I4 => m_axi_arvalid_i,
      I5 => \ram_full_fb_i_i_2__3_n_0\,
      O => ram_full_comb
    );
\ram_full_fb_i_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^q\(3),
      I4 => \ram_full_fb_i_i_3__3_n_0\,
      O => \ram_full_fb_i_i_2__3_n_0\
    );
\ram_full_fb_i_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => \ram_full_fb_i_i_3__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0wr_bin_cntr_97 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_comb : out STD_LOGIC;
    p_2_out : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_6_out : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0wr_bin_cntr_97 : entity is "wr_bin_cntr";
end axi_vfifo_ctrl_0wr_bin_cntr_97;

architecture STRUCTURE of axi_vfifo_ctrl_0wr_bin_cntr_97 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_full_fb_i_i_3__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ram_full_fb_i_i_3__2\ : label is "soft_lutpair11";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
\gcc0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[1]\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[1]\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[1]\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^gpr1.dout_i_reg[1]\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__1\(3),
      Q => \^q\(3)
    );
\ram_empty_fb_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC8CC"
    )
        port map (
      I0 => \ram_empty_fb_i_i_2__2_n_0\,
      I1 => p_2_out,
      I2 => ram_full_fb_i_reg,
      I3 => m_axi_awvalid_i,
      I4 => \ram_empty_fb_i_i_3__1_n_0\,
      O => ram_empty_fb_i_reg
    );
\ram_empty_fb_i_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^gpr1.dout_i_reg[1]\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^gpr1.dout_i_reg[1]\(3),
      I4 => \ram_empty_fb_i_i_4__1_n_0\,
      O => \ram_empty_fb_i_i_2__2_n_0\
    );
\ram_empty_fb_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(3),
      I1 => \gc0.count_reg[3]\(3),
      I2 => \^gpr1.dout_i_reg[1]\(2),
      I3 => \gc0.count_reg[3]\(2),
      I4 => \ram_empty_fb_i_i_5__1_n_0\,
      I5 => p_6_out,
      O => \ram_empty_fb_i_i_3__1_n_0\
    );
\ram_empty_fb_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \^gpr1.dout_i_reg[1]\(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      O => \ram_empty_fb_i_i_4__1_n_0\
    );
\ram_empty_fb_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000090099009"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^gpr1.dout_i_reg[1]\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^gpr1.dout_i_reg[1]\(0),
      I4 => ram_full_fb_i_reg,
      I5 => m_axi_awvalid_i,
      O => \ram_empty_fb_i_i_5__1_n_0\
    );
\ram_full_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"450F450045004500"
    )
        port map (
      I0 => rst_full_gen_i,
      I1 => \ram_empty_fb_i_i_2__2_n_0\,
      I2 => p_6_out,
      I3 => ram_full_fb_i_reg,
      I4 => m_axi_awvalid_i,
      I5 => \ram_full_fb_i_i_2__2_n_0\,
      O => ram_full_comb
    );
\ram_full_fb_i_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^q\(3),
      I4 => \ram_full_fb_i_i_3__2_n_0\,
      O => \ram_full_fb_i_i_2__2_n_0\
    );
\ram_full_fb_i_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => \ram_full_fb_i_i_3__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0wr_bin_cntr__parameterized0\ is
  port (
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \axi_vfifo_ctrl_0wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0wr_bin_cntr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gcc0.gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1__0\ : label is "soft_lutpair98";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gcc0.gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__3\(0)
    );
\gcc0.gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__3\(1)
    );
\gcc0.gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__3\(2)
    );
\gcc0.gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \plusOp__3\(3)
    );
\gcc0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__3\(4)
    );
\gcc0.gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__3\(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \gcc0.gc0.count[6]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \plusOp__3\(6)
    );
\gcc0.gc0.count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \gcc0.gc0.count[6]_i_2_n_0\
    );
\gcc0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(7),
      O => \plusOp__3\(7)
    );
\gcc0.gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => \plusOp__3\(8)
    );
\gcc0.gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2__0_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \^q\(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \plusOp__3\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \plusOp__3\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \plusOp__3\(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \plusOp__3\(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \plusOp__3\(5),
      Q => \^q\(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \plusOp__3\(6),
      Q => \^q\(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \plusOp__3\(7),
      Q => \^q\(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      CLR => AR(0),
      D => \plusOp__3\(8),
      Q => \^q\(8)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => S(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => S(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => S(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(3)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \gc0.count_d1_reg[8]\(1),
      I3 => \gc0.count_d1_reg[8]\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I3 => \gc0.count_d1_reg[8]\(0),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I3 => \gc0.count_d1_reg[8]\(0),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I3 => \gc0.count_d1_reg[8]\(2),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I3 => \gc0.count_d1_reg[8]\(2),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gc0.count_reg[7]\(1),
      O => ram_empty_fb_i_reg(0)
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I3 => \gc0.count_d1_reg[8]\(4),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I3 => \gc0.count_d1_reg[8]\(4),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gc0.count_reg[7]\(3),
      O => ram_empty_fb_i_reg(1)
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I3 => \gc0.count_d1_reg[8]\(6),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I3 => \gc0.count_d1_reg[8]\(6),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I3 => \gc0.count_reg[7]\(5),
      O => ram_empty_fb_i_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0wr_bin_cntr__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \axi_vfifo_ctrl_0wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0wr_bin_cntr__parameterized1\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair77";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__5\(0)
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \plusOp__5\(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__5\(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \plusOp__5\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \plusOp__5\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__5\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      O => \plusOp__5\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(6),
      O => \plusOp__5\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_11_out(8),
      I1 => \^q\(6),
      I2 => \gcc0.gc0.count[8]_i_2_n_0\,
      I3 => \^q\(7),
      O => \plusOp__5\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_11_out(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(5),
      Q => \^q\(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(6),
      Q => \^q\(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(7),
      Q => \^q\(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(8),
      Q => p_11_out(8)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => S(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => S(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => S(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(3)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_11_out(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_reg[7]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_reg[7]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_reg[7]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_reg[7]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_reg[7]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_11_out(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0wr_bin_cntr__parameterized2\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_2_out : in STD_LOGIC;
    \gc0.count_reg[0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0wr_bin_cntr__parameterized2\ : entity is "wr_bin_cntr";
end \axi_vfifo_ctrl_0wr_bin_cntr__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0wr_bin_cntr__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ram_empty_fb_i_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__0_n_0\ : STD_LOGIC;
  signal ram_empty_fb_i_i_8_n_0 : STD_LOGIC;
  signal \^ram_empty_fb_i_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair90";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \gpr1.dout_i_reg[0]\(5 downto 0) <= \^gpr1.dout_i_reg[0]\(5 downto 0);
  ram_empty_fb_i_reg_0 <= \^ram_empty_fb_i_reg_0\;
\gcc0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__7\(0)
    );
\gcc0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \plusOp__7\(1)
    );
\gcc0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__7\(2)
    );
\gcc0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \plusOp__7\(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \plusOp__7\(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__7\(5)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[0]\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[0]\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[0]\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^gpr1.dout_i_reg[0]\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^gpr1.dout_i_reg[0]\(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \^gpr1.dout_i_reg[0]\(5)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__7\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      CLR => AR(0),
      D => \plusOp__7\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      CLR => AR(0),
      D => \plusOp__7\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      CLR => AR(0),
      D => \plusOp__7\(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      CLR => AR(0),
      D => \plusOp__7\(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      CLR => AR(0),
      D => \plusOp__7\(5),
      Q => \^q\(5)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[5]\(2),
      O => S(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[5]\(1),
      O => S(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[5]\(0),
      O => S(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[5]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[5]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[5]\(3),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC44FCFC"
    )
        port map (
      I0 => \^ram_empty_fb_i_reg_0\,
      I1 => p_2_out,
      I2 => \gc0.count_reg[0]\,
      I3 => ram_full_fb_i_reg,
      I4 => addr_ready_reg(0),
      O => ram_empty_fb_i_reg
    );
\ram_empty_fb_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[5]\(5),
      I1 => \^gpr1.dout_i_reg[0]\(5),
      I2 => \gc0.count_d1_reg[5]\(4),
      I3 => \^gpr1.dout_i_reg[0]\(4),
      I4 => \ram_empty_fb_i_i_4__0_n_0\,
      I5 => \ram_empty_fb_i_i_5__0_n_0\,
      O => \^ram_empty_fb_i_reg_0\
    );
\ram_empty_fb_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(1),
      I1 => \gc0.count_d1_reg[5]\(1),
      I2 => \^gpr1.dout_i_reg[0]\(0),
      I3 => \gc0.count_d1_reg[5]\(0),
      O => \ram_empty_fb_i_i_4__0_n_0\
    );
\ram_empty_fb_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(3),
      I1 => \gc0.count_d1_reg[5]\(3),
      I2 => \^gpr1.dout_i_reg[0]\(2),
      I3 => \gc0.count_d1_reg[5]\(2),
      O => \ram_empty_fb_i_i_5__0_n_0\
    );
\ram_empty_fb_i_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_reg[5]\(1),
      I1 => \^gpr1.dout_i_reg[0]\(3),
      I2 => \gc0.count_reg[5]\(0),
      I3 => \^gpr1.dout_i_reg[0]\(2),
      I4 => ram_empty_fb_i_i_8_n_0,
      O => ram_empty_fb_i_reg_1
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(5),
      I1 => \gc0.count_reg[5]\(3),
      I2 => \^gpr1.dout_i_reg[0]\(4),
      I3 => \gc0.count_reg[5]\(2),
      O => ram_empty_fb_i_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0wr_status_flags_ss is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0wr_status_flags_ss : entity is "wr_status_flags_ss";
end axi_vfifo_ctrl_0wr_status_flags_ss;

architecture STRUCTURE of axi_vfifo_ctrl_0wr_status_flags_ss is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
begin
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => rst_full_ff_i,
      Q => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0wr_status_flags_ss_112 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0wr_status_flags_ss_112 : entity is "wr_status_flags_ss";
end axi_vfifo_ctrl_0wr_status_flags_ss_112;

architecture STRUCTURE of axi_vfifo_ctrl_0wr_status_flags_ss_112 is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
begin
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => rst_full_ff_i,
      Q => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0wr_status_flags_ss_96 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0wr_status_flags_ss_96 : entity is "wr_status_flags_ss";
end axi_vfifo_ctrl_0wr_status_flags_ss_96;

architecture STRUCTURE of axi_vfifo_ctrl_0wr_status_flags_ss_96 is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
begin
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => rst_full_ff_i,
      Q => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized2\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized2\ : entity is "wr_status_flags_ss";
end \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized2\ is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
begin
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => rst_full_ff_i,
      Q => ram_empty_fb_i_reg
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DF3rB/EYB8CW3JcVKbSrHxcf8hWQ6Adi2FENCsDxbJqQM2PfEO1ExRaqdTGvESoZDD03M1OisqUy
ZpFV+23YFeI8sgKjMQnUv5Q+JhR1YjTnr4HgKJgC18wUyE3JFNNm/dzDPB46qq1b1ZW7TVnz/iPp
WNX7AiQyUAhvr0WUMwNX7Fyv7IRbwd9EHJNcaV1wxMmcp4N7n3V4w8v3p3H9uJ6xdEmI0q8PRur8
8TOa/LzZI5AIvcZFx8WI72DrmU4lPFOGMAx27MbtMU5k449VvVMlUdK22qLgZ1cVyaPzb067VAfk
IcqzjS6u79PTa9cQucw7wD4tDfoSYxgk34YdDQ==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
GhKx3Cq5+M6nqKsQJNwLMdAeAmO+1cIfyeTARaploItkBTa2e42vrHlnhm+ExCiUtCbZLJb83Xvs
wWLzwB7+dWJjtFr4l4IrgDucTxEZAaS37QQSl2u8bU0SWkWCJZmxbph7WCP394YLRcuVw96XWV6c
l57lWuzrKuZ0bJbxATBlEALXwXU38p8BNxE/gB/p45PVjh1jLP/eOfqDiD4usA5Ei/D94/10SBJe
84UOGq+qHY00YcLWzxTGFL2xSkVQnEGcrZ8DHmOW/1Zf3PT3z54JCDhyxvR0A7ArrVNSZviad2G5
ywosIJVX8KC878npQNpIm1lTE1lTZ2Mc6v3pwg==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 21664)
`protect data_block
dBdWYZbHDIgRBaJpuB/6u4DzkYOuz23G8smt1kxX2BU5JPa8ki63fP1Q7HUVGbDB5Yfj3SGcK6pv
GiPFr0fphfNSbhDRRBOjzT4wP7XHNG3lMpFLd3hvEYJMrMGNa1UXcjMTj/XBpd8dK5tkLAmuscFM
4myetSnF+S9VfEA14l7FDuBI/FpvTtzY9tOnK9HD0LflRE9VIrmO83vDff4YZRDKMUKSF/d0pODP
BzRcE+3V7ktt6sa2qgWVcG9f4mbYBnIG6wCthy3AAHGMgH99xZmniv1RuWbCjT9lVT5K4wyszXQi
s+6nekXAEXTjDiRYaJ3Yk91oW8eSg9O7VyvAsNIdJmm58jFtrt8HEfObzAw4GjCpsizgltP2hh0z
hFeb2hRgHuGhiy6shCD7MU0h+nLdRMLv2urLNxBMwe1SEIW+qba9ytgg+p9GRx5xo/6+KtpAoaUk
zWMLDrQF/jR8ci9KUMQTKkxSwuLuTEDFNZW7eY5RG3ePXBWfxU1fAH+v4vPWftDOTIe91EbINGIx
uzAvp8l6kCXWKmpDFXpyAxEfHuJv4OUt+R6B3LOFWtIiJrNCenkC6zkL/4YNBsjFE+LWGQmdVo9P
nl7SUthz7aE7Aq8qvsUy4xuWYRyDZ6noyKgmRPWTSfq3ymOqQF1gwHHlzUXve1/D9appxH0BTYTp
kebdxq10q0sROrxMeisxWj9S2H3WuSIV6TOtYP6UnNUIgK+Z/fWS7JjGdA0MUqaJy1gQik+aF2AI
jiX0owevq5Q/eU8FgX2ftR0/ONppPBqatZJ9NGitxHND9Gu0PmIYZ8/YAI6Gl5Q5FUAVPffwJ+mV
FYQ0YFHIJC9YADXCGm56Y3qLpmRxPoixeRCuIOJERYk0vMTH0TMpRs8M2SSjqtRijB5dQ3IFLnFd
XTmhfVZh+10dwOaTJm9P6Z/Z70PMRlXDwV82NelBXBnybetCPgZCxCGP4WbbiChZ8M17DsI54aFH
dm1/ZC2k6aUrg/7dpH00GJVBvFzdTjSPVAE4yQVbrsC55QVzu/j6rVdaGQJi24yo8cy6gpGhz/dz
WLbVpLQIrPyqQWBbVh+Hrzra0w/P6XYFccabaIhVoYW3AasCZo/Uoi0olbkDJ28kQNlSV8Usp5TG
KIshV5m5FsYTRMOl+lT2PtQrjg6oDGmYr8IB2QZXkJ7BPfuBUR3D1a73MUJZCFH4vQ+jFpxRtWti
rWVp4NNhf6Xnv2X13QXDylEM/q7OVjc/9gO1SV2Es5CfEaeSgI8ybi3I6QfYjTCYLw7SO7hCs9O+
qqsS1yOKjFS5m/W+Cf+ZDv6501Ml04Bvk/d0L3BeMZm3Yz/1M5OejDvEWVrs949QKfjDIFNzUmT2
lvaKWq8NLwGngM0OKnuiIGpcBy7IYztvoid3ZQ4A+NTZCzVIL9gdgjzhwUCuebscpPmuo1sSd+hT
jc3nJHtpbgxMHNBnCmk0Ed0k/LAQ2oGpqAOcaw2SgMFOW4iGWxf0ra9JAKJM3R2j53yETT4f0cqQ
qX8C3geUSB7Ihd6c/1eVn+ppDdm8WU5qghW28cMo6ZV+WW7b5am0q4WNr2TfzgpxNTmMGy2jiGUS
S8LGyWvAvYD2FhsdpaJvb+f0zgJxJ+YLVzk+ZSKcN+nyDGv/uwpfLRY5+tn5VG4zeg38o2nMUkBt
zwqyn55gMHgNcovWtOxGVQu1jmfOcPBd0g30aDoJSe4nA/079BXZv/hPHAtPdrIPAXhnbXxrXqE8
S6lUG2cyezJYowxSZSxre/iypI1fwAaAHk2Ru9NpLJPOI20o4gxAIPA9ooRdNJOmIQVxdIaJ5qe0
mT5uFAmq0ai9Lom5G7TjBmJM/SpLDRYEjnBkNCvcwXf585oiZmgd8NIFHNLiFNY3q5B/FDetl9eV
0ZsTSu5jNoELhsZ5uEVkMg9CcoNIZzsUDHaKipQotSmN3sTs9k+jp5Wl8cXYB4lAk/B99CMuFTPq
+ZuxgM/erISOx/NPUI0DAlIwIn58CRP9tXVYFnUhUhUYpVceC9n9bCieusI4suSjv/zQ6msD6hdw
ZD2U0SeeF1NyWKfFvyTIF9kjSdBbcgEU35ZhYD+gPYltyAZC3cbXMc4qvW8/+gU9qRcKqWheOITi
lDDQ1YHfwGCx/ohgDl8gpSMt3sqxNwqatfdmIseImFLvZewenxK3rD1dnCCBhnsmMSBk1vno/s8J
kpauiyY0snZnFcsJFE3deUiWYO5AOgRNXCYvE3uihmzw8SJVf8eLzaLgniA6cjesQRbHUGdJXY9H
xV6Be+wGeA4dbYBIlzmdGTiUGZlJznHd6D+/jyVHF6X/WNgSvatF0cGgI4/08XMX9ZS215IgFMkx
FtJ1HX7zzAl145emsFN4mSqY3cf5YfFKZc3mZH3TypS7w4oVEsBPIx2reBFe8NAsjz1V7R03X0li
ZE+Pv2S6IhgT1UBBOIAH2aVTN1OLU1AIa0PmUIpxpGX5vks3Yz1u+9idPicHQc+e5z5+lrW3Hu5k
3+s2npIeO0f4xI3spk8yhjwj2/6tqXD4q1njoZKFa5AOAuOZQvSDTti5GZJvV2niPqkm82MMacUg
RybJI6UUry1OQRzCCrHNUs2TsAQxwfGQdMFct9vKTyA3WGV6+SVW61IA6yO5DZltGx+sC4lGhJsz
5TOd+cyfQWbDzN1MxdCe/9xtBopBjRaz8XUSNAsBGWzm3KzAZn0u8l1Mm44qW48FQYHfHa8gBlYw
ZJ2746DAFyHBDs/cdPodxD4T7OmKLwiXOiu33RnHSu3mmxtTNDEwGr5u8zDr1B9/AKqPqSZCRLji
7zo2r9jtEh/9sFBPE49i1jHVTKvxZVWjVRuSUa34GsJT3eZi3QQEr5sz6PDlWsXGi4OnfAMClxvC
ud1PK3MuErvCQi1JBXboZ9GYopsEdKzKHZG9MI4z2hS4+4TRmDdOFD57wg/TvlJBomeYLwrNvtni
3XHtjRWLxXQeKG5H88DYU8HAzdvHKkuAhRrTkcWjU4FM/WLL7SLnvRTefIazWuU1/V5Tm00GoqPc
ALpJMri5N0YZriAb2zgZREx7wJ0vwHBi3nk1NJT8dha15oBg4SEGvGq9i3dBlMsPGnZdfrCTs0QB
bVG4Ace8flY9ytktg6H3k3x8fOcTOFpHnO8L3zMJc7FJ+vnnAMBNeE+o3VJZiAsWk5qvDpX6YHGx
Hq5kdSi/dazxzdHmQk8Co4as3fahPpdZqq0wL8gej+Iu8M/DLE4/bn2OBoQ1WX6xNxiLegObe+a9
6F+7YFkfXH/LmEIwwh3lKsQ4akGU3Jl323a2BlSBw0o8UgbBqFWRRyOsG5MIEMNX2Tdj+wvzrDZH
YxMCVse6G7eftz78yPWbpnswxAW2CekZ9XEuQyy9R9G4ZTKOI+j8sM/DM0HjaJFa+X9pv2/Bto/T
boXFk3q7+AiWwQdCafKIea1Nv0927kYtUTcXV7q/RNt6fSE9bxLdcyC9/usa5WGodOT6JoYFPiLD
L5Fq2+DKhZZcQunl1KpzKpgKSjeX84VSiJQDCzxk1wpZmPUDEr70f31hrEXxIXK6Mxo3K2RJ11WU
mvm3xk77T3gOBnBmZf6N+lGL/SzutG4xfBKOF3SJSQCLEIWE/b6x4B0paCRDS9kDQ9JwCj2qWVCq
+UI19xjvDDAEUCeIYRS31qJPSwU3oAj9Gj3nUd3BUSGDioV9k4gasE0qYueZsYvPq0eJequ4V8XZ
6Y5WPkASTjwTq5Eh28lT4EReOUM4H5FZpX+2XYlW/zCcZLIh4pfbUGVgyWcMNi+bO2pXyqw9r7Xf
QpDtMLuho+vyyVoQHMkortQaxCmaBMonqRnGi56+i6EroisV22NwBEgOqsx+oBbn41Fqvi1QZgZK
O5Q0t0yA7llAZOQ9jiH+rj1EQBneKOPt+8fz0+2UNI0dj8vSE3HwPL0CIalKnmohzN0uDw9JpWQ4
a3oKiTTD3ZBlPJYRJZC5RNqPPbjJ7INBnLRAZFPzaCuXA3Ienp7C0BjJD1RX+UN7F0k7pJm/VQ1y
HZM4grrCvfwEoqtuTwLGsDvkt27tRjvJ3jKh2ZJBdBjIrXktIfqLynrd5FByBZ0zr/n7Tl56dthB
LGStHB5dQSXB+05zJ0CY0DaiVFDe3bWIiYOEB4dfag1D2buuVOEBv4XBzYW+6Jp0MrKIUY250AB6
gUQkpUczROZfup/pGF9Zp1S6/V3jxYhU+h2eHZT7wYSnlAZ+Cd6qLEuXVASyjuAx6W7MoXXeRw3s
ITwRZ+sUSQZB0Nr4xjOu5vMM0CED9HHNchHsGalHxI0KAojixvS2czgrMx0vhJ2xhZ0XTD4H7NHe
VnOLO2t7JJbN2dgtHXc5XJbXhkY4lDIwcokGKZOlA+SJ+bh+B1MNq5xrLdrcuGXl/XlH7EsCyjeQ
3+2d3Fhi+mR9rqX206On/mKzajprYr6bDrXzVVuie47cWA8Vst+CTWHHcfTXTEQMaBDUQWQpn6aR
iSgb835ECO+h2iFBoPxjfdYDdiVsV0mFwlh9SBkTzQjrFjoe69aV5nI29oOr9qVFTui7GzDmmEBQ
i/LuIadHkf9ruUr2pW/x6K1c0DQtrCb3YPOtwWzyze88tcd7VsUdgicVE9GLnL4pg7iTuxpvb4GR
IQ93sBLltoBHzI9WO1U13BN8LOXPZCaDjQw9AACEwQGCX9tVbW0DKHe+6vdGg5tT8knNKpPNPocN
E1bWcrOF71HsrykimzBKS+YxAb4LtDKzKA8Vo0ZtvB6a0CSi5z8r30SFSBKougCwWjJjpQ9asard
iiYr4JRmG5Z9MGE1fI80R6NrYM61WLFztZsf4q7XXsW7L8t9RiBKVl4M76Yv9qChi78//zFeLoQE
xzDDlvcvh35Ot3ylI9bs0Is62FKlKG9EHLvwfAiNkqKzAzBEiRQrTMbQDoaBdT1BdI/StD1m7543
B9hVoiEvquniJG99iK+ijuxVLwru2br8pqG/MQknoOrRMQeflRHkaoo3Wk4eB7xFkyZY6v3zWkDY
IUYIl2MXtSOTGN7jnDJMe+1S/vkKfoAAt1qxsaxxnVyzpNBIfbwn714R0Id5xtdIIQCd3CkPng+V
P5VI1XZHap/NzFwWB+RITCzX+0lM8GH1H6XUdtEWKD7ANDf7hQBO7Fy9Sh+BhArOMcGelw2H5z0U
RKLSuF/uZv1Y1Aqm1nS+Sysck1Q6FxQ6+CB2eTnIzCvy5RBr5G0YwHgw5QcSI6bQ6qmX61lZ8vsv
LH+VWlly2lH//536SC/wXeEH2kqZWihbeaxNPN0t/XWS5ENPNLUazGS89IihXFUchjd7EufY4DG7
DTy6ka90pw04JNFoM66mByDEXPrbs6y92GQ6PdrYzDOm+tmQuJCurO4RBppDjMkMVGsvGBerx8JS
Bxa/g8lENLeN3pPLKNyDMKdlAsDX/rHznGWozZEnYFj+yZvfaKk96/Y94NYby+VP/neutl2uloZO
AFK7vobDT0OPtni9gANrNEqBhgr7DCsQ7v8KkzT3AeuAJM+6kbIgJfVwz1uZ3amRgavph7X/a/CT
E0uj1/h24UbpYg0wXDIBtVkgD2hQJ7djVcdZz1ZJIcHOOJ8FG6jYAeOot4Wre/xB+hnf33s2YZdV
JN4St1JBsfa/LuViflay061mHLpnrx9c5Ooi79hY0NJpiW9w62DDiMGBi0AQIRrQCQpCieqJJiyE
/ztQjrrqYOM39WkKqdHI1uKwSbziuDmuG8T50IVZicb6VqeX1PeUPta8IpLXgzv3JK7pF6wFlMLK
oJ5H/BNB6bStGcYJLa6q9s28NzdUQIuamheQ1ccVtAmVwoQxV6uI49jY/nKubvHgy0IcwA0GcTQW
wcoQ30DmW7KC3WEUkjFLoFIKVoFMaImzmrPu3ItWq0BOjPn0d0SB+4kIR6Fny8gs3rhqqWsK5sAx
hKCWRHt3wuowfIPJCdPoqFqXusIuReDgOcZwTf0fXYeEtVxE6B9WYok7B1opkfS70kpgWy/itaSC
G1jb7El45MfLjHjhQ5Q4m842Mn8BeKV+6TdalaIw+q8kSCoQq+g1cQu2D+26yyZVV2U3Ks2uUw+D
HhQGILS588IviiO/SLZSM20Rsy9X+ahlHk+8dj8H54x7FeoB3RmGGBpchKkX33EV/IyUAI6peWZv
WBAcY/LH0o+8ReKVsvkvKcFfN5jt3hS70uMa5xDlkPPk0akWgC+K+LYNazN9DbLOSW1m6l//ZFrI
EhsW2KqIWlzFYvEMDufR7wv3ddKftF1xos+bb+8F5n72m2advnZvZOkSZWoR8mcjYRSywb45vMId
8SYIi6s2bfFRRtr4RGfEK9wgBxA/XQHxnSGKbgXuQl/2y46Y3G/GBu4/w53tZ5Bbq+yliUAcDf5R
Ollq+MHEYvk16NQgpgLHTpJdQwL0+99pKL7HDC4Z35jJJ0WlvSkhOnk0iAnf3Btkp0ha7itOp6iI
5WaJUbPpJA/yq9F4gL4j2W5yj59paqfcK6iqhMmik3O+lZqmV8z3YtbrWb00QAH8jGM1Viw5TI8e
Rur9HxbwVn/5EPECxsUuovuWGOt1dfzHeaON18XjFim2NIXQoMMJ+A3eWFSF1ztFnYjr/Iq/osOJ
ytucgF2nc7bPrrevQcO186O6zlz8xG2Ye/jre1/H3XpXqeLM9CqgYL4D8VLI5Sw1hUSKgUZW/fuK
tKiLiSW5r4X0WO1wuFTDOqAQE2jbHpoEGPODwc5Gdog0FiXMfclrC+TmLpC3gBcKU+F1ISh0+gXm
wUmhYCEpJyszN0xoe0RRn7bxgC3cXjbc4nLqjwU4dfcJiHUXz84A7jKhah1rfdItCFVcXOo/Bbvr
CEJjkiAnXh8GB4robSRZedXV3rwTljUHzkGOiAzZ2IshCsXVTC7CFX6G5qyY8kDpHlyCpFT1j2Ql
yc626gYpgOmPmlrmRt6UtsdrA0IfEgK+IzSXesjZR6H7KpvG8UljwnTg3Z++wF9ixCWstZ+AwCFJ
tO2iLvGTIyY/UZ4c75PV6fomdqRixdT8BaKnM3ujXs3c1WVr+r7BghqB31ST9jtjWD26EoYvcwWI
dsogD2ejQGMFv+Cunwgtk3yMsIVlDWp6DCzpPe0gq52w6opkQGzUoLMiZvbG74KHiuDUke842vAL
wLEBUV3sLxrEOKY2jUO0kkAfhdGcxt2sRGkStU6eU350Y/qvtZmqtKOpaqMVJPRoMUnhh+VBBa7/
7dx8F/19IGZZP991tcAybQ2j4AgB6FqD3z7pK4svJ3zYU0RdL5Wjo8LqxPydSH4RDXtd2IlKUiCJ
Hiw9uvttVUMj+mvc4xB4kz7BiDroyK4ATR+/Us9oYl4Rk2yQ8zC1v+bOywH5yeFzIrqHRL1vnahp
Spm/ADzeA2H27ioJ86zZZpoygOdIpEMfqEFCE6/STMFofxe/FksTgBUlFInwgsD/JAPFmpLDSgKP
dC9iAjKL1T/h4uzC+PHFcuFVmsHQUtTJqQ6DTKp9q2BMa98pLFLLH0NkqmIWjLcqp+75fzUcxnQC
YL08+IMLBSbEbEVzsu+YHtSOzist74Vg9Yit+EU8SlNyiiBXoHcfxhyWAJsOoRNusbmoV6qKjaqm
GwOX0WLn70Q94552WZ/auO1DvKtY01wJjXcrX9AX44wJzHDO2xqmKkQAfqRvNWkGQ/zAwOUEVo+n
KCTpQrCUNXRdqkno1rKu0Q7jeSME5+2/7uRjCqlYs7tZT2QwuCG9muvPGABmGipqq2kdo8WlDk7d
bzevjGSXCS5HRjqcR3pnFoogZTO5p1lgBmUnU3FYw7+ijLkK2HN7nFehq+haissghmOhL+ggIW1s
YwthZESNgS5L9I6rRvyZI0+tkwt0mNh7Amx1YIG42cr4J1Wwi5S3t8pYCwRl0phEjNPEbvWYMePx
8bZS1ZWSZ1f5mhnNS0elMEr0o5+yFMxpt1jXUw8g8Sc81yMUQ7Suolq6QNEciQs/k0RoaFZ1pLgK
ieHxIM9khjSEmYlgjOyHUxHOpcn1K0m3MRQJzrmc7Dr5fvFYN5yGyv0wLZ6o+mWlucpQf13Xtm+E
JbvEzTcOnw5k3I2WHZ3creGPH9CPu/I7vavJecRQs6JDDLuj393bFDcBA2N4NaOHlELFz87FPd9T
2VrSWt4WHDozTRbPp++tQ34Rz17BMIJIu9UUKxUHv3Dsgt+mPK8820VsUKM/FrHzx8KPSzET7Al1
kKjZ8xAyHoD2dDyo33/+LDt1ABVMYIaW5APVVOPUAExxkbwxfwO3gUS+RxM92M5JICBF0kFNd8lJ
/92RyhF4myHwbQvOdY5VaZl0QnaOvIMSrge3OWIDqqaeN1VJPtF/hTwCSFBW8jOoXXh7XG7eeqCx
EUlpxnZh7vIbH/mo1foTBfNjG2Nd6AjzPqtzTmNQHHoaIS2Z+zAE9G5yNxZ3v+mIcUjEv6A9KfMW
YI23xhooh9Yo8nVb7PVm8UMv9aJ6stD2f/TMoOvOoWse0IijqjlnTLnZsh1K3Y6MGZ8WVEB/4cmm
Sv60zg/MYGYkmgT5+kP+VT+Fwjf1NmXeQs1FGzcvYcnAVpgTQY8yvSeLY1e8xH6R9kDQDf5GllRH
9RqSjP411kN+ETTP4ATHvlnxtIiOXcF86E6nYfsq1tvdHuvEzhAlQ8SfBGuOgXI9JcTZnDSsUaty
o5MJLvT3LbQegdozbztBVnB42Agurq6BDRHl5H7Gljy3UrhVnWLh7FX3pjRmAHZGJL6UDUqW3Gor
MjAG7S6QXe4HpxrFPJKj1gniwZMt5P3qDTLo/2q2fN8lmLPkwMCH0rztWWGv2mD3HuoejoEDYNXX
mnVwXLK7vhKcHz/OtWoz0O2mM+eR9B63MdXazKjUiw9VoaJrOytWoojgtaq8bXJG9xzTAtRA7ggf
mDcAJKyPDC6AXFNPvue5xeRBiwZ3MFzonT/pxomkPgD7GJzyYOljTWmbo0XYp6m2U+F920TB6RAW
EDUENBty9RJ1qRourPOQuxYYKLqwEqB835xrOlI6zYWmrrgeMoF4I3nB6G4GyNLhkRR+ghKL/LfO
ZQ3iXrGQ+QG6MZ55Ge05ol+lcyX9k/oHQSEWk+TzIPCAF3zRT215HQhNJanw3Wt77YSqNRQ96lyv
XHU7SodpCI49TH0KY1Jm0sWaiuvQ6NcS3JKMBR3uLsVoR2EO7ZInVWjLkaxzLSBvZ3TJEcQzhHtv
00d9hkMQ/1j+8BFxlcLRimtIiURB/Y1F3ZxueEiH6rIWXzkYd3Y9Wto1I7yweFUNoDFQRGZGF+XX
AaN3Z8wa0mwIOhmxVJkNxUGPxj2BsGrV7+TZdIXN2Pj2IQGMQMOR2sJ1/rS+8e0BlgoEIykNuA9n
ZzeuPVpeqbSvP2leATicbITTnrabs8MDv1XR6e287h+9nGtlC/jDSjgrU4EmV/D7qhA4RaoWJbsW
nSgz+XAKRh2BOUnrwvTKB9BqqK/SoKpuaevSzYKaoSVh7yVZju5n7P2OlLG1WPUZek25hDNw3zi0
UmAl9y3crLsdC/H8+TlkGJgrvPznneZNrlh60PHwaqpLpWX3TLfdeXQTFMbeZmmZdQuAZ+SbSZ73
9EQ8xvvgfS9xoIPAEy7eavzd8sAdDtrdKWdqmvmj0gO7YGURkVx8oTvOgVNEcP/AuUlU0soYoeTB
5/MCZsng8DuHjDCvUNv0GGG/9KUCPKyUuJ/3cQcn5GaM6njxhghgR949kN5CqqziZZybClaRa+RF
bkZ4eL/qOm3fdgG9seixW0CqxjomoW+YCSoWhmsXrFtULofHfakHHZbuCf+RZW6L9MnH269D7L8m
z96bYXfASp4r7Jfw9AmRbbfWgTBGe2lQHn6RbETdKWKajcbepQVZblxgkJsxucbDsq4xTpi7DiqU
qPXjYQgKOuFVqied/bcjG4bSAAW1wlA1XmCRpMNmTpibWaMQtoQz19brxy51mD6HiGjbfw3NN/S2
Um/vS3F4Os9j34LQdVE95y/Jwwev0HA6WuNe/FQem/5a7QywI30lo/7crcL82KIZITkZ42GBrk+z
/RWbUM71pxqCljeJxTm6YgM4U3ibzZmjQPrmaLBjSGHS/QmRG+9JjwPnIbJntzjr59ojsuKPq4Yp
upsadEBsCsCw+lPrEjXn86IuDdxVyEGRk8dBvwpDemf3eTlzY9JoUS3VPmyWZQaJ3TwBv7DyMMCb
51Zl6PqOrIC74L3T1VvQGpAvS+6lzoHuscD+MpLJqDIPph6aeGaNooZQT5sfBRcjzzuLCBOZQZth
bKyGjfNrlQLKCTWJGzQB5htrMbhBWYPQO8w2ga9PRgHWNpw6vEq2suz1Y7i2C7mHhqNatWkhWooZ
c5fB0PqEnR+a5F7gFesDQaTbgECLi12Nhqk2RcqA7RisIDsn+IzXV7/VO3Nr/+ViHf5iuF/7VN8J
QXAMiQd/hKdTA9lUhpgtDwM0E20hnFytisexYf5OFEK8d19T5Rx0f9JdHZFtPxtNYyIKGOHHiNpH
z//j+l6oWtsbSHNayARfdHZyrEjt348jVrwMd1j0wQMBCEAojKZg/KEi3qoMpKLWDza5O7MDxhUX
FL9ytuEthj4ndDVEVYIynAuuTUIhxWESKd3aRaMI9BcWO89K9Eej7FinPkZHvdK1vSPaT9264ozC
AcJL1GrBEtYgIZspCDu4q7Cju4CQ4zQHv+Ba/nCOZLc00zIBlyNu5jonnltXKsOpgR44fRHMvgb5
vIbYQxTGWacG4j0GCrF35FrgxeIzE8cZRk8tsJMZ1zr9YjfXSJyU9p45ZlXOqMDoAgXAfrc68kAW
DiZ/d3O4iwy+g9gwwi/NeRbbNy+sjBWCTt9GM8sKufr6rRfieiz9SrHTwtvIF1ifZBTAh2dPfNYN
lpHmM8rMh5k4bzEIsQ6z3LUmaJm+jFD0tzOj5ThaD4UAnxUWeP4KhwgLxppA2e1/EHQrFgtI+RK2
aq5obZacoikudshMxzRfdEqPcTgXf7bVOZgH/B7i+zqRdL/LegeBUQUQyBw+DNufAwPjdHMAF7yy
RblzaKOoip3hklD12Ub+sf4Lf0ivO5U7+CZ4awAPHbW46ds6/ovfk+Rl5/cFz4WG6pvLu/kgWRLe
hokS0W5et9m9bxbqSP93aNO3p7WIeXI6ME/wdEnBusDHz9MVUeNO2L75ObH514SyKppOlZPNCSsX
1koBcmKnLATwmMdoVKRZUfe6B9mgZ8mY0ZWWonED3B9DbJHTOXVv7ceDVMz/TnSGmMUWPQTyiT3/
0V5u+ebbzoup5MmgRbSTV4sLCNAyneD1Cy6tUprViEfmpjq6TFBjECFKNbbRAjsYaHZjswIxfTtB
TEKNNOUwSigiKf7sa/wN4pD2+SrejrP2jlUOoigQzfO6ACGRf71h++BnBbCJCyqr6XrO1MJwhTZM
po2v1ANtVNKJ/dHvbmPiotuWVqELUZMhhzN54DX2Ub6O8szFnp/ra7iLZXGKsTSdLBMaSuHbMFcw
+4ewt8tb+50mFi8H6JBZhNbRzup6e2L3wDriRfq9mi0YzfYjGMKvnpAD7RT+G+1kzhFolPNuH5/U
E7O8a3FExk+rtdZ+QIqdwLPE2XH4kCFZYO8/1U5ezOsZajewtcQ3bmnT5s+VpV4eH9ruzMRcoYjD
9jzG7tBUZH+cSIYkOcfokioPvNGZ+BA24QXXpFrLVmCQUKRo8vEWv4HRRJHVq20oTGw4mNoqDjj0
+4jW2kqymhyLx91pf5Nn5b+Z02svKl4ShDrSpMTr2T7JB5zObGSOsmYVRZ/v5EdwVEYtQfAevQGq
YYAmIypjo/aSErXnLY6MHO9gSkxnt10QHZIccnUZxR2gBzgoE532bO7MXbKIHyHSHJHZKX29gdcJ
1NioNAoRvgucvJ9V9MzdezU2PTcERoxfh80b4W+hAjrkz1jboKnDuQ6QdKU4r+DgoYaxOfOBtknf
xJNXQ8ZC/Qie/Skp5UFaZOPFKUTcmW7nkJ2CLA5pGF0Npa3Du+h2M4cO/7x8VGdjAY8u1reWuodG
wiriFyTb5MZb3CXQOr7arnjKTFFc9h8Fh7fr9w/5pbaM+1JX4oEEDC4DF7P87QU/WLcKz2nDaE1b
xL2ew62xcRrtFGliaHND8iUg0eUzcfh02bZqgtVccoxaXNYL59R2sbjVBoBR431FBlnlSv+edSBb
gjawnxi3x2OE8zntNm4yHWSKadH5rZuch2mObpQKP0iK08H7jbkv/qqhoiOkOsEiNcYKYUOsTfhk
87iNGOS2diwWKce0ImAqVnZM701V9yca/kIBVSU8qQq/RumHSdzruhnSUjPNErb6NSqX0qt5mSeK
AgbIG+s4Tl8d2aVjNKt9AUF/yExEszK/DdQWYGIHjAW7Z7X2Ri3ThehiZ/QIdgMMeM/SZhpjqs4s
SNGBcbESabiL6H1Ciuv7sapotQBZs3A+MqQHAGX4o1OMyGjc3KLj0tNQb1qJI6rv/y+6fTJ3UKFi
jfNI6116Og5Zg6O05z6EHIxf+UExkKsc1wYgiPnfB9sDP15skcmtT+VgtDdjXx8GeRgw1FqNh3R5
Kjy3RWkg1ikGfrIH+O3Jv1q5ZdLN99q7TbwQ5Hpa8AzUgO5Boo22h+1afU78FqQv4L6RZCJuwZMh
TQZtC5whx/ZQCq8nEGxcLBDIjAuKBBbifZXrn5BJL7IJN7MdUXIImDAWefdR5H14P1qAjEj72GOL
mtJf5nq1rsjUhY+G969bTsReCU4Olx3HG7wW/E+O8SE0aDABoKrOc6R29jyNYhylO6J5UuwXGQPZ
Tyau6tjVSs0s8njC1zzlN/j6JN49a7bRX1KbvjD+d/BIJtTuE0GPDpz2pqCwR5Mr/TWa0wjEiqLV
nG5Aopz0+/bB/v8qN17wETuW1YHqgviinWH4ZmZ7IXTs6M2Z/EiI/rMoLOHgcMsdfpfVlFZrUZiL
3udi7saVPtIjML4Ity5vm/kfEPXxXvaqm3MxFopakWxf4pkIsydBV6IGo4Lpd5TDzhpD4LtnPNQc
aRm5nkwtOFqU9VfrTJNfeNzgprXj5zMZAPOoyHdtFDE7UfyXSTciOouQy2OJ1894vtu4zXnC3y0X
oypbSR3zW6tru697Sv2jCaradzaCTZW+bBVOVkL39S/orkKdR1Nv87jvj1Sng0kwQxF2H99wb2Gm
2RNthHITuwIZBFZg/SlYTUNtd914beOoYjjsOr9vFNeYikWYNgy4Ie4DuLMeez/lgDtayY5fhjoQ
0UZBFrU3sZ39nmOhIkjL+P86ZZqPQIr1dKahaupGPIOsm2CliG08KgBR69EenrR76ci44kAsD8xA
96fiZIMkKprok18VsGOOnmqyj1BolcIYi733HTGKDzw2gBx8Rvah7i1B9nsTYeK56QFI812AzSUs
OV9JEDXXVSN7p+oo5A7ULw1y8lqPgBet01bK/BA5R8WzsMjodNvW9E1APpaKcaB2JKFztMzjpSmX
eisBgbax4z/o2YeSZbcd5B2lzWRGEusG2DJWWvf0UJadqKJfbwjsbOcNuNCu5zgTuWT9yyV60l8L
CP8ETVJRq460tJjdjnCoM5tNsA/3gWDaTz/Q7+3iQ5+ssL6OB4Zae350jUk64ExneADp+p4L8/7v
B+9y7bYqDf2oM42a0tJgiEWpf8pGaC60QcDUTV2EtHCjQVUl6P/nWboRpeH6Ak0/0hvOyjvcziRi
IXvO9K9puQkLWdVJWL46dpUyh2rwDR2RqQAD0rTJXU+bgz6iWPIGulC1xPMnsaKnbSR8EDChDevl
jqdy7RqV684fO9urcvj80ul4lps7ma9JDPf5CxTDQ+nVk/xd0sS5AXZa6eSMXDfqTtgXEsWpPzi4
shJpDoa1wfydtGWzjX+Lph+ZTya7B83lhM+VaS1UovAD4OF5ZkL54Kf4rquv1DEyXhxWeiWkjC/2
3Ih4jl6oELR402Io40mnml91VrWleFAe3/m6G9a/I8rx2qqkkiHdfHLwMcHKQ4zt3hFwZSiT84mS
TOdkNcfX+42Lk8D5FtKfwAqxzHIn/Qr+8+7l2ba3hTOHYX/SjLLBgRtwKxHuPMrMhGcP1sNBUuB3
S2aGybwaBA7HxzqrUzajBtHBQPgrPHQF3Q070Ot9D+s08owpbvi61WdhT8DVWAg+dTpwVOF0ohYK
F5qQhHYdIVpRzWyLIhGFSkesHO+DhX8Xl5+/ZVz17Cf4TdRwmNrFBFoUsz4CbvUXJx3vsEayYEGV
WwMrIlWUgHm7P/MuCTyNGdxzIexxbODEGUtqao9ybOx5gQCrcHOkIGKZEOP+q3NhRkJ5qfm8lDd7
V7a+kIbfTpivIHeVCDLxFo/PSgFLjeQBzTuejI1h1hRRfUcS0MVFzvH+HnrC/cSaYfxZqox4vjYY
rtodnuKNUbjFiHpQOBDqrU8FRgfKAX2XtGc1VPizMkeL/9f0czqiCR4F/9npVyHL7Jn/rIBnBUD5
lpYL5i1oD8+xs18q28Lu5XCF3VzzAKqgIGuj0KBQcAKLIC+ISLjzokXZkfIZa6AuMdOSQDbqiOi0
oJRJVqwsfSx1SLoBY/yrRqQ8UP9+kAq/AeBMR+Hu6AVUmdAo0R8MD4gAy5HJsSBAON3h+WakRY3g
QGIXvVvMSZ4Vx9ECo2udLNh3KGUNFxJRWojX6PwKMhi+dwKuLuQ1sHhaIyKuMIqeZZVR5XSC5vMB
lv0kcBBTmDw8EQvCSe3avuO/rpKBt3YMQQJI6ys7f3qYzL3+4wJWOgwJ1qIpRuwBRVwKf1763IDp
w5FG+T34G95KFy6E/cCHH19A5t/Xg/H27+y/qNBUY9e+evTafx834ed60EpxKYnBLngFceR9yQ5V
N5KntTufAzIjSTnBzSlogPjDZgZQz0Zp8QpJb8FMwPa/JVqTb4vPULjbGrAGKSDjcz2J1bc4NWA9
5+0aAaepSQKdkiOweVXjr9J8AFjNv3LudR5HkfToq7topBvvHjwif1PB+jVxwRC8eM7+0HTnh68t
4Qoe/0nXrVX6LGqFfbWYZ0oLCDv7jhzlFQSHg9M1K4ShyG/fIbRG6qTCYH/1/rl8rju5iNREDt46
GbRYLWEViDouQyN/ikE6d6gnrY2vlZsrRb74bcaN7SmXWS1aP69qDg47kYenZztBy4mALR+RRhwo
khBIrnAE0dQvLIjft+LHgGdqoa1Pczkn0fI4f7lR02gpUvyW/J8KLmfs0gzWIiiqaEVVBMzS/pNT
XClNkG3s0avzoIbVUTmOU6Mqn2bQe/hp7u9YU6ebL/4yTwe/2BrHudcbVdlD+IrLVy6MzRU3QPCu
YqGnqF8FNp7h6Zci8whvy0fnb2KnrbHU7RcTxxt66HwKJhWSZnEnTOiHS49mHnYGvaVlGYSccfRY
QQ1bHZGo/XkwSa2RWhvUEHTnzCqvNIUsyksKEgdjS1m7mx98OB/0CM0MyucMjZ0/oqf7VyJX1Ozy
kknxJyKBl9RP5Cx5L615CYxYQiLC+KLFY3ABDb0j9zPaQEFgaAT7NAY58wEreBIVA63t7j0wYnHB
i8CW8/tNY9kE4zN7TTgdCud2kGV1yoQUjwqbYfM/aLj1LWX7I8Kcb7+hVj6I0R+L0xoSGG1TfejY
2vD8PxWYV61VBzCk947ELsDdwhKskQBGGSj6mQhwiDdBa9uTxY+hJbxF08x71XW1GrMnnXndI1H3
Me+r6l/5tZDES5Z0CDaJXLmJPT+FhJA72WP7CSF9NFlrTeVleTmNrUBLhu8gkUyK2koSORXqUA6Z
LZYaxJJgpcubgJ4icr4fOgGTRxF910lRP+1UL9b4ns7fF3qI7few7zhzeZbgoot8IeZFhzw802YW
/6dR2DAE5PxKuIDhTMphGupn9CZBJE1IZLoCdUBXg1ii0v39M2G7KPdNb9l80sIFOCtEF6t/vSxk
luHpjZBIrdIXFRdRsCJvFhIbnbGrUDJDrnyaCgBIYByvEo6Yc/kKHybhnZhhSx3w4W4pwguAIarQ
IGGR59Ljl9JNxw6sBK/0jO6FLs1vtS/0a57eZKEybKjmjwi9iozLEkA/C3bTAAVOlOMPVrIaFIUB
6JSJFP5IpBnWkrJdlds8uXY8/CsB5lECGsWtNSxCuufOVJEI1i7PztCQ23wf9N9PTzn1UytnALhU
/V6rD3Elv2nApD7iFvcGqqOLZBZhwnJ2egZ8U8+TbHao/uPCmnW05z6pBX70IAU/Xr7BGTdSbEop
hS6bH2tzwLsvt3ZN+Ew0T3vNmUX9GhdP54AikryI3P1jNJDenJ3z7yCaV7kFMouzp7Vs7rWmLL0Q
qyc/vbsi2FdJQY51t4Jo06VVKH0TtC/hyhzM1GJvWU1OdDVtZjPJXNdKTVdvZlk2SZTvF/1ZSkX3
mj4jnQ/CJ60tJhras/GYmf9sm9RXQg2P45oeB6kvXyZpZMb1igNRPNkJkqUc9ZinDLvMMM9u0VTC
d+AESSvVQE6bgAr27aqFtP521+m4/7gr1RXnHPG6kipguL45uTtf7RvnMt2xA+0hbh6g+BBBuswA
YSQZCHucJhYnP5H+B/H74Dah/CaiX1eEsthqrmBdlXb7F6TB8IV/EABG06z1qOo4OzAqJpagJrlu
Cqh0AKFqZIoQYQAG6aXxnlYRXsjodNeWaCggQTh4RBsz5ib/X/R20cVNYoJ6xMn8o43Kg/MkE/Vo
3TNiUZeUF/Qn7ycCu2BBSq8tjN6OWND/nzchjvPTqeJl8prafi/mzRDR5uKPPn+mVNxK8VIfVpfb
wRPOhXdZLOWhz40rigmhXFBCWaNceY2RA7MvCIED2BdOZlHAiOUJ72j28h28mGE8t5KTIdIeCJOM
8LfM5h0Zr0ClS4/kkf/wMgyb9jX7vBQhUPByMyPoIyR2TqeCKqxbtd28gCF0wknDtXREbO0Nvd57
enJ1Yl9yuZIeJ4I/E8fRjCUNXWefzWJB3bpxYPkWtVtZby9mPdd/rUWX2G47AVyvUN6Ij2jPto7F
zdImWt0OpLYWmNwSixxASACB5TYweMKjBPp5vzb6gI5G0/DulFVDKUANG05GOXG2WaOfErVuWFU4
fa3Ulz+07z8UuhhF15SSs9JR8LYkgdmp+0nOhzJdq0DmYUIYbCwJMTSgR25rsyJ3YvOYhvaL8/VE
Sl+bbtzzavMdWdCr8izJzwU+Km2W5lBT4sYdS/jCYbHfKBud7Sxi7BiA/YN/wkfBj9Y9DgP1sJZ7
4oLlfivpkAX/rXQ08k9aIYtmB/z0QNebft5g9VMzUr9gEQaUXLn5RVJBpUO4g2QXRFU/Do57ZtNA
lES3L3PPJVANM1rDbWo8jwYTwV2GgZnpsm80OQ84be75b+tO7T76krrF8WRVM7PVAc+YAtotun8F
tt+1OiyGTSPIPAA1Qr1yf2xwWo3iPmn0SpmbOQFHo8lQUcnCblDYCsPnwze/Tt66Y9F/xYSEANj0
v4AfS24l2zA82Ud9XiXMqJHbZTwElRq3B0++cvzJWPc6f9v3F6PjrVmxrKDtaKoGrCj4RduCrN4l
IF4D/aJxpxsfURL9E2CGx1OLDQP1YMTYFuuQR87IpQzs+n3wp8y+Wvx6ePn+XbfqwBHgwzuNZ5Pr
1ChqvnMQtCtJz4bkV2FD14AlO2FGy8bK+ke2crFl/yg4LtYqH4BYu9a/9pVTEefaOOKCRYRNaD8d
Qf6GyULE3UH0IZ0UwmnZOu20YgbR2ME/WNLCkXgFQ8QVl6ER8znYs+JsfMd6gih36xsXnyJgjc3K
pJ953OotQb8/4GxA64WVU7Smjk61uYkFr82lTRvpzW5dy0bjCsRzl7YkhY2xBg7xTwx5HqU/sksW
G6W8EgYamPtRpJOxQFJqOIo6TAuTA8LQmg6r5DSNCIsXor2sUBfkuCGSqOkeIjZR6zJabr5kOfCk
6nYf4LAmDZuqfp98jPLEGXzrPHa8VA3iLZOo6HPzm0AZ7Bz7ru0XC4mg6hClRh3VEV9sxZRAv2V9
vsI/rHZ4/coiXWsbPPszfuTft9VK5xnLCtiEEwJY/lGjbPCgC/KPdLKrYhCtgtqcU2puj5azpbL0
dXPJ5dgYArD2xFc5cvSZzCOSbTFz/Bo5VwrAQTckHDUOj4bp0bjMXB0PfxlxLPEDxf89+TBCjS/n
VAu+kKgDCeLizbI0riUopPVlr0P7rxg2n5L3uKY9QhDK9tYfPgTpiEzXOsU6y34FkoBLYG/PZP6N
b/CrLfK4qI6OcPnhT8jhd5vhWZ8bqkmg9kTvDqwW6SfiEOEXMBOBsIUsCD65QXqLPId/oJHvyCvK
LXuLvtAKtpeSlnn7htJWVx1ZKG3nqgwjTyD49QToqXOAPXiHs+6fPlUqX6cAvfOkwb5sFTlAuQh4
hie9uqsrdOehE3cfKuoaTpYVUlM0RCtxWSV+Y9l6bip21ZbZlpD9p6HY2U9ZEc7Whjxu9/U3QQTt
IV4WQe6OAMp+Q2U0lmdjGWvvAfCVOoCUFBtDkU74uSdda9FcSIPq74XsOg2m9xTa/tCBEdkKXhUL
25ACl/cGN78vmC+fAB10YQTnGXWgIawRFoMryi9F8khCKY1JNx7cay3XZgLxxNtznzrEVB4/jYBW
g9Ap4GOUeYoBkXo8UijD/Cff8KfsQ4QJOpmYMA54XxLkDz7MSs8c5R8yIsB/Upd67mahuU0+GZDH
BlslGFe32ujgOam/LlnSw7Oa1oRbMEj3kMGXl7uz203zlY0ip6JGHxoqTbmgncq/HIhIkTOekljV
BbJGxgyPE3oQY8k1cOuKjvS/EvgkYILlcAColueUK8ebsi3n7QEBVMd9VN/O4Xqf4n6uPNhuAxH8
u1BmXj8FF/8ee/68vcRnitT9P/HsTow9H0YiDB1sxyU5QYsPooCFs8oR5j8j5sBNP7NO+WaTo9GY
2fV0dkdFRVeVYVjBUlUxCDAOTIpClGNlKL0sdOV0xDNBiiMJKdR6Y9LQ6l9pY+DNPoPwvBxPWgJ4
xZwRBn0j/jxbWrZvFj0sJdPrkwNrmJgUsFM9wyJF78NM2kA406YFewBSkzBwrfYvZ65snQKGISka
wa7d55nU6c7aF7i7kntYTiaD37IrVkoAumWR5TcHtXRYRE9NntbPnkYhAStG7YBtp3R6FrJKqRn8
Nc/Qp2OLs7uutUJ5XvJmsBgcNkKd93ToapDiYTQQw254XCf1s10drWEiOVbXsvF1I73v4zwH5rd7
DzKsE5Ih0exLbbv4HasS9PT3wOL+X4jzqy0AXkJoM2L29Iqv0JN5YbpAJ2pM2LpyF/jGPb0UNGIy
cCGfEKDiXQmTfcc2OjxcuWtf20uqedHAsc2uxlVyQwo4tPd2h4OGi+frdi8dMxC+Xz5T+8LXysdc
VPP3BtKMxeiPWxXetYWiT57EB4d5TJfYNXxWDauzy9RISKNLzblMQl9cHhrBN89h1fMLNen4Tfh9
vyuydnas2gYBltpRwgnlMrF011trDDoptjDblrRnY5Eh5ZJJW0yDTEKYTRzyoMzBws+DnH9pVUKP
Xy7w9HtdCyoC+kC/6/YkK1B3wHRypEdQcA54jhPBSnL7chf4nzgDiRRlgfZ62BEnKUiRY0fdWvcL
HOK6INhIH80LMfRtYjCz23ejWdDuXJsEBNbo4x0j1SM6SftxMT+PCMP2+U1PHoDduHlHY0/1eHm6
YETR/t3dnRpdmdawAMzoLNl/q/qR8FBdz2Ga4OJGMFkhOkh6qhAYb3724vpHdHbLcRfVkeCNmB4L
taA+uDYbCqoz3pvAI/SRpXyy2p27cNO4Vh30CWbarWPAyE13k1RDVeFUzsaN2VM2a5mMzJBNbK9z
WzWb3XE8PNgLL6GV6iMUEehigaPcO32rk4jIV96H5GfMkH5w3ABZc4bWkj6JI93O+EY7AuoQhAjc
qdcVGxI5NmcTSJ0nclCC972XjHcAhAzmD1DhZMrwEwrSEv2zKoeka4cdqOufuM7lo4vpubhdehcT
VLOv+VHQNdDWkppgG5iJtScZhkHkWPpIfnnk1UR7TsiuhAYalt7jqta+ExxlJTIBEkUBHnGNdB/f
R5b67EYOHHHITN0pNGU4enUspp3DHqHObt5SvdP8RphfiiSVxyqKyzcJSIihAJ5S+0yvV84GUgLw
G/Q8WN1fycHrWysqaquG71Zp3MG+pA6Y4f2m5uOcEbCjh8pSplYxDCr2JpsmBkogamAz2bU7i82e
NccP6jR43qTXmMEyiAvtIcEIFsquoJBnUqu79zuHq8t3XIs80qQOUvNCUfmuckTy0HVW1DVHeIWh
pwL1jrUD6b8vkWRnACjXGUdoWVy+qRBqb60esEITjEsailX/kjESiXnqGNSCZ7WjyaP/GQRMsyX3
DV++dG7YgXReGETfjOmswvtjTPC1a8svN3p6qDrjlsM3D0wnYOTB6ayt9evqOFHt0hMPctXTMQ6u
5UKCll/ft1rdhSCGnM07sqrBDvzu7p7qG4PTgjCHyklgTRNNXXK18xjY6a54mm0Qj+SGWcvAoMfR
W8dmuK75CtgBXx0hImMlpY3Z/DGmAfQOUfoKzbpWQLcBdN9qQ6tN4O+Yv2kdZ37J2WWjsVjjAAxT
hq44C8uSV9Glqs6KJ7AKjMWHqzVauoBaUom9yL9CQmAaBA+fFprzCzn0MIPXp0lnuxcGVOewx2bn
1URAsorAU6rc+RywBBId7kqsdwedETeG7ugxolOd2mPdCYyTVY33lnroql/bqSivW+ZaP/3KKrZ0
64PwIfdXngF7x6MwbgJ5OQgC5/SGCjCTIinjLRg5IgjPYJTDv3HW/6tFG8GH8OkuTi9fE/bWJTda
CMtlR5kPT+H8I//uCn2/hG0x6Nuk5iC2xTPvOoyqKxRP8NMMqT04w8E+1C5Q0CkGO8jo28SKAVgv
44UvLnwCC4ippIH0CBPF/yJI6v803Vt6A7dwFQi6zX93SN0p+vSQ9041vJt4Zcu0EOu/4EOGW2gB
AunY+3vXFII0G1sa5vgVviw04C+qqik4MvYjZkfYjgprNCe2ckntzJgl74Buk0TA/zG81j1vVJzF
ApDc7YaWwHADWbx6syiZtZVXYzyUKAlInPN3XzodZO2gRqq26I26vKglGwxvkEpds+R01SH/fkUZ
wY8Zv3Cp4M65NIkD8MfiGlKkatDlxYTKho1Qfj5RshIpO3RhTKcat7M0mtWOkVMUwq2WP04pGWtD
MHSqluMOR8F2RkaIzN2sVKUr+lcsS5puenz3lJRe8HmoPRwRVrN8Rx3lhPEr8dDXusq8U0u8Oiup
t47zlLC9npQKSHnTrqSypM6UCA6HSJjSeQdqX8eGxiztbSg0YB/OC9ZvH32O7FcOQK3KcG49Kzlf
pFCSy+8c8Vni4TKzw/blhhIw9hx0Pux+tYxw9hrQfdUL/Ku4A+nKxKxq5BGbzzuxtv3CSEUsW4Hp
UpnRcRnlsYbf27GY0rlnLhtxj5FhnvSvAlTuKdMQqHdhZYQmUj0VdUHwgXH9wV0VKAuKI/TcxE8e
IzarG2O51zMAyb9UL8I6JqIQGFkPMW6GQcdYHQ/qx8S/lYlNYKplcmYs0zcSozSZkDQgjsWudaZ5
bFFKiPhka10viUVDNgEXqsamQ/o8xksrQbrpXDqKgL9Bh+gWwj4fmWHN3kueHydj10XAjIokvE0K
sZOSHzT6ZywdV5KPHH1uZYZVF+lt43W2RWkx/4FHzbt1ee7DpTu9H/WP+JALhmYMqbN3y36IB+zB
rjQSjEibkl82tcZAftwT8/ydVHrHpatbzM7MbXhUSMrWp7bQXomTp5DgCoOddMGHnEVXsCKFqwOo
dkC+K5Bsvne1QGCu2FfiF/E4EcknvhaFWeE7NN0mw7ROdQPN7Jxft5PvYHTAbW1SjaXSzjfCjgco
ikuri3Z5a0uFFTwKffgh6mRte9gpppYdgh1MHzifGb2gnrYXkmVmwKYgKNWliYO3Yh/x9Jne4ECc
IlQ5w1Y/IZ2V5iwMBtvBp6mILKw+I4+mWScUcP7Krgqm6CEM9Eb5QpAQdR+pqTtkz8LNME+IM77L
eq+RLuzbCP/wgsOLZ2/LAnoAHxEuqCXrxxcaW58AaQCv7poXQ3TyWg/wZPjraKOyim7Sm5SHRXxp
W5SV+hP0Rq1Z+b4i1OH5GGcl9kMURFbMAJp14ib8pq0oavH/UcpgdpkRySvQ8QdD7NGUE4anNBzw
DNeVjO0kkluudqBmK3QVUWCOIiU8vv5VpVtlS0akLDMXvSxwDXDZBJgBxiaFMqgOikxyCNtwhZHK
cQjUMDAV+IeUZiXxz1bHHsVA0ayIWBPaXrOuiCLZh2S3pNWk4cnL9Yn+kGmoyE1H8UDL5hKa+E7n
T+NLJE4q1BoGQbA6Yl/XOTElkPJ6rGjMxDVmZKyWonxwhWOOQjbX62HzMbL7Mm1WbCKEGi3yKx2L
+L8noW4eX4bgyEHm20fMOrxwJq5YSj116328uCGPZbJcQlo+FcOu+rnW/ZhjjrPpSrLCM9KCpruH
OcGOB8JCvghbIWTTFbFoGxH0Gvn/bLMGX9kU0du3jSJAd/xcJXdRa2calVLHcG50YW8qzU7bnXWC
rsQSkg+CM7q/SsMy86n6UBUMl3g93xHq/tsPcFTFc8mBbG/Xfe6V9wSDnVwyu/WaeWsj4XomwCMq
74ciGRR+g7zdrYSIWAaP5DL0Eor13g5TIm2URPzlc/yFDLG21mJto/IKU9qnZTWEpvptmXOVwoAN
lw30eJqUbEkwJYyasLDikoKOg/tmZHXXhFhjvX/oI+0lC03GdtWzbh9SrxYnb1kGgL4CkR9sgCQv
/l3nsjgJleOyPQf4DhPtbZduWyBa/v/OOginJVvwOPOAmVhUA1IlJXRjPhSe+n+fG8JikTvIpRms
4d/Sk9NibIXCOlXJ0lfGyhviKlvy29g4u06SPpL6iyQ7TPGwxWXgm5TXW3XCpbkSH7P/drz5dg0F
oE/tnAl76WM0b8Q6hucpU8qp7fmzbcNiWioQR4AzjGimTJsdxB5V5ZxjDrRth33fz08pJVhIoRnZ
kaQw/mLThvrfEDYkUHvXm7C0LKNplKL83uuxx/UY8XlruTcMCW5YDUEGatRkMAkehcN8vkrFVvPD
d6I3K0d+u+AvNx2GqH4H0GscgcXuEg8OPD7NB5/iKW2y31jVVOiSfYT1MmFLNJdHgQJAig8xUgBn
pKYZYNIwZMC/ES/C1mJqMbpcGsqExazD3vq+OMp9oURrDkjYJmieIUvJ6X4lnZ+1MPVNXO2AIto+
806OcKaN44ZQ5j8fcQH8Qfuu2mFDIdy9ep0IQCWb0kF+SCWU4bRA3g2dcYukOYhUiJ26Edn6brUI
dLkq4+uka+xTGXWMxRlEcpMer9ZsyRNdCTVj6n+dqHB236GAngiFvyK0bc1VK0CV7/i3ZUH/QmWm
t7BK+wZZjfxPpNoSpCmzYL5nQxWlecmoKuQYScK1beVXnw51NAkES6AmoMUFIFd2hSPXJi0EbmgF
HerfN6mQ8wiYASgTXpsyvHRUNj2cIok/KcLjWHK9IItLj6Lr2teM6DBQlhUJIZnS3My3UCTB5iUc
h7/lmmdh4iETwDqyKG3XEcRJVxBOjACeLBW7MIwfg1MFDEl6ZKVhYPepozcJd4yxiDiI8TY01+2l
17CZbIqqPiIb5fdD7Der5huN2UeubkEDCWF0bR77Mxt7LIf4fWne/faSMrwf92kt/HQ2ZvdB0SKb
EE2T5VvpIPoMpJRTSENyimMf/J7rSMMPmISbiYp/Keh1HHLr6qcQ+FRSSahpZnNRRvZ8RLaWDIPH
G5r0+zTDG6P8qY2ji2u08gWRB7o2xg2EYM9m//TFRGt/MZPGGk+eolNIWT3/2GZI+ZaBmOLMZjc/
2YMp+il47PdB016QEKvKXTxIwybP8NoA6sc2cdNV5cvYlqq2mXbHlJWUjtl9C+PEOwKG+2Wr6eiH
PA78dFjJnJCCHNW4KRBDOzVMzmbyF+eGerI5ewady+gex9W9RhzzKIyrcfgn7vxMY7jzGueRFXJX
AiuzEddLMPQvPKkuwXNnHvFgqpCoJvQTPqBLLLfPV3hgCHSdIIsMvhxW1YMNgvxC277YfKRUKcao
GW4PBGZs23+L1l2o3k4/fKQAeonwr1v9vYbms3K0PLfJqbHlPnq7G0HpMcRDk1C2CzdTCgatq8bn
Z1cJkfcAdbLoQni2Rf1++rqTPmImYeKE/KyAK50pk15JyYfenkZuwmkJ85lgvtR/h2LGm60OnZ6H
9pmUZ9XOFMIFLCVNEx3SEMt7/PRcyyDPC2pQHRhxyyY4dBH/75jiGMS/xV83GerAcz4axoU5WNy/
0UpmaYU6V5EILYk7IpqaVNHIlFGJ859UkosoCGA1qO64cbNaHT9KRtdGkNQqJWpkKepWT023jmkg
Fj9you/YZd3udloN7leNAZ6Lw4TtDYN2nU8tjqwhTCAHzeWoiW5zmCvWY2jF3WxR8a7x66pB6KdW
xwLlqAvIR6MKdc8MYRu377/59gfPzCqVR8H+m0Y0K6m0S7eV/eOTRh9oq8FF6lL3YfPataEziOq1
xdgaGCtZu34V0dTou7oqukQJ4nEu6ItcFrV2w1RYTIhMTzPre21p6zNrZVI97sqyaa31dglvcylA
ZvR+4OmzYTuKi1PtTTndaISMtcxuhz0P9hMJiC1QNXgSkr57BfC+TMJq/+w7DBglI47DCsWd2FS5
OscmGYu0Cv9QCMNKusGlPgfclhSeRnxdHNQxKbXQ8xN1CRKvOTGCIo3qVltdUfYfqKv5eWPupvf4
e071aVJQAXQmoN0NjIAAGXoxLL1XOzi2vgKNJgJ0naokPOdfbGWrpLxYX4L1uzo261uM3/dUTs/g
SUugelWuJtivPTIeM1M9FMO4cD1YzGId9LzV9ckJ774cfjE0mReove3vl81u75eCYTyd1QLlyW/a
I/dFdQf8EbWD3mg2VQcKGaPXq9+Hn1LEZNxUuuMDOHfERpiD46Ml/mYua78w7y4EpOzDSqTSVHYb
PiXukvpJ6GNshmu63P3+3mhwLo/9ylBkKqR2FECocRmMof8Q6h66Qp0mXAh5qde7i+1BXodPgYky
n4SRzIa+SH316o09lQCFRhqvVG0AqNTzsLnv1Fh7wLHl2qNWrDh29Gt1fk2k+RXDOj9m5kQfbJHW
tu19vDgjSM5x+yVIwGBuNa9rY0e5IMkQAlj2pjvhuJNWO4CAWDN6+g5UBT9BxQa7AXcILOmNK2mO
7DZd9UGD41kOyuUif/O8fcJGi+zZns59lHybyrmlkV6488KiwuaLktrz/bt6tDoY4erbvPxlvz4q
/H9zPY2hIsYiSb6tY0/EjL8/MqfXCVJBGuzTY3gmcrOSNPrE01Rp/trYA5HwefhEbsqCx8kQnMea
zREPXHO96qr0abTha2E14UMH49xTqzj50IOg9nG1IquIyk3ukpMnbjyFEdfTdr3SseUynTTQ6SSb
WQ2JYZZyWQkNAkfp2x/LENGDJ7fcin6AwNu4U7elLTQHgDV7UFwGulWI7F0EwY7bp9DxJyqBMGQq
AFOgdaUOiOUdI7rV6XGP6Vz9Z3MRkf3ZCQ0dr42oOOSb5E/FmqAdmFEukaAgQi0Exj/xRoNJRYAX
778ZII3TrW8td8taskjsFZwaqzxe87R0mluWauflRLKD3esCf3vSOO75DvQo1mr8IE91Dp30iur9
/6/f/0O6BnSqwBAuJlcJZ0GoPSefbR7Y7fF0DhXChJCCVcD/M8NTOjJ8rXuoJgBQCuYuaYqQctSC
OB9Aa6qZN4a4bvne/kkNmF3jNjaky5D9uFx1KUlLyHwuu1pYQr83VlyAsmFuYa63HYXfEZT0Ipo1
6qJ6Yr/iCYmzcsmVrZty9RtiX+mGSjdVbpXmzWFMXoiYsUAUO7rGGaF5MyNxWxOx02Nxw4tSJ9xl
BR8qUDwFArSmk7CN6GltGOb0pzvLtxeGsOjgsAgSu0eJ0KhZihyYne4+cuQXuib0YLHqeeGiDC4D
jVE8GUumqy1jHs8VuKm+kr1cFkUujMS+JSfPcNiX7d2pwepWLTyK3+bSF2XFK0KC/AHYC6jzwL7a
1w63C78UlXvceKv/E3LrfV7AbN6Hw69joUOitbCjwm7ew8mNbqRsKx3qBwAo32US4GzMlWM23Sck
h9MEapyytMQyw2+vkNgteGGsqcAp56R9iC00GV5RtjIgiSUfna9ZLLO2KmrBOe65b223To/XtjnD
+IjxUqTWphnb/TE2JiHB7dTKIjB0ch8jORmsxXq/Xch5Y401efA5TdiemkrXXw1CjDwSYyxPBoC3
ioFAHqoD7yxfeUq8jmhUeHlGwh6A3amtu2nsXWVw8qPRWa48uvf1nQdPXE8oGMS/FgSJe8HyVatT
GyPRJe0oX0womDaqdA/7PA7DyelnvACucbSxVtx8NZ3dm/oPO+Jb/X+4RF6HtPbGH0ksKQZ9U3yc
DD4RgEcK4U/GAmnUqgzWl3u4C/BaPSlGH9fmrpiS5/sJC88wZMmkuo+eSkP5SqpsWGrxUs1B95Gv
UVeMhregohU+Hv3huZ5e9XE4ywCaYrv+IsqQ0sjvh+uxv5TI37w8g3gZyWdjntn2uPQwit50YgkS
lRG0r6nwdQZMwjVs7Hd4ZFxKor7BwaWEuGD0Yb0GqJW5sTm/7381by4cYNMEJeRAzmCFkbQCb+mk
Q3tHtBvvrp/EB+1it6rwVB7zvHe9FLdv3bVSHul91caFy9MUneHFn4eoxuHeyC8pQ2u1Q/NSVnrS
FE/5Ti1Shk5AG2ZYOzwUSE9an7yyETB8sklozTEz3CfGAO0Nz3QgpQP8UwWtoYExUUyx7CAb4Xlp
fSZDlMt2fRTMe3pW/eFxykd4AToW4VXLWbLQjVkneo6hXDovjEzUF8oWYB/z3F2XKPRBSJD0jB8v
94NWppCYE8C5RSOA+Bz9cc/KBv/jxGOpX0hdEhroF9U6lC0r7smWiJ9FEymJBmhS5wNBF987HV5c
OO9NOmYTawx8cvwlnhN432uc7WRRfEjQWB5+mu60dXK+/JIqf6NdLR3fMOwdwEOswaenv9dWd5qY
hKfubgw3YcuZJp5kb4BTcwVjHjpzzdin7DibqcPzEtxNA7rpBHbpgGLEVsA7wNrxa5PJDPrMef0M
4OQkUXMCcaHim7Q7/8Sfu+c9YL1oxGUlWyyOmDv4jvuIcaO+vTkOx2poB+yCH/uBOHBW7HT7iep5
8JHiztwXlZtMXL38e+Oq7y1zSk794uJ/CW0i1MsX2POiNhRHOItdTyjYX1tl37LPE1fS8Y4pg4hd
pC/4HR/oI6NMlLKwb5tGIkCIKGFRuB9FZqpeTXF5cepf0n6gelqeaQ4y052IQNg4Haqh4RaaLM+h
kIGHsYwIfS/Yr3YjCYiRmln1VbQ0MeptDyJsZec0oUISoruqrwLJtqPVD9bgc3KDo78aoI28WuGz
EqfSFIWeII/Bn7zx/KsF4p7HhOiiC0lw3AclTiYDgj2antxL5qXmVslrvppUBeo4SuU1kYyrnnIe
1VuqGDf+TzrjkUpFFw32uNR0PbidZs4Fab1nyIWa3aLTmltCghnfU9XwLlBYe+ggwSQ6/AqvkwDt
RXafFcCXWO351dlSluzFMgsTjFlKuwXBL2mHS/GosOPnMLjHuwbeFkhwxjXGCMD1aPkkrDGpf2g9
yb6gtDeU7sfsJ2kGwAvgoqfPJ3FECFy/UMn71UFSIY3LaNjqngsJoICI9qCoXkWm8GHKez4bn8zK
oIZCFcaOqCj6+85hSK3d10b4pdEr89tvBvM5Px8L/Ewc5K2x6vrUSEaeZj4YjeL9gD2HvGh/yPdQ
bHV5H+Uaz69LgtyqNIWOvDtXMiKIAB/6NeX+B3Owvn71NjUOje40dXOWvthDQROdnWyKfwP19Ssi
NstsLmapjc6GmeJd+39nnRuCYLlfzbJphhKWmc3Y8O5+nyxCrpnQ0KUVext7M2s9HfsNszazqtaL
ye5S2IYYDS+skpzR3swEe1CVmhFrwC1fOsXhXb5EY6X9nPk45xeCy3ON7LDw2sfbNM7qzJ5VzTje
5x6lmuZRYapaefBSMgR5o/LKHn6frjiBYBiPDO2RrLcL8Okh2UAxfwdp+aEsuYH1wJ6G06B7JYhd
e8PX/fznXZ78b0BYBuJnz86Y+5TZeaAmD25CASvuTzHM0J5Fl+ohNCCi96fQO2pQ43rylXIAke03
Qas11HVGdYFwEBH00vu86witYWM+WudgLT9R4rwRrZf8CW/bSDtXiLW/eWKUiHrv+oTzxrj/Y8JP
szjvIuZhSFp7i+mkRjpPIo0YUXoaedCdBe3IoD03TjFmNTvzfkt8GE+HigMVkQkLWmuzCFmZKB9l
Z0hMrwxp+Ufdgtub5tGuECq1JX9xlFGmCKKEEIgMJSNxoLErZcYrIGPjj4wgGaug4GkeGUxO7PTU
TWnKdcYFmwZYAzyGataPCmIPbGxBNlxBSWbSCkoEdizSJSdBuMh3aUNNsuZkdp6Cuyjs/EaZCFlV
OzXtk+T5oc4eBDPDYXW0wWb5L7J0JwEj+dyy5vgQbXnc08SAJhR1pB5qilx3RHjJ4PYBQv8//OkU
0f8mg4twWoKSTEssKl4mesfVJcOMiyT0NXsn33bPu9C6C+eEti7phVbZY2K/9HGt3HBhk50jtRgS
TbgcsCtkVAV04v0DjWyzTQgXJXgkRxrTPnZhtz1gR2H5iPGluuGFkxkq9iIzAaYAtb/JHar99YBO
+/C8fWXlGTZTEO1fi9aooaMZQ0w6phao6m02a+kVG3bq+svn489XdZQw4U03BE46nTLuetE7BOK2
tOY6iMXKGazw8sM++lcdaZsSbnXQA1H3sSdkERhBJQ5NCCxueNxpgcBXeZzGzErDNj5dqqYOMd6L
NImRtOjRqJIeKJ6YjJRs+DQdNeJYlmrDdTvk9wWX1C00jqaiB+QwmWb5aYpcOoUJ25iD9GvmQbo5
LrlexA==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DF3rB/EYB8CW3JcVKbSrHxcf8hWQ6Adi2FENCsDxbJqQM2PfEO1ExRaqdTGvESoZDD03M1OisqUy
ZpFV+23YFeI8sgKjMQnUv5Q+JhR1YjTnr4HgKJgC18wUyE3JFNNm/dzDPB46qq1b1ZW7TVnz/iPp
WNX7AiQyUAhvr0WUMwNX7Fyv7IRbwd9EHJNcaV1wxMmcp4N7n3V4w8v3p3H9uJ6xdEmI0q8PRur8
8TOa/LzZI5AIvcZFx8WI72DrmU4lPFOGMAx27MbtMU5k449VvVMlUdK22qLgZ1cVyaPzb067VAfk
IcqzjS6u79PTa9cQucw7wD4tDfoSYxgk34YdDQ==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
GhKx3Cq5+M6nqKsQJNwLMdAeAmO+1cIfyeTARaploItkBTa2e42vrHlnhm+ExCiUtCbZLJb83Xvs
wWLzwB7+dWJjtFr4l4IrgDucTxEZAaS37QQSl2u8bU0SWkWCJZmxbph7WCP394YLRcuVw96XWV6c
l57lWuzrKuZ0bJbxATBlEALXwXU38p8BNxE/gB/p45PVjh1jLP/eOfqDiD4usA5Ei/D94/10SBJe
84UOGq+qHY00YcLWzxTGFL2xSkVQnEGcrZ8DHmOW/1Zf3PT3z54JCDhyxvR0A7ArrVNSZviad2G5
ywosIJVX8KC878npQNpIm1lTE1lTZ2Mc6v3pwg==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 246064)
`protect data_block
dBdWYZbHDIgRBaJpuB/6u4DzkYOuz23G8smt1kxX2BU5JPa8ki63fP1Q7HUVGbDB5Yfj3SGcK6pv
GiPFr0fphfNSbhDRRBOjzT4wP7XHNG3lMpFLd3hvEYJMrMGNa1UXcjMTj/XBpd8dK5tkLAmuscFM
4myetSnF+S9VfEA14l7mntLIxsCU5syExeyTvE1kZy4ziqiNRnIIEq8Cyh3daVVsloKOSpIUI3Yd
HQSzudKzB2hHeFuw4JNVBlkf1YNlzcS2av4V/1inLP37WDP50aCd7BayEmAlVZ6BxngX/dX/5x1y
uBVCFGIC20cNOdsb3aXUuGmUxKNk02lNYk19kpdBGApoX1YJW8re858VzCpBufqTWq/B3JXFyi6M
3X+RVzaEZYlL2Rxc3D6QeNzfoXuuZGZgmGxxzf2/FtR0v2pElowJCoVmMyW9K1W4Oxuxhk2pHblL
BSX9opU/r18NKbwZH8MlwhpluVLfFVneWVmj+HxHiyqZB5wgrjSy0JSqf6Xxt7XEMbQKizvWdYiw
KlNTMUiCthobelvwZ999GRpHmNfBX5FkaYc9OAWgDDPtIMsRHJjpcllLNJcKzYOrcBfqwC+jjSNs
rpI9i/x+Zzl02RmO8KoxNhB2nJdaGvSL8PJENJSR6/QXLaaGlkVLcE/keCjzJAJ6jRPoBBchxMmI
Ln85SKoTjVsT7jGni/llIENsLMVjUZ4QGIjNHZfMV2P1w+sK5Od2r53OHEFJMS0mpedX69lIh8M6
rx/DEHVFvKMmG8AdI0F5Memik8yjmeuO9hy0hGjOmaSgBJJkrYLPUPpSAmTbZoudlxPcInjZz5+P
xMgEtdsEiKQpCaHpLGMSjbxJ8O6rAr75a51o+1a48aYwJwZKm8OJu5hGNmI2itcQUFgGEKdgF+bQ
kvkgLSJLLOq5t8gTP5hmqmFtJwiu32kXr9iMpHMvdtZ4DNv1BmWg1IMtsutJP8/EH/thNNWu3PgA
pk/t81dFuGVBr7yytZLEZtBl5rMxAJwpPvEcLOob3NqM/JuupOFrH6fsjCfQY9y8nbkp998X+zs5
vt1/wf3tTCUb8lqkIfiWW0ELw0q4oOl7yxpY4wwMtEQ7N5xGFEt4Sw5tuA/0H2nQhogd+prQOTyk
+Dj8ixRbtw4xX3BkJQzrdz9FDygNMIZP3ZACaIV+Vt6PyX1TDn5A5/iE9NAIZ94qLCHx6hRuIwfc
Ze8XzPlzSq76OA3wM2rmVH6xJAcWJFem54i60MDdFlDZHNiyiJLjdcOrJ9KfomJYjhn7wmYfeXrQ
YwYb6SUN48azkfqN6KPZV6eAm8aF3QpGlJqxTN8KjSKzODTwY5dWixumBKCTXge15P/gyUjJilPD
1f6FliNQPQIn8dmhQ4mx8wLjc67mCOv78SAXAYBf07w8MCzZosssSIztnXMo/aMSpvyRfzxc7SpC
203O8SGGTRZIGT/ZS+bgcnJO7yL1lQIE4FKWY47c5uz08HOh66LQKDmHKiRw3Z5379JE8Mn7XUl3
NZJoBQdL2aAye9S9E3S/xKd0UvPRED5zj8XESOzj8mBYG7IKZXKfoXRhhKMYEx1Cs1t85jkPhfAI
kkkUHbNTznA7N1mJDs3FZ4pjes6zDPOt5UPq7uJ6UGoCU9eR9VI7KRaCa+gKBHXzEnIAtNl2doJR
3dQycskpQlQj7tnZfddVJzEIOwExncUWQM4Ni3gJkrRPM5XhLfQJh4i3rCscNmITf5sy/Z3rIf1Q
qFIkSZpeRWUmjyjokD4hJIP8r6pu+4JFhKHF/PGKT9o9DyUjL0sirmsh1gu6+NBN+UO9ab4KRvBh
b6srsZGTV2DSj5ZXW3WOwgVJnZLFm0UsT6WUT49xgB2B8w8WmB9mRjfvBWWjqpkr9cxDR+AG9MF7
osndhqbRRzL5XdWEoXzZQHN95+CByxa07UNrcDvjEMUg1eEERO59RL1Ziykm1If8bpMGeoMvvX++
Mv68Sf0HCgChunJITDN8RL6zDEk56+zy3Z6lSdOITEfpBWegnIETFj+pyPMPt1OmEmHHvq6bHADt
fm+Z6CnCuHyLvdvY76Ao8EOZOUJ17Mr3xr9V4lD8Gk+kUk9VchPsbnAETMrbupZEgl88LZfMpo49
fgk1txFPjdbUgaHhJ8KKYfQobX/gIHb0Gxxg1Qz5hEuMjn7jjmgGgwKJZj1QxP7+lnJfSdMK8NCV
JJ4ilSXgTSY4Xb3oczr0TILCMdoVXTtfkFeo+7nzH6BM4StdG2SdAbcPIYP/eF6QImza/SW7A6SZ
to0qK68jUcfrStg+jULuSGDaJl5LP33PHBXFTqscJ3IFdbEOiotI9ypmJqNNIy7QqSK+g5AYsA/G
H+Z5EKn2PAxYz09QJzHIVAZK4HGheO3yvg0Ep1nykSHMBvG1wAiDXKNevydYCr/rmr5IdKTpm9Sz
d/Gj6pfqgcGBGxpJ6adoILrxsMfO0CxVjPAyIQmgmb8a386H6S27rk3dLDr+eEGGtTu967VnMWcp
FXdgjQwBIvFt7m2OPx6uQLpdxbL4qNTr9p96tq9sMiYcBatnAxHwen4Bd3OQP9Nb62MSY7Y/EwZe
AQ4m6cMqyMaCs1H0e2+jJPxwiW0QPrls+4xdM7WehmwKkS1op/9cmL5uxyaU6J2xR2VqsB3t0GT+
ChGHQ8JxVvoJ3QcVBEINhklDFn1yguE4ZGsFaYOHynv05pR4ikM9wbQjlx/v2lrCNUwf8A24fzN5
8aODNoQ0C0d/Dj53kYo72v5yE7AiauEOpCuw+2R4XSqfy4peeKVDWaOCPqgv0Qa13bkhaOCXNrHa
My863qmQUw77F7cQhEZu7mFWzjKYxKamtmL+L/4DrcuW4iUxP26CFd9PjUA8MPLV0IwG3fSA3Zas
EzAKJ6gw7nHoni0q+DkcdQ+pjtSlHxg65C2HOtex+azl2873Obhx322SUgT2iWu0GmirrhncQxMl
FkOvO1ejAF9UnlNUHVM+o2zStFSepvmTB8U3Ftkyak5E0xMN//nosn6uPrAdTvUPtDL2YjS8XuRD
iM5zP8QI+7CtjpwF2373pIqW+DeIuLvIS/IUFgMxi0uu+UEofp0Y+eb7OUE3rXLQvUxE7R/SnNJT
oMSO0qlCyTU1pEAKiAEGiXieL8YRiuopXTZNTd9MweLm/gmISgi6m2q9w/cAKIBs6+ogIxWjLgzQ
ZACMXaFYUvTKWe2CxFXz0WqEtBauUvLd7GU53g43SRVGEfU4Fq8pqIUgG77mBuqgGP5JtqvaNei1
HsE2iR9IanAvEXD8GyuHUEGzPO+TH/rsK51Wy4N8k3CtAgOW5b1z/YA+BoiJxUwbNIgqWv88vq35
mrOBB0gxJhIWBboEtEcE+SupL5d4o3iy/WlX3fnEU4Is/IsZFqrUzAlTuEfh/gZkI5Jst8N8GEqo
Phm4jr1ictfld3/RMWEpjmMLkDe4CQd5/gZpDQPzZESotDeIQd1j9Iq+b0ZgJStc7MalETDhKmv2
wZwW0nXo+QHHpXfibpAnWSmaRpaLNutxyejdC3P7GKUUSqRPDlqKXtbaM0vl/cZ1dMtCkHUsDu0b
13hb3TSLxfuiJiyAIdHFXafKiCex4K5UHrm/gcu77mgSlwp4sg3qHbbg6Jl9+jFUVNV/62yKUwkE
+VZnq4JGWiIKdzlpEeegW7GJkDL8dCKJT2Z7M8HKjlRF0z0icRZsSJUn2zHj/ZwnfDmliw3sHA5t
yNe4OlOmqLcL1fSc8TDzafy8tLhpVTQl7gBJVWao1uZV0pw7HgNua6MtpKbZTXSbMKrj9gjNY8rm
ZJu4755L6frEMDOQvX2JYZyAMCjekKR1g2an6NbxhCfC0mNRcQoVcJly0hwpbERV0zV1G8cdtf/B
oCrwjjK23LXtQo6LxFlwPNKPsNAvLQyNUwITb91mAO26HPIkmlN59DkWNsUOU68rPTt1cjeP8mt3
O0pXcIb9Enl5sSqJayM2TDb54zWjrviz+UXrGw9KF2MmsbHhKl4KpeZZdtoR05s0v3johAZEsroV
bhMPCF5KbFlgJMPQ1me9N8XoQmIfwvimVULq3dotUuc4I0Xmz/a5n+bbPjo17v7yXAL2rMBcyZ4Q
8y/3LwKnMTmYGVpmjy3xLL2Gwv8qnwh4ugMFvFhbLbITiYAqPVpjUZD+i8k0NgbAYOe3vpVl3ZCw
zT6GhQPrj7X1ungXbRpUXWmGHr3+KJQ5+qvE8U1wT3OmwiQOxtxExAcX93b6IhiO7gvLv3Yh06/y
ief8IPAFoKfF5yMlhDATQXlEiWFTLJXisLpS2fcb4a4jddoqcFRGQK2VCLKG5Z0Zkk802wtfrmC6
NoOaesbe0WhMS+dpBUtisegZF80IeaUfcYeCSi9/CxigcXlC032Ecj91vu3QH4JIHfPUy9BYVjkZ
MBnvR3GKzMx1RY+8RspSEmfhRzwKdKssvJjSiCKCFtbnHoraF7JPm/JiYSdEJy4msFxx66qyt4TC
oZiPMbCTvVdVGU/Q8ACq3EgwPqDrQR6xAQDaBFg0Q7r+5fDW10+HOtPs0THl7k6dC+Xn3ZlyEfO2
d7OnucmsbBnQuyU48PyQmi2Jfg/bb263dMT9zJCnuFH7MITEwoBHWCDpwnCqEU9EgfrBvwm/S4ch
d9WPsxskNKGdi+BVqKTJ/Qt6eLjuWniSbmiDqk1esklrLi0/QtXTFCsQcyayFnWiuJNI+6VOCN2v
KST5ZyHiZvxttWhDMHsOOLPYBzSlqhmi0Lc4hn+atzuWB5RKxaZL+XygAMrWO3tAAdb1e1nVsn/z
3NYlRbo4vfzz3ZihjpLMDrmVSBi88/NBJ1VCe7mTotNRWq87YzaqjoG8+MH72bTwtfNW1CGVBNCZ
kgEAya9mpshRrLvASLbmfNqZwGt1b1J8ZkbtgsPq9ClbAmYEup+XLosicGqWdizaxOddpoUpC6dA
sADPsIypNwR4aR16NxaPUJoNkJSbCplNyrIVXopyHp9CLe1GGrDF/FNQfoWeiBJC1eFChJ2ZWBf8
GrP9Huq48gnKbDyfqqzCij0Mwx4xUH26fagXzoTeWUhmwq+XDjQ1rRDHwTG4UgmX7fJUNTJNchet
PMlHWhxZaaMTdJpABPJ18UgTvxgOGthFpDh4UWCRt6bbrt1pKVl0T1n3Kj/UabU2tqrLl+J7xip0
Vz2K9JKlR3mZNGZikCok78sabCwRrpK0ZjiyGUWPe1X7msmOLg4SGCczFs002PgoNBT8Q9covUAM
M9PKzbsZJMj5eiU8fGQtjiJJHn3AcNSfd28H/10qHmjM86CC0FuPFVZLzDzrLZuUS61OSD/B7Kz3
m3c/jUJfjEh0F/C/QkvkR89Qu+JEy38+B2BFNLuTFd3Gh1co7cCVt+nz36XbdPiTqmNIXqC5ewFB
xGT373JCevUBtPIRACRkenJCfsPsn9U0GFCBTwJRdqTnLOziC3Rm2J1ysrtrtyhYEnSphFhbRRrB
3ruftfQo+fc/ok9qDnPESYASxMCXgRHCKOzHZA+NADUJkayYoEmsMYJpikfcLzR8sCv2b/6qaBCi
Zh3QWuQWdDB3IxZTiOvxQMvCtyUlIJUNlSRwsjrENzjy1DxEMFP/AMioZ7I5sHvDPpvsJaPiy7o9
yB+Chrs8F4FK6xK7sb78uFT3E4S+AM7DzMMCyAUXy8SOUT7cdNnLAO+vUMHpQUJpeGX0BRk5ib5y
WVMZMWbMba4+utYvyTbucE+MIw4goTAWoYBho7hNHbqGdGXzA3Xkix31L4FU4bpj3Z/BOiOwVHvO
aeuem4mO2W5o+1wLE/zMzLiuFsmDMv3jyNCv3Z5/dn77T6NGS57gx2uWLaWxE3MCK0ONt91ht5pA
te8MY97cuOuFyGZ1IoG7fKwkCyTfeC7Q2/y0OYf6nxuOa36pIZuIscJuugMoCbGqF5onyNQ4g5dE
daq6GhXPTB8m8D8bJ9wvh8He2IEA98FO8yjhfF7ZeAfB4bZbH7zWEaDQBFsFPdDTdp3RrGpC+qsa
NeaOInfoxInnaj9bDA6RASK+Fc4cKJDJ4WXyeTFtJ3CZihgEqd5gFPMcWOQqJriceF3z6BTp4HwW
Xi8la8hklCpLFgFcu4ItBk6AMQBFHlxWegtyP4r5x2rQGnIyMBw4iBZXU2vaXdjCEBndQtofxb2b
afFRSB7ZKKhGlHqrjkF5l65qRL8p5cIQYqTWGGvp75aP8hfmT+nF1H8K9QZDV2ePastAwKD8LlwT
/SRJO04s5rt6OmQCaQh6TTvEj25I+R0bIYOXqObXsDk411SMZe86cH+N0pQfHSirfTwhtmY3Pd3R
wiPCthKWl5c5qW4d6/nWab9efNNTCSe3DCKD6J0zmQx3Tuv1OHnwzbArppmcOulOAW4Y89jz6Gjo
TR0OzkQ74Wre69itBkYPw+fMm/NqcAiLc4TcxW8eRz03K7qtQ4NZpqhytFwiYhzg5M77/2jGzp5w
AXhyN5Y2EA3hLnHB47/5SjXyVmQvmKbrbScfXl9o5pnWDap1oJxDRZC7M0LkVVtLFceS4g7BYWB6
mTAdJm5rY6ws927ZSY9z4KUId1E2vS80W9Jy2SlVME9FFyOTGglQaS2CCMYa3sJoTV0HO7Yh9ZNh
Vu9mezUEUx5F1rIHCgm1KzJPn2enVqhgnwk53VIXmRKWjhBqSIRqX0LKtmmJliy1YhGmMrAUgqFr
WaESy1K24JwgGNyPN96Z5gx7qhTtVyMUC2O28o73GLRpILU1VsRTAsPEQQWzM5LC0EKbFxDRuH7v
Fbkc9dCLoSoH7vFRNz9WDCJypg+Hc2IxrG7vqDE9rxtO2PZB530mfcQweiyXQQTNfp8taPmJo7nX
tv6IVLaEeQr2x9nGZXD61YRV7JFS9lCxFoH7HsGB8aqPTb4wFRJyF6A5UtWWbS9Og8qG6juoS57A
pkvVW4cX1odC70m+IZnH+HpBdH/2u+wddDA/mKyEDRP0uObU3tY7MQ0af2LbtcMCcUj8H4xvNd4V
d/yv6HmPA9bM9VmFAkjaibspRBtTjrq0O2E/xT8ouaRWZ8ehKMFx973JRYB8kHpBj6IP6A1OQMZy
tnCYB5Lb9oNfDIJKrr8f4fSXM+Yw5gNRG1LMLZr9JYAP4NKmCoiUuzeI0kBj8BHA1njiLpcgsFsE
1dvUCxwzZxyQaVPoI0hWB3FEl3/Qr3ovxrOe7XsD4SYV0socHCQHVPSchROGPDdHss5/MPryYzmH
0PbsE2dCxab3OoA13QKi7XzjNRScV7/U8l03qgS+iTd+gxEVI2Keez366xglZJVFzQGfXbf3MTGi
86dwzIHhvb9otzgT2UD2VCQD6CsUbtM/J8yvq9A+r7pyeqW1nvIOIfqY3iAJFC6/ixBMbVe6Fbyg
iWg4rthForJJx96EC8OhSXZjLeO2qp/1GWEZu5RaT23QVQSNPhHvmSBWwmsVIYihQLmJXqFhZzH/
zJ5Gl7aAf32aa8E0r8JMlvZrJJCyryt8lGObGHYl/HNoWKa80i2Tne7fcu6KsTTErSO1HRyvebSw
1S0i2sr5JU5y33+nWpozA0N3Oa0wdIGEOwUxM6bEP4aGps1KkqbpG+5iWOvVUTUp58yFW3NRamSp
HsKic+6HHwhAhLWzA+/bp+03tgS7x3NATWtXuoszHNOo/8NlSMT++U7atOKbxUl0B9DSl1XuGDK3
53cOARDHqW3z6xmSKwnlgWrOKS9oU3HDHsh3XSmXdemExq5U1kWbAoRo2Vl8d6da7D5kWRpQZUhM
EOMwy3izuvkMNXYXDgVlBtnNtZSWc88k8969QVORgJeHV+tIjiCPqDwsL2NzsscyJRJggo3D1ATL
vTD5JZTEk5t+sd05SgaxO/8bhMjBOk8uuxTOSfIUOo7l0YcuVc5YEIMyBEnM+KsWB+nKvkZr7dTj
zYVioIqtSIknhUCTcQPeGpCaKcu0IfRrQ9OjBlXIhRqfoNlv33C1A1IAqit1nPjjCHE1jLNJUq7w
gnv6g+BggKFrR+08LFr0QiyJQKy+DwUD4VIi65+pbCImLBbzcm3wAIdhP48zbBqEJ+Tyn/FBimbE
uXh3vUm3IroxXHeshj9wwPJyKHwXR6EUyIAtt7KkEsoYAEvYYtZowqUK9Lf0t1lrcO05x9TIgZWS
QU2VajpTsEveVATK6mZ6I6GCUpb5pKQruCFTzawNEYJ9lAnXgUq0FG0qGfAZTgt/ILd1GpHA6lUo
0TEV/z8UonliOaiC+/aR6tBjJXZhHa4OOh/EX1aHPRQkPyCKbFSY0fYR+QByHFevYHqx9PyMnobS
ujbOM1xpm0KmVky3EftWcQ1klqMEU8slxrXm9uuTJ8su5JF5qzhYrU1QaSU2DmTbf3CrtK8HzphC
lfXg7cj993PY80UrNFCYdwg+SNaz8bS5f+c68BuH5g4Bs2jhAqRAPOXbII2aeF7yw23fyqB7Njdr
VKU75l6rUV65MsqJcigJo7YCGJoEGOi7ayR5TxktkYTnW+tmnzGSLwDTcOvO++wDGPTCG8DJPftA
tGmzU5z87FuX8sMfwyoG3VR/sFxqDRQWuBLs0QG7e1I2e+Xw51H1r0DdQ7t5iZc7yZi3HE+qFSXA
+dQEq5/835/7QwQ5AGMKQfFVCldl930KV/xvXl88d/MIberr5mEsdfniosnRJzZxCZykhUeEatDX
eL+GANkoGjS7XvbhPUk8oigvMxgQ+wEBrNef5QXCCjqv3NfScsnaAOVyj/9xDUXR01gcj0KoGugM
Ds+6j2htSdxYmvC8rPXzCRjREXwgH2nfG94iUFGmSz14eUm5bwlOMSskC6vMyp5FPnYSwtlr7KP8
Qt5Gmmg31EXxuMEpg8901zg88rM1U0Xeba+xmscBVyfXug0przvbDWXA+mykNwY9dfwQWsRwIzZP
c5GNo0zetxdEbN/fI7tlKzBMG7+MCfZL91OjCfbCa0PoG5T72SDxrt4so5DFW6fsS8mG/Gt8uhF4
Mj63X1sUmaaBsrra8f4tPOJHPoWQotPEIiFHHybHRfQ1v2d13o9qhoSS9Gte8dIP5u10igcjkniH
RK2KCFs8uN4sy0Jp8T7sKn1tz31EfbxfULxXQoqCOYnM6jHBWSsWaGYRUQCIUEbAaO/X/roi6375
5Odp0sucORovr3frOkXrXBAHO8SWE5QEyOWQJzNdsQ8Jbi0eMHAyrvrjBAMGy5+VjKd9qS7fx0AN
LxyqgueJIohu3JERbOvknZtpWecAorsxcvtOBc4PQysEzoEvTvwvF6M/gdRsebDKpQ/MjAXqqFyr
bMcqN+oiniUyeTR4l9MmDgDM+SJ4IVUDYieZMN96iP7R6BBIOTjax+mFTJmMSA8J+PJBD4pUEqTz
qq/FpsmnbHKK8Hr59cUGGp4O5W8ETKiTPfbZMsGWCaYmOy2w4mEJ0koSToYQXKVZwjrEhQjgVQt2
rqEIsWeXKGI5S2i7BFJ/7fEs/vK7PEDIoiJ/BEi2ptD1zI3j/qMgRuEnJlFRMh3TlHGX5b3Sie3H
Ei0uXfD4FOQn+WG1o1mZY8NrsfjMqGU0UaecmvzawaY0goCmGxKf5NBOb8VzVY+l3OUeag19U5dP
ttzWDtWEcTVyRvollGEhpZ4M16VPsoVJ3/7Sn/DFZRskJBFlh2nMIz70cYmdV5RaXjIjITey5WZ5
0rJzGqDG1PkWShNbAg5fUz5wAwfbdtZUFhp3PMXuegXwO/94NVCi6nWJImHGOxv2Bz1dq2UuIsOi
3Q4lzMVEh7G3sZBf+5EBWK9VG6Chnq8gBI4CN0U8ZvZJA5AmVbxMQUv1NaWtQ6R7rw//FQysQZkT
XwFLac1t6XuHXUoHKa3i6Kfh8R76p9a3BUAa8YoDXWRedSZFkAk99WIxJTDT2V44h5qcoZ//UlL1
9l5zQ88hEL4zrLW+oAsuRI5aSEc5bv2uXvppTp+qvwS2EG+eQPWLxfns9Qj/eaWivm7ScCxANQQd
lQmnhbm3A6Orjm2Vp2M2x8Fg+r3yT0RDuzszdNKKCi6CRH0gchBh+wYEYjBFQcKXRjv0zHFIbWEQ
AqbyN5E0FcRgIZWNS2ODRFtHFrcHv7ZFeOgv8BxFHliIUPTyNsbEzA14g4jnukxdWoi9x57hlBgn
Tk88kPnsx+W2BAPK1zVmw19K6NEurbHzf1PMjwFqUkqiQMOdI6ySbpyQ8ZeiMrB++Dgcx9b1OYtr
VbbRqHbVQC8KMM3RVb4vhb6ofE7vcii3jFbSlH4Hhrj+CsFqtVddz7GCTu3OTQsYdiz5w5X7XFqS
9x2joHdSGEBRd77jtjzSpUylB5NUNxMo1Ts8h2av7pMjqAzfdg4H6wZpcrzAPr19Fj8sM7OLC7DZ
tcLo+3HeWxFYyDgAX3cQ4h7JSb+fsVHk4h/5FcY5JfMQea6+u9x/tIsufn9Z5KIJtOmpya0cKZwM
KhnsgdP+SMrTNSLmfMsEFv3aij/hsWpcwypOyf8+27yNkuh0RiMvjj9Lqyr5WSIvXINEdxOuDyyW
k/O3Ye5VJq/Be4YhBXLaxnxNHcGS89UbpVr30l4F7ez1sQqORy17voECkPIPMIlJzs2N5rPY3uwq
OrVtG05tfbE9kUIZ98NGsQmR2LZ882zwJ/gS/qtsx4k+/n3HKQBRWB7sOndflcFpjvhL8DR0Jme2
6ug4yIOt9A3euq6ugiF1tXWHjhotsJj7wJ7lthOCght0WezdBCjIgTTtawG6xnZH1H9f6MNDuqUC
vsVfUCB32ZaTkAvgQ43RmHJpjJE7tkwqUp2Psq/h7v4jng5TKYbtsFcL+buOITAPGaOrDPW8my5D
EVc0YpF4cqooDneZwDubqHSqi0Siq1YlSvPVQGbNmbzj+F7qwYTQt4XxXUR0DUABw4bsT9tCDMyN
pUvpCZp88euFX+tzz9bHBXFPFN6rTGsmK95bDuuAenXI0tx4Ew/EsI/hgW/q7cg8+YGX60E79jVv
jjoNepY4eql9QBTXWtGrCx3sZJLJB2PuC4ShacoAoVRQ4LZOozAytAw36Lp/P2wr3YWSYgvh6U3i
/fMQmDAzp2HY23zTvD4mrQjLVhZxNUmG0UYP1QZXvaEqXUGtmjRCHeeJ5ajRPBoO3kOr/nI9FYbo
V6EF0dL08EwRCt739/PJiuWu02ICS2iWUmodd/ORLYAbm7vLv9kkP7YbVHk9bTaagYiXEOU906lw
57bjfQZTN7koZQlIfuCpRqVblgXSZ5sIMrwYCEFUtq/3vi9QAkGYMb6RPByJ9ihFLJl89Hoa2/Of
emyU4W6sg6e3RxhQMW15dZZaYCtkglJ76Q//REccDRROlu4ADHg9ffbJrEHQyMJhYFXlLZeJyrkz
c74XSS5KkAiok2u7kaYUAuM596jOH1F+xNS4Q6YkhZYUWd/xpG+qhba6hsqFY92fsBC/b+QlYKxz
33hznHfGpSaFzL4kPCA4Q7rtSi5c55t5ym3hq5W9NVwq+JjAKHDpLVaHsvgRPYwPHAbHZOVGXQHW
OZvZk3S+pHBbY8KYQ/j+bjrK2NEfWwth50LtHG+SNU3zVid0Gmw3MmfrQgg6vWPAChggmjTnbCUx
xx6pzKBwj6OJwJvFQVmtwXut251pE6IS7wZbWXtp7z5jNfxpYYWeUeYA45DlHHvkzeJ7S0Z1s8Dr
ZRE7oSV2UtwQzNt0ARhnrY8/5FFTDyAk8j2k5X7rCKcIDk1R4fSqEmuLdS7Pv5NAaAbzEz9P4fo8
z39A9Hk1atu57CyEIBKDX8qrLWs3rOwQ+5zf14f4P9S+Wlo+rKkX3wzppmJ+bEtrD4QXlkZOHOeb
hCdbM5H0spHAwqRi2+o/ejwbQkr36TjrJ6NUbD8c8PCrtPMsASGrVfGtCoLrBbUy080NBy5bqbMZ
FHxBG2FzC9EYb/cbK7RGojKDo+C0mcfreyuFK1eS27KrtajGCZnx3K5Sjoydktj8AD93xF4NCvEp
7qKxNPmTie7KACg4PTxwj9y6W39OJPjquP5T9ETf6m3+DNm8asTPGGFMsV+tH6cTyUvHPD7OYx2v
ouVQnyGpB146Lc+OY/OXiY1WWcwEAGQ+syhnUjecn1BrFMr1j8TjaAKE53HhE54rOjReXv1Kr+Pg
fBr2bjfrmXr1XE6BaE1XeJVlKh/9KzNJccHwpP2fsYrkXRRlSuTK+N7S2Hhj/w6X8+W6vlx0GZmo
SKmHx8PxyUcf1HVDKtNBHvtXykX7OK8rnOVAFfEJn7DIy3cAJ955cTPpU6EW91aCfeUbyDRue42z
x/so97dsP/bxOADT3yKEhTdsVtYiNGmhN1n+i8WhlSgebctIFSH5NKlNZQwLKnVPUnEA499zZoQo
EawJE444qd7pkIlCP8/0jbgjnPDGxbkhCwCGQ7gsMr3eKxtOHhKMrzG+Sb3ta/9UTRPndh5dWdPQ
ZK1fjse5AA3lfhlry2Jh0ycUDBY7Y+QAl2CPZMdEpYqPsKvIW61r25pu6/f5ywV/UQWQMdsUH2AJ
MI2pmUjmRBlkACaa/vpp5UAz/kxthDD1t6q45m+U7Gv7rK8PqrpUSn5F9UxS1AJQFjseW+cPUYJJ
ixXcOMjlPUXayJ8aPuwhsRlZfj4CQk2OiqG6zLOgQcT5G2gBsWqqtEaLOrqWX0clZw6uapyaWOZm
tIL61UGtzWEcncSDrGbNDMOSLib08cNMWB1JXZTj7vNgrCkDOAKqCfFW8skF7tD71cb7kGMAOWQ2
f0NBgRYfQzBOLJqf6IX6aHDdPW3Bz+PF4S/HFBkmoe7RC9OEG9J1ciqHWmvv7xqum+0wDlIcFL5b
QabR37746sLig5rCwR/rOe/ytNZpqGgQJKIZYXunscl7dMQaNoxa6tJSt6sV8Evt9hPxGRJGldgt
tbNrWKxzRejTXelzWaV93gEzAf0LFprMVLQUNgDyU8ZyKhhSO2cr+w1glPjUXzjrpBxyZQ3ID8nU
I86kZrBT18XnDonGuK4I4nQMYr0g3lcLElKbKRbi/DMyn/0fZJwOMV8V7NF3GOnJv6HnPGcLfFti
Z20K/L7CQ+HTuYs2gBD0z0RFSv1gWQg7IUNSJ1ocn/mEKMn3R0THIF8U3MB+BHen3NnlK2xfiJF3
KR3Rv7XoudlAdBYX8dTQKcPlJ8LgIb8YSp9hHrXUpYdUBD1+JrqoedpBLPl1syrWc4zbl2l2/v4N
GIoIt0Oyjx3ItKaQZPzQ+YbirkfAwZ4OgmuvCme2crJPljfjjnXbC1RddCfHQV0RzsLUkd3qwUAz
tiT8SgwoRqK92nGf+qIW+D8pjuJNhkf1wei7X7arPVBkJOQ7X+ahubmdIJeu9mm34lrxl0OPb2H/
XRh6Un/gOyTaCLLxyVDcuDTyG87m7qsfg+bVbM6f+a2+G68TDVJW7oZ+Ub6Q0cuzwj1wl/rOST+P
Qvqpag9MAlOkrQ6n3mpQ0qQcfDceooHjrilk/zufx3lVFWVVWANwJX9uc8UqdhkAJe4L55Db36IP
9hYa0/N7gose7CBPhSdEDHzvDVtY4H8NeP/Qu9s5KK4twimlkyB8KM29TVItW4Tk2fmp14ak3oIO
5p1fbCux5bUrZm4L1NI6SVV9ctcopz8mPOcbIWWCgH33pk/pi4e8WT9rHXs0MzVfzOo3FwoGXr5m
9L6YAT/Xapt9QLE95JSyI7iOsKF6QsRIT25eqtStE5xNS4EW6mZMNvjiO4/9ybCdHEX88JV+d3zw
5p2Mt1DTFM2bTqffvCo25PwXqTzcnrVVSjf1FzYqF3lCK6i0j8EKkYPqvbF0SlCCmoC0nTXA8MSK
lUb5Pg0hlJc/wkMUx3x9JwUSnxLPlzQd5tStn/qiK1JidVoTvLSWr+mGXOSV9pmd9MQdVX5rqwc1
OREZvY7ZV8fqqybsOrN2EeqE/HTuqRSQn5ut8hpsEGJJ9v7mX5FEn7bwsDB8SDLPWlJ3yKA1qD2Y
nacagWnWARkBBJH8zNCwwQLb9xqlcSipRHiyNYXCGNUb8JEbXircWPmX2UzhsJP0yeAo/FzOsTvQ
njGt4XUC1hcpzy8vWNQ90cj7Duo/xZn4jWqPm9Jn4lZ3saFhR5UR6YdRDUJoMqe7ukZzkcTKFuFq
AyPe9M5/Tf8zE2szlThDNwvx8hjjo26ryFQcMDL/z9sAaBXfJrnX/3sMmWO6AI0PQ4bjD+W4mWUZ
DXZ8SsEYO1qFhy92H4eS1HjGuSluuJrmLS90gnX79hFy+odtAbcYjLZ6iWW1HUT35k6yyOtjc6EJ
EtvuNwEs2EzQ4ucorp1sFFbYcGSG7sbRbSvORZwFKSVThxWEV9la2m3TmK/PVxCUQpOih1c7As31
gRh/r1s+3Of4o+WyJhEH3/guol4AthJjCUwZY4gVSPKKimifPBZrhAKXWDZlaOhO5SZFEM9BXl/6
5oqC6mehWVkfr9NaaXF+2ViTr1T9953x3M7+MsvljugTXo0UgYxdWNUMMOwaueI1xMGHxVd+7Jie
H2LtQUx3xA8OCNljLibTztZ6D1fu75vZlyWU7HlhS6ATSKipQ0tQtKp2PWBysszCqFw9R8lVNBJi
2qvUzPcb0aP1iHsfOXYdgEEAMdPeKjEHJOAqKH3a7B65yNgRl+seq7BUaJsx2+ix///ueJaVLq+A
BmEuFCqWbTUUxdsnRklDAeKjRL5rReQ9NbiyV5s0SwX9uiW6C9JEMmCym97jlxXgn5JoOSd9MFue
/brEVE/tGk4dDXm71MKE134M8ZA+PEFgDj15Vpu3EubNXbLk8ZIGd0TLnZF3+qxNEWlQrr4sbdRl
YKAICPXdyM2oQdsGQHWFNwoCGqc2x694NDiGpN5Dcu8pxQfeyMGZ2kjcR0zBLXmR56V/Ccq9+IvY
ZZQNfqjMt6XWJdflnn3P3J7DplPSJn2ohl/wBqGVcFN9uNjQIjO4mC+xYtwQriA3+3I/KnozUnFN
L2W6/C5T0nMP6t5ZgwXLYjPeTENvZFCyfyz+NBeh7AevbeWVDKa/QdaxV5Bh1mm7dIW6OF7ANBJC
v5uAVGDhk4EXcZED7kFFJR3/cwttb+D0ezKpt8ROVfiW3Ued73Dh2axZxaN/WbApYcnwL9E4UeFa
W9yFG2wCxbopPU9lwJmwPqZrUyBV5T3qF8NhMNN03HckKM4S6C/1CWi3C10pukvhtONz/n1mUXiJ
5lHRI8ZZYFEy2s8IvL9TpFSMYX6jK6GgRH1eC5+vYIiLtTl3zjfEpoDgFvJzVPmfqwRvrXgnSmsk
2pTN+tbEaFpLNqrSTAYSWmF2FlV3btCl3T8xRn1GNYS9sRiyJAgzO5oO5vqmefEqfju8WMu0M8Ka
+yx4cfx1SI2waQL4s7HtfUoJ9WfRCMBoCohG2O4LSRAjfgzLD9OwgDLQ1C8Un7a+auCYUSu25J4d
VJDpV0GU56+jQxlo3vfimfY2z2aux4GKW36PncwBMLcgvrt6bMs1qhX3OR9+v21NMxJvxzai4HFf
CNHb+xhP55DPWqd8HwPVVjEQprQCqUQwm5PC2km8cBZ4pFibbwfkxO5POekyMUQBTSEpIKkpYFqm
nXW+7omfrHFwdUK0YBQTb58Zxy/OhPlFXOX8eHcc2UrAsMVxwXyKAJ6tA5JULzVMdAO75b5sQirV
g67Zdz7Xc52CiDLTmK1RB14CV3ulN0eYi6tMaom3cTTGAwcZP+93P8zcF+128tq6xefPbfHGZm/6
zr8ypx9OzrIc7LkRDKcT0SUGU1Hy8p2CjHTCmxZB1BXujnuU0XWCOmNnI/TQXkYJHbDclSBaF21a
9cwy4w2lplTikhOyOCNIys/nIu4QHVQlMoT9EmAixTjrYMzhVtUeEUm3kiPTxDhQZy06qCCArXX+
AfVMDWyvfgBfSPVh1TnYQjjF914abN4lpUcO0CYNzZYlENNT72X8hnQpggQbSljPAKpqPYYnNg/o
HGkN5mavYBYlQZKE12tWEsUs2vgJ1BGIz96Q7xF8bgDW+ya+8BqTjiBmm+fKk6RnfJCpnnVNgG3I
XxJr9M6j3Q7t50oyZC33K/raT5eHDNVgtZBOB/N+YCTiCLulX2bCa74+zkEE/yNaNn/6KMcxo80a
re7eNQFGUaQ4GE2ZKEd4xIo6UMm3U5M7AriBkdtNgAb5jkMHP6Akl6qTRjTkqbzAzuimJ0dLfgfd
yuQNokyWGsj30DjML3T4/7N5MKOTCQVHU9exe4xzqafyNoGr+1B9l/l2VQS5zT100/wYfs1+GTJk
nlmfwxl2YIw1yz/vSdLOmBhBwrvr24wN/hj7Vr4/I+6zKbUAos8eWxMEjZ108VolzIUEBzEABHi2
J8AIGSCTvmFxRUNgPhKSM14iUm1blV2K/dGjot4ecbLHX2xJxMFanDOaVQA43q8WOr/iteNiWO+Q
VWdmqiF8+Avj979gzJYO2q/NZTBozWqVuwU2fBxGdjC/vCT7DJOi2OfpWqbLwo2yrObmP3Dp30pm
qwVJqrd0bnLc/O00Fo+hcm9xt2e5zs4+5NXaHFZCfj3BeyHWwa418QNh7q1WwTcqT8hZ64rwqA8f
DnQIjL02JPcNtMT7Nd8reRctVf4FHgWD0dF83O+WRjrtD68ihC0MBRs5w1pVcZXkGGUXjZNHF2Q9
YZrpGwRtKotKy7tc4x2Bcg0XKoqQKFzQIS4ub9sl4wtshaktYVb0Mhzkcssn40v4e0gZT38IBAuT
JdIGFr4ewzCPp7IcuO4oZpUK8Wx0+BVfRFjwrdB1311MIMExKplc0Mj0/5Vj08WtV0XYl5wZv2Bo
6PQt+XQlJWcG6hC4K+7sjUkep2+6yhhjqLsVM4pDcHr5FvIuMQfImWEI6PoDmGEh2ZKQ8Qcr/bsB
BjVlz0O2pnYS6sCoib+ToSuNhAYL9FwP1X8GjyDQzK1wwXEWaSC6rZUNs2WUipdNszJ6IvtVmMLp
z+TSUBbyxKesHfvIsjfgWczzJIN+UuLczzLwHDQ/IE+0NxisEEejpQEFUow+sS8i/43fi/SyfNqc
MerbUPmJRSEY3Vdw14buVfKn49WHkGJPeI9zcMukYJ1X3FhRfSiROKr4ANL1tmqN2ILWAEcsozMu
q8H6LOs763ecziFFQi6g625ACkyv08Nh1tFXjMab2uzm1RcsPSgKKjkPaYsPo4nU/eXu9JsJoG3z
+khQOW/IlV81z0SoaTKWTyh8kbeT5vv68cpkXqDqgjRMMkDJ4yeMrieLRX4qb3Q3lZ8mCRF/AOgg
lxGBw6/OSWD7AOhovBE5DV+pD//RDtBmQjtTno4PvIpa68OkU/VDyeAgGe3aLgWR2t8hn4bevIYT
OgaXbMMd/WMYDG5tOQ4+O+18BbfcfHdnO4VN/2mdCsQ22WT3xQxGBjycmEmTgg6Gszl9kXVeheiF
ZQIVOcq9U7cBs/HbUhC1Of8PVLegxJtorT8+O13M/iliL0joEeA6QfduytF0H+IjLbKZQNflRa08
RR5bHWRBCSE2vkIrLqCGAWdFkWeIJEUY34gSwRRzM6OCPl1nZfGq5zpwD60jjG9FUFhLXI5mj6cz
x6bCgxjcHtL/jeyorDt1M2f240oOtfM4u0WaPyJVU+2/6qazJhG3kVXZTkMbK0tqfIkYy+UPRTTv
+62bfUddQPG/4QWJd3b5Z6fudxBwssGABaEd/idrut9i+Ur3jdpkcOe7ZEQlkbs7WgXDBdaDqLFW
lBU4tWq69nndrKSJyvBOXPVbMFKLRpJP13ck+UNd9SkCTUB4gWKSXFJcywnC/vLkIIScsLRd56L2
8hhSDxSyl3/h2xv7TVf1k5/lBjdbzVFqffvIwIjoeW5jxg6IHGrJv/ZM0Eh5dVDmuKvXz6FBeQP7
+6fqpRZXiKIc4ARt6Jg09L+1Rjta/Ht0XmnHWNjkew9qi9NPHeGQtFilA/r7mO2YM00vkNcTGzbG
hDgs1S3Yy4Gd/NPQQ2mi8GqmuoKnt6jNfqC/xH85z6MpeoriRAYrqysnL+lRi0WW3VQXGoOwZd/t
HbBccXfgju7cB5mMddhWMSobC+tzWhJBfnUNL4n6jZ8l+7ctOnSLtWTMmB7JHmwhtJQhCLxdrFwl
y1k24Z8FFYaC2JXJIWmlm+vLSZMWvAAGfQgyX/ZR+OvaNkD8RRwAfhIwAw8zAiSRIqcS45lMatwj
IU0jVn68XX08dwoxYa9+qcbe8errmpl9uLafRxOFqR7s/Bk87xWMEGYpBEqJvbrhvpYKiU+I8eDl
eDka7zurpFjiVh8sqK55988eRREFhx56/Z7TwjTgdKXYDqJ+Jlh1IZtbG107tUvA/ZC6CM0Hj15V
QmqDUYgePabvQuvIEuw9s1worfRNRErBo1eyIOLpVWVNxuX3Bi3G7uVwaGMEyaDKAgEZH01suKeT
4Mcfupdrkbfp8dmdsSZ0Gpx3VC90YfsHHU8f9I//nQpqy0qU6LUbkU9LEH2w19diKM55hZz+S9kU
8E6OYBLiiS0u7KTsPXmDrA6D2OiXGmhnNujwPKetV0PEMB+LQ1cY88tkmzD3xnUntO9P9lmLmOhQ
aoKrVaZ7MOMEIPU/vIl1bAIvmogrhnJVWpRc6BgsWrclTnWkapjxBH3I2squa1ikpGEnPJknYilc
Kphez43nKk9ceoF1JzIbO8/McOyTbEinAdZnNf8EbKg1YoPP2GKOT5ba6Jw9mJClmlcIPKd7ubYC
nfbMIuZNapyBXQCZjh7zijRAXw4l3N2OyMdtoABC8TqcXmhHIoDqqBrXFcWWAsW5I8+/riKnxm5N
SybKovlJtIwYWzGGkdzGe/hZsG/bPoTTrHlQOga/jyeQ2q+V3bhH1P0PaS8ZGgBQx7Llxsn40WdV
4nHhwE9idNzSzhPKu+bH0sI+Q/VXM6w4HA90UdxMiNUUen8hjEZJuYfc0/LN8DRzPQNYRFjn/6kD
lC0bOPXURCgpVdKRO1wgfVhhmUuTU4rQG8pYmOHulh26L+lrGw9vrQHYQdIqAqWH52GBmc5uB3Xs
c29THImOXAsh8IruJzC4j6QfoIUcZCNFOgYvjxe13cDBUBB+E5aIB8F+YSjq9dBTzHiyM412ZP33
2t7w3JrFnuTvbx+tGbu3oLdtqIeLf/wg8fqU3jNj6cqSAx3vuOM8usgz7O0RLpda6lMmIwN3GR7r
DyDJFPNRyd6E27LbZY+3qiFPKAmhrdDCwwA5fxE/OcR0yRqIeQVY44YKNbQO7icbJjETCC4wBph4
VxCzVvMbxl+x8gx95TDYk1qEf2m2O2mO/OtUG54IMrS3eOQIEaPCvbnghG0StcY4z8Dprnsd2GEr
aJmLes0x7cavu2Rof1Ger4vlcvixFADfZMcw9IufEFmjHfyYNLIqWBAXqTs1CCewi7hZ5cqA+VG8
z3fyI4U8wpS9gLMesgT9V99Qrko9PfuN1gZIUaurR5YSZ4bS5jCvnK4znDOsS1TgAiJjNLKSxeFc
sUzGGW4B9eQYhrW4XA5XXaOX+P1Yj2IbZfuxk4Xs0UdhJHLp2i6PYS6NsAHs7biU+xqqcSKgVbdP
8GbnZ3exSocUEtqsTHO44RGtsQqI4PeRZg+bB4hp7O2HELwivQXFVimALVW/QHEejA8qXw7MjVgM
E5hFcPeF6muww0qT5CMeVXLTqN/P6lDNtMXMPUR3hT8l2pTIdzjrP+wvwonQQFrbnRgO2Qgl3OsX
O7t1hI129YuHhDvcItA6XSEV3x5BLRQOaQdVGYIvJARxML77Mkl37vph9O5j2nkzhmppNt+/Rs4J
zTuK+jSo94uDkzkB4xKeWM7DQArnqD/CHT76k03nFbv9syOEE30kwPxQsAAYfHRJqxGgfeXeWaie
16NfAQroAnFelMebmEKEvdbq0hWmY762PvIZdrAAweUKI4ycI11+e+kgFRjQ1m5Xxzw5WZKwBs9u
hKjUVq9MSVB7SMIJhnMsgDl2UE4xBSfyAV3Bs718E2V/1/D3wJ67Hu5zgyDKR/uw5icxaMHlgmch
SKhNVGTWqJ3TnJRiQTAvPrGl5Cn5TXYiJJ/UU9tpPa3HXdlOgCD7/prJRoZWlWbU1TnpYWCtMdFE
2hbAvHrUKMEJVyDOLE6Onu9zyMOrTKuPrYxL0eFPkoqwB3xHrwZxZqfTJ1UsMQ1NqU/zedJ8p24Q
PuVb3yzZmskbzvAJiVwVfgpyXajFyK62EB3mRTvEZq1DdmNt1Ui12gdtM2ata080vjs6/PMvMEnk
kkO8M4iLb1uGbX3jLedfWyGACRzwPV1Rfrzga47bzF8nkPVkw+2P79zCwsJkRIpyofXiI1l+FrdM
M4x0oNuVzzkT93GWZ+eN4lPZ6ICvapuZs3noQGewpY464Ob2vrLtrG8dSxKrZoTpQRTedgWfbIH0
db7rmpnj7jeAQva/R4HZz2FapinzYyJ4PcS+tBzfcWPO8r5Gxa4KYZwsWrlQ0nRaUGZf21fpsHOT
RSNTxP6Ryj/fAOpsp3sMi3FS9+f/2hJZBVPgVR5cFFSthAPhHeYXdYB2h15Jh+k5TSaU7wA/TRUH
25LM7zbHNIxNTWu6IbZcdBZxhqjPi1iawlbOt3L6Ci1viq6DSQT26aYdhNp8xzhyf3bHAsIJ3NT0
UYrIZyaUCsZGcP4ERDdT/yBw086fxrnx+396/ehdvO9WsWcWjSx/9wCvP2AAsJaczZM/nGFls8kE
RwPK9+eSCEsB6127bxLC9fd1R6zwA5oNtNOEZlv2yVSpBiy7NNTckeCbc0nlJHlR7qFCHX6Gwsgb
8v4rvkMkMvuqG5EbzvpREAqUPLVGg3rBFVVV6H1ImMeT2zSESLCeu8Xfq7GCUfrV1a2efohnrcbE
yPHsc/JtkRMVbEzXy4IiIQhd56qxlej5iYAqomOWsVuCqQKgq/3/4c4mTA1iSvXUyCESxEHE+kYn
AcjCgF686u556KsVhKczfb8NRelx2t40ISOnjomLEUvfRPotR6x/+rmAk0A4Nqu29lMERxmMOnLA
DGwDHaA9I5+vHsrzBnZEWH5nAaYe1oUauvTP2Zv2+jVYul65t5/rS+05KcyEGHn9wiszAXaJKUMj
V25NfDGzBLyFri7AGEB6Td66lAeQ3BT27gsjS6qE8oIRYjgdiccEj9mqsiXfXdZqKhYVp/YjrQT2
hZCVzv/O5DwJJCFqtoAnR066rNu8CGklFn+hBatYT6r4MskoylHopGSS/mrpKIkFDAABGIred9Nq
fThYCHj/jHlHbveYVJGGtM6xRRltQwH8OicbGsrVj7TgK02UL0vt40bA0LL9jpJADxkE6PB2qCCo
I3n1owAP1I2TgUwUJ9fdX5M+Qs/pKEPGJ96Q0KUjZHkQyJujKg+//tPavgb8f3HtZ88288PMLOX7
ZBrJ5FOvi5wiWKKsAWWGr+qybkvehEw0HZzVkRulerdkRhW1QwrkXA082BN7mwNV00ObimNblI4h
d+Cs1v09WLrLYu54rVxUPLNA+U1eHcaxSTayaBwloTAuk/nVbt1ROpxyvmoav6Jr1cCFj/ss4qUJ
44yphOwCojSPrGYamgU7j22NezqLWvyhWAyzG0c+PHUEsLaFezhVuZVPrSpw3plwYLOnaoOXUlW/
SvAc15m7cz8kq74en2DVAYCdSKiGEtrX4w5jkJuaJu51ZZoBEputglFoifRWIwc0+IR0CtWO5XM0
oPJlvGxONHO7vMFbBdx9kaxbsxP/cdLu1I9H66OSy9XTGT0vgHWyIeeFsCGKGmP8Q9LszpzR+E/E
DDWgirFs+wvSsDbVpiTOQh17HFyJb4ZL7KXDQR0iY6exjAsuqQHVJceyEU6H4FKm8VOSsmYnTHJO
NdopvzzdE6y9G14GVM6DvJ5HpV4Jkl3Dwyp1zZomDiga/c/8Yc4pFPqo1A5f9YWa5l0VJRjFU5Mq
8sp7KvsobP44waUWY+4aiNq4MlsLDYsxT+elYyoqMQ2RiavsJZhGp0x8D8BOpvMFuUyurjV3tF34
o51PrZHhIHq+FCVsYe/u+LMfQerzk092SiyZj8FOgyj9Rd28txaCJZznNapu1xblqkormUNZ91Z8
UiOwpAHFVlgcdq4GoylBuDL8lX8xg/2zfTpczrWDQkesz5wfZ+R5O3GWh/AmK7pfZz1B5BLowBL2
W59LFOxQr8lBWjBSYH89VRwfxBUVHiZKw77KbwfFs3D1X5sovuzZKQGXzZJY9TSLAfmiMtQu3JUe
VxzEsK8v2lOa0no63HAMyvBvQRK5nXa6/pE4GH16yor14ddWGjde+FxQPZCELWvQ89pnNL+WX2WN
6jvOgEllmuwmIDHcNF6Alv7MQfBmRn1hkippkedjJRCD7ZOU/LoH6oBr9ajW9f7q4A6TVeYt4sUP
I6nFOdTrn07bv9R0TFPbhcw4ubYy5kdpOilxsBm2HvxKmzOhGczgU38HSL+QNRYsiUX1vKNuQCtN
1/95lkhHU52vB+0eByB4rcfSKnTyuZxa3x5/NGFfZ24U8+orXQgRLOod7utWj5fvaCPh68AtVsuz
XEpU6QsLKz4vCVjr4PNyNFDM68G5berVq2wc7EcYH9FJEYt3n5hmCEcOe8YvbvvbYfMGyZeEwhlQ
m99yjXB1zoV0q56qW4VUQD+9IQ/juSsVewgbofTgZCY8K4S74i0F8vU87jpocmDpmeK47tCsco+o
geTclN1JzDRlXV9lnRPxLZ/7tryHvFvQ12cXiRGhhkuGjpwv01uywyor7oxGJX6BFyVL68KWQWlQ
75s4IiNOOOFspMftXvb5JfL+dZFOfUGQEiE4R49goaogkL1IT0mtIL7QXIazk5EcGpPR4F0EJoBb
c2MAN4VyNzLruFlx7KOvM9uxKjhDS/EbkTeqNHaPUViKRe468/wOItBxyBCpWi2LO9LHo2jl1xPi
eKrzzqjmQ9mmt21f3tIT5/zfd/GeNg+m24ZToCrRLLpqc09pyJGZDtr9IIWKQ9npyYkNgagrcdhs
DFjkpxqxovVt/zpJZFe9lTviS1hKX/Mh8JxtTO5Z0eRlP3p+y9WIYEZLZ5xY3WaptOdy+yhT40iU
KkqGzZJ7Z6OEK7ScR9IiqlTeWU2FUjsPrwGDapnPVlTxITZnA4MZwtPiJqgP/kknd32VbL+78bCI
8DSAhe3+M2FSlNswqzpAU7xYfdR59SySTyZIdAJy68BcDkUIr9lypa/q6pqHJeGGU0+7P6mmok5/
k7scF1F45DU5dspQ3cc5oVz8/LgkaDUOnVFmvhN/2pZGNNL8D3/m7+g0xxMk79doqu+HN3RSSHp/
xsbrpM6H/9HQQtMdaHnv5SPr9xHkq6OM3s2CxFhlMM1+1kP35opq/d8pMqiAeH5Vi84F8xPclsd0
Nppe2IFGDimBf3DuYOE77OJe9hafrbY0rTueWLiLzPx8X7OF9u9KeCP4NFIbyKmupTB0U+2E0klc
3LxHjaP7fDKFEBvf7/G9kYq/mXakAA9QxX8iXB+p8Gdu7QGnnvjiImppeV4s+RJC4WGElALK9VV4
TW7F4zL26n8f91idoTyqJzXfCRsIYEq/aJ1BmHJ6WBIlXcKFEo2XDmgMzL7Wt8dCbhiwkNDHiVPf
p7LeRn+MOukWjLFaqmODvDg81iW1wRHT+esPJgG/UPzmKcOBcR8e4Cmv4qzfovQOkyN0IDiCV495
qFaGzfAyKcb2o9TZVLaSwzfVoY2retQjs5xuDl+ai1ECwOXOS9bPH4olUhV3TnrFdQ/YBQPFVl8A
WWN83C7F3HhLFI6/lTtWV1WhvAAwWoGgyCmd7hVJMTbp6O/VQu7kZI+zita36LAJADK1MlAEg0mk
bVWVtnrYUkSmjgcnoHN++JVKZHHcT0lByVmLlPnSgBa0/Omucm7pX/J6PtiwMDYMSC7dg8O474Th
UnJv7HfaFDld2WPQ9b2kK/xU1EJxFpaFsChW2NwSk1/bU8kReJL6LUqr42p3nbyf5c16aoBZns1D
CowEPUU6zQxlUG2W4QggfZsk0RCRFGoE+J60/WQf7du5q4UlSzdM2b8Mz3zt5E4rpTiqGjaND5h1
/D5tZ5DFAihso2jM2DquotP7iobeDq0yIdLLADY7tGyLg1RijxBkW6ofrbFsiW7uIclxwkUWTz8R
5giAWi3AexJ9sDWmpJ1TSU2A8XGObijySuqseytgk5Yq9u6fzakKPV1Zdt+DC26MoKSyOGBbOeaD
1XAJVBQyum4dUXx0x0Hcr0ws4cNwF7384QnLPsP1Sv+NkgVfo3JbewVURXh7f/nhijO9CMYlokw4
5OtfmgrcC163bguDXKyKuCL3qltZX9o+7TU5bMTsei4IVrHBll/yZcEBSJvXMiGJNZSzZS6t0Kni
mmfSuvRYa9lCBeybQjf63fmGmfil+lG0hz4+hyzQ32oMA6aBMh9IRdUBX5YEgfhOkFlOyTC3aFVM
QhRPTSNe8p3gQedYna0y85Mn+ruou0E7kMyf1v3TdPDparvOABcJIpRZ4LJN3Vp7Bf+ZiMEX5Ub1
bKjTS9GRb3CpoLcE9EXCmP9Wekfs/b8AcMCAVyE1DuPOGWih94tBEK6VxJ195EPnIlasRD4EwYH2
nF+7krINrZHychnAKnDsGsiLTXubfa5P115frGFLDl19GW+aBHgEx2HqMz+06IyKQZr9tKJ3aXht
zlyYftndVg63uybCuRuv/ZnS/BpRDy7tzFnQ3meAmjybxLySLc1ikArt+UYI4lYNRB9qjdD44W5D
wnAAtawtKpAnuL6RZJo5zrhIlyvkpvuq7dCKSYD3Uxy0CX938cZnROkrM+QQUrKqtFaMsUk9ELON
P0nlQqxnN0NfHzpAT0g0Saz8BD9onBFw4kdye274lKXXSgJY4GViqVlY9ZQpDBWHZ6qw/YbxkjM2
3cuRpLAPhCX0FIQdDXwMKSdJ3CdDB2ZZUU7Mlbze+ZWf+pkdgrEh4dAgRtR479blDf2vFjyeuZk6
FVixh+zPRpcK/QSGPyJwZyNW6sIZrv7nFPexg4LJbF9RVbioe2PT7FhmD4MWlowZMkgRHed3Vhro
/nwAerR/gF6D9xZ9KnBseqQqzVM7OM3PnHkOhwcrzqlupA1+XYtI5vRoZZ7nou33y+4gk1KRrp2q
VYjRF1PsLZR7l5+o+mNNT5KgyLZRtIYp8g1B2WZqtHjnnsOtc/Vd86zM+LSPCzkmlbHGWrO9UrAg
9VkX+XHkoJ/Rpom/4LcGFI0pIvk81O8VL1YzTlOroxTckIANvqbNnSHkzl8wcs5pMWu4lalHkAy0
oMSvc8hqZ50uEpMifAKoKgMq8Gw70+wngK5CsTjr6ShUt8lqSQp1rRdsHSGLR4B2REzG40xD3Zb3
FWRH2bZMQdOhIPiIN3W0o0psMgAxWya5eyu7O+/K8nccCcGG7MF8yGFNtXVqQqrEwMPI7mZxS8RX
MCzdVALcfuGZMmmXoEE0XwFHn6l9wTveGtNg+QP/+VAKP6pjr9I5EtAq4WybR8fqxat0gyp86IpC
4QihUvBuf9AcuVNhY8qH+blX85NKWgIHVJFPiYBR44v2wJWl6dB6Q0W5eIRpYJ4Mw14HcWw/uuhx
PVRhvecvbdFQQbrt9TCh14NNYEbZiFrTcFf6aybhB6SjBu0g0G6oAGqZ/4Ug54l8nPrERid+tWJM
fHXPP/qUiuFBCCoSq3it+RVLdtwwBkEpmbx9VxuNpEmlzADnyu8EiOiHud4HiyVI3WeB11QdWOUh
iAywD5on20nI2iePK0GXmH4HjrnrPigy5dQSPwnVNDb31hLA4I6hgU4d4JZAh01lg1tGbfhtOoaj
4H5iH16A364I8waf7J0BCPDFlzzjqQXi58UqLvKRIF0avWT4fep8SjOj1r+KhsHdHc8Kv6zhR0ZE
VsOQaf1iIAuJDHvzP8MagL+jCCeY2T1VIkeeEPTuB4VI6hcGHGdjtaNt03cIcq5f54J2beW+tm2Y
ZThFMqHQgH/VNzVGOqov1VYP83OIqIUoU217O5XQV4FthuCr7qgYhy8VOkOAKfprGiQcT9dVjkFn
8yUsXi8H6AK42KMGmb7m40z+wRDnCI1NUatiHV4dT7sHi4aJGTXAuNGy4f7woADp96bAZNLMRikd
jKc2D30U6mKT46XlkMvv5gnwyev9aTRO5LqoepgfQx0Jsn2Njv1gqxnWEsnZyOBiZAMW5LUZrVA2
3nDa9j1dt61stvVgn2nOq+M/KunzCR3685bHJhhJEdnB0o7+EDfZbadgjOhHf2TwZ7AM2h1q05/9
mCqsJtr/0SJ9h6Kw6i9gduc0mbg5rw8AcptnGY6KnRY35EqK5PxHCvCnPS9ZRl/d1klYpo4FdAzC
JwOCRKhPmDk1yxd5geuqD/fOEreri9eE02pRFqPZ15HfcBU6Nomg1/3poXu1Yy51YT5ItuUwn9ex
WigXyCIj7aw8wnClLwT7J3Kh0Gn/3iauPoC/BJ46osCc/0VPxprLAzNdaA8Jf8HTinE4OZzyBhXU
Iz9zb+Xnvo3cKTXA7XFlKbZLUUYs1JNoLOR7XSbDJ4A8Pdh5luF9edmX7JkMxC9T8aRB4AFsoG5G
p48A+mHqS479xjrrpG/fogO1x4H3Ey6o3DqUfNnw9OguzHJF3x0e1k0+UtbidiLOk4F6C9Yd6Dn6
4t2CIIU+lM1nwka4DuhT5BxeOHMjMP8ci5Qdw51TgrBy7OiI+O1oOaWXaI1MGhg6g/2WyEQWq8vn
StqLB94a6J8BB97ESMqyEhw0vdZ7VSfsegQ4QlzbTz7VonxJwRWCA6C68yfPZDhph6B3vx62/QUa
clYIXnDAaijJpTG4PRhJ+eWrZunu6mQN9R59jM5jL3Zdvc1wxv6PZMCRCn7kRF2bcR35J053uI/e
BSTkFYQm0pfqkJKCVIaHSY2hdXoJTcSQEqLVETiDe4a40okKNGsjE5jFQFZmhg6jQoB1y5i8+p9n
Xib9Er/c3D0lfPfrhGx+neQMq6U9jwtWKjYWVpqIRRW4mjOJstQyGPgbn2wk9uerQWb/yee3qX+U
cerJ5kjjTsaRglyuP55yP06OP+jb9oUqvoCw2sJPP6I7cARCuJ4mjym5ct4EmwFOtjXRQUHjoXpp
RafJG1Lb6oK3hPeR1MonYkHtSG59GVbtE8JZc5eYjEzwzDIW8SLbrTiUp7zKuDLze9gAVNqfw2GB
wDuwnrsLoZrExbEMsVYGDYL72HuhXZwi//weL7cs0x8yWTIIOYqpSCWhWXhfqc3Ek2f/oYknbnRs
KzsOpObJ6KjRulz1rE/WVxcI6Z6LqDRQlqMbr1HLUNBLXBwRsJTJa6t2c+Ql4Ck4hHQSOD34gk6V
5PANas/NsomLU+wPuPDLQce7SiqnJ3ZlevZKXboc5U7LXBtzGbC/qygP/X99q0fgxZ+AamW4zP8F
7nEckBoHOdztLij5drQWCt6UQcIr7wfkqENzklveAhWxyvJI6DW/6OFdn5sC0Z51toft7IEokPar
iwEcLF4X7aNP/C4IFu7ngozguPGqd8wn5lrUgmObMn2TxrYN6EJuNY26JSIO3V+/yChcoAgSO4za
v88qulH8Jwu7fmhItO9Bj89OlEYAtwSwV+oi0AH+Th2zfQevg6dtZC/C1LhA5pVO/kHvxOby/YxN
n8MaSG3ejmgb9LpQrH7l05rjsNpj8tF3QGkVsKyZRXYK+Sh9vfxyVEL8OOIoLCpeQJabAIgJLw3Q
3qktxu+OH07rav0oZuCcrwTfIBnbG7iXHELl6ooV7IqkGnCc4S377nK54nVg7xGyYz/DAkCEmtdx
yInNqQ2T9gBapuSKwhNcMULepAwXpK30qLbk004M6pWlQ4Lw/MfvlzpClphuLik5NMRC31ssY3Qu
SbqxfXeCcJSVGXcDvsSPs76kkOPvdALq8trLEvaz1GhVm+5+7zqCyBwKEcwkam1YK5PTJyNhn5cB
ALpmvmSCrnbSjVMPZ1lzEro/Kjwghy9dbYIEp3mLzNQQaKV5COaUZw4y/yedqhpEJNo73qeqEGD/
Hk5UgDmaXaE3FQG5nDlnucouYnFH+hYmDI5eQW9wctfKyY5AZ64zEt0l6r5T8yEs+KBvIryemcbA
wDYJcIejQWZMGXhLVsLS47pFMKivtSH2ESTOg2N8FkpwwVbLSFhpoDdoQc1e6gJfwoERDz3G+GQG
OGGR38gU4GgmudR20BCG4TeOsDwKgmkSWd/4lC86/1eI/TD9cfhJ0jq82ivHA+q5ZUEh4eIb5AMq
a/tNj6y0saP/12JUMkA/RtRBBXOwm+PTEbfwvzc6ZPP/JNRvl+v5lfpKcsiWxc+jIunJmVuly0QA
TL9ZPXs0sy70coAFmjkAudN34AVc6iZBDNQ+5niQ3pklYFLC6iLO32DUoxi7UlmZxMfyRpVVZYc9
dsg4by+Wrl8+XpuTUp6t63jQZg7RudwHxareitsrJiqcA+m9ZpP4LefOK8aE/3kTJSsqHl2V98ly
Bx0o5lxHrPaGNN6c9oyehhPE+b4MhLIG51f6IWdHQPoalt87AwXRK2PEBhBjZPJZQ+GQt++bGogY
M3zpDtpOPNxZR51WbnSxuWFqgu4cpxAPSrbHZzxH/HHwlMFxxgo2DCBa8BC+VpDPjlJhNqVf1Zy1
sYz3xbF0rz3wvgPyFQfXTC1WeqLmA3+dtv4Okps8Xo5T75wp8fNqpDWnqKs3tzLxram5tnTOYYif
+HLB0PEgGEmq+w0QDnF8U0vzo0jMySHJvXN2WNziDXOKCWBN6wiUf41LmdSzYf3RIlXb1p/+q8Az
D/xPAobdn/8fNq74JT4JRSUpG0RVQbqZCOxblZPqP9S4iJ6pO85Obr1iJ5uflCf2vAPdvKkfVTKe
MgNdiwZd1riYLJbs06oCWRYRwvljY2lAuq+UNqgHL/y8utpwC9RC4V79n0Ro2ORNkhx4EBt0z+7a
SDqb9kobdKbFj+tGalvYT89XpRNTFpCDGFYDw1dksoZIzMFhHwLu5sG9rK8+qqNxjMW9qFPthDrD
yvXdXfoOaAX/QxlIyMvur4ZhdUATrbN3mhPb0bVjZh5ZXcByK6gRs2DWPBp0V61B82FwOSCtzAFK
LLEHseJVguUbugrQoV3Y2PE79Bkqx5XzdLq+d8iEisd84/Xb9sOem7p8Aq33OWK0iZlkGOta2Us/
28X+dwVDN3QOYmkY7ZQ3H0QJ0b96JEYD0urG7wCDkZUsR7QbxR7+yjL1Faa5YZiyTlgGfQWHl/Eb
kASBLpQEcPKteBTnExqO8vfiv9XgdjEIS91HyFGk+iKRVQsGMmy7x/N+biA5fl2lEDEpgSbMppcZ
3aMms3ZOcgKzqtOaVr4sxaLFOa0iDak5QA7rlmcellyOkmDyBgb6oBYK/70gZzvNZQG5Y0MS37UI
k/QyYb8pI+3O3ENgssHtjig+4ajIj1t9ULXmlgExwYKVX3HuDD7agZqbfsctu1Ly1gY3RtOuzGtX
Zutl6whWdbsbJVTXwCfBSx1I+S43DpLp7QzxeJFMXkAkYwCje9LIvvz2Z2NEAGtDWVwvdc0r2w+6
qRq9fIItRvxbJsLpeqMn17g4JLKKqp4nzl4a7uyS9G4wtjq9iMgowhDVgtuKQsXqAneev4qc0YBT
4klGdjB7fHrevFy+7H6TTJ4qlV2O3OIIzao7Pbul0aVb+lsdyrVdKjDqTdZHdzF/xcSjreW+qwSd
TDmJrS1Z7fHzZXRIWC+9X01ov6VLDjAdSaS8DNDcI2tRXG69zXo/h5pH9IIbBEVqxR/MEBE3VWrd
Hoswx0sC94o++nxHVpRqqaqrLl6YI2EPsJ5FJslPAYmfzZVQfHG02ao85KOrYOObsSv5Ay1YdL7W
w8KrBpdMzlkTnZwEtih+V5wyN8Y4++hBF2BUhHr84bzGTWrOHp9PyfcMC/rVXCOCwSObMHPOSJBs
FM2kM/c1P/J/hLDPsC0fx8DgZPf3aI8cQS78+c0V89rpQqrcI/MnW8CkXJsTVPagdfVDFFP5H4Nt
Hodv4s3CIGdupO6Ialadvh5uP9sp7IMdNDED34JMHruD9LpTYHUhGh/NAvVyVDnWentLh5zMyBQC
g6miWsC2uek5TmEGUYkH1ijIUBDu8B6j8fh8xK2HrMwPt/tqHOcPVnGl7PTgrza2O/u4NhpEOWE5
ieJybpCkb+24/VfHupASuWmaPwRTx/+1Ug0VZ2l76/+Zgeef51m9nq6/uSZREvcDvvriACdFytGB
u0w1UHY/ZfRpVu7t+Zae0Qy9dySDXv2ltMW9KalzQjJ+Hep6thOLOFhkws1VYpd+979PXc5LDvJk
75Uw4vGHaAOULe9YE9GiigrZ10922kD00EjJsIEhIajknES3sq2zpWjbRFJauDAI0QUqkrHxbG/0
Sbn0ndF6C/KbTdLn8tlBdlrRQeaV0MViXyhCHWpAiBm2mWNIo6NTTQTlaTOObAqVYXSZCryNoK+s
1L7z66BDjoKZ6EL9I+3ixdp2DvoAWkQ/3wPEXl/zM9yOA9281mpCScbvhbqDcsB38Nyx6uRsI6SF
QYtvT73Y2MK/zOj4H+40yYDhrcU+m3/+xeUKyVc/DVtV/r6pqBAl3VbWFvn7bD30U+HH9xAqZE/U
HyBQpggaKpubc0hyS8xRhYCBlHDj9wO/jhtNOt3Yx62aVZEz+L828fhSUPCvuKedlhHshLx9mGlY
eNYbBBDu+JZeM/ZTdiT8r7EKPDUCMcIVAL8q5KwHlH/uiLNYfM6VaXdoeQDfjP+yYU0uGRxyOao9
j7SnkCzSeafmja6bwTpdYu2iDYftgOG5ez8OZwT88PXlBAW2cd/k9LrN09qff8wms9yEm9ULa0cn
CVyZOuIsB1Ujt5enF+b3FEDlvjkWI3PIDJ2DDDM7I1nBUDzs6tFhBi+OVe1cxvguvpkrMqZKY8v5
490td/wbYmdPZwMXg2Um02lQIfyf8twqwKVo5RaLfVYXEHKPiPFhn279t4Stk55DzuWm80lhMJr5
u1/0BRdmov3NRC7nS+fFHMlqLVXme/iSYdViUQb7A2TYZtiBuQ5cSoJl6UbmtqbwkSCI+0EsU/Um
oCVgRvQwfwTA2mMMMwTejMXd0eASYlr+UgR3Kx9w5/aBnNbhXoVb3Zt3QsuPhxKJyoQQ/3gNdLni
+5wHt+8RMt36hia+mBPwb2J3Ks8HBpHfEszbtvZDJYRBoWMce0ey2JIZowY2nceqRZZnAXNiYUyq
ioXmWrN0+tY84NDxPNSnh0JQaRAMr9e+uN4EkUtGoi6wEASP6Tv06yHo3EUnSrRRph2vRgbOyN/U
e05wV023pPW3DDeWvu7E2TBll9XhhcJ+6eZWqx77hSKgjkrxtmxkz1wDVLNN7y7ncT/YkBBcbbAh
RlUevlImOgkEuBqP+Bg41tc2pTp0PIKBYhTJ7kCSmGvKCtwNU7G2y+gUP27f2NntbJrZU8zcXWim
cFVO5t/lPr0Z591p31rl2WJUF1Ta697OOT666mCKw09+suUNvvN9d9ilWXl6+5NfFi58nHxa7dfV
K81lC+oOxsWYyxD3gV+aW5EE4XWNZlOHSiigw73IIlcgjeCv+9XFB/LIBGWVde/qqzveF7xbYlym
UU4eDaqAMuZFWOcDK1VjRVIumZuJCNIFutSX1tr3NQhLbuzd1B5T8SLF378BCBAFi16LNBp6TTv1
T5+2kmxCdLXFRL3ZftNXvbxVw/SP9QJOUWzNT+5lhXzFjY4VlVf5HU0cDXzvNZVZWaM2pNZ2mEvI
tlFeURo8p0/bnkBJWva8M69cndUOWhLXIrCG3OTv22OI4IZpkI2C7fnTC5RVsdVyMFB1buxjzWJ0
7cifGvUA+qdK0jNt+Zwsjpa1r5I2sIFBJQi8x16r3kuhUjVj/vD5JeGu1n4zEAap/uoD0d1NMboY
bz/1RjEW9A8Q5+FeAhDOg7JR7QDtOcT5E7yxULCFt+WMH8kPn7Q0SokVaRuyrZWeyZuMbzZUi6rk
PYltfSLHm9RCbF7URf2aMnlatGPOdD5Ap0S/MtLt7/diDbGOF/MCRZlZXVW2T1y8EHJuGW6+QPUn
DrVJ1yeuss2SwM/cNgbqcOdzkWUz6Q8P8gdxxftHw7aSMecdyYwfDKsD4DDnXAb6cUHbrjo/zrMm
JoblJ66+Fqx2BAgeu8iERYAOyz5oMKtqg8d1Ix5cLzFHgvyPP9MtJRJuSxGoGnBt0e7wKYYiZ4Q3
0mwZaVIENDBsmtHeXp1WfplFmhumnURTXYRgdmXgg+PukLuWDtAZhGKbAUtT7xDiFKaBBl69pWu/
A/F/2L/ISXBsLNQf3sIZKq7zxP+8Fwuod3af7+NR9Ht1D3cj7LA8KK/WHCinicLNG6j2Vy1bKXeP
bM2X8Wi7axo9n84tcmz8tGmccR7nxJt3oD3Yvyy8Ht3Xy301LS1URvnUHdY7vWjAwQy/X4R6Z59F
Y/irJtUKFQqqCbeG1OvtCEV5QGbg87cDw6cRmmnmyGvueT+2snFzlP6Yo2h2Kgsm2WwrUZSekiub
xM1nkEOXOeS0ZhZ0Eo3dbRx8KRLKbRv4Oybw6BwRDBgb9Km8dG/geKFKHtDmMxvIZLLefmqebbK0
RB7kt3ODClSwyoT+WvLoY33vRs5T+bfDSf6OxcmzKAMVHHIa3Og2jibyv0wc9f46HKtqvUjanGbD
3SKKs4yNGEXN+xkE7ncy9RRLtIjyKjprJhk/nUrNFLnU0DkRZy5VdwT8tmvEgZd3pwVwPH4STaZy
y8boxkhl7WbwaqCGPzD2VP6zK2zgXvruzV2NFc2qAPSBUe1hlRVrEAROzSNZU5v8xvf2ogdVlEXd
zP3I8htdsVjlRCwO6vIW69s+YcjJvBObddMlU8jU9LGJwV21FKrvNMMc8YqN2gsr8WAnWji+b0De
yxpRvL1S1Eez870uOUb3IpnGzjCSY2gA3qNZxtuhp4QWVQH4IUPBYuM6rTOgfBHLxaxGbcsrX2z5
AhHcCbqjhxi4+g4LB+Oo6Uy/qjbzZsXdCDMh77TsmhSF+8ydC71FvU/BpKVjEpSln1f6dweQjEae
y6odM1WRJfF185VpMDgOFDUBvDanr411K/RpCNuck5msIJY05I3gaCn7sUY0oczGINe16DPf+a+B
8mvexNKTlqt1Ga5VtmWdN0yG3o6LpUV/da9MLuPvxm5AxQbKaszLFwo3SxFo6OssLbU6OqMZRG52
ogsAitrJ0l+K4iZI//UayXTkzwqlgiqtq5zXaQH0g1t/arqT80eS8gWif9WMK3su4p+PCEzQpoB8
bmG5UI1vLH0Bi/LvollwBH4Jsdm6Birsap34Zt6IsIDW6cm/1nqCkauoySYrbZZ8ESMiPDjbeE1L
YR7Tu7HisEh+ZaQ8QKZOBZUD6k+YvnMpnh7Dvj7FF8OgUY97irDD1v+30gA5Yfq7imLwwBkFikHP
4+BjpWeiOoEGCQaZe6+tr/dx9QHrzCjebdaid03RbgCv3mXNCTK5XKJ3SutQlggtBEzY+g9QDqvy
MTLjEgjRYQAbEKHg5TAK0zZ9NjVPrMD7McRxI7yVnrJ3T+o7MHOTrVGIwtv62AI5TQqbYoH4Vu9k
1hO68TjlprAtJ1C+zPahhvqiD1XZS1epp65mW5fCll85ktgmp8K5Z3zI6dPJrPi8g1UyCPLnob4V
r+p2I0OxhPv5KVYdPj0QUYbSSpRy2Ek5lJ9xLxnA4vp/ugNY4q7Wznkq23IaI64bbaapOcYTrgys
3mfyE2H6Q/wCa+TJc+dqn08J4YVGCkcoibEUOiscTmrZx6KwqKNWiuU8HyQJRziH+BX2cd2Gx3Ua
KD+OoMs5wC1t33wh3FYJKr45bP+KeBM5Jp5xNrFlXfs6894BWAsGUqi3rozP7+tDYl/SVFLdfys5
gmk6iHczAKO1zadsxBSoV/VqZOrwF2x2yJ4t2kMm/R8UjCcFKgwlJYb8h6a0H5sK6XDR9Bdq25CE
oPBxemr0f9/LOhx/Yr4tG3Dogau9g/a/8PLtRr+LCcHzg4aO18OWLeL0MaccXkoDmqUoDQOAsEa+
4R2ruyb/C3a3Bd5T7N2cv0wfT++oRxIHG2tqfjcF8yNNkEfG67g8BMHKCdpqZUUwYcfYg/g1tspl
vAS9wrhd+oSJvuxTnj7hIouKmRS5afbp7//d8XcDBRSwCW8j8OyQ1N76UTOBtcXQg4r7j+bSLDfA
LnGF36rLXV+tVLegeTTaLwKRR/7HKln5fb8E+dhyZ4m1VujrZF0LWvzdtjPLBHEKIPg2s2Zqz3jc
bmmy2ZqswYKZdSPh92SuxPFSmBUNbhm3NtkNk7DyogJTrkyDYG1esR1UX+wxpgp7aeg27FJ78eUr
oNNWGc2yDXF2dNwHb6Hw58ctegnbcbNp7Dh3cu+7u85s/JsOD881IERJLCORhyqGq3p6ERLH8lku
MS4xUFU7mXWxXLlh4aYmOfd1XIPSM0SdjQ2zMTlSZgeVtO17z8FpkHTaXAwwFX153nGaGFnBVecv
9rlIbjsJbCxHm0jskiUgEsXEJxTVG514Y6To5IqcjXqABFuVFaOyUou5D8fsH42reBVqLQ8krVAw
Jf+99/UzkBT7JdyvZQeyALf70QBZXj97DXphaz076Ezj76uo7ULd7aprw6BRHZ1BhvBKqT/66pEN
mJw8BWcCfV6wt78W+TebN/lTI4dMgoXwJidYqNh59PsvwxLRveCbs3wqXpQYdtmRkS9Ax8Rvufq+
WM0TdpYSTrptEg0UiQMhtOAAuRiK8HrGlQJAHIYDZuEu5c8U0KLO5yZYrPKcwjPVQR/TB/MSl8Sx
/3o3SWKePWsmieI+eGYWlSefOwKheCWdIiYDhzXu8aitjhN3KxI8tyLscHL4cghXb18re/g91W5/
D8ZXxztUY6UU/L3ohcVItIk8TOTJ14q5Jah17GPDp5mYBDbMjNJgPNqKYkQBMzpQEiPw/v6dQLn2
KuVAlxoN/LN2DJ76DxDJMIWCpcIwBz6pToSBuKwicU0gPnKgc4u5FSNFpkoFLfyONBRTks7YYL23
tBhhAZF2xcaFSXTlsK7eYUy5WIuhyFoFUAhzQfx7r7VGoUrXk2Qb0tT9CsYoSHbik7IiVxozeES8
dzKl1fB7biKeRrzia02yDziAn5sirwShZkTkmjj49/7OiaKVq9lTmJ8/kcbmygcsLb8rYCwA6PSD
eu5z4AvYYRPvHVdpkORjXCBEkgm+0zMHkWZrNJKWAo6X3Bh4kXEwAg//T2h7vcofAMxgAKBaoXg3
nvMowKRW8sR+C4vQh99GDwy5GvAQXOQgHq0Jv6pMOEu7HxfzMlk74Dx4tHaPwy5KtQa+7paW4mpZ
UfhaIABBSakxdg/UwKNERs+x6YReoqIA3126lZK4JZK5SbNyMBaFFXAJeRCdfN5pmmGb5jr7Zxqv
xH4u+YTcMnuttFwyqmBTI853Xxq2V74sJvjtBqFasMQMvwGtjwmDb551upRU1QNNi54F3+O4UNNu
0LNfKyUmZbZYurDXSMDkxYEY7phK5Cyb7OZxG+ZdP0lBwBXgdaM/uKPiN949sJ/HzpDK5Qug1IVz
uRUBfbcdTxIaQLtDmNBvLkojkSeHgcfTO06QWmT8uDkNYKMQ2IJzOuqmz3YArtLKPlFx4Pi1Xxyf
ePF+whUCjV/XiGD/clBJJxVINJ7hFGXhnFAzVVTf4dQg1t7YWyWDTbIJE4Sl56HBYb7WS+4fQTPW
fpQqCT5wQmEXxsvWCcO3bPFh8Y6k3+svauDa0cDmgOkwziuD9NtQe5U6QZskPyEucg1PUUYJF7DU
kpZOl5f4cXYgLtDzBjr8pKtTpf/7l8p18gzMfo2HW56pZnwLVu4TASuXOw8W+334oZPEyQ7QE1Xs
57vP7FEKKPQI3r+03CLMk6OM5gix6qIcCFjJESFKxnOjUgskudaUZNAHcAGhDUoO5dzy60dfF75E
K5q/sSji4fhghMixL8hUVK0xPEL6hh3gutUEhq4sfC4V307Qn9WwcmXyrGKrUilbfRClQpgUXEOl
qUBzegRsocKip9LocBJGndYyERN8+WIdGN4y5fJ+dgL6Mz3jw7tyrDYYEaees61qb8FJwCQd6tXJ
300ZlZOBdOzEg3xfXGmjC42PGl/kzPCa6P/5Jjk+vGLWPnMmFFqVrKSg/muvBE5KSKGaLPU9i5/v
0mN8AaLQ7oFJvMVw7XFWBxPQTqyfVU6vS4VUyX3LKY8UJ2iZl40p9d+8NREpk3P8mr1MsBUY71xF
lHzIVyqMBBdnXt3ZpBVZQxPDJbshU+gLMRSQbRN28pNUE+bXYiRHDTfWeekJ5/e+zwu5OiZzlGNa
30ISM//ZQo2i4Jof6WoHk9XLi8ZFJjyu3t1aQ3tPfNN0exXfuxlh+xUDnVv9bHLQL32wAToPfNU2
z0K1kmxYafQNcSnBqpa8lvPc1u7XAx/GPxWQfhLHxYHsvWPS40ehJFxTJ4+3sbWzDKvXi3FeU9CP
FUul9MWTbcWtx50kNrd27PQ76woAE6JZr/UQMGTmB5xJP8fNuscOFtlOtk8MguoFvl8b2nnJkVG3
XznSvsLmyQ3QEyIfRYW6DDXZNO+7p8hbrJCwSKFJal//ba6RMYcDNgeA6fSFD3yicvAhO+96JbKR
tfe99XYEPt6El5F/giQQLzRjubYwaAi/UGfULIl9Nal1Y7v5S2FPvaM4QCJEGB0DsIL3E3vYXGbe
tJyAeGADfRSztiUcShezWQHqNzCPQPLfIve4hDrm4RbhR6d8Cy0kXreZ4ivPLkiqJZbNM6tgFSIl
zayQp2IbdzKgrcJEQw7zRrzJQF3N9EcTN0ajyoOIXZnVIdcIO+8KdaxirV2Rpb3c96GW5KR4+e3E
b1aOmiTuX53lN9HkwyVnvh1XTJXlKULNGQE6NZWXi2Pwk+7qV6AZCBW6mlBvzU1n3IAxneAaH9iL
1BXRNdVnw3ElhDpZ3GsyJ8NJCN/E4V7MdeV+ZK1DZj42sRS23cVs+UjJp5UvkBDgfT01y210IcJm
7Ny1HclGbEQCuMxEqxWC7EmMC28g91PNxwXiEMHfA1GfEx3AkOeH4mBWJdZD2tMHQAr1jHyxAwuv
6gIpTWNl7ssDwVtL1ptdEM3argHpsxsfbd6IUrD9zRXi6HKIn9ee+sgKx8++JdwINTO8KeWyj3Ar
BjTeGffswml72MmnMdihcWs8y2eRIMSEvEuSppsBFgaw5/5cCH0CbPEScA9OAw24SBHnu3+IVIwZ
O5nU7TNoF/ntlFhLulqjISof6eJNtRqnDloDlb5g2Co24bPtKk4qxglOQ80zBRPCFMQRxzLN6rCm
APKS9zRK8ahR8P+uVc66ti6i9MGHxKdVxIFjnzQKO+FeBOES14/eXzqeTHpPL/VS1sdLuxsNDLJA
pHfUlymYHPwY1zHkRlQtEIcQk5RxfHMDv2Qsf1wh1d0tTzVWfoWfCW7Zxr4pRLkjvPl3jjYDUmO5
gdx3AkQ9GoFmXGILxeGXLhsIvLopJw4HnTytOUwr7cLXLAKvJV8TCp6SVfL58U1FebH4r5Rh7gqr
fgYW+DnJqbU1o5mid9Kh1arOhxoftrReBHLl+kuiDHSckbFsXmUVNdRHnCm4V4qgpjmSMPOzy8Rz
bh5chTAth9xHjUi6vcKNP/WtLht+uKjBbrujYZZYXYrezbiDnjRXN24mYQG3lnj0PEM3y+4AG+kb
gW85jWmEIiZcUTv2Chkw78NdhDavFLPE3a46Is20gw+RXdx5zgG+mY2BPo0dMKu8NMv+9sVjh1Iy
kQCwz5eDdCNVKbWq9WyrN0fTfwanWAtt9EcQV1H45TnkiNPZRnxfpf4E3x24g0qLFBOkFne1dsxF
sNfGkxSUY+OxKYZV8jBACVPYVWmjtlkJejLZS/L4/9ssUXKocoZDT/+/OM6HKhiNquV2QMVuKOQi
/MCj/M1OJuf+bnfiMH0IU0ZDUJGucZd+8z7JSCip5CujpMDL+Ni/1Ez69yLcGHz95Ua1CFfxbX0+
92r6D1n90oyLn/fILfH81/jqkR9YIX3JNbeCe2JvuaZz+v8PcdeUlZe9H6FYdsvC7phxoqRnwwOF
WaM6N5SJ4o/gm8BvF1rbWzY9P7x0xju/3NcHgBre4KgXFUyJIeEqlCtKe/m1gsCCZmki0yNKynxR
gh0gAD0VMfSHduRDT2mr68Syw7Ed7bHIlcORefWcIIGk2qvrDoQRrRuoEWUDPi5JCu36wBXrVWVT
ELGBJVmuxBCYchF44DHTZj+bkuPQXCwWAwGw6wi9DB9ATl2J7JK12AVFL0jqr7yemSkWYPQsjVlz
E3Aec3eh6t36J4MA6XlrKlRYF3S86+HJtMUpY27fku/qLBCPgR3kU/pACGhIEJw+QtmlOCnfJMBb
LkJGyNUvquTvdRMtJMs0hS+eXEYOq6NOopB4uCqrFVkPx68sSegKETiaIMpRdk9TmRL8HkKQLvGb
pjzs7oe4LtcQTZIau/+W1OK1IoCmWPbrDWf8VqbbjEO5Tdo7r3X3ufxEdHtUuQWa7omhfWDhTJ0f
h3N043q3pZ16hZnVuwmMAxBqUOKr5PlygaGSgdxmWYGmlYGC9wW8I9yukwEz1U8OUP9ec2hWW0v4
S3NDnG0+ibOHQL34y7zzAVj1k8p0f5Cm1PQp+OZg3ITZkhdG5UIxow8IPYLaS8ygUU8P+e8rBBii
Xj39q65f5wpkjDulxmDLY5joHRh+IICZPVm1JKqIBSpKHzJFxUc0I45UNM8LiXCrlVQ/EeNn+vU4
4mGtalH3RsmuaNxLT1F50ofkSo2zjSS5OQW9j8vy5dnqyfZtOWdkm8xmREQexNcigdtVPCL6vfpH
2azOs6j6qtwGzVZtTWtAJiEizEq/dPUg7LmzWJd5849Y7Z7H0qgVs1mU3Y2APDUdawng6tcVuzzZ
Bm+NUBLiWj/ZLb799jusizO1geHJ240z0zzhoZCiH9sSCy2bS2pBcuK8DoLMCs+nPwtPSQ5YTnqK
5sWGhpDXP9vxRiyX7Lgtstc5k+VHWqcBVKQZ/vY1+9P804BAQ0ZLxzGl8gHZU3EucXBEtyD1G928
GwL+7z/6tPBUcYE6lyuMcRtiVoIZcMP+g49CJx+m/8T6ysVgFCJQ67KRBJwqxRGx38FyopjuDnoH
KvjOGeX10lqCxLZZQSe0scQT7utWL6FZiW/fnSNa4J8lAMxpwHqL5rRss5piQVHtLpnjszU46LUm
9EaHjoC1g4ibf1aLa9wDD0oxdeyQ08AWNHgexeSroPsnJXyvXf1l5lJcGHrOKlcWmStqq/7/TmoI
1dvkBx0d5J3Il+wnu+0J5oGDqWCCjZfdFcPtusoIT76OOIYS5EdR8i9LfSaUzAWZ9QApGmnqAxc2
/FTYD0dDS+m9qEv8cHpWXPod0F/UgwnvIgit39JoGlisScCru2edrHSF+VjXUw4IuYnOcn0NdtA4
xr2m/oYPLl1CM0Hfl8e/HJrVfeMrj+aimwm76EEIX6r2pNEhkWpg+odkOUwjD/hUDUKfr/WMBACS
EDYrxeNHFFPYLV0ouSy+RUhUUeW8xr7OyN4OFRpAxiPgdwRyK5EQ7BvvUw+567Iee34npTB0naAx
Ayi/QE/EtG7S3/WkXhYI0jXdlP7PeY8n+lCotHIFLhv5ESOsXO3hsUKQvqnmuGFLLEaYicOAFN1V
WFJQSzFyZaWl9lVGYGwu5ox6dd9H/NtM0oIAxgZyv4c4X+35zpWyQCwaHPi3CFZozUf8OxD2FXLv
PILWJmXbw/8pNmSRmOWFqM8Yt8xRYjUjOfZP8m2+7ZUE+sRPkDIIxku6yaN1sXcQwqDDnMbO9z8Y
p7JXxIhx9BRhGp6vtXsrBp3dEfptlaBlVH5aXPNVnM6teiL9Gef6cs9PfeJsBNHeLoLLPO4Hr4qh
hyl7V2R5yFM6DrLh5UWxWtQXvZH+Zhqc7DBE8PkhkOYwF8hVlM120W6DunF7A2FHSMIyoFOBReMP
q9IGVKjfDj7134UhG2hoNfs1T5pWQi/0A9GbJ7FV50pFyK15H/OEwQntFwAEqITvQbSCaZlQX/l4
k91z7iguTgOUMbrKLZAt5CVn/DMbRB0oDr9CX5Zq6LPB+VfqppUEZggCSma3QP3SyzsEVnmtx6F7
6co91HUmvxry2SQtWkp2l15yfJvYr7vU8lTuRSUraHDJqUgRQOZJNp6kA9wFglAkOB3eLawYRXfM
O15QMbF2+AT6hZhhuQbxMRv25RZ2sIIWi3ebz6CEjP1QeYH6zp1gjjP8mO+CVYWt3XTV5PESHBRf
P2JW9K5KB/uJCrpIdkIM0Y2UvXuStVWdnYNmMnGTZ9cyjtd75zCwEzCtwFSOdQHfCQecCf4PgbGC
Z+mSlWqtecClM6EIVRbbVvIjbh/NuLDPNVC6oSjipDL5aROGAdFNqV3NABdkYgBiuBpVjHLAOp55
P8axsPjPdvWUXtCmxvrAlGE6skjzlxl0KPSa5xOl3avg/tkbClhnreOP51F4gwMZAy9x+o/kPRrO
0bdPwc1lZ90KotfCamm9zplxlvfB9UHIqj+v7uT4tJJ7n9PU8FYCKGKGvyYsgA8B1RIAt1UVEprb
x9oLv65V9DRRtqyJGT3xqdbeNE+Rq7i0F83AbhHuqu66+Cz3VPLs8qlCLDQCecdhF2+cwkqaOqm8
ixRWNnZW9MGg81RmOkcQb219P6knT4vt10B3ZK1Gh29U8iBHE9nFAajcNICV18fHogyAVfrosZLM
LGawCtO/W9nlLmyJfm2QLMjOPagq0Y+3ELnTvCYHuSagKXgVocp02Ozf3c2EDSSn9W1dFHJlqtDd
Bga9FrwaIIQFhQTmmabYYbVGM450NHFbqN6wiO3bh8ZZIQGBpIydyNROxlPqgLybQYkpD+e5s5b7
qcfvpEDk85ytJ6RkSHK25C2EACy9dhXZ0OXMCiN/HR6y277LLo5eaZAANNW26EFYFFuw1HP6sBCs
PosquxFe4fvU1HtrYaNm0mMW0mLocI5u22ldr/HhZhEPovbibdliRtrs4Cflo8QgeW8W6FJaQTkB
5bXqEp7faHBaXFtxXnw4i/WPMIpADzEz/nKziuq/X8fmWQ0hhtNjebsC1ZzQMQug3KuOtcKogpl2
iz/Hx9JVhwH/9S0WTqy7b15cwDf8ia6SQILxncrAJH8UO9aiQao+UJ2YbO6O7ebono1cH8IDFLhM
4MaRAx+dF07w3yMM4tt+Hy7b05qtgzdfPeOL4+Psg+htNh35Bb93FESVfqQE8xYyB+MAPJKA9lS/
J9ABqkzToRRosvJqULvKyuYOoYowQQGhrT5CFodNQl5sOnVZiMgGG1G3Yvu2i2H8LJawbKbIOB/Z
/k/oIGS/e4VLKV5wWYRenqp1h0GPetBVpmGB+verzVJ+vTK1f2XfTN7QP1hmTnD/A05/HWOYwr22
inro+35Esa7qPB1ETb5wyt5xH592Dt8eftswnAfl2zel+qfoiP829DqdDxKD/pH3udlN4Tye/xv3
gKY25tELnmrEpVKYRy3OuchuJvkhYYQ7apVBv8cPjk/VbwgYZMh7Ac35mORqkskYDljGTtpnngG8
SP1coh+T6PGzgh6s+L++n+1uiENPPIRBe7F6XfyMwwmnq7kTnxk76bmA3Gkd90GEoP5ZenlRnbc4
qBTyAPlun8mXJxPYsfNgXiXkbaa/jR/AUNdPrfbrhT4Hpq8HBn/9YKDkmA5+UMmLAPYbhWfBpIhc
2SabgISZahBgZtOU/HECEnOxqoMIipGT7txmNFh3ZnpTMMPdIToSoxO3tB4pkgFw6vPEIEO3bm5g
/tL6EOXRGxcbJSi0ueVqCgIEsn4VB6Ezza5rBB7ZaExYoVrOVfhZAFwkYpNTsGhJgynX+Fh0uI1I
VHIecUo4y8a8r04x0zTqCqviG6Z0J7Kjjf/uNzsopn3WkvapNJV7KmbNJOo5ZUUiQexo6f0tWLxm
Gox42pRP8m031hPeZY83JALJsRITrmfPfJNmwGTZpFRtSUhmf51c+eWPiijw2jk54mU7cfwSi3Gp
kI5Ln8+585O3HsDbG3hggCoqFE8ggacq1svoYsmrVAINt/8bZHH8CvElBpttYq08WSWXMdlxQIEi
JnV6TJBmcjAyl5TE25YIp4VvmXiW4cSNRemNyf54t3hYwRPBPpEvAPhjjbAkylYVuzwfkYH78EaO
70dVO2SJQlwS2GQtv63/ukdWXjEwxPC3AjfS+M22JMzSQIKmUnUdz0xJJtLcWCBxV17LsmbkSHAt
yW4dmaWJlkQgYeTsK/wp6SAt8zhCV7pi7YqpZ15noCMK57+CwZAzq/zGQyrwkYkU7f7rUvtEAKnu
gAmuyuaJknmAE70igOFxzCxmXhAZCHBOkJnvVkbFKvWO9Bx/4sCnioy4T0SVUokeKnUmCX2ytGdh
Xn0HGWbiUaeZr/p2V3aPY+K1skCzrDELVfrkPG+89OF4ZVg0Zu3Do/Z7sWg1O7xlk/vlhDWGdqTI
mF16+xsxa6HmEZf3nF4dgUs3C/69QkYU5aTmgrAQMtOR9YIBxIqcgmoVyOZuElGwuVL40tw7FVoi
9dIBDV5datd3XDArtyxEr1cq5sijCDqociWhk4nc+apK6KN9dEp0MpNtukti3ZFbzKsiTs7/dcJx
sWk2eMX8ZSO22qEvRbNSx5ogeLFS2sabXjqUz9NeXzUEE7D4K8DQgrCYgpF3yDYGH35F3BpLF5X0
dH2FTqedzhFOhRiK5uNkdOqrSXKfPEjJeUkBvmcCdRTAgGvYwMH+0kgFMeH3HODJdgsGi4dJfcqS
YSqDFjqOpidnYdl56Az+R2DitJ7x4pqLHxZxiUpjRxdB09rmgD3agLeSsQkwMgUOkkyX/xpb9FPG
jkcb/dt6QhKPw568LQfH+/HW61H2Uc81ccWl8jgUmKD77XJwtJwe81n0eNinNn2Ndkoi0V0rNYNY
jpHsJQMOC5DTQNQGBeNOkVSx7Nl3oveokVEu8If3UeA6X522pWg4BEWo7td6/M4IlBATgr0qp2IM
IfZu1PJKQBXYRplqvi+ENefOpqvy9Obnyoe+NJ1hqHbin9prXha3j6lcth24GVfKpp+fueAZwbpr
fDRGSCtuJoJcuEdD5fdeX4K7/nLrAxhDhCs+yy/akrvSjQSw+ULH7YH0b+Je1wNWfZLUMN7O8Sc8
1mAxXt6T+ECt7i7xQZ3Ar+n/haLGQdPVLUZ0B2le4Hew2elXHglkiIyHZpj7D5ZPPVtiueZ3N3HX
HQNDKKpBYX0cs/vnBOVfvvgifestWeEFzW7dTc2hXLUB4ukSXwTkEeJLjjHuO80OMsp989NWK0DF
GfLwSohecag99prhQbydbdJKm9nJT3yaXlmDmtQlLHe0oMvwfhavGmzXg7tB4WB6GCe5MCLw5CFq
agf2WHSApHW3GsWv7cPBFhlfYmCe/5n2c6eRNm5wE0lxXRXxRPxmB1zryxEc5SEzb8rgWNxyn2lo
kJGFyM61sPzYFvynJzKsZ0zgJ6T7Bd7a4LL2hkmjTC2kxm9Q6ofIbVEPQKW9QLSD/ZMUHB5Wndp7
4YkAa7/eCozbStfLTogbYR5px59k2/i5T6xS7a+0yIFBDt1h8T4i2Vz74SnNNgfPaujGorxZLZck
q4clkpqVf3F8k2/QK3fzmVDiETBcxOZJ4Xkb2bQbZF3KZVoUJOI8SD8PBo5jMCKuCQ5TTcj78ySz
WSvWi72SKba7Ja9u2HF6rSZLJPHnF+NWh3nR2SV6W9/hNErrjWcFHDojxXWd1tyR7MEs7FN9pRNZ
EQJQ8vfUu8HbjW2hbQNGisn+Ltk7gvkg9cg9JBl+ke7DpZ8Nhhez95U0tSRC08qu3lRlvrxeMsjR
REwjgwLldhTBlr5MhB6AoSStLhBqedCwpG70XHgV5oFRk6JdchGj2c02oCV1UNuMPxQ6knQom1kl
KNuV0BXbtBvdFXUhDAmQ87Q/RtvutS8isO72cN/AIKDNiNS7sEg9Xr1diKNqUqRqI00ivSzjbEjW
9u5qsVjIfhCXN28JNu6XUNZ8LC76XvfjGa3h5xJEQWD1Irkh9lB5w5ocm/1pgiFYKLgE+zwoiEtc
MnIC0Ws72AJwhBTKeK0tOsSc7DbMujzzvF1sWxCBd9PinohojSgm4vNNN7zo21Fek0DkJAwW9DhS
TeNdKiXbTGYQNUNttlxFO2LW3uYdJ5Et+e/OJby7nwoBWR6+guSv4V7LM/wnSKHTk1Opw/0n400V
I6f8k5FTrfAyrBE/yyrCWUxEMkpUPOXIJBWx4qjDD4OOdE6u28fE4RSM+vk0I0QTkxDkuDTEwZAy
8zgChpvDvxYYsjyfOxAEM8Lj8Wzk5ubw9e0gvyLLzYMNvwxREO3hxrma8UoLi4JhSQBQsnEYfwDt
+Ssvf8CY/21Jc3RuNr5IsgBtPy6Ao0xpRZhufkRt1ZJPsSNwlblna1FxA+KH3Ul8DM2uDeS7Ngxr
vFRaLCmu8pltdqg2LKu8j354fgRiAFKKZCSf0ni65b1bYQEaq4NRSxINEyNgVMyaH8KrgMteLgrT
fvkR8TjnzZNLhjbIa2eimnJzMauLrK7/JNwSrTTzyDt1KCRjvGq21a73amr3TUHoLbDcrV6XC9Ec
fBJ6BSR7RI8GUkarxHOzVW2COYVIMb5AHuSd6ZXUeZktTYRweqb8oGYfhS3XSjK+yQDB7BBWvO+T
lVgNFyc23W0B3sWDeDvK3TQc1mWBeVsAoUWacJggVHKpjLuWkqtqbuG/mNS5sgz/Xr4SN3a1zvbu
L0erZYG/h508RIMv85SJLam7QxK0pFO6/4TNzXK1cMSi0IlELdn+4IJlqoifr3pYbse20OrxVk1I
aLq4tu+g87h52+j5NSAqFjZP30CZf0hSGf6EjmniFlym0IOm/kbMsJhk2ZrB3MIl1xlbh75paHgC
TV+T5g5zDSkItkBVKZV2ChT4ehst435pXQaE5FGDsbK1uT7H1uKeaS+cZSZNk5wSp08Yxqy8K5j7
3rq3CRIfRESLh+ks6t3VAIYruW6GVNdchHdKOkImWG26YjgTQBRT2cVa3sgjHeUkPEb9xMeiN93u
D6QSg1bLodErS1/2PT/xEjdT/5GDM6iruuJsKmDZ56Pn8bVinWwVEC6MZQZ1VVnvFkBA1z7H0fjp
khQIHgZKJ1abNbCWXJ7EpUCccjObRRKvcxqy6WVj1IkqOtJ4EOY2EzOmQFUlmcVZq/93AvZdGI0r
wrHAWEa/pdFvfCdPVgg4fNAMeLygOP2dmtaVZ9xAtATeNcpGqmYvpzpQZeWogK/rPTBdoO4zzmrU
PhGd+pmQTp/jLFKw/0oLxzIKmXkEwIwjmi9nxue47IQPBRVFCMijvmXFgCd5DKmUp046RDs06dT1
Nah0UUpsxl77t4EycmhiphSE9V/aI//tKcc5IENLAwt4ADzEoFToS6X1VYOfERpS4WWnG4VMyk2j
dixymJlYKBvRbhMLZSO4++l8ct4Z+MiXluNv/CH3KPX4g6vdT0AU2W5gPrHWmgiJ/+i+8NonUewt
0BKlqtz3zXV9hwt9a7GAjuPhmfkieWF/sWvfeqnZ/YU6Ps/y67JyVG8IXZPe28Bz0KqpGobPOgI0
45H4OsksvqtReyVxlOq0gWyM2/gwTFtK1j13YdILoefg5FL+HBr7uEwj9u7EFT9T1zCsdi3EX/f0
IPFze87IOSJzMaGA8f2lAA7icZhw32HEDEzlhGZWp5gkkOFPSwQwTqJitGmZUGUBflMu8oZY/5gF
2TjrmTrgZgNVCU2E3S+72COdGrqfHf09ZEx6DcQ+EMvJUIxiYgBAKcY6XdrqAYJNFlrdL13w83UZ
W/c9eyUWs1Hl1C6lbq0qtcytxd4NNyLjeh/OwWe3E2AaWVwLp0314M1afa8BgYidY/JMB0mc47HB
0+2A5XQyjxCfTmgTEUzB82szlybFiqg/ke9ig43L0Whd8DY/ewY9aRrEQtHyCm/ug2pXtsBwfUvF
rE7N8STu+gyLkR5BGSenNgSMIhICqsRfGbBv+1rBQW8XGsz2vBL4PMTCtLwSh0zAD4VABRrjsaq9
cOpLV68vz6INVn/M3gtJejt7CP8zclIejAV+lAHUBMHlelqUKHqY8OlBhkNSTxCLccLvV7d7z7we
6aDhvhwjfD9v+9Bt7p3zoW0F0/3mSWZTqpS80Gs4W+b0fMv6c1LLu+n1jGzqplux6ysafKKyfy+4
/X95+MQzwYyDfMOQvKLj3N9UNQ1YRgHLm3RYDbmjw4jlwoYpYF3iyK6yoLeWdGIQeODDdAZm7oDM
ntETNclvI74rM65WUiLQkj2AtgSkSHXdjWT+DiowhjjTsahmzUcaxG9wXGrMEdiSpyhQ1zmPihRB
XiKI2N2VrIcNxZj3/we3L8eit++4/pnPUJKzYH5hSYEcrGN8OkzEX+01uUas9hqehwM1c3djAB8D
9kZkqc7TqwPqMjLr4COucuMw3OJ/YRp3P3LChHCZf5XnN4lcdkBFGh2etqyzZ5O/u6xyiG0MVCo0
doRhDP+/vsESoHuVHT8AB74l3PAjdU+64iKljDm5LRS/S4Dk+o/7+If5kFb/htGrKDVH0tvBDWGC
yRrbdozsp7ZtjwjpKH6WFtdF3N0U2a6rhELyNRr30Ztx40bl3n3YZgm6LjYy49uoVrApTx/a3Lvv
eUJC11Eime8A/qRGfU2EaL/nL2OQWy0rWjtgC3d+ZkWl8l01Az4wjHCWOg7qMu3ot5C42xNH+tVS
c4xU0C+pDhUhKpKbYRwXcOC/xhbVJI0/BYEP7EuDWnRo7MoW2dgDz419c/5C+qceQx33r3RXPyZS
yIEA3iSmag7O96sdUFQpRrdvrrO4GjAfyDyKq+j0L4+zgZ8+9n5qVFeQFr5yeBredNHWTJ6KJc6b
tCAhHNsGAhXjVUiEpQsXGjZRb+u2y1k2oUxvkSewBlnpuoZAseC3ihaJpxR2CN1GG3LB9UTjvpXw
WpTP1gewiIrato0962rcxkgp6xgUOf+YZND5r6PtN1c5E8eYWl2/cRYVBLO6xkG0gR3qLjT1p3nn
i25MVKRmzIfkUKCI3WtiazDgXjEzb9fySaTv75p2gJEwp2IZn0BuuS//eUBrgB5cDviyZytKF74c
0arvasFVdYkVTHT/ZCwyuWoA/FdHv9N/il3hxHWiB3so+BYscgldIXCilIJgmH+Ae5CF68VaEn+9
C8QlP5ZhFo7iaDdL4MOPe9ajew/z8OjtQ4LhpClUW37XWB9OoGekn+AMNTdQ/a+kiM96iiI3Y+SZ
l5RiX+FZEI9XVSbd8Ptsia1LGI5YGEVLc2+ejjUBxvQX8d/fyTa9Let/3UuRWYIczx1+htpTt4cb
yShhQiqb2U43sKhBcgjSeHgUCyEDe+XtS/Y6Qcctw9GSvxyZmGXtQz7DZkUwZQaKRnR0W4f5ZdwY
bFKHM5bRfAGRswsQ4yVuTxkxkwlHWOC/5h4JE/8BuWLOdrCZYQtQaHpyARvpvwjx2N1PnGELFgjj
yRjputuTOg5rA97kePxNQL/lSuNRhJMDQtznNHRX2oxTjirwIFdf0tMB/apKTDaZ5BHNZV+41NS9
f4UyrsbNhPN+0Gcis9OP/MZJxlgzNmq4MDvyYtJR0kD5VziZsYGiZgsCmCu/NeNF826SQxXWOhp9
7lK9QUVc4t/gB65OOtyhAAEy2MyUgaTGWyksdWDKhnGiYOx86nGt8ZdZwetTlnj+mp7tW04p6Aqp
a1DaidwJzD2rlUmVpkd4RX0Pi2Jsxi6qAK1Jx2PfyWXoFw2S19WAv4C7/t4dTZt5+ff44izJBB0U
CqOV49W4crw7zMqum1ARW7/Oe3Z8nWVeOGliHpmpVT/wID2guTjlmPuPEq5295WsInnVp/SjdN2a
NtZgwWfFhA6B9nVtQJZ1PqgLTFKJ2wG8B5w3FhiKu29q5BA2ah1qszklga5t8d3+sHk/JIetuvTJ
HLsuoHQG9n4ElY2kNMafeWYV5iImvV3RVUDyZFLFNr6bzVoqhQucOi7nAUSWbzsFeSashxw8PQGp
+7ZK8cdZ7fcnVUC57zyMxKgkUhPC3v6xG7WkV8mlx0t5+Lj6a8FmQZrW9qJfBVlQsOhD0F+CRQy7
urxA7578aJAvyHO15Xsv9LiwJ4Nu+hrt6l+9ALX5QepmzRBflFvqtObDfdqQ/Y7VdBRUgRw3gZzT
byXdOMxOi+/3CnebULWqjqheoNVNCXbF8JMLxn7aANT+LxmCp8GCnvWcijFyJiBpdaymfdYeDzEM
3VTRscTynwYxS5/Y9nOy/znWxsKMZeXNgVneqkNT1n3PNvgvgzhmPXcDxOYON9hSGsBbofYmHTIq
WmChAxonzT9C6Gd7ARyLXcbjFrx5NiMBu3gSv+rcA+s9dIbtlap3cntSD6tCyo5lwQLYw0cANuNL
sE0CzRdNI9AU9aBV24DSIA0F1ENIpgt8G8hjKnHBjetqznQ7RySQsRk5B72VWG1zJnSxAIu43ulb
ifVeJNFPSvb/J4Ga8veF2lDnDpIq19C6s3VKzSwKLTP0cJp6p18npcYv2rnj6MdLJwv0mjnov7n2
Z0lHVAH0ss5jnnaybCfc2q/Exxj3yWJtQ1RVEPPQ7XJOMykNxHXPnOTvBOxiRpKu9o2afim69vXy
cDA/AvsArDyRG63j4aXfVKAuwiLonyVQm4MMMgmUOUckqENGO+EY7hie/diokV872WmIz+0BuOdQ
wHeGLrzJZN33voIyjNz/TqT+1N1D+AxUhllgsPYzX2eXMohSNIjfRL8457derPRbhDyU9PRhuMd1
x6TRIved7EZ8x/6Jrf4DHi8D8q61V6YPiGu2RJT/uvCDTrdc3tpAPx4a7tW67mZaXq95Sb+ps4mX
7jcVbiuFKrhBGFjaQ2gCq+gGbw1DDYiyAuYz/b9ZxjTb4pMuPjAEWgsrd87FfcWkYUkrJRAb9kCa
mm+0fztNgLN3l36PlawuAqnCLxLyL/umBYRTcaQNUpwGDErw82YV0MtuZh1YhaEQFUIohr02iolj
I2zp/ceG35bRjIQ/038GL2S922U36Pfm/MH4n+1MCmNcgHSRtKL03ynIDSEJh6A+xLLfYjYvfCWM
M4MUnv5S5+bQNAUiBIYzXQJf/K7gGyJ2zuYd3DE4xb/CRACqPGulFFEZie2KS5FZWcgfx3KOsd36
JWlPr9bDjXpEAzy8MVjteHJDzQfFkdJwebqfVXZKkAHFrlf+rfa08NGbFYo63gqSzWL5ty7lQCAz
EjEUMxM4DP5TT/u6vU9ydArFAsfTQzS405ilf8OTJYJu7gIf32CpTd4sgIcpt/8Icg+HLLUfWtJg
fpIM8xwIQAjae1lZqOSSs5cxxp77Teg/9M+YYtIy06O4TnwjpzYu/6Ac9aC1bKpeM92GGqDzIj8M
IbKcSdjkxhWwlaOPAv/pRqzQbrwu8ROKSYtN+5EYQYQ40PM7GndU2nJZgIy6qywUuvcslW9Yprjn
x6poS5QDbuIHHXH3CtaX5S4+W0cpR+ErrNfD34lxRd1lXgC1Kmu+T30/OG7GUNOweF6pEtlLWQ4r
2d88yHlvcUQ5eojTTUDQv+ma8tnlCFWqSKGzFeNfiEo5OOYqjQDyl0g5EW40UH1V5vKAG1/jwALt
HJDk5x7s6eve89jXTCuUUYb3ITbT7gkHe8ubyabZfnSmoE7yh+qWbcizWotBgnS9FGZltaxw296H
PNtcR5XJTQUptWDUzYwsNo86IXxCG3aPWpAQ7I9+hugeR4t+lh2uZLJ4Cm2sTwNYvQq0T8GLIgq3
1N0d6tEJDIVIvuwzn72GKALqC+B18BwgaN+iOq3uH+QfpqVXTmugNhMVSTR0D2Ohd2fVsBbXv2fh
0VGql4CjGff+PKKdHZ7Vrl7M1n+hiqUSP+LuR72VLp+hhpr5wY6kLMtH8JeJrq+sgY6hkOZqmnoS
/oQGUYxj8v7t8PbOTWzDeRkTdXpVJffQhlQRs11s18h4Re0LVwSdSkjifl8wRCc6TLU5D3r+ql2X
fOQY7k0lVLxkoklmsDU0QlRksTizeJ1d0Lc9xGOTTcUxNwFBMPmjdIxQYNk+2hqk7J50VXFtWcZq
zy21eaFIpfdqE+I10zJhBOU5B9d38s+sxafuhqXB/5uJpIBgBmJtQlX4OkjSFEo0yvso1IBYNu4p
kBQ17Hcm2YGJjgn+jxvbJShASy7xrOtoo/GOvAxkAZNCAtYMAwVnzX95kfDyWHgEQjFfTozyMKjY
J08G2f5Z7pkOX9xstBtWLVUbThfdB6L/BlnhHkirrXod71GvyuPsRwCMIcjSet8YqeVopGfwcgNn
MJBVKhhUMvcKQ9AoK/2pcDj9fiNAtiXtSGWTuJFSuu35GVynRWQLNLiNi501O3D3dj6xzem0fzTI
a/lm6kAW65vFOSpA/9IWGwjMfHbT18cfhXlKZ879KW+GikLGb4O/kOrHa3Uc4knSVHvS4M64jT5i
oZAesI2OVR2hbW+oFhGk06JNZONyyAfYOwp/lvnyts4HHn20fv0I0QxSwTAD5ZCNA10QqUGrMujZ
5pl9ldv5svLu6dqMbFNwLZP/ojg/L6GFR5fBBwbRAxOiyjcUQ012Q6yf+8yK2X7ArdOomJT6zrP/
Emw8gDimvnxR8fvaJoWB3pqoNPzKrWnE11ikZyzMQOzfFtLoZzHECc94zTrqtF1g15jZK9X8+7/W
mL3N+bUDCk0UNa4e9p92aa1GSkNjsxa47fLKhLsGXV1AeQbUdkcXJw4QmlKy63eSur8+hDNk7MLM
OM5dcXE5VfIXrg+evtw+PFA2Fp2nDndWWcp9eT5Emq8TNxgiqOVTv3lB/VdZls6GzuQjBM40K6Yn
kbA/dGUdKiUwbqterTxxqWly8EnGqgw/G2CR0GKRo/Lv+UQLNQbZ9dlN8mplIQVdM6MmsZ1joCr/
u8h7SO+mzwUqbBULoBXG9kX++VJ/MpDRFPhJv5f2YdX7Cs5OR7plTanNmH1mrrt4y0zZ/7G4/u8B
sUDbar4evy+UEbBXCbO10XoVGbDRVDWPIjEvnWKrodgDegRlzXtHn9ee/sEX6BV8aDTULT+2cYDs
nOQE/g3mQOXyg+AUNMrYUM9VX1bJr2bK458QNBdJ0jPghtgIli7pad0dJ7dqSi7UgbIT5RSyXLVh
bgCRv7e71PjhYTQZLSEvRz8AUepS1tTzapttdptH2rmgw+1LLW/Q3MdDid8Z698/0gzCn9x0USK7
YlsQKadPrCpd+JxgM9xlPZ8tuDnA0wm5HWcXwn/pyMikGD/qE3p9iNIY/S5oB1FXKNfYEx1aWIF/
KGV5uB3isSwOF46ebRb2VDVYW0Y34g1Ok3+8qAV7XbbLUoq6jGtVlsyyXb+DQntCmTFeH1uOzpbz
U98y/hCkWLq3qFOmdxDFqIpYuoJwE9CaJlEBsnZbFzvZEy9nnIQbV6xU3gWH4t0Sj4r360yetU3Z
TU1s/zKgSBL3gd6CBzBgsMXLnjcW/LdOA/LWk4e2T9b5Or6/UuTQiLy8Pg+sOKDI/AmVmfhKXcT7
nzqlEaxTDGxYdvryMQYnJOkOGiqDCnqjPVSLHshfsVPxcLKwCNiGsIHbKFr9dEuR9HM9b6+Itc1P
uS5QTWDQYB6QfzRZ30EEX9vNOT6DwWC4WYDdjnWHENX1omsD66BOeW32uReJNaEVZgHMl982xjJJ
UV3wlA6pAsnisGk4xt/D5hJlTioa3REFP9n4CIcE06TrUSVWhuNG5IEt28rsCQ8Pq4v0JCfT77m6
G6XKWuwGsUQvdf1MrN0jKKAloCRxBOFC0AvVH6JEMIc8qHM4lO0D2ek4ya4lYwcSUdPmdvnQw+PZ
hcnQcXeH9itQDaFQ1WUZyufQbJgaHZ3kLfF/ulkmeGcfbLJC/fuwaBg1HoELymul/xSnDMoyWUR7
KuLEmcmRA2yRcrUs1YrJhdld00eyLDqMD9WH1P3lrWk3KLUGVBlBPTBVrnR0KCXWzID3FMKyZlbc
oJ3rJQ2KSiOlDjogUngYRdkeuGgZYjS1zgj2/xQlP3FdL0rBt6c+FaHY7wrHZQwU1uPd3tZvykJH
KU47EIa2mC1TSd0loXFvlhSwqBdwybl3sJbHPYvNp3T1KYfJByuAK/IkqhinUgLYSKdSaKcH5++v
YD+bphhz2Kac/JKC6A2GHz7Dlo2tsoiAJbEdabwH+8whsmN/BzoVD1ISunDHpYjv1yB9mqBmjBSu
5jfrzIEnS186k8bI3XJpKK/UgYV/0/mQurFbwExlAqnCJnwQTBiKDpbVT/eJHQkHBZG2Al5xcefm
Vgh35W+NxQJvqj5yH6jMRqND1nfViXNrW7KdomnfgOpN8Qyi56Ft9MEyOZIPh6dqnqOPoxhJM3oc
CM1mksD5/zxh1dHrUEZxqKfWjAiXxyjAAyVHRpt8oZ7PTTD+nyq6hm73dRfHI44sH/7pxtirzEcl
DzULRUjNTOJioNfMQcCbJ7ZP/MjGbrzUxXwrv3tHaLjcGpLVx5kCKsaSooT6Zlb/DVAOx3GybIzT
g5Tg9BJFdrGfm7Zfw2EunyVQIbBJ1/WjBprUzHIIOlQfs0tGjxW1wumLtWck6AzTzjyDgMLDhxXJ
Zwx+lPnkzTNdc/352dwIEuZBF5knvFnPNUiBfEBkWVwVvDZ+NkQeWo2QHBI31ZmUvicMfi9eM5lH
YeyC3YonB+TrXCsICWHIdTvWLhbclQ/L03YFtQf9SeOMHX6CFlwti+FJwijMYc7eJljEi6xqqrHQ
8a6HmucwMOPAndwpQq19yWyMo/5atP5jd0zDQbF/wXqd9SB4GLCJxzaJRGFzHNDwkf08K4Ca7DjX
W1PwKJrHWaMyIfmeG3xInCwPUuLgDPV0pen5dt7kAbAk9LTVomt9hm1qBu2lzN7Rg+KQfn7Tc/Wa
szBqY4XhoCM8zuVheGB+91CPmKMBwOWAw+VF7YNd9SkXOr4d96UQmRY/xrrOo2ttkp+6fvBmpUfK
2S83j7H+zBkDkrzkJweVqhDwctH676rdPwVGpi8Ag8ubPOZ8An8xPCN3iZfQF+82xB+oQ4QGdRo+
5IIcE5vYSpFTsEacnypZj8NWiy3zAmUuSzKFDFbVnJmvV4Gb5wRamNOpxlHPlEc2uBO+r0VjtsYF
71a05AH0oQ/lI7HQNJ7gkACBEd4BX/shf5gv16DZ2oEjPNAtKAUdd4peGZDyFi5/FhrSjfTn08tK
kvaL8PdeHMIpOSF8Wk/z2t9pvmqVuLegiond9VT3fBC2NkhnuNCUUIqNw1WIz2yr4uxMi+Oupgw3
2kvbsa8uyfhENZla3/7fM2BnRwwGWrYsetp0A9QXr0wp0n4ewUwiyRyaNuQ9Rg0nl7Qgb7RG8fgd
JuCO+09IdFQgI53+9OOf58IU/vQdnpm5FGjMc2nWRrZo1ZHo9RI+RkDzsfxIGklcqvcejQ2WF8To
mvM80Q/OiMp7JIaBAmzuBQE6vrAmlFyanV5kv+DeH1XjHCv9Vb3DYNzMSl9v4gjQwBQ8lhRVj9gC
sSrAIluW7b3dL51rEw7WfTg0ldLlIuntG984wwM76kY4M5xYXcBGxBYahR8PhqhblA3ZmSeGXOo+
wEEr1jzxyeBnzw/tRra7Mdv4/JMCwGK5m81vBoUaKDykRFCUKJT7JrUM7NIkGkpbJ/5GRu3UOKIu
wgIx/FuL8ryLriX0Rd7EHCI3yw0qzNxx3wv2NZ22WAWYiVqbFX10frdCsDW7h7m07vqnv6rCAbmb
VNsPFDTvzsoS0czzoRSfDnsbXc+iCxn22N4LNGLYhE+1abze+2EDvA8vqFcjVX//2TFk/Ni5UpoD
raDFLQ57Brbqpjv6H52PS/ok94QGccf7QgmmFlLKCB/xElS49Eqes0hLXFvZXU+CF9meZ4eA0dFA
Niizh1X1FYUoa0rpalFF6CFdusMlMWflMtIMXtilU5PihQCfVJW+ecZ/YpI/yuik0RthOpSAiU0+
QFrH04JsjM1DB0NDm32IN2fB73EjLZKRiGRUEiwSyXQNeHvB3basabKi35CT8+8BWkiT0nwyP3aT
HuMQZE2N6/WhBCBevTc/Ca2WJs6SWmaIjmWTED/lD9Gsk9YYaNBQ5WuhiPq5Oa3TaYSxpaENfwUe
ILuwT/CaSneRaE2MjZeSejE9PJJIHxmVHRhtuPZtp4vuvxHxl4ZM82IX+KyoVpyKeCudde2jvWaK
YlCgsC9T6BEuePd60nlO8SX1d9FPSxo9OOKEZDv+vzwnFkKMJ0PsGEJqwAxcBfXLkURFEGpYtW8i
2cmpcz8945VV611IhgxdOR9GdGEbgMOHsBOLMgKk9eNoke9Wj5wxwYnoYqlRv5MgnQXzCxqVrjL7
0oKJoIO/6jxHYqiOmMt04ckqXCzebo15T4w7692Z5077eJtUzYtOP2Ew/VriPRHIdHayI4UShlUj
E2dedxeIOo0WlGVjdeu9FLjX7HEpX5DBvly8vNeI0qRnDpAPKGaWTM/4JpPi3Pm00HHh44v07bI9
vhIyUdI8uc5e8tQosNp7ScI983b0ZwfEL52DKougrouaIke5pk7X8du/Nr731DQsEEQ8ya1kouV3
v+kBUMCxP32L/m5zuySlXL2KcQlZNgnA9HJdlcFCGKABXj17gPQLhVImnLn6IXpZLz8jZrBhsJ4M
YNoMxlDoYC2tlESw8OOVP7axwi2W5mpzBrsJNpifmoMjh79Tlk7EXL/5X3dqfPSLTt07R6FzLjOs
pAQDSYEvs/tJG1g6NnuB8MrVW9MHk0fw6ggL9btc+5CYXmONLgx8uBnSogwSIaSQVEASDaaMRm+Q
IXdVbZxYQJ38JsldhTiddx9S/2U3YfqkzlL8Fs7TfNW1qGctRx9nVpHlF0tBxd1XbMMgAmr2DNho
nxmR0hpWWiTBA72UFfjp2T/NdxOEe7TZ2d+vDNsX/5oLK1zn+4fJvbywJvOGvlXTM+KhcJw0UBxJ
1lTtXAPu04mxEn55Hh3+IRTOyr8dp3nUabEKWQHSt6Nm3DSzEAL8XiTL9Dlgr365DMFckcjFBooF
JMF5l92WfSb7P5wVxNw8HnQgDeTFCOpKX/ce3kpbkWysrE5vxq/TwEyofYzu+q6Yb4J9NUX2jfwS
quTd1XZV23yVD4W3TDcbk7j4bMlQk27qBjs6mEIEuys6aBn4FJXVMaQxHVlN84/sydjMpia+XD9x
7vZ6H1Av4ExfEi1iBDcMp09m7NJ6Urg3JAL8HQSPCGSGlNYDx/K4znqKHmIl8ogzwQxptfSKFWb7
awnSogRJgCON7BgCho7w9+JAMoH9weHDbe9K2NSaEhOySW5WU+gU/KG7t+zAWlWFCS5qtnLGiZYl
znOdS7KqIa8eJXxk+xwKSxkb79bDrsQXa+vzU/g4p9lEzJc7Mdvk2TH274UBWkK93Lyk8UBGYiYg
ccYidNXArog5gQs+qZh1Z6eJqtX4GzRvwn3Bb2vZG2uWdy/sNGPbK6jhEwHgS47pm0DHpyZxidSL
MvDx5bEovxhzeuXokuExBLSYidOgkL2qNFvXJIS8xnyp6vt0Fr85YthZdTaouqOngHYVLuYnykVm
HJn/2B7ivpmVvHVx2e1UsrgdGeMom0V3tAeKDxa+1PzbZqTNUDA0hQLL0izRyleXcmi/IWTHMUdy
PzyTq0mBgUbHNRnmEdb0JeQbJQ1gd/tRH7jjvrYWJ5oOAJalCLTJ3HKW8Mflf1piG1IcjgXbEQjy
rLyxaHQy/UMvmPRWPZ+5f0Axs5W00CoH/JckNasy2MJEFbGqHDPt6xZHZYKDiJHcEiBUjKR0SmFk
9p4IbKrcQ3uZHWQOiWLHcLsDdjgKURUnFqfwmNUBW/Gfa0vWvoZkAYLsBSiISa0SKjGsNLGCCWiz
8Upys36HqD5MXWpcKdUFP3vTd31LIzRTr5EZ3G2fCIBjaA3bDHpA0vP0PlA1tbwpCP1Gu4WrZS27
9YSfPnTLnZSGoS9shPBA0hPJkwE1YSseLuysVgy5OWg/WJ08gHINs6bQxsMaFqxY9IltU1Ad1LNi
P+0i+30OOmsgDsSWgcgwhZYk/zOBOG8C31I21WQaLV5D68/UpE7bxZcLtiExdavss2FMGDkgYDUf
5Opq7fbSerlJedIF3vVoG6Y1+0B/n54JBYuWOMsF4lbHjqVt6Whk7Yc1AMsO5AWk3SWm62XppG3P
gr4w55faXbtg37zOcwUsPAKbTu0darHCwG+3DIOWkfFcQnoIATesZIX+QNzHz5rVrbIxiST4tHff
VEPa7HmSqUhm9+eYWyywlbTxA02yZ8qbr3dQd2Wc8foPYYvW2hhzjFWD4Ad3CxQemxrK5D3Y74CX
27NaQq9tMPxa7uyFp4moO1XHCM1EzCzGijaFqs/mMRFWHiOREL4L1VecRPTWCWlehiYweqNK/TEt
Ial2X53VqpGdOOEmdi8LpJ/8lzFDCXNRlOuA7IuBUsgz/L7yfx+QSPibYVV/GMdmTs/irYp00Ewn
SVH7FA2UzuEuvqvcrlTvkWjDx1KKRDpsjHpZIq0sgUU3dZt1fABy+8MXp/Rx4Si5KI083VY35whp
LHhiW5aRCK3mZB7ywZrYwgIFl9qiSZ9G6zJTeFAofsH+PfRzEy2FUXpKWcbkSiWmOi+ADGeRj5Aw
ybuFlzhUfwOz1DLUQK79iPY10INzrjEmrTq4NetWy1fyMJcuQOsjBk3mX7/xuOF1BYJoq2U1A+pM
WBKai97Iv39xuWhRm60xPVHikufAvGWQGca0SU9VG+5dENOLQxSdWsSwWRsNWftcWkdv5eGd3fa/
fM5UPBLTrPaLskA1KFQkhN3h2kUNqZ/6R/JqUOHvBBUKtDwg3mUb2O+uPVl+iQCH2r0GPQStlqyk
bIDo4fG5l24FMOKAUJQzi29/jyQLeGC4InZMiG1bjNh7Q5hPmTwcy07Qg7HBaXcGoH9YJtTowBBM
64ZV0rjXDbGLB8eRAipJQlARaoTSIbiD5EeGcGnTVabTFAGvrdW5Gvmo2dL6lQFlgiYBBruA/dL3
D4BxDsDXLR6L75mHInLmPoo282syzevCMMyLOg1HcUV7ly5DXl2HTx9oDIw1fOE2mO85PX3fOT4w
ufvA0s3Y1vcrEEJBw+dv56d0yhWlk14FTF5iFCcAh5V0+fvpoGc1OlA891zCv8k+UePIl2Si5HqP
zS8CVDL2BYoUBXsTJDQWU8OIM88ITrHlSwVXX5+ei3z5xg1PI+Rgm8U6cNN23X0VZeyxW8WzZPtN
C1DqwSAK+MrP6yaRhDDD1kPGx1rWzhehUs6A5GLgn8laRmQUlT7YwPJiZHikM2SzZUb3hs0A+f/Q
Q6bGGdlG+VoiNOKB5C9LjaqqVI3gvX9hkD2uzwt6UFK4/Y6vrYo0zzbCEu1cB9PnIQhdlTrBky9O
O1Z2DOwjqwwXt7mktEVR76/PoIKrNQX1XggLgWv/lv4wUc8oMhh/0bEwY+AaLXLB/E09BXtyEQSH
xCc1fDxEJ+bjzMyhxi/4RJOEFZnOGobTbEPUCudc1wsf56Q4cnNnKN0VnOtQQbvNALAUhBTa7tWR
yv7SOnGTq3UFqpqTWrR9Vh0vyBQhle2wrNqYNIJDDiFmfokAS7Lk1DMzh3hoh13lN95iNuHZ378n
Qg+FmefRPOSMtx5XNtw+AugS27mLfUgiQ5/azbUQNElHyppYp9Yd72nSD9lTbT0Gm+3WwMtbvqIt
0JjyA9qvofH8SoFOQ3rd3OI5y9gb9QN/At24Q/dAcVM4YW6WQfau0ZYEsV0IBSOuY/pUqbllgA4Y
SNRXCgAoBpbMzTxAjsn6l+pCjW3pyuaOpO4ViOF+u5FoHtUmrShFa0Jxy7DcZ1dCswCPoV5x8J8Q
CUkRJ9EBhSAH/5t3ne2K4Dx3s8szMhm/zbRgm2CC47CSPfYM4q46ezPCxg6Ok4txFZALGdH36Cn1
cLjKP3d3r/1JR00aCENY6UzZhoUK9ocqVyvzydTYNZILJ+R/yfYVkK8uZd/az8Ge/GbbnaQ8zwZO
7U/2rgcUxjdEuW2GPXO5RU/MkV7quCGfKCLkguoD+lEcdP3n9NYZxpTgoRa1XpwvymvXNgnx7Djh
8F3gse6CEqNxA+YjmrchxYShjJHBUIBWhq0wM6uFD7YyhazcF/VhLrmgVcOHlsAQUgSu2f12O3hK
earbIPaUoAVbDYL4jFSiTGIlOAprYBLVY0HYVQ0tKhr2BEN6lCKLfCk0ah6j/ZqggoAlbw4xhi27
WEl3dgyY/TC8iFB+Hum+xnWD8gEsw7ufskVVniF9N4twlv7JSJuVTZWD0XtqyxIM1gUz13wevipv
8Xx/GTMqRSecAOYQloygQO7LUBpek8lM5mIJdUyQUwr9wMC0PVqzBZaVwzACk7WzIkm3onlx6UOr
9FHtW6am7+IsYEtx9T40r5WJiUEp1KMLXXg98TUsdjnVtyr+wcdHg381pK9CRT909H8eWx+xTdpa
hMpnrC/Srt2i7WFmfp/vcwmCiu6Us189g21/RUbhLKZWtcmPaeGO1Jo/gmNCLwvVLbs31XxUfcFp
JQKl5074bG92U1RBgi6MRg2UZ79Eu9HCeGhwGDkiqOPPGyvURrV8CIbZ4Iwv449YNGh753I3z10w
Kjd6rGhqjW74obTR+Ua9njM0HUxDAz/TdnVOIJeWK+fDLnxwQWartkjlFJGlXMj+N8SEdcQvEuB8
5kqjRjR9fP4UC1z44jBaR/5kUEUJ2YkzjxYvDjKDPXVvdqeexdzd5/RcJ93bdfLZvsas9fm7efSh
ea9X+RaREWELIYsYgehfaRWdczNqJpAriUs0cTwra/IRECeUIDPHIifIGBfCqPsLAzStcJRe8ojf
8dLSh3jI91h2fU0oUB7XWsC4P45vKAbblYvF9w1sPoDTwAOPh/BWapSX1uqI3sY1tDMZcUE/4fkv
IK22Dsjb+S0L6lSQ+QSXqVc4O5r97+NgIi2a5JQfgEVO8MMd2VeaROIDUk23a3sZVJ77eBaUWEMJ
oItKOsdtMCLQhkghTgZv+b80y6TeW1JUTR9jiBzreHPDdCqq0g4uXmQsmo+Mgr1sbSFjKMcXaczF
wLH5cdLTWBRQX1evGiQXCn/J5qzdo1hwNp2Dev7xFq/dZyvpp5/nkRtwx1ic1zdB6b4vnsfvYI3K
lW7lD61eBWhJevT3uvRiobgBiSyT8yd7aaCgGtrkVBgeed4AnfbV3HtQgrJqzVh2kQi9Wjty4qj9
VgjxjCafJl5WdvfQK1WINL7gz9cQD547sp+b3sdGVy85wvosZvBCmghYsP408GTTFgPUHCTbE6E1
T4KJlOgQRfyxw4MMdibWl5Y/pna3eS1tzQGZBNLu8P5nAIXom3ty1aOMA0g18yUfegR5At+34fFn
lzFwxokt1ppO+3DjrsfVq32xfHJpPUQxsw74/+QZfUtjABoXNyYv6B7p74sMYb+w1C40PsyJGRf6
FI/3JXqTU9d7uKHIdlo0gcRZ8fvoULOE/tPjQI8V/zUFosEuDqZTaEi95qjGIIdGbn678cWRsnLG
VolLyJcCHdVkt3Yg+0bubC3e5qHfiUjhJqzuBRXkvZcvzQT+t/DDlATtKdYo/oZ+K989G+xb3Dzr
59FnMN45kZMVd3l9XLjU1EjRlBdfjagcretj8V5QCbj7VfdqecoQ3N812VFmj9SUu+BqOavV6tD1
kJuf3Tg5sgEKDTvfA7uDWY0MBBVQwwQoxaAj/I28Tu+CCk6vtrlhX3ai4ITu4xQXxZJr56mLJo5n
1ORowcEBLEg1/Mh/E/bPGsVdDdzVeUtBP6/hwMPMtERdeBCLFiWloebkmEFPVVmMEIiZAe08E7Eh
nXEpum8qwfSTva9ysnJUq9w4aDgt0KSOWlnJqtTZdVNARFLcBgCRRM2wPGoZBz9QyP4nMcvRsFKx
YthuzOFDjZH9/2GwmqqTn0UZ7OJngLLL0wWKy4tv7tEYk28bWZESCunFWdUyVfzE6iiWgdydOErx
ktwDUx+B2K6okoE4CL4TiIk1NHkXlXe6XlcASWaGw+V9Vgv0PAWLc8PSulOg1BUIK38Jx9QckPE/
4Y4KiHGhE8A0JyDmJ0yHdbqnJzIi69kQzKKTNwnknV5k9oUhxXkW7XZBvgQKSMy0JvV4dRbjTCh6
U9ZX/WOl9YH6yP8uwDbUrVdnJebx5kTVFOQHpVac++dfGNRTUbhTHB8i1PlWP0Nja1v+EUJOuUVl
25yOXLbRVxZqRc/QIPjfXGLJflkp09XslBQS5XuSWrbh7RCkjrkkWoCkVVXnn1nkiW7Rp1o+OqYg
3gh538mE8Jg0VASmfmMLch5d/BaGXy3j4Q1K/ydL0/Am9b9/BG0vdJ5nZiYuQ29peVTNlriStQT9
OpwFjxTAKDS943/QLumT7iHHtq3s5jECpEyUFRVaCxiA5YsoMXoMSn4TaqPvjDBhX9hTGE6xk3ri
pO8cEAdUxnhAj6TVQ5z+e6eb3zKkqu3ntiCi5NmJ+NJYEpjm992Bu4Mxbzr3cskvgY5G1WhLHkso
O1mM87tv5aGk7yF9FKqkrPSzXG+SJgCJ9WB0VZWuLz/1G/WNzX1kU1BQSLqSOK//tSqXtGQNeIdi
GiTDMuVq31xF2zCyRUv/NdTeotH8iiUdIJ442Mo4AVJX8saQ/+JRRq4B1gZe5BEqerpvubv8Oo0n
Jis16qEVTXBgB/Ta8LnVBy4w6e2eAdv83btfq/21sIKzQxT2CKCn8f2OAKe9vxfcx4IRFM/HWiWl
K5+NkNDdgLuOq6camWCYa+AOiJRknWPdDIIC8+TmVHY+NCk0HuJETH2wmIZwv39TQSgMkMV/tl7k
NoLktaqHauRqYwwwXTuXFS90YR027jrDwyBD6diBHD9zVeo/TbdiEEtSFp61xnB9JRTqmksrjoxt
tmgZ5tCSJ+fmL91pbI1FCsexjQjcxdOpc62S23enJRFenUWEXdtOwVHxsjQJfeKUfF+EQajxpa52
zHJYslIzHM7vRXHnp6iwok66k7WVoaVLbuMnQmNmzkHxwLuH9GlxBtcuMrDrWA3gaf7qnnFThIC0
3qP5giczQwFERTuLVDaPgQgvHnZXOndQcIHF0n2JedXdO9MK5qWekFfhxaQycjohkeiM6P5pc4gA
M1FjPx8g2/LLJHF/uUPr8/dSi07BxrUVO3BbJi6PHGs2F6ntCg2ZA3Fm7BO0RiTQs5MhTT8bpRLk
6xfidtj3nw0UScIjrl92T6W4J1e3TAYxTgSkjlbQDnADEwjo+gjNj4Uktrbc3dIfn/t3bB3A8jg9
klr88mIoQj/JuOMreAob0Wtdhupy6JAL3C3y4q/eBS1Fthd11JpzTXNy9k4UOvyXtGvXjXmsYyOS
EVfZhllvvdR0eXTxREEjIzoVxxpxe/UKKJw1MqkPw6gj7dJMbtvtnD+X0PgwgHqKEPjO40FXn6PJ
iSlbqIgQ/58xpWgrQcPOMIxreKH0PAz6kokxbXUFb6R0Zkc5Z7m7dNrQ1xz781Av1CGS9UcdtMmx
uJWs3czUQUc8VTYIsXEnDgNGCMCfFfG5o28YviOF1cy90cPHAXncda/L8i2qE1cELhWUX9fCJ/yB
qINumgRabqt5LmzyPSD5xGWitzXol+Thhi0ltQ77hkriYWwvLt+vnV5ryoCj4bGopij4UVYAjind
3MYRRN/op3I6b0yZIKxbW45XvDBNsgeslJshSq3HKzH3Lt7lK0T4vBq+vhW2Q5g8OpjWd7N0UxYw
gcjr/OW1i7+awtF1qGoZhPJCPtSd63//3hsRWtKEEtU8TiQFS5m64sq6+Gbv0Zt7u8ZQXQolFXvG
Bnrv/DXQ+qtkqSCk8ZrkjIQ49VVNFi8DPksABxc58z9DLdORw3V7wDCD39UnQ3dIxBgkVeg6vkD/
yq35GUNDF3Tvys0fl7wVTyYBfBQa55uFQqd10LSKOSEVhOyVsKlFDej2Y1ijkqVDXTM2IzIP4gXW
aInlgZmqUFrWXU/tgtlelUIeCky3cexLRub9T2nXf+fvagn66qwg8DX4xhKrjFbvyRCaZ74OWHlX
LLMlEbsGgjQozt86Ao6nv8NE0gqzk4rTcjGmvrZLkmVcbTXBCx6W4bzsHID9hn/MGVyVsrvITTNp
gjpgYYFmhUM47g2ap8ZPek+BaxQiJ7LOCVima6DAY7+fFg4OxIkIKgVCjGfxzRNwCAH7nSELY911
yp7TwfU1ZWmwLfCo0vjsCXaOwVJziXQQdlEtnR+3UV+c2FDMeqmffa0FN0TD1cZpSicXQUZqv49b
a046r3wlD7s9AqyaEc8dEUIOEtbghQDFmpQNmNWqN2g80a2ZvUj/VnMsoZzXHanR6AfO/uCM7TST
LHolPW8bqFpbSLRasrdEKk1jidamVAH9XW18xcZwfbZ9aJy2+qpBY6tFD9geBqkIX5IchxqIdSv9
io3XKXnwO/DN6F8OInJUgDeMRSYU02K8QMoi7ygv4XQN1hP1n3n46+Duk8F+zvUQ7bqNGtqrt6mk
K5qLU08vctOZ5YRuXM7KCzAhI+3Z1typgkELpPlgYKbE20FrHSEpEM2DsuXJFfp16WS+hpaB/t2V
Mmv663moENaP1j7kH9rlK4hHDcH3Zz/Q3op5NsL/YI941KniUnFaK543N2P0tFh/T+Gyyh6VJQ9/
/qbFZo1zgi+gq2fAs4O+8uZQ26EIpDs1IG96VKM6woOIDseutNyLC9bQforuxQK+w0Vj0L8AFU9Y
ooK2daA2whAsRB+JCBllLx4n2nnLc/qNpiYnz+QQLzCVUWMbZ60d4XxsLHNBK99dgu6V3Gavhmqn
7INDKCNDrkDMs781cfbjzYncurRZfWoVDXqDkHQbPvihho+J3iYxfiZtaFfS2h+erGhl7VwhSCdv
A0b805dLPM9RVpBFvPecECrkVYDMGnLHpCmM+6umi5aWutFnEbGm/pLzHRk7gY5PWIsgNbnHs+XT
ANIYGYolKksihoIkr/Rgg0yvvtChMUSOOdmoghHiI1UO5xqxERbBceaMBWaFruYJU07+1yJ/nczb
ybO7n2gbi3mNqyxiUti4SNxc+vIlrBZFybMQdD0iVQyFbUtrJSTi/q/CeFcS1rN1R6EygJzpQUts
r7XpwfeRQxO9xMrIcEWY2OkFeSg4p1JSiNQuvCYHjwmBDJnsCt/vVdgEqypomc5j8gstmr2CQXln
VHOePcMJtcul0Btexfyr2kNIKaMVjSXzEbOqsi+WJhxhI4Lw8p0xc0EC+izoRHRXVkNZ/ZIZEOVx
86t/xEOvagdPv3jqNY5I9KSGM80CUMtUId0T2vkX4CUeUQqlLfAvgw+Q8bbLo4tYNWsfGV6UP/ym
+3Z8t02U+rPevPEATbdiG66qTSRjbKv8qyNlCinHQ7M/6bHTMtIte2WVY4E6M9d3oV6IrUPfLtCq
JHAy9Pd5kl3lA/8JRHj2j0x3swPZVn3KFsPEacelzLSIMVhZuO0vUW/aANUj4zLYqIUnoEorTXBt
7AgSea/KDW3nRNFzre+P3XkKKcyHbXbG/b5ghY6l+xDnBD/xZ1ByldLA/e9eTcKqGdLriMsPXWE/
do4QjYn5XKWqAnfToT0uRcqhepX2nhapkUhI7eR8YX5jPpd8sCW2WeTPA1fV0gk32ZQve43+yTGq
5s51kcJsmoXGt08D2gnRHwsoOYYhivSkKEQQ72BD+xb5FZjNQDCFPbidIyRdZn67Mwio2nJtdcU+
8UN04ALD02N6suVezgKt+MddlY73LKedrn1E5zFO7nsI4oLfyeqTxPfgiH+5OcIcAcpJnzi4CtO3
u97C3htQoonREDwp8EDzEnkLDDTjTFRrRK6EE/PrFvc6HmvXPAPfoBHwmB3W0uOZgwgo2o2/oODm
H/ZUXHl+IFraCrfSHWwZyqZjs6O//Gh/1oiwDmXIrF902EZijuYK6aA80N9a+GF8Ao9QigMi9ZY6
hHKK1uypVX1laMSWcX3fcS1mpf/1znJIyb8qjvaQHy79HlzyascoFp/LUnVM1iI0LsF2qeaF3gvz
9C4UXXGYu3CIusXB93wPoZAXf3nLxYixkth4/tblxzDSTH9lJ1obj+mcFF5c3u+ejiQPSLWKwLZ6
9+CcRDpHFJcgOuEF5lcKkOn5PV+zpRJ5z5+j5Go73RWkPRHJk5HV+BUza6nLTS/Ba10i1OZa6HHW
kLcxddkL3HtP0vQlp/zY7eNGgf4XVsDpjof6b3e36zXQSCZTUkZD3N1Y5ZmIOZPwpKYjp7PbblMC
ke/MRwRMEeboG63eV0vCWTSoE31kKi1IR1hds/PYmWcAgDNtr5T3t8CR5hNKj6awsM6Erg0EIX8K
JwLkkg3e3YF2EGEBcSB8x2kuVnG7zipS8PiQsPRrF97FrMWtHpp6YelvHJ+PlFfxEYQfZ1Zf90LI
HpiP33NyhprrmMzTA0Icepm59EwITpj+N+BAfHDzvVVeuWQylAbiaElvTU8eqQ8cbh29eF2/gemB
QK4sgT4Z9CeSohYbUwsA/sdvOH/scIPibOHEhPkTEzVS9eg8YMfGWBa4TqfvGVt07kEmwB758hN1
vBt7X5+FOkMonccvB9Sml1D9sON8gR/uAY8JiUKLdHsu4pOedNvKDO9bzhZB0mo2GhQ2rXZEx8fy
R5AEje7z6KU6wmMbUELpc9y/dfSZMrqeEP5pNJXHlgPkWzywOe4hjfLLd3siuzWBFbWw5eG4GT2U
3dNIWP4yMFvLcVXPMIK63hg86FewJn6DPFsPasQlaRh/UVCjqRz9MAeU2Qx/iCFxkgWrANWU+XkT
Y437GaIYKJhZAuN/xPdxWIkCpSF1FxdSE329djmX15MagIraZ1P6GALUOtyZcfv14LFsUj01qCRl
ztBtQTruastqLNsuZ1Jjb9Gnru/7LJ2dH2+yNs/MwSOu2vJ9n2Vn1vz3yhzVY0IbhJK+VGcNJqlb
4MycN3AdAXG4ngAAfa9jPw2npiNiRltR1dCyJw7UOzOfyOVkvCBae422h92wbjZxr5hgVj6ZIm4n
gnyp5Pt4gdzT4h7u+qSb0gq5D2NNZLkmo+c4/54iQwF1bOs+PGLFQU3lJC2yngtuRck+2ZfVbdXo
yVFo7CWW7MVuhf0Go2IwPOP9TITqxqc0ZelczW8hhIAxY5fTD3iHxwAB9Pa4314ihI40TzII6Jb6
Hw0P0w1w6rvGwdH4zbYwvl3rE3jd4H2CD2Dcnr9pxI1GuJIVADbgD1aQhUrxcg9qoFf77QsWWaCC
Vbqh6a4OWrJR6k8qpPqPHbRolaqIu5xPwxMI73h9RDTrxaEv2B/1PA6a7VGmjAee3a62g4v5ixHE
XGLLTKI2/+9oiXIbi40+KhBUKqZgRVO5lshY8ldWlCvMtwuc2hBVSQZNIVxXP+6FAZ+5s+981700
ReXzkrkTraOnd0xl4HhQ2diQPxeIdzTIuXVcg6rHnp7r4D5nPK10BytBO+k1xmzs2ey0K92acauZ
q79tdb2ZEuNGA5apzGus0HWQyXuprBkEp5j61esUtMEjTIbT+coymXdluHOaJpD9yUo9y4YRcAc9
IqIPvXOsN2JUA5TqWr4appwSpErm4Hv21iocgj4custoEFyDZ6hu7kbPb8FY7Evd5euY6mbxLoDM
erbhnkTnvwpT8HaR1Apuxy6eqSLiWautysj4pxfw3zubOiw6EB7ZdkncydQ8/yIYxgNmrPeJ0WYH
RXDaXmLc3og06MkUjgakj2oTBv2uW73mYdchq/k/mlZgN3g5QBE8bRcFpv2MT7zaSSUSD5hsPs7Z
LFbrp0k91Oqkeq9L5o74OhKHM18GaXkhjnFqEojU7dx+gBhbZZUG1RfXSH1Mnf3fgV2EJhEXbTM1
fPsoJ8AhmnGU8wsZsEM+yGAAdkrfYZ3w2BwLFiKsXT0UjiuFlkbu7+sQ2ZJAGIe/ihUJWvAdrlMY
7eDAHJnVGgp3T38sgd39H6CL+VH3Q0IrXfRFz5KkyH6xLHzTnr+XyvW9rZ9lcWe0/GZtHF9CPe0o
u9v/HTRJ1bq2JHZm0liMxwnpeTRb97iTv+jfnLiEJ74Sv0C1WWN00d8ZnnAe5GbS09PetSnQvM9j
IDhVJbspQjAFQLYn0bZ4DZvUblk6b3yMaRIjUXZSBoKUVshmS2B8Km3fhmGGY3CPKTKt7Az+1ksz
4ARa1H99v70wPDDuc+9OaWlqygtlt69pDTwBCJpBqvjzZDNqAttueldNuG6dHeY2pvd3aRjNT8Mw
aitGTQoaupJrrzyTx4b9n2u89RwqV1kzs9/6ECFbUUC0efJafXwz0g725YXLtMQiEfH5sQLC/JHT
Yt6bAV2LDcGNFpM49abBonWg4LgTpFCCtUkv781doW0MEeDrvo2IsGt8L1XdmvniMANU5o6VrTQz
1fV8dC5x8iN4UHmyXr4Lpui7+NpxSoQR+QlyLe9p9oa5ZedGWJYwuoDjkzj3pFWE67OOsPamIiyw
28LrM9b3inSG4zyA9CicJ/0PBd23chR/M8YU2BoBxfmJLu5J/iHdnc9S+OYThhdVIy9rOH8LVm8p
SJlX4oJkFtAX3TRygV1jSl1r1glChTa/7XYQQR9YyQv2YB1aWhTIEs+iPWx9JQOW1qNjtiFVxgVo
S0/qmtJJiqwuiS90RdVZIhRjcb2ickBiiy4WmlEizJlI4M4dNk90uKfI+dWGIJLJhB5j8K7VMr+V
fJd2UFc/2ybFk0g+BqDmsLLtiK7/32w57SVs4z/1frAfmxhn/xup1Rvx1yS9n9L/W2lLG5KpV1AS
kaB8qMmfHjEDXtnb0jdOG9vVE+yhPpAsAw4OJcpk5LBwj0BSTr+PiigEEGuWOeHq+HoLBwnnjGDN
AntVp4CJIDwPCEvtOcweVLZ4dqvpUos1NiFrmle8Hc3apLVOLfgHPRI+II7Xye221VpTdvul9NhN
eJuM7DE/Rj04Ih73bDXohQrrEETy6Eb2wykjjjZ4QrDbMupgcAaa5XcevmKreWIRH6eeKkxidKoK
V4Nd06WUynWGPej/6Kjj1oiHjPZIgZbKr2lc6pyKwsK7TfnSvzsYQJ2eCc4GLwKa3Ctr6929teoi
Qly6sNNwH4NleRt2h6Z0WMp/gpz/FD/xewHFFJQvv3xVHqH8/VwTFhuJ7z48naMxrmdrGXuH/o8E
NhJ3QgPOzW4b6gph71IhUnR95QweYKBneZ5ES8es2m2GBips6hhRr5yDF0zJJSHucDVFlUB63vcd
AokMdBo1UTNPHjBepYr43L/vX7+s7xbFMehHlcRKQFIvZ7+Idfk2YN5mGCxKhAXxsWS+CbGASoRK
AIrIvL8TjEsPYsBEDdaoS+w+s86RnwvTgxG9F+10RFbRMh0hw8pBkDVifb/VzjzNKdu5L+bKF0aO
nwEcrM5TDHEuW47KfvWdwI5KYRdL+Pauc+czZWJIFLu6zoq1Onu0dHAZ2O9yp/xSMLtsmWNAZYDN
prjcVDLrymbOBEBQ663vOx0AsPac8FBO4OI1sIKOAr0iPcluzz2jLzl8K1VIcps6VsLpJZy6Krn6
6UhHOznXYgmB1qSlE/YD/xn8MwaUHyMnYZYMUa9R7dQwlFFvWxu3qd7uD2setxYZjf+ARMDNeaWX
jxDur/0ideLJURJBVDCmJVvox5GGz7C+BhNZl2Uln/bEiLqjRk+6PZgmo/2S766xBns1OAhPor0C
DmEa5EtEuRCGgsB7ulS30MhM38TbPUUA+dCWKdbLDMoeaw99mg4zEYtS6jYbkvnoEPkhAktxrBKH
XJEyia64+xyRbbzuIfGmvRVVenOwH3iBpQxmMjpYvbVnDzDlyxXzVSZJjZaP0mEvluM9PC6Kmj7D
JzCd9IZBTiPex1ae7XO34uNAqssjPNp2/UeCJvZR/Aa2iCRZ9gbT4Xh8xxJKj7hEy1zTT+slURVT
mI8wuoZGEYxYkUU6mz6pQ60Y/Pz/WbnuDel5CmflTAnwBuelWNuHU7DcptazW79H6t2BsHCmSyAe
m6zOC7InfsnfeWkLQ4GBX35BKW7EsPRt6jppps8GzIzjViV1R78DFXmQAg31Vwl0gVKQRQA17+0k
Z9dtFVVW4n4iZ8IMjq4UAEwBsBoPuXM0SfzsRqnui3hNvI3qwHyPDEnuZXZsTDFhgPzqR1odlyY7
qtbg2oJEKzl/IEXpoMyJ65Ts1io/HoQUsxkqPHK+/RCbKRotPesG1LsrM5vsKZqgP62TJpnbpUlq
BTZCBKQk2lSGmZyyCEyNaDZJSOeWx5dY4sP0AS628KZLTDp7nZgPdDzVdVEKMzGYgz/QnhJPVo7L
FDpvKx5A9O5urr+uxO1HmyHz77bnRRmMYn2pmNC5XSYHHnZcJ4s79x8/ZHzgwd4LppLALZiJc2N2
qtursQQqsQxQGWhmxl+SGvi9vwo61CsG3RA+hy+FzoRrlkyzAwMmP3wO0xQtk1fSIpmQI0QoOw5I
iTM7FTeJryX+o4JxLp2nYQxR149aBB+hindJBQvmCOifDDUB+kPflMAD+gqHNQ6zi1lrX85WtM3F
9/mDe8mOz2EWDfJrwCwmpEyDv+hQNBi2uYRIR2qkr9KyxJSlJcfus7Tbo0batxR2vj2otx1smFaJ
k6Bdtkwn2PnY8yXCkMrEeQAJYT0GuYGKArtJDGRhEtEfcyZv4I+ZJNzrvHFF+c0O48t2nJDO2Jk+
VyxPCRL+F0vMe3LJJHlpCDBNw21e/s5r/0W9gjKnlbse8xEDLVhOP1C2p2GD2AiEwKzejohyJh7z
XrS9rp6p6FD6/H4F/XfQ6vPMbaGxvH+41e0qiw4+O7Skps4D0zC7ohLzunxwLgommO/N0khS6TL+
9ke736lUWNTbZUn9DSqdCQqPlpxPQpxg3eIy1gYHXvE465DnjXQXYOYFi5Q55GIDJWttM73XNwcs
u5YxeU0OKbkDUO+QRgEXN8l3Zvq1FchTQOpXc/5k6If5D6+qP9WQonkpoiXI//McV1flAdK7sZ3E
Vx19htpWbp5aXD9gEEJwPaV0SAxNfcq+HoYdas2HF1T7Zff+T47F0OskYowaEVdP16v7QyNHw0D/
BqFXZCdmmAJfrTeIresrDJJq0KCQ2daPGA6WFPFG6NHlhQN8biHWuFSbyGpiKeMBa5zDW1pYLQyW
c5xao6AwB+6fXFN+GNiFTSkDnX2X3iZnIaeptfrNr6NlBAfISasMWmi2aMCUh7d8n6FbVfukPrR+
Y4DGdBGa4mbC/9p1FdroKvraV51hmtRLHA/BwlkqzgF/ZEhN4JbrzjFzUDEkgn4m3OVSiIL7GwiF
y5fA3ChLwd5n4ylX0wYjYQ05qaiS3CLJ5eEofWlV76MpLqEXTonOL6PAuYs11H1UZkafUtDBbMdT
uUcWufrG75DTi3ENcZlCAsZZuZkc66uY90RROScS3gpBQujlSZLaQVK2UESVMdJ5OZ7Cm3p9vdjZ
IcQGztr92VZOU3O3Iw7MWEmcA3ABuZ7yaBiAXiDETSNSCoglmrFt9XxzXwGrH+rxp9OpdKJZq2Bs
Oa/pAZrx9yJEk4NqYrOZ+YNDdwCyYIBskTAhmKHVMiknJg1o/vCq2bRX4ZzSNvBjF7hPn1/c/6bm
Xegl6K2Zynrs0sAWdXqDMj20BbozKaM0pcsR9X8M7BkMQhxa9NJxwoFNC+VlIg0b4k4Gd13fsy6N
BZNcModsl7iwTPRxmFyzL4OGCwNSeKabCWJrnQ+y0elg5U1Q5zM4p56SkTS9ZTfix8XuZ9ITqKwJ
M/12nGaMPVWkbgGjObMwLWC7iJGIx8p7wM9mN+djw9mgJu/RPhVR5gQtV2gnAMKOBKAzUpxjbBos
ZGIaw5bDR1w9o+kD1PEEnFT7FE9LTyvDB3Fzv9WfiIkcs8lbUNaoLDJJGDxW1XD/lNiI5mVrbpHK
0uS/4h4keMJcwZ6MdmnH0Wr0Is2crVdaKG0KrS7P2JC52wBfHWM9V+4rZsAnJW/f8YsQFb934+oD
VWUXCtujacxq1Y/gH8dJj5Ia8GNlkuUqEs5ELvZzboZblK4Vk/FABHhW/7rvmKZ2/ph4AOHtAhXZ
VZbyhXzegRVKhgJN/O0xpL0nXNfBZAmy4czEdNTm4htCVyaa/JHTTyHY0TbacdCP9FdNgnCpMxw9
R7xnOIKmuQfo9wyjUyuT86XCjFqCdF9lMdV0lcilz5gmpNTmFqwLt8b6+t4/Imq2G7WQlnVQy58n
wZJsD/1ZBj4KgzLpFarVwPMYrK4aCv3+neZGIwRvKiYms5UkthA0t/aBUanUb3gyXLO9CPPm73ll
8ifrmWj7Gf+lD8rhLVjR0PYUZ2jks/t5V27ftHdCQMkUXWki/evcVhggkHcNm8zGBjVMzDC0S+PT
X7XPymha9m6VAtROEDE+eUA2btMl8n3e6GwXigNZa1XZghLGD4lN+SmvD0hRz79AYlqPtPamdV+V
+u4L2yEPN5NhSbK/xZx6emmBCUpwwZ1DjzExgGAdao5Jk7VbI0rCMYFl6m0LlUVLJXHzL/KsaK4n
Qvsa3CLrMOCWRsh6hapGXu4lAdDAkvbvqXc8z1r5RjaEUWdYsE35nxQJRvLMxaRMpoEIdLU65cAe
kKiii45NGoYNKtKXVd2ao99WgZiDrVV+W2ig7SOCBHCr8HqyLMWwWk+1U6FlHmP4/YHhezq0hqkj
/8p5wFMQDPVoh6F39e5ANj0wWrzenfjsRJlRIblLXXe07UxNJQX/5Vmh2gI4x6CAUyE3LVM4VACK
Ez2o5f9WYw28sjYwnp+drgikvdFSlbvJNkDA5RrcvIhyoKV3HGC/CT2nfzJYdnLogA1pPDQIELb6
fA7SetTFLBT0DYAvt24EgE0A6tRVPSeM8XaOJ4EumGN+1tlfiJKKRUXs0vGn0AnNlzE3FyI2F3Oe
YOEBu+SBQq497tSNSS/r+c0vXDOLmdX5qcC/HGeBuJRns6hNXQGNsMHmPnvw5eTRKaIsi5m+ZCRy
kSJOrMeF87Z2ee6FIX/ByD2SD6rr3jERdDYZNrg9Gbn5icARM/Cuu0mWN+B4nrkvfiO/YNiH4zNs
Qeq+Uv7rNLg6kCbigNh6xrdrfPrlqpX9MSZXZIIqsdH1L5GudRXtrCeTcNwJnDXMS66A5bjnFGeg
FIbYWR4YpBAQT8O4mBJZVICmsMm7kjld8ENPlI+Jms3IZ0kN8Jhd+GP+4P5L9GRKheDWqn0DWsjx
a33L5mFEFOBoftedtsn51PZ2ZutEINiEWxlJAy1SUFxOAvASRRRValPagWOzsH1+0GKCWaREHT7o
t5d9/t8ScltcRu3KRAnUgsEFJvjuAmP+NdbKEUNQwV+bE5QYZtv0iwwbHSeYY8OSKn08gFdEoqLN
fyofxs9VSjA7HKZd4PtvgfpKjsKiVM0fHbRGs3rHtFHd1IQfgB9cLZSA9L6im2Q4z7rkb1Q31gJN
gMIcvdh6ZytuW3Ujytp/eds3YzBKPpHiUDeBipyTh0L0NnDMAZ9Qf7FI62m074pdrNdPCZqZKjzT
6bcs5PTobAJ9IAH8AUGGq5xFk/6M+GCVq03XNSMR4jVfRGKUP05bMbJNNQer80+oxWFm9ufIHHTj
uXgL74T77SVWoRZ1QkyK6bYZ/e3nYArnSuifWGcinlx0lDG+2weo6HwVkKoE1XHcHUMjeyeur3kO
Rty1YwGDfUrev0uO8qODnygpGuBoWoULUhiBQ+5j3tTqaUFgeROg0mwdhDhoQ5PG9QlP7oUDYbh7
50wvaOSvkh+aPWo0uJ9pQUSkjJ6M8mEC0GRawY5lWBfchmDwn4R9LeHZJhxnTtpKQbfYKo+rGvzg
vi71trN5/dOiwGG/EEzVN7iuvrKarqDMUfaUU5Y/Yu+pFmxTJeKpe7gadxV7SEw4+1cSIJNT8BAI
ekcObGQ8BXnA3IieTtL1QJyPBcDglDILnb5+kuHId1C3y0FjIoGZcXPWZEDUvce4g43A5yzqTd1X
uyzLw74rjxu67YceBRTdD5BMV/Y3YtkhvMKG5sZARS4Z2CpuNeAH1dmC8Vuq+86oaLK2ZgMEA83C
xojg+/8x8fhNGhXo4s8/m2c70GEbvW3F2IW9E5dFmIP5zmxiXnb5hQFy8IaDnDWwIlKejXAmzWYV
Sjo2y/4pVAz1em32FWwRHzf4lkG9tmy+mDeSw7tkktADFw6ApxT3+a1ZembybW2eXq+b9EsRzBhU
5Ygvrzm8UoVr4xSfoLZblEKQSogE3BOCOYZtYBGQLJv3urBtGIzjWA74nrsBWQZQ3gv6n4rs+9WS
IpPTOspRmEoz+t4GSezp0pBSMEdkq2DT42WrnANX65XygXjo856XI7IQybNuWcxkifI7jWuK37f5
nWf2Q3MW+dbw5SxVIq7v7Xilt/PMZDP1hIZBSo8gB9YMESmUSIxV27J8Myk8TaBBUR64h9yFMa09
yo9+U/VWZJN3oEFRnXpJogJO0cLc3bpo08lDG2cTz5ec5sFvGIeXIxHrCIi41XhYDRVLEdJjkTId
ZW4EJm8fFmp26QW0W3b5dDTk0k02dgAp+7QOCnMhS1wpaE7FAn3di8XM6FGSMWW5bn0WMeah8aT2
Rc6pmKltwhG6v/0QIU1J+i5Et6lIzOJLEkmeYWOcZYO7I8t6c1FfuASfmPABayF2zV2H3hiaKxWK
K6nfdayc2jw+uJXcpiMmZsEPt7EhaAv09qngrJDmr1AezDsXVd7pJ0IjzuAgQq0m13LwLsadO7MH
D7fBfmRy1tSdNhQG6umYQtgOYcejAJHQCxLbrXOa/IJBnttzjNMEYtzzcxILOGAx6Gwm+cMfTuev
84IWVESzuMEtL9JFmT06+sA0iVF9cQlSFZ9e6WOf79bLv2X9dlTLnY0l4n9FkQehHgamGfcaaRrd
3xpX6taa25MwH8h3X/f6V2rH9nG85lMiiOPXwq1NwMJjmFbGVe1bZKx4fRB73SEaESkosErLKVT7
vzz67UPMvI0DAJSGWYT28k75Qb1tNVSDBI/n8nVReZXmje06IxXtSjQvmS7RkLZJ1mn6q1ZeSl7S
Us+VOaPK6fx/bhwITyhQeSVpYOJybD49QCyvC/3nYvgjjqJL6sfanc1LCC92JQ1p0MNIKcRts3nQ
vM0fPXe5C4dFpkNHrA9rlwDkJCQJvlrgF63BPnIJInys5dk+Jkw4my0vJZA54uBNcP0GrkR7/uQL
syqqwSNIhg1beXd8ZG6n+th005EWwgYz8ZqLyo60IqPPAiVRSRlO9Ll1FFbbFAJXa40AOCaA9sLb
5UCoQYLXOWdIt2EdWKlRX4BtT235ILBbxP5h7wGPesRQ+KClJMdNEyazifAV1sI/1sPc71Pw3cRJ
QBZ7K6htNHQwU+Zru9skEYIh4r3kFpPnox1/GpA150mClHTEaYSYSL5H1PeXpzTEu3JLD9U1VUxm
FjPuNh11lO1706uX9xwbKI5riQAFoo00bsoj4oOsfMoB/pJjfrDWWx3eVyk/0bbQ0SV8ceKhBBEZ
lkUdKOIMPUcaK2v/u19kzaMNCwCrBz15OoBOHkwoH8YsXCJs0TJDimJmOh//RbLYkRVIKUjI18Sy
MCz0rQ+T3aA6tFJNn2NcrAOT8aJZNHuLuwc4Jc5d5nUAXTr3fw1LljqjCP782bUTcV1iUn+0cMz3
K1bKAXkiMvPNZiOgr4LN0ypBruuCjFbjDQUpSm/DIjCFx4gWK+JOPeShhK4/EloSdY8kZLvIdPZR
ld3BAkvww/RQg0uuT6J0DdCxXG0ThQC1Zc/0Kb4QpedwK+aBz3aGxw5I43jEmZmL3UWPK9e9ReXH
xmpd28ujrjnkjEmLViRZkO/oT9Hl7Fvi4PPsr6VGIBZ4j/6t4BHKFRlgcOLeUsjUoaY2seV+bUEc
RxP5n9gLLwe5vXuFP9zayAUCIGwH6GhkTWO4dpTIPINtDNUOKaie+AaIqucbn5U6doC4ihhAvrs8
aQKcXABIdcDb9DbHGr4UGe4ei/KtNnCvs8QFk783Rq9lBN/t1VHig5tI5Yk5kNFlVRosiAYNbk0x
+QLllFheUrDHbmbm9YejHWdGoV6bpX2Ylcreu64onjrmkyARifx05wcWWYNJlkfodJ4omwMt6T24
s4sQ0iiNZnC+MBdqv2PGwmjWj8QjPkWNsu1rPRT+EsZ50GtEtX2Y8xlMAHCzQu+Q7myl/Ga1UcnL
2U8xRa/pzumlzFtsXPdQMwbYx8zE1nBzSi3pwoiRHzWwcE3QzKmShpIsut1JKQaFSRIzeZmWZf2v
+HHvXLkttApbiXdMx1H/YzGmQuOrVXwkc2nDh8b7QvlbxJtSBnH0SPoZxktHF6131lPhsUCoAt1T
JZIdlsDmdCY5LGlq23c+kck9tDjoyWZtJUjQ+gppOtZo9tI+jd+nICSSe5L2JsK3nTgc0Li2t5WP
MUgLm1K+Rp66rP5toVhK0n927FInibbd0UD1eOeTg/yDauD+pS7oNjIarILNTSXbz6qZ/fTyKhVH
Jk1DQSCG+uL3j84kJQtI0+bc9LvqAlDLKNPKOaNdiwbCo8fidxm0xf7ZwnmB+386ifGeXx4Q7ti5
tPF3X1x0oS8f1ffI4MR50ZEFSwcTjGETEvSjbnumTC8670+DhpzORSbrFB5EdvzMgi/GLKkkp+6f
j9fOmZdIKLvxiMdt8TpSMdwtYN2BTXXCef4nEC+Q6vsa25vGPQXkva6yzucXD5P9u+F6zK+HhvZ2
ADa0UTOYscAOmsRh6ZDxHAM8wnZkGf5uQfQQVARaAf8YLmZ1LCj/SgomjNXBs0mx6drefF2dqQ6e
O78nBxeliEKp7EoAA1jfCvXBBvT3PHyAu3LGi41pBqAHUF9eWaTpER084huoRGqFdygNeOOhZiuo
IheXJc/s20k/9DXb2Sf5lQgFiesJGLos7ivdKjyVWvdzrm6H94q+wXTmN35aFeOBhnAH5ckxbGro
jU8MHRz4U4Dw0QX1c9sOFqe8tgA3gH63taTgHbL6NRfC5j5KfRpAhzKj7vnq4H6v9Vw6+sORpqrS
OZpBexW8lW5ETtMudd5sfPGM9BiKttO27IZhJf+Ynm6TiVyoQU45x8bZKYBSsBcLIp0oM3y9ZWd6
vrqPEs786t8e4u0u1aW+AQGPSKuUqzqkkXqyyF06Nl/jxVVx45IC/yXc+TLfautIvAlo+hJjdK18
+0aVELr88FAt4CF1EzWWXLjjvPS6c1aId7t1oRczx8bUc9r7UshAxmpYr6Tth1lX/lMvQ77jngSJ
ERhN9PURZU4v4aUqfkRf5dklJMM2tGikzEcyDrzTwhfVMZplqrmF2zB93A8f5ZAhOLU+BnyE7rj/
Is3A05RYZeblyPRpfsXwR9vNpNmmdNy2l0VXnaqfn6sAmlo8i4j42Y2hvAoREEfSMAgljNi0fdMI
lf12hpD6mphq7Cw176EkNeXbWC+Tl9cRsruZWrfyZEwIezj0VxLxCOOSYrpEcoVoOfxmzuSLmnsm
1L57pr1bBTiReoFiqFqUsBrGU2PB+Y+QyUTC3twQauzbQVLYbxe3qT1JPheQHY8cNXFiS1lqHX9K
R47iH3K0C13SnmfeemExrAU7tWCOx98AyiDmYQFn1/mGP1b+NMCY3gvQ541EHKltEgtC8hfCrii/
n7TF8alAOjsPsDUId/nFsgddsb/Kep5Lk/ypeNR9HblZf4uOskyvGmdaEEsKB3hctqGRwodHssPe
pKqmA0PzV1bGtNeuANvdMH6eQ8LQRvlNidzC4wcksZXCyGgKpiQIwWA3vZEBrCg9c2dC1WGOq4TY
lH7ySmnz1+6HVcdxYyESmPFDrI5AN/JRUQTxsmyDclBl1bTjDYZuU4+gtruMrEoxBAXlpurUDq4y
rmk6n4YujPW4/BZcj4pk/XApDonHSszKty1ANHED21Cl8UWmC9PBnq24AOouOkGLRLd8y2+gj5kJ
6Wapl2bV01D95//8PDB+Orzj4MsWYw51WfkkG7V3RZNLMD1+2LpeveBDJ8N9ot+mDRAW1dC4uZ1b
BBrR0gMbCmSfbZJcD53By1i1g8iqN8eyO4J3dSS4Odu8M7zs34aZmqhOdKC0MaHcV23CikdEHKWq
x+t4j0NnDEOpQ8zvGOZ+WnEhJJPzaFWYWX7Tg6/QvlAYJ6lH3JSEdu6xHOdEsYtAp2BFHSfR1K7g
5LRJ59Bhk3LqllLijCpLYSyNIT+pNWBVCI1wGvxdryfgjKTRs0W8Vm9r3F4FJC7cnK2xn3Tgc7yV
QAwArKh149QymqcwYsbQW2FZ35Zp76L1KjZPjnPyKBC3oBpmt48lFi7w7MitTAn81pH9g1o9a5F4
U4cKJ8XFiCYRakVCvntawJo/JpMWoL7Rt540DNVq9QRMgpon09fqrl/rgORukSDJMvR0xJUZFbty
rJpDW7baN3iP3QJ90INIvrtDQbF86lGThtcALuUce7EyLfPPrpIJ7hh2zEsUYNhl9A9bNqkAJwsL
BOIjUBhKkSwIEJ8uQ5CG0ELIEYU7UmsfUoMpxGxfdNB3+simr1JVlE0TcG/ZDNuDvc9E1iExLHL6
s/gCGz+OGWBnhZf9BQC+BOZjVUa9uo7BXEVs5L2q8OpegXLxIOBiRs7gy5C+AXosfeMNlXCBaEuH
MM9FXFIv1RWc8kI1Rtjs6F8RS/VCuPScdfW1vrYBX3oOxIVDJ6L97eqquRBYkn2KJDDdalu13E4o
Havzc+68PP7KDuv+/3IGP7KdvheWoF/ZfzFFx8WilxyujAkfqklkN2tqopqlxGNoDIkSWTrMbGN7
mcqayopxS/0tHXHy4l4afwfPJY0flqo3K67Q+PFawoJ0O28iGrCsvU4JV+zontqilDgq3zKJcFds
ubKfT7GzAu2czLLNdHZX/XeyKyDf0qMQmBrO4a1NMFYnUlgtsGuuUqtRfd2GSiXd/viZNfWImcPU
ae9UTgK0jwoWxmBFuKbGyJ38iqlcn26YO9bmPk1h9wkO+mu7lRiU6fK3Cx9mtYhJMGHXAxjVgf51
XnXA6Q0Ir3sYWOh2Xc/YKQFn4fBj/DC1Cf3sLvB64E3LffmBUvH9qNU3PjA7KhuyU/aMzgNpVp/5
XIcr//bVI1oTsV4XpIZHD0h4YvQR7ZVJbr5p9vlmeej0DREwxdqMPlbuOQ+2doiZTvARxKN0kxxs
5p3HUT/IeLqTdPmDKeI/gRCaAjdkZpLqI+tyDwNXD9uXaBiWmFE9xzws3xGUzD2b2SqrSsAr+JkC
sLmZO62CEPLonBzybyUm4rWYEVSslrBA1UGjptWZ5Q+GeqAXOhAxS4dVIIdAu6Kjxi+HylIHm61f
7M0xS/QV17h5CPQ5S1UGgh28CNqW9RrCnghjKVL2dzWp1HJjFDyqBkGpDJfAJ+pSn9HaPrSF1VPR
wyDhoaMttDzL4vQLM7DhIwkc7Vv63Dx/PAIoxEc3p60EwLFIjReH+UepvK5kKEP2wFREcQKrBp76
ZqZX0TXxj3odsXq49ubpFewKbLaAysz+mKkVF+hTM7QZ++8IqNZH/w5xKG83MVV0tl7PSC29v/B1
w+pK7wbUBI+0Qvz13PGpVVyz46ux+bgnfeuHLbnNcjvPHWl0Q2KnReFaUHVQsZ4vSIhPyUMQFSVU
YcCDD0YO9om1rNgIGcUJp5n/W4P5WG8hBbEatr6JQBZegUJPLs2wimg3h/vEKIJhAe1dIbKyFOq3
80BuaFj66caTJyI5p+1YZjPLxB4IW3eLkwltVrb9xJdVVBO7KXnxzuMf8bHStwadZdUx/0ExUzEy
o3kU+yOu6yAU69cYVK/LQUoAf0bk+NMTQ4edi+T5qzKuHYx3WcKZLpNbJFWsBC3L5N6pxJiKlg7V
360oUKgmowUtWYAaxUOrSbQGLfM+/vKGPQpr3eEzkt/vcihHqekzKZyNnmrdSTGcxfDpMe4KJYxI
zpyXQpc6QnM0ccrP3CBLNbGwqG7b5Xdr8l6NbsiGUpCgZ+P3CzLY/Y+2RTfzrwqRQGytq6kfhvpu
OkVvkrINbFwlxjPlIXiQrCERJkqwWzTeWV8xw0o68wtSTzCQ7mgsHOYJ+frwO9fJbR0FswfHSCJp
nrwK78557r1WIQMKHSRqDpdkPt7hTFDefjJy/T+PCq9+w8G5bP4Sg8cFInLec9ug9jp9xxJk7t4P
R5NxR5B/ZBBKpPGdkU4lE1HUiCvrZ+pd4YFm2sA42hK6jKoXHVc+dCOtnIemFXB7sAasIiC/Kt5w
oPre8bVGLEhjcQDc/ktBLJcqy4TgaoWCM4nY4Mtxfl0FGCRFjaKs9AXn3rgQ2UpX2W/Mva6eLjwv
83QHcxPyyBnouYIA0u/R41y0iY8x+v7Y3Cxw4I6DJOU1PSWnMye5DHZP2lkRraB0W+xFoDm8lNzY
RKSO/vaK49ZnxiNMGWsvC5/aMk9rYMbfh02w6tzH9YTCPqUUuRMHqLpTny35gSC7Yrve680coOKg
Rqz/WVX3r5XbeFKhZUtCeaeGSH1FV5BF0LtqlSblde1dfNp0lLcCvkxyZrtbjoPpamm0kOfGGWUi
vZiGnLhGZjHI+TLf7XHLu4jEyZuVaxEXGIDf3Mua76GWC4PbT5lhSFoHi4q8lQ1eQleiAeXgqZTh
kfeOWomaCedNHkn1asvN4jKZuPtG+khEodSurzUtCv76rzUJ95xnJC0IZyZPRUcsXtnoMe6zRtjx
oaCZsj9D+qP+o47H+Sle8Wth5N/7gSqqC0Y665sybSJqH9NMB6+rQx0SGiro1xNZjl5x4DmSi5wS
0Mx60Qpsw07v0LmL04XVRYH+Zz4AgkLnk6UkmSY+FyEBs2J8vzjguIOyWxm+G7stecGEIoMtOtc3
ffKhiBgoBQeQlM41GLjaXS/8X4S0RQ8NsZUTi2i4F2KHGz+qUinJ3xr79YmYuwO3p3a7WudH72xg
LCJZ12C31/cBUEHxc27N/0yQc+jHoDRGoeucbcdo9tZKSsfbigMT9Tr1/OIVsCI/3QTxgezL0EdT
44r3H7+pHW3VyfZNfcsPUrG47k3/izLDTmmPkB5krLT0YoQ72ReVs65B7WHo+kiAAOGbmdhz3L4R
yvoWuo5OzR/Rsf5HQviEV/EsFHsX70DtLEjwhS+HMYmFukJW0BCOusYqsq32/f9UGdicJD9LOvic
sAPl9X4q5zKk44fGoBYkwi/1eQcrydBXaLdEMkENHw0/6bxgro5isAEhOK08Gpio8ZLrYa8GgXDF
e03DdNLD2jnNIVMHs0oQFZTQDcFObsrUMWiemo52+QOc3bVc7Z97edA1fcyBtxNM/QBilvAFlveL
Iq8KkPJ8NBSF6RQzasxatnxAwXDXsg2iiBdgRm/gbpQKUEpSSZi0x1QuAbv4ihUKEMFiW1eiGEoY
iSe2AqiE8AqP+kSYmVozuhN2ieypTM5RERBc5hoNUllptW5PALbUL1YpQcX1bssAlOtac3xZqR6n
pn9BqgfhaUmxLbTOVxjE+oMiQHHb2EXF+51OOF5LUYy1GgnYuUWw1rGN4z1fE0LfIi+K2ta2MiZY
T5c0J+y5vyBSRu24cfGQdWxVBlsttKYXya3XBqwRvOXdAAKofopnv33DWiYypjem0IeUgMqqumce
MhQZv5V6cTFgL8xQT3FQZCY1wOlllZia/WA3TNvAdpVO3PHwJwh/SeXIlOV+eQ14aGbwr+C22d0j
2oHFfdWzvK6+Evge6Vja28an4qgvSDrN8kKp+Z41VsU5tn0JRehmmjDhI+omdFuSrqY3lCATNqn5
4mq+y/Ty2D0MKRS7wxhL/hKu+s6wFedYlyzk5+gI4m2S1LngBa3NsYCiV9iONt7dFJMDBJ8aJ8d2
IknDW51LksfWLW14qkztNfmV8tOg1vVxkhnZ3qpljaUnKDf68njDPGuIWgMBq277Q1mgqzK+tzlP
8Y0zSrRzMuUpMcpzaC+grKF2sxF3C0MLid7N6KGhiWFb+5bqPnkSHff+1uKfW+r6IfpyW02Az9u9
7xeOkFRR1IUApBRlqKS70lFE9L6eTR0+qeaKGy0gowdGGqJTpYjv6FRpC5XwwsTTID+EbMhsmY4z
Csn9UdkFjqnlQmD3RhLR3zQUizEqqQm1wjNePJrwI3SGZJ+kiurwUwYBXOk/pT++Fdo/HsAJEPNo
FcG9W0UeW2TIuJgaPsWi3pzcJwRhIFTONyXHJMvGfq48Q1O/pnveNvrBA31PwbGpjz1mGmL2yjDc
PAVSJLLr4UolSxW68v6HogksEno/MIBON/NbG02an1Lkjm12Yakn4H+UcWCGNjwEwuyaRTlKxUFZ
qD8OzG/omD5RLS7QZXCRz5697RqOCNurbaQOQnYSwJXqWWn7KY7BPMnD7CxYN0IF5WOusSRGAJRP
ph+fTPETZK0adNU8g2O7leenHj1ynwsdIcLF0ZZttzh/fg4Rt9mocxumjrM7QrkFj74Qn37+tetF
eRx4L/pYAZzTHuv/LClDAJEprdKDb2DBtf1ySbn5FfVbtgu+Xn1jKIPrVNm7SjyrMGGvtayFGLvA
Y0fAm4Gu6Q14NgPkNd3UsRMgb2eOM1UIxdBNVUiHrnUdig50arNfU31W7qg90sqfIsYRvjvYl5An
ZzlQJd9ngReMg1UPFXmzLEgv6GYfSnuFFG+dBvn7rwNp555nD5qHqJxIAIuHRAxtdS7HEVmuT3J+
SfHfKb7GUUEvqDqFit8zHPPKsDEUYPwavCE+819Gqy7Y+NaIKAoltcjI+dmWjuDqLIrXJceUhZ5G
ut1bJRWSm15EDhjHck+GNhy02DeFvR8TEkuC8bQULVTUSDJH0JWwcsl4/KSukPpZHZjIAIvGq7qt
9qIvSlUYuEyHw4TGYv3B/yyKxyJq6EaBB3UrMVWDgavi9u6hjdrY8L90aIrlPAihtEbRTi/vHqI7
rm3liUp8IUUoKgVpDw3z5gf8THOWzhoKX8iYLVSx+NYp3VBeMg3s9NtDm/47cC+PUi6HrS7neXRH
PS9GdO3ygh6dKkpTdIhXsPBZ9gxq9L1P8DH/lohu5uhiMHCYyVTAFgTyo4Td1BwmIE/qcIOYJ5no
ZNe+xQYJVnyuWL3kQY9R0CUg6ZNyxmwWF4Nr2GnLa0ANLXjfn8k5PSsmamGNmCad7nhT2LPvP5Ue
3JF/P76s04nBvrIWfXW1g50J9QPom3OmDFroKgLnnIbrr6q/voKMxbg8wROh06rIO+5lquFtco4n
gGc1RHmCpX8PD/iYHhFVg9epvPEgnYQUNK8z1XxR5DpwLSDDlv0XRHPKoPXxDzP0eOw4ychD5Rqq
5DlgRsqTIUYUq+sMoxpGLwz3sOEGwheHyQCL1CK5dX5sQUUmFlvEoSbmgSDL6tyUBbGIxi3QaBCs
SLYKPjy//FKIqTHuCe2rgSCMAHHZYHBvopy+wADGwPzUujah/vMlUwXIcuNJIbs22Qa04e3HgvOs
PDsGCBTUUmBHmeNJyVU7zyYE3QML7HX23+e2GMd9TyP05pL/NRsay2tLHhSlfdPyZGMBKtzvp+AY
vafpRDXuR8MwBNT4oMnbpmF4VoDh7imS7OBqrsnHoxVsUwu+D2FJxRvXPyl6+k8NWJ55SyUmdfW5
C8PT0XwlcfnbvNKEnWxq3SfVAMvtWZcddey5pSY5cp43Qz4li4rIShKyScEdq0lQF/bPzjMPCS1X
68EliQaUiYFUNyNxPxcHYBNDaXDISUD43jaWh+Wem9ZMq3bCUJf9P26e/6rYBQroDTMsyHiRoTD9
0daqrhbZ5QLmym1aUBifiT4Na6eZ/k3/wVi/WozMmvV+T1UUCBH9p+tz8mGKWJNl1qzyZv43swR6
wzYBPpknF0yzgOApBitifyZZY1CwtUA3+BcQQE/H7peV1oHkElb4WmYHJ8u7h5h/saMLoQqCg2x3
Av2KahacUZaRDBwTN0jz82HRtHvQZCAEDvCSqdWjs5enNAdXZ594knDLzglUGo5/z3XKBpkr267r
nG+3MS7G4G8T6osw05VLzgTVXzqIaY8pJ5z1PyqxnKtz9R3qlV3RFvxeNWYq2s65yn6+4KkPlJ7h
/8cfw0xze0iMeYNpsoTlY+uuH5YFyxhSe0v68t0cOZc5qlG5iPML2wnuMxNAFRWc5WB2qcarsMDM
Xx1nD1dIZLp3ZduWd0sdh6f+E1N13piH5nEQJ1yzju/A6rwNDnW8NYIAasMyRRGmN4+31rZfW3rD
yfQvpWEoizW46L2hv2rCsX5RjqJy23Dsgcqz8Bu4jqdX3Tkr+dc0DssBOq3vHE4yQezty2dIkxpq
AkcanjvQQF6QAAQwuPVLz0Vi3WR5JfuytepxeNn06raIsnNC/hXtigWULgT3k9rHdZEAmT93H/YH
PxMbeHnUkpSfbQRkWiRilqIYGK0I50dY2nfsndiPBTH2xUTrdZO1DHIGI5ksRAwqEc03HVm2fDD0
RA3bp0KJ/8Dy1VwEcy6Ty9c/3LUPPWjDf7XX1t8d/jN6LMDwtVO6Dvy6zTIvDfc5NNR19ykTHk9B
B6KV/iRTuEcQL3ofduits+D6WY9FtK3kzdWxbRQduO5QyWUNxowhQbmCVxhy2GGcBoQEQGYCknNe
wWrwUUAIfBsSdMmL+9nlLjGwoBLRtzGTb2woBvpghbSCYSpNw+2eR7QIR6URNdoqG/jQaUNcLPTV
v0VJsiMzTx+Buh5ES+6KBf+KewtWi7JyK7SqCKd2M/7hH6rWUfRDwbEx29h1FPyS8vQb19UyZ/0I
ji+oBv4zz0CXiGIww2SBPPTgay0i4vGBpQk5dDc70sR9XVoYPGXwTH4pszfd+fWTsvZZF8rQ2VPG
fuVg3rReKNbd4/DvBmBYPKibGNqipjP15CsFP1qIWrLzqWSqaxn12nii9oZd3G/zmx7kQxSmHl/S
0oSLmURAtTBG6OLbIfiBDTBjVNj0lryspNuGff4dGmt3nXer9xryqBVK/4qHaNAAdxBurRuIJG9h
edKtj7+wispDenvaoEFhEWxMYIswlY9ltygEs1Lv3fPIkcZrwKW+Zi934uWeMnDilbGLeFnLBn1w
zjn37RQC8SspGNmwWo0oJRZSLQ8RDeMf4GFavSxkuc+lBkHRgqCaSHfewXNAlxSzOLUdvdP8Vgom
EFv77abFwfzlj0EM1ZR7oVNOroN6As2Ah50mWy72ZVGxgJwmbOLfSOUkKXmu5hxi4vTBv2rzxJfX
QlegspFZKxoxrvvj58IcIu8LmhbQyHqctVm4YCBZcwLLX+SF5XumJIUUqXZU0CjoaS9PQD9ztyZZ
DEVWuN3PV450/XAS2lHEvwSElzX1vLttdt10qGSO+TBnarDj+tg5IX4gdPcFa1aQpeqNsRbFjIzH
ztMYIg1ACCkvtrXsv5pUGh/fUWhmbvdtVt9uDFnRwynFzQ2QaYolCmqtKO3cYP1rwYT5Tgh1XWMk
UmtVpP4M1SSMcLXsLcEhzu0j0W7xASRp4mSTIPgQGDrRkNg4CjNOnaS6e+hENYr1Bwbm/L+CWwx/
bNYk2EmLNTvOBway26p2cglKtPtDUrbI7g/+HKPFzv8sgTZHF8LSXZWFu6cVu1+t0izhl8jRCbf7
xvTcagtsMZCpP5gAEvl3QUIayXaGPOu7+kZnhKlvFycW+5xV6QHtA8BidsfAS2AvbCU+QPNqZMBz
Ui7Z+KIbWZ7KKPrwPnyuu1taOo0cE2wxyXtDQSh7Ulnfeb3ZLODqrwOdTFInLO6rTeJ8kT5INX6I
B7BDMzoLcZmnxkySyjxqRkj4mxvGCHNP2aic0Jr7RQ9ZMDmpl0Kf6xTOlqI/sLUNj0YCWyJjQdaY
n13/inLBdWZQfemmbdt1YLcbP2Sngsqp2IUfXoA+uff2YqqEDHoZlqp5XkALm06zw+0PsrvR8cfi
eHsdfzr8FAHNV653IPs0DhAdrbi43U9WRCVJhAhRJEyKXwKroMYM7f4D4k6sA3hhgHD6zIAMDtTI
wQmi33RXFo4IF7El2mxqe6/fYMyqVuD8vE3AZsNbvXjWEeluLHuE2beqle8ktNOTyIfl/wKke3g+
LGEkdhMRVSuUOsfjvi85ppdVWub1hxGOXbJ5rMd/iJyFuoPwSSs/Y6KBLdZeCUjZ6PLVc2e2YYBY
utpU1p0ZpdG58El2RHnj6PezLhe8VjyN53q2e3jK6H7Xa+nGeRaiNGvvsOejcdAs+g82DUztVGfV
10gKFOobDIeFCgCPJDr72kuZOiATtO1D1k5n35eX+mPAL+TFAl73UMaQ/ELowmqGgWC289rdsFgG
MCBH8D/ImyXaKlaYLJIgjIjewO2B8418wNasRYlIoHjVs4LnxjGubuHFQJqJat3oLxHjKBh1izXY
m20Q9mdGpgtP6zaqkXPo2iyf1BsGz3FBwMjq5aOMRG/m6iFsYmQsS2QseVDy85LDqPwhwEnxRCFs
9dOjGkDMVScUKBLsiac7vfVSJyW2wPsFchq6LyrvU6usljwH5fL6i8gNccg5SbM3+hMEoHQdq1js
fwxOdJgvb1tFtRxL/ti4ROBNTiSot0OD6wdB5qqAGJ5usqjszRiOJiqMS/SHM/4maLOTDughWzdv
CRDrc+R53/QDP1Vpz0CYk8MXGNCA3lBeC+Wz9RgeLUW4wPZC3kaLARu281khLiWF/An1DMAILPLi
WZ58PmEbdQz8LzVGNPkncpk/RA3kBVkvW+5kgfrreWPDAfuF1qz6CeMJTDThaOrE0bM37W0fM6Gb
5j3Oku5nQqDGogPchyf7DVVkWH5k1++R4lWETFFVIDs9i8yBFFT+TLqh2zy0xlcUCikRXhO4Q1x2
2WquvFD5twISdzc8X7DFZYkkATvZsMhzgvCsAtupYE4JWFzd2tcwqNuklyziCQ2quhUHWgY79OMV
ZiCQrOwcSYyHSIpnt6uWoL5nDTgJMphN8C0uMIt4OR7ugvIEcmpFyMEvXe9rkEdXJHgVFccFImJt
f8iqq4PBpGMXQDTVep585GnPDqXKIlTFISFJ8HLksJdBWnzvxoh8P/h7PPtuLUG7nXvmQaxV3MrR
b01v8sLASt+72CpL/6DW6WufKQW8Ar/rYQsTHKP97EYY0zrifP9Xfk/L59y39cnyp/Gmm9O24tNV
O5fhmGjWLIwv/H1xmmKwRSKs7zzcZdzNahC5zPreVKmtLGxkjrHD2w9fEasWePP45ITNWC0/JCJX
XiPuy9pbTzz5wQG5Zrpbckn3wev+0mBnQJ4zW4Xc5OXaScTgCO3gAnmiTJCQvzuXuUB67hTNBnlh
SyvYRpF6sh8qNnqNWfi1YYvVUDYhtqjR3hrbI0BP8kaudI1dfWJjUkt5pPSsMUewmemOiFwDcsNB
mXjlpJuZH3WcRAMQIn8OFPVue/wx/RccFuPgrycWpwl4XVnWfjXiMh/hjjDeM27Yn92B+qrI34Zz
YIE2kOpmwl3HMaD9z3/5UGEdR4mQmwfOdqcFGJ3PnuWJDqWquF4FSGToKzLuHO6d/oxN3poaDB6+
fdyl8eJp1yl7fi16nI//dWhDw0R1gT3thaaSRN1qK7UUvTtIjy1Osme4QbRj96WDyu+Pn4Xlp8jy
y4d2qQVtAtwFM1vr6u4kvMTrwb+0cMpt28lefA0uJpXpLYOhFIpipdNRtv9UEQLwVFmDii7untr5
WuQ7Tidn1Np2SAEEkgVIIfErABFsahtF6toOKkLVefkkha/5Fn1zeIGDippFv4kzrLXBa+mKft7h
9D1qX9CSiOfOau2UcAQKIr2S47UfA7C18RL0GeF7Vs1eNwrFjO4k/0kUtYRBHLNlEtAlxn6mTPQT
jRo3WlDm8mcmho2imVoeiThwRNieVUH3dMwxBKGblLawSruCMpU0q+0BdYT1qCGMwEv9tjJuUqHA
dYIwysP7GqlZXaiNSkOlQnSKdCSidME4wQuF5g84+1RaLgg5IcOW9EsEFEEhfs1cCCPANWKmDT62
nC4fCRdlI87KmrNg+sB+Old1xNngBR2ECvGUeLSpwLdxlBXXxIm07h91B4xSBbQ4ByDrsa5ZQxQT
JeUpZLdCzSda+DVqOoE39qJS1NfPaW4HLaQDkvvpZlPIJxDZGRmVkfrbYspssJ6EhAagjIt8dR5N
0op3vNJR5NEFFX2D7jlyo2XbojnRmTwLmMu2hz3jds8D4+hPns8n+8eXsuLO2V3A0F2t5Sw6w+M5
TAQ5wk7flzcjBSLtur+BAY81nHi/uU2VGm88SzjVrbRvc+N8jvCDfzh1h21HDkb0lF5wWR0jZRGD
kepQg4UEo2K20LW9CeZkXyZTJFfYE090Yo/489eYVHo72CujpWhluyx092uiBi6PHoGii33us5ET
/UA8GdY4g8luSmF7CN27K6AACmwytYrXrdVCskbPmndpSOJjIi/As3Mb3OVsBWq3eF47z6L9XHP8
ahwVh4vORCrak0aYeidis9YH4Ra/5rss+q/kO//Ci46C2tE6HVbbXXR5pAvj1W3q1vxBRrDPQpqD
6knty3uOHb1+b4+0zMgPuJ+QQJ1Q8D0ORe/zUxVmxQU9lupUpQDqj7iz9LMaGPH/l9NhqsJEPH1I
KiVsnTcKmcMY/nIlgF8rNaB58SeOG3h7aYnom7pBEjYmkow6EOTEehfatQ1rRioKw964LsZaFnyt
aXq1qn/bXXiyYqqltWaHK98mlUXioQspHYxxYvMGp7Kax9acOzbFSDtBZsDZpVW77WT9nGz5xWgz
bj4pd8q9WBIg9WMAQaTddkxhf+6aaVAzYcVQFCkNTnmFutMI/Nd93Iu5Tg4g1MAa37BCxcjeMPLE
q2Pwb18dMQ1zKivbzrtLoy9QX8edE68Y6rl/kKpCOxApHZEUlbG5l6mfgHDDUqXInd3I00Bl3x3w
S5sxz2a5qOtpfhVCvId1sHrUm6MWHi1F9nKhIc0fhsoiHVyB2QnYcJjNbj1XdU+ga1bOkbsX7wnn
Kxv8aXqSX/UxqZQrb2SpZZKJQAhJNSRk8l7fDr6ne1OlhWew+BZb6WWTfZSQaqO7PUlDFZOuyhgq
QKGw77ypf6lEFEDtuhIERUwHN5aYOk0997sJacVomjXpCBV8MccEbDk9oXmjqxzyI3X84rjoN/FR
8dyESvU0IQM7ugVOsH0DBxWHaplEoENj267/b6nV7L5lAx6RXQ9B5jIcw16jqqFLKY1hyDzud0kO
9/N/IOYoTflMcVrNvprHZqC/XsUL9SE+yWgZyKripsrvS2pawVwViTSrC5hfsfNN0zD6L+VxpIri
zNUx81VwdP+GiEmVf9qLBpbAGUG0VM/2hfvjTekWVJvp0Afaas8vxPInKxDEjYn4A/uqQtAIBAw+
hOgaVDCTEIH2r4gvDbZm6g0eZEjhK5ERbUu1rO0NE81rOwspBbPQMUynqUnAIRfbwE7sDg+1th96
iZ9v5BXIZ0UCxKtVZjwjE3i6tXRcaWiBff8KYM8QYDsKLUuNzFGeSWi5dH/lRaBOKCII/6VlnHzq
6J7Ev48rjOo6rTHBruMiwAQi1mDoxxvg48Y9RbGDXFFdLxKYpXQwQnF2M8GAHHZ/TDDdclJ8H7NY
NsK1GtkM5LNPyPtEBGmeYEXig+IFTXntOSqqjQ/Ct5At6/rihSp6UckwNwMwLLjQBhqBIxPcyyTY
JMrpPJGl8xzjisxIgo+9O7Hswbyc5S0WJnocKVSG8lsoOlsqAXNbpHugCMq6Ke5HLszHfUU4Lx10
ah5zqSFItqVF/RMwH8vmuHmk7G7KWJeEGLvvMVt5kP08YoRzENib553Rf8+1HX7pm7I2gXiUx94I
qWL1F70z/q6KBvGP04fdhU7q+DFpVrsOG66M6vgJrdQbBWzJWK08YR+iPDalX8VZCqQWTKgxxVzu
hXHAcK5z/6AA1kY+jRO5ernGUYAQoZH37WGeP0LMvRyUnQMHwLhW3AoP6in7VmuYhHsQBFCbWNOu
WMTi9rWYyQTAehZgM4jTWzlg3iSCgKTZOk6sGziyv2AwnkIORt661ainzIOhgk2c5VS0gYHTOk8f
j/wulHeKXqKiQkDPsL4TtsATCr/XU3f2ukW780jRdjdBPt1Fuz25KLiZbyhpQ7czucHVyN8gL8IO
9ZPLckXTCc/ak8mh0CL6zGrcsTs22VoJZ3duKeJNdecF6gTZWLDhJ+/94JpxjFIlke0A5dVAFjyK
Rwt0ILgJGry4hAzsqglsVErDSNDnllzDRAg12ht839DbzC/ngrTI1pBPdSrbXFicrS+Jawl9HQ3h
t4sWKA/x2FcJSAMpSaDL55EVgrFay30z6UQmzsPFnm5lKRnOJBtdq0p+1iE9H+2f0+2K2WaLK6ac
2cydGLoLq2JtEfxIkq5VVwmvXMC5W0xyu4yarYfN8q1cq7SCNFX8xB5LKGkynFDqXoSOMMBop6tu
mNRPJe7YXoxOFV3hRimA/5r+KqwS7CPDFaJdaWeb9zo+XMgfaunhCuBIKzKwunKM7fv5WhkfeLlh
1a4OOnTolddwC2BbpONsNOats+pf3hwDkTWCynedEFIHBXMLS6WNdVry7D96UfaPRCWXnZXHMIjn
Hehm3j1kRAMrqnPGCVpc2iDG4yjZxXo9JlNLG1zMdiyvhULI2Sn5uKrFAzhh1AvEcl9xBRv+Hm7X
zXi1ILk5Jcr85qCIIK/DdMV/yhSP/IBuXUKIRG6pTcJlq4z/z8W1Qw2Kr/dQe6QUo7DQGa5+xQKP
h3zm+36MmiKXmFKuR2tk4sEbbtA9CP6/aWK29XLPEi88RnlzUNfMHMSqU8IOAT4m7PUgNNb+360a
EiHmlyIyvHAnWLsRpe9pMbUjIAuMPF3tavbG6uwwRGVzEahkTLQHUAP4sJ8lr7JITLzO17JVXPvv
2AngUtBPGuxRXdmfn5FNst1szx/WLN/ob9JMco4jQHQ8bb59OF2A5V1LbRIoch9+W+z8IH36FNvz
TMsRxWecWI3IV+yWmnxF8rwkKmx98WAfsmgLKSoT4sy6HwXoPGZuzNHHSA/NnWzvrThlKJO2Mjuy
xIN44pUd1nwha6tF7vGLB98czhFpSL7+8+g6wT3r1g3o3aDhlOj8E+ry4shNXlRFjO0XKkTu3E1y
j6VE0J+UffSY7SaamgKaEZxq2rvkaW0ogYCW8c7y3pYBGywspbH2MrkO+nGathxSA1BZXttp2cqe
2aW1IM0Lr/n5c4WzQYYK6ss4U8DS7sS1kEERJSG9yWT3hh4zdt5hIz0DEYzpdunxmPCLeafvKPdd
pqNnuYn85j7g2/NMdY9QpScAo+XGM//hpUMB3hPCRXGNNDf5ADqGJxx1Wv55poHQfrdyp75nM79V
hnHS9K1Wv6XVTHPlOqmwDVtedcjY9lwQeF7gibO1lhJt9fmzWSmP/NV7pdcSJ+dRv0cOzu13GYfp
QuAEJhu7/7JAr2U51CkKl+fZ510X/iK/zqr1fpumeZlBIO1dvrd0JufqgpaPm6HMT6klJsBAY3eI
Mjcxgg4Ivje6zatDOpsjF3FHJEyo4fP6JeA+BJRQHfyNCkmi6sU/1lY/R7KxxDs99rT/FyrNRoZW
/nMYV3plT1SM+SHDBOZ97pf2B1EWoYWolsUBSIw0abTos5XYkiqGYX8mPy9bgvB0E2vcY+1S7+oo
e3j7mduoBXaKGfd2DC4/wi0+jXK1XyzaNuVBC6vAqmfmPLNJ4IHZ9RPUS4AFxtC4Krm1SOfRh7gv
6oRkIL0YhprW/io6UFKDwpvOG3mxam9zZ0vmnbkvzlFQJBudGlUH7f3YbJoybM/bYpehZQAjvpxQ
R3tzgWZGo5K1rg4fAbWlOIqKcrqOcl1TDz/v+NdFyRh8Fg6XdURVc2BwYaRn8j3ABHyuZiKAXhKD
OkAuhN80BiYy48EQnfb1Cu+PpH6Nb5Z/QBKdRdzyMkaU5OEgCQ+tbrC+jBHBjIlKpZ2h/ImPVBnh
LKcrdVP8hqlO0Xoo+y9m2vu8GlStSLhmEkNunQFB5I8kwsAbSmYxwzcpE9Y3TNH0V+2U3aENQ8u0
mrSqNxuwVXUYaauVnH+jNhSFrfWUL3kBfbHpeY9H36YNUO6ZnTnwVENbMS+G0zNPHoO9zgJ1N84R
PmpQ7oo66XBme+gvXQjrlAkdhDhW4HqmIAPpQOcHM/EM+o5XewOz8rjljz/gEtn10xNvPTs99wDh
vOznqhmNIB8hDzjHR+kBJNEhygR1UDRAtHIXe+n+YWDshIup75cjUcaiNgwYRbR0rCj3T8Y3TZK5
aQG39NtmHnryJCqeG356pc22RzGYFQjKraQkLfBiAwF9c6iz1lgvjFFV0pbYGUDqlcGdzrpXYunh
9+OVAAZLzNPnq3W2CeEr28FuCVrH4XvVOxHxCaUh+bg6hzeNEF4VivIkCnJFxOoYesF2E6tH8tF0
292aVrmt7Njw27idlKeMKS/OB9oMO819U77zkMKxY2zG13dQ1TJdNAZ83PwRXVu7saVUXSOcwR1a
bb9LZLk3UNGzrNM6pIdvW+v31MgbTZ85HVzkyVFoRbfuK6y6IPJavFDMAyEvX3cJ6wgmxblck/nT
3LQwmYMJou9fvH4m6JLPquiL5nFRlDOkFPnHqhzY5LJWNy+TefK99tFTjr0L8txeOEaYV1DQdeJG
/H8aM7hyniqf8n9SzKwYwL0ncAnICWxVDk4KXlbe1fPs0OxTybJrHswTy13Lp7dW6pD4CCRASf47
MZvQynPAq+kxjTK677QAniwyjinkc5E/cm6XPBpJysGUujkwc/e/0BHmAQMc7ieuc2kNsDcpYFqx
X3UFGArizqgIoo67qbhV2YHlhwspCytCB0oH9yOym+4cFXQW3QnUg2zVwMPSUxBF5QK4bHaWClfe
F+plOljTHKkHg0fJkvAWOWm8A79sArJ6NXlBlo22+Z936WikPUlM4BCPJ2i7EWuL9QmoKH7VkEjA
t3Y2ZME8wzq6IAgO3zBkI4slaJqIvOG6U7ClfUxHmJDiQVzkiQeQ8mFWLnwBqSHK19ilYf00F/FS
KSNd+eeuy6U0bULgPtlO8FkgF552wrm8189HG7p2XhPbDbJZOEwuOTmbBltmJKZ0HATVBknwae6r
q128te1qTEyd6E30GQxaGAnkD75TIu+wal6mR5fOPWaUu8lUVSFSW4Q1aUuj10K3TWB24Svvw4gp
QLtQCmZ3UaQpUExznIwX3SRmiNeDQjaX9S8Ej0ETZa4f3dSlscAQZIz1gEpdmU3cICqQZNUSf7bT
0HDuJORTqjC4q5yGiNvKN7+vppzrGJD3BG9gL7NJiaVo+I5OOsS7pw0q6mdAQlILSjootQcz+ePq
MKBYm454TkO/MlknKfDVwBmWH/vfgkIFHds35jgp5lDvVHnUY9K/zkHsEFiZlBEhnCP8kwqQzDt6
3j76IzT20yN9MakEMkk1xY1OyWb8l4cLWV0VMVReO1tacF9zEy75OAT6aWv6vtg04brqfGJ/ETjq
X+Eqj3V1FwNX89d3xF3s71ypCvBWE7GNKRH4xMSggEi7EbWRVez0sqmZA4DFquf08XdjoP/RsXJC
R3BOjzaAJmvpbr7FDAsorIRSaSPA3+xmlnF8qbLXfQFPWMoKW5wb2RZwuGVKwD/zt9rcXJgbe8pj
zkmaf5bz2Ws1vB6CIjJ4jV83kTLbCxUGmFYi5eLGAiQ2GK8SUpaVCxSO0pXrtDNsU8YwO7nAQrVq
XeESDNAA8iM0wqgcMCuLTVzWHI418q8nrpeGV8LarCMXJJvydFrnlQw7YECcSF/aTSnFqq5U2996
WtYiyiVmk+UhcbiCPcYWBhV8awmZbz8iDmQplpxCTkmbnyHkBfzQ7kCjCCi796Qa/Rx71G8KhfYN
GQflguVmhXlRFPX/on7Gb48XUCgv64QsNhWRpyVgM4JG9PR76jR8cWunJPaowzQn5SO6yzNBr+ik
UClJplzH7I9DTh6NHZue3hzk6zkyL+riZfFWRnVsrnHO3aLYAC5edBu7vPPQUHSs/kWkIiqJE0te
xh44MVn77U9AxTGaMGFmkrhBu2d0gabOEBtt2Gwdjb/lauFu3HjtnugSqYWp1M76DnvkTp3TYx4V
JrlMACEM0iiFUIvF80qmj+gJuci7B8gSB25my47jSIwycb9Mh5nruzmmv4f39zZBqBxoAbv3EF0b
Zpf3rKkHrulbSR7xxw5cmR+JzBI1rvdaWNiqBbLaV+dZcqc4Epv1/eYaybFoavn9Z2WcBPhNjjO3
y0X4M3d3vnWeFdT8GAEf/FwrTHbKiF3LmIzt7FwIEzAwvO1j2Jaa+yJkZJRBIjzq686b/Hzlh3FT
9l3HHgcRF9NoZ5SW/0k9SM1lzIvrh4KQwZLh0MQJnN8NyvHD+iX16Jjlqqtb441Lg+bSm6CH8/zb
jyr3yU/vKT3QqG4mWLz3BhT34J5ZC1mUNHGSs3ouqTDAs8KDMm+UYzgrFtSUQC3A/y0kUvJu2Ns/
r/+rtvJZ/M4s0haupTLd+WxtuTJN43VF0QRe9T4hSp0i9HREeMqv/TrQ5NUt2Gqm63sdizM8lXY4
hajygBq0Zgl95SlHhWvn56qOYzccMxbMtwdAsvdBBg8BA+0gJYcnF3XfVIF72w5LavvRNJad04YO
grJI4KQhTrWgAuvpryOZ7HrmIAlhvyrkgTDLWdvQxchnbX3bOp1osn5XdSUutUCYU36NNMdQiFra
/TGfnfazNgpr5E59YBQxM4YOic56lvu1rPUymlyaZ4NjYroY56U/sMj9U6OEUJ1BvVfrianah1xS
K9KQDcwgsJ1tCI+uFcC+v+TKutY5SGrDwMxeYF+T+CsOwO9AdlQlP/1aE7+ApFbKwEZQyXdAamgu
QlmCuL1gEzQsyn1ofAkBJF2r/iapVPCRFSgDvjh8C5Ixe1UBRm49ZT6OLaQbOjWww50vmLznW38H
uNjKR0xcRR4Ggm43Bni9mAPFBS/fyD+fxgQkTR6ffxqEm9hDaOs4pkdI0ZfdhsQqc+VgA2dafbLz
vgFqQL35Z3Ub0q8Cf5SjPtbaAybdqTPWR/n6cYulh13OrCWf8r+9xE2OiuEx40PMRQAOnWbABEwH
hOkETSFwuLuT1iNIjgOkNFDznNA9ZkX07uJwZS5pnovFGwGQXCs7jyiriuxrWUyq4DYBBSBcrh2k
LqCDwd2cg0npoum8YFeR6qq9WB99V0eq0waNRm31/0UUcI4Mvlii+sRgWotynx1gosIFaJmP38T8
sFkQw7RnRizpPq+BMB9sHSf7w2UaiRPwVHQFVjb8PkMIutUE7d/no3xT34PGWUSpkR1lTSrlDe0P
Y/8bDc0qW4VWgv6mlgGK9RcUooO6m4a2dcF/VeOFZlM0HamaKUQyACdjZCdxDaheqCsUTzDQXIZ6
YJoNL95qIH+8oRFmZHq5ugfykqN/PZLE7n23hr03UynkW23tabPmhSG4Se+5FEQ89Ve1oxJDFpYO
EoudhdXkuZWNbhEqqBLdho5q+R58wFUsRkTY8REPsvKN3HV1oQYXQeZdMxFPnWfo9ICe02p2nCcU
INL2gGnVe4AWNWHBCxRNY8KqbC4Tyyb7l7lQNG3TOBw404y/nGX4miVH4LoQ3ZD1gWAGj93A/6MJ
r6yO/q7NuY13a5HCOEq/ekkE/z6cpbi4KjNmKrSGWhwSpcvogN0k/25lpSuQEu8/dSIZAcXtmzm6
OHiEu3SzfPBF+4xHOan50J8b0K7PtMXYj6wBAKB3zC8aYmrqMU1BnJqh3U82rsF7FIXOAJllgvwm
40caWeXoaR8LjIs30yNuA2G0vjm4+w9WIO1zzFQA6O5Rn9wvPSMugX2UINVBKIfdKeot8EYhGZGt
DACdNOio6Be2MHpT2+VNM39swI7Gh8smzqRDSgNaCkNJj4JVerJrFE32XfP9Xz1+uwCMCuNMYurI
jOYK+inXpYtkUspy31tXM3g2Am19i2BXFFqxMqrEM3RSI/KHdDUm4wUg6EojxvY4Or6JOR9+Kqxr
m8HsD8V8oRuSFU7r2fCkyVVSFOSURD25qCRlfrmkimddunMmoFelyvRtBVnfpwYeIyFIPZn4HdEE
SVuoAbhQ2GSgVeShuGD1fHrpNglXJJENWWFjpsU6Dv4LHFEKWpftuHpeaBacCkjSqZO4/KabMkiy
AxpJuMDr5UcFYSAcD5alyxhM4Z6QQ3SibYvbNfa1gvpJ5h/Am8nChxye9oTG3OQuu+NkO2mPpjXU
Q8Jxm9tr4m8+UN90OAvU2MG9aYUD5qoTmWeKM9JKbJ19D1ojyxRAMJF37Xfh2M+SapwWIQw6ixUL
RhqRwHj0P1b9sMOXI98u6ax5QXRDYqmYGPeGV6rDNSZBDMbZJqQ+N4xxdcsh7V9fPcqGCuYcTcsn
hefJcx1HHhicFpP44vVo9gl7Ku0QHSekFZRh+eK0EqFy+rkMbJ4bS6nRRfySa3fD1HPyEAQIClns
CimEgnVqp3zlRL7WAVHXUiv/N8v0UnnmZc/4EHBc8qKKRuJ1836i/2sMcoZyrKW0UhZbS1zu7lCD
84SsJVordVaFflWDyLMYD8UeGl/QszirE0SBrmygWeNjaOdhjtQQAyqAAtJ+9MkUeei96oa2eFDR
a2Y1UPVjmkqJFZf+/lyAviu9SOcs3W7iKpyX4FUrCfOq2YAusS7nlsMwlPpLTA60G3w0rhC02Jk5
GafNMRLLULWFxH+oPgIHorfEPQDJBmyX1JIe43ul/dkoptvEvTMmPByDNTRvrABxKpIOL+6h48EY
cgh35o6pk/evLHUq38xpcYybCIvUJTNdzF83DiKYgDbKkO6/HqqUvr9oqao49CA1zP7KzZkAbPng
GAyto5Go3sFdaZFDSq0uXdYFD35EKSyC/MfzWxatNMoCL30X+8d8CIgCHQewrGTlBH0gwe8aRRuF
IJ3WhoG9vRM+LPnaSq56t81qdnFkdpharQV5CWDtzKdW96jN5kk9h8Q/Cx9AwHdFlufzwb5LC2P6
ABU8aQxdS86Qm6Ni82THMazHP2EaWvbNIFBP/YMl58+2FMCcmX0ytTCL5SmWgBxZ7xtrqGVVf9pU
rm6GZaDtjVhX0I/gNYxJhmxBn8XDXQaaDTFcjxwdVbDHjxrxNMfUUB3IxzA7WGUngj7vU0ygEx5Y
Ysj5tho9DeRTTM2fQFRdQgJsHtvpnFd2jyQFGIaU9xa8JbTlA2UIfkSwSnunQ6Ec1jJMpqkx7QY5
LiYCZDnJIBTzxEpLbMbrnFaJ6x/m4BXlydXSnk3EGDszrd3G+Qnx7p3yzb/iMFvjwN9ggA5gcVPq
OLWk4kSXk8NzY5xBuneZ8tz7U/SxdvvQp8+7r4C2mEhRMqMLE4b3kF9Ax6iTtH0G0sa3FYl+uNvO
oZ75EKDmoryQ3rixcJMtb4z1eGUdassIdu1XeJkLvXWRdRP2aXZlO1foUFSP4qkHHzIDImILv4ut
ywiHiT6THOiQ5JvJeShKbch5kf/vqLPzEN+Cj6lcJJwkQitk2cpCyLw11HWVKoNq5HTbr6cNZjl8
WOkB/KNDosLYQs/Af6wl61rw4Va1iZYfalEJAsL6ps/21G20mtYlbqCR5ZQ4nVXkf7nT48qUypT3
t8OD1rudsd2yDkF8ibfpoK8M7DVfBqIE62ZNyq23O2F1YLp4uIku+AVtJAYuyj3LWfKtsMSIgfp6
qTDWa8TeJj3rRGNLgZQcQLovv/1z+shtr6A15XRjClbwe9O2Ej642R/plQY3mdWwJltahfu/MClR
0vfHITNsX+DYHLqfGIWxdx1aMDKJFL7b35JyGAz7uSBF/AV5/iZAG1v6XjMlNOUZvpUA2qRrlCfs
U5gxBOfj2JOrbUFuqJsLJCZGweeyn4gQyf08bjrIPOBeIIjczoc8ccboZCGAKcTabViaLD05Ob4e
HVwDO8bL0wgh380DmOb+0effgJ0rpBDq7cFzfUIZmmiUOnPwPLKYPOXZ9MzX/ubSs5Gkc9FACIRo
jELHEnMGbiIVGy6Ulu7BlUPdA42T5ZZIuBtZtqUVADkfSS3alQMGqSMfHegceI4u9g6qKHZm6NJw
nULKWOdGjqICkpsiNBXp1KFE83gA0uf5yP9EQRpCnPLLRUW9J6QOkYnsgQKZQxVcJu5FM9gsmZZO
SJ+8e8aDDbui3j1SbeE8RtnjiossXkUqGa5dsi2XAaMUm6dw4l9PjpEnpBiVkHLRgof/sQPn3j+z
YTFZeF60l+hBII7KhY8lNc1H9IV2xkseKSSSdcdmFHL0qUJVdjLNeLxhKcNZu1GJGCzknoVDHhUB
SwT6ry/kiU1EzmmfJmb/XX3Rmm6o1ZYCHQrgpexY7SZ5rY2ZOA2+2roHnxS+mde+1wCOk2vVRA1J
GAt/mTU9yPIusy058yiV7k90pslhR2gVqEsab156gnihV0Md4avcVURE/+TkxWSb8tf4HA2XnQLp
ajQPGHSUvC0bJRk9f05xYBzBky7d1v94/BZJ3ZsovMxAUrk1BqWmrClBFgA/AJ1Q5utSL8HCr2CB
ssHmTwt1a5gSscKheFnncKPlw1FWVBUscAEtgBGf4raWz5Fv+E6bbkucWTruY8HIO2I4+MbOI6g1
iYGIrcMYX/zLwKn1ZmYUrfxX4YzPwelzy7ovht6JakbTaEtkhtoR1PDWBVs8s4rZi2wVwcTP7tRx
oYu0FSjGTvALJw5ITr6j5wbwHrh5a96399u02eejJZkZQ0JqgVIqOfZ+P1f+Rm1qwOv+6zIe0CxR
XoxjpB6yt+IWrWEAjn3/346PXD/dZWh6fF50bVlLtS1hJU+Dq+mB/chTNi6sovaFFjxExlDwojQp
iqTB/wBilA9Oflx9I4q/KQ5WjxK/fL5G3HFYrhCjBGv/IsARHyacaBRtzlgmeaYzRBJ//yKAlyDM
ABYofDcO4NJVQVyxK1rv3anW9mOkb+2y5Ei7mbxZOqe7d5X1V4bYniQwQOnx3M5B7MOoogUOHq1d
2hGUUyqd+K6T8ZiHWMJw89i1BSXPsy4Ak0A/pXJy9bIx52BEGM/RxVRoty9ClYd/FSOpGitt2CqG
i7W/ae0kKK2A0lR7kFCSqvxT1r2QnLEhzFv2o+RZXihNFTtbL8IZuWLVYnTdtPwTMYqtu2DU60Yh
FwYV+KWljX0EEnD2yFetnyF9WVfnApk8MZMZ9l3iAqW1c3mFwJfxjcVObuV9H4JfnTMt6vyQHpHI
uhsQ/GofdshKYBl5wVoJf0YYD/rE0arpGuoY4AVuyFr4oEGlEkAmeLgjMotzuhBFoI+xczCMmel/
VwaFvMrbHjSIsn0YZjA+GQ2qsru7fMDLIFSyq5pRXyaXiKS/SUOvIKp1umcuPowAuMFa4ySHDx0r
Dl0M+Bl/37HwTzLKygmyF5kfUPREJu0DPxIt7bp4X/XbUF7Kl/Hjws0zsumXHnaUvs8ygWDM+8Ga
uuGQa3qoYxKJ0ILxys9+j4Ldc5WWmUfg/3ObTo9xXBr0bVX+CHDMzTIN67zs60P8RCOBypVyZ+pv
4DZQt52E/6Bjy4cveER/wLP3A4XgbhcP7xxDMrBMSU1BfBsf8ZThfXnZZfWLL8WFQsjvL/lnUTG5
kk2VDdC+IgZLRq088BEOPGa0T6/YAd5phBkziPkfAThWSarkNFU5MhGUOehnM79dtSquXb88w1zx
cmgpFvoa2Dui0Fbbtruu8ZeGWMRekyB+iqpbxfO0RJsD+q36+jiLGTYb94VTEYEhUSJ465kOuvLb
c1Lq6C97kweb4YrwdoTPOfaKx/HkczczXsY8qAC8eJQUK10hMUe9pGWQEAM2AeWPbykq9Vy5ar9p
nfRgu2QxiHKCPOTMYjRHWkJvjWFrgP3QJNLkhZNySBVBzCkPi6wXigYY0N6PTT/W1R3c8uV7jQOe
D0tINOrN/TkLeMTreq7KOWW+AS8IPTLKKpVRKJdKlkP+reKTmK5lqz2BVjn+xbBO3AOz5Alo8Q4T
3qTIX/pkppiIulGL2vQls9dAxP25ct2azqD25y8gQAQrVC/DtB002xHHilo5uopaa4HWwOv9UBaa
+x0qlDN/X7AIxxK79LSpjNDmmDXShrhYtAXvzkIMEzJuGdAqpxpQsKpqIjQjlCPibclFb5k91HBz
SVWAcIIkSmuuFiiZsSwEUzvvDrYiFgcASqZnem+8gqsfQBZppiXb0+25yvE0RRlXDq59tTUhXtoS
VJzv9IqoihmgeZS8btMNz5aQTmHTHNPpJcqhhoWLaZ54d4TB748sw4T0vTLZOI+jL8Aa8R41DfnK
FJhAFD0fLv86w6W1CTx0jTI/KFUYXIpMY9OsIjk22uuMBLVZ2901j/H90TWrNBPtjsQO8gGWQuZj
2tr3aC/3E6udmP13I4khLfMOqvaEbVKMdke8thOq3S90FVyIfx4cJlcXlbk5IHzZZjVbOXsEmoro
ESfobk5cet2sm8vlZNfAbcGdmXddNSVW0x2hBEtVAonpI2P+tkfJVgzU2Dm4PyG4afABaxTPZt8U
dsWUTGYvhPiM1oT1wMiFKG6ugWa39t7lEFi7RlnWESXqt42zhU+Aiffl98+Nchma4T5shMzm5S9e
JwSw3jKsp0VxWn032l1FQHHDmdcNI+iyqt+5Cs0WVCKi8drR+Tj1ZezOWjmBIxXSnhw58ak2YK9M
LaL9s8gR0ZgcD4ieCd9Bl0zh3LtPuB6HxB9kaH87YABo5nr1CF7BRA3ZEbhe6PCIA3tDYfdVDraJ
LqTuN28vFFvbZ2gvL1qmVt+grhRVoFFevsaABm4hszEB0/knTHUpi9eX3+h1ZhQKBMSV/yuM+Ly7
cGxzlr3UXN9/hHVvhfX9YRNNokYnEDVrZIlIalPCqmvcrLl3DwE/57a1GoiCc8E7XPrRUcfxE4VL
ZbE+E356OTzJm2ojqQD9TGJqt3ggElc7zYdBrqp1XmnHBcMvsXPMzpZv0A2IaIVnuBVifIqSnFVe
rZFUbU8HuRT8zXWeEnp6d1SXbvwRIxbPO8xWNur71d/+ie+hIrrNpG8pvUvRaLx9krE2rkDM0RGH
jLrpm3XYDNNhyylNMYKE9/FZnMgKMyinH3qrvBY4/m5k6OQKpM+XfcS96GFEcVTlczt5k+UNeAp9
/ARENAiraLMxJik5xH9/G/Wroe7k0fARaKzhluhploAgENrCMrESO10w8m/+wWyXKmw04dad3nrP
/O0xViE55egJcBGiamtt3YbeHrPb24nON8rvGW0keuqrNI8pIWQYpgMjoB750HEPN0JcH6jCutkS
R7FFMunaaHNTvDVO3+OOzVwF19tx4igeMLgBvcHIJTyObhUyhh1DGCLMRDpNeI8r1R1bVynehpUV
S305CZ0J4uAQotBE49VhCAzmC+of3IJZlN0YZsJMDXIbZGX5P75R4BQQvto0fc1HIOWuz99IEIyW
oA0NACi3QpaxQ3mckHV21+aDI2UGIXGiE6/ac5goi/j2/YJZmpCFas/5TdYCPGu0YwA58WoQIkqG
RDw38kIP1dqseYjwl0XLn/DQkLpdKi4JM8FhLQLcMhUHAGEwInA2VgCNBH/BsktludnuycrXpcGZ
ON0E/nF8OfOKyuGRJtsMBTGtEqU/s9FY6NMzr0YBg3nB6Z+TKXC35fuPhxTKtgnLcgIED2QSC+k7
qGDUpCMzR6th+ijuAce0qHKCOCgP+Yz0I4PuPhipJyoUODpuk3vP96/J45fVndSdDc6r7+BxI/bU
YZlCZVppYEQ9xiOSmM7hrk2ZEDWxEZCT7j0wRUbnnyDTp0TUpQ0O7AA89HeT2YM5DqgZAQx1arMk
sgkSey42hwD8/dFrDt7GudWCq4q8RrykOA2S2skQ6lhYPCO39b+I8NfFJeGPM7sPPcJVfplUtj16
eg4C8hLm+nsbL3Nb1Lp0+MMDoSqHcTF2lY4e4IO0pPMfZefoBSfMqUOX0VJympbl7UJB/8835Aak
Tvcah45wo9b/EJqlrn6TSCvcpx8IC5c6DKdTTVJzKTfnA6CUzNI+0yrjAw/c9u9wi3VcxxJzAYB2
t1/v1nMdRrP6RAyQUHQW37ouzfcumNxatrLKwBaTbNYgqtH4PSPNEKehBtoTJfFuyVgYXs0/P6AR
LhZoQzApByftYmOCoswok77KryJPZQCT1TBk92pTeUktn5XkYA9g6QCNNVWRrKwMOind8Rx/6pHv
JZZH+KdWIphPBffRK1QYoBIPcV19bDt21p1P/BYvzn5qwYSVcXk1nhuDuQOCZBzjownJXxGWgv2l
8UTx4IU3MiGB56Qm4mhun3FAd37D3nTm0Pwj9LlI27FBVpDiwl0XwA/Pbu19Fhi8ywUT7xzY1jFy
i+vxUL+8wLXL1Z8LG2yuWLBluPgxTxJI3GrE5TDGBJPy94ydYHVxxXYN9pVf03XuFQ73xPd4XB5S
UGB3/x7XrWUGTpqR63EsgsDO9G5W+W1axnixRTVf0AVSbolBhENe7IzQj1+kctUX7C/seDOw1Tfe
ND6sTr72Usn7XeSQW5jtzsWEwlPuV1Isg35Bk0ejXdBkRfwfpi6ME3dSkzQMrsrif8/smsadzyQS
BhHU4/K7RzOpGi85WEW2GEBMIVq9ZvL+giAv5z9VZFIZyVFC9PmRWLm8UVHtQxrRCDUOpy+xqe26
TNm1fA3CR6LRmprZm26Y27IgIoUqgMd+fxiqncgmKO5XIPORXMSCn1MWXmIMYnhJW4bOTBJNc+DK
PSx00zrdzUI/hJSUmkkxfyksKBc0U4TrbgnGx3e+EYWv85Gtl+013jo4yl3PdQJniYMU1LNbIVPb
miMCUxRD9VulsAxbFc9IemAPtaA5H3GXDN/b6PyUdwKyKdcfhgrZGb9KsgIuvObFV1TGyXSjf5o2
pXD8Z7nBe89B9+D3UxhERwe2CAVlc5lwnCB4GrC9YegzjLuGbcXm/V6Txk9bIYPJnfMtndZaUCCB
M+b0gdkLHCC+o9b2CjrvcmIXapTTIQHJ0n2nmM3Z9qD+skfvxGGug9iX+b2yHgJD/6qpWEkbt4r4
fTfjItn1gHMHf56G1Mnyu8jvGkLBEAWGXrc9c2skNTNDayvkltL+pLPPmXNt4cdHxfsEWh2CbAgy
lAjggR1H0ZNkAtDitX4wbcFAHmAC7L3+bTSyqznQLyEfYFODTLu8gqB1CTG2mcmlpKebTlJD7ub9
zk1pIWHMXV5qYdoKfxyZdVqThJNSJ35wLazrk+z1Q3IDu0ADawhIiU9YxNDjbVNPCn+hsyu8+7wD
17Ka57WVWqbLlbfxCz7Xl3HjOXnJfjU7ADh8VbFBOlgJS/LTqbCoGp+wqhYunSUjsMAfmlxFnluM
NUtvxqy/lYxUwGmOqXJXuusDvINWePfkm1FD09me2jpMVizNvjmCpLk38HvoSfUXtFQzeXFjNZO3
l9n2A381YphWKDwyg9x07AKHqxgG8KlkiAKX0rxla41qUPhaQbMNCdfesQxcrEIRaFpgcgp+APo5
edAJXfQDcn+KPb/7IH2Gwn4sptN22OboujjTWTocu5SeGiJplbuh2DVQc3iNHiYXM8eyLQutcnDg
VNCcHC5tRv+Zo75m1SC/HiwZKmDZhqRuldhRUPB3Aaewx0hriFG5GpW8yC12Z808Htr764nHTjE0
2JTCSJsOWd/f17O1iQf8Mv/7gZq8YfTU04Wu8EwzJppEbOAMrh0uVANZnZ0Rov+VFGVHeEjGzui/
5fg3kPywXhWH7wxhn1rNqbS4ed7Gv3xKRQ1/V11Np7n56II3v7fnfpnvOinwgw/vc3VrlGx0m8vP
Rf3MbkJwpXjvTQZ9p/R5HuYFfSuSscEPwo1gIa/xZ7JooJfKC3zlPvIdHmI7Vl0HKkrX6Ujnk57x
vL9lFQE1i577fUjs1vK5j/4o8VvF2gS4KHmEWlRfrjNdY2KZhYSjvbkrGPcY7DucLXwmd34fS0dp
MsbB2H/kG+leg7jCsJV9J+8hN3Ef+QxkKE0H4WW1P3Ljph8dZjYI4krZMhJV3QoExNgX7xgg3ek7
q0KY/93Sh3N9N6F4YRSQi3F93DldJVOfp8vHVofUL3XaOGGmvWCHwT5AD+d3yNeoW3oin5iwP37H
L6Q6gfukid4l0nYbelTLGfDymNGw8VizmZpZPpkZQvOscE/ANVeUBzUxtd75TyF3Fu2OAYGdDLmY
Y30Ja4l2lJTZn4f6reiE6l+Q1hYrXneGO3scVkR1C6lor4jFRByttu6Vn1czPnUgRoFgJRtU8RE9
tt9SQk8vibhm/+whyTT4vSKwu+Aj4lkrRTz+C0LyTChj59GOlfInzJBj/2Byp0Ziq9uQA/OqNlO8
+H4e33Mma56CR0m4OsE0IrB/gLSWtM6p69B9QtkRkQFb+LpJ5+DHvNgYP7Qi/R/tHZNqPCny+YYp
cveQOHSu+5lkM1NnEKTEyAdLYPNsuDjV3qpi8wrnBqVlTp4UyVFtmCa2MKQbJT0ZDWO3Y4wk4vv9
bQdH0YQJtGubywLRiu5rTz1S98OtdDnXMoPXLFnwOONyHrHaXlGkdifFFmPEPEe8/xA+N59+BMJk
8VtrqBZ4IS0CW7KMaAhQWMVRcagAQ5vyA0D4LjKIxBtqFefuq6SQxaJwX3d71hCNeUTSdHAAkfpL
Yhu72rKpY/K3u1MRSdD1CMWlbbMdG+mVsjobwgDcBXSFO6JV3suuj/zxbFPxhHrqqusFaUhKJlmC
uszXEBF3JOOPii1SvGpTUT9fnqCis8to5sqDFl9SJy/QMHD0JINV28JVYd/H/noY3aIGkBCKiIVD
5Qv+tyT0iGe4T8DByRHdYJg97tj6NZj3Qz2zpM7Bloe3bAhwvPxYtmswSlEjwb3dvTp+7FzedAtn
Djben1VPsAGBwr0ursgfkJ94gApdiQJ+MDkg+UkAJUUYRT3zRS6N+kM4R+j6jcWDa6xYUehpzvF1
U1qAPTcgW9HAWV3PAgg+z6Fx2wQwz/m46Z0FA0NW2dhCnk9lzlwD6n2Ib9Dgvvrl0xJOfZm4z+jc
cOt5NeiIz3MXI77g8zsyrVwSPjNvbWxAaBRm1F5S40GulXF24m4mppq10xTaBI+Kdns4JbC9iU5T
bmpOLDI/PpBw5fFnxaTFrcITdIV3gIMIAb+JA84khahj4oKf+xNVc2HkIVvhGDNv7kdRaKt56qyP
AkhhsvrfDs2oZn0Ib8roly4QhWcpA1sF3gnTLf8u9UjC3kEc4Mwb2KebrwKhfGBVtTkcv7XTV6yF
2zShArPApFKHEd/ef3L9cnlwwCdOvkhHTlUospuFbOmk4y7iMkxvsEqX6eqwA871PKCMIRW9+JXp
1D0HJFasc0Mlusw0rcGm14iMYqfy+9imVwk+LU4/Bip3w3XMHsOx1TpyyfU1qFLcsXzFcF5m9ikA
6R7DPYASpz9w87vyTwcWpMgw2ea0O5FLwGk9I20VEwocbsiW4hKk3YALYOoZe8vDnv9iOv3tIbp0
ddN/homuejmjpI49hB7Td6s7pOJc0qnv9dh/neGwUNgGrJLz79Yw5v3yhYzXL0k2OzrfH2/46Lzi
gLPtfz3cVGIfIMhwfuAeRzuRnPCPIlGWdEWzNnZSh0EuVs+UGdYlYoLr7OOrzbdscMY2oWLULkm2
O4zEjZpn6jQ+JpC3Cbs5D0wW4FkXILDFwVwmmxGtpgIBIIyeW/rQzuOthiSetqulL1ngFnvW7F6y
bAZvZCoSm5bRBSOjEVTDIJj9ZlW8x8dNb44GmTBycRbXZVMxtWFYfE9InkReMKtHedSXbuIrVums
tTvYDUV+ygoZnEDRhbt0IhITKLlzVC+7BHNKBue+g7SPIJlGWVrU8Y1R2nz+mmKsDbnSSRudjSBp
0MsKsg9jQchhsasj2ZJzcJLRfyfQR/P6YjKsBb7rz/4eOve7ojFwUv+dGf6eFJGlYCMGIlZlWpzp
yN6fSrNV7aoUA4jcpVX0/GyzQGgAqSI7V/mTvdBis29qi7RQBpze7ZELIQlsbe9bJrd2uJaD9hbN
x/txSkEMPZrzDYLag8msYDDOUquhbsIds/7LhdXaCd1J73woIjTjAfQZ0sA3HJm/Vwp2rIo9GS/x
15A4kLPcVoa7gwLiZEo6lq2avPvwxNMueyJhxku0cn14s8H3nI/0mtskqH14OqsaDsObgROk8zP1
wgaSb2xY7nCfkTJsgN42DwAr4fdYX0JJK0Yqwe1oR4LiMsXfJTAwhuQufTT1S6CVSSZqIzJ6wU0w
yrAmWmnG784CPcZofiWmBNsv6/ALwDn1pkTxk52BbC6VynN59CZoqdSrU1G2bO6NiZgxBQRAGocM
cXK1ppa6p0ce9Hz7M8MyFZEIWLTpEMSX3vq8Q/p5ev30QY2QlKrFnNx8t2Oh7AS8g9IOu+UB8Aur
mbIzrD6u4/CWo7V6kCSNiZRhFMKHYjbYv+lSSNl+rqj5yUJ8AXgZzYjGwgWIdYZ9us2RnxWuVfzZ
xM3RWhoOID6yi66y9UtoR6Gh7zDr39Jw85k3Wy/fqSVdd7XVtY951JTvB+ZxxeKCT73PlkDxS7xC
3CRchlKRvfEmTcO0cQy8C2KE10aNNBuxpbgHxO6cdcUOwAps0oArf9cRK44/MT1nVm6Rb3vNmTqX
eqcKeenJjgEBWhB9nLhMsApBFxuteqnAkKyKfJftcDaU+/iZ0IR4PKSbqF8dADk9T0Lr+NCKPDIl
iydEHYIV8WmWeRLkUkRcX/B32Xu4P/jKBcoQT0JDvXAwj7i0ZTEBcInivX33ei7vXZ1H8l7ePJ1k
eLgXz3Zp6N2BUStXRdWCAK542WDfERRhM3k93QaV+OXXxNqV7WgZoN1tMeMG/DII238hxFKrJzxN
7Q+ouZcnXuB8G2ontoBuc1sQU/JGmuBrd5toyity/6utAGfxILc87emCLM44ZYP2DjjOD7T+lQ5l
EsWcoL89f015QdgVcqyOQSr2m0VM13zLCbIRhJujGauB3yR551iVqwRLdPD8JqSj41u04xrU/4yZ
pskpuiJs6KD9CuhqM3VBBByBzq+XK4c5VP5eZ9FKkKOIt8ZDFPqwKyq9dFK0ZAVuYf3aA6eznmDi
LqdAUJ4qfXk+vX+/YTawaOKFu86454780/MgV0uHd3De3WtHvngROThxLpMHD7bk5SLoHVtAn4uV
4Wqbod3cmJFHTWtO1Y6I0If9q4NScfIQQvBXZdSRocdXIlMPjn3s0NwZFp2eAUb+tV2lVE8zcpxd
AcqA6z/bPZtbz1qbj5JMHt1P3g/iXhRMwwlQWiLhKHTE/6x4aLGVazHNMrkHBTnS+kvO2FXhqIXS
qVEY8F9aJCo+CSdpqUICq0Ip+f1JFj73zvkUhIpXKy+X7oCrpIjWEiOlJzHENWSzXyQHIBpIVEEX
KN/GaiT5HDRToGrgl7zSAwtkQ+K61QAhafRqdvaW406Zz/2sw1QpYSpQ2ktoEo95vDyeKyOykZQF
swj+8AfqfxZ0vEtbvvgxujeT0mjpSagMLvPqGFtwak8vVTrzw9X4mfSEHveYLuDiOu3g7s6n4uhe
EI2KST4yH51TvEMbFN0WnmKSEqB2wI7fmG2HcEGUhWdmBng/M6gbjSPQhxzdohoFGjPDq4s7AASo
yI1dzN/fa4ydm0YP91YzhKBfnjHc5pIy0ZjUJZUrwvH96zOVmvPZ8gdX6wFTJwU4Q7jtp6+5RT7q
AaqqnMNZPmjM+ofYMgzFwGjhPiRWIVeIXhx+yonRNbenDsUWZvcYewuwGjcaUuOOTzFkWJPqFxcp
MYOfO1UU87m9GlxF+3/7cuJAzRTmrcPwqtVLst1wFNdrAVGtEznzlUb2txDQUG9c7Wgb9RdS7bn3
CvvozLc5iA/4RXprjkIunAGNGanPj0wGaH4a/v1pwQm75BlHh/XJhmvKdnSoMa6beBLNGCUxYUjg
uk/sjwaUmcCRCkiCNk+j7ywnUxCq3yYKAx1Hi+YqP9QGLytuUqDx3a16fbssvokgxC3lbOBEY6ki
+Rk7sQlvQvHbrdR7Ar75eQ1r27IRIMw6hHUS++fUmezYrpWFHI3l/ahw8bClr22gmimMfgTxLP+t
cjGpwuniQlxS7T90SWjioM+hygrGWzluvpYuanVS97rh6mI/qX+RzSKhtPQHncD2/lAaCi1Mx7NN
EkGJ+tUtT8Dce5scmTTHNKm+VPSNmyrpsLBS97pKjz0GmWZSeL2mj+6d1B+FMagCD/XdSKJFA16+
gSTDroHMxnCglhkzcKWUwFRIlqJwFq85EDkBHmjYl5fx9IJBeATKqXxREygQEo+Le+ABtPAENJ3U
1BSxp5RnaPMasrn9tRYf96w5h79tTc7yb1faRs3YmCIjgfx1frv4N+URvkgF72moqg+QdOH1KidS
7Qgp2n+el9m4B7UL0CziSAlA4fyVRctR2FIwDO+azoj2F4uN+o32T1ob8TC/jSWK4qDPoooxy5io
88477c0j18nkj0iNdblxp/N60P/HxFQJqvLJjjLf5C7CwtHdCllZE5DFJAcBIVgXhSSB3NxHmQ2M
WADWgADk5DQmESDrwnzNa9s660skUFNqPKTEBmpohDprtv7AjCKToQO1ZW4w6JazGfB99pdZVo5+
fs4rGecHi5jwhvyDbE4y8Vj1jWj4AYVCzW2GpreUoI/15KRHGPigc7N/JaWNuUZgwme3frEeVKpR
cB+5bmk2UcKgczak3Deh5tJVP4hxJBDhRILawstdeWqdu4hfJpfkjegj+0Nv70ywaDW+OkM+zQLZ
nAZM5AcNID8iPgi/ZVK+IJTMu5eNsAkdEm4XiSEcen0lVcS4sZ1myyDrCQrwaweToaw7+4ptOb8o
EgRr+NDsh8bg9/YXk9NoEYqiDODaysvUNwlxqB8Hv4ayk+2NGKrRthW4DmdZuCneHeS465N39KyD
hRUTMBIwNkqc4mGzydkF7nT0ay257o1Jki6QKSCXinIrRH7N1/mPx1Hklum8Xxgu/zwdXXxLKD0o
KAR9c0Hjh52m3mffcblRLMlahGTeI2efkUTgcjd/amZVbPCPxlQ1Ujm2wgZ0MoJHsaNa8S6i2OLQ
hyJQT5wv69eoIyZthV7oVFeyaQx36BMRRv69k9troKVpBPwH4fWoRRLOM7YCmYPTHbfM1aPsQPb5
57MTagOlQ6O38xOkqMkjRgBiGXZ9NW4ChRXCFeUuwC6cse5yBbpG/qfhcSM0iGuB/G+dAvxI5hQK
T50cBMFI3RLbnGvmxGQrC2f2BQ5+qOTK6NK93TSZvnnYqAIxeVu9YeEG28cER9voZMmWo/CW0LN6
j1X00QVZbxW8aueQmyIcjXatabLGE+Hkqn8Jgjuij4BwfKs3PgiKZq9D2KGtRIzcpc4hDMeUkgJk
yT34cipQ0pQagSZxYZgMsZhmB045xpfmHYbgThd4lN3gqmeh7TjlmLz1Jpu4HrOstAJHisrLczKS
nKl7q8usBdU20103oBqAkyeM7soxSIXRbc30BFSO7PKPbfScN6kUawLRD5sx7pGClMtCQfr97LXT
mdvDW7+d8eRst705gorygrzO/qIjAc0C36t32lFqqs9Qq6eHxf76juRUYdypPTjkRzrjwbaV8Gi6
b6DuD1IrRON73U2gM7pWjumv08TMXJfba382Tz0vh5wwn4Z/f88kWH/L5jMUrWsDI9wUCOwRGn3m
p32bRIJ6VVcWwHwowvVGkmjIdJRurwjIkzMzxR+dDs+dw5akT/PcNU5bNUqBVVwrUWiF6pvRDu6k
5k29haAo2z8xjL8hVMwmVoHC3gWZ//HNl1et/5mUNAhEjBZGPUpvbx/3I1H27q+W3Riiuxcmf8Mj
XbgRcMuRqLAUd+/9A/MJkW/76DWp7eHldDWewEjaKioZyWIZ/66x9Jny7j4KQCocCKaxoaY/HFCv
ZWsN2+Ly/itNbNaDkbvw/9zqGmSLuceFgC3hv7lDH6exF1BkJ8VrI+LHacUsQ5srQMzUzXkAvM2E
Vam73I96W6csInZOYcOeP6B597tsj33HNytQ+8yJZ0kud5iyrrQcvBhOZo5I3Q1pqa13mrquUUaI
gW6jSZ/tQ7EGe74eV1/PYCcouuBfAaB5KEemAEnijLMCTkJ6DD+oNuZwxgU1TsWAPWNKxy8G6hER
jnyteRNvTif6T6Z0ymTA0zNzbn2DJqTxErZzU+392XNK4jKHyMhhW9up/j1rpfBaH8Ag2QFdbtmO
fyCNVW+uaMscmcZK4oDe5Gyv27cihbseGI1R8xtrKyMafiTATqYPs77aM079hzQ9dBmHoPZFdMWt
oxcebRHi+BZmzHqDS7Twx1b4PwtJKZF6bTwVkm8hfFtjQ4++YVdXXLOxKugSRPDkeCoM+CkjDlcR
ZuCU6AoFsqwbrwlgDxn9XDEKKx9OTMz4ocpLP9gSi7xyPF8DRgw/tzNmPjha3oD6STob9ZMiG3tT
iHtG8+EOub+9Vb6EUr2Ejhbqzp/P6YYHygBSd1BkinYRS1C+E8KfPCKZznAJZqzlFjknz8aGMIQ6
uBj3IT+KR0G0hCyvZTZzObChwJ46fZu9Krpz49Spfm2r2xD0UwEBx7hVyvuokjzdK7ZX24rVPAYX
PquFhHnypOEriSGb99yTmGycmCDH3ITFKyQaedNjq2Zp3Bid6VZc8qYUBC3KQp0Sy2OVJ8aBglPb
fcdiiXCH7k58QbVkP3HQEuApUhNSACEsbJ2CFNEXvnaLnNPY8t2Yx8ptJNtfzZ0+Unuxd11eqayM
K6+Dj00cmdD3ufPpBwlVFdI1OuhVjzHNBC8Zstt/XsUd2ew5W7Wm33UCP2aFe7rOflHqYeHe9tB9
AjD4l7RVvNFVk6kYabcKw06f6h0PJg5VPFTZ2w1ZGrvh4wmAQE1F4JQO6eX5XBnH9EqKwKdj7C2C
wv+7DSdFuiR0q0UlXN9K5VUWEHA/Jm18OgASj3Z4TeDwr7toXwkNzF749zal6eoETbKWcCB+WsFh
UyxAuqOKfoBMDhpD00UDzFQoGSSFHcsqWwBxb0ZzNaKHs/XakRRfnGtLf89pjrXRkLDHfNhqplwx
CQ4FyLgJ4Pym/zTBEUZGfDsg5XSQhEKmPT+nhi97cBzY/Prk9XeLOfEyKoVzKKU23Vnb0IAU7QH2
0QlV3qMY12WiCKClPUJd0Yd39CzQLkK4GGvrXgxnXaeC2YzLFW85t2iJcuOj8Ynk5Li9cZkrbY2d
3SjR+VJjXmahOUwPrBs4h6g00vPochNMzA32eSx+3P4M88OZRhMdYRELmTgLixo8mOd05OtzZJuW
p+ciHmetK6EauNtn32KydKXYeGWlf4AtKF65S5+QpyXAyzG6ERbkwLTpqgZ8A72Tej7zzz+GrdkY
8E1sJNMDcGEb8IYwF4IZs3NFZ4PT6a8J1X0LwbZn3Q8MMSmK4eu4X7uQkHzQwu3wp4TsX5dOSKqt
jiTFd0JS6fapp+I0obziPDW4LIhLtPteuqMwdsInx58Ff6Yb1rbp3UCW/JCcREqRQd1sepIQvfG4
Wl4vn0apUfiNnO9Ki1hj6Jh9nTjrgK+H6tPSUaxiG7RvaGNzCzeiyXL5ihUVxbNwR9krCgtVsbJ9
o4pS4oQK/GalE/3plUft5cGoOr+WT7XwYM0Fk5omfT9rrokPJbgDAIkyirlZP1Ga/0yTHRpffWzq
tAvkYEp5WK2K7LROw5EN9R8sq95DrKDlbH8r7RonwAE9o3Wj9MI0dxDKXTLACaJa19udywMYh3DC
9xyDkteedMJAKASxIT+yK+EoazlJv+OGbd9J8pQxPxF5844r160mlVdyVbCY2XYKF5d1rNVjfJ/l
LB/EftuDlDHgWOglgs0ohKN/F0RidR06GJCqLz4VMUVA46NO1ky3x6NpK0QLHad0po3cpsst6dF/
IGl9NrwoNlOtyhzNvVxix25VG4y1Vgz7ijdraBycv7PcG6Vpi29Wa9845116e0mpew8Z1omHTxYU
hDdjxbw8Q/7rWByPuMhTAa/k9T7nO1Ld4LT+a+bz+CboBfpFsbdhpkK9iujDH15Z97cPWzR+NXR5
DUKSLs2lLujCdDg1ifqQtD92sGHGHYdsmSeCbqBHVLsbChFJfSNENd09xGhWYrA2XVB+9Ybbpv9d
8vpQxoJywLhrs9Ii+8HlRdiy4aCjS15pmLWDh6aU0szyQwO2M4iYkIYhu3VNmwpxmCDH4w62ME6p
io7n4ck90GQ/fZLFL8SWpJ+n0eO52CuLAnT7Xbjxn2mJX0jcgAW6+lr/aO3LpySN7uTI22rA27me
pdayQziWM7QOHdiAFKI8UDzY/+7Cmfmotl2rACvHcAZqB91Y+FR9nKLClu7qqoQpTmPKm3D0IwVY
p425RuUOXTcQaUk751qthKGAYhL1h5WbLagjIy61Daw3MawcklC32GqSK12ennc4+2DdKDLKUiz+
E8xv30DtzIksm7305z04cdFAQnuWCAR+iFr24yOSIQwpU3V0C3WmvgstnJvoW6/QflbcidiF6B2z
J8g7gte1dCiKv8TRnjUQeUZjDEQ77nYOr+VRfaZ9U8eJ/mDCbQiMFegFlVZMCboesC10AEPRYFxQ
UIM7E0QXfmrbtaK+GRdnpGoDL5Ai5hmZ+sBJOOTaepFap2lbfUuYY3vCA58IAej2UYc1p2vMrMVo
YvQoUEcpfNJ4mlemrggk5Xkhv04dyFDWOnozl6xzu8V1/bRTAKHUIsMnLnxbj7mq0cTkcfavuNPG
eMgUyytTbqJwjzTxbosjcCWXaJfeprS7AWqeKvijJDD1muYxTMfmZSy42upwPXGZX1k6BW7vAbo/
csBa/YJ+G7fWM3qsXpFC8nuAtfDhbbEU0B0rsD6QZJ7VzU4JofEixDBmvzTMc7XQQDgbmB2kZzgL
k5tGLC0So6VLpfBFJF7KVNXMV4M5q/gEPvejElTgNz2A0q2EWZVRbxgL2G+kZgWuLldXRq/RYvGQ
eunxlK4SJdzmhrHfkwCggcA2d2+iGoKV13QKwfEMV4lI2EwcbNOo2ihe+iv/sfzY8ZzJo/76p9r7
W9KJ2lVV++JgsFElNd2ePWd8LFl1oryHN6Zs4jMP6SWFSjrbdtjm9nOafed7xIhW4SQuSCdooL+D
Xj0ZP5SswWvHtO2n0RY7gF4WFVbua/zFJ10s3tPIGh7Jg1dSZjzwjJM4SzpzDOQaI202AkDxUwyz
eRzMZtzh9xuSNFd46jNU5WUkSRZRZ968p3NcqoUY+xZl5IPTQ8uq8no1/YhxHkVBY+OjFvvQjnu3
6aquX0IYbs6rTzMq3d0GjIQVdAN7M30eMLb3+endLHOZgH+r2XlR56BLbTxiB+bdUWSe8DxXzZJX
i7zVha2Aqmnep9D1eNYNfXpaxWkaorl5/KQoVdbrZBpuEHlGOpB1ByejGK3Tnf3PFmV+98ei29VO
YZDOs88bx1tUWrZi8dSWTjEPkuJTuGPiaGzMJjCrREL7DSGCnjd85DA2wdJgBSF2WIVisiqM/Vdj
olelJoOKHGI2gy9uzmrF0xEioHNiaR87lfINVOdxfhQ8hSvSu3e3fwvWLIF/eJdUmJbe7Oe/q447
QEk5AokAh2PF1FYyY4M9vZ+pFuujYZjCC9SW6iockpcAgaUwleOousAk9zUsNXEZhqGSpfx0Z3f1
dE8LEObWWkhdcZF1e1JhtAl3uUbNqqfZL7FwnC0P4jFTPdIhPbN74Xw++HI6MiMvMqAVSnD5if/L
zReuzW1b67YEVp0fXdDqTArRx/muOdZF+Ofq1Lo3TFKJ45pb0ihB6SJYPEce3yl2K1cplUtxVQa6
8Pwo/U0Ny/2xiTpyjMlrSGWFecEU3M1ftkDTyo6l+2bkgwMdBzXfSmNGBfMm53CkkyrRHtwJUOEn
WwEn/MJTkHE1FdH9Kty74PHubA3LClcFZzreTYsvDlpeveiZMEf0wLd9CUUAnWR4/ZaAwAw4qb/5
WtUAd+F36TAK96PA+BsB3z1reJhCXBNOnxKbBPHeTOO2Hjh8sEfJI6cliVOzvqDTIiHmV+Xhe8vu
P//GcCDhRpPW9J5JuHKFbYsgx5BC5wXrOSk0FmEWUawSxLt6h4wM/VXuqnKfUs1lj5qvcHkqb58R
wDM+05IiIrSE+EGxSeOjw0+z1FMeOvC01rHKTvqp7YVAkCkP7EbsSrsu1e66GqSI21KbjrHa5zlA
xVnDU8AbpBd4K74KiccxfBoypIOY8oySN8DUNc819T14XZmuvMOZwM8F3I9KH8MtjhuzbzNY6P+C
jYXrwvBMb5hhTCly2ES9y8ENzBpqsOjIL0Z/iSqrcrEvNFAs2lbJjyLgrodxJhM0VO7IgzCpBECI
y8ODDRpPQpftIQn3nEwWR6GSdLn8MNwQFDb/G0C6Vad9aPNz1Iyb1Uzs24U/CS7j0TfhtxLtst84
gO4dq8quVL4+wmhwOEeUZyOeZkFQpOZrgwDFo5eIUAUuEX47AAemXPDef1GI85sH3IYahv9+Bp0p
j95YlaN6Hej2EkOcLNWkanSbhdXxlrOvFfiiKRzKxGWG/Lrd+ILKzN1VhO+zyLLLcEU1a+ZVwXZ3
sz3+XmHgFTy2QPsgtozu9sxvCMTx7FR/6ClxX6aa+3E6ibJQqj1UGSWlR9R1Wnj0JmBGJuZrcSoF
ggbQMjWjIvMmNeG2QFI5TOa8MBZTaSdtFAd5vnICwWut2JpuYa4+MvKxzjrZCdatiS4cF1bWru0E
b0vALNMeuW2gGHC9Ae5V2wolRZ94bMoWLocuMBazC2Ub/PBo1J+2DwpURCVEP5UqphO3hCCLfdEX
S9k8qwhNfq57IoTcocqjiafrxlj42dGP8dflrx8wJ0FU9AVE9+j2vtADwDh2yo7u7pbbxHZgyRn1
IxtPoRBTn8ENKRx46Avs+sq/+VyqcShXUnEtXigWo4tjhNOUIk7ZHKHfAiQDkZJdDPfnQ6T0jfTt
JylUJ6yw7grWb94jxac4mrpVRmXw6TV1YGpM+uzKx5aJTVSv2hz2ef8Ej0nbaUme7EaZThv5FTiD
TxjlnJ1iLNIXCayfwd6dHUH74WXkK5rYhW6o/QJ6ow2cBP+a3TZKrxZd5WhCviQdkUfwRBbsYkXy
P/9AfQms7kwAKpcLP1mutXJwsZOVTPW7t9nh3EGP2BIlgb0UnYMDZRjwyWMiPkZO4TdeI5qQOznH
xsCxtDp38tL0s6BgsHefZ/62KVAuS1MGegQJP+404+XdBXjPZ4x8i60/pTPLQdesyL/SZloC/4ik
1dG29ge1IpodoM9/n2vNqL5ERcNoSih+T6NX4iJ9u/4Oabin01YiXGpjflO3EOgNwuargB+1tMQW
RNAFtRvPOtdw1aE0rmCnqOC28BsE6D2mP4zSmcHjmdFL01WA4NwdghYeed/8ngECD9jXnp4kpV68
htdarEhfbplM6pkPpub+aeZYz9Zg5qyKMtMuksNDEjucBxEYAgh0QhGVsb3tb+KEHTPA7iP6KFUa
y41tTuQqRPkpKYvEQ25hR8enGrZpf+uFjfRKbGITsynSXhVm8Hz5jq0guUBCtBliT1OKLQ0EtC3X
ypK5MaTces0iINHlxwPsC6AQ4/OXamnEsP1D9eOBCAydjIuKEIo28dGesDF0foufhFibsDOALKrk
KlLWfHYJlEj/0op0KPH/O95cc3dK1d+enQ7kYAstjK2xn+2/fH4//SPcdnu0SNMxktY9OwZZuEuI
fkZlNzcch0JevU+U8RD8wi6pAWl5qwdHEISPAQuN7EN/tvml9UM/lD9qd1ZXo76JVSzlQ0YvihCz
W5HW5N6UyZdsDR1OJ6lzTJRjgEEX9skBl6vjYsOEznJ2jT4H70flq91NCNCIdFn2rd1FpqbmA8wD
euEIJEDhABwoHRGKVwuItfCpy5THfpMeyPk4lkgvY3i3IyZD++sE7xHfQfDemPsygYFEb9QMxUrX
qlAlr1aphy+cbduIk9gTwP1JPGXNWdBwLInTc3DZoBUfd1O+O7Jp8F602NTHp4COe2C4fcLZgh2l
Cn6+caqsRN5EJZ9tyvd9WDf/cV9HlkfE3ktTzHP/N65BzfkeCpFBN05/3IuEiRDAU9U4+oH/YbAP
BVp5xNdH892pqIz0BG+vZisSQR+J9ZtKKlxQ/H6j8Bpa/MtTRoNpYoObaZuHhMSlLpKYIq/mz3yI
XsiHKbEiyO1DaShNzfXcBARNY0p33rBAK95WGQpmORsETwA4i72ybvtfNV8zG0eviPcJ4QwmCwcF
9P6D4xCr5w6HQmQDp7LGrf71W2LAMg1OG7QC934jI95kTrsPYLa9Se267TifWBTqACS31YHLhA3P
nohY7LUgVm4XQwmQggNKREDd3ZANyf72UJPgdB7wSXvI38ynoJcVQmCp1brtZTRykiP5i28spXc6
hcF3OZyBDRL7LT8siJS/XBCzzInAUhkevzfg7qVR7JZtXwgrlSWQ07rhV2Dx+jp+EGP8n8j80iXO
wdIygETsL99ICUBWS3+mrfvQDbHraJ9XgvsA9DH5NxyNy4q+fAEBpn6Pueshyx5Q8seLyvgW/vtB
i0okUShVi7kSssiOBnVIt7XElouy7fLrV6TuSwk9mIcjJEeKy0dadRZZNXCUhmAq6RsXF/QXY1Qp
0sXt7TfvNGnre1Z3Yz+A6NXjedWvxgPj90slgV6V4YDC1k5gjabeUwB2JgI9xVAD1xPIDVJOy8Ze
HYrNC9tJAPgeO4F2X/yYYQ8nz7v3+UTy/POx+ExfyHb4I6XJc0iSdiZrKEa3pLvAiCR+b6HBe5Ef
5QxJwjdq7CU+dpKWfMgnElCy4rl5xdUjdmzMa5XA+o5MF2RTs9i2Y0xbbIytGmEZ2qXsjsJSP3FZ
zGMQNwqv9z9mS6S//VQ2XXc0qeKQ2Hfe5XoKV1Dnwy0byrSsLYZKzBE4rQcpMvQgEHFOOn8Vl8Pr
6fULAGNitqigOxGI8cPBLxswRM5di2x+dn22Nc2b4eQFCcYvar8lIo5AdhzSfuAuBVRgoqZMOaTg
BE+RLwPeCvvBv+c+Bp8Gf9s+rlo/nyRHvRrksmKVhLo+aI/XSKisjhVEE5WN3/FP9cdA6Z7FVyw6
70xPvxiZlg6g/BJV+9GLBQ1FI6024957Fz93nt4EwjI2Qd6o27ol4jVE6mFS39cwhQF9q1/SjZOB
7V9jA4Z7zwitlScbp0s9wQYKvCySR7zwW86tgdqtMk/V6mYwVTm8p5TDHmdVHH8TGjqxsLtXWUD7
kAGJZrr1AjfcKFls4Sazmsl68TjwtxeH69SJvCRYRdXosA3IKouWicKmtrXXYSvozBeMGC3epz2B
X+HutJmjzId0IN47yXp9g0BUivNYKMH5AuS48KX8w3hfg3FpH+VL5hpr3LfP7MqBjej/urF9EQr0
bunGs7JNGairXArMZcV5u1SfPnNipQ1ZsYJHzeTVTug9Ab4M4wbfhBNGVF2XZ0+Yec8DIQSJUHZI
0d91Pikaeck2fk1d3CHPRRdhPkMY9/f0ZaHUBfD++0GlQWGOLa1xqZMDzt07ZUX3iLjSeH3BmbN5
SACjOVX5afi4bTqM1cH1Pn6kfeupXdur3sn8jI+9uE0w+KTi43DCbtTLnK4WjF+qXlQSHiQu+Aqf
W/Shw/ov3sI1kAcRwHGLi9VH3nHQY+VNZaJR/M0Rg3coy05oh1cONMfRmlDNmSDV5FMZsnX3oaLu
xawVbPqE+7GZxDxmA4AqIfGK5R7k31uRjTH8AFVnh4D7WIKDQjILAP2dxKauM8ORBHDv9/nm/lgt
AeNo4nVvNBczGWUrEBo6P0UEr525aNKu0yCx7VRFaVegHNQ7kboNoCUuoJhbmUFptq8/DGqI5b+d
RaeNFjbD84HK/CfbA0mtF9iaZUrgIVz3Q/BQrwVt7uEZ7dJsk+XICVpC9kKC2iJBC7ZmpgFYkGCM
cl96H8SJf+bojt0utld9N2Z9tEY4jtpq1q5L7y3ia/FCUlTgX0XMJHsRo8P7Ypp/eD+LhQXvmNua
UnfETmJWjdiF0Vtv6gYBeF+IVhhKXk2J1rW3Wc1uuPq8q+PSaDaoJArnd7Hx+4Z0B50XXXkXuWzo
zuxn9SpVsO2a8GyAmejAUrXULCw0MnHIvdsb+A8PaRrRmiPj5MPCwxqZPM8ivaDsEnu5HamS89fe
rV2bKPSl6ZHFllbwvgC5aEJWqbkdR1EcsNO5uOdH8/03Xw1MUvhWMGLJXdPQtTFNYbJMwBQQgDfb
LJxjhQOy1Vd0ImA4KTpY45XtqVxPxN4yATN3IV2BwlZFzoGbeeKo6CV/ec8FIzfvLSw8lENfRUdW
W5lxEWeBxqYMYGxC9Dhwuqg+QuXVDVz/KeavqpdBQtaMSb3msHYR35StlvHdne8pskvgbfByo29f
MJ9ImTZ2pGDCTp3Xr4Bbb+nRxhfvikZMGLuFdGo7v0B/1sFC20tAjGAw4Sf+dmQrmB8M9CxTsFBB
xiem9IX4/cHUWj+6RXVV0Veg/RMNPmrJ4DHVux5+6j/E+kiveAiMJ3NlYeUw7Uheeknl/W/d0JC/
ef07Cbaac494LB74K/i55PsghzgRty6+J46vnW62mN85KfT4SQ9zWIUfxW9h6z3ZkNdOfDAv9jKh
OpGRf3wnUjLtbCL/p5I/25g4bqBF4JERUAQrWTkHken85IhC2HyFk2sUEt+pMwKyETZuhxuGailq
0r62KF1yYmmw62kEVdmW8pOyj/ku9wOoLBPxy6j7Osl1kcIxPdtCWGQ2jcXxW50kVu4sDCQxD3Ma
DBQqw0OFE15J+lZIQPZ6yVXTTjB/JuQDUvnO03Gcl+QNK8v1pNZD8PSw1ZP5Xd61fa03Bqw7L1eu
+9EbjRV0Ff5Yibx74+ZqitMIzN/6yM4JAHurU15ANWSkY1DTyaQ2kMSSDZ4BLRs+183yqMH6b6r7
ZlM9s55R+rFnOAGPv8shMaBor8qeBEL7mFTrdaDeUd33D+I8CmxnBBI8ZE+u2J12IdpWfstdfYyS
taWCCZTS/X3VSD/eQ7XZEmm9d77e4CMxhFqHfoeIERCZ3M94a9kmIvDjUu8l2r6xZ4gz8Aimf32O
IGE/+zg99vlE4attrCT7+Ig/AG3fkGYQJtnQQrHNNhZmDAjEk2FukeD/RySjr65OszqTLswMcowp
VRFTeX3Duk3eNualkb07XQbG+SEUjoE1rZIXcELu/3iWqtRkcDQp3iGDZG+6NUKfpGeYHDPulwt8
Q5utCK1YC1KAbMGgm+hTvqkK2p8MWLtlLP7ODQ1Rk2Pu8BxxoMOmWs1In0e5xhITCepH792G7Fxc
ARvOf7Sxxfu+pogKU3JkvEXUL7y5A1maHkZhbA6roNrOAgoCJfomQVSOmPhKj84qs5e2FWBBN61b
h//gUovEJ/FKD4ywhP1zRw0NKzjnM4ZUyO0cpzuf9HJ0/PyD8eqFuyJjWOBW0vqS81o2qqm6UZtc
MjXvky/rHNHb8jD7hdgSRFmCzlwb7mPJpAM6MGnAt6Q3Yzc5r3fdPZRai3vihdLYbFiiqYm0VFfa
DFdhtGI7jXhzmJTJiG78/JhVfWQZsjvWCQECGeqFvccxG2hAUWluQ2JTfVh9Uky59OmhraFV9q0i
McIPYcTM069N4AXUVaMYVjKV/9E4pTICX/6KuAUn2zkAscW+q11nehpZ9tY+GXwSEP2oQ+ohOiLf
pEyYeoxGr2Hg1ccT+lD5yhBt/AgJtGru0omk3iby1zHHCwxDn49T0RBdSqzu3MamEyKaUBPzwyqf
UQ1O8RR4apheZbkFDHzHGsPD9JnaDQ52oZxezN4PIFxz+b9rrfI+LHZn9MxSv1tAZDUxFZg+jUPm
6lXV36l5PE1bg3InBDeNOrAPsQwDVwDSc1b+bR2GXYFv9J6Z7c54rO1PNcqlwdIPklcM+DNBQXFw
UNy8g6Y3m68CfQ8whZIGUzzv09wVFQZtDL1Z7c3wVCIzjgwbO8BsnWw0nw7VMFlLD/rXeBB4HfcD
a+YUU2EniI83kOPO6aXmDErgOAzfbJ9h+q1XG2OZoDvC0E+j2sSWwknkLbEN6Jit3U9kCTA8vOjh
vy7nInu1uuaGIM/ltGeYJlqWEie71Du0qBwoki8woEdZy1k4VA9z3xhGTr1CPkbx9WikzsUQo8Ah
Hg8jTtxzQFey8PcsQRkS1NRLfSeLRZaP3gdDWT6ayLlZTr/F5BtTUPaMbGw9+xH7beGVprbPpGmp
2ynXacr65P/34F4dNCT8raQyKX+XGRbMGN/YePVjncT8Kto06OSZ2aA8I6Vd/e8JPUX1/StziWC1
Xdu+yG78qyvipio4yQa/tfeidHBRpsauM86jxTJHJceEwIJ6Botzp6uIdyBTbWNhSoPPZCMKZNXL
f8OxH90Sto20ZPuUMHDlkIZwWIG8xn1AwCqAnvGyBjZwP2twK180c7LSml0UQjWg8CyFeVqwHb+C
CDjJlQ8gTQD6xYBooN4PPyrd75dt9wzEw1ksI8zJXe4FuK1MGkgHjAul9MorpOgvDzo6h5SKOKll
zI8an4Z9l2roDIw1gkamfVD+u2v8ZXAnJJv0issxY8CS6FzjoCbA+eb9ABks5tzolGJiwa+yt1AK
Q//GG+/WFPJOhxDAl70uQO4JtAOjEg1vccWyLO7U4pkf41vP4w52xm1jYj0DwTdvsrfBd0E8LXD5
BIcqKWE64movHUrkj1wPwnIXoXoQKXQS08MMxdtyD98cZl41qEM06jrWsf3ynGgXtggIZ1QEtVl7
+vEqoOmL8ki0gsAWZ1wpJXmlNizaYV91AU6vh+LwBf0Wb1YWnSKelq03+x6/r2tqmeeSyHwPcdlL
bXoFH2oxAuSSl854zTqwbs5CYyqcWbAgZVkOEaui0FyxchE6lm5llsfQ58BZrkEpY+akaxZxQCV2
6yw2R8ghP6EEgfP1Zu13syNQ3EzJlDl4Myy6BA+nsxHTD7v6BzLQB6QpWvMZqP2e5e1aNalrwCZg
57gpjfXTX1rbR0LnzqH8zLyM285PM8VmKYp1K7w0rNV3lKmYJ11SPdzHWZZgARWS3hKVzPc1Fwjv
g/szjBuo14ZEHsB6r9PCag6f3no3JOOyyKnFqWP0wRBjoquha1F1od3kN33bdkUEid2dP/KLpFWu
PryolObHZDw/nhzT8YitJ330zPtv1REAEhPsoPTcm6D7xaiVpdJbuuSfXPqA0f3PaW/AyU2HQBla
iJe3Zzxr1LIEBA54hlngczdc25J4+LD0QHipnCaYEFWE7zD5rtga4mPZotbGf6RA9zkJaO+m9d0F
PrPPyehFM2hwAQkacaeVN+ItMWiOX2UJvKyaf18G3zcP+z5Esl2bVj7qRT0mNC6NXCxvuqBXlY92
ftG0UlJ7E886oDSo/Ra/e/SrjROXZfYfV/VA+RE8bSIRV05Ahy+wixjKQ0sMXRtIUzwGDyb1eCaR
qzj92ImUD58kQT0IelB+YLHcHJcSgeP/XnOFHHiro/Qkkwdt4HDADEwlWTeK3dEt+psxC04JLM5f
ffj622CLWu98oT5I4uKAKpI7KeFtHId45lGFAicG2ZTMiBBdlspfcg6f3nPCfkODGzgLDiEa3RGP
7p+IZEOsbujVfDvHVo4AIxk1/kxMMTNG3VTKhDkehdVN56guNCWUQP8/51wOHZfmW+Xvy2p7j8uS
THkL6R6mdxX5bDt27Zhr+gFWWw7DtLutxnMJBqf8gWfW0WVbM2WAKAtXpj10yiAloi+eFh/mwvWl
u/yUuY+n5fECrBWcyYfHjwVqDJSsf/B25uQj4gmEnWGpGSB79bQsQtfznOfSmTkl1toImWOw2a6t
maXbHttXTSgz5kXkD8uPOMfZkZwEhgfVi7wHBR6UZLTsEfW0Sqa33r9vM9XPAOiO8n7Ekn/w/Pro
JhZIg0Jkfso+CVZsJAvicnDkEXiLRwxje1WDOZsz+QCAmtujd8cZm8eocXofoplybsiTnyzXMavq
KuWJE88m4tOvlOjiOj3orGLGKrFxmouzls0Ax5060xICT8lAra8tEkLwSZ4yNSR/fDRwQcQNBq4X
nf3uxP3tLpiTmwhbzT5x7DhVPcJTj2rKbpS4f45gGDSy+Tv4ZQEyHbPlU00ujLgE1u9JJ7LWEkwH
6VtliK2Le6FHL2wGq0CW2Klbqu4q0EUBJczQmQoffYevHWPfgo3BhVba9pu7I65wFxZBzbUySWtY
1w3I2rSZ8Sj4Oes26z+9+kw4JwmwDXaCmf8QMru61zNwRTCxvwb73iiVi91rbPxCvzqLPwqU7ceb
e01PYpk9MzH3bwgjBRXXhhfHe1FGO0hruloKVZuEbBb07bnA0seCRFEr9A6mOhy324LlsrKA5X4W
QxqnfRT7AKWfT6ZNAue/imqgDv3O/YGuZEoVLc9KxFSYQUoQWxwJ3a4EKprDWzHQsc7Ane6CbQpQ
oR+52UDJBFlwXhV3lroFDLeCxFDQFqYawXtEQJXQuzg2cCmfBIP+HV0q9x3l/8P5bfRbTMz5jJ0y
OEVy/V32bs9o/hEmdi1QOg3baWimIC5LLpZrIc5FNpiwIrRCPDo9Lf7SH9fD4QmQS5/u6JBxXLVK
4IJQjlM/Q7FO7VNwWn6+ptmwznmRzDqg+2wXwMiFA29kYKWSYvlSAPEI/AiAfm2fndc+res63gaW
uKAOe9irBCdOxtmzjfq7c9BPRERz+SylROTTBwO5BMCb3mbZLd8qwR5f+J0ZYS5zXwa9SWf9f9gv
mYhK2BPknBZcsNLDl9HRqoLmRTZq7QwFGXoz05ZmQ3/jHTJhotL+ay4YPSOBIPe6xunYr//PlFUp
x88XHt8iskHpZ0PtdbVZi0kZ3R+P3Uq/pFX9p4Pk155vSsxTDXScV4opgwkF6VZySG9V+yk6G08D
9nCv4B9WWw3Squc5wLH6NUDbyB0mccroGrJMnJFpTWgEDT7rcEgO4WspypwKMMILbVA6zIdmEHkV
E55b/EYBW/X5YNyapxJPkitkI/i4XgKBzYkOzeU1ne9L49kmv+s5zuSEPc/K3v6JasQiQsxfmH1J
OqLc/8k3wQXPtTuSgUFjB8HGTHRpYI/oVg5mcmJiqabkx9uzgnNGic5UHzQ9Qq/4mq7f32ddmle1
C8hW5CXXcQOL4xq4cdFjEO7TK/eet7KmSdXA2/yy7M0I0hrmiBwtauBaa1Uk77/m6O7LmARc3yBU
YCZcVonvIEzny4JSXSWvi/+nKJ+mslt7r5Suh1S3ll/jAw3HI9gZh2gTXEMf/IETdGIFN07MDFmR
CD2Ac5UWDsQPqUhW+OefgK91m0lsVmcZQb2Igrf3w5Y/QDgP4JaKSkDl1A+AdeJT/ccv1SXDLLUp
BD0E3TRZWRzNzxyKwRk8FXrwFiL8WQ4cNdK0CXM7QFPRLxFIsTb60m6ywQv0CUFa+zleVlx4e4Jw
9wR2pAeiVeG5qBIqA9hVL0u5zI4P/fT0CieaFxOu4hEs/xcQPXMajsFgrCgNg79Czc0vJBw9gGsS
TUjAEr3FwlkL4c2oz662HYMz9EmXDsppqi0SUs6R4Lb9G33PMzqeMfvUfPLOIdn+gBCr6bVwYVCG
MRLaA6Ql1PKiHJA4W532J8U6TxxXCfONWz2gqK4Py2Zr2prsa8FqLHWP7h7jN930aPCJ1WT3xD0f
2UZiGfWSteLdj6ku/QzXBW9utHl5UJ4KlslH29PioJdqZJ7IuO/1ksmDPURlLGe2fKeVDDReC5Rh
SBm7t2aLdZCjVrqh3Xi2qRwDIlA8POqyQ+757J4ho1PbxkavrnTSLzY0Rj0En9P5seHNjA9y1PwT
4zyCddm4253ZWVltMTApOlcSrFq4x7Jj23yml3D6VrozNYZgiUoqArBhTiU+cIu5abcPgY1Q1UY9
Ke0Mi/Tup5H4wbDxuzBK8Jwtry460vBBQKMuGIDe9wpcKPBzrzR60CVzyeJWs7ln56QB5D1ZnsMm
JCcbt8KCA731gw5q9Ir4DEFWhmSYqqHE8E3xnF+3RgQC+PJsSGnnTkx/WMu7nZvFTsNKNYs6wria
MlD9AxQn94ro2zIZTwm9eIHOH/QoEUw0Qyf250CeeMTWLYYOGyw1TdDZixM2VybzIc1uK9XQABhB
q1TMmzKDT+C/6vhep11dFrlkOaQNMrSgHy7g0FnOlIbdPw3lrZx1pNuyVf9HhWCQwg8KEtyB0FA8
Ux6TSQuJa0tVcF05q3BcnAUcwqfrBH2I3TmF8RM1TFopSccgdFWwcP0hjgGOQa1f4stPQnavQkn+
bdyyLVgvrvr3Y1RCiaKiOEEZgEPA8sxwlVsWsm/yr1JSA6HmHI6bPgPPnmTsce4fQUSGXrF9IW8v
uukLGLqZjYW0kRxmXJTRUVtnF8ZA/C4cA8HkQnyGZvcUmRRAMqsPaY/yz9KO62lSmTZxiftz0hS/
+O06v2lA8EXntFQIPTK7hP9TDqg7Ml+qWz04nhO4pEKzSSOBEbOxjRA5MyIJhR7abORTwlSWsOy6
6u2p+df0FOZDD5FtMneVHohTA7LzwJtIILuIGkbSIDQ853LfRhT6+GJVuZI2aVI79XQjCCsY+ZIL
Anz8J5u1NwTw863AhZgU4P4chJyNHRDGqRviUcYpJZE2s/zlVvAa803Oq9hcB7etxLapsUcw1RzZ
QtMbgxw1nUOw4aasT1mD9qsFVFd7wNUn5SAQG11QJ5i5XKja10OjNsVZIhkW/YdVacnJG3giCiP1
shsPDcXyZHDHRtr0WlI8C9VIg9JT5vr/IXT1jMBrY9LeYVTdtn9Bv/ln2nnmqLh/e4krQgVjCOQb
6BMPVfQWWTXaY/VX99oygg4gZ0MtASUuSyR5IjBbM4/4aAMqxrf+m2TMruoUZxUQrm3+5DxzFV9b
NtbVasiil4gvwRS1FJKwp7bVTX35grXtzeSsKVZFFDJZlaxKBbjp8wN8mBDHAe37n7/EDX6Z51gS
7DzNURbiJP7ySxI4hDL9atUCguXtDjXDdBBaPVynjMMzxv3rStJ0krCz3VXUpg/ZZJKArISbKUfi
bBJBj86UB3jaW/D2AmyOCCriZ9B9ZDcvwIUzd2mIxYw3q03aHg2zAYm1eMwRB67/jC+d9LVk4nLe
fI0jOKhJGUZOWGeiSatjT17HTJZhZo3VPQOwkftBvIefenFIPmROSqYLOb0mzK4/Qy1kan5MC4Gf
1aAPX9SHwpRVl4vHDx3rLDOqAa2fehPHfBj5HUFh4BtVVauZVe0vs53ge61IXLf6Ay7bu69RTOhu
Q0/rM6A2Y/pUFKRpWt3uadrDMV93C5LZfybJ9En74DLHqjk5wVaPVnk1Y2AtMpYSvUj/KCv9lIzs
z3LRdshMH/w8g46c5guSDiWzuVEkXFP0pfJsv/NqKn7H5e9yvBxnc9moaXAK8T9iNrVRWyh2N2Oa
YBbSmxMX2RuQVoWgRoFpcwl6kcGAf+pWljVUMqF/mStKnW5x9izLcPcDIi4LXDESq8ZJ0fGg03Qk
proMlRwzXVYgK4YOT7sY5h6lTkLEj6xFvvAVaHWcFccBiQgO8kd2s7Rn/wHEKoKvuK9ael8//2Ws
HkHLrmtcUI/4pj5ifd7fqrqeZi4KcWebp0IDDQXqbsnty1dXrzshMtjsjO266GJcbjmIuD7S33d+
snHOhJaNKdocm0j5sTOy2G3AXV1xAxXZ9rwQPfmVUNDzKolwZnH2xmwQyoP3XE6Z8sYMQaaruWbD
rwbFqjuoTFLtHwVOesjpsZ4BJZmPUifmwNSFi0UimT9EW+48bShUUMDjRdxVLXNPDJQQJwZrF9eV
c1JIp6G2XR4ugEm0Do6EqBzgKCj8y6OcYgD37YQu2D2184lBmOwGmVzcxmBVK4nnwA7cZ/UUr6Ts
Zvcz73QQWYRnTzpdSV9VdcFp3gHFSI7ZZ96e/P82m/v8W2azBoAx5LdKtA/zp+WYv2IlgieIoOuB
4aThRuGuM7Y54hJhxII6SyslgbooTAEaIGURcVij9Xa4xWNWl1tSLdCfGTz1c7llG3CMJUX+G3zi
Z9mQ4LHgAi/RbdaRdZSatCxHNMldBMCFKYJpOh9evWLu5XGovwvAfgSRe8TykO+WAYMt/XkqIZ1x
Z6Gky++xAd7r3iSqcQgOCC3DqieVhxepKyVi7dPo0nIK1LX91mo3E6nDc89smQWNA+13qU6Kmv6+
CGwa+VO0vLF2wStFZMipcGQi05FIZlH8OxZLVitLyZrULAv4ph6EeXK3ROAvHYAgD2X9cc90guq5
+z4mPX72lx31BuqsqFdCWHriXFiv6TH5bwIHxbRSftkFVVmtl3vs2hWNrB5JqKJZHZmJt7qLLQKw
vyYiHZw7902m1iMC+a2bNVmQtCusg2sTY6dtwE/t9FcgLJDbEV4YpUKcXleBU/gqvPOoHaHqAj6Z
p172ABC78HuzOOLmJTm5SMYAraKcUrkOpyi4Bqn1SF1qd2je/HtUCNXt+uYFQRCTw/EJ3Ey+wERl
s6RyJxwKu6sTK5ZooD4cHAzDMlUCbuObNL3RfPcnbIoMxUgS9N4hkP281Zu6XFXCGBGdL/qoL2l4
CTIceojYA3tw9NYpu8tJnm8zx4Vfcpd2v0hZ2u0mnzdIGC8s6roTUX4fcGmIXjsBTHoFNAtp20hm
M6Vr92L9SRbDqRmGz42roVYbIkzL4uQW25qvsSyBIoisTTQSYOueTPhW93SU8p9oSkm/PxjwXyUW
Qy6p0pQ0vti57YwO29DgqWsHH8btwCdllquQH8sXdPB812ZlMYzoL1gNc6CznuYTxcP8u5oRdIYp
G3ItPnpVcTRCbhBj/JDqPT8zMogkeTp7VkpVy2pZ3lfVQdnFsbGxPdR6tAkvOiWt87Sn0e1H/llY
yk7Z4TUguUftTM31SGGbPLyagOimBCATVZ1ku+N+bRgp5Q7QTj2DkFmkvVs1r4+Zpkg3enC85Q92
pjNPancP5oM24/zpeSxBSpmC6ehFot/sdSOQUF6jmN84yodol+gw9w5aPk8n7W1VyWdkpfPVsiAW
sGjUEhCac5W/fmj6ZOooVMAj5UvoG81wlYN1gOfM8KguJHuEEL1mLijxTkVzJ/FlOEWWU2+/+UvU
TJl74YqHC/qXXsrXNhtA3b10HW8Cb+/2mEOO3mAE7PBUn87lApC1t/9JoPV6Gm30S7mRbeOncy0B
N/wIQm/OTbPwXKJcl0xGa/Q25jpReVD5K6zmDQmvCoVBr5QtndN6nnVfbmFXeM1HUfaljfX4YaQj
Efu4TLsEPOBSOb4FoI6aQrNE+MBltrnb2lpq2MttKYv0/+nh+Z57B7aKjJZRtrAiWpvXn81Eq0b0
oiMJIitVXHpgu8UPP42Wf5i3/c4tgzMV3F2tV2p0UBdvpi5LyMBaA7RqhSmwNncv+W4G3qvNY9GN
VNdKf2M6IbRmJHpoWW7o9iBKoS5hMlyECPHhCR8sNeYEEb1XulWTQpc3DQ9KLjkQUwulfrVya8Cb
KtRJMoSP56uCxbiMDHIOj65hD+RrXzNg9Beg5mUjExk3CxSNc3I5y5ToToC1x6KpCJq51eveM+ZA
Dcrd5Jxfi2+9yyI56xQHlNvw3v3v+iCStiXJfA81bQ9aKo42i6WdkLDn04EqyNz174KiJFnlGD/F
mYpxNrW93RIqF0fUtz46B1r7cIDTVldgqyT/IgUW2VuXs0YnQZsYoUOHgzW0jN3hczjlFUNrNF/E
8bgKk/GnaJncdHfI9hmYHxBz3/atrGBRT4klwLcbfvo2iOXF98mxjQa597iemf+imI9rDd0Yw4Pd
PkOq3Yz1La6xhfPW1sl/L+R/iSWBU1X2mpgnqWX7mWPpQ554Vnu2augfIceo6gmK0npEHL66Jn3k
1ZoTcePZW5At+WNBy7r5/x0EutA72NIXYR/ifLl9GrvIOgnzl84HbTk6oeGWYutrosBQgEYi+RHz
SubnfSMi1OtypdE4dRQKaEmD/wynDejOtm8Wo6cJtX6YWLXCPXc4mr3EC98qSRXb7idOvGoy7DWq
f2DR+c+le2u7kTgdsCHTjmXfKu/VaerkgzUvpOm/QnVjVNdiaQN5jbvsH5b/kf4fhj4EbTlSLevQ
LAL3Ki8Zq52SjKNvY94nfnakvUGuTC9RKZfgfTRilduAgxntPM7150fqkBNM1XD8C+gGB7HPLnFq
vqJQISM8pwmUOT6UZbKVgmyjFhwHF6oDyC2sO2WjTUQNVdnEtZVyllScFWGj+6MQ9NcGr1Gml97i
R95snmdgEPTTcbCNtlopwXWESHI+akKZ0DQ6ZvY52XOxjThWf5YRnb61VOc/FKFyER/jgiJNm0cK
Cib7h+zoTd5mngjlDv0A2HH2e3JXGpnCAI31aTSBvu81gKmVN/ZZrj+Qd8m03zzOiDKUOSCFGcwZ
RWoaaAmlXcyUk5mCxVe4DC2uIAeFk6+bUs6g39/6Ad2Uh4Aw4r1MSrKYyFJYenB6sD1ukv/ml/hd
fnxsOG8EmJLDDcPVPUJZ7mtQ6c0n36ZSY+j+6iyQ+LKMOSmndelsHmsoCf8NQoph8ZxX6g6DL4Vp
wOw+ILYHhKl6mpu+n5VBW4V/nu1WHAl3aBBVjo77qS9BU3HKH2OS/OUXpqwi21nMfOzT1oXK69AI
YlTIv/sKUmkpSc+08UXVSsYLffCesQYuKqiZJln0D+eCeRs1a1iQFCuJf97UgsHHWHQTOp5Ar0ab
IZwZ8uJkZYstffNQCCRUqUcJuQj3uS5zoTm907cHqIEOBCJGKYBjlq/Hb00rH9abSNiTaVuu/mE9
7J8Cz+RQ4emYkUMHmZp6GsWFFhvGHgEGoAWg0iJE/aIOaSzZeMC6h31h8QyZ2TcVNE8MOrEs4VYE
yXAkiEFpsAS/s2Pom/qFY6sG9muMMZrwQ51/mzcf74AWHNCg0gga6nGajvI+L54xG7Jq0rSeT5BR
0HRMp/7UB9D1pP7CN3JKkrlu4dgmbMd1ECa6Fj6+PZnYiKnR3fMYFB/JCL/Gd+3TidVtlIhEo/Sp
cEIj5I9ijP9G1jmDUn71fK+sXuBa0scdZaXFme2V/bEnTdpb0r7YIRDYOYZbF+DvjumxbHT/lyNe
pcwdQQ2uQyoKYavFBf9R+bvK7mnviRKWueekDWQQpRubpC/qg/S4YYAp2sYKrFj1N8oCuiRAHPj2
3SM5429cfJrTAihgZTCfeWRjCtp8NnKanpKLEBeSwsxOxuylS9/B79umTrhG2VOOdwprwugb0I8R
9pcoRPf865mjhmp/X2Mg05/DeUs5Ux3xj2tFVk2GAQTDzV69u7wkl5MlvveCQWhH0uodgxln1SHR
aZTf3fY0TFzLDydd74VnGEpXRmtk1I15VTqbSjmC8DgviajDhXr+sG/Ga/nLXz3DXy8Kk/8Nixfl
z/5mR4QZXhi1H3eOTE0vuTL6UHJI1TBhSmL+30ZkysaTMaCBIGLAsKxsXzGlkBEBoqE+g95Ggoes
clo8Sz1vtgC4h6g0JZ5mhCIYssTk4W8Dszey4U6qS+ewM21iHXl9YEs9yJ1KCo9zCB35iPADQstA
oxWIRmePZ/HYw7EDZcBbKz+5sLNTM80t/WWen7LAXTRlLaTsOS76KiNhcnmt1FkRrIsMXSo9plRl
hBofjMQxGTA2JAT7ZuRyvSorrvQ8w3Y7u3qagJlEhjyQjThnRfb8eRfE1Lh+Z2uh1IpbV0myXh8n
a+TP6HQRZ67xWwRsfvM9IvbycECyO6iiPuHcde2q+k4yMEvBw8iGclYyuTJbXN3R8lXIkjXi8WLR
59kn/r41k1xfe6stM/hBqNX814HNUQl8OpS4PtDuU5U6WWVhtopNdYk18fvUmv4l1CoIIqoudTAR
XepfRePlTx9qWmMFLN8ev9M+8nVUHTh6kCYgd2tqVOido2uDElj29DVNodFpfnpXCnmi7TuYYkmj
9/ys/gKY+gOWQM7FsSUMnmE7uZCSrDlAb7IBwMlFDQJyc5mRN1t2ruslo00h7GEWWyqmhu0LqMi0
zdrA4zqfj2KPyOmLZyD5S8nHAe8cykQmO97q0QZeHYB/AP/gSfwf4hCx3y9b/bK3HYhHNZoW5OIw
6xhltDYD4QCNqCCuGmm2TSJMwqVBaqBDYn7tzx1w4JGdtSw42sW2v2MaurkvIwP0mYUV9i+hOs7R
WHBJyF1nmTkequKcYKU3kYpFYOjbzWWvLlX/8DGr7+Xy1fezgWRnWjFv9k7pgzHo/SbxCume5t5E
oRhdL8Xy446o6NjDyMSgQEHlFbRkosofmeCm0Ed3rCGUC2FsnbbKAck82RJ8M0hoN30RhsHQz2tj
fkHQP0y4IfaKUbgLjGBTJthhaZ+wvvEHSGQkSsnr8WGBYMa1Qo5KaND10Z2P0a2r8xEqML5flaVt
NHHZhMtVv7/ay3w7Oc1hjftkc86rtuLJNZ2fxCkVLD4/IiDflAQtCUJh4YCH1jADaRBONfoEHey+
yzVBIzFU4iOe0xSilCUU7klI+ccGmHz0nVbf6MYSZV72sL1uMTkGjTOjHvl/HkHxGY8xPmnzV0Eo
+OujMfJTskexODuh2Z4Y80EHjSGHD+5s3BokYPB2e+AHf6hBPkRc5vkXrdozznJYBrfXxb2GgMzM
IB8WbHGkH3ZnexLUJ0otzT5IUD2+RnDo8V+WDobqHknaMOMU7XjezL58hcU39PxgvneDJnAoQGzc
KaEcr+y/tnqCWt04IdDMmGQH6t3CK2n5RyLcY0bYp46SLRooNKLR/fh9GnkkfMu0zavQyq8/2jBR
x8D74ATrtENs3A2K6GHsov0IihOHkKjHevYzT2UrnMbyp/YSI6QCDFJJ6n6nRUJeTMk42fj76TJY
KTrs7gLgFyWl7dAMtyovoswedxuo+zlPzXnakNGWRXv2YkMdUuWmHBNAAsojAllyiJfuXcZQZS3u
VvQh11oQwJ60pm7Wlr8IBLxhgUmzv5swONhb4p9o0+VJHICL7P83ATYO/48/Fmn3YYYD8HL8q7j5
Uwg+Y2F50BrY9QkkJ4bL/D37SehIcuUKa8Ej3at/7A7aXwb3wCJ99AReaoadLBLcvalkrVgqubR5
rMK75UJY3yEd9bBK8rkqYz+0NItCgHlsKJX2UfLgN2FfmAvBw863ylTMiSbvteZPHbBUAjNr1SWj
HWvOVw1RCu5TOEzR9BYJqQKx8RS4gp78l3HUXt5j6mkEF3JZpTcMf5C15dujvdY1RBlgPEbszqj5
moOD8LPeLPODo50Mz6wY5Han7Z8HMZhXr9je3VDgffEdg8hwi7/TGNE18kkGN3RbBzTL3MGfDYpt
cMyGrVBDgnBFxJhK/Kqfazbvb/uuM+JY9GYjqXEUUyGlmtOnjY62/sKTpF/n6lE7bkdl08UR8sjS
oznm8YKBtcP6Jj1eHgk3m/bI8ZtilD7cgD8VynTYUYOk24AqYf3S/4mooFFHQyy8pr/B1slYOrX7
dxjDgDyEMyzRRZhVbEOfT9PED3GngS8oKNmf/ZgKRnS2QMIqMmpS5LWVSbri8GAb+mfCMyAX3RE5
kZLK0QEZ73Fh3PnySnGC3Xlfj+MoY8H+TsEODZaGBokX2Nczqp8iX4FYmEMlrevzA/puDaU3Lwxe
VGjZaNVt1JHS6bQIrSYz1o1lswpz9e82CTMmOnACvCDZ6GCSwea34c/5OB1tHQvHIBtQWb2cshYz
cDbekKMXG/EKoDi3Q5nD3UlYPs25WBysI6g++kZ+bcPKsZM5+fDjjX64oL0dCwswyyCQwV9Jv2jB
ah84SXiZ8DDJAQLlOPq6BlFq3TIMe2H+CMLOf6cYoi5dA5lSu7zUAXwB/WuAQfzSZjpnpYkF+IOh
Q3k8txaJqproM5DK+I8KdwOzV5Fb2Nau23u77IKA0BS3h0tXTdAV/UJW3iMXc9JriXYUG0oYjCqZ
bVBXDBnEiYHShD2c2mQDdBXPoCBsDoq8CcwKG9ul9HbZnf/a0KAXbavy12imvQtyB3mlcHvxbf5U
+GpxSv8aPWXZ+Tc3/9RsIlb8XE++9l3jDhXa4jZMRhiXQ+POj4gGIBZdpXV87Bup8TL3DaiYUOMb
DshWneQjW3Kx0QruYvag3Yo8ssHmZxio84i/UiX6PYTU+LvgPCCe2+ALkh+PXNibCs3BipTp1fKa
9x0CoKk3qt5F1RECN5yB5b8nuDxI/zpiKq7TRiTubEKuVcDSPfKMRJImHAD+tS7tm1Xvy44ukrL9
W6atwnImVqgA6gBMGIF8hmjJchMXFLIPCOd1LW3KfJj47ZRbIEOnuX5L+7AxGg4SPzx09IeBaOXP
S4y+cmqrKG8FmlElTVjhB3uiMpxFSpPn2A8E1Ym8+AlxQEp1Jtn1t/8HOdkcgEVndBmfd+arlHk0
Q8ja87pKDNH47PG2WiQefyWDjXGi4q4WAw4bOCk7M/FNpb31Qf9OPek9wM6bnzMtCpSl4RJPU/gE
CMSGKNRwikpjrGIX+U55WrO0fc/pJcG9XYPsG/3RT30TQRRexFxSxObynTfLIQCP6X4A8Tj2oh+G
03QHx9OCkxSzlOAsQBwynXD+Lqrsh03DT/B1b1fmfY2y2EcIzIzDTXzQCIxL4qvFKKsd4Lq+o7og
GJ5Ya8mpPLr+JGuaOt2LKYxGtJ4GTTz4aYU1ym3/QOHhfTEFvm3BpNVHXzaWC6MdeFikTxFk6dhH
Yocw5Js204MBpE59EOEItTjEPRFD/tyrG6t2etkJ5AxgaqteXbJtCMAqD2vueXVt6jeC6SuZFOHg
kQzAc1anzJZ2FPN6iS6ghWfTGOmUVUGRVS6TKyXqKIATWTGC3Kx/AIXwFhF4WbcMsjRasaxt7J+H
54UQRTKxPyRTcURHLAZ2/vNmeDjsc19fDEO3uvBxGeQcE1g5MYowkCl7Z6ENQ7ddIWBnVWvBvXfd
R8ItJX/EDUOiy3ppYdKQgM9hiwB7xKYFTdY//np6zgM/5JSo/KRNLm+b4kazyW9oWjFRabu7kKVA
obOrjASGSKh45nXnlQXcJRViDZb41uw1SydPeLqV/sHN2uFhSAaBGnXlccxKUgJNfBBojpnzQSlD
wxFLpptepottigTo6YCyLQ/anzE7aL77oGdX/kdHJhYID3XEhhu+4E6arEhYtMe36qddMna+XSRd
wbC3DjSEhmG1thQFNxIpzdYcdBUuXj4YQAyv7XxYAq4EMivB8ejWRzbV4wBAhq1sxLSOkaJXMjHp
812HNWALE3KJUVTqqmtJfhOz3bZgr2viG5o2M6dkob16Zt6JcxRTP7BoB+75AUKHpMWhqlSQIlzr
lYU36YgdtB77jNdVMdOn07o9hNVh0mLGgd1ytVWLrkQY4cwvRihyUYRhans25rwfMCN7UhWyTfUQ
+BnoIZLal3mlldLty4aX7rdfPg639yqzw/Qot+1/xFjFk6hM3eHSA/vkk+9SPZW97mXtZmTFyRvG
ZPTF9CmJwtvHYDB9a7h5RoEyk4mOAmQgEtfOaubppz5jOQM7ylU9J57h5Xt5WeZWNdPBanCbOukz
/j3IQQKf5u6OIJeVkBD1kwyZ6PP5RVJtcORqrlG+skLhGGS5IIvSknuw3D9JlRy8fJI09mTu2Daj
4/tjrbAaMUuHdP9ihnVsX9lzbco7PpREGt/oUCnuHqThGIqln9k+YlUpaB3X4JYWo+nzgofBB7ek
S93/ObiywPxsbEbNP6nQzqcKudsGY9t0zGCN29BQ9fjdUiQCbKccKlctVZAyLT9TsJ3LF2xH8N9g
tMmWePYmya6KcREBRLh7jswbtVvPMX+dW0Sk3AY+W0PNxxLnOxVR0vrNPH0JcOE+gYalM/vfzW/s
HFuaa1++E3i4HvCMdnxrA8UJOJKxj5bpTbSP64S6hbOLAZjftrtFi50Lgkgsex+qvVknBCGMsSpU
KFNvU9YPfbe7FLYPe6C7H/mlVzXTnqajJmqp95PhGSqty6+VIL4zK2QnquWJq4EXvp6m9voLjHya
ThD0GcRAAlfk99s4OqtB66sYlVvcD6RIlIg6daLnDUAy9/1cu0rSYaRro7EfDErXFMSZMPz/MZp3
Tk5l+8ziko1SoaqGLCKiORyhNy3St5/TF6QndVpKGXiS0Oaxzn28me7xc9juaIsKz9z0ZXjHHHRt
sQUERoStwRmzqNvWSUVKJCfp0OFFbByVEdtC41rnndShue/lV+999XmFHZru/IpoQGJszM5YBG3w
WcUPyQmZOaplonvdDVRP0fUsnK679yDY41pBFXYaBWScZiOGeW6Fc77biToZ73qiVUOKPH4SJn2R
xi1lK4DW8q5ZfJETjNC9zEFvSJ0gi9Q+zfsmE3Rrn159CPweO5Hacvxp4yZqn/yYv1aD+43SMmtm
4TiVxUcoAhdfOFpDMWGqx1+roxPU5Bmma5wIpDNCLlj3TFil1HDWtGdv9ORdaOaOJDfpjTYqy3W/
Pwqt15k7GQnA8L++UNcfwbUc+uBeZAlYLKwqjUDz390ZjJJLz8eQchCVyYcOL39r8TFn68aLhHz0
lwDNWHsYVh0J+c0Vfe20N/itJsP0eib3QQpgzFjhOCDh07AWAeVJvrWarTW+KK13IhS/AhWR11AA
5L6tMULX5WTxAvUT2H5zzNCJjdK6fBFF/R9XOEL8meGpH9JD55LLBMSPMgtVuLbE3QdzQ01d5iHk
crdfKEvgeoFtwh9e1lZ2y/e0VEc9Gaqk7FA71PMt4/wX0FAjnKoNaqT64I0XstNsHuxpz1tQvUxP
fpXbhLvnxxiweQ4swqUECz+zVZqFYxUa27ymHUk7yaVDtwmnBWJxlufPDrEk1jFV4T62PGj99CR1
JWNQ86kHUGEKT0QAkZmZ1jxJYTNaldH/19wFw9C7hmdsrDspt2nhUfT5SbXEDWAJIvmXSxL8ltyh
z6rUs/3V+6N29cdrdb6ety+k13qj2Q7Q/WnLa9u8wcv0bCxwwKncAS0dPJgAyl7stvBzXrdWo2qu
KVnCJMRSya4YS99v07k9qv9kyPPotN961EW4u+TbQtBnu9SDEUT5qAv1z9BABzJIkfShTHWEvlPH
sbfk65XVU3G7G4vv0fa7qpi0/xnJlhuYsA5eqAY/sAOd2KvvuAfHxHyXFCJDw5+dAdzatIH7SESD
Q/vu71t3OPdUJw/tzLguVOv+es61fxBWLxDq1S8jl/j5RQBoOa+z+Sdy2NhA0XEIzmRfKSqdCFNg
6oqkwyC1D+35VNvQkmBwzg1xJNdz5szc9K4mmjYz3ovKYn+G+lF8gj9btvxyELwAQBkgEYWimW6A
MO6lntzM0P8QacD6hDGfU/P+7Qvze6F/jK++hbu7tYcgAVnPZrzRHGxuHyAyFBUKoUZLNg89uCTD
6p92Qoo7rkxkZ5c0GghQTmR7NyDGx9ZvBGaYKq3jPsUMVU3iTIT9F+03EAkCRjBupzUJn2vP9iub
Ad+UzWL9BeP+Kiab47e/gl4LHsKfOaHlfUlRRatVmQuDJXAf6UWXOybPrUvJxv/UPhe0DiiaLXcO
GTdWfNIKq4jTrbsCai7HCO1s+2w4JMWox75j+H5xzXtuESml/6mjnqpa6aepACouMqnJLmJG1rFq
4JcvCyXjqZLDyUybCMP19jpWQh4aU1uKyAMjPgXKBLuH38ozcYlsCRVS05eHNZh1RYEErBoi5yeC
CzZrhZ0I/BO+rOxZJW+yDzZg7G66q4mjK/v2kYuDMP01OD1HwqfbYY9nytYhCp2cYixQOZbIfBcl
uRUiDQE4IBY1v9csSGW7X0wADf1ROgACka3csFC6pZouSCjib5O1eC17eqbzaQumTTbuudWUe+c+
xx2JYTsq3zwo5h6Eamu27beqcuBkB7zEa79gZPV3xK9VmoGX35PWQUgDc01FOC3vHV7abNkY2nuf
RY9QtO7qMTce+lvmunYwyGAcvbUNIoiEixlCRol3dshxxCFiLc93MeT91rjVnOIQt5hYkxPuJUps
I6OfZwac53dAiK3U4lr4jq9sUd3BHSjktoHdeuXEPKIilzvDtRIrhN5Qzz7movhw2mkxVGLz48E6
XKyWtWPs5rc1vRigLfbONsPT+jb45CroV4+LVDaut+Xzs32P4n6tsyf7a1k8csMQR6sVH39+kyma
nPt90RKtZk8c3r2NrNbjQ3gd71zTpRKLA3+xPahHCIJEIfrpylbpgeMDGRD/s6YvPMj9AZyNy8AW
mgtod6SXcZwatvjRV4rVllifUdT33C+3Pqltl9MwgLqOuIUD1nfXfRUyPP6BgdnBeESMBvOjRAmZ
P1+suJo99eDxDs0jTaYPic3HGpNyvaKJKD0S57d1rNEtHEAa4/67aN7i1OyyKcoZ+7lGrbyEr4yK
V9oznn53AaMC4tyAfmP/JMZ2WkQ+I1SgRIgTlndLnUC8oIBi9KnnB4lQIgx/mECe2FDHjqCK8ZEq
CVt+zPJYw5ni0+dSDYJem+ZtietvMKYsL41E384Fx3jNHDnF0ipkcW0+pDmzyfHDLzEe7r4bNfmc
Kx6wG/iCXL0Oz03X4YRQ/fbxv6gZvvlLFF+/4bdlT8AIZnNyr5j+nchhIU+Mv5WxBxwfP0S4ZAMz
U0mcVqJ2esYaB/8Qu/AeFUyMWRpv8R479P5O5zPmSwG9wKT30Kfh3U0a6c19lJjGl3djrlGaAaI7
fN6ehfVnGqFj48d/Lcaez2/nQEuCEWKsw1YBeroJGuBFvsV0OCK0pRwSig74lKWfvh5qupXDBUIV
BrNI9fEZ1Bia5vEETckZVK5rWkKCi5mckclz0SmFzHNWErFnGH2Kz7BspxzPan1Qqof4kBksodh4
rhJGmXEdFlJhfDTjWKgB5JwRujzIaL183n2dGEfDbWFz0nXwQRZmle2yah81PGmkWeZsLYJPQePs
X8RDJb6XpXbjmIwu3KpythUmNZIqDRGdSDquQX+Amd4BaqLvweTygCapCLJEAXh0Sy+scm2IPhtS
spyPSnN/5360WT7G3IA0DEJ4gpdOb6AxAfXGQnCjA4Y2TWvJ79ceov65djKlWbNMIblaViIGaYXM
veXT/Mv/p2ELeVzk+x+NweRSmc0fWT+KxH7gYTKAVwM1kc7ZG5smHlAMdKUsMCML/QzubaxGrsVt
FaD3kgv4+BqJxmfEiIpm5fpgQUaRIH/rS7QBWzrboXMK9j3Rgq7MLy0g6u1V4tlgS9uS1J/VbjN+
HL1xnEEohSwpc96UUCM9AYTEGU/zqcqkDau6R5g9XPcRy0mkjRZXcUm5nzY4Z7woI4Fh+dumr7Fh
We0H2hKXkSrev95oRPKFYdjuk7j1Ns8Zl8CZ+f2HakiHgS7df7UmOOWNWtG6tRSJZqPab9Mf2EXy
nJ4HaVD7doTgMQZm5LqmlnVCblC9HHgUtXmXkJGGQ5CScSZaKvIsKy6iMwavIAt/5Cp00o+PSw3B
C1MJbwqO2Xvaen3jnGug5DSIUdYV4mcYEpVcfvA61BWkB81BBTrGnhiE1RpappSIwfZRqCRoISh0
5rp/bQQiXkdKfQ7eHrnt+LgBDgm39L0e9bDTjvdgbP4SFve3Q7rQpCzXtxuucS5F5AwGGpV2X2CE
lD2m/aOuYPFn9IUuDyE994MxvS4nVyFeVlHntLf6fMJP2jAeE/4Zc5f5ZBoIuCTcV20z/AcItIjc
EygeHf9gpnryJ/cRWzUDcsMCaMvvOdpV51JsqMsnBjVOPTWcg8PJ/jHJI6/BToDrzoXYP+SWVSbw
ll+KJqoohLAh3IgLHpu8PqatxMKrwMqLxdqesEdFyMtQ6vDJvDmYTn4iyUXQEoaqUmYFbsTsatYA
oSBZeDy9qGlNWEYOfZO5wJJylANQrGxoxENd0SlBJQqIJFdCNwcE6TPMU3A6tl1jWcZmW+tGXHby
YchDD9XkXrfv5VDNyQCXjDBQdPLpCthyC0gvsCkan7G5tKszNlYKJe9RLf8q0VHKwcLDgGg6Jf7p
i3fvmKHu9tQUdN30qpvH79NLHVl9/qt2QdNwX75YuzKWwzWbju0/3PjbDVz6soN1/CDb0BSIFWhD
OhP5nxirk4IDC0RSCZt9at1DupZ/TRmczr2eWWlaHtzRMsE3oST1Sqf4UdAqjfcKsb33eaNRJBIb
6yxi7BxfHAhl8+q7L+iMVMvaJ1acZUT7+PJlnXTLzVluzfPKkw/Mn+9yk4HnMTltjcack/mwAcBb
/XywP7V5CCzNEclpDgeu42NRjrpBcBvAy8seIBZGfM0f8C48JcKbhP82WTzmNCRroj/d6Uw30bmh
XNUFl20kR2505wEnuNPxdYzxCCFHE9dzc4V2mCthhbxXIi4zHgNAKy82+yNwQpMnT1Na5mGcM0WE
MXNe116c7YJXZa9pl4+IO5cAWehDNbU53ftvhsTnsaviN+ZpPcZ/tcXGmsGfxaITHJPr9fmfSJQT
Gp+Xxlq/BOJvR10gdlG+PiTT9VKS9pC9bwiJuvFrQ1qZBgS/LRbnr+9gqjVPrcVBrHNe9skoBrvO
8+jE6SUt0sZZLguKdhGturVb46BeCZFk0+X8qdIN/GSxYLvw95IcgUVuFASgml5u9wheGRVibZ/6
0c5w+ZyDHp8tcIRLaQSNuwfIKNE23536oKSdTiNVi2aPQVk0+qCx3left8tCXK4Mzn8vXhkYrsRI
Gf15hOX5ehvkhAWJu6QuKJALXtXI4H2383VecrF/VGD3MlT0rUzjWlTQEKDcLe5BHcl2NGgdLM+b
z2UDnW0x00vq8Z4HVT6GLBFmYg1V2YYGbGGyuWRxQuGZ3eF/Y6hfUyKyJL9/I5dYnd6ChSwzPiMz
5sQYt2Nt7ybbG2MXknZZNCajU9UMBHTJ2r8Y8qlLMPaW2EckuypfJOfL4YqbKd+JNEJP+ez8I0yJ
q1aT9O9ahSGWKDJIjlf1pC4FoirkTq/5pjIvcImORIesOF0H5qIZAVUOEw4Bgh86K2L7AN5g0F7H
CJifoy9inJ7eWMERk9C0I8vKvwCGtiA6A4aUtpmQgFVckyRThwWPnT/BMQhu/7t42DD3JUg/4kPL
jhrMR5GReyNjV8HcJV1sZ/Y1IDC5htAk5fOQLLENNVwRHLenVBGHBacRq6guA/dH2hy1UnfIxba4
TYiae3u9zLwcGIMpVpBxExI3TUP3WXDh0BMJVgvlAHWzu510+THL098FstaGvvqJaxtkbq4rSZUy
mR5GCRMOh0O9c3iYvEzSjAWoo7SUW0xM+cONMWaIqWq/VuFaa8yurzuZqevq1+X2uj9GKsz8eFcG
r0fs+6T314Neab6msJ7ZdPJboF99VwCphN6eJkowOljXe/WuupdbGjfKVJXgbqHo1jlp0J+nKVbK
VgE7fZWRprj3EdOd6Z0VS7gVU8wpKW6XZliitZHLuUJuDjL8SXZn/WBuE7y5PTZZgVMDXd9Kl512
Y5WAnbTEs617V2Og0w23q3Z9h7+h7Gv0KXzw4ONBMW/dGRD2YV02YOlEo3+YyaU1QjTZzlkPyHTp
N3gHVDLjYECIpJ7U7ddNeNSzIw3p4tNpxm/m9ahGGu0q6WNqt5pvI3U2mE7aIabGHdOi0S68htZ/
ngrmiAkTV2DxukqKAVt38aqxgdEKT++1OZo8uKNtkqoKwp/PlQeHZkBIvAT/GTRHHANdC8bYvoap
FkbqojuFrSR9s2/ixmILF6liM+FP/Ommvlg/7BCtTxiDW8KyiKAqbnggXU37NlcVpEP4AM2ZWBiK
m+5BaxqHD1qiI45bCD3j6mi8qR3o+d3MBnSlPBs25CmIupGGSDp2LO47kzrMwhaJ+cqlW0Jh8iPI
DFi6SblP08GYjpVwAUb0bcMY8QH5oOiKOo2dWfjCTxSix7DcWiQ0mMsMttMiucZ1HdNPwiqJxVWO
RqoMVFNKrhwPcAT0xSNnLOAQz5rOL8b2kYF7r9nYaWNsyfzx/rFPwZpYxrnSllmUXFGHmcyeuE/N
zxm1KI6PMdoHMiuiy6d/PoMR5BxCtwLJgt6RkDQ8tUziLTp5VX4cWE4eDxdsfk0kIPdWPWM8rHQF
+pc+23nmjOSG4UBdGRi1lB//WKkvoNsLwnrP5seaKr4QsRqtl/zbScY/H+06M3JV+XCsXb6dz4xb
AyelgLkz1pVu8NkSvGx894VvfZ5gJLghGUvFAzyNpHkvpNK2H1mRf+efytEMS6L83XqXWTq8g4dd
CPhZeeu2nE3ELb8rtUR5gwfE2ACOerf7DUKHc4VdrkdWbxYm4VZf61KXriSUGBbjk7YdTGiMWHeo
MPuHZ7ndF9/R9KzmY7D1iM9Qk/HrpJGisYq4JNVzCBqhJmIKGaVj3ZJ26Sf55Nlkc2pJmoMTLVFv
5AJLHorKNW1wqotzAYBNC/ZahWATV1Z/ahw8cVLD2YAR2XqnRQJhM9z0mRnJaGqEBnf8GURbbR41
NpY+ZKcsrJeW+4t8DuWhhptVLIgMFUlcrvDtEcRT+Xp7RliogZu81g2pZ5ipLOdN1tWWVLOuL/iO
xWanq9KEbo7TiDL3PRY6E3ZuqgOfTtakyA5U1T+3IWV7sReh0+Qm+E7ycuyBNDbBKC15BAqUtrpP
roZEM+jGmPDsmP/usyF2NwagpeQ5BO7W8o6nFOHoAvjJtgHhYsQI4GTw/DtrVeucJnZFnrYWuoTY
gnwr+I88pkCDMmt5FhqhyNrIhOtwgwwSKeMaK0AtQUjBnjCRfPzLFOXSsKQ1I4t9uMOQqRTw8hal
WhX+V3EExFw/CynjtHVwN9w0VKqMAfzNSlpzRtw41at3ub7rohlMNFhT9C363loZ/eTwCYiiIY91
BRKDNzOUXggQu7N+BEkU6h05qjRs8raWwKyr/gkagQ0GEmaq6xmXkNQUi1psMqfr96hkOaogFl75
AtswZpLZxzqQ67L5edCpo9sAA8SgRYjDew5a4QbFh8TgCrRrnqtASdBZ5QmIMOcHSMbvB0Xwg++5
8YWkzaY74asRmJuxgj3yixKrzajPjsoT+F29G2+uq5HMUz9uQsLrhd/O7rltIML5BKRI//woUBkZ
zeGiyJy8BCkp7vS43ArnkRoVeKDYfw5QiEl2j2T4+3KYLxNeDJCyTlevwT6qzJa2vli+xk/SqHZZ
MaaoFullaMGNgBgFN9r+etgXkLiUJ3ayUP9pT8XRH2tClok/p0eEQ/MGxPU+VOR2hPfFJeJ8Dxne
zdLsZXuG2jVNa1DEL/Cxc2JbfnfRXl+01F9TLVqF8lQjspX0mQbCErneXZryl40YUSk+skGsZXyh
F/UddKdid9ITwhHEHFoIy62fs2MNxnDkVVEmwiw5TV5ogqM+MHKunqGQSl5Kpad8dSCiSDRhfqmM
/sU2ZRTwH4CjDVd3glQWvpDCxWxSq/FpFhwCkOlJxeHJKai+NtqOWMqDDZ31NeuWftAo26VMIkY0
FplRrh5pGS2DwbKw/y1I+6tX2jyCaVGSGnhN5r7Wgg9msjSrrW/MIc9pZ9qrmq7i6mYNTR+oP8Bq
sdG+wg69ThfEu/h9mwTB4m7eouLvXm7Q4hEWSRhWW1C4L0xV/USTwX4KHagd9mTk+CE2uWFUBX+A
mBeB84Yc8Ch1nOsNG0j/4HNHs/Zy2RN43MwHGiXKASVCL5LlglBOSDNgehgsNwtT2WrxLhlOVI06
GoH8swEaUOBNN91mfB2+HOF7Gzov4aiuoFt+QOIPlOf627KLAovAnl3U13g1HF2b5rmutXlbjv4w
m7wF2YANppxRXwUwItu4ybS9psb4O4ZkkL0S4DuBqqxrvd2lxiB9VCgKjzz2PHWeCSovoCjhw9e0
KooZcukmYWNi5bEZQUHKM28KrHchApfWU6L9xW/vdOGLlzIKgURVzstDLRbzWbFOeuj8hcikfqJ4
jyvYAKz7CTQzUt1IGznXkU7i9cacLkKCYszmM99829sVV2i7J1E4/M5B2HPX4/RAxHIluShBMlfS
1MpD6ifw7NkfT2aGfR/c4qtjJCd6VBbkX0VhnRO/PbUZL9bA7ZFlaVW9l8CEsN8AcDJiYHpUioUH
4B400z9BTMfITqR8kIGJyZsP9sPIds2M/CVNzlNn3U/ZyywB72xjfcbHoUv6gAnC5jamEB0cZbmX
GcJ2TdkjS1mE5od+j8bq5kO7I8SmB0uXJ7480Kt0HvifKt3YS7J25C3ZIBcsx5ddVesxEcvBHFRc
7NYvEOhqJfSuOhTxPHoN2AyFD3eo2KH7vFRhe3uuBYMEItmQaSE1ojbYkXsjKLOnqNfrq14PVchu
pKb8jpmLMgDp0wUnNyMZcosRjejLMo4Sjuz4iU0pvr70MB49ACRkBG4kb3BTGpo+N74NLgb9Ngir
JIWbZeD1iEWYjLkh9oRbZfbZLfj0kYjQCiXgkJJx81FSpHi3kOq4/2z2LE7vpflATD+8XALoeF5u
IZOyqI86NLCKZOmQ9M2r4isThF7Hj83+Zj8caIRniHH2Iwk2NmadsDVRTiPs7O4wp4I5807X4nDE
t+yHk/y2TloWcQnGjuXbNBoOf9Ayzm+OncjEA1VF0ZMw8C6ST+iDLABKl1noQ6Plojub4i/V7irc
WUaLmxBCFl14eimYEsIMETpPzmlxhBQMNKpADW5mtzbd+quvYaktXtAxQ6cWn11wywZ59HBr2Pnf
n2g6MBogj13478PGeIFcUczB6SNwqpcfD/VkhNQyD94vtQ6kgEckwGKxN1NbmKFoKYlW/9+wCvg9
XyxGEj2tT7PJVKZ8dGtLjODjP5DZUbbMlv1fNh7XdSG44Khr/19L4ccXQb/HSKx3XOMmjlFtxqPW
vbNGYFrUGJQRtxkIjLjrCV0zHh0anpEaRk8GTmZMqEgQvbmQUHK9QY17TqYl/IkSQm+UhZpFMS8o
WKfubEUpk/bGzjkXkAclJ9AAbf0BPemHLHS4EwspW5V+t8OuzXuJzJ9EUcYT5L1JuK5MAEpSlWT2
mS6XTqKJzmYPxfUGYEmpasQmHDiFo4+jLumCticsQTmMSfFg5ievL6bq6+VzxgBH5/8bF597SRdY
0qTZYQpDnbmUZDUA0yGlX6Kw7qhpR32MOzRFX9697HrlXSEBisCTei7V64CYrCa8gHjxwCA/gLjX
xpExfgFB6QD3Y9YmVEc4tgo3ZTBYSbIfcmFMgTRUKzR7KMZFCP0oHz5+mnGtZWCIakUIuhmjjFDj
Ws3vy3vIFhkdhiIv/xGoJSI2GayGfW/8qO674KQNUW+xP/nYuMcAL8XwCNNc3Kj2QLTuevDiGfTE
9hZljIITqX2fvIXVMi56+BOFY6miK6D6z5zzy8+OSZ1sDCxLdjysko3MoVsxoJn5G4obQEDJ6n8w
Dmy1vwc6pFw5eI/IOyk2e8Tp/XFXAxiBkP+HAc7Wyzgnn3YIZSlVtpHjhmriEoMkd7hLoMBvkebU
OqZQoAoqKVqBJkFkVGdSBHoabjGaFiON+6m72noyTZ0KOlQwQUQMDHycAcL8684f0m4+93XIwFoK
s4DQ48LW3c8FCOgmRa7hnDW72sHuzRqoQ87d2GNUHZKEe0AXYbahALRAgbzkmkPBV2GCWEyRxiYd
AgaGc7J4C7YmBldviSJbfPwDYk/cN7wRXmQAcdDLSl9gQnllQXe9ADPw9Drn0StYM29b3M8Hn9dS
LgdMsW8udlUD35FZfRJg8Itj93jJqk63N63BXks+FnKQmvnQ3LP6lEtL0gy4JPq60a482dAegLev
UDUy2AsBKbQjKOF/sWknJNH2PpGy9MPDpLEPWEuYtfgnBXQ5FMg9l7Qfrzf0YwcQcCHhD+jhu+Ih
TDpZSsHyKl4rIHoASagYiHPdGxUA66hZOPwfPJqqzm3MWNtpMeEpdGFUwXMe7djb1Z1R54IAtmFz
NHTmhjkjAD4Nv0qfUpyyTXf7PT/sOtPBf1OrIF/hhPhY5A1t/0vLWbaF/I0m/T9HWbXoVAtGShnx
45LKcsDNriMFOO62Jl+HeHjOgXs1MuA07Vvjn1qPHTOPj3VBKUGt+dP5Q0H+JpOUkj2ZVEM7UaKE
ChOCSIUMQl/pDMR36EevxpO7p7Q8zQo7l95CPUr7wri5XOlv47XXlnMrFTZ4YV82ziJY2mY1NK9W
iMHj2ZzDeA2BElvvZ0atUP586+ej2MNXOtJ++tyCAF236swEqsgvuhGjnMf2s0pab6SB+hmGQuLe
q9DzTc9O/lfO44B1EWCRP3dH8kaLj2wcqsAVBopfhZCykxwQbqzEAiVliZiBXRBKAaAycmyL4K6v
87FtjK6Njig1PtQvTXeqvMF05MJsKa7k4p7LOMjFOCquIXatXSbdWpbRq+wb6q5gJH0dJsQPHrgR
n8cVqcnewfU8mdb780z3ZQr3yYFESy5pXQdkNjrTA5Ym1aolBUk8nv1onGHLBXoa+M/rayIezwGe
lO3OFfkVCcWbaJ3AHyRMvgysYD7e80yIJ6v/zdcxcSaTMhuuwnqvKIfLSnHgPabrL4jARz1Zi3co
zTmeXcF9Zz3gr0CeSJzfCIici6UNN6edbf1vNnKp6+SQGpjzfJViCbqxPKtTFFBqQA3Qp0dFy1CP
Nl/FvCgms02B2fErKxqx1akGP1tLYg4U9oLF5bBO66LYOSYJj1UX+IDsWYEUNWRMcmH757goGXu3
t5bAh/TVori/8ACohypfSaJKqFlh9TJVgATG78oPQZcekDOiSTynpqTyGMqTcLQWuozxKuQz492b
6cKImBomlP3wCuDVI+LhHhwTQ9jeYbF6lm8c5tdePTsJxuuCAGwBms1cwlnjYRHFGt38KuM4/xYw
qhc/0Mgu4fExMLSNClZAmOfJub6Pn+2swEtpdligL6Q3n8oM0utNkMf7XkstjpcbIxBIKIpkApv3
qSuOAr1Aq5kcLFm6yMstdSFutgiJ+kDAEpikzKPU/hhmGTkfAshTW6+FDDbtAbICuDlUhai8k/Bb
KVJ93IWVCTK/uaHoSs5AlbBaI+teF8AtiroEFf9Qg9axVn93H9mV1UiuP7IfQ7shC3JKP0PZX/SA
uAYW+w8RhA5K9lXkQTVShksCTclHXkXq3WImpR2eIGdLUeCaSvzZDG4Ka9Me0oAfd1GESJXDz0LY
mLcxT6XMrE50pZNbtRlcVEtAVRSz+1Os8vof7SqnyHoS79GwCXXzuOb+SdMVeQJOonW7HXvsquSU
Zk7AZXCntxVIIyOEM7sgaklo17I5doHXx7QQlnBKhPM1Vl6kI9YvqlUNt0YSEMM2MxlJ8j0f3v+E
vUenVd9uuhXj30ogoiDofBmZ4bb8RLz7Z2avlCOizFnnLdAjdugScU3PBqJXtrAZ1jdijNq9dYAV
19x1xNB64WgqL+qPYITKUWCaW9LKYsDAc2Jg4JoZlVGlCuSXMMjeQwurESCAtp1oAMCNXt0ByFhE
oYjwsEnGE9vyHpV9XLT2L3WD57X6HrnqL2upMnmgvhX0lNKrGrN3qmGRAb5UChESHcecfVrnx3JI
RZ7NtUeQXalExrlRiR/pgLgGQNxZBPVm9hxjrRUkblERV3qBxVAtAovotqTOO8vwd1fptcs0aNgZ
cIe8ak3e4WAZvH4PjhutzWjyzRnfA+HoFLVWr37O7o/cMxJWR3tSbUMhTdYQ2amSwhB6hYevXQ1N
rq4HL1qTIK5e1m9axXbXec3yvz5vDhKET2jQ/7/MJtvwrS0adWqtRbfyW4dhLdnCxzOve3uNZz2X
NYz+OKdn2ZdOTj5K1EVEsY67gdsqTJ7Zn80f4umLW5RxkBahWZdZpWkx5n+7e3U1X1jTMv/nOJtu
GHn/tv1ZiiAm4ye4Wv1EWhBAh0zxvyxmCw1nwjdJDpXVkrrPfmMw7s/RVyQCNpC7VnETgvMO5vyJ
tjgWLSc9TAXpzjndY2UuNHeG1KSHlML2ii1CuIH+9Bkk+aVWIebQqrypwAA9RCu+Dk9ZuZWgR/6i
m9kkMfZ+nyy8ZxGcCybDFMcwFK8f3ezyYnNPHkiL/XwsM0hCsqj5Bu+Mfplgea1Lla2f32xFemkb
cW1qfW5+j2h3CnDj3xkjkHxsh+SUmDZR8SlQXlb5NOLzDi5PehY1QyN0vvZOVwEikDPDh50ichJz
mk7IEaahMSTJWJX7V2+AM4NK0k9V+F+EjRnnUsMwoOV1i3R66oZmv37GdR06o1NNdE9ogS4hRN2f
5Sw4pegfOtkRZaa+iIImHm3Sp8qHgAluUZ+VRUVOpygGh+wpQuEqU53c1lz10yzd21tb6VFcEXUh
tKj8hG+zAS5hcbTx5n6dlZD7fs10WmvPJNW3Qc++N0TisL4Tobim86oo/3Yd+C59ZatlGFoRw9IZ
WrQsCSEonodzNn25/Mcv53dccBloAOv4qPx6gx8tLUFXW4InKYJX8Iie8MLotOu5wC/DJ0e5E0Na
oRZY9OlNtv5tAtMC2CQr+S7/IxT/zzaXDPn3TAo4CtPzkXCp1u5goWqHogYg2XB27vGLEkMYnMuM
KbEfDPs1g5BpRUYBWyddxUrqniINRr27dOxSOUslkRzVF7p3k560j6rlF2VHpND8DVd2evaQ3oDb
/QBflcJtGgT8m5G8UK92vElQh403JBdAyLs45hDcIlD6CoktPqQUluT/7kDawFnclcU9J1+uW03L
hjdgKkR0i9X3KJ4k5HZASoVXQkpu7Ag6hxZ1ZodBqLwlyytPwkuELrOiCtRgacR9e22k85pS02kt
mk6w2FCE7vg25I9YGDA9oylrkWekwa0gNUH7G+WLuuY4HAwbhVjgxNzC7E3AwKZmBqKh0TTBRseD
bVNNe8eXmeVi5NDzBdK8LgLhJgdeL0o0PoW2eTXFH5O7kZzBXOG4FkDgz6z64YfpNowbvdj828a7
nDKzB22cYqiwSfsBmbz3q82ukkyWw7/bN4yfopzOlSb04D01JlCPAifYxia54s9TT8zOXx97zc9B
F4Nre0gybPXsKGkLAt+UccNlC0t9sZTebCvUetBWT4NGG33WgW0Lf5Lj+hmtXQIBYAd9NvaEbFAW
6RQhn80Za8eRXOcoE1ZyjAOqWPzw7erCPrruu45Ej/y/XmC3b5fMOvSvY6HlHoaJADQqRSd5U4xt
x8Ibln7mtlhFOCSAwVr6zUNwRs4uSbL6JzjwNIF/Pa6djSc/QHfu/TuUYKMSn5m9XSWjAEnXd/Up
c5fvYr3yXF9+8GWc2r8Fw4bsH8gcAw+9uijwStodGVZ1biB68R/klqyAF/croozvB8BMEKE8n5xE
nQ4oxFZ7xOmLQlZVbYC3B6PwGeFg51iH/L27h3eLgGWwQAyz8DLtwE2rc6qPOYPToVCxdmSMHFrY
YF2iYZ40j6wRZCAJApLTzw+8m8SR6M2kbGM8bHE12hwwEJwStEWSBSUXU4zBdpb0d7Nbd0fykVIQ
s0Twa0Rxz8ZxzFXlWb9RqR3kfsWqd3fbawrV01FzqbToUs0x7hGk7oFJ1Z5bQeIfh+wQYNd1NCZZ
Puw9dY4h8kL8mF4I+Zy3cUFLBydTGvGXvNcR9LWOzrAPAR1Kc9PMWOUm5IJ78GDVOKocwCmOZQ0I
5D8qPMRYa8Y25Gth7inR+no7+oZQaZ5uJ1a+cgpg1Aj2trh3bz6XLad+rXJDmeQ5ynwhhEQv6RZO
LPG/rJx43aBZ4KGygMbOYJZ0yMycuLgacHcPebtkRBpHsnXQ4DaGYy9Ma6kD9Bu6sLc/6iavHaAN
w13tHD+B+w1VkDTjRwiVcEaaOEPxH+1Ds8gsIcFlS3v6Vduz6SydAhdQikGyJpRET7xCH1Uv3IbL
TousUdc/kzw4hxbejI448bENTAad+8nmuOunI67gqzZaPBiBowdkQxW4GkdUu4gJ7JISo0PvQVKn
VhFuNfmjUY2wmrJGSZdnr1/T16jztsFMucgSq5FA9r+/N6Wsg+70aKg+p2oL7AHaItBPbTflFaxM
7+esMr61s6X1ZHGxkh9yp+6RbkrIKN4qC28QssHKE+Ed9+5/xQ82IHufY1NinaHLzUOZsA1zxq7f
N/fUiqpfTy50gWScbWFDmCjzsOofSvfijhjwd0U9XTSVmB2XZsHbTqz5AV970mjn6BNoT7MnIP7w
EMc8KB2gCuxX+e99w8fOXJMVNMWAUnthQEX18+s2CSheN1SPgsIsVOl06GFCnJYaAaltO8NZZcg6
bR/Qv8ox5+MYXH1O6/lRisa7guXpRHTlDwDM12F2IiptmclTRJhQEwHsMBGFM28b4Qy+yuUT0k7n
pgusaXd5yUR+N5QmbZFiyFhsXR513CJ4VYnl/5DkWe7REDDehZN02JprgdTzNuE8QJv5WI1leLoq
1jjaRFChkYzNDkASDgYOjTKPADWCJj4OFFaHBi+yCHsEqJZllre6s/6Z5CApwVKmexsPYXyMPxbW
M8QG2piVKLDMXMFbtSZLgkROiGS6EtABDx3ev/Aw6MrnXe6xZmEY6f6Tpl8oqUziI+Jbm3L0uOgL
PJUUzGntjIKKMs5xGwcfuU1xwZmRFT+1byPDN5hEYHUD8+UxhkciCmOvbtzdWSwLkpPvn92Popq4
eX5GfbKWwYowdD2C55i3LrRwvv/eGmQeE0pOrfshljaGz21S6KljZ2zOC9DTGBDn86NE2jQxTorx
IDStug1QFSXOOLPRAqdBmnnDVU9+d+mHVwoQ1pjbUCEoPfZYlNyIbJZ/51Ro9lUs+YxxX3zva4XJ
Y4l3prhzI/TuSl58nM3zwpzKOVwHSK6rSK2qZIx9hTkXYfQ9wEoyZjjVFh4Cn6GLRvcKwAB3wWIa
YWAl/uvh0/kL8P5LgI8XwRdi35BueOoiQm8hGh5iWMEOX8ZniWkbPZNWsTYormg2C2ORtNFP7TdG
0LmhYQ1xgmNpYhwtBCrG2tWLIRvqs0kNF+n4XDJWYQ4SrdXHZx6AS2YLLJuu5UPqtAu2cP7jkt2f
kf2XLftTld9LIjNR9zMbZZ/lvPWwbIsIfm1F7sL3FIGNQVq0Kvk/nUEGO6fy/2mAMuQD4K38Lpuo
aSXitnnZTdYWXvTEzk1VnTgx19Fhox086CI6XMXgz9HKm1t7kJZc3MSrEijCE2pQxjxdxW7ltbIn
8SrMhL+qM82Bw3VTR9azKVdbi4GV225VNYm+220tNaTrB3SElvPUoSDLb0SdE9ZBmVpdJq5slp82
2IK72io2cfHS35ktFMF1RGDQDTRF32X+LO8zlx2uyNVWGcK/JZc5sDLLc2kIDtr76nekDG1RqRWP
f3/jGFIbUKXmz9NfpfuENQyWTDAyR1f0W0LdIMNSGAymC1s65Sm8ZFK5u8/5Iytw+C9z8VOldF75
VLdrJaTJzUn3V2emYIm5loW+UYWdITgLz+7fiyOgbthMV4UDs8w+UgKpdRhshGXfGDWtuF9PG1Ep
WHVR52whTDtz5BBxYm/7Jv+bUhQx+oQT0rQZomFAgoWWm7n+Tvm3OSsAR2PRaUaYo3pR4Q0gxGrN
8I6DoXRdkIY70ZVK1xtFVVEJMLjV6sapNdYpHfC19e/72ytBQWz5EAfX+GgtUNjXWXp8d2hqF3aU
R49ObJftQw5jWiaA0MdtnvV1IqqQyOGCffvvDJ9ghzfrg8HNYNYxjlouEKbEqrDoqDfZne8FvFf7
FXjz634l95Zo0eG/+jdrKMdLCO4lHr5XpistO+rBkMdjccqq23WzVE64DqI0dcyviuHoTwHNvhYE
Kg0LseVulZXTJLI7kiKL8B9q9ZEJEn8NgUAUQHrRdghgtcUAr3ia9q8TdNsBjFFew8Eairtngces
zpnGmAN7oHQh1z28IeSwvufIxMDSnw/zVHaYK+nRO1WzFEpqyRzK4hDXDr6LQpynJ8QNzcyljnxm
Zrh08UdZ1eskWF0SYrLKZU8Qk2fjaRDW5753+e+5ZaGod/ErqOwpVMA8vpq/ieWSqKpUa70ujSAu
d4Aj5gF3OedS8VNLsu7Qd0XL0tgLUdlBu8NmE21JLe7m08fbN7p5QGpZ3r79rS69sp+2ULWUMQah
q9oCb3OUZniImI3c77G/ssn5roVaFsDHUMLBfRrQ/HrUEG+d2owkrbBI9ISQ1YvLyQsAD2hmVQZL
emIdB/51J+wP3MPp6vynVG4LD+9+BMQ/J83WH0yz8eh4c5tOyzpVJo3FKKbG37Cya+fDR3lqGGXv
LGpoUBIuJq8x1n7W5gF6M/nYNkzuK3UA2EFhDa008HFBsnqaoLK+DL8Q6XQvYwlpQaj1JRq61Ujg
PLzxUVaBZuKjEW8OT065s6GUUw7AWmV38+RrlO8wm9hBhwXEHUJ8qn/hBL8bB/sWRUR7qzq4FaQi
hRggOKMUDlv+QqRj8a42PkKYNjXICmvNGVINP/WMI5USWrZSm4VwccAKFmEjZ3Qxl24mYrdviDzh
bapID0IiEPsOtRyJQmjdxyCZdwfqzObaydpO05fOBRmge5tbKfN1/Tw/x3NZ5H+Yag27UlKYbSjP
TQurG5mgShxRICGrkyv3CYip3clzz4fBpcSYMjyS6Jh+4fjJFVDGTXuugHR75Z2JtFtv2pZep2Bc
CZiLr5Sa7OK1SU0zMO552xcK2qR2Rwu6uTaaZLF7WcVPlBEbn7Jw0T36CGxw5IQ5HDYREhu5iLan
RwS4ZJvZ67OUs1TvOyWJwDm6hGlwijYT28wMK6Ffjqe9h/TB3s3Rp2Sat3DmHn4TS3NHFYBWz/GK
WzV8N43U7XS4kErW3lpi/UM/sR6Y3CCqJ9FkJfgqjtCpZ0/wntStXFdaz22tiFOHX97V3OnB5dSr
GoHhftRz4AXxmwRAq4pSvxfMM5Usj3V6RCPMQj5M4TGPvfKTGyLGBPkM80dgqSTSbqfTS55M94mR
CXDqQ3Taaad9JyCjzCdKXXnFhn1MGtWhwnxxTZLBjQgcHte1fVZbviZxPxCk3nfY32yE7KttOTCx
YRu+gREjT6JrSlncR8rkvbW3/szr3lYg2DOTp95NMNa9HT1P84vnd6RFgaQBVqH1MciSTnSrWyxR
kUtV4R1NEZvU4CYAGGpo2ytjpD7cw/8w7m819zSUcdN17FNbhx4Wyi3TDSTSjbn8EcK73it4jzry
aW0IOGeAHtwQ9zaVpAMa/V3LE7NZO9CbdHbiLU3pAVH75TmGQ+cKXq8ofUDRc8IUukFHAtz0d4RP
EyhgCgey3p3wSoEqwj52/lg9bGJ+vbPjo5rkHKvmJVQKmUh5imvQKNLGteGUCBgsNPkAJ6M3B8uj
DPi8pHMnUoEWW7kXOWey451PjDrXbPhes2T7y7Atvg/Y1+Im0otuiVbgmUdHoax45ZzwXIu3xQYw
BfRffryaV59J0uFO9fjJP3fQZ/GCIZu3/n82iTh/KKdy9DnErXeuVKTsvrV+zDrwJh+DGGURYjYh
27z6i9M1EeNb8QVm6jJnWpDHT0RMWfnpz/OIQaAvZC0R6lllsuT+qyUPrUbQ+Nl2G2euni+99z5I
NXvndeRnZllerxREcB0v4FW4u63kEHl4UdjVOK0zSxIlEww5cF0Id9En4yOOAMYgYJYOYj6P8kgd
JrRrsfpU5TSE29anD8eXFzWQntUuCgTvQUWidT3OtpZuMDcsArKHtYGdnao3zAmXz5QPlgSgvIKi
Gwq+wZ+zzIdrQEaL23KiFilf5O5a+LF1Jxmml4Xxt0wMm2cI6qZfz/GUyJ+UBFs5Q4jJmF77hfB2
WsNuPTEKsCankrHg/291g8vyefs36t4zoay2sC94vY/tHSWuu/xvEePOtuHny2ob8h1iQelCzD4/
2ypYHsqO1CpncpLGkdP+ntD00a66oqqVW07jkvRMj21DRBvyQlFPmLe/R0BWF/1T+SLro8TlOhTL
NUWBbkg7pZunN46uds+iUjg+C4Uu1pV5WGAEyR/z804l7cB+oBHYhJ9Oe/VYd6hU7bRn7mdBdqSF
PcfJWmO/YvvDD7T6sWNgAWtAoqN0mRmYRkPNc7ZmAlpIeT0QVWQpq0eMWL7lxTOCS4gWklBWNGef
uvtZk4CH1MlJInv+ZjNO8EwwbzvAZI7UMBS2vvWGnNvftpJ7FW+gthZ+dsc0LLerj2E2g3EO3lYV
y2WfgWd2o5M+Uf6MzvFZtz9LAnw8kdhBO7WM5c1ZwNhFlFYzD/RYMjbKWqlyTZFRkBWiLp4AEXKL
cYioHBlVzKRChU0j+/fUMzD4BiZG0OLI1PATAIPJo6dQ32SGO3g/Jjj4pKgGfrDdzJ0GD/UFgc2E
zdxz95CVgMA6oGVrFWk1I2mjFEHN8FCakU6nyogsCzEmINyLd8q+OfcGEPY+8utMNWF2se96kmwh
HeRd2V2ieArQgf7rWKjO4me7wSV/ASfobMazZ3EF2awtITv+yErKLIwuuvGBtjrHBuUPieBc7D6i
/c+VjCN+m07eJmd6Dv8pH0JEkhCotJEaV2qmHXZPKfJxr47I69LxEKMYPBaC6hqvg257f9T0gAmD
ES1axI7QXitW9VXtuCrtmdm2DG3hmxtPzeMAIW67XoG7m39T43t5L5jPJ0xH21d1t9rz3bv52R4u
XIK3fIB60RkJWoXNBB7ImCEAsAKguoR4kMc0j9p7cIuZV5Pvi/maZsNqcMr9X3NXkp2Ny/iCNOTW
fgS6UIIW+urWqacGoDb5Ahq9tDijz2vSDcW5cILNHJSX6TmUp+yY39U/zAjVazlFPl3EuBr0anJc
Xkk1vsvwE6+a1NbRGULlwH5mJmexpbKOd8IHUKOEpL7rRSOVdBM9B8nioejYOSxESTuVeFxR7SlP
B0o7GT4dU6QeEcQoJTEgll/IPSeKPvbUibtTyeF5WkDFizFff62NRBbM6OB0ecQImd5TgvHpvNV/
JrgkHKy9sWJCFBeytGqQGNERq/YIA5Mfatf8B60uYbN5pUx/qEo7zfddGbhVx4FSAj7JAP3wRsXX
KX1LemNKXzvMSYUvx4bCBUHNWsQt0cnCgTv7Mg0Y6ZeA18b0GgAO380gLObZFUTcnmHxzDHso5Lk
Qr1d7eltgm8WmDiVT5rJwA6u/ctawLWRJ77MFqE0ly2X6WZFtnw8/OQPC2dJyLrkDtFjy10nyHOg
ZxdvjeRyBpNOscZVvTUzmn9CFnhFA34l8Uav90NHFrbmJKlGOkpaJhw3cvIrjcyoBh9e3E3gWPqG
9ndw6ti7lSazt2SwuyBcarN+3JuZXLk8sQh6fLSgKvC0aKCgXxZTndXRl4C5AWyqe22oWs94jP63
7wNI95OwEfEpqc1CXxJwzc8KmwbAHAaOakZ3dHLXfWLjMS745vY5FrVgpBx+iaGNKS39n4/1rTq6
3uPsGqZhjjNUFon1+sA7Um0LHguhFWgTr0Pm/e64KkYB7UNJqb0UH5w8WiiCIy/dwutsUyCYeaZw
vA5pyymqQWjJJsd8C2MsI5EPrTfOXipoLJO3TUhzH1/Eu/WUUWgcJND7xWmQDfDuXu5V2TwvjbSM
DoCfJkJp5gNTiKLunELy7YamWMvfVxPQr1CPlJ2kB/G1hm2FqhiZPF2yjr2KXbmWRRsipre3sP1P
eLPBCRA0OxyCw9mZER0onH/YZF8lel6/EKAQi9znzq8rRB7KpZ2O/4uKFFRUPSR5D3uW9gL/9yms
NFoOE9aDcTRiXrlWUxLzBwf8A1kyWdvvpif2GiIKrF0YhR/bZMk+aZRjxm+IuW/+DpJpfSAMkn+n
jTHCM2zasOuIpS2Bqn0KGVCIpo/hqKT+KZwyMTgi/6Tk5BYprvPWW/9YMGx+lc5gxDUSLio6HfXk
f0+efzoHCnlkAdP+CoxpGOyYz9NjG8O9Tc/tR5UfTp3B4XR+dr9DY660gxcf4ipXzcxzBPw7fjhz
gfqUpzsPvwa1FZy9ot/w1uVWuRO3RKu3RvX4sPb1EzZCAhUsGobtn5rhWcDSR4k7ZJ/kcbwrut0P
3O/bewRyZIrYNPJ/DbKmmDxEXoCbF6ORxWOFZSK89Vmi5Zm7hhYjRYntKil0YjFdWJCqg+e2dcWx
aKLuWGG8wnUwt18klItcfQx0ASPzUkBWIJKy5X5WI5kubhcQI5OG/K1yeV6WtyHAdyC5eUXrXeMr
dnji6+v5WGcufa0dIlM0ITTiRM0U115yjusciZoxzdE+HVDG0Ih9Gp4ZVP6TucKCXnzSXvUZ1lPb
zRprEodpRpBKNFK7g43Gy1rdwGEzSf/p38FQyXNKPFbOD1gIrx6ny9rdQplelKeYCF3siq/zrK5b
FcV+dTMM+16C4q6ZQaemqOuDQGWf88smUHrC1p9sq4BbAefW9hbWVm2HibZjp20qYs+RLnziHQzx
Jcb5pNKQzDQisVxGzNTkY4/n0TtrgkCDw3/+7u4jMTPoY629CirNi0+G2xbAkKQB22qeWR1aGqUM
LH6iuk6lWYAz9G/zU6r4+c9WBxU+v0fCwr85bGy/oQ9Aj7kUHPWIjud7EzyNbLEmXHIfZzGGo58b
4hxf+t3aPjY9kgIQNXlXUuQ1FMuSVNWQB6snYd/zVkgLIDKJmBEmF1Xd7Qon4pP/3F8jgre3IKIa
CMhQEqNsoPZ8lmAaobzzIU9krQyD5J+zGXFtE1J4x+MqXhnqtjBKwY4Sv2mfST52aTWjPFRoe4Uq
69OQmZou4RVK+0wwPDo1IVgjHiey2UTa28D1KhOfg+zxPQb5OuVvoWhltsHog4RaoJLcuH5yiYQt
mzngxBkOFhDons/NiFqEymXbWfeHCR3Sq3zpyIfBmnIa8Dnrlb5ML4Wf9ZpgHcarUSOi6og4RrNo
a5A4Xygmu1ScHthbA1nhzPWhT6KGtMpe5L0NJzw1o86U+KFi7HamyY0TLGVUjZqoefuQ16BeeoUO
rg9tC7iSWgh/K3CSisUMLrkolq5yxcCWw+csQB9iE/UHXWRji94DrKFcI9n08GsgNcxGR7yBDgXD
/rzrlOGW6pgxSyEuOWHYlRLAqOS9nTh8Bhb3DtQG0xobpDp+/3bhazK6vD5UdwK+jqKqm9jCEFBD
5vd5LphK+VRp5S9RHtp8Nxflj0fjoaKyow2bYQKWAIaySrItZLk/ELd3j7lHlTbuU0FSp93tm/FP
5gq/qxvu64TMSH1TgzPQQ9qq0kMpqxfe4VX0iSVEwH7cd9gHvgzbjrYnbOPGiMGak4k8MSTD47Ov
EfsjjR2g9CfbsVo8vcEdBkIV3h8xrH/EF4JBwkXgPOuENVJ708wh0/5QaIHIQpsrFibmtoWlT4KA
kn1v+ILqyBwXDPZwLV2adbyTx/aNKZeJCIT/Rrlyn7b6ywTVrQ4cWCWq/8vhqZBqWmkn36XPQnZr
nmoHhh0L+KSXc6fFu1HrODL1jZ5PW6s2nvdnGGwT7aWtDlG68cPkJ7k1eo8OjP4Zg/NHiBhJ2uJo
Ma+r4oXcBfpzXgg2zJ0h/NPVWfIxJ0xicSSIa2co5BsA5iAWJ3zULmKxv0uFjHI2CHLcOCJtlRuS
bJZ6G1hI8rhf0csD7GTIke1AphFG4BvsvD+aGbjBbca25pKAcsd1reKA+E919j1sdKekK7EsTja3
z+4vdIMj7X01ndKW5/ObPo1zJ4k4m5W58xi/Uz2ptqdiTRL1Y/3oMllKXLNebgg7SFMkUgi6l7+F
ZMFYNoGm5tfGAyEVKi4deScv3Qe0VzKlOsl2xuFrodxhTYCIM2HYzp8pH6IKqFOJTjmEv/T+5NxQ
OtB3LHAQLKkxL96Sn+2bpmuBPiwtLMjZ8P4EkOLzIApemjwqA7OvKXgs5vHgodTxdWVz/XW3OTsc
jrb1BTlFyRO4I+vEtF8evx8mR1SmNl6Vyyb2KQrTG2RvHjee+jmXHILlv/AK6QzmgF4hQTesu4wS
z8EdDK0h/wkrPn1LlPyEXcCQMPFEfzOxdFEz4NTPtsXjP5nbo+rH60O8tiGiCQkD9JdAyKavWYCj
TfHjd3+VK9ZdJLmMGCsgSr5LO98DUSRvW8cxgRXL8NfTzYblKgvNLPM3Fw2H0q+eqpFzlQa9rcL2
j5lLbuUHzO0SXxJ7+ZaxUV7XDP6YJ5kEWhH/27PwPDQIjQ1iKlMkA7A3c1B58Wna0psNJ8PCkL3j
M8N8Js5AobH2yTrwLhKdJtTuElB/u7d2SBSW0nnK3alCH/UqAAzAmbF5fpaVPe0gyX8Xos6tXU9/
8D4RU05bWgkGApI5e8oqUGUjLsKQhYcTLWR12tqFqunmNe09jpqFio0YjIwSVR2cyZ8siPeZyrO7
9CwFPOT1xKku4pxfbrwe1OfW90sA7ZQHiZ09ubnhFgDVvrFq8RRhLiGoNl5n+ipSPPswOp0TANlI
vO8wNIVcLBfvZW1paBvIlAr9VPwRXKZJMSQo+FwvXu4Kl/IibuC1aGeOAVfdnH33hj/4iemQOrx1
NHrC637RZT1A29KD2qV9DiVUktCd2jdhnqIy41cuRWYtRrNmNctU7lrlJPWxoxVtIuZXL73ozRwh
MaIxGceKHXfgMbTmPl3XQUyMN9a/tHchFO7gwL4q5sqRi4JdgXHiSfTc9S4hLHDlCNbsrPdsoaiN
S5Y+aZEPQF5KEjzMt0azoO50SN3n19Q7/bhZLQJgu8NxiUw6uUOllwcWZ54Yw3qhtVPUh0GWUy4/
PKJ8LmdfN4KkG9ayipyFmy2WxOIlBt/raWl+4LYVqGR7DlyfgVsqOL06M37FsLOuQ7y2a05QwN1d
CVcOWFtKCD7Hp+G8z6qRFs3PmxsNiMKlGLaDmXfJu5qFuQds3XcHY+41M1QQFIDGmxfZbeCbmoFg
bI5t4t4jbPDKVruEI8O6rPyux9H23ayzwK9W0bwrms085nREXNWOgfWv1LFBkjV0vKVEmLofcsXF
SZBe+4fq4P40RhJIoEjxgzXGWcmwV9+mCNw87sLceGVFBe9AzeQTqgQ6vRUGnUOO4rgKodQC5HhF
O7xJxYDBcGGac9yQU0dKB+yaUs/0EpIglLZcEV94eclVusL0LLrQbrsYvzcPVO8ucMtozecwHuDL
crcgNYK8CHJH8ByOlXf4bSyHI5hH7WWHoqqKF+iK4ebWMFCs17sFtiCqGo9VK8RNKIHpyhlmmRvo
tH/cZU0z7C2OwhOTcJNI3j2F7RvARF85Magt6M7QL4UP4W7PKMM55P0IBxx3/qnjnWYosm0dMDHl
ljANnurC+iYpjng7T2YlS6xaFulmDWP0RHOd4jY6tgYXKU9A6Hm1PBZrCC3bdY6Ku1yG0Mr7Xd8N
IaHTTuo7pY11VgaI5lfcpC2N/q58yzcoI8juNKKpDh/2JUV3Q+E2aia91R1DjdrIqBp4zC2O/9tk
30308PLL0b0TLSbV71RUe6x9+/mlWCCTIgUz4L1RSKHboMLOqf9YWb1vULELruxE7+DYtLLudzq6
81Ib8j79VKPdHlEcU4/mBvvdCL71PbF7VdMT3CEJP35alIzfd4M30JHKgeu8rR8F562zbYcP9X+N
xccRzxU+cuOlJ1oDjQzFWNAOYHjYQeKeHq66G9h/WnC/6BE5nekSlZilBbOr/x2e9aX3eMqFRcuO
KFsAlP54EbJd5WME2vmnXtjHK/VRqcC8kfRPCC9IAAfOJ4EwOyNqS7jvyFsA2+yd35Vcvt0P98AF
PPyeZynr0lV26FHAFq4Hl3GWFsIL2c8KRU/Xo22wI6Wv7AwBw66kUUormN0GASgNiK6d62YIqJaB
rDD/KdhUe4tzJEL2I6od3nE9eiX/Ak7vZntUpvuyfbe40hYOPs2COFAUS+Co2afRkpwLYqAPBPwq
g7oEH5R/hVxu2hUNMet/Qiug2XNtQRqRnvmimvwLx1+En1yzw5l0ijx7oMSio6yWnglf/Evnc1Cy
5a56oHVHRL7CQXDEfsmMCUW02CRvQnN5/Xmshm+B3avlJdnMYPA8vuyYJ/2ysZjUx12htHAynCDQ
CBRYxgA9rV7xX0gANt56aXWiFXhAUgUQ23L5fgxPo3M2XuGKLr71uoq9GrIiM+0WEGUUaClEjDNV
sPaG0uFa1IDFGfGMcQyrakvPcpTuaxtn8asSiuINCrEsEeNpX4vknK7aLQhpt3c7xDRiaBJ2YzcO
J+YeWItqXAj9D0G724kRl1VSwK2h+CKOyk4Vmcegfmf79XY9QF05QY73JCyFQd4c/VE2+aXsEgzd
H+jwae92nVs2uDdpDMv99CWalzlQMjjBE0Ct6AlN1/I67DpwFo6/XIgJoGpXJ7tosGATQ+WK2Bgm
H77OZbTs74P3D1T3ZMxo92UauPSEuxh7AIgP2+35Lo/H+X//gNEBFPkQWbUUmVAW0HEYFW5dXgwM
7Z7cBxAXlS9W/bNEYFMVOHlXqqPJei2BSpOGslqE6Ug+yVGcBAoIUlyzoRX3tBr3aTu4IEBuOYBw
IkF+CcX6sRhT10EEAeGsesjpaTW+2WTBcDprfpXwtGVsFoRth9riKC9st3unyabpGWgBD16wppdb
Ex9+cuYEfb3eiJOoQTSw0/4+A7k3jKmNGFWf+681zm5DUyTqOvY2a00sIeCn5fK53H4nvaDpFZrM
YKVSXAD4Xa9YFlo31mKVmbi5IVftoEe/jJBP6MgLVg/5WACPuSnQK6gC8AQslK/aGBEx4FbQoHjd
/XdJfcluhhjRDShAsndVheyWj0/fFIpjKhujPT864KwC7yF+satrMzDWXkfQ1s0Q3C71/e4+Q29B
xR8+wMBbMHRbKNPCV2Y/NQw5XX39476ZnNZHTxwJtvy7WiuGoHh1nrqwsOuwvaJ7ADgWSPF+Algv
eDPkQAcmfo3ZyYJlnzgEFaE226I8307Tcfiqq+peZKNf/gKwybg5zJ0YGhIULFxnj7lfUX1EQ6y8
kb0LUP8DnC7gbHHfk1t7oJOv6x3uRXoX/EllUBhVAQJU+nLr/AcbpO/YSIOeNUHwoez0B/l+6VVL
uoDKQCGyziIwVyZPweEbbET9yKAFE20E2GplW4TwbAUzVg0hFzpDbhN0OlMsh2W5LngYH3GUpy7y
k5QNvic3bCOtkRkYGiFRyKeBU9qpKaRkBOJkY2s1ksOxnLZ+RdaRetrTWTxAPLA7vz244mK+1fpQ
bLZJftBjgjyQFg5y7IRxXQR+xE31bnchDK+pbNsGUkqAlVitM0hdzNwFaVyH9DMUM5Z4ECujdEOm
Q89q2a6BAvc+KIor7KBsXR6dHlIf+DFncBpikdoE6sLLox+XTzA6J3aE+p3BruubeNHQFQXMDyv1
4t11AgOa13zdFzq+qH1EYg/b267Yp+rCwGpWAuRknKOpQCDDB84MXZOoTk9kNjXNGz5ZnsBZEj9W
8cBiA5NUz3nO+WDNfjukykvrmHnX1HGFtjKUVivG18rO3owK0xWkeOXthpsARvYLLRBV03yHvgGt
n2mftc+JdoqY6nN+4hm70+6jGg3XEB0LaEtuvnDZDGHC0UoiiZTv+iVuPJtC/K35XSx38p71FiF1
L3zZLIM+ldI+a5yi47ULrJK58zi85f178M1t6xot7mMR7aSXkhFOjRuHENO/ebl41YLssjALdM0D
NDkUQ4rKx9j+l/uUpXzvZunalBHuAbYFOu5H/RLXi3mdBNUZlMSiMg8yCJdfExQjDdqms2IFm27f
90KL7MmTM6YwlnDgHWi0fgeuev9XIYhAVwh+lFN/tITTPQ8udIT/8Q/UnYMMp7Km7YF0v9xnnsEV
lFJmNEz1EOOdBh1jaD8sybbWOWI/Fx+UQ2AvVugZD1Gh9MPxa4EcQ2skSqfgBOwHlEOx+7y1YmtN
volbbepU2F/j7Hd8SI+dlq4phFHIN6NGcFDx8Imq8tn9Z/AGm2rsxmePylBJwCl3N6f23aWsLakN
ieTD9J5lynZuwzZmWDJJE15mU49zCZFN8JjBbS66wB73rmiVY2QBdhSEWggNo0E0tqG8EtwLPq6Q
ZKAvMaDSxxvI5dCak2jDfVY5Xwv8/xu3mFQESe3RWNYjST20a2ksmKvusxpix2teb0uMsuE6/vIW
2eMb8JQVYC7pe79WgW21FW5//+iKpsb6r/BSDJQCENzv8LHEDXgGj0WdazoRw7SBEkWoS+lPbskl
zIqdktAh4d86eFycRQYq5IxJ6tSO6BqyRS+dekWO3l+iVxqZqAmh3yN+YIZfg7hpz1OlYhu3NGsh
kt4OFf0pi8k/vAOumhMa0ZxsHryQtTlV+vwEqYD3Mo8ktM7ilrikTn0e6KXMFwjwMOBU92n5CzVP
Z1oeXGGpkxiVnAjWAeHlfXzIBQOk9bwSEDOhVncyQ+7RAFEXhEL0JnJ4PEX4RGULWfduYOm1yZ8b
wGQHselwNaRBwT49+RIJJMQRzT4VW/xQGup2ymg2jaKNBS2CLyGJKr8fVcxKP/yr3ObL7g5c2J/+
H0gIIZB2tF/RlDuWqlSD5FiOvXKWxmz7/KlerGRkFnldc3BE2wuqYkM9PXpPlJ8xM+h4VOnN6yv/
6ma+0z/JkR8Fus0VC71xOFP9r+BPVpq5wvGMUw74t68zMQYS6RiF7lV6jeJjOKFwsaYZ6WO6w7Lm
ER+q6h+xS2HqlhtrMkmuwBHXvUr7IyA57PmMWdP09ivyFTUj96/1lk7Kl94iPGx7wZXs21NE2gis
kY7ll0WsQNsplWcK9vxloePSOGncay8VH1rQAj8Qq6k+v+yqugdatxUAGJw3gZUP0yh9jJthuM8x
R89LxnKfChexSi/ZHyc1fLR4omCj44DRmraizYWL3GfSMNdQACPrvPF+njm79IOFe6Gy31ZsOwKT
f3HE08NBB83wo1gqWh5Fh1ckTDp9b0dnAIWTo0zozX6+wQFSJqjO0/kdTC45eZG3V+vGZieiPWf1
nGgn/SRIkTmOAe0AcPvar3MWtRou9G+fiiig77niDGpHOQqivGHa/mXQ0k6LNzUmKD7vu0ynHPA7
bXRtxF6/I+D5BuhVOWw5FBEeObkj8W6aFROQcyUhdKVHpurFY2OWkZuKFZjZfkdATD+8gzdinlI1
MW/W0ob8uHFH7QzNXFT63Ky2+cxOIkv7KPF0oKQ9vjlGCcUL5/QVxOjvzfBloXQJNKgaxHq4QQJa
bknmm5CyuT6Qio63wkqquOrof2FLOpMSUFjUPH4Ug6qMAzAu3TRyQwXnYLjNN/Dzqtfbho/aI+Et
aQAKsI3GyzUmv4Q5RX6ipIVIBdzHUR5hGzzExpDyrzSQ2y3Wugd6ksWBaGujjJF7WNUtIGcdAIcp
zsjgWX3YUsXiiIO6yCntbkoUc3kdbykQDzNfIiKenplqFrH9X+icN5lwq9Bsm1pYnMrbaBevQrj5
Uqc89Vb66oMhNfSth7bKFWehRX1mjkV5IWPplvnjW88nDTi5jIxlFvtQLXrLU8fqMNtpFfTX89g6
uzz8cq0sRDeLY3/iBvsPatP6/WOhb6KIQ9IEm/0rwX7O+5elrmZLvTzwiz8x/HjLEAvk0jabrRME
GbLw3o+I5XRle5sP78bMPVciDi6D0PI73dwG7BAURlNKCwZtdr5c+eLhUMrh+CkobKGu+wgoVP5R
A6Nfh50Ay1HA/aAS+1FQYr99RrUvJ/rHAlgx2Dofe1s7Xd1oYvDuA1vmsl1zQjdEPX0Ml6kEchqh
4wKyn7kmwEp3EJNB6rb6WpjXmHDWMuMM++LmVanQ+A3QR2dx+8/08b4qoh7b7CH+Wt1mzNwB0BqP
cfZr5+A77bWy816TG7Pv4AfFVHH2HPYyzKv2bgvIe5ZoHzanW8bGGixTg+JBeCbEXtookhHrvrlz
RjNGiKj1t0fnV9ihjGe2ZeJrgtYzGTxabh/hbImFk/M92EDiRrfaFASnucfxhAQxThQnegL3aVcV
/MsuTOorYw8/2i59X6KbXJR/sCtgZzdrXlK4lCSGyLKF07n4ZnP/XR4obZSW2RMM0OrIl75rixZz
ep+4HZiOAkK+hH3DjyNisj1fF5m/pivE2QfXLycCIoRpHRrRhsTPhkyY+zzL3oRwGy0f1pSNFRks
fABhYNIl+iqGX2ykyLakfDzWWLCCMTRnHfvalh/Z7GCy7NQELa4uZqWtOoIRNwnPWEMQGR6iofbC
9MlPddI/AHC7RioJwe8TJpWX4T99BAEbVP9piPBn/kPiM9MdUVvPVGnbzhE3sKpOBk5GI2m8gu14
K1+r3/tXHIZIIZdoO0d7i3KJF+qjhHIi2T6QZFl1yY/PZyxL6FCHrM+vMj3xhsi7ALTfxMxSMArS
cfn0i7I++w+4ZES94UzDWu433ogZ0o2uw+AT46u3Y8pKM3RZd3D+rfvRpBvqQIIMpzfyPykCqi53
qNOdXUscneYbnUdJ2+1vT8auqE7sopqx226vt2RfFhC/t9dfn5SPzLHZDs7tFJo5/eYwMhJTu3gJ
t16LEcxWT1LGB96tHL+qpaLMdHYW83yPxfKfn6AQ7FGZPbEXUEdyuAKiDJHpyvCQkiOC13XuxfyT
TqcLTpwa1ELiCURx4gLUhZXcg11gV99jHrI8KPoFkF0nobpxwUkOA+2fW8wth0aw+iMmO9Ik+NCS
9VbZDiyaNNLmNz6IoLitFmAkg9zC6av/DIQZeFANhQIFDLm3ihKdOoQr9uYMzjDBwE/t16UjPDjf
7LJLUyugvDKMJ8Zfq4T/LRIhoAzRiFpvjiFQYm/7kHOgIHBepzBUeGqtuZl2EshIKsHDKLnJTSNO
tXh+h+ALiQc6MAh0qmCcQTwcCfD51DNEbrXKko3adnnB16fkPj6yCYPGWIeAmq/9nmDuBRxozZAf
j/rtEITCBE3k0/X6hvfFEB+EW802f7PE0/TKpTKynEi6ZDeKZyCh9OKlI+E5ZeM0ERc8EMTpJgtB
8I4VoUMnSaLX34GkAgMNzxUAFbYvF+bk5xf7i855KhFtsiLMi9/3ohTQuWZuwvsIppXR91QvnVzr
dgwR8WRmuneY9BdIX1qY+J7lx7rLQSurjL9umTr7FdamaauFUeRZfISRbx5QONQx8qsb9WGsGkuH
PIkbDq9Hb9DC5dGGEOHDwFGsrZzTUX/DA2oq6WcvJciXmGi1r5eeodKqlPiDq4x35XrIFnaFT2Se
8HmtOXMyWWPK0X4ZzuBmtAx1YGiEzsnFad01GmZhecfqKp3A+dYpaozrAJ/3Du2vlRsfnz4egLV4
yz+dBlv7WYwZ1a1C9mnBK5pc36UvpuNBgNUu/lfsRuQzZJ6443pKQO7Y8oL1QBP2eFA7BOJ3ayEx
d+VfmWwD6T9uAZOM63z3y3Jnk0lBxK/dxR01klBXgM2+UY24EdsUbVsQrapD8YYp9gQHrNb4GwuO
kqPwxWCJgXXXaxRPR+rydRSHkjUctj7zOolvZ8ILBRWxF0unnu/d4F6IqPVZk3UY9iSgIyC2pEkV
YZ19+OrsAHS49yeGZFQwBDlyyz7PKyccWJ4brGMNWEgwV1+FGMSj2dIHuNwX5ens5UyPrFWGBJSm
qABdC84gvDxQ66omIwVZVnTkMq/I97UcbPgKZ/FRjOkNXYD7Miy1zcKi5JHkK+IV8C65Kx7yHrkA
XD8eiotKMoZu3E2sxDo1L9sNkXgBOSB7It1jcFba88k3AJa/5UDLtUHhyP2RYDh2otSCiV0xbbMe
aoM30X0Z+ieS2BsuBrQxbqBO4mbO0InBjynhiEdMPVJ06kZlJ2XsIUu+Gwurl5nf2CtvQerWwgK5
fEjkCVYegxHRERQ1qF0nT9tCjjvUTGXRK0flDiphJSDwhuAglBxmTLYLOFOn99Sv5+Kbty5lBgjx
JMy/BjttdwbXWWDQl087OodMi8K8NKwxeSjDFqV8uOmYtsjPhmCSLUkhOGm5NNBsN/zBZrKfP5Ux
20NfeGZJU0tCVr9S65uMLusagdiUCa9cVp3Rj2LrhV5dWh/dULzUnZn+I1aPC7i59eSxHn15EBKU
8+BpKkfm/zOLjHrBUhrjA/+nPD06gFagv3cl2QtrCUM5Umhu2hzln1kDtGsamLr11Kk2vnhgH/ye
of6KkG6+i4iGwCpCWp0NgbYyzGi/tyOVPmHe1OrdhDOFjc/+tZbCjIucWqG4g5l9JBdrnvWC+UuB
Lm/8OiepPezsyKQgE/OhbSs+mS3iTLQmXMRe3OpSAatDBPUh+eoR5psewA0A8iXUlktRWVC/yKWG
BPX0cOszED/e16EkVBRNm+DU1AnyV3rF9VBjuS+MA3ur5liIjEsrsBzA+Z1mWJXY+nhq21vShzIy
sfDp2XUj9ABXFTBcZLHESeOKsq4KiER5MEg0Yvp4YzavvHJbZFoG5jC5ar194inq381VDM0sSu20
+XtlrIS3m7m6ed3BoWUj3X30VSd7+3B0fWV3O9/K+jlQ26O+g+VfwncI7fNHvYzjulwhFs2ZClsR
PYVfHsCylJlOHIXd27rgJSLztxJk8P4ANOf3t6dqwnRsZaVrH5EgigNpNuOtUvw716tKrUC7jUJR
D0Ckl3t/K/3CU/uDQ86+LCK957QyaoVq2HrEqGMzq6hDx/t3spyhFLMQ3hstOiRo8byEcSHUHpwh
F4QKB4nFf9GRbJl+esNS0RadIF1gaXmbj4GFsl/O/hTWdLISm7/vF81gKZh2Tb9x3wMs+lh7bofi
dty2AOHzFuwiqZsFblwaucVy7737WeeX+X7pvc7aqnaTIlKSUpmf2zcKJEElYMfPpWCbWcozuWa7
C5QanRPyS+vMZWluYhaYXLuHatZSsJ7tDIEuaKhjrcJuhM+UJxNW4QJlqUBCqoIG3xNVg9tg9S96
EDTqznKx4GiDzKQGstK02SyyLytyTF5OrLZW3ZvybdEmabLdfUOyBkK/WKJbh01RB3o52n3RTY4p
NwstOe3aYTK7RpId6TmRyjDKgyBmxJuB6YRihmDJgQ+YDPNx/HH6/wiRn2jgPNlN7fDaxEa0HCdv
XGiQrDZz3wfTpV55D7ZnKfrtC9seeY/D+YRIjbhBZNkpWiJvvXrfM+T6ioKoW5x/CsTpA7Bt1CB8
LhS9frm2doSqZEhxebmMvdtOAddlqGs1HGCjQPCBuLadecFsszwLGu3oz7z5Klx6urT90l5FbF91
XlB4dJLIIvWgQu8p2amrK2390g8ZFgcJbP+Di8tohu05Gu47V3Us4EKXlJV+MZGBt0pC/uyeB+UF
XHjwqo9CqQ3y06MV6TwXW296Sv4o5oo5vXuFz9BabQz1lKmHjD80L9B6gtiH+gDdHZ8rHKa0aD2E
3JaHkNaV8Iy9R2d60wU3at0wpSS8TJVAV5DA2BesdcSTECC10unKF2Y7DaHYbHtaL614xXb4psDB
maPUwxriVEjNrzvdsgDescuik6RkiVDvFQParb8RJ/tgpEGI4cFZ84uAx7PWBAW5EhMene2+FERD
7rrRaEry+b2Wz2QorLXqAZkQBMed3FQmDF3m/uWTsh8DgdPvFa7KvFfiCI1m3Y/6t4CrYnx0v+rg
3LNl1xHB68SXRJFkaU7Ctio2IHVGsGdvS3YaEL7m+SP0NdykHj2uXNAJzhAko60sWI+P2GIHUFTg
qp+A2RZRxR1EeBpwKqlYRRBqG+BJaGJ6+4VsPfTWS5KSgbqteF+CPJLE/VjBIyCL8v7w+GI1Yx5v
uiWQmFkKVdA3KMc9P8adx9Mvbc5PUucZieJ0n1WPXxYLK1PPbWC1LDtUaqahfMyXXrOjMncPVoAT
/eHuboineY1tWTF0N3aGZr8ckBSZvNg4YQq9Yjo5Hhm1PnWnUH5CUTqKXSZnra3N46bnqGThI/sC
KQ7kN49NH9XgXLSTKs31Xm9M9TPti43p5m4UH5zzn3ReSqug3kCWuyP6Oy+e9CQILMP3vXxgCBBj
rPNcLV3cmu202y4+gDOr9U5lqPObA46JwzKH4bW7KfUA6iem+DkFg8rCvXwrRvUPJrCbi87v0vsl
HkPQFp1dcsv4Ak+uRIzlUts/J4xVk+zHJSQnWM//1S+wDAIHNC+LqV7owhokaPdr7GOKkcKhnsbA
UvVT8oxasFW2PPv4Z+8ROrkG6NCzH31sAwlXi4m2WIt7vZT0v/MKpYrwo4A9Z7iQDa6Lv/1jZ/oT
5aiZRiKQKemHXW/hoKHhPBRxuxoHrUGTcXQaFcLwl4pWF43m1VDfDEXF0e8hY70dKHA0qJMJpDnc
okIj44ySUJ+UOmQ+iESAYlZ14LqCJo4N7rb06tgLwB7mcXZ8UctHn5cveDHLCZPpYKDX4sv2ADHS
4zwXpFHCaJ4nw0h0bTMzcTBIn9CLYPFVBSSpjDvZ1Ln6uHnllV17hisgn7gcSRZRWFFmkbaf/Pja
ELx1NkbivVEvj9xKlbZsXe5sjQDJsdy4sNIXsTr7+GSvTmpa3AqY16HiH891DCVlYjpENho1Z25J
HYujW97XuJNjmI0nZfYUYK/deplXwzk5wtDR9uR/15pP/xcaVCCOIpIm/ViOzlt5ZX+rnDDtCAK1
nrJXyPsA3/IoUjD2nWmVV42bwTh+8FLEKBdMpo2fAZa6lJAehpXip8gdWCkLLt9qc0Zns0uTB7Mv
mG7n9ZaDdB7V2nnagnbFEE28sRy/NxeRloIz2nNwAyrXW7pi0BivlYtnmny6/DjnjYYxZDwfLTGd
y7800BK7fr/z5Kr1x5tNGqorlEIaBeycajW78AFqZsuK6FkLsjbwuW07mS1jQCGgVTCX9vN6jUqG
fJ4qB0dggIEVekJ6O8ydoPs9qCmWbRXHpHntxJO5WvWQaehk5f9dDg6vebu3a/Gjkm61aZ0SK8Hs
10RUKrxUrfzfhlVQoQc1opFiHPrr6pf74AML2H8zP9v3hvuAEe4IGxPS6Y8VNS5uE/Fs6KfaxwOB
H5jecdL6CrpKFZZwUdIq86DHhf62kY/tCmIY6WSWhdUIyUlOkM16a9CIQ9U244vI0ByY8heD/pa4
B6fkivIL3gvcFDTn6yQGhICS9BBd1sEHS2CbtQSqUpUWiKaeac1UkPb4sVQP3XE704LgqfWkk5K5
AsgoZuOY7yONBfUri00Fol24xxBFxcy5uoNrrMKEPBEVp4+G2Yi005TnQZ2ULsLsBi2fB7dT2l5+
nOQ6wMzkfmRrm1NtkET+WNYP6bqWcVkElDHeDhOKkHNmxU8l2XIoxwEPFxME8oqDXQR1rDZKM4rL
/CKulK+vk3HlKaXA46eYwDIqMccxilOSRiiwQvdAli3gZFVRRqrfACH7eRzyHhvCSTLREe3g8hVH
EzH1sOxlj3M3G4ZAg6ve1cnZxw0tQ8BjnllItTRqmCnBRGT1sjjC4gqTTQ4bG/zw5LTNTYHXQnmX
OPevP1BKb/thS+v1cMyCQKfHssYL6IuHDF+yBdQejNV0eZx9chUn8F7O8dWbT26nLa1UEJ7IsaH5
LL5kwFKQBVMWuH5D7zb0XF/qT8LgO9qbN0QHaj5NbT74AdPUpP9LQU6WfiQTxBXLV9LSuYhrQTRU
E7BAhS1NERBdJfvaDrr5i73kPDFGgeCD1RzdkEDwekpjw/CDRvitrhc3p3da+DN3kOQs+noPT3/C
gmzZeT+wqD2KtQs/ENRYov8YCp0HxYCa5tSx2J6b0hDggSQUSZ7CB49+fKZPkPZMkYcapSbCdxve
5fs27KdFGs1tb57lm/m0i1MJrJh4LCRmdcvu9KkLJwvdr1MYEgQNTKsm1g4X/3XW/jWmzcOVJipn
6RSzcfy2DKdgc53+q/BXuMQ83NUwDOKJpO9RZ8bdrh+pkg7C0CHzoMl0vehTAE/dPDe+W9slBKvs
M41ex82fqKT6ScmCsnHGgZEQaXUnte6kmjlePEKlPoZ1zjcBJFkRVXMoBSC8q3UHDOEcgzHFhsBk
ahtD2Ipk/sg9K/07zDFSLnkGplDmOZHUMPDBPrxK8dU0jqAfgsmX86zGhP2BwhS8MGt3I9EYaqKe
F/3mQad1XZxmdWsWGu4ZfIIgi/JtZOfDGd13FcJ/yfZZQ4R1JwUvVEW8WMq6s+NGM0WNWsU1tiDS
2+/TGyToFDmqmxOyKw5FEFtJ6NWfnoXfHkuAmxZNEjKx+wWwQety39cOjLLnHOU3Fj8v5+tBuT0y
YGePeu8rQ/zWuLCI007pmC5cIhcNmOVE8ogAN8PCN0QlHSEwmS/JpMkfm/BQPInhJVEJY1KYH59o
RuSwIM/pXu4jhTX3p9ZVMec2CC9fc34bJY3MlsEGF6ybYtawOt2n8PIxTZz37jMQZmhH6kQjBAuy
Ou7rNz6smBATVvZDcTdKyXbYugMdXOZHLBOB0x0LHign6MPQVoS14LeCsxXP20/c+8BNQj92fHhD
q8QqVCmXbaCztyV7lnPVS+x6MRcs2tuYJT+D87nsDX9Rf0YNfH3RO1wPx2aO7UYnATX1PnbKim9c
K62pJRu2/VCwGnJEsFiYTfMvb71vUg5wIAg/O3Uw32NOITnJxwf4A/IK1P01J38h13pW3u1dMKtK
KeK6pj0FLbJJjptJST9Jfacxot6pax5aUr6Aa4q5MgXQEMC0D0GEj98g0ipe2q6RLXQi5O56iptZ
qAEacXyNU0f+Jy7qhi69rgAcywR64jDyALxpvdx/8xTtA25+M3JSK3/M1PWubXHw7nfxdM75VlmP
2rNWhsQlJk3mJVRg1jM0aqkmDMB6n0jShUMgn4TNHwf7YVXB5vcEL/sGYYpER1gZmnGyxNi1vJqg
hrxsQuvRa97V7EHsQoFmyY+dVqNtpuz69Gzzu0/q3bI1eL/VDW5U1+Kk5aNqOQwxDGRBaakyM+iC
ZHWKAGD1Zj0a9gcypdYr2nmUEZpi9HCsnUTgs5JHJlHx2hLrYSOFsJMIywOLe/KrF7Hd3+7GvO6b
nzYLx+8PKyogVkfZ3iHitJT+OBKcU0NB0khmR8lCHIYcV4X/w/hIuOmk71aOa3imy48JCfIL9sjr
vtuba4eJOM3Ar3o99kOANRV3qAURqy89MPpfk/9pRcdF36f6w5Ngqp2jEOWhjG+wavEjfxks7m0P
6R+tl6uqkQ1ia2a6EDKMKN+TdSpp1BvsRrbGqqRGn1pbOfjYFHhhsiIMwZNHMV1LbVZ4IV2+zErk
PvbZTHKU0ctOWMZpy04MlpF56W17f5Z8vt57hDQQNTUj7OkzQZC+C5HQ1ESpDa1bJHvRtZjJO0so
oqy9O9ukRJ+0zp6kUwRS9Pv7sx61SQtYpJHjD+4RSHOQBNwv7MkH0EluQBJb4xbC0LJsPYONIABK
Xo/LHQqBGybMcP/J3hnkzqURKloKY4CEBy19xyfUHo7+aCxqvGO+8FsPpbHl5WgobA/XGZe5AKAm
FhLS+uwNyPEpA0w1eAXUQFUg7akC3DYNGQ+xmGfhKUVEVeDyARY9GfZNvgOi0V3ZXJ0NVpw1tW/j
p/F+QFb+2vftU9h5LF9B8mlezGGe/hgDUQwp1XX/v2oSLBUS6FBjBV7H2/6G6PmdeZ6cZfJROf92
SdFZDQ+QMyAbC93U+A1SZO1A2PB1tN6fAG8t8dMKA9Bn4bo+IAVwRCk/BN/QYmh2frBkA0x/+eZf
5ntlFaJNzMQPia+ei4x/B0oIYDvFOfPeP/29RmPHzniZxws25jkEUHGNV1AvRjfl/QWRuiGqeI7l
nhi0IA54i2KtPKLfkbjiRUCNfSqoJD9DElbxz7CKBm+7fC7pnC/vTK0nSuocNAecCBdVwCnDDCPk
WYfnjlei2MC4TTzCrsunPrhbsct+pfZhuzqVxZLncRtk5VAnaegOSORUxSHKzGBacI/BV3ivgj92
85VtH86yFsBoMgjo7mvmZ5UQAbrf8HRoXhiWB3yvCIaVqzMgcAMhwaa7JmznMrVPWF9ei0jb9idw
r6CWqXVgdYxeeb3I+Lg8wK8nWYRDhzER/6DCA73cSF1T0W5fMUVVWvtij/uEt1zdaa+Ozj42VLaY
WEXw+0j/yFlRmnPNMoYq/ZL2NoTvn6Ld6UQSV3fjjVb1xwdQWEsXHYKmUlw2mp5J7qJLKA9FkDRZ
9M8hdkQxTkAP67ikJBySM+wDXXbwBJN4pS1gYu0Ih0NsX/LrW2mz9wF5CURXVnD4BDTsuP6Ynwuq
8feU1sMD+SmEkQZm9TsLdRSa4A85A7HT83cRAhZcokkbLFfBlQ/MouKlT5E4dbW+0LsStve05xK5
ax9yLEqsCVw95qV3/1eF2GpTYIsvzywraXPokKIWkJSBwORw8gbmzzQ89O7dABxr8JDc8dcklH3t
4j43HhwMSU1EgjLwv9UUoQ4URdlbd0xJuQdPXvfUJKhJxmNFM8o6YpxlPvCgj2/co36c307xDr9Q
7KiCawv5Azoa0Zs43XRQ5cmAM17eVES+6Bzl7BAU1SPiPsJFGKhqEDRqS7Un7Jz2IT3unM3qlF6K
tirHl5k0m2BFhapUT5pxPOF+y8/MOxE0O5/Y/zT4YqFqNCYJ+6u4nn+PhGfE8SS4Zk7lfQMUH0qp
VK5O7tBF3WiELz4V6MMhUeM0I7TAgrz7WFKYT4zg5wTATpSojx1mSjEGIx9oEICzSI+fiSMS0WWG
qiOFfWUfug+5R1WpXOsBhQHqYKFvDhCwHVxl5GmnGO/7PbxG/y1UMgbPWoIzF7+6tqOaSclD9POQ
L+C5dMbRm2S5BpePsIvFE05Q9jA7KRrKDV6IvtrEz6g4jC6yI4cLk0QHHbb9fABKSz6lpIy9p2aH
eptkeppl32B9fhd/tNoTeT4F5MGHfUmiOd4ftis5NByn+GmqXmcKGVa/mzTqvhfCoZFoYKKxT4nl
txeCgy+9EZvAjY0hk/OWDZGT0k6/kWzaCg2/XS2efBT0eY8fIQ0BuUtMUH/ZAcvVKHn/974OPERc
xehX/mXwexSUfOMSrMp1+AAm0AudP8a0YVfaw+xD6OkcfCeTp2aevu5DS4aGba2Gy6xHU7Nzxb0e
89KO6icyesHpiEdUIC/5ohLfrExWDyvsuKjB4cIz7MNo3uCfKU4CDmLnO86d/1nLtdSNWb+79b7e
v/kFqlod+z4bTD6/4rRx+eviKIeCJl7xgcqSHnE5LkBTRFBdVkoRIV49y56zdrvFVS4SnM5zDry1
j+M6A41a5jM/qG1gcvOPKdjcTXWxBZuPA57ZYanfqjvG1MH9akJnCxqQwJ1tqi8C1SsSZWK1ADuR
nJgFEYhBGxqDyTAXL3nOXcP6wBW3Mq7TsZ9vHIDKbHCR/txpHGyeCPdqbc7rQ02leLVYdhlaZuwF
+Ml3WKR9y+euK1LsjPClvrgJjJl9wjj/+RffFlD74HfWzvrfj+pKXvVSki5YTy67P70YKnn2/mpL
oWSdRdhihVmmWjkHsQPW+V4Z1tq+WGDqIEyiULxiR57MCcpy08pDgBpxHSByRfHmUJNPExJ0OWMH
QCbgrJMRhXnV2t6DbxaNM757GGXdrVU2X4pjwZa3W/v6p0Hjd+mDIbFJwxGggeGl/z1C8Ru5f728
wGBDqcRRr64cmcCnj0JJyiwDq8olnm/b0Y8kD6igor/uru6Q+sAEhfxM0qbVAfakD2gS19MUuzEZ
dNNElwhvoX9d7mh2zxinQOLxcGc0mDvJP7tdcQuVdqzDSx40WY8xWQXWine++jE5D5GXVZxDxtI/
P91eUD8tNNgtirCXlPIa5CyxkCgf0QwbYKHSpCrQcn+pdzUOR9ljaTkiY8BQcZpR4sdL0Bc4604+
LkjKYH6JrNvIcJ3ImZ09K/NbCqhR1FbVqiSSuwSN0QEaOJ15DcqxsLMqO9IzcCAwB8PArPuZJPG/
zuVahnnl8zKrL1E3zWnD/4/xwYFHwlsJzOCvCTXcqOJ/J/0vDS7n9MbJUAFrAgwRz5U0RR0hKyQf
zms+5N5QyvpNvfxJNnyNHM4N/EzEnRtIpI9kvZcRuiustYyMvSXKwL6YlieyMaajoCl0X7oy0Kmt
WTjbM7YYj8cBjYnPGEqfzGZ//J2pqTiWHMwo9DD81KF0x5jv5XETnWigILjxMVNeva3sUdEu5YTX
5k4bcD7WNoIc0QZ7y5vYwn4C07of/CD/uE9x+XwTw8KURkwo7t+sPGw6Qt0aZGcQjlCF95N1lC/3
7kb6MP+qTslJeMxy9MGUHkkyDDsuql2iS/Ptg1B429YbIXlfUOdKw2ml7/R75/i6D5obSNZobO1E
+w1ZzJqMy18n9jikNzaP5Tq8ZV2yUiboRZZkXjjpubAnwPGM3YtgzHfmgY6Hs3y8yu0Nvu4XXmun
ihtwY1O+JH0kVri6o5q8PCvzM+0/+6OvRa0YKe1/cYfdHAf1Xz/pm/yIa8YrvII+16etUfZa8XhI
fU3+fWPWACuvVqzK2aHKIb3TzXqWm5JapRJe+2vbrGICDM4GMiR7qjX5P+9LsvSI7wrvdJvPkMCt
PxJCP75RoL5RUX4fzHX0MxsuxfYz3IA9lyfQKZltjInH84Tfn7Fo+2p1C/F5QSyJiqjBz+W9sDKx
BEcumIK/AzoQeKE1jQ5b6v8jkcYvVdKY1JX+dP18r7Io3ltPYef3pAHFaylL0BIpqc0GUCnU/oX4
GmUQoXf9ct5XxX1dq/kd2h1cO9vnQFfiSdddGDpHpnNAdu7wotzgbodvZoZbdUbMiIwJzFjgfZP9
/MW0awygX02hN/2SAezguL9neNBpop8gIVPTwK+W1YUvI7z1HQQ1m26Qze3JwyEuwWcwOPvq5rpo
SFnCge1ZviQIL6ctEE6fwWBqDxrk4GHxSGKmMiRu4Tc7K0cPKIZMm4QKqMV1mDaHUe0KJXNQiYnK
Y2fUvFzhQBAfbx7ijIKtUU9fTDuppGFsyExOdCfoOlzTbL5rmgy/I0WSsDq6cUKGyct+gYSIB/M0
hbgRuGq4+j1jBc0lXARLumSO5D4YkGlJo+0u+dKEWCcLZDGHZePHmAhCAhpoQ9vv2GFDPW6pX1JD
rHgqrA3X05KiwQSxsDgaztJgIyYRLv3t0oFj4chHd1eoeG2TwTKOlrIw2vedmRxeCT2FvaWmwvbC
+hRwpHL/y0PcwrH6PU6o+o5Es+KRkAaDqp1u3kCAVLiw6uMpXFe6Q5UB6+FbLHu19167x7gBN/zJ
HB8kk1tHcGhn9UQcGca141JKX1Xnzy1MuDyRG1x7HI7Z9XVz6NVwZuFAkpreNNpkgJ5Zchv2oRPQ
OTxksQVzblCFMnctQjGIawj/YYSuy3SnBwttcTVxNwDC3ZIHMu/SPzG5PcgT7BTiuKF5Ff00kd1r
YQTBL//Bi64uXN3a7DtwGFPjV+YHIPna75malHi+X/1tIhd6A3ZK9IjGPUot5Y9tFcdYUawzmokw
IQC5P0jxdJBnymiiFpHr7hmimUoDMRvvg37hBGLI9C3wzffWQyzrb9RxhKPzlbdm8v4uT+6u0lMo
1J0vSkwWCoNyAeFm2nmFQ5migC09zmvRa00vcK7PYBSXyUDBJiVuoLxbXaO4+1r14qGM6K7tobNe
so++vR/IEwb4jLN954wyhna1B10ni/mdOSo4GyctogYD6TyeiqY2zgsb628HEGftZZMvE1DZC7DS
uoaK9yxzgqWpT3hFAYylPDmsbfS/WjX0y5BY/oOuaKk+jPgGa8XbvHFBkbn+pA+XGp37H+ckwUFk
ZK7X8QxHW/DfgzN1q4ObQFMO7SNy0lcyb/H+yUExWykygBw0uHk3zIe0/QbY9Il5q5aAB5i9/dp/
8oWVbjVyGtnSk0SGN3CX5LSVKE3ilk0PlfhZqnshVZvGbTlibl3xJo6Y/vuSU63mVNmW3zC2nltV
NADAxfsdKbQFSQ82TxMPzkKtyP6df8qHh+n3mggbjhLZe0zZ9aHnJDzK+Fi4mS4ujf4kXvAJPyr+
pGOs8RGo05HDUBDiul151PY8QLm84YNqcD8CHGwfkvFVbUk6dDE2cRGeXVeN+mLEoTH/DJoi6nqu
WKAcEXdVKdlVk/aJ22pUnJJtmU1CTXvtF0V8vTfSU+nDb6SeOvwlXQygDZDvaQbszn7cJ2fM9GSx
L8F7Mv9uowFHRZhXv1LkAgOZ/gWy2HnubWXkFDP1+hR71O0gSFQ2iRYellkPrgBL65PNUgEE7sUR
SY9/nDPOjw62NxfO4XreA8ltRctxyb4E61KUTWPaJW3n41Ia2CN91Opw+IaOls6oKN33Ovg+NR9G
IITR5rmHnJuM4f0F6VWsxQqsgKUIjcuhGobQbeKibeBjuPEiuuXreavwfLNVkM9uWaxVws5snLE5
jshWpYDYIpp3vNzU85dMxOwSR82HZAveFp56NRrv11J7TREsbdYQNf5T/5i30SbzCFVXI6ucHR0d
QE49NCgVpwLm2DxkTUChzlbO4yp0vo8BPS0WIYORRwDkOoVfI3prxfFzfEXOGuCFJeuwquGZ4W3H
mn4S3TrujdLzQgCz3cS7MhXiH9ZTTfMtHPpGuuvCuo4yhQTa4RvTG/pNnWVV7yh0m6ssCWynbzQz
xPDmNl4B+Rl5ZdA0io8SJl+Sghv8BctsiEQNNzbgGssdynAu4hpxsR6kp7iK848CUS66cyAFVGYc
VwJN9wiYqZYVLSQyAQj5eSfpJOJAhNEENu9tmOLHIr83tNHxEZHu/kDS5qp84WpZbtc+vKTVRrjJ
Nq7Kd4rLQygQRravkAw1kgfl0wxL/c7AMdi9G0LTiWYhw3FOLLV2cgijLTON25EtO+0hGaRn94wR
tjusdnOBqpcGqShLhgu/Au15LaEscMjm3+HDeBIFw/FsrPOxbyCjEKkD8le3PJ2bVxZ9XtXW06by
ZvAbW1V+F2+w22y+JQxazpv5j65FNnt8D7DGmIdQbWcHXaA77SQlOBTKu+QcD+1xMDa3+IcCP0hM
avAniYpL7NN3L0vqxHFQLWGcMdIpF9aK3FPPSzxYK2PIOAwy4Uko3kFvE/aMCfwZQApqfPcannEw
yip04vug8QaOKOw7J+vvkdak+Ok/3+ouCc9NheJXSlW1Wxu3vSS+RjiTdacqEviLgpwZt8rtpRKG
jQCbqdTKHyCiZarRJrwi45fcrGI00V65PdgMU+8tGswsGANuB4aZ11x7yUYpF7ISv/jbox1dNHpV
V+wvykZ9GaefSgQsffzXept31Yu0iES5PeqzcCsrIhinF6CbcUQZkitkmTTvs0ludoVJWPnO/xXT
0zd1neHcZm/QDNf6YXkHotHJJIUvhe27Q1DUOy6atOA8DTCDzz+Vl2PVMQH+l/Gckz4CId9nN9Wg
ZoxhJ6mNi4RO+fvuCCEeTjFpTjdjznhhIKi1s8rAXkq0P6KvhwR/rH8f1tieP5pgliJ1N3jMBqRM
TGeHn2J81ppdJE2jBXHCiw7NN6m74eCdHiUZQ8senURYDich6iFU3nZ1SqvOeL7yxkdwudyFmVNK
pbWIUG0oQdI+GkeNpNWfjEF4MVaBx7mFWDihYym7HP1u7xG/ydjo4zsXxFP/KiigURPYkUVTjrlD
4XKy4yajmkHAAac0kURqEeaNw/dnrtrYDTW/4K7qdwqXDUKj3dhNHODoHBKJ/ku79XGhLsRXhSLE
czaoKuAH5nxWF2Bmmpn9o3pO+PI6RLLw0DSHXbbtWEtaWl25Tnw0wqqS4XvBLLc8waOGWkfzzE3j
tW5ofrUgBdM0bqZr7lBXZokdoJzVn/rp4q2PHww+NcFNfp0P9cfkIeM2dpBLSdJzXxs/kRKhcoeQ
gAvBIet0CI5nAmLHcK+tTg1uK0KZYNI14ARZVmGEmRddeMLVwMen84J5UXHVJKnFb+PUxJdOAMUa
Eq953LuNSsHkq47WIBvvBCGnxTCJGgPGOswZO9TQ8u8VRVr/eVbuVUz+9dKo3Ig2m5wursuUFKLa
g88AshFrKCNZ9COHSpDYrnWDsGulQsb61hZBx4ERGUrmDV0OfFu1xUOfJQ44Dg7B1irkylFymQtv
3G7nL9SiBkmfxW/gKQPzlfD3JxD741Vjx4ebN2IAIc8EEEG5Io2lWY7VlUD4fxqikDmFQeDwemJF
IfWoT428eBTYlpA8Z5ILebiC8f9FR0n/eN6BfJ3GJHx8bdOL7eiAsLsYMoRsN7HIbuaADgFOpgkj
7Y/8PC2AAWOLrz7cGCjRsWLLKsFX+0pa3GmYW42PtgBFjcs7Mypjg5/lxnmZpYCxVrivep6DIuUe
jfCa4bCWKCFU5TPCa2uyPxWIJ3yiAGpGPyjspFzvz1b1Xtq4zN4UGxPKaWG7w3XThLVUqFEYhrlD
Kf8A2K0hhBBWiWgrDyZ5lyyv3e5IMHTDV9V+bJ41VmNAQtFghMogopWEFVzbCUmZ7kebT84jP4lg
NcM1xYi6mLseZJnH/UNCC7I1p9VlSLV1GXn8F2MrZc7bkPAWYZZhui3t9zHzZETW09TyD2FJIDIU
rklSC1lgyqvQaylljIANkGIcL673MULljUL3z5dzVVRSHJA529uKHgGFaZUFWOZmRTjYc9vE7hfV
GRcgaRTDBVg7S/LnHtRk6d7fPZZxIRIXgvZFnJj1fuV2oQuPOhLIOkqi384ZG5Kh/TfDKqOK3khh
nEktnHzbqNGuNF5vaEFRFkmftFkOJOHSclBccHbdY+yNI2csPe+0AIewPrCRZGsCKqhdVhwcH+40
X8zlWgYQbgKGy/D+HqFcNhoLloxi7Javs1ZADxz/qMX0s5FgdBbKC0incCNACY7ThXJ6AGwFN1HZ
PAQ2vB2Vn0Dzdd4dIFUN2sl6FJCISyFmIFlhLahJ+bRNYfYZZwnQHI8p7BS3fCtbNOt6GQWxmB0l
CUV4/Cdq2drpgYjPUAYd3VXamamibLemmpD4f5tBe6wxJKbYYhC2LlDZpI5kfiWgd5WR3f9rfyTf
u2bhc9Unpk1ont30JLyID7DhOsgVIydazhPUkMqBPjvf9SHSn0in1EA1DBoMoh9+q1nOnrXJvDTe
/FLbddgqW/qlq642RQTCuTFSOZKlu24Z/5I8dFnEHrie/sJH+3zNPZ/awzdSRsO8aIpHiUqWMpD6
tti6WrG5euBbXaUYoR3wOyVdFAMkkTLYXv2sNSt94n4b4W0etAJVqnMJYkQJDLxy2iMveatrunZj
Xvm2gmTPGIZDC9qG+vlvJW6x04a+k7hQdTXgLB+jcY0MUZb7xdFrtxy0P2vMlQPQBrRRtWR3MP0+
ybWKsbdZlZ7SrrxqYck3IuTOkII27RKElpOG9O1KnQeEnF4DL+Ws/Y2/yMhKi4blQ3Cs1Z1s+TYE
yYPBNflWqUVEY3ncLM5NQhqud27+6tYWoXmWka5WUmq7VxoSA3ZyTKRVOCSENh6bO/K0kyi+FYCG
Vt3DNMgsCwR+0jYb8Gw1o46oSXs2EpVHXv0qmwm/ajtZDOmBPaaQmnAvNXkUanoL0iqZNprPRYCx
kMM26u6olbdlBH2rzmKYMcszBgNUUZlcUsu733jaYL/hKU1F7MRKBGuuB3poZGVkjdWA8r6kwtmM
jtV+SSgAE8AF6pI+JHmmmANwVRLqg4sy23E8gmy3YFSPkNI8CsRI3OAlJ+i8dy6tr9Ki8B703wFK
OO85Af45vloTyw5XCZXBlLA6s/Z3qy8uT9tb8NqvXw1qgImvoVWpZ5u1BHykA9H0zUbV17JwICfU
AI+R3Qp4PhE+5xu/cENmpQNT68R8Ity31ycok8WdDKfW3piILjOHeqUFHgLqy5g9JnqexY57AGDU
zp09nLaRkyyG05aPZKre9xPXT/93cfvFi0gX1cNz9Mhm4OAfgTJ1FAIn8VTantQlEu25b6VMLmJf
uNrBxkKUVh+U8/sz5nribJckpjVggAz0qEpQ8Skv149DaGxU3mYVt6jsm/NPq4zoIi5pMa6FHhcx
3kcxTlkkbnvmxiiDAoyjJtcjt1S8fNmsoQmFGNlypYfg3rJRHyTiUe6tdn17ro5HIeQCVoeOdalj
HFUyn69F9rYH8+UF2yu8dSyf+B+M/obP4+D3C8H2GCg9cF/8dmuyg4xIUOQto/3UnzK6qqtgzkCi
BLrBvktpU/vuehqrPBDJT1uHSWN+p8crgEgduijhCJzhILPDYO9URoy4emI5nyioHvSBGV0q6ZIg
X7BVhX+ADvwIHGJt8kbfk5V24Ja3J17lGkxdoeVtt+Od8LGoHjTkPMp5ONyq7xgmf9Rp22AqJCWe
6iwQsHfcos226Kuj0LDZYXGIFZddzp9B2pmwlmokBImphA1bMcGFp/c+z1w9cTnJmbgt1Fr8wRDo
OIWn/wq2gfxRk9sKU9RpjpaiC2JTZdVQTpoI9VCwyRpzKd8Ztz9iyi+LKD6HXVMhAfvWD8T4t6xx
586SdppX1CdO0g+Q1eNkORu8TbSDgoDlgVgXsQs04B0Yv75UQmvo8Gq/WBJ9C48OozMpANDLq8g9
rc6IY0uD7HAVy4x63xnf6fCbYMENVpvZf/VpK3X8/w9kyT9t6fN6XDGB/o9yaBKdRC124vOnpqm4
ACFfjBCpeQ2UiEVZ0UcKrmg415Mui3HBq5+cD7FtPMBUQZTsDVYkVuk7a7lrJBX5/DhQXfaVpPYK
MQhliRwE7ypAzLUZT8MWpotrilCRy2x46JsdF48zr+C0XHYnBR+GfJBBsD6OMsYglUda2DcSGNQX
B8aRx5yDS96zwP/wrsDhYzGuuaoWr0QmpxwqC6xnq2B6kzWQMUkn9R9dFALvG0EJWhbysi44M8hz
o4WmeUJVv5KDbgVntbfa4wpFeB+a+d4/znbx0z+bYgmpx8/eACY/L+cy8Ij//86R3+cy2Quil9it
eyXxJgsn7N0hD1IYtT5fS8Ryb2KNfDZjL3tvu/t3Bmg42h5sAEFfUhBO4OMqfF/JUgOe1/VCYlMs
cs2nwMv5cLl/UMTRC3XzXE7nHDPivbQWm2wFd/5dso7rL7+oarIQGXhmJKwzwFPVDEEJHWsPHIVT
3D7xbs1TqsdmtdM1CYR84jHN5Skcc3dxVgOU1mkZfVOdHRwo87P5+1XBsu1ftun9mIye/BxmIb3q
BSvXHOOJaDzAdwMmO72IjkVtwVIWbyrMtIc228IwpMXUYEmMy0KwKqdQeM3z4ehLQeoRztY39I2N
0n1UC+HNe4bXUfcKj7U+rJlLXz40ISzt8oH35fv++gTejqEi577pKOmcNtj7RCe/E8fKVGX8SPDj
RqRAwN/dTK/hsyI/GUQA2uzabxbBri7FQWBdUjsmc9UjMQe5DguT3tkU53GX+Cu3M13kRztu5Vu/
SESl9u0RN7G3UGpSs2sDA4RwwFLOgv8qXRxyEq/Vvw2LQ++wPHffLXEiq/D8Unf8odTNG9uHRtPX
znx2u7ovV8A6tImHrgdzkPaRDj1yoOTMkzzDyNtL/2lDLvsdekr8UpODHW5cPzaWUfmlm41MhxWE
OG02zGdsNNgviVKqXCuMNvtuWWYoFd5GNOB3Ns5Cni53vknMOEZQhcvd3N83EVHsbxHm18kHqodD
OZVyCfq1H4UGHxB6oiCpm+aDklBfSiJA9xRyybQ8rRXJie3KGEnDWbyPZV6Av9jHTUY+ZSnek0oS
iYvJBJX/HWYoQkkE9GDx4Z3hRgI1P7q/Pnqd47VLPdy1FmrF6N1AW+MMPN8VlzIw5JynZXJwgV9T
IEQTbEWsAid2ksuYg16SseIeof3udpnhGLxRimKinMhF8pygQELd1fC4QfODE2tASd3oTnqEcVpk
WO7d/BJhzuMECQUiTSK+8HJ347FOM4um/O+lrq/S9kG2fm9OM37vs/Pupmd79/T0rOJykfg67E16
CoEBSdAK+pkC1alo1605LN2emgbPy8MfThGc5CiTMY1OPXyvfhfTHU5z0dJfwIBf2/skiK54U4pW
xUl7ljV9a7EnfpIbhInOsGgufyDRRvFhC5LT7j8ix7rmDjP7Cu+eTXC6+VTzuLPNSggf6C9LbeVt
jyrDwbxwUOqE/M90dHC0iXHRnO9blv5Lgb867J+H8SRW0S6e+MJI9uNi7yNo5cUYZfoqc+xic5Cr
OJ22trzylEblznq3CVIZ8yh/5vM9yZSZ8UbA1svXTrz1iJKMU0Gcl1kugEF5nApeRFv0sZwxoP+M
ww/W/RoIOSqsHZgHt6g22Uxye34z+oajsUbzxGHscKUDNmmAuKg4RKe5wRY/3nHKyfaWQsPzRh8h
q/sG3AjD8n26q8lGEKdaQMY0I8m/xwIJwuwol/Ep2XplaJSXzPdrJLZ/tAeOqpeh7zvR/QXEQo0C
WIp83KA5I0bCw+R4Oh8jsiLWM6mYqq8LWOiB+9qZUFLRTZqbdIpIMgnVTIWXSmQTNsIywF+3XcFp
PUg4egT8VFh/DW1CjFmbon6JOJEc8ER5UU4SOaC/Q9aUI5y2BtlTGfyPuijaDTamqxJ9VmPK+qRe
4YnMRA6qpx7TtyVdk9r8LRSteiJGS+5rOpCxgYzhl2atw4r456N3yHSb+pRZHlV2C7Bu5/zXdGB2
bs1nnlTcluBygPWcKbIlsRib6Kq1RObAO3S/SSJ6zY3Ix53HupN+8e99HMs2wfAOaBJHPFP1KlRd
1NhJ6w/5CoUdyvuCn2AHw7YFrW0M2ozAfS+ZabqT1CW+l662d+c84KnnLbGyZ+i5rwcM0YX7U94B
1+LjZmzGdRRQvUSjjH78X23k0wiDVC+dlV0tG6Pcyqyc54TLgGpooGgpPb4jHnCBH6pe/ihmsfpc
BGm26fZVFbQ4/rkuurZUBMJ1W+xzi/deuqesGIUkyd8PnDo+bFzVeXv6RmiRbGAMNK1/8gxQkaAJ
tAPTNarkUrr2RcNkU4GX/iMoklktxnfBiIbR4so9HwGz2wRzUXFlHhlqSX/rX/DKiJPRgnI2ns7C
50EhUtHB+Wg30OMKV7grHvkliGSvOYiYoEUQBT9Ul+jnqtY0KTT33n9MfatYhkd5wgD6waGFDKFX
hPyuV9ElzL2gPsLAuH6BCzQdFccc98hVh0yX7T5d0Z8V0+imoec7OcXyfcBBPZ86bsWwxiy2FkeD
xXAS0t5vEbGrjF6uaiEKC/sVQ9hSPlN5J9plG+drmJ6EbzM1mhtm4DAZBfrxCZ/GIjLgoPrnRbfy
ceVdd63sFPTGh5Q/nc1ci1UtxRmrxg92L80nQB9OI+nMkLzeTqOWl1vXxEt8F8xV2k5bzWDyKzhT
38t1WXfjnvTSBT2S6tzALI8QVFx2Zugg9bowaqJgePOWi2O6FkquOWOsNOItNUNzfT7lGc2CqyRb
+lntNRQIsgLHP72q9AiWcrbu04QTtW+A7dzToKe91sjw3QaxPAfoD64TFaboXQYLy3TK4htv63pP
KG0ecm22j1tPMxjzmu8g4YwkN6BGocs08IG2XbYisfyHDmCKYYSW4I5Ddc1CT+n2Wtvx3MXBmJ8g
teNgreoNT01mIiNmrU4dM5OLwKMn6alpwkYmeokLIw6Ysb1fskTUL6n/7a0qTq8gGaOncEcM3oOk
GWi/A7Y1RKG/Qs7SGuzRhxlEQIbD/9eNk7RLn7vRr3vZgXV8xsKPuJxW96U9fMDIH4ibk67jbqpp
CMJxynZBXEFzHT7hpp80VM4oi6Gn80D65RdsMkNjhsivodgUCUuHF3UeN5Y45pwJmIHhb9cJbULs
+NYim6XnA0BCfNeGtmjdW1wfvGuDNP/0q4QTJfRM233njzhAGLwwL2JKaD5jlHy8MqoLLl2Nh721
yyOSxZ8uSJOmMQFq70c1S9n5PzlgSb7Iwma9iqwjXDa0rPFYZw/lfHNc9DzJULIDzoprpXevqeGR
6bI2BtjHApHNMf9fdjX3k+6JGI2ZB0wetttn02JbkDK1zUfslJYRnxIMnw6SD6SqsARveKVZ7Srt
XUnPEaPR++PQQEvPHRt8Z8cgFbQNN6v8V1kgxv3cURfjf+sM4ILuKZNdenYE1Ywv8Ere2J7mTqs5
ETVHPwgNEGhsyX+FPjqvcCjeT9ns6JEAkC63UatvQQADzbc5gYu0hr2M+wZVSh8JKZJgaL8KIiy0
04Ojgd6BSub+Z5qQgcQDOoUq0n/rUhNdDAahIBOldAKaJ3tPu3HxSp0QgB/Fm+hnr9SUbSRSsfzU
FpUFKUOPRE+pxgPNCn3D/JLIyAEivsBv8HD6DDb2iLZjXzB34pSMRcrPxiHvuPKhbjSW+ly1E4IR
GX5YT3CnMEsjtLgIrcd7D2+QyEW7OzkrSfy8lzQg+lBC6FGAuED9jiJDV0q3/GJwucBECor2s2DX
91qos3+NdqyqemztEql3t380zVa+8LFTFix05pSUfYwaFcMvumfHHn4lCv3B2aJCm7udqhg+LTJY
1RG0bXor9GCJl2NfSDkU9PlU88WdAFAPKL2omahrsmGujgsQPoJSFmBT8GdjPkGj97eDYgiE3cy9
AGMg/LrWjuZZdGEDyJbjy+zDBmL5+L+sexWtTRF0tRby5x7AtieU71AoxZ3c//DLkVGahS6JqnSH
pIdpmvfVp5MGwp2i5oJW8wfSw/z9FQg5rT+2iY8ra3TiG9OdUqh3+xpJDBKXloysuSeYc+E2RVj7
fKkF7YP1ZRrhD0iBFRBDxMfqR9FA8k/CCZ4xlwGwOaPH++7AmAessfmgzbLFNnU24c/1G9BwNiYS
OsbAbGjePoLzkAFWM2Vl55BcH8mHMF3th8Gtc2VP7PGc/TH8s448NVRKfSJ02wKpRWE1s1VYCEIW
tOe3zPRX9BxQdpi4zrRQJ46BBUmi4CSQQKa2m3zE6xK9/yKD1QRqYwA2jp9kXizWaV1H6u4HS98Z
LqeeW8+MVEU8C0w6RqHWS0MsZmQy9rkM0DaPeEvP8aLD9nWINQ91KJIdCWmbN2YcW58UFNkZEGxi
NRXdEKSY5cq09oFMIie3YqMHeDuc7MAD5YLbesEcY81AR+9V6EXfcniDu7Ox82DCEl92wPBIDA+2
kzdDiwC7sf4f1lAsObd/sQQPy3Ygo8Qn93AJOs+nV+AiLAvfiOIBjDbFHHC+ZKfSx4RV8iihpZ0G
caejIWwcTTepjVslayCBVNn3/Madw3wFSWU8BBOi5kNUyqauW6KUGPe7AgKh6trxzoJWIh6zI6dG
Pcg4m++9UDQ2KRgrabPL5wKaKDeq7YL2EsMp0/Zidf7fr+8oSClIcs9CLpXThIHFGJ1xnL+TYYDw
WPCx0iQ3NvPMCPzno3t9tgf4c1A3nzkqN7Wdc1jzSR0J3vwLZd2m6nBeOwFaz4Idns8ta0MsBn9U
prb2y5JxOLKeuE69N2C3lLDHjFfKIIWqJeiVZsbMlNbvA/h2el5HC0yaJ+3SxaSGI0NkL9r22lrY
/Mwa2QBIcefTb8MaVPa6k1M22cp+NCeL1p5s2mStrkvOEbTYHKlfplRCgHMhRvnNoTr3i3E4Guef
JlfMKnTONqw/VtQjg6FyER37fSPZKx7OX9ysgYLI5i+4xbxSiTEOaseAUvEdPLpoZ1Aytx+SHCNr
eW7ubSI3ZUFHN0UfNL+DS0LBQIdyvdyiLu+VMvMHejDSoBDbHUYDxhU+k4o44kD0Le990gyM+9Qo
OUQh5JXO7CxhhptAgqOChhVi52f6wt2btiJpegxyctVt017i9iGVtjaSmesTariRxb56I9zlFnib
KI1QClsh6Hc3W4+Y44gfvoablWIKqWYR+jg5jzaBUiHDJbgIyI2IZ8T6mbkK+WJwMIFJmOGds4nA
oLiHwY2gy3x0g/CYmXpXy5A3+oR3d0Rc76+Jokzxa3JF9xZx1t5ap+koOWxrAlKwc1CiCewe7wgN
yS3JK5KrrQ7tt9F4HMJbNto76Hmj5UET/XDm6L9Qq4epEs7FabWJruaNxcZ+bbyjyy8yMp8S5pfj
/L+jx0mEO+TvgPfQf7v7O1KRsiuswqZiZoBrHaTnFhBP9B+KIKDGG5dOTtaVO5i9r8yMNVaBtzA0
I7NbPVXQ4qYHfC3sLQrOJc7o2GwGXvkUMU55iC1coDsJ8laFZsltmryoWp8XaZFi9ci+JdXRAKHj
sFzCQf8hydMpcOqiZ7Su8+EK7j2UVHgA3ap+aevRKF5uxS5Y28m7n7jfSPoyuyt+/aqdhcyUNVP8
OMtBZvwlfe246Ch4XN/xI2jQWCRJWH8I6QLPrCOOen1qKJSou+pmFadZh0IC7wzcVE6aT3fMBQds
1YjQ3DQkpdd0d/NEZpJomc9+Z++9CJxvoheovmmsexEAM5UpmmHhR3T0jSw3aT5vvmlEq4A4oziT
3RVZ7mf7TIkvxByUPsay9EGU14Ea2AkVXYnU5vQ33XwiNyrxF9CQ2M1lj938T7ca9GBshvlz3qxe
uWyx2KkcmS7vDpbvhnmakCZP+KBTJgVTpMEsU+FKmlpHrxBwZxkVEhSYneHIQHXEEVOHwOGnJugw
wL9nI0717vVw7DE2V6R459CzXmx+gVOugMP7UA3v/ZJShLfnwdq9CkVCvJcM0VEZhW6VACvLCZWc
n/eL7UxqArYu+DX9cGMsMcjvQqbrAAlXmCXh6rmf8kXtE2AImJ/PLW9EmhDlGyAD0R+JZ9yLtq5I
Uq4c2q5j2VvhLwASMC9QHTcXe1OA8HygUU67VrNqKyLP7Xnf45942wl8VVX8hS9xXOnT5kYdfE7O
ccMFowQVkII4cqM+mfJK/r/yp504aa0J7K7EeREIa+scMhQh3CwQK+5Kt0zpt9gcT20rYZAYLlbd
FfS1YhScqxp55ErSw3b/WCfR5RmHHV6NkMBGFutVQaIaXVb2oPpKZx/OvXfpBaq4emovIvzrU0Dh
zv/gaFZuNSQAJAcKvqm26pTUUHIVvafapo0rd+grAHh6PFPD659UFZk0xmowthkKk6DF09/nCcRk
oxOlwsp2Mh4nML5KqvqUuuZ0/tNJPqGTcCMC/3Pp/YLKR6wmpVrT8QXz4RLIhjeUpCdDvNYwykRu
Irs9K4nkX5WXxgDQOYZKqgkNx8y+nWXjybWlaHVJt7xXpwuU7iPVMShKlqXxiLTaEXPLc3xV5Lb9
5SWuFZLeqqtyM12yIokLLrnyTVGyOxaIAEPP4soFRkEBTpGV4qvbUl+W5UztsOK6t2n7DIfc/QgH
Reua0frOpv22wYMO1x5413GUMKCJ8RKxjkogAXJJ/H6VsqcVmP1zlLh7B4A76aUoIwno2F9cLS4M
934Kl+5TwRrd0bFYBXkjt2uqDiNkryKizlSP8TEA8xz4dbbYNQV4jPR7Z/m+gH/Rnk7OJLK8kc92
Maq8FL6fGflal8wrqwPMzEGi1jFSEAXlcmxDeJ6E1VgyNw8D7gd9kW7lIFVMsLr8rqq4IDsbrshN
yIkqs6jEKdddSN55QG83nlv4rlbG3FDaFWG4kzQQ4FHrRxuRukGn54SlklqyvKZdXBhhTUBpMJG/
xsdG17rAeJunYnTtflKjz/zAdScFKBwhxhnByJCnG69SAsU81hRruCdzmpw6OU2Ltq1DbpUMpN4V
f7ZRDMGrvBTMPRTKgAyuuVQ8dzBQT204F+Sw6Fg05r3oqxhcxM1OxCY8kW2Di9SCImLRPNF4pVtR
o9WFO5sNceQS3/C4V1nY9/l0lykFt4Bk7CmPkf4PaFytnBWFcriK5tw3ZV8GHLYk3pn8UwsFiPHL
ohy7+WTAHRm1G7Yfwa+11xaxhzPK1kPPgQ12n8thw3rLmgnxVliw/wS5rVoqQc4MwrRJNtbqNfYC
LGE7hzoMxZ82lkDxJPD75hs0r49axlHPJFKlflA+2qgk4gMr3H5Sb4KHFRK++5PdnjH2M4kVYJ6p
pcsfmLnLTIVnosMGFIpn10MElXXjmO1Rsegu6ktsHpa8lndsngwyMATgrGBIu7ecc5KSg4tZ2rDW
re65HtKhNY/4dhrRWQx+XdLGgbDbR6GC/Tu7frfAiPc3RrB92APZHJ8cr9RFgpyYeoMBeVeBTRVR
hS+2Lt9Rs4ovW9ByjlBYkRBsJfOkOmmkME5DyTBJmOeM8PSPEe9jlQxsxLX850vl5Q3/ID6ngQzT
+vSnfn8T4QQSVmgSL3ei3gOPVPu9AqAfy2jBlo8WlI8lLfi949oPA0tVwDnNymCtqVLItrl7of3X
0fWWC/OQSzTo6C5FxXl49dM5L443hKajDF2892QUxgT2Ndc4dxt+utA4lFP2ioJlS4dr2bpI/AlQ
9aLIFAmC33i0JGl7F73+0dYyPKWgCQyF11CSIRsuLERmwZsJ3dFKjkzCGtxad6698gxKMc8D8ovm
Km1xjFpOtisAeK/DN5Z50O35Hu3Hd07tnIQzwgi4JJr+QtcPuualSHPhp0sInYroIr6jcRcOhM+d
rF+Bs3yUYIG25czazYo7iOeIQyp9uHI37G5CeSNclpukv6zyKQM1sRRBE8ZGctaTWxYig5fst2Ep
4ZNzCX+sfFPUEtHmG86Gk28myu+U6I3oFgB6CMiezViAhGZhURg0h43IQJ7S+UK8coesHlvTN+1+
fjAACo18YOPkdApxNdE9xu/7Mk0MWqTPIt/B9dfCm7qtoo7hHaFO/xl8E5SZje0t82yk6H5bySxR
vWUoGGVGson8J0AqSNhyrgAPmd54n/FSh1bN0WM/G4B5OaJQ6ZEUryJ7Ya5FX0ALT2VtKWXRGdWJ
KpP64gX1X0f0FfQTZz9yKlXe4Akzg058zkoS49C4fkI3iKtTYZWnP6V4CUCaQLeoVS/0dNPlXa96
nX776DJcVmJPcOnSUZkCUPUBc8GVsefY00tyDmsoW49Loa1IUlOHA4q/AfoHpp3zmLVPOseVJrWW
P07Ja+30xtlatPec6HnRz42eWHCenntb/Jh+jtOwAxwOSX7HyBfZZu2207faOvQk+Lv0bwZqQbxf
4eOl8/q3yfrRcsdAhlqSj0l92p1aLNZN5lz+IU+RFxhOo78P6jKK5Qc2TjEcZFBQF9FlpHPKblON
u25HFwTI5b7fmsOW3trOW8beKW8BSUSxVkek4IkPi2kLhzmWk91WDj+nN/FRtIsH02j+hPdnuRnp
kNuiNCIrE2/y+XuWZ5aDJ2W645Lgi3+DKNe5m7+35fF88zoPTVhHE7szW+jrYtdPYIkZ3lm3FNil
vBVKrlQZ7/O49iyjlKFRSMWoPpwLh0AM/1XgQ9sJMEYhbNtQEFYomSPufYu7k2APt/DvDB04BkT4
yxHSJBRo3Bcedg55b/ZnKvQM850qyD1sQ9BHBpFrnIqLac5z72+9Qu24bayPaS24i6TaNeXfIGKP
/TQZ8ArOiQrmcl5RrB4eoPNEd8cuuniguFQltX6kZIPCY8G/P4aERY6kIk/+plQtC18kOauCc/b5
S+FEQ6WWHGjCgUD4IAKMsiaffZbbKfuC4wAPk8QdZwbaOZMS/ZTxiCfYinaqMs8DsBzcv0+1Anbk
PvYaLGDRMZ9+5rvjGDFwqFtblhZOvq+0Q2AWNMEyj07sab5399oKlRG0vcA/UrUE5gB5Cwj9XFkR
Drk9r3N4649JtmAlB5DS9BppSZCeXADvAa8aMcP9nISkftdinITfGWzO4uw3mICo4Amg4OVjIwo8
kbPxXsyEmccaWYiKaCXWVctv673uRPgFYECUWkI/OPyCy73grJs4PAtg7uxALOyVFcLl4qMEoorD
7cwF46zsjuKe5oih7n/iEAtpcIwXPB32SZ30ol1TGkZ2IDDryWY9EWLOGevEbFC2+z+fYEdZWlMb
TQWFBdv4m0dzhhK2aHu+twHzNBGZUD+5ldWhqkxssoMZ8KvCiH0ML90H63W5WGIkaApDB3Glc8dX
pHhSIx+6vLo6uNto3lvzRIvwqwDuV/1y4soBkuJDxani3TkCZJswg7kuFE5V4Vva/2kRB8MWeuay
Gl41gL3vpsEEpSDjF5SglBVPawRxoeHESqex2TAq99BgXX+OCuB4Tik7pphXjq5kqNNd7/AaXwss
GmAeh9s8spuuB6E6pA0+ubWUnwPjRFiph+nwvPZgw7L8Purm2o0M+RwmoYv2erIA6fClfRfx8tjX
lVtGxzk1NOqxQ7Zm0odjyoJ7usOY04vidUylW61RNZqjNDcPcEny1wgd3Z8yALtflrEckG4AIuve
0Zos6cLMskueHHjgEwIxFfgpDc3O5z4/3XAoVV0fbfxxOcLyWz8vZpWlyMKXCeuD1sa/yfdjXQLi
A2cH78GaI9fzxGcGvlYx5bHYJZF5xnYd3gEOsf8kc2wlhH26OdRIfDdit/9SRv2ZqyhZajh9Gevq
JG7mDK5495/DP0ADcV2WHFGil7pTpYJybHyXL4iT6Dq5LxDqUkusX/SLHl2aEbiS6mCAvulxEOOM
RBKvq1DOHhAYIOzqo/NZfFGbuSu3tE59EWT5bmomtmkJqQmgqhyTIVC1ZhUT7IE72X7k25n3z0ky
OcdaagbGm/11kOPXfUeEgQgyDNUYqtVBr90BygQj7/aOKJ4BfDbttemXotA+gcjg7DF7IrTuUKXU
iMlZfkOTGmF2auZQLsWQpAKHFHyNT9iKqmaQIrYji99zjg/vP7WrlklxTtcT5HRWdMHOWWZbykui
iwWQMAZIjwnwCvDQ0s3ikfZcRR1pGi97DswV5pOic5hHz1x3gtKurhYEeb1+cZoKvP06+xARf0Z/
sstBW1L9wln0rimJHYU7jJTI2M8/7rzfhDRAscOWzlLbZaI2SqHuBx6xaWImLh1IYaaRtY4C3lIa
m19ZC+aalJZBkOIPxQa+le4TUBia+B2wGaasepHCW5UirbbOQj0jgShDAINelhF+EnCn+lXgho1X
SMfXQF+IEFaC/b07P2eu93EOuQ2DcbUQ3Iq+ASCdes20+dgIkQP8j9M1IXOcZblNuje+iJyyqOIn
ely/jKg111SWK1m25sQT/1qukNwQlysul6Vl+5rN0V6FQVKMUm/bvyKOo5vnLNMdFAagzXNOhbp+
cPWESZcu7sMmRxJpQEtdIQuLXDlhPJs9gFHcAw6MMvprxMIr98mZbK40jaMHKZpS9/ofO4QGvlGd
kiUfcRcYyniQIme+vQa557vX9GUthkSoQ4bxfcVdFQGPVzD/3c1YxQFPw0bBCmnlOp+b1EShGaJ/
t5fR9spB+epRMEtclhOS9YjRzoYJTZ/JkoShgBbKmRF9bAyLOh6aoL0oVPUj2K0bpmoLVqEsysKc
yoTIKtSeLjfWI1qIv2e89CVUf2T26llPZDerSpyZAzOUg8GDKC0/VBn5BS5j8C5RFUNydj9nvwI3
2Hp52Rb04tB7JfZ3tkKijUl3MJynbPV8uP+EkEX8GwUSeNUXkLfTnZifuloYdNDuVJ9kMvihtxDb
WeZ7MYglCF/GrTYu1y8+Pmeppe+9wNV8JQPMFt88nVHhmOcLQQ/rM0ouV+W893GfH+Ay+B+/Tf+f
p6f6ceS3LR1i4bfO08kVfddsfdyUGFWBqQ9KofQfsy/WqdzJPdkFxZW8Wud3YmTk+EMUUk6TwGJ1
hDnhTe9R4osThwsSc2QmEiO3qTBkNHQqSlQ4revteOsEch+Z0LJf2o0urEQBw2VifoCDY+pQ/c0o
jjAj/T7Cd8tHvB5WD9GPgUrgmX4zL36l4+K9u0MQM0MdFM5kn9wI0zUOrsKRju9LrshuNX0VAsdC
n1cjqeIIZe/rua4iuG1YZAM6XdrcRAmALJ6Pq0imPW2QLlq/FvN5K/A55KVeEpR3oaUeccLWbFye
T9xlkuOnAkhp7+RvM/aBgRZXbsOsIrrlnh9FlHAvzf4D6+x+I6SW5aCNIIUomfIPyYnsZcCn5xF/
N0194afUc9VTvLeeczrHpyfuCUn8IJLXFaYtxKjCc9SEJubxiVlYU2KL+nBI/yceLwn5vh50Jo+j
zQDDVwT+ige5v/v9nH9Z3tqAOxoC+IXf7X3aBmMj6j22VcFwgvR+dFR8heAVvU0JCk37HnkDie+P
rxhXcvjezxdJ8J0AK2cw6xEGHAnJaDVvrvHvFDmZd5Bxy2W5TAZ2RI2XS1etC8Yhy8xjX0LZsUJl
kEO+S+nTG4zdn26Ddcnc9A0P4K1edN+Gm6j+Fiq9jkkb7wfQ103LcxS2M1wCw1KJOfXxDt93HdfB
dJmApdM6vIB2vYRg55ocMVCeQ3bnLOky6kk8oG+ToWlwrbHNIF6zrQn7kyvnB7j2sGSV1cGmKUYJ
S3XK2ZpA19xL1QWq06NYOQq7Qw2aMPbONzWWrWxGlbF0PlRJx1dtdUelaR+SGjUCCUrSlhFVr8IB
REj3v7st5ZWd4qyW2sAQ8HeToDXRelmA7Teb+XJoZp133ch1loG8q+4le+PkARM0KJQlD4G2q4vl
dnfxt/jVQqGeQzyBR4P7TYzO7wRK/M/xKEM7yo+wQQ9YkRrXWtcWY4Lqaj/hb0/eiBWRbdB1C2o8
nm9HFs1jP5/loPPYJ3rhz5H+Db+Yjvp7tgFdNDbLf4yk6SefECmKp+iSHVnUP3KdgiiK+wt5Awsz
CkeBkLXGKTLmcZH5SflbtQGWDSFf2x8tKLWu25jK0aFV4s1d76J662GL0HT7BzmTFO1ZZ5Wbotvp
gg9gjT5AvS96D0LFcCuqeXKG64LVj5eI+1Bm4ryLdgz9mfs4qov6iPCZmWeZoQXU/B4uzPRt6+WY
8MKkjRdGeCPxZoWq5S8oX371SOQTi4xt6rXaW35r8TppwY7O2F+15puPUTtfq8NbLqVu0NWmfHKO
D3KJJ2oGPzlBJA+OH1r9SP2VxbVaTcGXCAPn47fmzJAc6wx5D6k0FqndttZx/ogf1cojaCDJg5/Z
m+TK3q6Hf1NyBfrtrtM3AVc0FAStfyx8lENDmc/zDQ5+eSVgYpdc0alSx8WBWN/tVe5AGcwtwRti
RjszxLp5rpp94q+LO3XeFuPORe+YW8zq56NlQ8uOLdDmePu0EmZ8n0LPloJD5KvYT/tt7k/4shUW
5qCnuud3cLNEYiOKZgUwcnUpXuaWDqb3JH+Zpb0PLWi4FafGtsgydr0oGu6XjSUnqNc8MyXNlHgp
9/hjFlcoqJ+7Ufc0RY5sM+2ls18MFoiMfovM3K+aggFO4kDvp+5Np8K78jXlFyiSjVDOPaplB5XJ
HVxJOWuxDnaS4CDZh/JXGzmGyBfEEcWiYCnR2bbA4HwUbzQub/guQ7E5aE3HD4ig6nJVTp6BC7QR
Ekl/v+w6iz6+UHudpC01/y3/xSNLzkgO2OUfnXNimKeEmBzHFQv3d3OXDjEmh+z5HR0+743E8BM7
zPuU+vKnRz8aoMFjoLY+/e3rAF6SrQJjdwLKBYYukWAA148tx1WpAP7qPVIsz6fL3zWNBYw0j9/l
ddIxMl00GwDbsdfN3cnhukcX0B6K24+chrEIbw+4rYMKvrG0C8I7OJgGBgAfKV0RXaGb4O/t7YjX
SSIIYWtc3maU+wzXdmMgp1mnJUHPUPljae9o1+bNp8qeVWpNbh5WRz/EiaQjM/gEmyjOslh+gByi
MdUg1mD+P1aMasFFSE/+Z4Jv/ydyZkChg77fBXoKTwW5XVUc6/OVuX6MCKfBc/EDiNqrR3/kT/Ou
RLThbbAJK1MKA/1GUz5f9I7JwAce66wZV5B6H4n6Vw1SStbOciaxtXSue1INYF+8MFPhDR+fT5R0
PuYcHlcg60jxHvVKm9Lcs3A3QbK9pLYUB48KH06AixzMxa0p6L17Z4+B5pyi7r8c4Jtf5l/VMWQ+
4jmiWQfn/U2vVCcsA69CW3ByZjNWGdIGo+9tE8Kkn1E9cJbs8oLBSfyga0GG7qcYN2E+seZKFKx0
KjF7sxIKC9fYXrXyD/D5+Xsme44l0QjBlSAcvonmDJuEH0WLcTUfdX6SLKRs7C+9Y3gmWUdmWjoH
rdWqcRwj7wWe7g++9ira1eUiaqjVgTuUsjGNoCOBruiixikO6sx+b4YONghMLPPaYV7kJrh9b5jw
QdMLDNVul692CZgXRwg68USxWxBIUe3/R+zCs4eX+Seicwv0K4ZpQZCsDqLlBNnDNtk8POsfiP40
UU3/zvNqqe1xmRP+PKPElxHVyF5vcvf0uguXJFYvUd/vDg/ZvgxLxD72Nbx5+CeKf89QG6dCx2FS
aUIcMEaw0IMYlhIQjWbmYyM21Zd1lXvWBD71j0FLixRb1WGMAWsIQJPnZC/KouYeLLnXx/satnbD
P+G8ljT3+oldw52pu2biny1iWt4YSgagnwKXhyJr+ko7IssCMASDMSd71hoCZb5mqVgiOY7sXTmp
urbzoYuMl9k6xWEobvznoZ+Nh/cMCMZmQ3x4jbWyUwq3Wn4433+rhZNH2Q8J0mVdWlo5/GdXBvEL
9N+DJwPd2yiRqM1Kr7dHaRrCgzRH1eoX8s4rro2bota9EJSpKpA/vq4qfMNOYxGnPxSTnbB4OLY7
clHypjwhGBgoD5wIWd/e8ISpqWwjLVBT92w6RcFpd5KxXMVbigsJ7FlVQu+HcMG7seQqLDSeQvFZ
opC48q1r96cs6FPUO1dMOF5UvrhCsZxOW1SF6q6Sl/TbmQbAccqyw22tIX1r2goiQZAWoE0MYpWu
/tkfTgjITAwGw1n+ErvC44DXXuF9uaV7kEKP9u/bKkZv61HmQ1N5Dg0spsHTtpaeLRJl2E0oVHVn
T+E/pma0NkBkS/caaiIlys8APBMacL0lnyj2+9xFPcqKrWk3x3hX8Qn2FoTcQMp0PqZzwhe2J4mb
Y6ba/UgjG78mOpee095I6zFByxj07+01yIg4uZi462kFl0TQg6cX61ZW+TRSQWo0WvrnelXptx2p
YmlEFgSstXKVUZACr5YTVFqNWrXgufm811y2hj/LXm1tzrmziFOXTI/P3ZZHIKQgBFYzPHC91bWy
3eDKD4vw0bpeGDO0SnhezOE4iyB/DajBh3ViwNjrUPDJ33UiwQqb2Q6G1g91V8u+yNiCmDuJAlon
MccMgO/EZOuflIlpZ7WG2RzuJ+fOWTx49we0h4Gje2fLzIoZR1yb9cmEdMwKAp6Kxd1NTSJwYea4
+aUSO6AJ3FH4otYJ8Tq0IFyE5DIGEGm6t1Mgi9uNo8YlZ9fs2Van2z9BFGZ2ocLzsCFx+3R0E+4+
b3SmjFQdcYRdRd7Jp/ZgAPzBT65pd6KPFCIYs3lIqwYJMNdw67o367ZhRtL3OhR7WdM9OYI3nyH0
RRkYhy88p2n/P+xx4iFTt1vRYNL+kB2JW1238wFfOax4dduSJYjsXPkigCaRwYB2XRl4N6QVqyc7
QUX+FITMnvrCW1B1mMacilujGIjEGWIVCZB+ymRI5of9IsIFTanVWrzhrL4MMjRMLy3ONlUwVav1
hsiNV7piYIhRCzmtWNuCz0hzN6hB7uYXdPSrwkDq8DIamEGj33v1N3wfHw++mwZd4acbUseFDFj6
mXy8M2cCsh3A5QyMETSgZtbkoSsCD1aewghivCqHmRySirZAejRTQoEJdGKWhFb1DZBxVj3NImdh
6dKn7VmMhZTcD6h3fTHBQz69GqNplKGyVjFXc7XHRPDx1k9jXeMJrHceS99Os5uRuzK7cSoG8UoI
pBMzJJK/8kOoCUu/3/CSH6JgZ2GQ6O9uUYxCFhDZH3DgLSuWJgHN8MtKBuVzku2E33k+PsTU7QU4
hgL6vwuGUHOP5dKNxVhBwFD29sMMBCZiwhbsyXbm44SXpOiqbccUaQhO12ZyIaHem/JmKeTkoqcU
lNsCJKw32cpkyMT1t8k/o6tmDx+k6bfFjQB1yud6XWW9UlEPqsxnbDDLB4tXO4+qy5ObmTV2R6hP
n8DbCHK/r415g10gUbQlGlrwK1QkXCPGfc2/P58Bght1roA5KIhPaAFwI5H0iMEP6qcuPtmXAeLE
tmcVyXyzB22eLMns12wPEBrI3KWmIH18B+JpLGmOtNRoRCG0IictQq/rbEAE3X1Yfd1NSDM8Brmc
O/DHT2kM6wQVrnl16mELorQ9hHNE5ovMyvSi711bTWlz1z0InGhEKUZmcdjtSVGnDVuGk4gfU9gT
n2iqm/DqmFUEwUc85LqRUrmYlI+VLDh7rITisqzuXeiEDxVbwP0BbQFISjRV3Qt+V+SWoDnsx2yZ
Qm282GgJs/bHspOE1dbD7cm62/IdtiduMOuGhpT6KgMnE6sN21D9q250rraXFMyj9YMhy6RrzrY0
4sLNFq/jYsWzagWjiJ9pTkGbnYbVbFR3qRzARBuGZLNunIk5GLNU6OaxJl9VzyCHaLzcV++lmQNg
r/SykMvQzhNE6uOzJGdvffd1B9fLTkLFfJtSu3XcShzsyLv+woY8CoMOYSeMHXTe2hHZAXXBl7HF
s14lemoXP0w2fVWstHtolSdEKYiKNQLZltTBL0Sf+IufpVw+Cbb0qVUhx3QiviqfS3sY/AsnxUa7
Wgl23Ipplng+TNmJIjCTcN9/ECC79lYjNk4bd0WrMcjdvCwukIrCcdmOmjmx6LTUiYz+W9V6hSbz
Ni5QHpwfKHrt57e2NARIttaB/Pzque7vKf/JCt8vyZkD2AXTYGS9P0DeT0lc2HtWpD0ehoolOlqa
PTtpANjiAFgwLrmvHyI5ZkSpAvXLUa9Ob7a8HlUFcqKfiBdlUkWb9yqspen+aiOU7FuzK6PHld+I
bWLMKPYGJ++/LwKTh5FFV6iJ8+EkfuXZyZLrSgECLr5CyOXSm23g87B3w+gfyuNWi9CeMYjDBgOz
ZMhP1WI1GSxd77wwlmrgQL3ihPrXMiTBS+0uKoSFb2mrzTpaz14BpkAdBLXu2jb/2CXU+exxbQqk
3l+1RtAZShVwK+HUTnCbUz8JGG5YtmD/zSIAGA6yxLlNMKXQmjf4+Wl0QurkTPkq/h0vPGCJkXlf
8F0d1TmoU3JZZ3V19J3VEDATNF2KRvITTK4Ae/NiTtRvpGtH06V96p5wzu7nrn6ZdeI+blZef3bX
DaDVvxCg+eWGx6yQCaBJLXmhhXTiAU0eJ12QBPZB7u+w/U+3/5yjEDQZPQykgbAmBMEd3nLr3J3f
0eC3KAjS5EtHzG2ZaNhG6i6ivpQed/bZuRDxuhm/LJQB7KToCnLUpj8lal+OzOSG/iFDjewxFP4Y
rODxnCNlcV01xdXBQUOkvnScPD3u+/fORPNHQozycF5N3uKU+Fcfi0CRgRgPSzhHq0oSw4cOJCC5
oIr8uSAQlg8rZ+bXeTzPLodp4FpCmpTnQFh6i6E6G0EHDQM4qEff9kCk9NHk1tF6yZO4PrgEXLFm
+WYvdi9OF/jQYMk0e188ZvHoO+rfyRVhvLKyizX8k1jqMcZLulFOYvFM7UplAVcCFMHCqXPw6eOg
QcgH3uARj3+ICLxWyFDZXQIvGvsJyUXSrYsgzGWFinNjDDvu9kMZZh5QfkTdeTxA0m4+gVHdWTXk
rr9fFHPCfoyErZgCnEIqlFfvvTwHGYYKHySHm6j0HonDEoXnOjE8fsY1Z3b4ZmjejMAamD5E9iti
8wbwmdkLmfl42N60Xo8DN1JPTFVCZKSl3kAT5w/jjA2i24X1upUoGgk44SEvR/gxIBcNzRLLMDBB
IUlQWSzl4PWAWr3JjPc+s4noaz0CdG/re37oIn2wu72Hk/hYq++Btu5nqyYji3WoLNJm9cQhimdh
xixIJaDh63CN76tyuj8EC9DAgHvnlfUEo5gKRpgpxDbraE/FFNrszcqXQhavLy+LOe8N3DewPKzV
OxB0PybqKq1QvZbSlOjFNg1wFmHr69QCoMssIKvsF7KQbc0X4ZX4m72BSOYdVF8xXAojsq43mbvD
mvkfFpz0LhkmX3ULmusz8ZIofpcf8CQuC8hlaSu3iRimc85DMqV4alqzwk3BelK8wDsrUB1eh/+R
+v3i+GQzF59QBJUmh0fGJ9bajeAQ4D2Dki/xOwGUF9po2GNOx2fnbp9bgwro+05ySlGXSQhiUu24
YT49PbKpvTMRslNAIqGupt9oXw1E5pbBwVrESsCgh+NxEibP1S2pun3a+AFISD+Pwg7Cby3dQJfa
NULK2kqKB8oL2axCqdAne+nA4DGbIEwMwrfFHxhJDRfkBmEwhnh23TABdLAO55NVb3Sot3yCsic1
PsqCVp2jkq6tqaE/Yyt4uMFkVOjVOWc+CxZ94TSXYN70FgI3LppyF+CpP6CGcg9rFJqZ82ZJ3q9m
HAC3mMu4sm6LvaWO6J5qGy4J7rsVhOJiGceUQnNarmdHdHPZnqogBfyf3+M5C1dhSBTLRMo6HbD6
xONrDbiWivBNj0lCG9vQW0A0xiZibO2KRbEGxiSEuWr530idfMQLSRqyRkPcA2DBS+b/oCx+waOu
A57+s5Fqr5H/wOM3rXK4YQU7++GQNF7mQTY1ZMpPJ2jm2AbZN3HDaBEm+OSO67TgYcgWabXZsgv+
v+M8ZAuXjuSc9OPYmWqMfeR818ud+ii6Bp9y9uqCa4P1qHCTsFiCxFukGFOtxj/KF54kc1k0Un7i
rgPMzkY0nMd7UFAt0h/6LNWKuqYZSxvW7/OqmJeyGmadiDgr2Zar16BX2Mo2lQ/CBF7UQ3mlMlOd
42ar0Gb4W3h17+tG/KscRoymKH1rt5TjYQlniZ5KQ1LB9oEVzc8aUCCpgWKWvW5A7aFTz82WIFd4
I42Zet98Gy1dMFfog+Myu9YKcsmaxGUNeY3IIQ+jxQ4DoDEZBQ5DasBwFt09S2e+FOPKObrt8kfm
OtNpn1biqTAa3riyq9SJghfYtaAAjXQFXMexFJW4HWNr4BDaws5CadG20msycDvtt74sx6tRHbaZ
xMGXals9S891Glp7btjf/79XPB9uZB06NjLiGYTvT2NiBnda7uW0H3TJo3ev8LfCFALi4SGIrmTX
2xPeqLECOwfy3TpgRyljSFjXPzuyKMnjfpSKc4er0qcgkdbBbpVg3uQtY3Bq5DDmPRq4ocGGPf56
AlFGrDQlH6ngcsmxgZhflAwXoCRlRisKdl6EAAtoR0MmTl71nx6ztaNEtWvMRCG4LEE+PPlhjqGj
hz/oZPHebTKJCjS2+xEOJ/sLy+4UV6YW1qyg0NlbQOjE39TNTib3Yrr9OsUmGnEjLWfGgQaX5Ubc
hQmdM97WVp6So0bdvr2wqsTsDhjfe7j4abR8FeE7+X7F0WvJRDOagIwTrMfuBEHxTVbUCMaACPBF
+XEeRwFedQPhpHVNza5yXRYe+U/amTO4gFhPL7uXVZRopMdvp0WsdZy+1ICJ6yZ5cPl7r0M49wEw
1iTn0vFREflrG+ayoY6EgufM04Vm6FRwwenS/gDtTJbqCHeMaP5pBIUwsP5UGc8aK8DO2RPpe2S2
tvckDAEQ8tXtybxQ/R2Vy2w5ysTeSbYweUJd2I4uu/9Kz56A3rTex5J76jdS3dZMQuXCkwnon05X
N2fklFwLDlDDk/YTZm1/inNsgmNHepGhDbiV1s/e7lzvtoMNN2o/pamca3LgUyva747mxmy/6s6M
XllPtu+ZJbk/oqM4XLRvaqtb2bZDbs6Wz7/AusIHJdUUnvZhx4ymvH2QDl8uT6hZdf5IgsID7Opu
zdxoMrSHEwAxvumDP2cPUM9ls9xBpy+11ECHXvEFyW0AwOKx05Cj8J0Mil1bKrZxJsnjxv3yrjc6
HAqRiSiacK/8+UZJG78qAKOiKNy8S2XVdxv0I9NKhONidmIIKMq2s4v2KiGKq7XX/2cXfhTqnC7r
O6iVGteRyMZIK1wF9313AEyLvEPqdj5dtxuf0NBlr6VO/8CFZregntM+graIQ8PZRFiGDxN0lP9I
rNdG5qcPKQsvEjlhAuVENQh9XJBZ2IfbDW6T6JvdPxlD1nrSCOVoVzJx+M7z7SKyURErIX838w9P
J2TbQgFfK8Za2B5FY7YJVTLAMBNKpbrHN3+UGwhmzrTQ2NwYpvnxZ9phnhloPZnfnDcTVL01CxGu
C2+pAQIRTR2e+J1PCeBFv8lIRIOGAv2XLAZ9iWHeOXW03Htfzgw0crZ78UuFVwZ9+jVuQwZSPsDi
100pYK8LeQzEnKayXXlDJfesl/4m6IFi1s3KFv+aspAO7679yfOIRcTHtSMBf/DUfiGdQ7Vk9aJJ
m4fJykT0VtGJwoDdshyivxNRZXOiSELUIvYCvD86z/Zyrls+m3l72FahwrfnkiUvQhskDxvni/Q9
EaC3G80raeyf9CMOj/fLL3U3nkb9dFFjaDc6kI064bgtRQee3IKew5WaUxGXHKpGaAvHBmFbuVWW
LFHU5JNH4hKLbevlGB4P2mmw1GJI6FIx6YYWA88ZTvMkcvFBft5BTp/oSC1flQ7uYvazFxyd6Cwu
Quvtj3+rFgeA4YIuBo9SNZY+5Qs92JhOeS8rQAfl3Jv0KkzivnPkZGeEa+qdS0IqzS+ooz9eNc+a
84pksb+tE/7UiSGa1Be0wcMVQODb9OWi+iawqPYqY82qBBZXnjEB4O9WAhogzxf542ZOGbAzT6uo
RcjDn6JKXazSvrFqRhWbDAW7hmtFIeFMDRbixLUuBriMiNIWJpy60aEn6vp0t34hMV5TCpb593o2
JhsIPbD1mOCxAvxkFCbaTSFO06WKXsR14/wJ6ITW5ZXJnSAxev0LbP6nsF5AFGl/cFN+U/7AdG6L
vYyL27x9q1cS3xyYzpB0tnY0yL7BLZeLmZp/3Tg2MO0xyRGVxhBKugzPcFLUnTgQ447ecFIyCEOR
whZAm7Z7GSyLgRfC7IF0tQSWiYM478+hI7addGAy+94VzsqtkhcvNx33aH6mvSsja9tEtmU8wCfl
akneSs+UkEQVHTtNixduEyGtOiwtuaFYmAqbR1pIzIuVtmicqPWauQlReBLUv52SU12cwnO8SY9J
j/k7l2fJqBHaZddBCo8AlWsXPt7DPVR/2zEC4lqGpi5RTo3o1yOUTp927Co6OjAnv8Cz3zx5mQ7X
UJDutHyaSNSjpImGIamPTtfVZGz+Lg/JQHq5GjXmEf+P98uHoFFXqI4RWO1zTfhIxd3xT26Ewxs5
ZaYnIut6uerzbhIUYzqDTJAocaC7h9zjeZxkxqPCbw0GhgbwPpstPdpAR5KmiGtspEJRO9MKoi2b
2XT1QO+uaAIzUC8FoSMK3EoObGBemmDlEvbpiVYy5YB6nVvEwNDjPNTWJnflD28jspYYZWnuYM8s
kBq6Bhs0BQCaBioh1l14ywhzSfZCfnOxKG1izSr82nnSwklMknY21W1mRBSKBrkJ+4V8QF/8/9Kz
8Fm1UBmj+hQIJHGbQFKUeZ5wb6AzAFytKNPFiaUoOXc+E+a7RPT+mfvF25iAPvwOBKyq9atUuTos
LnSYqGhGPOlVRcZ1o5D5gO4Ye++WtxNkaYaNuIlzZvWUbKJ1bDM4QBzWYkogyq1uRgvsSC9kuMff
v60RPESK1XQ/Rty/jf6o70ho9GFm/NPVkWccfN7Sr+ODS+McP/S/OSxg/e1+l0KTvfSmy/f76D8a
lKvyya+Yr4q6YJxS4m9z0yjSZCoowF6YrRFn6Q9ovtaW0a+RvF3KQuk9asxGsbB7d5gZqW9JSCkY
HdrGRXNI7zRwvztU4/6Q2JYBmGGXLjeunsaDYPVxVv6WVgr6/8hfSETcqvWdMVDNFf3Q3/soawnV
vgpNKj/5IL/pd1s2Z9G67lYRPFPkpbYeOjp+1RMIg0WNm4h1JgpMTTuZjD2Zz7r775+s67vmoobG
zEYDfk2FIu2wMmD2+oHC/Em/Byp5TEa6fWUZxUA1RPez6qsOUbfwvDwunPNMST1oefx12pso7lzu
/523CnZgfnu1wG/f1XbiaxPvndWmnUu61yJ6OaZ4wz8yxYHGF1tfOhlZWr3yeUaSXvPzLLseW6Et
jPXRnQ559vDnW8W2GxMG+KJGtv+UYYTyknFkQDfrB8gej5dSDKZ2KyXb3/fQx/4oAnqy6JRHOY0B
hrNhE0NTzdkFrQ7hPPD9DRDbt//4+Y1TQEYqVJOd7PwmGXikD+4jq3dhlQlzb8HKfzYjXL+Vbiyq
0ZjBCuhPqgUVEe7oTW769yXjTgSLToQs5OSnusVRKKJcNTju6WTfG9+TZ3byixl9IGkW/WpQrAsD
uoBMkwUa//iYyP8Ck3r0npysZAngzV2zHsS+L7cGxqzGIE58fVf4rnl+4EpLb/olfBbUFrczBiPH
f94fF1V4QkzZJacs9mlJMunX+D3EnT9dgwiE4IXKQiSAZbytfRyQKg3Gx5ccfb7rdSKFRYXOG/N4
M+lfZOd99ubpdQ8PUV8vfkPu9JnkMJWOp/wc0x1E/Xc3/+005YxvW1oQoPnKOIGNo0SdeypqSZ9k
BZBIxrgd5uOKkhxVu5mtUFVPage+0i52Gk8FIj5L4u0za7CkXM3Uc07JInJ1zJnLz3winebLAMqv
waaxrqb71R5MAsqpWjj/vvSccvPy6QIMSkoz2WiyM+o06bBpN1yBwbakM4chrj/E9xBue5r4WH1/
hUcyQv1MpUjHPqTiqmz0BJ7DLclR7VeyIg7my3ttQVbrXOFMVHOuaMe1Hvh5S1umZgsSURvHZ3ej
qDHZ7WrryXkcTvQSK3vsAOuiR7FAWZXdAOIKb+eDzJS1dEYiHSUgYFmjOhNJ3KCxh/efNqAuZTft
teT2dwgAt45Ohw8dFUi2uWLkq4Omjkq9TEsqWR8EhvEsj9qaW+HImcjrAzNPqVMw0g5billJykb1
qmmyptYMB5O4/ZjvLXIYGRIuigZHmiYgywThDYTe5UMxfHUcMlatHIXkxBVVPUXXi74YAxrbEJUi
N7T1TKi0ZHkm+X4tImnEhdkxy9sYu0p3WffMH5iN7crCaXrjEnRYVBGMDpDLDJSFcUrlxuhCEOBL
vfscZTeQuOKp0uSFKod7CG8IL4X0bRN7PQtePIaXzyfJBuJ+jrpeX60U7lDM3kgeE8Dpiy+Nj5/7
4y+u7ltSo2a75ME1onopB01qkf2chzFKPu0uFCXlQVGiAP2Ze0yOa/h2UomwHpj7hvZn+ps0Wkbb
H2hCAaG8j6+SKSv3vr1OvmOf6ozGhAHZNfkNPsQ/YXHVKonuAzTNULR2BTj9IXoFEmpTJ6kMro6A
WYTEAjDD6+olQPW2HSkD/uEn57SPDyfXULZZXon5dN+PR2FQQ77QIWA05j5mEI3ksECOMm2SjGPD
krilF50kM/W/OjplbQURLOHsdQKYKZpNuoPxTRE7bPF9lVMgPMSSK1H4yGT+x59ImIRvw+HiLGK1
JErA1IhjASOvjB3c+R3MVOIv5LgU3MVfCz/nn551Vdy5YxededsnZyHFXuBGFQJX6u62+tUA4XR5
eOSioen7ViQsNT3HJSfmLzYsZP/RjuahGnsgZdx2/V5WaAjY73uhi/rx8krVu1Ov7yNT5zc2tBPl
9NDixVq+QSVqq1DFAoJ1mnTfhf5Hljj3tV2dsUnI5eynRa8TwQBmSll8Yt5v+SnqyVS+2knspz++
NAsdldVWG+y/0e6J7xql0ij+kMt9YWPBhLCeeqc4SL4aK6ZsH7HttLSt+eP/O0Dm13QwFHjgb9a9
2/LsK10SZFlGdfq6wIdSYM40qtmXnxlaB5TFh6K/In+baNd7wqbpR81ez8V40lom13U/coCS1K/C
Kw3PLU1bqhArVr+eGR8jye4fxe3UmggasKa/wfLaPCMlPpRfr9WGYezVN5Zwzmb/RYtfZazZWY48
NiTqQdZBotBbdeGAYLNPHytrDFpPnY/IY1wgL+uWC1PtpvBQVmGLBxTXi/bh3apmMAW9hDLUtXbD
bLqHx6NGcdVyUZuA5BY3QYFctnqv+3KhEqEsXVguyBcNGq61qNMmCOv2kqv+/0e4ujL0KDpx+nUx
mwgYWsaIyAM47WNxOiQda89S6hYTbGcgvt6ztPI+lKedaKG9y+UcsjTLI1KzDJuQP6WXzDcCFtvX
tIUEAWZ+wSiTTizQZ7jLP+5m7dQtZ1MbHrA5iVJwGZsV2nmK/HcreELP6h5U3X4dBYvO3CLXXdHn
1NelBihQljxWMP1qz/myJhFp2j7IK5OsPTjTUVlHJjyTinRS76/Q33NLZcJx8/93dcBt974jSttS
2WaFWljwoN+Z/dVRFeBofnfO5oOCSu2XjLRMQtIdvXZJ8K4CybNnTWSOjxNoH9myDSiSKz3JT04l
RD2bI81DGCJieByx612fvH78rgp44nQlDsEmqJbhvxqi7vZVcPZRp5WkUrrxhqz+Msi0p5J1SHrC
QAwHVxEJY52pExUvxGBqroF6tI8YWBTPBB7wXDIX2rXy2kfbZdKpuyW6DjEAvKWVWt+oHXThsF6E
MNYED920NEsJ3qWbR2/AEASeFkAOaM6CaAYrnPHIFATYtS7sGoaaRHA38QSmNDCiPx9WJMx1dx+p
cgqWMBkR9X+z5jYzXdyHECjsCIv2VQ86uBs3wPqY9eTQXdbydvqmpNe3ylE0Yy8pOUwV04XC74JY
dmVdEQMydj9INYKDlwSLx56MT86U2FCXiWE3WC79u2/SJyjIh0Kt+IELdT0vKakl4aWVRCHjUvVx
nmJ8SN6wXFKQP2trSL+reUwDYfa0N4aN41o2FK7UlElrMGOWlSJABzhVHFf5F3QeX1BpT1/9brEe
vuNLnHhmYUnW+eroAeOdYc+8xSn/R5qg5T7yoPI4qFkEhvOliKN5zhJVHNam0GiDHpa4Xe6RSpJ6
+FZyBGb9nTOhUaAxaYvyzbyeOjbukzO8VXeJViWgK+/nYVV0qBJu4rdpSWZ7VRF4lKmsEKiJSukH
eGYyPxa9/5z/2fjdbPWq3r35SenijsHr6BLhOg4hqueGuZr0aTYrxn6LVIDTAAQ9SzZ4Pz9ziCTk
XLImOZjCictVyjfW+gKrDSw9sT4UBWo3zq1j1sdeENvk6Pok/01oO4//fOMGgP4L4lv4T4stHgGG
O6o3vjXgmnkqrMymZInO/bVQHcKj/InQG8HgL7rHmfsOFbWobV/2HPqSyXDl7zcxT4d3/7guZ2Ov
3kgT9mFJPvsaYclQai3zTLvyrXGjBVSNwWeWr9fMSQrLF9Iq5zWXvg8LQJjKIKSHrF6VeoH5PFrP
cPqFgrHrgmXCXcAbzjm2MMplpDy444gRJ/BLroCI/Oha+vDqz8r8wKP3nyqzznxxLpZA4wKgMEY0
Pm6+TARfwsGVmSFJGC0+oB3W7C62P/AVyvST8C9w9Havb93dcdQ9neAzntrPuRDQ8IT0Kpxamm0S
rX39Be/tS+fKSTHsdlNIVzuw8+9pW9rwrmIWyUcleuFbUJ82zRIGcBWcjrnxdP0pIBBzu3n8pkZW
y8OQbziEFHOGQ1t3nonrxthqGixE+Rl6FbFeq6DAtEIuERE/EWCxoGhcHMk4MpPL0XhTKaVXa+vd
64RlE+nnevRlUd3Fjv4mDZ2CC6rCuZp4FDqtS1SP6btYizSoQ09BZgkpguqWsa8yXkBH4rXPy8QC
ZqHQQ9X0u61F+Xu7R9LjOdSRNfe3r9QIHF0tw6iW8iEqYci5LYSKIPMJ6jMsYUUGwTbouBWLV/pJ
S4b2ZRjMBaKLGsMjmaqzYlz0OzQE98nhPFofQ9VFwrwTGGq6rOZs1sgkA7FViOpdCNPjp3AUZkYp
NQ8oOmLz0SH799hNh8421tZbkrZ+2zkUMnWW25YmKuU+s0NmiU6CvpiKyYp/25dK2nXmEUOTtEjh
A2rqQxfuwFNlbpOAD/tB+rHJIJijs9wYSHXv55Bwg5OW+P1BdfVIv9Uw/PUP6PAC3WDpZf0w/kHi
f5XgO+rNMlddeQIItKVKsf0uuwX3fXFLE23HTeSVjJmTT8ShPtHjqxN8Hw11ieQTfLcND4PW35ck
R5ZfBBKknodc+ZEB/6OObCDhIrGr+bOcYvQatutzI9ZP1Wz3xEaw8JhTZMBqazGLt15+BcGf9f0A
fVSzCXjdk+79x4XsL5QqgYtae4K+egLH3vbrq3Cp0clPSjI9XPm9lmeG5jHfGbIUhqJHtT6NfLRc
Aq6xCd04wM1i43bpbyRTpuMXlq5paafYGvGFkrUFgRptPodXZgv3zXDpmdybA3ce44tHskGnqvqQ
/ZH6Dd9RpoHTTDdp3zezQPP1ZMdc3vJ6mFzzj3Frv1jNAN/TC8Uv8b+IllnduFWfgg2suk3EKWCj
NzVcBEPPLnatkMASTV95cXpSrINi5DkgjWlXO8jW9HBVfPUCTv+jhw9EyeWlu5Fzm2YyJ8woPsRl
5jr9FrOReIXoF9dqmx9qiTouuB+YOm2r6IdgaFfdQ8kBzLbQ3RHwjzYhw6zd5zuL7qcN65+RbtxI
Vy++wZ79pUFfHChzXOV6i2rFQ42oZ/gTlN0lYPzhoPlfTlLkaYs/g+PykBQn6IMUQ7b3rOMlPKSS
g6S8e3WbvAzYFBdRTkFHwhE6wRrDI6/tMTRhxM5QOnZvoYwGeNjevZo+TJYQluDocKxwlZXudJnl
PNRA05DF+WggN0+cYHJzyN//H/cX9S8WBjpNDWBBKNliolEnRCFYxIqkMJ/RzeGsP3eE/ncuzuyz
O8hHi3NqtAR+svjNS66RPy4PswozBd4AiR+p30Z7oPqjJj4yX4oDCYqETxrzINTi9khusbsXdr5z
AVL3cuUTO02o2HW5MeDEViF2Nqj1XfJw5GwCa62L0eWtiEuX5Wm48xhytoQ1EZ5uOc9gwl1iMDec
m9y490nQpVPjNlSwzN5cXWxjJLyWklGCpYzBGSIHoR3Cx4axcvKlA5FDVwM28JzI432j78Ifx2uh
Rg2i4Jjshzg4VyCu8jXqlr3DMGgxsGGw7EZQgvnYGJ6/SuvHxjKPstOerJzWdSJ2dNmCFRZL/LIz
gZHHhuhDAyiEiPZQv5Sf6IaYhkzXGDB2Mxs0DoQtFNNJPyk43Fl92IWLCnUwN97Nx8HP9703qKXA
hFI+fSslxQugKvSJL1qF5AVa1ZdXvjyrAg2Lo0RmfPL6z3yYk0aCD032zrfUuj3Gcx6ZFBIDkgpZ
mHFR3X7q3lZbAGhXxPhZm3JpNW6pkE/RHOC8L13PGdzW7yFvN/KHP3zHiAhfBsO5aBBI7h4FCYcX
f+/LMdAk1cmkCWkY7QVRMo9IhKg3OmtgoFBp4NDlwNpLlUrcwF29wxr9ULNweOT88b/akXoDa7SI
4YxZQIyVzce6jdk/ao3E5rICHZAndV2eHYLyPYVI0IvQK7uD++3icsb29+d3ej+UqT9x7jRj4Vde
5D2zETevErh/BqHdhbA7nKerToGGaAq4amp76BLDjcr2qevFXTBhQayntTZspNAmbDHFqEpoIqDp
djib1t3AcLVdhuaHKzZkILY2KJo0ongGr/6nPVkBqAWJF/m1r339bkbnpbzbbiGjwucU1SxTfWff
4PaOX2OTcMakI+4911rsEyq6cjHzXbNtkcDGECtnuT3zuJ9azVNoJ68MGqBGZTgXYc0KCpB/hrLi
lWQLlyMVTsCPQZkSkLs+81bV0Ok+2ZM1JDO+iZZmJQurieAzJJsa9xtZ64G41oxueQ7t5JIBfk+/
F7gKGOxrqgs+TqgvnHLF3rvmcG46c0uyeQ+oSepTGprW4U3g7M+9ASh+dXFBgHp4JiKOVXJkEhbq
uFJ5tX9WIWm92jrZf1jxrg7yMr/BdFN2dkjPjJWrVml/bdqU1ijBQfY9JHKQezBi2ttn1+9xoTYh
AXYr+DIQK80aUfne6KY+sDCrONRaDOb1fsR2WEwjRMIOk1S5AbMK8Of2zqpM6TloP75vwXGS+EEs
or3zwZ/M28kFADLdFsSKsAiN3MVsSOaYOi6OKNUtooO6ZgBkxCVF2qH1Xc2F8e10iYGttnz8jw2I
EFI2LFpnQwoiyMC409yZFfN5LKe1ZJ1Pe6N9FZh97tEFCNLjovhiytkjx5ge1Zk4o+jhrNLmj22N
KhaPzA9nHxLpU391NcdLtvT4f0VcpvIUuGBdfusBr6QQJrsSThKfvQWmDz/aJH/aCouaETcXFDp1
+RJUjxhWKn68L7hL7jvEdmbwHPiUCrJb2Zj4NdxVhzI4KX9q5/fboW6XjxPI7xmBRX0gAeZJurDM
Rc5YlsUQak4hmS0uIrkS/Ehscrfhd+pgaj+dGnfE02FsYYBUxo3r/X0YxWIHwXRweDh1SQTJeezb
97ploFITxVsWGxHLapeimEwp3lIp06CoMIRG3w/8Sjc1B1Eql5CXvck25UUMGJDNjzcv9hfRaZxl
Wrrxk+43BUZSZbk8YiXhbeqW2S1wf1OZNAlBOMHC2KO8bP9lVzpPxtcVp/ktCJ8kw2iXU12kkExX
OBtVaWu8C7iv07u7D5wWTcYNP2YNy8AAEc/RbWdJ7CfE7nmnWRpUd07DJ/rXOSfFUiGyyBXXFwu0
uUpOB5nyxCXGYs8aIcXWtC06cAAOGKb6MvzAhS/9gBQI9EY/jccv/J5cxuxyVZ6NrC3XgbHCidRL
FCQhPTtTyqf1tmqYg6DGnbnxHERhP5aaLMZbagFSyNH/Ts1/Fraci7kNOjNeLkEAW30P3j1vgTq/
DNk3CXl2UtVn5PR1IZCYCpScsVEaeclbWDWBmiMiATn/qC7Yb19/yiYZGI4RhobeUkGBVTxWnMYk
51ccnEKWO5T+Y32kgBHavxjbOL/5OiBqGNn8u6Cdd8a9oMfNragqC8jJSmyIbFKkkZxLS+RYriDq
+pKDP+3/VvqLyygMOJV0QIR0N2LTaYed7xuTIfLezugp9dF8Sg7evIuWmzlvpskgexlO6rNdcYxV
JASHsMOsAFB3HIanv510JeMF0soSWcRvoZ8TfwOIJr3nt3aNrU2tEhzh1oLfPGBZPa6BbLZg1tpZ
n6o4xOBW/ZU2dJnGogAhvZ/zDbKIwcHkCS3azh2oUdMehuTxazsAYU0AcQ+TbRT1pdh32gVTnJMi
LYshw1QGYBqGpR2kF7g0WqBaNK0cF7geVBptiq0EBLF+8SnvRdJ6wd4oZv18tgR8tfoKM7jQyq6q
xroeq6RYL+orKGPkQUUMZz9K+sPapdk7h/q0UC+4gon38ay7+wl/DYHfDXgRFQImZp1dU0bvQJOT
kxNpzYnkS8PKAKkmMd52Njh+CLxhRDqgnIq5wi4YJPsJPRhBmptjBJsc2QJqlhst8c4Lfvje7RGa
cquX6+588+MeyUsWm4rBhc7CqBFOcC/HHInabtjmbxS7/wKW/SSsvN+gtCRp3I3UvRTkk9a/C6TX
idu00yDCaySbxMqUAmLj3I09dl0eah8LJtO/L/hLDqyMET5oYFnIaH6y54AOmNu7tCjfIOLIEZjy
SvAdlMBultVDy7ulDVLwF+eqt1rQas4dodOlv1XAsLqx2f15Xcb8hPm33V195oWV0cKNeS3/Z5FZ
YfRXeYH1SyZhtM6OryJsZ0FHRx6BspQBJSsWV4E5FPtAOlJaL8rDJwGJauaDf3/C0YvjWOVVJuoS
Xfe6S3WLvyAZLsBDEaFPlniCXG0Lwk6GEpTjQVkZI1JSzcUmknxeOrlwdK332RN1AvqcGBrQ7osd
1NVrTbAuPW7wD0F7PYdHz4U5Z4bqQWXPEaOxeMn3hwUJR8ZCtA29UCN3JWY07FohMJmrlzoCk97m
AR6VYA/mZ4bCE1W/VZgV44aNjiehr5lvTE4uBNWAM7o7wP8OE5hw2+FTMLP+9+zWg+lf1GebkoEx
5z6Aw3MSJJqzW0F9bPd3aMw83yGxxOZHF/5SBxJwb//daNa6psdJ6hmkGiErxQJ6RDpDdIyDW6VZ
8FOPrLktbX5Gv3BCX3euVPi/U//FmDT/jVzn3FAjZcAJuG+b7tP42ZoMjXMN8jHIul83vWRe2QU5
arpltHG6mqjqgdAgYCZiQb4W9eFmFB4T/qZ4noAMimOKDuPVn1VsqCPVDmNfnCgAcpM6NapCiJYW
iOJWrype06rGTz86uwHgZLx54SU6WHJbWlx7Vtki3OHDYGPS3g/tLg9ygaCbW/GuNOMD8dOvC7Na
8ncoBsn5o8JGVgE9ECcgKvkvIqOEdh3jPDysixyOi1CIdVZNRf0K+9H0W1H8ACCqyGzynYN/DSh7
rF8NxsYP0X/pVizXM7QGJ5hMMXkAz02RZVeBuaFZV0sLfJZdfYU4+TNzMYV2erKF28Ca1Jz+f3Cw
YZk5Oujr5WyIFferHdGD88xI6uaGTV9nF2c32wMePiKt5Vf8XISOdM003bi7zyNwOZChY3SXvZrT
hIuyX7VwaxuJ2pVSXv57bn9z28YPeQIkMEfLfHCiphToW/AuT/0ukeeFAaHH7/uIZIwGNIWZQBig
XcaCY4p2IuYCAFQHdUt+OBxQXRevQsOYuMusFCaCGBDTu2K5GP4Lt4alDck1bPyKapOuNeubR4qZ
yBh49mSca3yIksVTDBpknXXC6sHh3lSqPhdeIxVRKZyOpy4MSOLmA9aBsLINNCAOoytbjg1ivmvU
h9fM4n5Mm8WRuR1KKgtAcsizHIfzwuhluecb+79EL47Nbpa/IUrqS7T6fxJTSKiBJQSUhRoWSfFg
YEJNkDjRgl9NvqmcUgpkr3zi3obtZe87W2q5l/MGcVHZDVCRR0tGGve87Pr1+iOUVuqxjkWTm0e5
wk/7zuswTB33H2zkp2QiG4Vsh5X3dhwbRIGEjzNq+BmezEvymNlHsyY8lk/V7B/ESDpJk4ZSJAwq
wKluZm7X2J6jydY8v0uqinjr46UbUxctdLK6MII9IujbyRhzi+93h+kYCfFVtKBnclg1auluHj9i
Si++hJ7+KbrzxD5uO+pnM18cR0Gyc/pyZTjnf7tjytGZ0fBWrA8UEw1WBhCUltZa+be0+XyQKsOm
oGVh6tJkIRbh0J0mtuthaMk03SDflDBs7I/Brqc6bOnfj/X/SK8KtbZKqV0ZFzbB2KlElBwkpNvL
oUBl+I40/rto5UySa5dg9U1PK9nkiujF8VKRVM3TZNmTDxPHUYxlWf/zPdAjH2YhBlvzTSWmIpyc
pv5Ad8maKxgeQsGT0qj+Ds4AgolBbXz/DrlQL7xDNE+pwlhRQbXVgQafwcZGvSGNEtqnTmr+yT0l
FSXNjt2pXZKXLQ3ZcOE9uAA+xlDm1aQ25M50TXsH76tZiJfB/0tVkONcV4ckG09/lBmtdX7nGCiH
+YoMSzznLgUPy/RzSB3nFNf2t2IRPovaHZWCl0Tl7aXC66/npIJrbVMVcmei/AicVpmmpjK0hRh8
hvWbna6QE7dkR5ZhGEcnHmc434YyIQa4ojlDyeC+CkxedWGc1k/Fyl16WZ+tdSdUdISISInW2Z0h
pB9FtZuaMhwyB0BIuNb4BEnYX1xPcRvzxlUjrKIR8IvDKSMNjeh9CRyruv3/UFaM/ceWEwcCyKcr
y13C3/JzeazaqeaRGHSAz0C5w8GVet100idGlfGkqgRBkfxLWpGeKXFzoo8WLBSpQgw7iuSkoYGJ
lMM3eqxKlS/cHM4MnpUHg+cKCSaBV76o0DOIoZ6yrmWtTfvfa1a0El3LNpLamMuOnlv8fBq71oK6
5uRAfl1L5/Amk6hFQeG/4GaVBdPJp6QawkDjfKfH5SwaIOspypaF28UQtQqhxX0gweGArgUKwCuY
q7Tj9O/hUm5pVi4FMjnjrPpwBwyzBbndRMN8FGsIE/Mqyu1CEdTobqcjEwjDCn9eJ8TzLzmaAz9A
vNkPDkTZdhProU702qLld+LrxJKQoBFXVwnzfaA6xOeMVyQ+Epb/+heB4qv2g/uQjL8FqWxBDeyH
G2NlvdAk+L5zRiVnFtzJXayDwNbcrFhMmqfw6zOhnNaNCX6s+1JBLAWQN0LVEAxANjI2wcq6Z5dd
eDCLPq0+btWjkAH8NhywG7h4ocBmCP/Odwakpl4/QKMXHtg08cnAPJRpM2ca75qnRlyVQkELoScJ
adfTjsIHmBkEayP+g13j6qhlS+tosxVCAkzsHMKjJeJQ80c5dh75+ZhsbrEoSuJiJcBFM8tTziBQ
Fni0Ar3L3ugxCXnjzxaMUDUfwehOlQDJmOYy6kokWN40sN2GQucvLHANJ2WYLlsLKGkvol7G0oOU
sCdnb4VeGZCLAC+AC5viVMHzqhxnC3EA8h7fwEwvIJiELUk2ZcUXrZAbXtfEEoJKAd3qNXdSuh+v
LwwKqnbUNbNDMEywSsQiQgnFiJkrubb8kmni0TobS3T3ZrzMUEmTaSUr3dWDeSPneR1JCGN2Ja0O
3JDiM8/bGfTnsQnpbgudx7ri1cdYgsO+IMHHUBT3a+AFoL9Zc/JV21kZ8m6p9tVq361Yp+P2QNZs
1wrFg+uxhvuS62o7x44ZnKoqQKWSLBFflqu8zRQuXB/ucY3c3opwDQ3HLw42wKAaLxVBL456MXlh
UGQXckGc0CPD/GEN7XWlOWCdfxQ7k+ocNGR1KdqZpV3NgVFhUhB51Kk5cq8xWXsavUCeOUZ7VO8q
Mn54jBvv3C6O2LPmgzpLoPjOysjMV5hXX+FY60GA+bV+kZ6lfpJuAYELJQbKhEdURpV1+R14cTkN
H1hkaaU5oy49TkrO+HWq95y1RCTFnw6/o+Oq0iqY5olCbEhAbKC/iToFfAoWGipxvJgAPaaz48n8
gPS7y5LrgzHZw/lIGgv9DGLrdeCuvNYTw/Is/4F9GU9YqCRQYnc34SfpxVKcI0OBf3NE02+U3Jp2
0V22bB3bo0t2n0LvOLKrydn274jrBIcnAD6xVS0657+x41iyAnVP98Qjk5IFRk7gHlS4j97DxsYF
iY6mliD5wFVxS3CHe7mdKYlQqVUex+w31nZSzKv89lnoWrCvYH4Zj9LDG1rhYhA8mOyAVihbEYyg
tHeBT9u4n1pE/8K98bF4kWI3I0xoPVmH1IQNjy30gous7HEFvwGmnyIUzTfh+dFklGvVoEcCoXzb
X7saaaLftdQwUjRZ0ez7g08gadWxxhSKh0mrSHsN34tZXIjEOOLPCxxSl5Tu5a2cToAYLvQnBEGa
E+pzp9CdXN6E5ivYCvY6Hhuon0aDovhQIBn27WEozdvuUOerjf7jg51NpiDp8HW38AeQYgCAzOP9
Hbm2u93xT3wRSOlgP4w9vOzcPdFCwVmejjbGaR1ZEojdz88RRaCpz1LQ7BkPbRVKklCYJATA5Dk9
R7H6kxhC+QhNljQ6ja99/hZXvzd2SCt6Rau76wlkoc7fJon/DkX55HTK+KQYb/KoyTNID+2o7Zm5
mhMhDYVQA/xi6lZEGrA+OTNNUOr66x4g8jIrJzM0aAqrWVnYaRX85pj1WXI1uiIyzIgoJQtchKLK
JZlpY9RzQ8Pdu7gDBWhqmM/DtAYVufimyWO6ydB87dhXU7SkuhpvrIlGqcwjpL8m2XYv4I7eFWbP
mEM/wK62+qzLTy9mdYI0//by00QqLPoyw48wwu0aJsRKWcQ6Jx7SQ1lyOPWA6HT7PXk0VNyEl98c
baEpRf71xZhIQzHJXLX6LDdYx3SkZrFOrvFyJmjX8FY2K1yviwJNMvWlY3tgGEkIjtaQNNoovX3p
XMaRlqkpp6shqwNzp34JJ+xu9/gmzDjbsBqnnSEU8GNb2nKy51JijAz7KeKM2KA4YOAPhz4L5dox
rRHMi5MXGKoBSYZ8RMNRsdemXmTXryX3X31eDuXqYoJP8mSb1lckLifMl3DpQ9V0edMnz/ZyQw6y
rEWlLE4AxCAVSNK97ldIo3IK8VkZ+dHbvJusLZxLu9lTOiRXi21QB4umVjPvfrZVuaduBEz4OFzc
J95sTwQsZzCWUa0WnT2rlninNpH6FtzvQL1KNO4SiPJ1AE52rw4RV5yC4xwyiOYVAMrPAcQPmjQx
uYTCFY3/8Z7dQfNJOJGEmqVC0OHZ2mvTkeSdjts5Bz9yxAnB22MCCmHov+wXl5W0N3Ys6eVMECYy
HxY51c4EdXak1kpkqsnwbP5r55NUs1TUiLjpwOhW8wPKlSTASmcZp/Y64MyGnu0rg55r1DhxUu3F
v0rL6oR1WpMYgmVwpxyVdtC4t8X2TCpPU0oCYnLz2+Sj+sw9i3hGuOr/yCPaw9vsx9uKV9rErn1o
h62zjjKWWaUHrYiiGe3Q5e3Zl7hla31ZPLBgKikRQFGlXS9ImFZtnetIanwn0+R3tMC0GrJCzngb
xer06sVoqBHCoewlbzrumi+qTMoJqYQYFW4sEjK2mBnjSog91L0I+Np3giCzYl2NL0+/CSLhzmOC
zPIzvEDzwotPc7jImIivu0OLL0SToWKdnLN5pxNXubExIMw5J/IQTeK+zb/4/RKm1eQLz4MXTzio
dkLDbZV/F6fMND+EPl4jJXI1Gjzs8n9Q5HbR6aAu+xPPXCYrRWvY/SBEjP3X7JtGpojFKdCMiiyI
UuecnZn4la/MwhtH9vElJRcU93QVoy+Oxr5hFYUZSwWoDn11H2/NDifOgfQKrguvVQrrivdR5YhO
2Try/Al1WHBnwMY2OOjec1/ys2dACijn0k5a1ebr03vfQP6ZyNZBR9Fr6wFekQMRKzWxmAxngTIL
332mkFc/yzCm1lbGiiHc36gP2ktwf5itbLItO7jsC/nDxVynNEj9Z0qcp78DEhzhJ/2czVhTsfro
gQ4Yu5llCwF2SEvO++ToEEDmw1tGLjg9LHbAIkBa+8Wg1oyclyoxIE6fuFvv2Pfk3YzX5R4ku7RP
ALhfBhvsgvfRRPgSL3NxDlwuTiwF2042YkO/nEyKv56nzReyteXkvhnhV+Knxd3mEUzGuzvQvpgI
FtV/OK8/lVhNwIUrxz2aYl+fNNgWSndv2+L99/5X15BL/wDEmLCx3IYYQVUvvfl7wZ9iuzboLq/H
FUxgvrW8CjoRzI72fDqTtzHoCgPRLpk9VLx0ItJ40JRErKvq412sXqQznzqfppwAEFYbtwKxYkmB
SmsQ5iQ2jcgI1APCk3jmloMbkKg7UiXm3LmCp7TGOaibaM7hN1OLsUsriSh6s+qkIDvvOsp8CzcA
FB4fp6+4Th58ZT3/EVUhAUpxWnQ2n7evoWUAaiH0+MSY2NruWhqQkOULWc+RZOb2E2vNMko8zrga
F56ZLYNIEAAkORE9I0RatHvtF2iyda9z//m9XD9Succxk3fjB8mGZVOWO4YatlEBnhgQEDaRk5IL
9yZOTRS89SvRV4JEclqwm2X5w73RAqiQ/edS1eGpsv2F+55/7HI3pjHKnCx4mfjqma2YultvgMJd
2bXE7IeI7YM/Q5Ooim7pQjfEJqz43z5oy0RRK4Xox0t6y1qzQ4ASAZYFfcVRt5+GX7fxfUN0o16l
ILdAEPCv71TeXA2B5O3KpNFhusMB0uIdZw9oEH0UVL3MSkJTo523RHgDPfTcu9TBLUhpIySWAbDo
JJEa5jg/PN6ztIREHIQvKDkG9w8doWVMOGKvdNRQwY5EGZHr1UzXH9THs+enGiAf4javm0P+8zMc
tnmISSeZkNCwUsTNr8m1a7961tTWqXsSBc9aNbA5+EFp+rh/xhzn12j0wYyVoNV+MrG6RD4dlDV8
gt/s3692v+GTg7MGbuyvgUTqUfGoCLCJUiqn6eQhEeqdWjiPRBgXy+78NGaGgz0i9EoKcXgNXJ5J
hA5uHB9PobC+y2OVcFSBXtqwKACuUr5Sv3Px4W10JZpbqAmhudX3AcDZdjf/lxAeHBFYWtWSx/wd
nBURqJXJz7f8lnPcS2gJapIZT0RRbX8HFUi2+6au/OgNTXxL3RmGe8Ey/EcRx2QmVWDBNSGLe/PB
ZUwVQMHueTbpzQA4sinGLQUwfgH2hySieNeEqsFOB1rXMtR6tawtkAUOCJ5heupxeRQxGTtiAcuq
ZRPJTTAwTgTU9i+QTtHdPUZLT1ICJJc+bJYlooV+35mO+TDpusS3wiwuSzvvK1dm/ewjT6+0F3qP
ehMvHmdm9eAA9ChicSfZ+AEg1eFjwnQhNxCc/xe63e5PxAXcLnFYKGWCf4RyzN06NSrJshgjHY0C
JJ+9vHKzLWdqb+5xH/0BkpOcdsOliBWrdh1/MjR9Mg/mhrFdzBCzAfuonD01mP3ImD/Jqq2rcT7z
7ZRrBxq7dtwr9TfXucLRmIIgqlD+QZR2EeUbR6pHbykEGSD5Mo7MJHuuseu4OJwGfNqmbBCHG+Oo
JfJV6fnsUHnVLHsBxV7KDtElMAKnEv1zBL8qNvWndrDMLuPXAIWSqSq9r6n7wbpavcfVniWtb391
FGVknMZTuUMwJgTLfNz0mM7g4bsEooLR1tIabIXUoiwBYSNMbsdxAch8tJOr/nVK0/0NhkhZOcPM
e2MIvkqxRp0cWWAzP/qIzrL+js8xzV8CUsLyHu3+YmUQp6xDuYC8e3x53JIW+oWsr7y6VCDCRtiH
i7HMDj8zMQyDRjE6DJ/J/Bl+Q5pM7dHdcsY4UltfHoJ1ys+aiku7mhIUdwxs+y62Ii2epR4EZAdv
LeaG1MVkl8whu+OsoyXYmDS3Aqne1Y1AEKUFA1t1Vc5SwA7mqR5Jb9vjOsycVgUk9fL0/e61iDdq
KqrK2urCniKPQVxH/TY8NRl7PwZ6i2htLIaFjTDdXQeotaH2PLwzMuTsq8uZEYKw+VgaLQcd9MMc
ue0Fv+sNKCs/A9/namZfPQeKdXV2wcYncW2/UvrS1WrCOA2h+pm01wsigRw4NsidWOei/z72Oi/i
NXlX2wPt/OGZIA9Oy5N7wKu5LF1fbxr2vJvJscLt9xRQxdL8alqWZoIL5cFxmj8nTWT4xFm6xAxb
mcIl6PcSRyZN54jiaahOB5zynyXyp+lgi8Mqv5bPlIy/CSay7G9dnzp/Lo9x4QC6lgORRUNlFO8T
jF46csuzzKotTlIbgFkYRfzbTUXoXxq4aGQEYFEv7ioELgl66S4WVEGRZ0iVbZhsDuuZylSURNhW
B+vrPtrWumk6+FkMHs+vz9VhiKUAeI8mhdPTB5qoLV8dYZQSE9QXPreszEw+tawoYF1UqFGNquKY
mO2qvksv4QN31IawSwszX/JJvdxgdZzDfHZoV+gK22PuAkh5YlAqKlNUMC6dayCIlP+yCY2ACXO0
EvttVmEDYnp9RQU1tST/mRnCjWqOQZpSbdP+DAPoTI/0aEz5K0WQP22qMAXNPwsjO6AP0HATiGED
8k19uYwE+N3wsgVHkjkocY8b2pCnRxDY2SnvgaawNY1AxFACDdZe4H21p6C3jyI/jCZM42jafG0J
P7kzKZlj2cBBAfchED8qR/Jw3jPxJpHGvDOpe6cbMxfgxr08sMm2/blZaxLB8olAA1v2Me7YvIvH
rPC98LnKP+HTQxBpVltVE6xrCTWM8klcZElZmvwqrC+vGdKKe0wcUH03/oPiVgip4cqn6/yzKSyO
w0zf5K2pBdPnK/NO/7U0idD3J0Kx329nrH6UYtYwDkFmdUuYWoKVa5t7L97o053brk0p+0NTXcyS
2NBOsqLwj4bZaSCSSpvwfZNcCSmHnEcSi/vsCxHvAHjanGlL68DyPkl8g0pVGMKMsJk0Uv+LYaX2
sjKKHfw0A+scbcldlkdDrZ7T3VBMmwuJ6TxgIpsa5KYEUDiVBxiBJ0o8U9YPlsGRBWDkYgpkNk4B
+/UwMxKnkdbeAD8pW96ecvnwpTrXBCf++agIeRRVvOH3MVPlnv9at58vFBQty10Cce2FjiCs/pd4
u+9EgKkSM34LHVj6StPs2t0CaObJwef+7zFwqYFD8GcsMgkydjW0qZYq5Ww8h4jOMt2U5ZHXnqkj
deXLbGVVtVwSog8nW0ebdnphqjNWx8M62jfzCok+pos9ohSqGlOCAbCf4GxIIoONZdV2LQUDLW06
x7cVr8zuwryP9Ll+ArGqgmoBd+h89047rrekbIz1PMiHkveaEAk9an4VwLGGgv3lq4iwAT49LuCa
D6DQVZonKPIlGT7altdFbfKzCJ7QdH07wv+aPHggzInSo5uCUY1mPMp0EdfxbND0o3PyyPMIBE+k
RNTcA4UzFqzD0cNv4GtKdG5o6k4onJE/yRUYssB+DPENuNVc+Epx0JY9lLRbB0LqHDku02c85WE1
HlyuZH04HhYKxvI24xVZRe/+vyfCWN1JzfQbE6abnyojIkZ6GJH2iz270ejA1ecfsXNwpkt+nsS+
svM8Vh+NE08AIqSwLeUNJ20LQiaemyhOHVSY2u/8/JN7js4E5vgz4fTgiXHrKeK3noaeMW4G/4rZ
V/YoP8nnRuainZyWOloxmEpIzhYFEq+Me17c3dvz0uZQRJESuCkfOJDgmFFbfRx90Sx7rJ547md6
pVRIcLxiVMx40Wx1RhNBTkT8zVud6ka2VTR2t2fwRnE/7sDiNMqzCpQhw+OADOw+M+zbiiUm/46O
Xo9qoREjuYuLnuQyeJ/Rr8bxkThMVymx0hregkX7FmDoSbAdDJGFu2Xuqw+DqDNy3Uqs0viJzZ7t
BIOl6eUNCFTh9s/YyghRg94JxyHvSH20RTIwWNiOp0qRQiIOxnLXaO7bjrEUWgrpTSlu+vu4dFsW
cTFDonptFKitl74mlBZQxJJIW/5QtDwT7eoPlgSfUmdnKy5Yp3tv9MzEWLLcHiEnEKbACA9cNbht
/d2ltUsaZFSmp2qdHioq3ky0PKUtiWneOBQDlQ8apOaTEzZBp+5ktaGhbDnqNBHdR36EmggmFhOU
Mc5vGvW7RD0MYHKWppab2Q6HcqeT/LmDUmnFRU011TKdXzBkZfBMwAJU/AzifXyLVZODRi8i1itj
u7MeKAVDy3Ps4m27LKb2jIH1PAwKG0tZalsJlkRkXcEbQzwSw81GNDXkBbeLeP3d8fGC0W70Q2v5
UsmJ3OWkABkdduB1RUjgJHqEjOMEt/cXioYgttZnMGQk0zqtYwZONbxz3wDME+RGm0pbyIJK+K9/
MIZQKpE9K+ocU6D86CLqHypUBODSq6BYz6w9ckop/GblOPs5nMPeC7P8+L7pRQOLH1cBH7TXkITb
WVOvORNz6i1QBZDgr2aFu5HXRVaPKRbX66Udk1xfcRgdX7/pDiLCPRphqRO9ZVXS8kMKmkyNK0t9
KZvg+KWK6eitgT5NG1XaiPHKwSbHKJ5txAOewCaw6m0gc+PsIuvwXT/YgUVwWvn1KFUUsYDGyKyI
6For8Uw2oHuuwpUwubUGMuZbnPzlMgQFHKwgtHYEMiL8XVTz6vG6SA7ANol0vHF163Z+zutgLWui
rmltudIErKvlkgENmnBG+XgA6xPebP75H5UmJpKayjQ8DVZOWMcLrPAkt3Vfws/tSpSkLeA9Ny2u
nAM89iYJoCXH3YK6RMmA8UaUKb3KSWOecf94l7fQCD1+aGrV/r97Gk4cBidTxGNgB7mGSOJi064V
L/vOWDmyzQpzaK0UOiqU/juEQa2tLf4LnfwF5phJWmMxk8WlsOTCyBK0L4w4wLwbcvD7jm5MKJzP
oJ+19D84MQkLdlq1d0UAOe7jKk4c5ous4mkzixOH5Jv+PHsix9kcLjCjBdwSvpoIc4x06P8nINvU
bl4QtO9teclm4jIHhkaxGGpJ4tmsPqWR4nTa/pP7b9alWchgKsVgRx9h6Xt+tXwmV6awkYpZB4sj
h/iJlAx7rBG568SNSmX3Uy/6emIfAKky/j07Xpxc32QngZT+FPWFYKZ5HkJPJgOGxr2Do78N9mT/
uezWyvTS+y28rGPNAPbSnozxX1oyNYKULDtQjfYw7WWZb2moh83KRIBbIMIEtxZV4rexj6u5K6wZ
K3UcB6eMgr28zedn013y3iqB2lJpHY1rDPr7ztlv7MuGxB/4oKUzOvxwOmn/w50T9rOXRb7cQ0ma
JR5ny0a/VJ9K12hxUzWOf4Ae7rqbDPu/A2FrMhr8iavN1DGqOuCcetcHsYT97cNxo8iwRAl91K2x
plunP05H4uw9F9ilyQhGHlvjVXvR+13Ain5nqzauaU7B9wGl1pVCq3XBn6Qca6whuRodrhTux2jr
0dIqjP01bDLfKyfrG1gPu4Sq5aFi/NUtd21ecuNU0uLwmfrnEU4G5vVCRFsi1ByaRY9VXkxASH/y
95racsK3+D0igPo29J6z58jte2R+mek896mRKzfxgTIl3nU0VdOEMHg1+fTveRcFviKlaRelbc3P
Bo9ts1pUGs1WecODlEmJvzicWcrgnLJFKzFjmwiSmTw7Zo98HU6IXE31gLXgWi6bwLC5ucoquBvd
cDSc1YTxFZsKhgwiZxVIPY6k9KVdlhJfFqGiOgRsoUZ9z1DAQw1OkA3vS7iUOKcjCD3LaFcYqUE+
NFYgatmBUQvIwqOPS816N4mnGJQoparIHjqfuzsaWa3+1BEoprwnbJDxIRYg2y/guc1842YqaKh6
Stnd4tObN1T2hmhU7JCDjAX7AEFhqrPs4lJA/A4KRFwbmSSv5Ki9z+9WrrLOMW87YL5/e27PnrUA
t4yvcCjPNE5OLZqmV4KWv5GC2YxfjgSK8u5wLOO3EwY9w+aazzq9aCBQmIqZeH6UgCahN233B242
zh71dC5OkOEE1TqwxgkDwyMpfnU4Z2EnfGKvQGFVg5+Wo2EYjIp0QGgDaXf1jXCV02ZGkhkWesMd
YFWxHhskncIDrJ4tdbKgTMTeWY23fUZO6RSPuh/FFtLvWRYst2W+1TmLPmfsUi570Ea+3LLkMqeu
SRSwUlPf1ak6g1X09iBcWf5NjVWcTy+y4dsHFCLHKonhvaug3WDPo2ecNJoJYnAliraMnKOlYSyi
UhDy3sa/FBPZeqviCFsGSU8QNA72hznBealSiBul/yPy3BQVnsxVJomnncjpFt4yUfITgrPtArea
RkwR/dzE/nK71OoCA7BxBWTyMjtaISAC4u7jt8tyy0+TJp51lrNNV0vZKuexzqBbSFSc8zk5tTtH
/cI7pg9FZ/pb9138WiOORcuoD2Mo3pLKpFDG65uoSzkjs/PtH9ohAErUCmTUBxYxdHngXC3mlCaO
jAWm9byW4yB6Eq46Jh7OD99rD/HOL1oYTc/3xq/Hvs+VfxwMfEJZvIL+XQtVf8qf1naYGV6J4uiP
4KK8/+ny6doSCbzpDftdN8Pocp0q1ilqkt9Q5G2f7dsh0kdvSDXm/3jkkWZqNI9txYJhFCdzYIoH
+8fuHF0mWQ2Mzg64g2YwHrn7JWqpdJ30CwZzuWoyCY0Ap97qFz/cxlStYBPi/Q0BYcpHSTe+nwPS
jqnrRoF3CXJz8rG/mE/p8lR/qoOcRhoM7YSOAWdxT3YVzrS5gpVHZ0sV+7XvbQh7lp3HS1T/CTYb
y+TzVuCwNy9+QQ3eDvR28f3Uxsc+BduEG0kL3EQPcE7ITpqYgdG0PynrlBc2kpy7c1mZq75y8idK
yKmMcl2/c21usFlO5o8Y8+2R7cmYlI2PATjWPEk7N6tgZrvPJJGSmS8vTwrend0O4V020tpiZnvQ
CD1U5g8sVDBnmFGbMpLvmmq8mVy6PJOzmPxvShUFpQwnUl42qr7oplcWmkzOfBwrmvUYIAl+fNTJ
CzPbK9A3iYQ9hl5xf6aIQ/ASOqSZG0E6dXaDYkXIjFECxgOr35HWg18eQq4Zb4zwFIJq6cooNjcR
w5EmYHRfxAjdSYzA8K+X0rCZLdJ+YyxG4TKABO2jUL2NDkqOSm9pWPFSDevquDS6bI9wcPNcpL17
zgz/RaGAvS3AtJMhrfdGgLW2i1WdenHlFIzK+NGfB+jxkXZuxbPFGJ8QikCds7g6jV36S/gh7x8h
5JVwWbY5xom/hZso+xhAIr/nXcKtkOnZj4fzij3RYlhleoGfVi38BD+thQGq3BoEBhL7Kno1TMhu
8P/0Trwugdx+TVEYNuwt63RFdu2L6B5QMy6Fz9NbHvYb+dV3lZ5qZ5NAN5PNjcevOKv0V7CmpNLg
GqhkRHTm1xwJqOQYPZbHy4LHX/towfNxn2YgcqsiInBaYWmpSgrNJGEAGHdimudss23rnGClyizh
uqSibuMASSmVstNmhVm7kFKaXsO7qwMXcje6NAnfM+OOb6900OcgoUs2aXm08hcAY/kNR7fGxHjD
zcZ9KgHFDbzD6ofD0OcfaDxyym1769RAs2REN5Cebdgugj6o03JRYzn4kngysmfxGTTSeO2Mfc8U
kB0c5hCVxabkNKgKyeBW2olDbBqdKJ0hAoEqIKrfrZXSbtdQaRUYllAdRi4ntlB37df/Vfjo9IYz
cUlBJBWkajgQySZHWrZGDUwpbAPfed3jfDdLT6kS/QSd14H4UK10qd75N8/frUEc9PDlceUvUZ0N
/dr+2bq1z0p7456JUsDJUIQY4riP3XJyL62ZegCJEaMuJmRzJ2W8+ucen1KDU1u26OT7a+3cp6ns
OcmeHcfctFWU7GhXr7HJoGaQ07JfqFkoKlMyV4IYWO+TfnONRVg+ODoDZIfPoZ+gHTJUTCmyvChG
1Hr2jiA1gCuC5iabjmFiNoTiq8D1CGscBgsRjaPIhpAlJUUO8ym1o4a3oMQzx2hqMxKcCRSRsto4
EjUA6pe/IXkfnagu7G+eyhm5rClhMnGw4F0uzrBuSU9Tms0u3tRZ2bjoPsoUGAtsOW/BrAPE5Z0g
fY8ZJVaJlLZzI3TGotmEisFeVbcjy+5W426hfQVGL8spEO5mOLukt4284qqI3EfU153yxE4obpZM
Niz2llBXhJrThMUeSsMi3fPWL39QrxkWFDHoC8R47oJutJmdmmLM80aE3uVzUj7r7enNYk4Qpqk2
JmQkhz9o0bpcYt/qmjPJ2LjBr62pKWXedzS0Jev7ExSwXLIlj0Af3MI6cQ34w2seZkWQ6O1lu+5q
3lqsWOZfXOThfU6nUwgs2XOScli91oXKwVTZi4iaOfic/LiOqIKGvkYsn2HSdNemJS6TEafXSwkr
4zrN8KD5vAAafcyx4nLh6qXidXH7oCnx8e2A4nFFZOeJXNfHXg+WbwaRlSGmdhw+/mRJ57fCpd0K
CzYI60waGYHsXrilcqY0oouHsLPRtE2QVNcQIZzdw3aIXqy/AoasRCbfm4zYutrzgFpYcgd1vRm8
sygcRCMzzp+K12kIKyl11BoiNXX6Npl9AomoiPZ4rdq9D4fFGHjVfjux3AP8kw0fecFcLebJNunK
rZID7HUp/L0pegfIHyq6rXjS+pox6n6oKuxAPXDQi+VJrVjVJ13W97uyWBfs+qIKZPviS/H9l5Xt
sNZext1JIlJQ9l/U/pVjlfgFFbotJ65GSyH14Qm+hyR3RBzUQmhg5lsEIqNVQviSa6/BJm1wFFXG
fWZy8e64k9N2+rV/2Gr/h4bEHysWdd8Wv3WvbULkuPEoVJrAMpR390AmmLlZYn4Xy+OH0ggcOgGt
5AyvBrEHBjW5B6wpGt99bMt2iEZFof3y/e8MQ8Ff6tazSPhIGyEULwMIqdBHAkECX39OxqKoLM3G
nnZD0OQBp3xyGfhVcwP4Y3qpc6h85xZgLHtXbBjevc/PQv1ZUQHWq7HIzYr/sJ0RI60/8xGEuzwb
LY5rd5UW7jTK8CHjBV6M3tiJiASNQCurc5JKNGFH+aw9lNaG4vWbEUUYGBtUmGJa2rbGP7ky92kc
AVttV2vBKMvfS0m+BaE63v3/B6X/1RjbEg4KKp2776TMt08xC3ecrawdfjG+qFXOfyrllM/F16bf
e3DCJJFfQ1usyOMrLU/Ttr2rAnu+uzvKDYaHto4XLT5EzF/qDocirV6HPCxKZCNuYAMozelCau2A
U/AV+ikrTOUadiOYOB9wVdpq19vjOzbERkTvW95gr5JIzAi0FMWx0J7xybSZu58BvFXEXIEgAEkf
xwgn+tUWTg0/Ync5NUBuosXF6fWzph91gw6j13TDiPSJl111MzC22/KKYkRjwTFTh2GRTAd+mNRJ
AWL/ArNJlGnKgAQXK0TgL2OQ4feZRQGHNEBytm420MFjwf5SQfpdHujCarTM4aBq5ph1ywwoRc2r
j/9215stdCEPYsBO14mUq5WLVs/30+V3w01/oef1KG1rnVfjTbLzLpubUJIPdAA9hf6i125F7bAH
R50TyNvaEyAin0vCuDY9c9EDWxAcIY8Skyc0V2N7LbYDNghjGryu9pQLM8YaOWLeqOKp8H1LACyg
eEZ3Y5y9xuOMzl4wdbCjrewu1UJ13tRawAWbeo1Uqdr7YE4sjLugHWTMEqUvVm8JZnF5EmMeC6qL
BsBoi02f5eg5UICiFmRyvtlOHUBsy9ikRpB062b5OswfVEo+yKCleSHQ8oEISytsR2svXB6O6HsH
Ic0PYvgeCmMW0vPiRWeOAAFgb1KE2XBwFpzbMlqqbggC8kYjyZKuZDjGX4O5O7sz8GcWzSkr5pEc
UlayCufBJayXjHkaeXK91hq7QBC7tbvJ9Z4yZmuZFoNFHBkatiS5XMoPLqDYxaFJxXP1O+G5xcDg
e5VfwnHzEaJNen0s/RRJ7+BqKJLYgDIlTwEO9RRzA5h3lJzQ9t1ri150co+SP9fFFVUdqFiQPkzE
HA9QiYZPGGylHE7nzVB01Iu9GUT79JUb6e/2h336s5n7YIljinuUFnGrKqAhl86fk46N+TSAcDmn
X1yh5mP0Zwto5ERRzQhSfUeX0WqLf4LUyEboSYe82nPzSqY9PZOZi1I3gAfbXpnv6c8Ov3OuQgqE
tUHCXIgbroXA/63wmzhdEjomfyf4OaNjJn0a6CnIDDogzvM2Xfcx62vWN7RTgJ/IJItCwtWKF/n9
AEQixY9InpQLfAI9o1Kqik5JoblxXDpRL4tY9lciQgb6H/hGGSkwCwLwuxC/7sJ6hwGtM8saHoWd
JKl2YECXPCeKPIB+IWW9OBQbMnjRx7kYyDB5vnJU27WGIqaqZ5TWwj8Pp+JBv5yLQyhC9SrSlR0g
2s3dE0VamIfsWx/76sNE2lX8kwv4h7HNlofUu6z3lW2kfM6KsI6WlfajvVQTqIGJjd2iUeZ0o4fO
rvWJxPSgg4BvPWTm2SyKa0n3WeME1dbHtvlmsw0IrAlYYXSqHEy06CAc6+dtespE8HinPw8p5op1
wueXBR9Lbau81gGXAHR8QqZFwTiia1A4kvXxO7N4fA9MuzO7l0t+1CgJUidKX/zFqyBlSoTVizeW
Wk/AmqipH+DnhG+LmylWsHepW17plvf7397embiDqobUExe/Hvd9usrnyj0/dIStvvlE+1zeVZLx
w1G4U/TSv2SG4psaZ/3ra5kTdeX/LRvRKUVcj+nnUECwQ3yADNQQ5w8tEaxAwLA77HiFWgOz6MH/
iS2z7K438bxCisJoKzcLgkMQ+QT+6NYEKax4jf9LbE0W9irXAMsLIaQ1dN/Q+EvZzKSq10UzPxOI
C+7yRX6lLge3BIKuGGupsFAbCZGf20IffQoAPamG9A+QvnNuLFFB6zvmzkihzoahj7MrgxLzJDQJ
9IMySIETWPG1CeRnfaZl3W7u2juBTmCVlQmtAIEws2XkvH+uwaJWUJHTGO/VxhOWXGLeBMpnbd3H
npoNVRf9AknaSZvpYLLH6zlRyacBupXbUEKtHDZXqeez82z9zJjGfwjgkoINuvb1RDcXWs0/S9jW
8327mcgVvztnv35azi/Yr8qs9Fe+AAqz0aM+toowCxnh4xEtxtvURyFmH18R1z/TIYsYajC07ujC
cC8necTm5DHXInpXeG4nMqyqia01qaOkLiSjYEavvVXwPwYIJEtDuxkrvWyzPvgGLAloHc9XDbKk
dbXcuQSDaOFe4p09/mX1CiMQO0ykBJOBiX3pTdIzNthFtOja8u3AZvRKmMtEan6pxkb/U/+97RWy
G1LM8X4CvxFjKWxOCyAWzujgkTdPu8Z/Y3zfUR6uDxmnT6NkCdOr3JAzr5+Qr0fyMDIAcijOPRN7
uvAc6OfxVXAQVLM6f/OhX6ld5eeKOn6Q14y7Gx8lRqP/f3TdMn1hvUIs6pJT+0NwMC6vKc6IUQGx
Izt3xPyMeJYsxIILK7zj13SBr7Pt6S+eGQ0yuTyTkmYZg1Fxz9DTquW3o7l+raK0QOM1zbTtFZTy
aA95nhhZocTMWCwbj+ZAwO5dHtGxE+CkGnb+Q4VMsf3Tm+PTfp5zFoIq1esJQzaOURD7XYlWiio/
Cw6R4l/dJSr2+QHIClqjmtJJ8rHIHaBA438rWHHOhHBanc3qU2zwNbSmdYxss0T1JPQ7/tV+Xj41
4AdI4U/dYN1z1FO0oOKmCj/eBCP08Gv4uapkHyRNbzC9fZaguHrhZaoWy47Ob6XN+5TJFsnK+oo/
8pImyeBuNGKm6FfhakYZmzmL/y5Lljl8qvBEiaVMlMSo+1rkgttir54yLSNn8PkR7RNkHca80IfH
VTN9QTbuHlRerwaRDx96KlDbdDC4qsyvCADntSiAYJzLoGGwfjNl+YiTxQtse0Y9D6Gv+cDWuipG
W4lpLNQ7yZsEnP9RqKNd7Irm0bYnmaW/cOX6+t6p2hlPFkzlN42IDaduNQroVz/VuSJemdP3gIou
Eh/ZOjYmMlt+tuK0altVm5WRa48V2c1mcKfqywgIHjskevFKfK7zFmpY6R5IAky3q+ACDDA5a9VE
Uac0AqoRSYEFZsKfZOSJmEUunIM/X5a5mY+60IGFRteaxCITTnkp1A3fi5WDpYi9n/4Ks894fSbm
BRzcfItd2879ChEpwwt3hH19VEOktEqIUAv1jwU8pe1jFOYs1I/kvRrm3V9QmL2wNByeQVg9k3A3
gzq9S1ZNdVVOmNOYpI7rkODH/jHhDx4pUkiCh1w/78vOuWUI3aJpdFRWhM5y3njsFRCUNCV9l1O1
/JesK87XfWCJUZIQR9p2IiWi0TumPhR8wECRAkEq2vBrpMmkaLg2ZUq5ITacXZ2Pq55x/nNo0Zlb
Gnkqss1mrX6xykJ8qJ5YUiJ4E1PoKWdliqTM6JqsKP6YM7SmHibnGGrsxYpSdUxniW/TpCL6QC5K
qAbg4pAYGPLE6B/AgXJQvnqJOgTDVdCzRSxkZJ/I5N/2g5JEO/xokywBQ0XaJS9xRYjxfRucPnbJ
qt7+oE22E/k+4jINIXsmiLXiDY7jR+K5BLHjdsqsmIDmeKu4tzNwa+MdBjkr7zg4yM8/VndAslQR
49gA6qF15pIHZ97e8WRsmnqP8q+hFitZACGY0ke/NOeRrHl2PhPLh+PIO6zk6geKdOvY2+VZUnzE
4sdfDNYSBnYWmBw2rMNcdDzCmf7elKIw9BpvuASxm1rWWfQVTBXZH002sCgGzJVDajWq8TXPbRiL
E8+Ld80VZW76aZ6YWoo/1Rv55CrAej6disNd+FxpG4QyYOw3LO/36mYK/432hIFBNOwSQCQID8F6
wO2B3hjfTaODNNB/cg+GxjuHdKwxtWRoIXFFjtnlGAAmiJ2/e5np9V1EO9nHZWqND9Y1suHBSyoM
PFChnco9UiL4VtI8FVAMbaxnMEmpKsgFWxTZ7FBJEQkMnCkItzibjhvF8KnTus5PVwAkRfWR45CM
jaJ4eZ6d8+v7LUB6yv990L0SZ6mhUqyZnEy1BpSzOPFU0WO3CpIgNACrF6tC2cw6KWN4o0VXH63v
benatwdJtfeOG75aoWrTpymaOeRyLNfsGWmji9T5mDnBE7stztomgxp6jJpEkJbnIR4ZQk3HWOr2
yM0puGLWYEFCPPfqlbtLQ2szxh5+WoIbPiQk6qLLrd+pCbTIKswlEj7Q2KlJdzxZ29b49udFdSuU
AuJNsw2IouORtKeyxFhiTIfmbuNYdBMZiMQ+s8Y3x/NxmTl0afXbFjyPDy0tG3U8pJqeloUl1rV7
mAcVrDdce78jiWRwR5OQYcDUM0cR6AF6DILSAzgbTKDGTy/UYMKIVLjzzN4OunmCEmJKyTJFATMA
hwGk80MDeMsvyyVSh6dDCPQnB+NJEQuFIWJLB5w9G49760DlSfCIGFIqe1cWsYBYuWquthXe5352
TtinMngz/OYsOEc04cZZ1j2yE3ToyzINPViRre0glqKdnFmTU2hUYciWUgMcX3zjobj0KCIc1nrq
HuEZXG1gOtLk+KfORNoatRAAwk0DrgQFWJqtkW6wrbuBv5SDeeMPOqUd+2JwyOhdrcFr/GHdGk0Q
Es24WVawRCXhZ7Mg5qTDvjnUScsjLHBI9YcflJyb3/5A8n6/npsVRQvGSZ7nUMVC+0kAMaqvmmBw
75/GZVxbMEtIYJHXwgLGgbt/cVNDw2FuZkldCydruKne88WDO2P4x+GBrIO5/6GYJ2ZbTFUnlLq4
eg6KMkbvwRpC/TfslCxaEzrqkavYYGeDrWxXyQgigm765qaA0eujJvupjFQctJA5FK/DZwzxLpyE
uCeHs3FhZqOcWr0zbuRLteyxAvgEBf/JsCXt8zGV85Ld6WWI0sHKXjwcVhQQONnyJz1zhQSN/jX2
i6rBA2pai9GsTjK2M/I/XTdytQvon1RNjvVHfOF3Yd0vTzhK6qeBEvCeLJLiqm7rHphwc8GUD/hO
mbqTz4T4gz+JCqo02yHlld21ISwPj7TsG6e5VEX/SQXDjeO1VWv9bN03Hp3H2qoarlDcnSUP3Hpu
S6kOyp37gMEW+Fq5V15kKxhp6pN8chkdbVCjUPiEoHFY6ZYeRKhx1B6e0PscEYlfRp3fAqREsA3j
QihBx++qGs7yAVQzYAfSvBn7SajX47J29oSNi1VrKjhLExzGlE8LXwLEhqM4OJ3X6Z3VGdDDkubi
Lkczv6dPyBC7v70t/RAqUwltYCAdaQPx7Z42UlLQV+uDxr7zof36mBm8pbFXiytsjUvjkyAsNLcc
zBsARUpWqkW+mWBoqmF7mMFdGhbmbewdT1qCjxOTmQxexfHcGniYDy5Rtrz2JL/XrlLL9bFUh/+C
cBKXKrg2+j+iNCtTyzR5IEOjL+xdRCUIHhXEXyPAkG987be2HRilkQd+Hf7DJnXs8jWnVRK+UWe9
Wym939OhBDbGF2dzY1/BMwVM3K6Vz2kUMl6E0ZUP/eJ160FSonVfUryXvC3uQHmp1hwnbyB46Fi1
KZ2zwB9Kepzacz3kjSkM6Pg6IyYVyL16TvS+VO6eeGUGsY+NjT0yEPbi5hHF3Y+JqwfgyOPqa+Z/
QaAe6BUEMeVfVgBOTSYeSItuEOy68H8Lo/pYdi4yzD9ZdQaapr0g4wQUKLUgQ7uAn9Julm8GMSjl
8zDlAHbhdTV1qmagi/iY122Y9qwA5d8DVqTlw01coD7M+B+8lQuDqJe5f/td+xa3E6bE5qOXJQA8
G5gO8tTZmGADE4fGbnGpHI3Nrf4v2xDVbkO7JhQMd3Ghp/q6v0dg+cxeskKw8lRuTo4AQsGv+Aqn
cJ5E8+PiavRUQWccAKsWe0o+XV+umh7WTITWuqQeLl5uY9BXetHRygIMqWih9++CcDCWWm1Ze3WI
jXWZysC1mnvbyoYV1anMjNUTImuIkZ4zcy/xblDHUgrltVqZC11+y7nfFlTzcMSzWXqw+ONyP6aP
+UxtJnucj8wU3GVCb43O2TiMI/XiL5ZZgI5WdyRcgliQVezeDlRqi6FxTToYOa93Ax6IE91dOrMW
Sx9kpga5vRIFw/AjwmkQy8Stfk/t8SEvF6I0x7wP1fsnzd5YITk2QfAa9liWIUqtvzo1TdHXkTHn
ad6XA7LhCuuHfroNcTPguZXApxIJoNEvGSgpZMPe4mIUaQ5CrenezWu3dGRzwewlJBweXWo/9oLc
Xyc+7mF+FLvcHE4YVNh13MLze6unusFG/6FPIxtIcz2BZRVd+1QtoakwZdasAo/qjG3zmK/H798e
aLR5LkRpRksDKljcMYTJLKB2AjKKZo2S2Ho55T2TR9puVCy/Gh3YT5EVLwEv+UOqiw6Q/h9A+kdL
rH3BhjbIoi1OLuaaWf/jd/x877Y61F7xKRD+7iL54VDUJY/lDJyDE0/7WhFpCRQx6BbYbEYCFhq/
MsKLf2G24aDnIQ8N5srqUTk+2jMMdYe301H+37RFniZFS0oi2YCHnG0zg7tYyob/3DTOLkIl4W6R
NGZocI4K9NtA+t2uwrX+dvKP31JhJuXouAVuNvceJ/JsX3h028mBwyS/aHAcXUdqioISFIfadm++
X+YIEm4f3weAPcRfIbZSlUm/jrz88EZacS01Sd+INMLXYoba76Tnp7mMgqJIFumZbeLaGnVSwTku
BXv9yF637RcRvu69dTIrEyBlD6/eMiPyVosX/Mf3oOfDuiA9cl5ahO5C9g3Erra3o4HPpASgI+Tl
fb+SL8VTs+pCVoU9v/fQaFm3dM+mBN7q1ifAjbfN0wTN6SJSMCubzGAZJA3wAoIth0uWugX8M/tr
rkS9PssGrcigRszqOfVHfSbvOvitRqMxiylSzv5CT6/cp3HF1cwqSdXUwovW1xjVzJhPqETAPLB6
9A/V1laptWRHyBiIn1WC4qpppc+wiwTWI+zPsaBflYBHXqsbgalaaBSil75XzKVKxzxCwWmWzsAU
RPfFECCy7OgO9MSlnNArh8xls6ZVsKNKSs+uv5nYc8N1NZSZCsC5bjspXHyhUIzCa27vHlHHaxrR
cd6cTX57n1p9vX9Uo0+JepEjKlddC46tCuxd9wS4DsMMFKuh2OyLAJjLNe89e/d8kBJSOhH/WDZ3
RgCMSlcax7vcUxLXwRgm1cVzkej/nTkpt3oTpAxVLL7cShS5neZL2be+VTgM/daWpo3oOl5X5ZJU
yJHhBjuJ3aibTAg7P+cnGqxOnvm2YUJrwYqkNBkoQVBjK9TbfqQbPBLAXZwVKiPU2QgoD4/WQ4fX
wyBAkvYf9sXseHBdLYaPFl028WoHnqrsI9beNjRxxHcu8GBZGfbUx6HnStIkg3Q845c/O8/36Qs/
sFZInG8lZSEf37BtxGCA6ZcI5Mp9s7mt+piZeQVXGyTRf5kCCa5HKxl4gZNIg2S57/DM+fHODa9l
kl5ESD94XISYpLFR1v4LOtrJW0psH41cZ7F7CFeQVhx6v47/wjKEIfPkQNfH1qmQY5aYMnGiDw/U
hlKFi65xqAGZmp489iZVZBPihRIxJyUi8RFyN/xDoOSwwiGXZX2EkkwFnRXANSWn31TH6xIYwb5Y
/SJ+w6LzeYKDJWOPkNRXubyHdA6io1JvD+kfuwtlfQYICvzbk1JdWnVlFQFxU+YVJcu5aGG+r6yA
TpomgvZA6HdXkmNI6x5WywUo817ExRT0EwfjA+AVZfJ6mvXCoZENjf1z8DUwD0CM5XkrKnK7tvFx
vcZ1gXaDdEz8wFI+04FdVAKKnzUhN/7GGgxmDfpXycgN3MoWJS3GWgjzP7igZfSHca7J74hKhD58
L6pkJ6scqvwEqnJUaG9Xnqkrm143SalsbgJZGtakl3aLozj9nkbr5q56keiDRZ+KJhq1LOKw6B6R
KnEFt6KdI/xg8gF08nu1jjhA3oh7MR3lg+UYB0S+fe765ljekh0olY6iMQbsSpU8pY2sqeZij0sG
pVUd8Q1aeN5xGXGE1hpfDW7q889e0BgBoMCIxock4OEyJ+7z9w7FjaIWn388m1eN1nDJzjk3ua4E
qGtI8ANCoqKlaVibgqaABqGd92xz3dSyfSvOWOA5xxZs7zUl01KHqqOY/E4OAHXfDAR52lZk7FnN
TCQc7OsQ375cHCkCfNpcRhReRSz11YR+sL+japZc/0ufXxUupP86LROyVllZf2r93HUgpfUluEOi
+k9UXotDEcVS1Y5D6KxqqK+ZCpLPXciLEc4/bmzKeQ/04/80Sikd0VC2cB9/T6AKmi9Ci/DvhIT4
73noj8C14tERUzM++eUqXhytKU/vhH/czx5KK9qccpRywFP7aQp6VZZFZMd53kdeTO9YdEwRAT2n
jzUIVp8Ct/RnWL+y+93Qy8uBxesrc6RqifjcRz13wJ7jpklDAcBKUI5697w0j/MKObrBdBcpDSmH
kCTE77G8B397EExr+nHuy3gvCU10yqBFRiTDjoK9seigVnJaV6GodNZeYA+Q82iyDcrw2+FaBmZH
bF95hNx3uNHDsEwH8BnhG9Q5iRq+opYiGsjJyZaoBKzIckUwgl1fTsneuJwB8VUuhPUfQNWSKQHf
Kfaba6qygoG0AoivfCp+eaqPSjvJiP8loZw7z28Cc8CGwXT2zV38gEdVH1O6Z/Yh5Zouj7+W96mO
zMqk+r1MLJ9+3Ql6W752JQdk/lPoekqQducy1UmqrVPOBkKdaWPowf/h/1BmQIHyRG9kVZ8iU7kI
iWmtNaWAGdH5fDezR6lRXxT/n81A/79W1wdzl1n8VeKeHZ+yrud32AjpPJjNgWp1JgUQHtIr/4FA
48t4Bx1yObdSAjyiWaGRQ++TlKSKROUdsFaCFVk0gR7Lmem9FkKklNnhd49BetCQiZwPKbPNc8O4
/4tscV7ifKcQmjqVDtaV3N03ESTlEf5wmZrGMxHRDFM4CQ0GTXTC3mVkPGukoxKa6oygs4CKQDOy
wU8xPgFZFTUgxCEIp82/K+WCa1wh3y5VJHfuuo9jbUocb8AJOgOYf0WgON+jXVtAmBgFwXCp1i9C
35TQeOF8fyJFKsytyz17xxAD8nNMsnwOOCp8lPwvsG32KyrbLbPaDyKcmc4e5nhdxBKAKUo0W81I
evgZuW4roceBJf8ZIs6HB8WAe66ue3uthSl98j9VpBvRyvJoNVQHhooY+a+U+D6l+O9h3/MEU+aK
T3m3yYR6SF0JVCzJR/tJSCJ5RiN0/ZT+2ZgpWOyYoxVLMb49BWEFM/N8WHmjQTDqAD2OKXjYrxv4
gwwKTzs1yQZzUabYYTLyGn0lene1ngoHZGWNhumGRgb0aFvzPm/OlqKxDwbVlYbWKAkNBaORB6zW
/4SX43H0vnoEEBSCDxNJvqfcpywx6f/sPOkGKxlROkRCfLcCzh/Ijj+LAv+NmchGxRllpHTNUve0
v+PZPNKPr8Ym+XiDGTmTm60HXn+lQno7s1REzwE7tlBnNY4U2PcFB/4qb9gQGsT+IYBsI1nGKmKc
yTf+hypZI2KsC3k8bQRNEBKMwo2ZUG3j6EBI8CCIMh+xJ8Xl6spsx7MhSvaAJFBoxBXGeaPv41e2
5E2ssR8PGDqA1UP5w2B6icIxnfow5ARZi/PZ8zQwqywEg4NItGk1m0as/mIlZuL3b7yAbfiPnS2k
Mg2cy889eBbsAKlxwZmnaY8qaFRh5WTga7Q7IP77XUV7tZKc6LdBMM17uuo0teTeNsprSGBAuxR8
IhW7Qr/y8k0KqZTV8XNwl/Dumaxt591T0acDTRf3/XDUwJXBHTpCdsAla7XvVQ2KoZN0/q4ka4D9
EfJoWgaMHoaBHqOF3mLnGyj/ivWzEBmkANUTzKLhAOgxyiFAJaUsvqSfLEJ+nMXlshijdzL5gUFb
aSyjX/2Esf5I54WyTUUhMH0sjD7RNf724LT+FXHg9Nleh4c7UMC1j4eyY5gjp4fotCVtBBfEzg67
DVK4hPBEkWQep9W0vSqNtSUhBjSlhQQN6/uvx8YZoB/qmAXentXJa0l5t+PSFLJBbNMMrxDeK/Yp
7b5acGZHvp1gFoYTWns1+Fv4E7rgeDGxkeDSEOBwjvqWp/Hat5P1xmOeHkXlHoifyU8EijED6eEh
wrspolO18SsNoFub+qaInRiQjg1FezQXfCSNBuyKZKtdVVGAauFPVKT2l+KX1efDSzHCvQ2bbPCU
JSz/CeUDVFK5bIzHy4m85mrnX7owVLAxV7BmwZa9J3aa0GQFq8hTCmZjjNuj6DPjEwjuarJyBZ9S
v6GPkrIaYbyhPjEWRzQRRV0rZ0vV4yfL5wOodVA3n3UOZ1nnsFLj/I/1ZiPtyPpviK5cefh7tJc/
UET/tPrichR0nFYa/18NAHuh/eWdS0y5Ev3XhkSjoPo6Zy524KCQKJ03WsW0QHoxMhmyPcYInzQC
+HWjhHH8in8pBUhMCYV/glVuoCUhwj7diwI2rKDPhpOkq+TkdBpLIJwxNP3sj+wRZ99UsXop1Jet
xi0CtdkuFIdcqO/6FdIuho91birkJqCuSvz5/22Li6KjUWivkvfozWGBFH9yh3Yy61p0BjQFCJrU
icQh4mjsSwDZhYtCrVcPSKoSY3hOOdcZ55RTj8UYhZq2KeDMfkr6mLbYqfGEdBYHxJSKpxzmG54G
RkhvpVugq4cPEGNpnGx4ZCMIRjOwYXlQJTXcOktEY/Mu/tbaKGcurwwZaxWrbO45tng+RQB9vdg2
j/Aw8tt9oy7KT3yb4zapuijCZMN4CFG0vmjek04NJgVn0SrXpObcp4d4gwKNtvhErHljJdQDyyBF
INF9BOd260/bz4xSa1zjFWWYLDO5D4fyksSGMhi//mgTROTvK3GlsuMecrovX7W6Vjy5PWVTiJKx
vR7zGhRqblyfJzMsY0h/MsQpzlRSzp7369Gn/jc5UJiIemUH2XqJUlWOS8+qqlSRiOmdxiBnSSjC
FUumsgTvlIJmBQZJ0zf7kFrpUrPXSyKG4ak8tlLtjPy04+EtRWAZo30m/b7jJBtjFxmFWPW+LwuE
x86foA6IuCzb0tlMjE0j/AxmnqXyATLhPfWyREb0nlDjuIyp+5XwH1LWRAWLaJYV1/jkYrfRH5y5
39uW3R59A2ganzenuxC5zeHmcHSRjnIHk9VB1R4NdcuurNQWzjrgmdO2id+/yO0LS6QToYArOfPv
/mF7XB+loPdK03qSXH1Vw0R3EBqrfrrY2xtc4+r5EVqaFpwbMaL8PqwYxJ2soI43gTRyxd1DNUi6
xBZzWQu8ehiLdj30HaKg+/speM7jaHHQgdU7KI2uL2JX3NDBhu7dDSVL2t8ez+grNpUwP2CbkH+3
6fqruZ5+wItG1e9c8Xu9CgTano9mxJVrmIeROKIMjwEMKE4alBS1pfRILaDHmEJXByuGcioEbVZg
TcJUm4lqVf1UvNJ61Zwz8tuuF8G8FLIQfpRfM83SfVZi4p6erBqOX7OFxdJ/nSgT6/q9+zQlC+yX
vU1sFw8qD64G09g5HFcdWoAYm2L4foj3kZ5fdAqaHFhSJMwdeuOKgTSsSdjyqb95j7I8snme2eKV
kxup2C0BrgVTAf3g7UWv4fWdlVRRSwCurMd9IyCfPQ5CjRHp4nbs1rXW5wewmd0wY+ipzuKJYAAz
rsa8qeOOrhEK2esj4XyJ9PTLMJjmFXUk+aksiMv2luRn5Ajx3KDYZvW7eeIX3y0/p7xpVhIcDK8+
Aqpep3I3QrPY+mOSvsec3M6ncKHYrRNOcoPAWllZol26OaN5c5R7l1J4crG5E3CK2Sr6NXrgsCtq
UyQkOzAse5tO51JhrVSC5L12x2eD+ii734PWkSz1vq0vAgjOWoItPYOnSe4QQzEae4S8uz/D+80K
OFy9mrP08/7C+4enuQuoO1RlYzvQompPKMFLx6ouSCx1ZaYNHQkDnmTTpmbsdyw7+BQJjKylhtT1
tqaObSkqdAhtD+kGk6onTlUXW8Ak7AkEbPmzvYdz5vn7rgyyJikizWIjFhZCN1JJvf76aLVxsSL8
H5+tk3Mi2YrKMeIPTFQsrVmjrJWn4VeU7+mZvOSZt/on0PhMvsLM/fkQcFhJYuLXtlyhVdalNgP4
qgLOSqHsGt8juOq8b/sZfKIR+hsdNHo8pkuIdnhMoSazatLMPQfmTKbyYKQMCn9rmfd8Ies+vhqh
nn3RpEdCuK/A7OciL2HCR5Y4j6mYhbRBig5jtcSjGP29W4BkzTLP0matUwsL3wWN3Dk1Y20v21Bc
6MPPznNVat0c/VnMiG7RpyXZ17XMB+4C3ipIAefGwnx6fU2XpoPB1UkzGrfGai+XKO3UEfDi7kmT
SDedauTouXCDP9DXvMs7KIBjr+ruK8+nvHTN1VLyIRAJ9tksmHXklVAOR/kVdcqYgcfPixabIcc7
RFr5XWLxgTlUZzwGoiCLNOz3QqgpFtdRWwvMlcSsgDp9RDs5fmzeyrf+ccQzw9k5E+2pzcrNUUhB
XWcrSeqiqdnEGnOIAlvSxtXRqG3LBfU9fXYQyTca3rRA73bT3DxxM93OfNHV1CEzxaXHd364J7w1
oWMIcNZC2om+0qJQuw6KkB75DNBkkWtKtWk8jFg1OjWEKGfuJom2kByihS5fncfvg25JzyYSGEvJ
MeWqXYdwjTEofdM/peA7zk8GiBqBMk/gNIE2RQBPb5S4KzZtGEPJoSvE8j/WXhLMu/HMVmfoovsd
Ik8sv4QKyqmj8Rhd4wJM3cf3Pq5dwF4mkl3q9fAZ/kDIyQMwnF4FNDoGvBmiZnNNEJcjXrUdnWQS
p2n8du57S/qjdkRSaMQB/emBRRYQYtZFTZWhdyHASg/Wu119Vx4QmISYneahaHvumSpfKNdIi8mv
ywNKpwnUKw6oQWOqDHpw/HHjIZ3DIrxw3as1wAezZFQtidczFMJSjrbXrcFjgw5pN8E9i1lK7Sl1
VYjLVMmLAzE13od/s85EteM04DAF9txOO1C4zV8mj57G6FBdfeAmN+qGs4xsD5jKVIPOrI/wG4yU
fIX1ZYwJQAyeW6CWmfWy2EZUBotbwDze5DsBzvCbkW2tg5RM2FCavcZzTZx/SvY/voxvQ2Ezp3dK
tJqz/qZlqth9e/tySfPil0Wl+u29DOuDlFXQuRvbfpOBmU4pEhE27GzSc8UufCOcc5B9RH+IOJno
1i3VAvzmX60foCtEVjkkA3QkcoBRUsxB6CE34hggdPBV2IkcDv327vHLy8O2CpopWvqzycJGFnK1
bjussvffrw5TB54wS2LewU/Yu2YOBre3HdEdv2YKtzJ/iHNAKxJP4P393ipCr5MtboBfGoO+snTm
RDXQCkAI1VLjOpMT5BE+FZgWs1G/CIDbg4Wgwz/BfbByQ+jL7AplhEeinaWdcdp6rQYQERFA151X
qG8CkXkxccmmJeIRxgWV2FX5RnIbaVA3Qpt6DScqarVUfnxOd77rnOPDv4YcGXKbnpcm2X+j16St
bQRUABUVDed4OsLBDJdyQFV/AF2WHLZnk1nqxhp0rcAdBRIZ9c+mliGoRKSdt/rivURVkdFezSiW
SaDpxL+m4D/tsf74kq6DpzItPmDcykUlY1piCu0yNQXYJp69Hxr0fM3CxZBZ5lHeyVU5gBpuN5V3
hVKW6bkKcb6nQc7xoqBlqmWMii2Vprx8WCnOergm9whp3mJIRff2/nRSHerNZBmqdT2lCswEBFxY
vgkDbxY4mbUR8cL1z8QvDUBl9swjpTl01030VZrN1qTA9d8+qQ4ZPxMolhfoB+TtWSBqdcxFQkwd
D6x+jW78O916rEo91G9WSEY8lJfHjYPtA98FSCiMyIhDXPWnjde4iLj4RjOtddyGaPiTUXvF5FDN
knw89/RrRp7DKEJR4Ahm6Ghz+UvoC2JHBnIMWPRPEO7rQHCha4g2myTQBBaBus01+yd9TWTnxikN
5R4x5j3KrLVQp9D3Vt9pKmr3Yhhr32PN6zYCGyZZdxCcVABzbyOSOselomoO0FoZh6hoDLGC5/4u
sz0JY5pVOKgfW9wWpwwEIcdFB7/gBM2FBvI2gTS30xN+l1b6ZiT0nqQLNe+D0QccvZ3qMR8M76IE
U70tPWwuJTe+DTdTjPZhk1UvAJC5v/5r9ednin7268UYSQaxqrWGa0Cu+XY5Clz9hpI+jQMCoc/K
8V4wH4PAGpT+YTehZrKD8fu18iceKt+X3pqZROtktVArmPFDCuE0PM+g2QVJgTAYyrdPoh3iROcO
76ByRx9La7cJZnw8ZEdPkLS8mM9CqQvdudtyQS0/c6giKa8bHweeJg1dJ8jemIEqb5CfeeKR5LrR
72rOZSKb/qQmiq+yjDWHeNb7eWnfXvavQUArd37Vb333EzUju4QGVWxHahivrbNYxjvYynbU+R/T
KEFo2tmPZ3EMhKh7BAx5HlEf/llbgtxsY6wRP+VPpxU7kTfwHqf7lW9oRL0ZGmJByJR4d2K7aAVb
BhlsIzlvr9WeYpp213m4Tr4CkzBW7NylDyZaNzDe859TK5ujfSk2LaPWKdyFvN9YjZzcyK/hHy1X
9WREvZkiEmmq4qLTf5B7FmnG8sFgN0e5RrIsnjvSU9SoKCkbxiWj0RevCp/oqp9KfYIsVpzMuaoi
YzrsyYYO3LGJpbcChXQxW+qzopXHtTKQUEzyyV1CESbV3LaWF3T71yGXkTryoyNb0804Oe5USH4D
99LK53rx11Q3BH8SUrm/g5pw7J3q4D/pSmMtKpPmMZuWaGks+Q9x5JnsEQ40/6A/Wd85XWwryTgD
f92pK3Qr/OKYvUCQTxpikEN/YjB4mRrDLiUNxwNyvM2YaWyo4uuDf8vu37aleA+LodC3D+q7cFxp
RUaB8/yTBfjsV4heq1K038s7ny/6AMh4sLga6wQ6fxVjMmDQ6KpnLF2pICG1c+FU/4YqWjLHW3Xd
8ubouSRVmZJAiDUZFa5NThrEN5kR9Dp3UjZiuvkmeAFmIlEhSW030kPyxWZ9CJPcx/mCGzGOEr/i
DkPPqfx4GJQSyozgiApNRB+xhldtllT/ewMfVHaVze/mj0NoGySzu0DmXJSbU33UhKD2+Sdm2mbm
g2WdI7wwFSzpB84LtvnO4RXDpb3dbjfx+8ga9oPc0da+eOJxDuAnRhhi6ygg+LrrDu/11dpC2oSm
j7o3wDO+GuChMN/mknr2j4CghsKKN5MMdNgbmGY1InSH1E/hLvOWfCMMPEU00bhacbaWqeHaiRh4
Q2vDQ0Op1fO4pJYDUn3+nAEaDZUP8aoAS+c+IJXv5E1lXag2XQ3peoUIrctTozGSTgwP3st3R/my
IOjFdqbk2Vr/0O8S5CVzpn3NMWdzFxx6L+7+im2VRo+/dhd8+MwlqQry79mNA1aUA7svQXpA5Wa6
Asj5+VDh/VVr+ZHyZmzAcrGrVwlPSrYww7s0KVg3qLy8Z0WgjNEmgeqxwdFP71dxCSjnNNQ4Dpvi
y2C+38EPT3is1PfZTGk1lUgCbOrF0sXKBrJpAXZqUk74UGdVDXEW6FKBhxN+znVOBU7kDtV3da9U
6pNE7tsGj6vaTQUq+6EFM7yxQ1DW6h7udHhj1QmwsqVzF4s165V42a48CIVsowLfm7e48/5smrbi
Xx8SOj1jwYzU0S3YN7fQL93Ck/mMobuJOOZvZrX+mY/ts7+lSQxYyrCf6GrP2S/FdjBX8HhOPf2b
SwTtDiKUW+HMjPm1K48ci6AXWOHoRaw936jSJ/9k6hyHM1cpbDkLweQy1VSlY+03KRcqj1xWDX0h
VwlidVekOQYVF8SJ9cRm1NTDwLhZMxnqtKEun2LUMD063psovrpFVt85rwgo7skMSDLUSY4SXu4e
uJ9VgRLNKOq/6tA+ykd+7ViPcFSXaO33PEt7BBCa746VZQaG77rrMcM5rML2FejwWtIO9u6r0TP1
pe2y8sXJi7mpZ3bDBx0F4InOuWTuX+4al0sw8Z0qBWeMr9DYqiciupTXm1pmlAOHNeZQnzXKfHde
YtH0x4e3i/Gn+YBcQSKV9P0ACH87ioCUTcij9YCI5uuao94SYRUdlEVsf/v6Se6JkDOhJjxTJkvZ
wijrwGUNhJ4SuRxrI+/0FkMimfUORiV5kQU8HznjC+5nQMhDscSvSS9CIkQO/WHDwnUOdRSlTCzr
Rn1TD1jpZXJ4mmZSKqsf7iaLG+IrPVYyoiCYafUmswd2D+2ULg2LuMsLFKSsMZMVHlaqMq/u/6HG
8lW14RHKaUOnLSxq7IUylotTgToiHxS5sTTv4cQSo461EcQPwmBujxj39/M9QoQidRlumU1MZEJ3
T1ytvy/ZfcjsKM0lMxcfACjuVJ2anbQ3tax/znPzp7t8YPBITnFTXO38RhSAwWn+eZ4N95WSddc6
aXdmJs6TMzxVaSj0AptGq0xGZb6NU37E+3oxOSjJAwqoP1wlH/6IuyGHx2MFK77FUazHuOVvli6P
7iGFyn+3e0FSCCz0pm+AonQtKCcXnDWh8QGJBaK9egqbnRd+sHGTWStmO0LnlOBL+k3L0OaXRBzN
O62wdbAjH2cFDjHxkxFfnPqDEsMVLm/TSjDmcx7vil0dFbdKgiCqHpVPywD0DTK1pgafmo2/Divv
tFiQyM+b8QgUz+Qx8DNk1ebQxGV3bmTJMVI3PDqY+lfV4h0p9ciHGh9mxHvFmgzDeH9Hc0NnRfTt
DvthKFaZQURusLz3WB7iE155YQnR/cvBVbJPRwZ/tuzbAu7jWJz1tapW+bza8b5EKHnCvnpWj8Fc
3+3nz/d/Da/72H/DtodFV8m3pUh5OLbnk/uvMoOwAiJ4Jb8uOGFjUuMAKx5rbSg8uhWk8c1tJlRN
G4/A88dvidD6gRlR6CrcUWVzIwQPYplyjQ60pRt/1fxaVkw6eH7zHbHnpe04b4zMJrcxZEUIkAp+
FZNsV9gjwdNooMB6g/VxTxC1gbpuI4G1c8Oo9qsoBqUbsVq/OCHt8/MPY84Un4owrGP5Q70/+6vW
2vfjUxQ0arOJJckfZBJaPsBWI4MeWfVBCoosD/aXj/KdpCkEgx2JrI+cW/vy5Mv7ijbTh+TG+9o3
3KZbRfXZj/lHg2om6MbQne43IR+AnVYtwsA6x62wi4gveN9DVEHFm/gw76aVlOXKzMRxXv/0P94M
61XovXRXldSMPFGXo5IoZOVxAO2mohfeNExcKXeVl/4EC7nPHCLX5MRx6kQG8biL/a5hFn5OMvDz
njWkY/wyD6KY5C+/vxeqHYFPwiAz4h78ycc8nandye4A+1/KnJq4ol2XlFXcNQCGJ/2aSXtYdAeS
jbqxaYwIb8FncEug+AF2WSMNPBJGq5/J5OWwNp9bK44//o0IUhiBLvWG635+4VsyhvZpaO9CscoB
VjRD3jK/4Q1gGBH9jQTlplNgcDUNzKBDlHhGjmBjngzuRNOsl3INqs+lcqdAayD0UjtnZLCwwpvG
R5bhdFihjagYNfOX0NIRWY9ZkuImtf3u8O+lm3YGRjtyGhKIndollhCOf4LverXVW2ROhf+vnMQ2
AongoX8G7YCOAEZW6zP9dyaWQoSG2Og8FF075HE+Oselj3bt+ZZeGcuPb8qIO/iTzTIvPp+Q/8Y0
w5EPtCE3aAHpOBuQnCfSSpBNAcQhgBGAou6wyS9afR04TTntTUy5fPTUHaNhcuJQq3Vwkf1mzP/o
NTQGPtzYSnQ9P3NlIX3utGcO31509TUj7Fs8dmhI8rrwO1qznuWR1v0W8WMxSDS0HtuHBm926XLs
nDMX38ZlT1YdCL0eBMjE3TTnW/+kuTDAOxbOzp/0CgMrE4ln9I4ud/3zn/kXQ6R/hCYHXs4gnf8B
q0tzZ0Glhlxmbl3QfUD7g07gjQkzrfgdnzGsPBFbIek0qr41FPjkbAJB4QBvLJVbS355B3GGJ/dN
D04/KuwONCwB/dXBaQfXof+THRZhtnyYATX4f/nzMyaKwZXpfDVafW98syR15s4dga/+zFD24ohO
sChMssq4lIODG0l9j81nabQ8zFALIEIceQ2W5zs+NfneT2ZPCx8KpSMLwN1J0+/fxcA0Fn1GJVF0
x0MavB7xs+ux47VV4bUTRjQIiYIDKJGewTNaSWv6+2h04iFh8LoqjgtLSKQxlJDxTKuvtJciPIkL
xHFxEEPMh3CqlyTqTCNKCN3h5jphN0b/qJNDblz67NgRKgHBBXLGJFGRybizjjD5SPD9NQAmbD9b
AmebK6a7JBXuPdiybSrosHZDyaGFcudirCEXGdnmNe3Rn+P0M+4GDjugNuw8qbVcBncW6gYTkDp+
27b5PfyOQjbcW/FXWf5MFyXlHdIFSbVJ65RkDdcHxORnZon43LEdewpZXO9t/xQ/4vIEo9X1BCT/
5N8pjP9WkUX9iqzrSo8ouvYXuAeGhXnAAuKE4PzggkKROUW/1Y3nLUEb7ORByLL2peahYsIT/D9d
mumTfxtKAhgYgQ2yBwJs1NbHYzpex9plezRDpU8TZCnWUv6o5nNWzRmWjGF7wwmTnAV6Zh+1qkr/
mj22YnYaIUZpLcJ1dNkThZtXhsgYjmvA1enwJ6TAUP1TyoPE/3o2ZffdRxpSHnO/CIZS1Uh2tBWZ
daIvgnjYSyuuDX2c74nS1IQpgFnNfrehyOofTkO3Yp6hi4cHMD/Q0i1cnwWmVh34XbacHaARzEnG
S6AijFxIKdMzA4f18jNvajig75gfYwb26/2SATER5tL0nseFJaARqDdwovN0PbMprk7aGP0NT5bc
WMgwdNNJ94GT1kA6WGr8T6ZETV9156nKMlJFBS6NshdatKfmzgCrbRYXnLL99rDOS4ETLtPqbh63
K26Dhsx9fKeWXigrHur2ug70MzPc9AWEpV+iSrBx4MkTFe6MZTDZgnfGw3pkOJkyk1gFo0uDte3w
mph5/gHn1EcC4wIyJZL+RLhnKjhnEPiLlte14F5bSySTrSDD5qCDes4cMoMjwv9d+T5KWf6AQ5nK
RvQpkpNSmc7SMZ2WAxAwPEasDvvDBACWGKxkYhg4iGUEoqS5CNu8KV2j5UpNNAL3XAXSiGMxtvAh
Pfm6z0m+mbwECU8vI3ZrmZyOGBLVmOP8j+VEPMGVlHG/rcsaE7rP4g1XhGirA9KQrt0lws5r6LE3
S57dYkkj0PAHOedPrP5URCFY3AnSO91jHn4m4yXo6tLbbxpvfBDgu4ZklFL1Vg/Cgu96E5KZEC/g
suBKbKwbhF7uyQ5dbxjXwahbHWX/tjyMxRXqGKPbQfkx6p8rtronvtjCm8XMuGEGQ4OKRfPu4jh/
UV5aEbIcy8ryYc5R17tbXoSF+p6JV7TszXcjINscr+yYppZEEgkVC/tKgXsn6SzKbA2fnd6cEs6R
7FBVJMznpvaAkjaboOqJNxJzLQj59CBunM2DrkRcz2ztNuM8fO5dKZdYtOCTDzENQEXEY/VZeFER
AcCzmeejH0ERwQxcWr4GoKAOGHwMDkYzI3wHtnJgp8yw/mVGTQFV6RT2EdKaWFZTax3UCyLd6tq0
4mNo6QR3hagNl+dTuG5Q3gxADEkCiQjuinDlNCYb8yTpS3qwSms1QX9mTGIl8wwl7wqMx4A1OpYe
9vBoqJkNIfXe8Dv0KZIo5j7zISa7bPOOQAgqurEF5AfcAJY7i5lZE8mNyidwSdOS4SRPnDSCas/G
6PXPnLFX8WAAIJgHEXto/6GGJZjCblphsmTXnFZfz9mqdIqpRoukbHZ2RVQE8tPZS1/ra0lHv8sb
McEHvgY4XehVAdKmCcIj8yfcGsx5Q6jHGXinj46dQyX9iNuIev/OT2xghZ/QnEJ0PXXq3dlCbfyt
jTkPywKEUjJRDMmIvvUCGB16w+ZzkQiR9nR8YMMAFJyXgr/FHZ5uLhxVLXT+z0kgqrurfpw0rfQu
Iysw/YRS9Rut3ER93KlxGBOW0DWFnB5oEyzFPfESQdJHiHkqgicyB//A5YlRgkL71OcB2eU7JhzC
vOzVAYijB6VXKhBf8ZWkwwl0JW0ueqbwjE8OhaqLkXVO0V5981+g/f1zzhbj54kw0q3ZJKQ4J3aY
AwQ4V8+lJeW7lq/2CPCm8LLCc0eXKoHeuBW6a/nbln03pUc5LdFDconan58ZOiR4aHfX5tgJTUew
RDZjNJt9UjvPC1aun3R7K5ij0BG8XQtTRXVo5+ESktCWwgvgJti7l0nsxgQTKHUd+sR4vfH50qs9
ZScc11gphA0SiXCzdZukXtXlzXY5KIU4+9CLtwdOINMJbfH8mEtwrB7Lspfh50+dXvNiQTKIVics
VmpGPyUao5ysFIoBAqvYfaE1XTcLW4Re49sDQNuRsaqQYRfrCFTRwk5ZHNGwKSstoo43H9DwuehN
RqSDlRZyCQCXaHZtPvo9eM41NtzvE/8UBa8VtBaGlU20SaYh8No3irU8VRyQV8e0Jr6ZEdVg2ZYJ
49Fs7xqr9FyluS5MYo2YA4hBPajWfuMFcqptGkcC89JreeiatkvfwMklGcQFgxrL3d8MIO4njJzJ
49ImCRXlTHyY4+QodKeVR0y7OAhr40C1S+pWqgDARtDO7tinEmR39QvkVAfBtlgSNXXpsDFTSCAz
HDQf128cpuQpiSJum0t3TLGuZID8GHZmDKSrVFsY1NHpllFOJ03V5ua33FlA98A49Tz3hRRMx79z
RRzHJjlgQ/16XS4PT9K0rgchBQsq+GvXvCr9NnQzDd9oYRunR/EBXdNU4qEQ6nS9t7WN84F3sTe/
jI5zJXWxYwlQFhsMJl29p9NmDmZZBaAMCwEnYrnmkeD7hPW5eU5KAyRlKo4DEFr0mY7IBVf5ms7r
sGtBx6cHdDRkkrMtzXSBFIba+r4yEuODH2ThDtGnXZ6VGFrkYO0jBqE1y9qZlyEoQwBfWvbMzEts
X62H5yfvsbwVE2HnGhyCV2a7dagfqyz5ipJb7wqvfgRhgv1s/sVs2ajGAPB+MitMGZq0YECFSK0x
MOt26WW/3wg70OXdNYXg3lcy2JZ7gyOTXAMvaUtMKOlBi1BVPqQI/w36Adkjr+Uw2dGDwWNIgrx1
Zq1vFGSIA4ngxf6G9zYlxxK1/8AfXNf4IlAivgyL71EriVw2WZtQMFqLM5c1/xjKRLEiqXAHMpFC
VIp3s78xmVEQLFGgm9wB462AL8Z8N/e/4T/pSGGtRSCwITvcXE138VvasJ/HKSFQiOCtVWCWQtPK
D6RotKV/xth+rFpGPElDxgL3+4GqSoNY+4BOECUDhov3rjW1Q8SUHYwSKuQtGlcUd1UVxcYrnyjw
gP2aLFxKoJM9K9jZ5XDCpKxaw1prE2Zn8qoCXwtD3RKqro01yem3FPzOvWkNLZixGhBDvpd6nF5Z
pmuHoqCK1qSbYORhA/tAt0CHaPYvkSZPAc8toE/gk4dPd6fLjz3nOW6LctQWY88CybwSSjCJuKan
p2rFj6eVrKcnkGxgynvQ0fGheOjsuJhDimmukiL+gZBJwsUfoSYJFGInbVznsNE79OwezxMNUamL
XV/lfCZiNxPTWlo31m5X8lvmTZnahX7BGa7tXn8iIWbugrG9jbRQwjPZSB/KD3SFMlYQ1M0nyVe/
pbz6jnZJwLhRZd1A9wwztpegHnxXDTDdrXh/RqVhhPSP/pglFNwma7d65Ugl8iHT2KxW+u0ThF6U
znI81X62IA3KadM6G9MLRxBmCmN1WShGEBWRLINkVf5CEq3oD/Lkhz3KdBKJuooaF7ScOmh4jgXH
PXfJhhYdcySDWRKIP1Bf2EIbgB8YZ5T9RW7scT1Ah9UqRK+YEEnWl5mU0dHBzvXbB87Cw1IqPF/x
I/sZldvkqpb1187yEl3ffrbeIQv5BU5jHIMqr91g1yBVgyuTVnnIkSIDmqPqPrb3qC2u1Ewmnitk
gX1bDuY7GRE0beLVh7PNdr5X6wbX8n68R+iSl3rzQsf5iIIhfG+l7Jvge3NFrR5hFBxIHynaGOy9
wKtBjjRYEuThDWXSkgQnJ5hMdOI73mz2dmsOA+8/AXAI8jJIqM4w5OXwNsc5VkPN8XAmVcTTSTDj
s4piypB51id8bnWZE7Vexrx5dD8D/fu9xVrAfdtKcUGGYNeEDg0byhELsh9vBKH+exZPhmvHdtML
5FlMC9pPHy4Rs0wZdmmNHILucSeTOKZznjYu1hl53oiu/g0I+tV6CEHEhEI9qjkdVzG2oWlN0aoV
syyRbfJh/Ot65VkQb9b7EFEmho6sKNxfQHHrxx62cB7T76BHRq0buEOA7kCEjuey1tgFe2S/gXnG
9jUgOmhCgDowp3SrVCyy6kgqfQSwl9RFroMzolKwu4AAPlyts0wsSsU3lbnqxIujt4hBH9qi2RcK
1Ly8RtuLbrdnf3V1TYdaI4ilTuZAs3abnuB90ltNDITUsnwwFk5nLoLDCoxnSt+9OSvsfECAXYrI
4j0uuSTUNkpcv0aD4XmLLeasuI4Qg4OUXPGCh2u6iuIc/xRAGENQb5gWypu516ZmVaMkH+8mepvF
7lNqncXkzBEh+MZZRqynNFoS3J3W715c4K+1O+g8hjEh04qUbWU8trFMuibNKtZ416nXoD+AxIG6
ZIheG+bJ/XxVtX+xPApnbG2RpnSOc08mEqEMPykMlHIrsqsgP1Hh3Y0bkr3ES0PB96eVS/kWaJ2s
pv/KMMXQ8t8JXl6CFa0/i7oBjowu3N9OyAVVHzBOs9J914jfJmLavr33c3wdD81xPwsQTWsAQ+Vv
+gUubi8wG88mITD/DxW5NR39h6PjfHc8I0LTVGMQpUNNLmdv0unQDPTbcfUg+fp7VzPz3+cQB7b9
wsUygQM3A9LYVmwIALn2jcIwDbO9kA90SgEsQ6XHiIt1ofMUxswIOOEJdo0tTdafXEhP1EOpW2Bu
P2WHMTUAclA8vlrh0SVHyCKGp6+Bol4ZXZ6To8gZz61bLjEZXPrKRDKlZOgUhIkOrhTADF0RiY38
mJftjBBXNlVdiQhvVv0HJr9bAERCt5PZFm7y2K8/lFrmTBKgky8cSAF66DkbOtPEVxgyuYp8cJXf
GMmZqZNNl0kXqdXBR774BMle+x7dkhPU+ku4Ueb78GpPpKY+NlCUKOsttr4KVRI7Q0D0Rmth73VF
dx8XeXUXqJc3Y34j8jAqNaCjyRDVxNR1Z/qEIu4yBzXRZ7V31xxqGYNBvTCDklvsB4g8kCuhGoPK
di+Nl973L0n8Ks4/y2nv4q6NNQGBoMiPzMdfu1DeQ4jdrBwzy47wP/lR67pwmHlfs1PH9mO433/K
7qKOba915owI4xzp7MLcg3SSTqiRJpaR2eifwRLNcBgSaoTeejiq7SVx6xAtgl3ZmVxG5M1hOtPT
HTh5QOKcjVHGw5rVCFyWKA/S/PIYiLs5rAXrzs4WtCqWsBuGdMwIfswF0Xz4ZcvYvI+fvp246k5F
lwmWGU2UfYp/UfYhozohY/+6YJazCp89gw2WPscM3OC/KzoJfHU+1m5Om6l5AVgzk9/wdUlW8pvf
VTBgq7fmsrnORPibyD7AYtVnW0JV2zf8I5cE6Lqds0JzeRqX3THgKDlBeT8PUrnprIC7FEWuWsp6
uheiW4jOtx5i4ODMDUbO/UszU2ZAGsz+jfWKv2YqrE1YYCjBV182/6me5su4OS7QQ6Ld2+aAPS4+
XEbOyNq7RXP/WzLfJhJXu/L1/kYFxrDYEQqoNy2KaFR5OQMsJ/Zt50ck+R1UZUc/tq6l2jpUmXgH
OahQ56VbdiXTr19Y73xo55vnMZ4fmAhtQ/j0KOFgVkRYD2jceS0r7Ts7u3r/cHuITuM6Ceu4Qefr
KJ+/5nS2bqkosuJhYP6a29wswPaIvG8QI99CF7OyT4K1lPKoRbUg+x0T6OY1SNBBWTfwt+OvjrYs
3+klNPOGS4zMc+znu33xhEX6ndYOP9Sdre8WG0VpJwUKlujr2lo0EKwFfli+/pFmlKR+Tp4NbqnC
W+7uiVdBAjpKdsd0AZfsJZP5L5EoqGAx3Ro5L9JDhrLkozrMRR2SSmBUaO8+n7GVtcJ/XepnfDas
BFLikBoksVT22pQ0Czq22bVhZtgrHie7Za5n46gD7SZCHVleXxfEEPO5yjCpz4Cz9wGmMzlZefjF
U8Cagb20uy8GoXzyhkyVNzN5WvuPp6MX7sek8PhdAFKqfbPpj/wa4bTl6EjZfb3wduuXyaOYV0KH
yXVj9PiEE2CZmrVEWRETjDBF5lenD5wkxk2TCLGHHDptCvzz+CYXGBhKIrAHTezlNKdDa898hDGT
CHuWIG4PDa4DQOEBVFaA2TT8d6XRF85BejWay3+SI18XEBmOyxx1QRcH28ztxc8OBfZoQ8zCWr2m
8V23yuUT3bzPI7est1AE0bcHarfMWUxfocEL3IRX2UiYIAwLxxWmFqnW0S4uinILOOysrW2j9uoQ
VS1mwKRAnIXtJLajenRz7JlXrE/mUp9MpYz1sGreTClSjaBrC1zOdww6GvQPZFqaqYZgAEuoGmLk
bUluBFgXrK+AsOEOrkidsC+7R/3Kt/fmiaLD3EA46vMfFWi6Rclul9ovTuEadLYSf0gZ48S3v4x8
BrsnyWbgJeoGfDe2t4HqQnC20wYpaKgZEZnTUFp7O3yj0euiR22mAiSXq4DQQA47jVNUk7S/IrbJ
ddBnmVlsKyElUfC2iwHaf25uTaf6sfSAeu7L98D3EaR8H1ucE9PV7xMGPWzAMQVe2S+QxErYq+c1
Jkuo76JVemmdhBeANNR7frbwsQtlo77XrY1ysSCIBqkuhTp6sG1H1TeSU7hbAAr414tiQ/BQoVIx
+/FxeP0SRUKB3C/njdGtTMsL3VHDER1hkVFTnDdM4XapNMUgT9wjwXMLolw/t3Q0bEb2eaXHfz5C
evq79jOMlWtYupcp9idPFgHtl+ex3qp7UfdwCoh/oZohr4qtb/wmIshW91iK4e8dnVLU+cPD6QJU
ruUayTphEg5qtFwS8cGrCz+R3bUFUEXNWJ+IT7YDNdur+MKVmWCRtYK1jXG2J3OVNWWzI2e54W2g
+TQkmiiNtReUMca6AH6P/Wja0mqcIUp1yLHToPBeh40PA46yqRpjlJWXQZQy1czBmtAMqgQvM3Aj
p0R7lpjygtw7zaK3cXcDsAwcqhu1hLoGq5vpnqsdm00KqAGW+d8jxxMcrDjj72cBWh1d8Lnt+wWL
ITobUEjcOluHVLrR3VcWByLKEYQ+26veGpd5t+CgYtL7MnwrAYHzZIsKZDuCFzKb7936wH2MYAt0
Ntckh4ZmWBP8U6mUr47AdvTpExLisWVb1+TXh3r+SMPoS8HvTR7kpJlt6WMuDgv4NWEQXuefwiMM
fYdlE0dK3L5GdWQbWWuepze1X/BebG8RA8mNqc/HvxVHEO8NlZR5RCZj1IWl6xMkcuTJzHwlKs2F
mg4m5S4u+QT0vmABw0UhrMByYYAqaaPBISoX31dhE6KctmGpixtYrpb3yedDLUilNLRrZUb9bJqK
5eqV00z2N/VFn+9zflTxUE5wYA/FyMBy6NhCHQKtKxJhowIm9DTggpKO1qITn6D31Gv1imXp85v/
3U17BlfHxWjPjh4a/vWCyiouEXDVH0XLrz9+wyU+Gu0TbCVWrc86ga7/Um5WTgk3MEGffUdM+EoW
3nl3C7xbNAIS7/v074wRpi/Zf1iZNo1xFmYfHwTzJMUD2Zkw/ojTlA5mI9/dPFj9UBo+uw1iSpGA
Drvj0z43YGMtCUbEn/1YI3KAK6jykwowsJord3Y5tQoCx/e5QsCNShZtZa95i86RxNJmjO+Kyo5W
Y0pBbuznHR/IqgaYzY+9hFlQ/bTV5NOWXEhkz8Gk9+ZUsnaKtaY9eB/ETsnnxeqqhYfhr1U5yKJ/
5L00NqyIGiI+/h6P804vYKv05tWkx62vmnGOiocXFKD0Zw7DeaQIwrnaNSFIch/dewWBkUQ5bplG
lroIyTA37y+f7Kp3tKX63AVJSpWX1aFMMjtJ56F80fwRHf8VaZOq37H6QsvzlLm7aAk19XJoGVWg
w34mhkAfJYT9k2QPKA/ce2Xoel0//prKIub4LtiSzy6BHalVnDtYoNR2HLOdAZq89mQPf+Vc/RlM
C2LPhEjs9pXoyzZbYnMSljy4qJjz5NvxdwwxL06ro8ijHM6Z/rXIzI74EfCE6tc9PjaGuP1zr6JC
Py69VvPclFYcSpysulBaHSTv2h2i8ltqtkH/1umymeOJCcJElyUpTJWTWLrsricuIho84fwkGLa6
wn1jYugpVLCDjnaIyk4BSsx0SgNyZR+wd9IvRpAJYYsZvPrIC1dGxl24d2kZk/LTgi5RhADye3dO
pg0ymZ33Th/PB+02cRCF1MoGj9djBEaGgMKEivdrhkE00q+ounqepGq25mX568mMUJLwmP12NbUJ
ThHfKkYhr+EhlyIT5M88Ur3qu04Kt0E/SXb/rRzQCiHnqVgco6R1lfFB+AimMGRCCgzvJqchTGWZ
GPQSMEptZj8hIrqEEETFBIayzp+XvJSq9ov0ZPWRuICGHvJuQzAlW27mUnzuG9GMf7+rlRYleMmU
5HLJfZA3e1Iqzr5sRS47nPDHNa/yhBeJAl4dcUVyHEOIaSxAo3BLjAnPvJrsSF1oYDgKWSaNi4oF
CX6pYUm7jLmeMsiJwmFFI7MOvZBsTbRmUO898RX+m4IaLWyXXCc33RsfpoOktV+OhMB0HlNm5ka/
P50YqjnmTqqMCbmEHCSmg1rRdICGsQcu9p4wCIR5590jSUSsWNe8WQTe3YFPsj90VIZpKSrkOf60
wX6mxoNB1BhZiU5xvfE4N0sLQJ8eTdp+R52ByA+UR/8LwN3gU6ZEEMLF8BapbEkmASrLsHv1d0xN
D7NrW+oSw7eHpYXYPQ1ZhAFB8Ajk5E0JoRUcnXR+XePL8KOHMe1hFz7+mUk581xisQYVP+y/kVkG
RZhFW6bET4UusDEqjZFM9L1+t4KC7hJD2wSaH6BvMqoTcfOpy4i0+lHKaxNMzrrOJuyWGQacLdta
F4MHpdPE73/x8z740vP0BEXcf+C8LxDxFm6TTMju4omV2PqgopRxENsXh8L9sSo64PTArnCWYyzB
O4BJxw+DNwoQRYMkTqkhNxeCkpv0fFd/on0bW64+6+M/Ri9/JmKxPOyqo6WwfWBbLdXqI6R5u9pW
PsxyGRCnaB3ZcRysHDThZWEAYXqLvoyNhEGobYju4SSY4eZ64giCFJhQ4N3hiItERRzc//vLRqaf
XB2JqRh+34UW3fNjGZvUxX01mSHk83uY3VIKYVFh4Vf2ay3oHe6SwZFN1tN2VCNN04XSNp36a8fl
M3HOvHbIbx2HVfMNOlkP3Cde19AWCf48T1PEJ0XbVrYkh5kJVdH9mlmt0Asfnh9ArzLBRV2nYUFq
o4kHJlfv2frJcP4ynnoof3EyVCtTO7ksIEWUAI4PFUj5sUaMmekR7wvgQGVgO0+n0V/NgfXn3baR
Kn4sV62PX7EGTU2GIs2m3/trAFLFlsaLgyeUjGSNEDwF/MyvUcMH8g3wTnBwkHS4fsi3UKSeOWxB
4brHFgabBuMR3VuXiJf+amY4gj3SEH6avS9V8xA5L3qawzHVRdSxvQhMbwPhCCtyTnYo7uqCUWCd
16FNfTasm5lulSZm8UMVOA/28StgXNQeS/0gkBaVOPMxXm40h2GBtV/ziY7lTd9q9mYc4MWISiDE
40OxxUXBOs4i8vUQ/reA0h2WR8T0Iz5nykzHb8YlTYyHEs0PJVQ4ylj//Y2OVh0wBnGpNZiZ5i75
3lZWmkPwgnTqSrK1ItnOJpRua8CO4X8D0HyYxJwZ404MoR5pK7zj5NuHrQu382zOmZnSHefsPh4E
8qWWXY5LGANHrOz9V8YdUK15zb/C9XyBG4C4wBdx4BbdZW7CwgyqiXrbOiyGewERpHNhuoW3Ek2s
Q1TCiunghjdB/8ZxwWo7nBgz2sNDrGtdMC//lZllLWP2JNj3bmBdZBTni8ral3PqxrdE4wsBm9gT
uKMFu+Yr4qV6V91DjbMKTDPwtP8hRDcirsOAozsqnlluRnQVhYM0rrymBI+xoVfQQDnX44eHBLVj
dmSJhV6fbaf+jDP0vUw7q690utw2EVEXGY35lyd8H7ml55fjdKYVXVMzfaCYv8/SWwynDp58Yw7M
0DnMFGSGkBKWMdzMMa4n4Ikzy1Ug6GrAqWGs2cnv8FyFmCDm8RLKkz3M7gunnLRhzGrolFYPoPx2
h1YpMnc7DR0YG2tBL3u1EYjtG2XzJ3ueQa6BbDGrOCutcLaQQrD2QgVjo6nt1ENYZclZMxooFFRi
uAZPLXrP5yRoorcSW0kiD5/02J38A9eASlGzw8bB99QycKLLGU/FGcKz7vlJuRWPBNiC6aHUQr8I
hQ2z8vRAxlGKMcQeMrRBEz1buQ7uA0YXcL8+pebdGscx38njsig9sxbXSIQEPfDKWMDBRWqDdFEE
NxshKM6TC3eq/y7lp1wilN0lb+kLr04b+xn6J1ndDqsuRchYlh4NTi/iZbU6KiTGH0rvW5Ox5zMD
Fa2cZX3YJ9FJrUjV+vhJyMEPriqH6QtUE5EA5tPAuEm45XQ31klDEsO1pO7kA9FjQX3spRxdFay8
O/J4O9PrAAIZZ39uHQb133OxG5w5b7yk2mQrSI0hcyokJDQS68+NDUbrx2x6H7p2HgxPfxw0GPAe
1hUIBYdaJqyeQXCWiSlgppMmHLxVTs+HAXzlXJEPN5TpiaVm2LxAGBmqKssRxfAavngb+jyIBTbm
Q+f+/jHUfPqhBb8LLOKIQxzYXjCZLe8UvNjreGpH6spu4hFzhjhRKeVimXR0kKXd6c/TFXMmChjv
MocaAiOsueVJf/kmsZFszgs32sjszUcol/KMdKPXadDF5H9UkQny9OG0nAuwljoG0ifZfZ1El8VH
4ooLntunsXV4tjPvWUYLRfRDCo3sHQQ3ohLIHE61ZJ5M6DiIPUHB3MQ21R5/3b0bycjOjjkWyirn
RRDzF9b9VoRGokYQ3w21RaKinYjh7JhVvkQgN4O/uBA/e30jsRO/lm4BlwQHyZ32cVaxdd347QhA
wXnTjHblS+ja0tf3dy2/FfBB5fn2J1uX2yZxCwYAFnP6ypniWD/FZNeC0hUPB3S1Gp0eSfTX057/
DQRL7jvZzcSjEeDZ3cQbWvPj70egE9AOfjv0ckpTr6NtW4UzUEnI8Xewn6l0wN+nNiPuorTkT8rX
bLc+4npTIV7ZuedhDKNYyit7AG50a2inCuKCdIqT8bIZlia6iDMSxSGeshyHC4eg0eahi5BUHwL8
SoVP590P7RGr4HGGzOCbi7FcfV0IAMI9Oniy38CIEWa1UPm5Q5rhXdyNCHimxQu6Ac7dxz92e9R0
FtFEUTqmzCxeaZ/WqoXSs+zBYTDR6Wa2/CtmhqlHba85Vs7oaaMtyRqCafUYdP8ek137j66/koK3
7EhIJF84GJEgrDiS0qbFb+hsSiXcwGoBVGeDC4Fi7SHuHA7UkGN8saN5yl2rbfwtofBLCiXqV39A
Iv24KcvW8MXmkNuXQT3puCuxEGFG2KULNVuK3s9OXB4qzh6I5YPUX3DWZ8q4aiGBHgtPFE7K855C
1oqGNYey+EpcSqw8ieM8qQFlmRDyqutkUdxxsm6WpPfBEcNYcMUfB/haB0EOSIBz1L4COsnFhR+X
j0PSKez5pslYGlcLIgH2NaXIzodyXXp5TBM6hTN4fMjagt/Rp8f023owkyyZUtaOwMJCOSYD/B40
7Vaip8Uh+6pcXeFjj/nf1KIBYGU0IoQYIfbXOCojH9Q3jQ2lddwXvNDhGnvvRW95+vfTD+qrPFpv
CxuhNRxsvzUiHI+pC+5mTZP1binP+7SVH8gCBV8brhK7ELJ7Vbs0Xj6Txo+7KkrYzT+1k5AD7ytt
wAbFQUKbqndImcacoxpFL5DuIx3AWRK4Lpn1iXbVe8uziOLfS4GP3FNJ9OgooHd1xej+5n061CWm
h//GXZxH190RwyLdZ+HxOs63cIvK9bPUxPnZnS8p+MKC1el+mZmBZhnun18zI2fiSLASzcJyL8Rd
zxBeDObdYu7Zkqi3lK3QPkyqiK/kjI74/a9pphkJvCKFd/5L6a0H4O0WYf9iIwO/JEyYh6fzMj7Z
tEeDFYPjPAiR7mHooI1swhNZCsnd3Ng8QKWQUlER3qiXRF7AQZBIaKvyanYL8MmDTlvamYQozSlg
sEtegDgFn8OAeizmvP2ldLNZOAra7F1zs8KutGyhrqiWyIJqBMscnT1EjmLB3mdww3zJCeYIKsy1
cvG/0Xo3jfxFdRbvuJ7P154X9QViSQpysjdFStMqDJUf4+TJXzLgfqj2GFKzJwqDYwnZXBenu/Gt
ZcY6Xt/JFmPwhTb+fEINlRlUz4fcwmQ/8U2Ni2wxdR2sPzoBmnjpb4pTcIqyb/RpWRg532Orw8Q8
Wz9W0/4E62gRc4bCZrPnFaRnDJjIH6sk3Z2WfSVo0aSL9LGiQTD7fZAm9SpQHt1or1hpnLgsCkIk
QA2D8CfzbNYis9HYLpyPcCLWrjd404xJiejBqyirUI6kS6rIMnnv/57Qoi1ImThMfsbGggfJGGas
56h8CkVOCZPi0+/x8N55qUlmI2bDqhDPUxs817J06nMF62K2jWcKO9DsNa1qPgJCmNbe+01siX9S
iUZVFCSlaOftAI947fY5cAMFOQrpEbfegWinLsQzxAhS/gUC45tmJayOD6imU+9Rx3Kv42i3OWmK
+mmvbO4VsabtoTdt+otQFo/T7VJGTV6qsgSEf2sICACG+qLYXmbqzBqYodrWonKdBAZ9wrXqyeg+
sBIoEme5x7BNv6z86AjyeVocPDcKH1cNWgHfszGZQVmVzqZrrrj7kFZUo0g+0gekO4hkmmrSJC2h
3N+dyNI9qVyUyUV8BFkM2SVzQgLwVKl7Hee/E5ll2IbmZPO29/fF1Nz3NDgO+KYQIHId3+8thdkF
AXhb0cf6EZSbOG9UkAPshec64oBwyPoPVHrdhHVJ8XyZga5xGLak2ZQF25SX+qISQ2PQ3JvEwEFH
1A7NhtFQZEeSBkCTki+0EYQHPd6EJxg2Xjy7/7WYIREVQn6t8amNEgWmqthAHuiA76FsWF9IxlJr
SBZsz13zUcrneU7f7LCaP25pVCgh0nYNaRi9S0y64+FNwJMNezbQf5qhB6DYFz76suWNRmZYM8KC
ZlhzgVFKzKvJ9By0UE2Xtj7etiDU1100aXi9rXZRXxuyzs0WRqRDzzzIFZV9tf2Gp3dY7xuC5i2z
kQPRAyFJtcHXYVYCOAHDAbh2EpX9JfHKZTxaoxlBqDOnT307vEFWtbIb+2TbquEeeuzcUtWV4vjp
sN6uTXm97gG44ENMuogtcDNJm5wiUPKcnI/NLmofaEHWDo2zdwFwi5ibABCP6b2HEyl5Myk7AcBD
Pw9lMBcVLaEJhq1/KYfe3j9MgQa4O/C3sTc5ivd7zYZUU2Dx8li4mnhrxtWTn6VM5IXPe05djtLe
xf+lHbEFlMetePmSaOS8P+oDPnB6pRDfQUBXaZv+m3074k3+gs2VIsDq3ta8AIaw0kTDYcd145n2
HzoOSNJpd44k9pgji9cFQwQGgaG5MhJlkpyFHIulmIBZDjrhovqsZY64djJ/8Ybi/RqSRWGdlJOA
ZIZ6A2lxWh5R3y3Sav8YKoVg0sK0N6GAupR2V6yaPpudkBYUhG4YEij0KgtPHJbPiIZVFrqXHTsz
/gvKH7UMvAvv1g4AE37letD5Ibaa1AVj0R91TvyE/YTaPQewR3lxCrH7AqId7uwU7QZbjb9l4pva
6QoOr1g8fYgK7RMu0pHOWgbQieUMV/6jRD5wwrcNXBVNmdMizRqxsS+DDZFyS06NxeOG1L/rvBa1
Lj0Hx+MCAJH6iHurcCBqK3+EDXhbo1LIgbQMi/B2VP19Xq7EtpLT1lZz8yii+fWvPPxiyM94RZAk
G0ZzXSCp0BhQXeAXxx8530fkt/wNy9IUuliay6MDhoapPoeyN04vDIDMVoY3v/Ell1NF3cBBswi8
PRY0Vl1hUae6Z2AAhBWo0bTIHWaTVqbRLok5gVDDaSk1VhCi9eOb9xKQT6bn63G4bdFXkXZztCZA
aowBnKRYwAtk34rf6/3WIXL+tT0lOzpNCEK1QFSh1SanG03EWVWK6sZiXPVTauIhp/CraMe9jYFQ
rT2MOi64RcnYWR5AzbW4EUdwzTJ/4lq9K0Fw/20O/1iGBWmnv4Ssdd417ndMiOgUJiXwOyAQXwW3
Hv00/7xYHf6gov8o4DXNE10ibHs6m2LUMFVzy/yRghu0FOUln79Y9dJ+ZH+AnhhBxM2T2QVT7T/O
+XFuUmCSyBs2rUQ2N559tYUzIa2WatRAa+C09KQnP2lywdyMWI8KIf03jJLmLWAhZDo47wP1x1vI
DmJytLv71B2XE4w8q4sf/soxc2f4gqxg0On+DdO2pbrsgEC0gFjUYGthMMkskyC8821wZcrkFjlN
DU6PAJK7koNdwByseN1bRmtKD2LqQ7lYQMDa31EpjDF2sDM5gI+pzqffYgAjR1767Oh/ITSOqpmP
6tUdhSjOENyYpg9gX6n7D+dGaESoYwp/2ab7cOB43l8Y2Gggm/10xCBpceJNlnrSm/V4BYnap7nR
GLidw7O36LyhR/nqZosP1gxfsOQ/1hS4CalqBTVyFSVD8xLIv4RHEdSqfWpL/F6ht1Ll+C45P7bq
8eTml/M4UHRNcEfyqVA1OEUY5Rj3kUkHsl7crJzjEvlMh08mmqE3yGTISmieyBflcFjtciI64wE3
eXSgfYaQY+wRw2xktm0aC/i/+SZ5NoM8SDPYQ+HoCAL5WpIHKvoywn0SxboIyP82NhhL57PHEYVy
+/r5UJhR8JSx6qDFWuMkKQPBLxBiBd4Yv+4Mqq9zZID8lO6pxxNMFITptE5PXz2pyUXq21aBjS1e
j+x7R4f6zmGU+D3xae/YDC16kbvt0Hnr8rUvcO0IL9Nu0n4uvMeZG97bRx7uAHdgouWqvmeNQezX
G7pQJ8z/8Jui1A3BG97f4EiR2shptu0em9yH+r1voutQ/LQKMYEEXV/tIkz/ceappvpZdY7+VcZ4
buWgNMx9zMHt+l3V7Z/E4HToqT8EoA9HGTzhn+gNGGRh3Mkkw9/H+R8SMNvkPVCkiz50MFwOPMzu
FaqIfj8Q3Oj0QAQ1Sp8Su8yjIIP2tOXO6Pp+dgf80caTpomao5GPt/hGY1IQw8L2h+1aZbGzH4yl
Lx3s9WCbxe2F2xYmLFIEr6DhQwmz+TH+bMmGKpLm+j/xccFB7TIiAF5CT+WcBOsgdXgWOZ4WUNzw
FhzAg9hdBqLtrnzKdPTPULCCuG1V3zbkubHPySYXNQUGpTEC/bmXqCQtPEGvFssx7gjmoXx+60ap
6Gd97mPG+CZRfqi/OJuVOXxLvV3ypJ1UXq43bO40ylL1Hd8Hs6cVEnLe5Rb8QqQjumAU6Pqyhakq
qFee9fNJhActuDgbOOUm8+Gs5XdhTt7iYAPBZ39auPDtbMWCwJhxnI3NIZRH4SLIqvTrnTVKT6c0
kn3+0xKfGzfkf9Viad35/tRt1ikM/Xho18Cb+6zlaeD1+fOQ8nnkscXUDiEICKw69wpHOKqJl1Qg
2Z7n59DAlIk/OQjWQx12XawgkKs/+hXJMi0KTdVQD5gLqhA5AhaMhCEcmxFM20IrD6AsYdZOoC2x
rwNS90LxcL4A+fZ7G6TCEbI7soe4lIMWDbwDojoUc928ltH2yR06JzUPjiKGR8HOS+shOFx4MQ4/
GGFErw57SQNWpADSFWJfWc1DriFhUJyXEBFlq8rlbuADWgbbPFXs1WVuErHw/gfp9sBjtbSXB57j
gL9cdap50akUy1oKDFxRDcfnGCdSuz/oqVHuvVaoqhnsrgbn3XMyYtibaEiNE/dYH/GQgzNK2ggG
DpxucZz2meOGNr2BYAYKb8k8FJEq9EnezOR2BnfgzzIdOWAesQuzv1aGzwESF01+61ZRYYSJ7/bC
Tmd3Li6ZagmWXe4S1kOcsh8kfw8fqPSy8TVK/8qoOtyC6PxwNsHoI5GWX4tKiLCgqAy8Of6QWxKL
63LX48IKSLLGAGj/C4FqhiytMe0LclVo9vxoIeWo7P2+VpjD4V3tmLKW47AI40yto3A0VThSypf7
9jGOycRVzCb+7u4ISUEFhTxXp+hbVIsldtFeijeGPSHBgSeoUyHwyWrHS7IA02TAxlI12QwjI8s4
aYuwX/RcAa31vv+XGz05k526+UvVDzzwIvkxJTC779+/IEiMVb13DrH46Hw8tuEC313/ecWjcLhC
aOnEfsaEBYQAh8XJRZshvOg7NS5KBbWuygsY4iwoVy5qc5LUS/NPUd3nU83pz3H7NQklm3BuSjsH
iLDW+c0zVRhAm60f70/68QzVyUFKdJzc+NCxh1PsEiLF7uiF7tZ3Z4TUMfKgukXeXFGNMSPdTRme
UFrWx9TBex+biPByNyjQLwGHzxAU3xcGh+uaT3YQOB9jhf3M8Py2dQFJeA0mjq8HUX3MrhrZT/DX
p9rU6O7ntqh4SsWoTk+A89UMWMG2Wrj+YESWfAh+UqUiGeRqHaeUgGTxnc21s2N2QALfAiVeWtOL
ZNZsdNgcA3osxsUvRtgam9OU3FlKFHxmg0Mx+EoNnYH/3dGPIDOZnW8wcuqfalPztVSgvIZHfWnb
5dZ0QsIxK6pXo9IED/KQQ2hwEfCXyneAcjUDSFlsE5lD9GgBFPVpOP4v1hO7DR7bs58Rt6Fs1+Nb
dDJ8CWKn/2FTKbBOF7hh8d86gWQ2Ul+En4SSXKtym5KLWqJdDnhqsf1SlEJAWCgO6kx4FKb/qc0c
Xgz0n7ot787Y5GjeNw5lho5k5HJlVauPg41U+A9ehHfCH6uFGneYXLQRrHCB0io2AKxY8OGs8Sz9
sVsTEqibQ/wW0wr+ZAVSEE9vKHvZfqw7QUHIjqNfvFSFMczkGcuHImpBF7u9yMaMNgaq++zJpjm3
3c5GPOw30mUC9Q1C2qcufkCX1He5XQT2gjjVhH2oVN4kNUDmbyp8nJVsdFGwXKxRS1FlyoilIDdD
NseoBCASW7SQN3IMDcyoHoOFLByvOgp+yNFOrSfWnXMQLDqNf2XUT+qjKkkuiWIcNelfIdMSa4sw
vt2VFppy3mWelsR1MG4XVhwGUX5nCGsDEuVG8InKI/1V7xgRfchVfiuJAa6mb2FUuwRpJRfK4m/e
5NM7kf+VIVzfpp38ot8dKt3kjeFffdogVtypNmgKvXcocJ9zSpBUcBUP1qOxrSLYgBMyiFowM356
elCUukrCZz695gaZmZ6cWhFiNwxdiW2hSF+m3dajweUZkzIMg2C5NdgpE4AcSS/qYPV1M8/YeuYA
WlgoIArmlhMGsMaPGA6fyeasExub5f+rczG2kAFTl9A1+0gXlE0q5b1c87stxGAZcIKP+18COvCE
bBjcHKxsoXCtOXYZTODjp3dld9PUt7WGjcQpAiWy4vFbblqIGDDFlNzEkbetjO/rCLUep2ps9nMO
wQW71/ylkjzvPwrXtuiuDIJMa4FHJScWcGEFNXnBX0GsCZ4zLwBpdgNTc1Z2qRkJPYZWbj68FqJp
N+XxT98J7qz9+z0DWj73DDSNfiyxklFIOA17LJE6KrZ+M/+fLbNfv+LYBp2vBAR/Csd7KJtaK7BM
aseKjojitsfDuoWC+HP9CEP4Y3WWEyebm6mqm4/TzD6xas5NzU0O3ldEbfvzAJhO2YGox1o+Pepd
f5W/S1AvDU+ow4whI/ipmNqbfIdI0hLS6cyfLBZ1cDQBN8UTYH6T8lO+NbMjznyxs94xlgTwazUB
9PIwOni8/9Z7Kw95185osPTV6njGh8NA2fbm6Qr+GxpCtVl27ODD0c0n8Gl7lIlzPcdL6kEY8OBF
dZTAYEZQCYe3uZ05JT5fO/zN/z78SVB/u0bDJk4dARTFtRWEDbq6uq5j2EDs7TSERR2JIZ1hjeqA
KvQg/TtxdA8141QjL4pxpog41G+HpKN5fpGrcNdIQKjdhXWnknpx/UrI9xSAIraQP5nJLEulDzBN
5u9kGfSFBV5O7sqeG9/PKpSvb3sGdF3WFXm7YE+LrywQ2/eSXWIozoGIYALnWYalGMQZKY8qk9Z4
kg/zFeg5+Vm/i/QIPCFWoQooBK+SjbE/4k3MfyyTY7LNkhlbwqzEUuQJf2c3Lbvqp5u0lSYSB8Ag
vb1J14mnd2Ok0KaHdtdh8AnKn473Qs2W+WRPr9NdVO3+AIRYf8LOhDe89PdhyR08l/pvVbBBxab9
XB3YqWN13vU9BLHoYkVYqDreQppCMxd8fQpMdPLixEMJKdgYHIu09NNNQi7OjR+sIvTz8oPTYJ2/
L6k5X8nmYw3pCiSlIyKZVZvbygyYi5c32ssOSR0JtiYt7y8ei7TkkMG2YOa8/niNd+U4mwXvUTBe
qIbKHTZq/t7skqPYpzbwFN0Hbiarg9V3J1sQlA+ivsp8lwqTmdaOMOf2D1oCgeQwS5rerWD3sSi7
W33wwuuUsUTiLXw3Gt1aPlXBVA2T7R8r2rPusZvDOTabP6P2oTfnQBpN8hJFAqOOU1fjZDPrV0Oo
UZ6k8B9cuPQTO/ehnMiDxSidaGan50qH9dTN9mUW+12VlN52aTCwZ5Akb7dy+byZByY9CBZCL7CL
CupP5NIaSbokznvHVFiFD5A8MopzavW2t/QVQ3LxWbnOq7Qz9TbZ0K8HuVjG7FUZ4rhb3YbQ5Q9I
Kv4Z/y3gwrRpiWIq2y3wmU6BMbh/yEsKsWVjd/UDI0rASs2LVdNdNRb5EzQRmEycRULOcWeCnqu/
71NOvxaSCNfm8vstx98/dSThUSZRhmzE6mgk0O0bipEpNtrYhyPoy3nG0UyTCqx5CfcJi/P/hCz0
8Gtt71rRV1nU4lwaLHzixz4EfqKAjJ+bD7QKeOyxWqDp1jSLcdE/cWU12vX83Y1JYlmsWwKOFNQ2
S0l7+eaXaQK2xcaKsukEHEIkJRhFDJdVYZeo4U5fUrkw1u0To+dFmrbIeG4Yn7f8eXyqNYEivnPr
y34YCIpPbVEsrcVjqYPSq2MbCmnY6AZZScz7EeG9RTG651TxTD0WZYGkFY+TkDi/R8YmdGjN33Cw
bMDect8/hsb3+LhiJfjhj/yT0wnWQcm4sovFkyBCZ9ufhOKLoNfhfQWTcmqle+niUv5Fba0BeH1/
0uP7YMHRWXViWIdOJzYId3fm7Qy8BIriZQonkuM1a6DNXRXVhl6+24ptNvhigozx0YPP9atMpmaW
UTWvLWmg/PLtLzZZb6KLSS1BTYu+wISvNyPp8X3IaXkvwFbQr/AIWvLOBjg2kRnthUk4OiGUIFmG
9u9+qGurwrVsHGCwg+P7j3h7hWfz0uC0LzK8yXUvul7+5VjyVf68QjsmRfo3wDOIU/E7YK86NeEK
wR8NNylBFXUSBgGfkYcZxYiFveazegNV4soaOEKXmdzqL3zH36rzmCR5tkDSDTT+P19Hq0/WnFnG
ckNV0yQakcidYf3Am82tMifNzncl0QKCXZRhITRznrLpsjxeaFPGIsfKeh41cfkWMR0UDHJ9NIAK
WGpjAH8bBDPjio1lauQJIX6WjeB1mBtwXghpR8Rp8k2GMZh1IvKBJ3868ZKBpsym64TVn4/+382P
5shc0Jjjd39MHp4vuyx4+k2BYBZsr+eWsJvagOBrfwZjKRkK19w/eO/h+hoC6kyyrfbloCRKjef+
/IvnCUiKWf6a9qf7o3/ghEGBLqtrg5cvsJbC20JB2ximAKH9kRq9e+eiZvcFfq8hrVycSSk6akt6
uLNtr2WxaTLur1GzSbCE3QzamAIlHq+XFb2jBuuwhpW3cBreFL1nzXUmjmlUKWszSXobBHofKYdV
qjOY8ByTVmJcIwOMz0lbp/T5v9BQsliFcSj8Zr6OzO9Y8UG6iD7hte4Fg2PZnt6dKziQ02+XL9kw
C8kfr0jVH0hWtRIMUQlo4LAoYPue7zi32i6Wa9MSSu7+zDBe9eJihPaeiEkl0C4XMUiOY9M8hwzX
QTjoihnA8VzrueuvIcYWer6r+g+hb4NXF/mG37PMKI5evazH0o8igHWc/I0d/bNYGvFv7u49+fRm
r/WjztN1poNrzKRRH9n4e0GlqUbvsZix//JGtRHkLZQYI5sP1H6Ob+NLTAi6mLT6c9fBgDL4ebJG
AIaIuetUcrkJSesa7L+oKP4E/OtTtFxzORmdVzHKCC711h+l984H0T+kVLA3D4XOHKzqNo644+Xx
ygbqO1FKCuFRC9jSLcJmyk4QaXxuzqhdQG5nm61EApe0e1Mrw8QhsLEKI0mmX+UNTN8iopPApQ/a
vpueVwC91SgeRGyU1iIUejGkz5MYKiPKWaAg+N2GV3WL5UvC1auk9MmdQvIFBjs5jLlKtJMZlw5h
Y9dvFu8WhycIeGsLlq/snZHnDWd7pdnxgFzF8e51CarVfQw4H/Ck2wsfvz2hmi8jj/uJk49WJZKo
D2BhiWJhBeU3FEwvT4J8KjdlBCvK7Ec2M6Urnnnu3YM1QVkuNEaHD+wUnEdC36RAgxQh1M00QHdI
4RXe5p78F6JZ2t9H0jm8aD7Z6u+9pdiwDAixak/taiilbPG2ZUT5+L+mFI+Xo9zUNRQz2eUc6xq0
3frjW/SKsNvPwJbFyltFLmHVlizFudSsoBXSZXM0VWtyjg5VCfC+Jg1m1RmePwYUUB0XwtnRF6ge
GmbcDvAEGXamGvRM9EgxnX/US7Xi+IL3C3YtL8cjUKGDmqbC7JWdpyHexvP/VZLadCGwlMHCWX8R
i0eLWlVwLHhBHCU2GR0WtjBTWRwJN4q48ZFjJuy1soCp/awzp5MsdOIyhJpqSQD23KR8IJEVs7jY
paUpg6ITWinamq2IwXZ0M4TYrQYktujlBtkfYC/4iHvrDZpOXRWA9Go1n+aeqV0f+on3je9TkqBL
10BMF6XDpiSnM1pG0Y4CFY/Jil5TsyuaSJc+NRutmhF/fY71h8C1iAjRVPtS0S+dmKe76EG03q/E
r/Kw5JAPrNmbPxTRt/P2x5QWQmaAadzteCqF1UUHrvTlvQ5ESpiW5pDSxK/Rwl3TDJIG2LXq9qE+
APHVnZhELh3N+DN10WkiYFJ41nPxxSwrRl6H9Tnh/Vtwbv/sXo19fqklttFYkxnl/YMJwsG3d+59
mSrrqyQ/pe+xwFhCOzkBrL1OVe/OA714somOM/Emb54PijFTjLLss8iDJLdhnOAY+RYjGs+fB+PU
NetZhfl3r6AWMpfMBwP/iTtZhdioSQeECdyslBnhEkNi1Unq1mSZvVyKG68Xi+PcGHb+hOl+g7ue
TRdVQSxIkNDETuIn/MNidEQv+gawlk4jANql8NeKtwxnvboDn4cBr9Uwz+qbTAvT+63cGmhJHIxJ
Z9zBG7yiPV+P9l0O9i2/AYO9Ahs7hY0g4YDFzCwr777K/xHS5A73WLtoSpL5PpAtarD14MDKu+4q
UvXUdrf2n/DUHQddITITvGAjTVzQ/rDq/Fg6oyjR3yGul3tHOPtHpKzsweOcjiLFmoj6KsX+IDmC
wQxsSBxp+sqBD2j3IJQIswNm/IsiTooK7PS4Xv4Cmv3lVFATTXA/iOwzI3KZvZ1iQXHn4DavJbE7
8+/0qwcGXx1KddxLqIOaQGpNS/ZBNDrD2AYJDu8xA0hktVkUnpR6+C/2sr/NbJwOHYm7Ow1YX+FS
4QCbnNgvV/LPa+NLuHI+SrkK1ijAYrL2ahbWJqgNq4NcYrVKUxguOh7k6fqevrkI41souMVxANO9
lahFuR+iQ/yd8IFgoKlj85qSmHqQz/UuADNYjnJVqnydD5nkgy/QLzbSIbjGwrx4tHSXyXA1W0hu
ZtDrDDWxz912n4g0+v6+qDGB3Xo0sBsv+O3cQaHAkF4pyQZbH0OfjHGPVRh6IpPnkgjSymMFLwyX
+It8+98gRidOwxk2Bq7/7kiRmHg12Vp9dFulZOkwqB3w2e8r1LcAUJwWe2XOJKbBcERwR030wCJI
e1qp09p6SuZMQHqPPNqqj5Xkje32qhI0qhBm/6FneBTn2jmOE4dTrW9fhXBWOho56KGH9O2LpewM
dxUczYHHWB8FDoWWhZVktqheE56Eek9fXsLgnqj0XrpSoA1h91yvN1u0XKcgCdhfi5tJicJK7jK4
gQl4/GSLIUiLliIO48rjo/+ScsFcOxy1viHwvSKX9PAPKlXhJMkm8tTjZTByb5Wb8zTG+yRwrPrD
LORMGqhkAHAUjljQPJaRV0BA0kJF8G5XPjp0ys2wB1KSqzctN/PlfuhKqRoRGWJ6WGwLxphEkSMW
erTtMtNLUs08jzQ2zLT50iO1MBMFY/v0C55ju4TGHlWuwiWz/OU6kw/Df5oAoW2q8VHr/X4mW7cD
KX7wuYEr0kiQAVZI+f8F2O9EiyzrXi9edSK5tvNAL87sW45ZxICzIsa4bKtfXK5eEPtxrxrfk0SZ
kEuHStbLWZ4li0ImCVeLviTDXrQoQmUUf0R7XakHXEpyC/+18PYB8SbxxpY8gGDU10MBkR/K1D9r
bmoJWWCoF0JBmNIq/owmeiy7t85PgyXvd3RlP4ItYA2pQymXPmT2A0yhr/sFMRTTKPqd7OvrVSKi
fgBDdC6wPdO5OmK3/yUs2Q6H0OGOTx7nFC0H96iqfbTSoJ/l8NBNq2ULcmsiZKtHp9fS/jOtkCtD
wZMEMt1FzICb5/v7dPYAF352FzKmzjYFGzlZgNaK6eWVCqWlo/G2u7tu8HIIbQuyafaI1bONURx4
oRT5M8zN1S+Ss7KgkB7UCwLDS8VG5IfIgqcVZafOSmlDABpsRsDj7LIraYfpykpBeqWgpeOta63C
14V/mcWkOHA4Gv8ggQkndF4F9TCGo30vt3dh04mq5ZQjysDcS1/igWdc/XgO6mP8rUZT1148FpJ1
Iu5YE/u7HsQ81aqyC/us55rHPoPcUwIoURvHNaaMAntqlhOxUgCGAqAAePiAW21wip4NF9ewUu7r
LxH3V4KD5AYlnQ0zo9N2hmeIF5RpLGjXesbbH59GDH12S/yoA1JJLacBSvq3PouVM66dMLYQ2qSU
gQ3cs15bqv8Kw4HH1M0be5vxvG6lj9KPVEWPy9uHvf/OjDJySz9lhoYQTLPughnJKAvSAisv8U3u
FFPJ8aEOOvVVt+kR3OeilR/4h0cEUIH7y16G8BppWCBFci9CaU5j7lRFzw3vdXHOtLMVuB++H5iv
vRtrpwfLuARYysD3R4YcZmFZoIgQ32+SqM2L8pQXjml2x8AQtMh9h3ypwCkfdMIaA6oz247uNqUw
VypmR5JcZG8KvhHTBrxdJGLGexJpX23EP/yipAUzU3UG5y1dzfPQDHdckOlTymugoW7tTnjWq/F5
ufpehoERJiXYk5Z8Ol1qFrtF9Rhe2i7Lk4sL+d44EJHNUZek3dXFImwX710D/IcBEO3Gdnrq4IjA
z7dO1aFFLUzqxshrSzG79SiwJB9a88+yn9Tjlqa50hULkvktz5N7nH6IIq3HytCIIoelt1TAnDYv
4zhj4tJeFtR2uxKPbMvHl4ujVsSZKeHbYhnnO7YYs2D1BJe8Tcg7UuQa7MGFikbdU7eqoyziUbV+
24LV1IL4DBmseukv2mqFJGH9+sKDO33Wqo7HsUYT1CJGBHtTBL3ABsL5/U7qgz/lx9tKZ91y7xwq
0jG0/cRw1d2JPR18CaRLjmpCQozvVJdyGQs42b46dKJKr2LYnuZN57W09qRceahWYObeVz2a9zwn
BrhVPz276Ne05Aucw+2PTNxRGJctZ4xOJfT0oQu/1JQTzKH+hZaF8+kcfNkSNMy0EsJRJfzwRzX/
Q5twwiD6FPAVfJRhUlTbk7Hz2y7J4amTwCGEVaCVZgVpMiU65dZFWYaA6wmv9/9MP/EaS9ObN1cE
qtmMzKmCiAjUhEd9jXypiYdJhRV5YZuZ/u5eMzZocWDoqT4UNIl88c3eZpvZPqagBjlnHHyj3HZs
UZJIIc50sI+w+zjWR6aiHLTzBAnHnneLeIZ00I1COkYwGsgEdSVVEeNz3gKGO17OQoSsSI5K7d1J
Yw9mHixYKgRGtITXrsSc36jgfQYxMh6f2Lf0I00AODX7U+USLiPvR9rj5o8foZoTT7DM2eU843Mr
X5ns8zMIR2gsK6NmfSPMlf0RNtUf6p+8ddZ2xotTzBWLpxfFo3oIf7WsC3o2Zvm6MSX8Lvc1LEL7
PJHrJlXJ1j1rAmaKCESnP/eizx9luN7X0ghhxmeRKFRKaQ9ZZ5//TGowfLw7f/vq53Dymb2wDAm3
bYXPiq0OgPc1MBbI1zOoLeOSQyN69XfneNwtt31r4qXc9RL7OVaeXrX/UX9Vz5hObQvY2FC27D8R
n1J8LY+dU9LjzIc8MIlVBTyPgZZdB28YK6Daol/2FKcjGnQs6x7fKf6A0g08ihJbPGj82IsMQyst
f1EsbZ9fWbnCJqiq5Wu2EDi7y9VqjtvM99h6WqSb9iBtG67sYA1OzeWuU1HjX550n6WJTugJylVb
KQyZUEmiSwj0vVSWIjsl00NT5cVwk65UcGNNH/MNUuli9qSfhKDD9DPTWzKG4PrmY1GuoEOzZ5nn
HZi7Q7VV+E2CL7KEO2plObrc3Cx/1mNX0s0Iq50PVpoYm8FFyZ8z9s2Ys0FqIQ35+YBlpcRTsKzS
/JPTBs5jBNpaWtpd55jcKU173kiZhDYkXWJgEzqhKOou1qGXQcdsG7F9tGShqApeWbIe4CetIBMv
cvxizYWoHQC//PH5r/gmoiyH0io3bJG/AOIQ/sHS9z1UMM48PgmNi8zDZZXG6j4xOUPFM2T5TYsx
8edfvsa0h6GYjlekytJxfdwNAjn7vB/ATL/MIdv3yQkwX+b41baXcKyIE6f4ti6Oe/n5cCrDbSTb
+lIGLH74somlN5PKksoscDjP6l9K1fV8U7SItbqHdnx1+6lR7uEwD1jYhtehK170ZyvGds9ASWaZ
1Wnek8wc2JoGZkU5IDAaVAbH70guDrE/9CtQpFXK8X4j3jES0QNRuXyYPmzo41YYjAhpF+gRHHnE
CNHvHrtyAcjIx+rDm289VFJRkys+K7bzQWMO4q1nO4WZbrP1s8OqGkhRdNd9qJsTqD6/xl+8WnEO
tx01pnTLvlzx889Li7MwsCNmxKovUJHaVpjA4QxZVccWsmcvxQH7AF/Q/pqp/72qWybvGTMbpw+x
ewUiPTaAGfYsE6hGDG//P8hH/4vg5erqwrOrQzamt3+bqrATCRXTDJfsTa+fW4ixSkk1E9Ydm4Kp
hN79iQPopj3JwKwC96j4s9NLmEizqPGCIsQn6vOjeE2qysgfOBasnFH0DQGiMDab5b4N4Xb3yNE4
Jh03gbvFiUqrmB6BTSK6oMw+S5mM3fRCu5kOLs315FfjgeLLp5qJQY6ZuCNzfEvSVrbTDcs+Dw7z
xNMOpkEtCp5UZ5PhuBOxKeNX/TG2ieRkrje6s3/fJtB6P+mhAjfuY8oXIP+7QQIm+OAgFWwuAd6d
Gu5IQaQhXpUL6gGBw6mNT91C1/GTizCP7jF7ae/yjao2qCvua68+PoKQCXxk7XkKzHnLq3SIvjT/
Eh8n0MvbeEQRe6tfRI9qH7J6Mov4R/3YoW9j7zEzAZWsEykmqJpC71cYO+WnSgOo2GhaH0dzcP90
LATJcWODUhztjm4IwjkYw+atzjIbJBTrizNfwyYhMFGx0YruoK+52SZoE71uas6LurjCfpJ+TRpa
fbLpHevUbSRglxgcFGhlFJKKQuaV6nJzVC3j20SbubhjypprCrGGdYgMOgNyFhcZsegCqx3BL+TU
Ea99pVrqXquCkNGx2ivQYRW6r+uiUZgSVIIOrW4MhhPVEkg0i12Lrr47Gt4OtIBeDRFeizyVqAy7
uO8VWSB3VY4EgM5cKb1XqS3gGN/OEpkFI4M4P0EJjyJejAB6jIQ6gPUdXSWNvqBxtui6i65GrPKu
7b6ZDq1yU69/ADcRsIBD77jln7gOQP975DnprpOCCthxR30UnFwYHFa0qa+ma1gwd1H7mecdSazV
e4sLxzHSfDVQl5dYbKLcuerfYhsBVtbzTSFRZHDVLHWxid2F2JyjrnMAzoadB6n2+IPG0pkN3f7M
mrKHhlpA2c9eanQ8AOUnelvzMR0emiNCQcm+YChjQZhAZqNFbbFpIwMh2ROp/y5KKMJFyMFXXNol
kazCtV2ElbimBBjHfO36dIdkNmKQAkamVvIKlHVYdCKzDR+NXa0HIOaqSxzGy6hoQTGme4W7oAdu
B0pXfdZBYG5Wkyj94kVnXdtSpmKlAUZYTW1tWvziOlNHBCcDNdyF6OwktSq3vdx2aFCsL4q0oQFs
IDNOjdBuSFzHbBO6Nj2riakHvdoDN54LTWrxorxj9CMjCke5Z6pmK+OP7jOUM4NLT+TEv3LfpxDD
0nEkTLWX6mxZeRWCbiooMejx9TTmJXGMEXw82WKmJUR15bOLuy+Zs6k63wyV5VBrHg3o/hGlaRm4
ZFmwUwJsg+kgSJzfmCVSitrETvSuECUh2nKQ6FeDAfaebxvrArZrMD5LefC+vRBkEbXgn2l4usyN
o8aAvfqSfiArKOIDcEdYaQuAvywSMS2IziPpD+3qaztAwpf+36af91/v3HtyCQYMuZvA5XouF+yb
F4UIv3rvX19cAk1ScTEl2q4Esza3sTMCSnWLhUgJ+K2e+NunIsQ5gmXo/rl7fBru7RFqT/hKYTn3
zoe8TOY003gG3UvUxlxbxY4+XPjg6PrJ2MtI+kZvHXYYZnwbBlJH3jCKXU0lWc9Jt//iUPInDTDh
6oZj1q2KAaCNNg1lBKhxRT4jWhFyt0UPQul7/ZYkcgFELNwpbUxHxZmrtUPdkkWhPCB5e3JVvOe4
R5xuz3H0sUZ+bMyt/caqcoRArioe2EnVD6lsNfog7SfwktowrFWEUalhNYjIQUG5Wgicp3XSICLx
oGzyyOKL7ePK1Jr/+YIH3PXd+7KzdY/1FC4npTyQOS1jTuVWH0HqR0o846CYJkIT5jzI9iiQJIKH
C8czFrNqVSjrKA2UIX8YtdVbyEWR6r9bqb8/zaAsX6PayfBq+5w8ZRuH1r70rlftjbSC21NUwr+O
B/JYDWSJ6odenORFYdTWg1N4WcQ0YOtx1M3ui0KytpuC2d27MVq6tGrnqbwy5pnQr+g2sCvlndXz
Xj0/zf/Kq7XkHLFZKVJWPXs6Qo3xYic7LJ0nYnxVomtmPzcvwyMkGpIlePJYMa9leRu/IojXg4Jd
Hotd1ee11Mg7i2hbcadzLL4Uxj7g8rmI0rsRSxrNWXugr4jw/xuHUK+FihnqerzW6mZzTi2//5n1
+PtYQedjVoy0bkBtwa0lbo2WWtGE/4ouF7JLQ1yqb9SzxbVTif/d7P/lzWUQKHdSUCdraj7alNyO
hHR38hLFfgbypFX2vPFPziKsggilpvFOCNPfETngHsWJ/zAELKQi0+lMneeUPUSMo+hUv2QItNFm
YwgPPi/VfKiaO+slQQ1UJN5/wWYEkGw6uTd0m8dpaRguFsY/cABlxxjxZzTwrWzBMsHiGKBzwTA5
baRuKDDGSnQsQ2IyUoeYf//YNmjk3lUzyY0A06wiGJ45BZiSTCRw1xigdY8352M1qzVs4UFJKy03
Q/CA/QRUZfdzcvaohtB8PpXDoeCB7/p7UliXC6a3Et2SW/FcAD3H6pML3Q9YGO2/btIt06guqKNb
hS08r1PbdR7fGkksIs4EmDQEbw/TCpaFYI2Emi+J5u9EPNzwMBs4Mv6AcVUzHg7cioyz8rwOWh38
SvuGlzQcFknPV/WYj0YaVwSA2qx2to7jrTTwLOEfnrmFAftdNw4R39BgkmbSpXvXaC8z11HjZPlN
RQt6d8JHn9L7bGK74ZdSC4VnE/Ry4//f1kbZ1BZjuGKQJ2oNMuXG4RdmaeBOQcal+E53kX4MStx3
dSzehC10hjGukfc9PECvqLXhxDZbQc6DHjTk3SZYhxS1xY7BtQok66/HGb45lV8zyzB8utaBoue/
6SSvyl3pftmlE/kQTEYXVue1Bu57/qycptuHfDl+ZrFlB40FqnpNO9whw/vWiU3vL6cEbD/uLuRI
qy6QvMjU/kQlp9tNMiRzAV2x6iY2HZF6CQrxIaqoDT7dO4zkzkpmKahkjliJ3mtWUj8LM6+o5X9W
8TkO5fZsXtcdcGbJ7qnVkTfuhH1QZfCdNVsjyfNzpv8c7mIDDxD2BC+69lQAxnTYQtrHhHSAl4Hp
2lhAEhWuCjEhbON0quq3c3y/EOUsFyFnyMJphGTAOnodpz4Z0L4Q/TZ/bdCrP2NMZQml8Ka6k48q
DDt45Zi0UIVqm+Ufj1K4NfEW9QNOQHUJxmsCVO+uDnJ8hjKl9E4MlnzqomaHEn/uHjt//Gul25aZ
+uEnPiwPS10BbksOH0eZUFNSwBWe80DEUfX8iYjJbvSkkh8jpA8VMMYy3eR9EYV9qN/ZyBdUBKk+
uC6wm/qt46NOPOKP+s6IbxsB3ZEnNp6r8GLxCQ5gJkYu20qyz0hqqfJgsTgv1///Od+uGeA4H78+
ZisgdOreKSFm861dY1XU1z/B5tf1sbiX8Up1tfj8vuNLcbtjCs13wo2zWJ9L/pbu/72qmpphjESM
cPKZ49WcJHS9Qn53KH3QehEiRTsMk+SHNCr3rL9bSYT/MnkmDwiJCEaelz5i816P2Jo/AeC8VAPs
IX7Nxf9zyRcxfaJQOfQVycJO4bqlEZOPwMByZqUQdTrP4sUM6jMDL5HDX40LD2oxWCWv1tNRRACo
UmTk6CQLWqX/tyUAZKgMAdhMuJF8IJu6riSPd6+Lg9kQLVYNgyq4NW11z2nkTHVqe0oMPJYZgR9e
jQ8JlAyoI++LYl2/RE+YUTzomJB5A89iSQJyOmAbjl+D2792gizK/DWTjvU1zrKzYEpuCYaeQf7b
KN6BJB0SvvmyGxkmfs77asGm6hd4gjR/BI9CHjDaGh80eyAC7XzozAmpd/HWHen2a4bNPKXKxLpT
/O84zkS00eJEjiTNUtX+sknnQcfQqE03xlB689s09lZS6bAcOSUItFflbOeY2ALn+NJQxbQTo6u3
16/OUOPcIPARgyW3wo5zIBzKmIKWeqb7s+m+yt0pi4+tKXSZPgT3p7zfzichvkmLQgoA47miZ+cS
A3WLdgdDmuapRqMEOvo+m7E07QZsnleuuzTRdkl6h45z4vNAD2pheOA7WLqUuCrVKoqBtr8BVFrn
CvE7osOYM0kR0IvC7BTY8KBkfdQxWV74MuOmdjNQynsCcE2wx72xLOXl4GWyuC0/PoeJ9lpCsFHy
kFqnXMB63BU4Fq9ftY7tP+hHGaLJKb6Q46hDGQp2Gp8q0X4oWe/vpyrf/RH3X7bhPg2hDGzKwiaN
oQQGJpVH0RDqmQ2vQ0B2hcEuao30v8rZT0o6WbV2IVvwc0eoEL842IdhkaSuDR18/MpkuLltn5g5
/MD54pwbqmoPkIcb31upOH9kUIZhI88NJEoW2qUjXSBycB9Abq+PivveOJv6xVvWYpBdzIOnr+Zh
AnGP05Rx7spj4GPmneVm4PLU5f4c6b1OyC6XchjwPbRTDWnVtZuLVpsxt1txjZ/1bck8reSs9GJr
6282/fCSG+SlL5fpKyPm/pCdvbfzXfhn+dQv49ISnfqeLDZB9xzoV2Cl+Qn7OO39nasNJHmrvgZH
VREcz8DN3+74eUaYDOyPzgXmZvGkvan7utn5pCNk6Rv8dGSxxwwlRo5SdLvgrhpD/l8Xor+Pk2AY
fhPlMmyIZsWkLO6EZ48yDtY6/zZbDDapTf+lPXaB8VDfaCw1ITedHiK9u3YC6Z+59228trmzUIba
uc1aAm07PwR4qPz3clAJPI+bXXH+87xx3+GMXDFCithXbV3SjbFqrIpvmSb+jxnVFBPPhHSRI5nU
z4+XxjqL4z5CptSHbbHmH1aYwXDCL3o/9jet3kFsS69fRoVMw2Y98dL+ys8BRbBbDCiVDd6ZBpHR
I3Kqh8swlE5s4+3Tj9t+BZbgVfUPcXRF45EjE3bHRYSdDHezoj99HOhsoR3jYldfx1WTE0cLZWY2
RcfTvCzZZVzavlguF5wV6lObgSTk3Hmy6i84kN7eu0TD552pe8EY+Vbvfem/wpBXEUaCc6ee8/Gy
+96p2zxP0GGt4IuzPmY7Gn4YoozYPTEhH0IBwHxd5MBEj3JKlEBmsLlytJkXmnuRlPGVbUkvli0a
FD8+6zSIf0atiriUa84f75BY+RNhR9//dQ/GT6gp1OH51piHlN51jp06BIwAeUuN9NrdYV42liJf
0WZCFA3nR8a1ernEN4FdlVuek1Lg2P61Q/1YDvJULCrV3RbVMucI5Uw8DcfocjYbuLnxUHKXI1pv
EWB1kwdFHpl0BdjyprrVguw6xunFghbJ2GGHcMg32lvqVaylld1WP8JNU0JvhOqJUAfMEUCQk3bf
Zk5aSuzr6/GSPqEi89OR54j+dqmQ2Q7F++FgRiGfwQ9+vzuILcbTxSwgXz9+0B9XOdDTUwj5an2U
0rCfkCRe9oJw4mbkYqrJN0Q98EhXKzO9rlnYUzvDVojiQc56/pPrk+ueeis9WujEbLtXGgpQQ4e3
cNkK8mOcW/o8Nhj8azQn9NxgC4VNYk2xLIr2bTGSyxalzvWLx4fNb7o+rIckSa+bAhJYIHXe/6eu
LsclfSiD5hi9uq0MdQ2uguap0wQBSh9zVEhJW+t6x7oMax+M61J1xrqlTa5xqXk/zjhSG36o/mSd
7/rM/uZrLYk7BaL/TeQ9sqiV2T2/rcCBZd7jj1m6sQhr+FgiF7a5veWsnJebo5R2EQQO35DBqRLX
iMSD0YTO+k3iesEeZDATHUTlCvfcFrIDyGarvby8uYTRQUScegy+IWw2zJCVZYdXM8nYzagfyGmU
YQ7Pk5L9EI/87kXJ2nvKkEbp/gZEMxAv8S2zCDC+EfV7Tle5jtWXGF8zxuw2BcYkCL6c2lg3ui4d
072SXAF0r4Gvi++1QGfQrVSUMzPHgz3FRo90ZKCXP/oaglaC6M+UroOP/SlFPUToREDJKhNgpf9z
gTiodWqtAQ1OzMq3Gkgin+/bMdFZluS3tpEgcBLQWJ0tmFBQGn5bbNdsKHpaEq7B/fB/S6b9sNy+
LP2rPv4ZQAMRQu9HwH9RM0xMneWdCezWv2MStGmlR1AtF5UYex8mEHKuQhnDgBGSHkXJxwkwlunA
kPivuPPSqPGAPJyHMAa+pMGi5mL7S0FsfD3ZmTTHzGAEYdmU9hb5yIZakSffTFswZRsda60cSIJD
H3qgilfMXhGCLcf2gKhljY0ubaAwZFFslFirBLnoAa6hgJyp1RqBShSAhczLCwyWFGSGAlXTgkGA
KR7e+zyAOrRqS9gFd4RAV8ojm1+vXGMWg/1rAaa1BpAe+TAw/702PCHhr10HAVXJEvH/1Fszxorx
wdLNU6gilLbwmvz3JpUMJHc21kA7DH8XC/2mkiKhw2TqzQH8k28RZRWIJfJ5nknVoIFN4/CnzifI
i+KY6unZQLpSE5bCV80og8EAeU/j4VHtFfhfjy8gYER59/adoqPyumKK1cpl85GDkvvFN0Ihoarb
adwvnyiJ1Hja053B6PIJlN50739zRYfNbQhX36ThPJWEKHIsian6h6Ogmg+l2lklJCAjLDkmxMJt
s02/pr1gox8z6Uq9cOX0RJDihMlmQfStMwhHNfauKuW5ObLjgIr1ebc97upq5ESZUYWgdLT3giEx
xtcTpvf6opylAYIF1xWywlOkXKWP1aTnTWXSXw/hfKaH4fFLsyy6anZ8oRyVK0M8BDTNDVqZUjct
88CYbcFm371iCLt8aoQulajE7/WM7QK/fVNLx04o13nDJDRVmbMVjSkRt9Z/FGwoIGpoNpkTARNY
KIWL2Zso0Ne02DkipGaFHXKIimeUOffFxTkisrxzEyD9gGIBl0uOy9keTTZHe5PBYb5IV91i5KyA
owgcrCmrO18QL0c2nXv/1DuKCJ3SpG1j1SsXFfZwsMusbQ6CzaXjY7OpVkNgM0bbqLtpj1Nrilov
4sg6VHAMzTKgCHoo02AISlrr6JAouKK0LKZvDrWH/UB+muXRBN/WLiRfHeZ/ffCqT7WOYzRWPi/L
b6kBBtV1Ohl+5HDyIeOwgfolGyznhBW7po8sd7+yDo6zl4m0O7G9ITbsUtGAUCJYUbs3aiEr1zWE
F4IGf4QK791KdZqqJDfy1S55/80OhrIJdd/4aX5dQIdW2Zi4zeI3O+AN2duFNSyrld0KjhHgww8G
oX2PZEL6sZGWb+3prIR59vQhR2aV6o5lkR9QkpA8QHUeHISiE706BCyhvdcyqA66VlVZz/Ds8WwN
o90Ta487YbET6YVmWpfM9+fNKOqsnhThLloPww5dPbUkOEv2kQ5xfJMbTc9eXXdV2n3TQX/QJxRe
dM7mDKwzIkaDXTBUnjQ5U68Mxvd4MqT6pQ2F5e8k0rSJL9knTrbK7jpBoUiLRK6+r2HlseyuHqet
biatBt3PMJ3oZBT5SQ5ae37EB339781YwrRUGvwbnjKm/LUIUqERjPE3BtPH0klNwj7Wh5gRfISK
/iQ1qjyEiyK9noHLawG3X/4GWrUfy0lgAPbimka2x+PuCi7E1aSOgDe2OsoBWm1zrjRqB2Clqb+m
xZ4+CZdLFlPV8tKOa3e0Khobm8BYA/Xfe832ymsW0lB2rBoNVyrT/G/cG67CJWVkkL1mws9HNec8
iUeGYJZeicAtqhLFNbaJ3BAwSnk+2VNf01KErDgQ+volhnbiEd1plNZpdbaHt3s+oZnFgasPgFWS
HuBlv5Q63kSN36GBqFB0+r4AW6t1eYNjADMYnqQvn7i7M0UxnM46AOkVXcxqPj37ZmNvZzsITGCU
0KBujRitAc/jJXY+cjfQGStPclXoBzy86kipWza9Doi/EpJy4hCurSZ9eaAP8e+naqu04BlhwhUz
xL7gfGF0THAcCfGo++8TWlkzvdfLfW+D0uXspjWPn+C2JlgE/iPwGetXHytn8Pl5gq9wuL29gPIr
7irG1b2RH8+H6v1sXbVqKtUC3D56+yYBz9wVRyPWqJ7tm3U7KciM25pkT8wf7+6R9TEriSvHpCz6
CGo8rL12MKNIRN9zeDS0PnCpqHlCklM5llRBNif+nQztEp/MUkZyh0Wr4vRxytXm4jYHDudH9y1w
XY0eoXy1ybVeJazcROO39Y+jL5jNNd5Pe/Iz2FBlkG4RmYO3ym3gp5azLzWWB4HC4/3r9YvowovJ
yxk9ol4Y6wi6zewR2u7yXh1s1nRQo6P+0ojcdNcSMFdmb4WlTXNTvCk+15oCEoMrEV4GgQIL+sGR
rl0zE3iHrNlg6QOwO4q3pImvlNCxW9CYlaPfcKjNpWbdppKSi+JBfZv6i3rs7sW8jJx2pkSqLivf
DLjebnLuOYoROIjttQ6XPSLEK4vQ7pvCxVnx+hIm+rTyttaeBlfhKtjV2s7im8dvs9liDE11T1QU
fNw32OFN8TtUjs7L2sWTN2bgpV8rKgJ8Rmb1ReyFIRp2q7BQCkHTUFAWFVrhX2IKOkezzXLt/cQ5
GUUPfB7ouvXW48017kimw/01v+WjfVTIqV9BDe3C9zKEVcNxjTApoFWicz7S2xiwMA3mnZh4nf4P
YxpKpPglyQlBhQLuY71fN5byqJpddBSEV87SKO7sLlerrkmKDurQGNZ/f8chX5GQDTSrpo3S5Hvs
B5EKWsBZbvU4zHLzm0IJN2yPGv0MfVOnHX/cw06z2yRKnJYCR06hNMvxBm9r7DxnHU0JhNqf9Ol2
Nb3d2E9FBfvq0qZuH4J7FbUdo2yPAsFsEwcBBu5wgRFFwhGoPkdFWIu1Wq7kX8Ay7qHoV5ZzRhla
3ZMAYjVA9DrZ0nDvQFJ8i/fQi42+5Qogjwi5+sKlKs/saVKl5R3xxvmoXCTkyWLtS3WXQ/RuvRbi
nxm9mUsDcdESJwe8IqSajMzxqXqsDeGZB/0XFtrfRh+f+J57rqcAiPK13b3iZqdCNxR/YCUYdElk
aReDR+E5NBNgrIZc77SPSWPirm4xpM9GbM1JuvmFHlHOlUZjij/W/8UnBnS6g6w62JpKgrvk7x+G
6crEPo8Yhv6F/ZsxATRXX17eN4yiGvsyn7LIVsQhqFspYgok0BsSw7h2012JuAuvb08W47ZVFswv
OXNj5GR6CgzZj4HutaV9CDxGLB9VjmR3/DOOkFN8GfgLrBTHRBzqP2nfyqEbCakekg4zvX7Bwlb5
3qiza8+IBAkij96BNZbBg22xt8qvzznO/n2ks+ohhXSw0jkL7KGiGaQexMYNmzOQne3TUSC1ZL8N
mlmwsmDAgqsVDk5y1mo/pbLO1d7Cb7DxZSFmtZ0KYvixz+Bjh00G8XRcbdDIGX8AnHsMf68KH+NB
kmjXPwKacMNwUslC+l3z/aab0l4PqWlq23mMhINTGXMaK11UCVRWMvU+J4av64gG7KPogpLeIAOO
nLPAqiTQ1OEqL3lzEaMIO6vaBFIsvSno/A62rGaxtcVgFrsa7Z2wAicjbMQgnNBdYu2vGa2xwWOS
iI0BRnxQ8ncpThPK4MNp3MTw5rJrLdM+Vft+Kqn0rh0pg0josqtSuzRoRYtamV6D+T/izgEGhuR6
qItXIkDvc0P68UCOWdG6cOinn6UsVGEyGG1/uEu+0gePlw2MAEC93ECGbnLdreVmZMm1CwVkYTkC
I/dsSr90QsFeJ0uWcmLTqCXONH0CYSQRueXihfj+rUOeO8Q48Zt8BNueawZzUR4zHkctZDSJGeJ5
OFJTQjL60xAB8MHABMpKCjd2cdYiW4R7jne6+klFW9cKpo7sst03FRjIWrZ1c0Cj7ppZqiQdMkaF
E9aoFkAMghOssUniZSQvmqD62Ccl11Qoune/+KqxpytNYD8EyYMkFixkXlk0x2diFC+H4VielAiz
qNuV1KP6kgJS8DqM7TETalZTaaDSnf1OL5dDKClWvk4OkjtGmRhqZ7Te8guevEDqVGmziMCIKHib
r5G1hMhWd6yl9NnBwmfjiqAn8Plst4IWEVvix2c4p/9JYf+Fi5XobKwd7eTQELj8C7LlkUu+LLGf
+JnScH6lpOjXXkPGtwMLNPRqdN5fUfH4rjxxC1pb3NXnyedpPphafFoZ+Zzox4Ns47gQxsxYlp+x
09cyhAgOLdoEJXRze17BxWeG9szb0leCvH5fyvtsITBI75nlrLP2teVQP4aRM8UKnENS5aJF0kiI
v1efmykLYx6RCCV/J+CEOHCEvLEDc6aUsiSZP9BnKQtTwsxcoYf2eH3nxRl8pELckmTH7a+U8DeH
DyiH032ToXMJ1PM9iSOq+koBQr9/dGMYWwLWFST1NqAZ0krr7nEeJIhvK0ZT0lwDzPXs0QPrJ7Kp
5egRZ1epAg4/Z6Ff51HQ5nIps9N7x3lKlKqsOmG7LClvZbRdNKGr788XvMOXtiVdIR/u+n6oIvmg
5VV1Z6vY0QijEPHvn8iJ8CyWZvGnUQkeEtrJUOjRbl9XJ2AwqhkVgEl0DH1MIILkkq5NjkcJLzW7
OBvOovFuXPrxthjJ8EKTmiG6555Wl8m+vp33BDZeViKcxpZAY+chYkMho/YowfP2dsaydCAeoIEs
J6/f4OQR/6U+esb0Oa3IoeygsZOwqx2Wfd13hTT8MAhWjTKOnFeMdV4rXElawzJ3JRDkKmwCzs+G
QA+NXRsLxONiAz/it8v7j0kuqkyDWay5P7gBz/i4bX6ixqZQvvVhIW/8dgoPVLghNcUj/3cqeDSW
7hHtETUu5OVj3t+sb6QO4DefKamzPRKbCD1f4UvXzE7Vb1UlkPyXhWVyTykXGh01Q96818CkuIzQ
irZX6ojTzVNv1nGvPp0eTrs53tmeAS/o4KswWrNw4VkQ/C9yGT6YXfVfLaS16P9WcATW12JrotDi
5LawAW3yBdIxqoa2thMHXqwIGjLMbg5X7Wl3Rzz5mjvBn3pl+GYkbu/wwGcd2hA4EwzffAFJN5Je
kaWRkAvVGDY7HIqHjVpjPYeh+OEZN2Ekbkyn9Cai3gQ9gBPLAAd3lNKOOWcruaj+fVWHshhOayR8
fZmOG5Jq3n1Fr2uLyLzhdv+vdCrBfqsifLF9kYfKmOLtV6z7s4vbQq83Dm9gshTAzwZP277OO7RM
VDjH38wCNF6oZlqfr+/g56NEwjpVb/SQiCI7VbPIs5PQh9h+VQgakCYeyD8cMc5ZOeNiGBFkMqT6
/9GTWGL2w/vO43wdobtQz2rKEPL8CVyzw2UT5E4NXkpvZisLsDshJODwn3rtqkTVDOVmKF57IrE4
oWOZ8ARDCnU1zgtqzjBLvd3zRfyYSh/FQ9xUEOVEwjrrJgvdr8iQUXHca5G2bh9SAPv2Nm7AR63b
f3iNRMwV2GdKMquy41rB33cHIRvWEjKRSA9n7DH+zwqCyyBoBsLcWLv8d2creAiATqwaTdYJs7Gt
wbKr0+DCL7X03afagb++pQ7LzqV7CGzSf2mTpVsb/9e52y1u7L2ZQeNzB4NBy0N6V1MmwmtMrbB1
bhdLUUdT44FLwyudr6w9+WHqrIs10+nhpzencTwBGs43qgKTZoxGF52tWC20d0MDma05K66FkGjs
mmYHYFPwJ7fijwMDZz7hy67Uiy8lamYuQe7zlccnOe9M/EcfenK0RzLPSRTmqVYyZXuMqkj565A5
b1S+hU8DJjSmvdi9GxtEqGksCYBNTxfVcdwGiSPtr5Scad1su4kBX4DFZNRksYgPnwZsFZytrWyW
vQLPG/UFRUMv5AGLHd6usqqrk8q9p/WRxh+ZVphq4QdLyZ9jK/19R3O3PP32RAtlvX+ZuiqXXBZ0
OBNlXl8AupHSYYFIVSfxZOPHTfcDYKXNdHDxfndyTp7djDFtk07zkg6gQ2+Cz3Qy82u94sak7mTN
yLlLLaDJ6Ys+Wd9aFoTRUmE/iwzPLSgJd29sIEyK9W5B79RwfrWM7+FwD6bpyS5SdLMnNbk2Msh1
H1l9p4/SFNFAt0UyJXH0ssFoscT1pNcDu/iCGXZNu18y4OdVxlA1fPO5eKyJUWdwLEwxVvaS27rV
3tt0ld2MsnhdH9CHK2jjsFCy8XbYGyEVI7YBJi6rnDy74UpKXMGCuqqf6N0bcZgJW0W+WaLDHELY
3VxZaQqjDm0YNW08oSFBIp27OnrY0mOJI88Hxz6jFzud0agXvQhZHXTcCfePDmtc4UuB4jCY8/pY
FB2u4Qxd+n3YFIg9IY83W4+977CGX909fpXxmGUxgEkVcwJ5Jt6/hcn8TfqZBdcGXGxepugYsS13
c7r/WSUf35W6E1NAJZExtNXzp4Jl8eOD/CU77utCRh/6KNgOvZjRTNQy6TcCZ4qJRGHMo/9dEgI2
0jiENx8QvgeC70bkwfjSF+Ni5xauHQrhK2deSaC9+elBu1+Pv46+IGx9kggq4MlQ4ndFenZ97h4/
1SwZ0t6T4ExtHu6AqlNqftrRn+jwCosSqOKvXGKc4GWL5iBdpCBnwNaBeX1EDjX56Cnq1Fs+fBS4
02ew0MmhDJOhXAhUjaAQ9Pn4HbNx1qnICXDqrdDoXW3nhFX5RcV0r+pAfqlb0oDk5TkLZASXcLIj
+H172+hviwV7etf4gAAozEY2PGx0CBNMbIaJSAmpcXpkAZMFwbYvviRhDzTpTK+IF3G6doD0Q/by
IGfDFv6bHIveYv8K89MX2/c6rNxTw3TgvxvQ5INDzT1oisf4qHUOipIhmLnE33vs4RTdJZG5F6Fr
PvrQl3qH/+KyCFOkIFft20104l6ATikZF0jUoUCWIBRrP4uwUWoFm4baeV0pGbLsPYGmX7VKZUfj
yht5kTWClPF5T4P6B6A5PaEBVidtVqGXRIIjgimtR5Xb6DEUAfd1OBXA0IMNsxDJub5Th5Qv3OSZ
eMHaGmk/2X7fA0YArGntN7lHJZcaSyhKX+ZyWxAVoDj3QM1hb5XiOxb4DErx+VgLJ3+Rg81w3pcY
p2fZ9mD5mJ7rniu75ZMPDHxYjNJq1qqR4bf/sa44kf1+kVyUJXsWlpzZ87wkc7ntsnu2znLvGr00
Hx6aOqrA3lIqLz084BsB8L3ba9IEdf/HM8XUM8qp6SgYg/1JxP3ClU8N8rKV0HgM7BvoGg531fg7
rUQaPvWSUe5IY3U/HGDaie/SGNmIVd8qxy4I9RwJj/spsHK7DGirX1tfi71Sk2dG8Gu/bZsTLQUY
Vy2DucPXYGDHgfEPaLDPJ+LsJAX1jc14YJGZ73g6jtn/gSoJfVpzvD7cEJqE6C4EDRkEOAslFLcR
tulwJ1znUR41EzYLJaxTww6wPtGIa23Zod1eHHFxcu3Zoj5yWZHpBFYEQ4ghpt+dc16pS+ovPD9W
WcA6bJw7AePKyx8zRcCX2OWfFE68/w+tthMYytdI2dOZX1aVAifvscLh1j10vesACTKkur7Kxp9i
3btmVx5AdHiUI66AqnlMci3Jqkm/Y7BdjhHGNgODpnNT0WpWTHqEFaUpIQTPPnJR6nF6dahQD+kX
JfaYQ4NiNz8Ggi9ElTr1FW1TsvB7UVFlrfKQ0QxZEDk4bQuRhgg83Cnp0El7LyO54XQzDgK0uD8U
I1cTYMtZB7uEt1i6laJBoXbfUIxIMdGEKQns/LEhtgaRJzBuLVMdQSKpti3WqQcQ5yNKU1e29cyJ
Ek+6bmf8xbq4bU+cFlkyYmU4cCOc3H3a1vVWGctW4McKX1UbWX76D5jgH6xGbK74AGiXuVrQxkzX
uN5NEE/3xLqnjxjAR+l3m7pZzPRelOPV3Y/0z2eY4dwI9/+SS5iedwWwas5DIijHUAqYyfASLJQ/
dXslB3m6m1FrGTs01B61SIrLfwMuNGMncYaMTfQ3NJXPmo+Clb/BLIxjR1hiKyhsdWHLZkIDyrbf
o9WG8Tk8qLFBQZrYv4wFFxdN1NiYGaNR+jhTfOjTkbCD1tjYPZ+Gn7XW9zig1nSDUawVFMg2Kscj
R+ZE7RHnc+9EFPF+WN3HAg+g6Nc4uStOWkgZ6BStPodI+0FugHGckv6Oabs98+fHzPgnUlhDKFDz
aFMuK9lhHBJgbo6AubgOtPBeC9BxkmI0J3bbSEA6/qgMQdoge8t7lZTp/5JZe/qoXCRjS+EtvPzS
QES6kHYHqy3mAPVVgycrKg6c2lVwSKd7CuxqL9MW7+capm/DuKoamghkCOa4lodSIywGe9i8+Qxe
cm2SDyLW/82lKnJsbuk56dlk63VKISRn3mCX47RzRxrSvCkGJJtxVidJMm2V424ANKMcsIPe/iz/
ffDSobvYXEL31GGVKBXDnk5OJD3cmmshqxtVnmmmJqgWMloPrBHCpur27JSNk2U8Zb22nFMGFAt5
N8RyPkXRjGgEaz86UiYwIxv5NRe3sCFCDm1X+tF3C15TfMbeAPp37r+IqTGiwvSKnYHaOtH8OViz
JSuLKUsSwApEpOnGQ5zoTAAVTQ9TwI1dJVnAbvtK5jecL8Cecpvd8xuiBxN7+VQV4bqA5iOxdR6W
KkB5whkWiuhufrdQderA/LaM+fBwmmMiW7eX33EiDzVOkXbfosmOVZWgo0pAKyc/gR/aFiUpdXrq
D0s/8w6do5R7s1SdfZvGeO5DUuZgAnm2woICOuBBK2P2KrpGzWEqMgJrpBABeWJWyWDn6/xyYlCM
Mm25SqenzQUGASrc1+Dw9Nw71aEkak54dAQ2OUqvwPO7im0n6VcLQCMy8h3R7z3y5WVj2ZSn3Exy
c5ntE998TxUyhUQtvssrgQOXagyICjbpImHu8O8pB94pLc5PKlFPeD6IB3exg3u7uSQYDcm3YWez
u+Wk2VqpQ6pwv7tpewmrSp6c3wuPnJTsat7mwReCAPrvhiZdKNrQVv1utG1QFPLndoH8n8mwmNF6
kI/yn8zjZJhhueYTlN0A+wmgBcCYNOvS+6NyOizi/vAL0xhQ8rNfPVbzqtSdk3s4tcbXg+FGO+oY
p4ZnH4/6wNxJwqHLpVk27tWHdZgQB9J4dLIOd1C2/z5DZCXC6oA8yDynf/jXteGXBtxHlC3jdTOy
bzGQlDcSl4ni4UsUlvCmSP6W+nIOZtIRxZ3cBUR8nJJqUILEdpaHUoZ+tfMKDFeXmFlDP2l5WO2y
coXR6NHiTTLTqQF3PoAW35XbWtFEzOhu8oZb9fKCyKTMkxcK3a2fWT4LpMMMMWqOAFGmJ+w2Q1Kq
mBonkAAU3LMk7R96vqHxiZTuZlsi18Cj4LpMmaYREAXI2zLYfvswbAyV1Wz6mcn6QuPyvg92nzXu
qwZc1/BZagiHqfRNKZlpoiO7tuFfcBQCMOXf6kozfqLvrLVHj4c3ASQslVaAfPjjS13NXDVNVRNg
7uyIorWeekxQor/XEneCSFpruEpQGLnydjRv8VJnZmePxHLZqxbOiPMPbziveDbGFgoItkgcMBOR
shqjENMIZ2TsKd93yd0EQ9OAyglYDR4MxUiGzBCKMk4CQDnY862EsnQpkiG/gMsa4BLKsLGaa0Md
dGeQ0DKwu7htb64lSP5uIceLr96O/B9+SGCad0NzzPLJdkllWDhrVpFw5QWynFWdi1nQGwx1KsMw
bQxinqbO2ozv4q3Cq6ctAoCU+OI8+t7zkU7nT5eASuJRIG4sexJGKLu0Cd96a9j+lJ4KK7FFJmbL
A/pbJnY0Xvfgjno4wZuexFZCTeRHedoBfxyuauFJbeRcTT5nLpY+LTlUj0WgQxVm0C5Aw4Tl+LIL
FjbqfCms4rO5WUO3wLWRtYoQTeAum3N4zgvvMn8f/Du3lx7OZHV6f1DCJjqT3r2MOD1Qvc/5x3ZI
bmxW5s6FKcXi/xTe/7D4VFcNkto7KacWFkxa7B/ZEF3EKO/Cuu3AjF8G4virvVOq+PSVHzP7cZMW
a2FkSYp1RCo8fq7HqVlLw3yI/E+ugEcAMaNSJ0BKHm0bwxqPRdn2YL+qdzLfWsZqFrxL4IaTZHG8
4Ve8kOURpJ1m3j9TA7mdfg+ZbE9ezowZRCXDtQuKbpYUZuI3x57QghTaDE6e459o6JHz+NoKXOTp
LXmKPzZdGOefUYrCE6iMxrATz93IItgHCf0HScPSwpwkqtcnIEjDnwmCZE/WlkmlVjcSCaAJ5VDA
mDHpx4DXh1A9IcBlYKadRAanxVjoPBy4rHPU0R2MnEU8e/BMjLvaQidlFT2pk1EmBtm6ijYxk61y
J7P9AQG1mOiyhnVGp3HyWq4tLPtzoUbF4aI+VpTMNio6R4q7Q13jZ4a/JT+Fu+BfAfFBC85M6WxE
wLFtHU25AHiPuHyF99kRMl43EEzJmMKWw9Q0oXqOKyBEn2DICq9esgsY1dqmXgqSr8bACzwY+Sm4
4C4uDGpBc5XuLtd+mQrJuseoc8CiS/rimt9tEFjJnsbllc3kSbL6aqhRMgvQUrB4zm0RHvtNYRSY
oIW2zIy/BhUa6lit4dNF5EcfvZPkFdgVmiYQCyfIBXDXC0tfHzTPQTuBbC0GsRYShkmWtXgBGp6k
JCaGM2XkImmrbnS5mF0V5H1EPl4zdi4hpMSeNpV8BQi5mjBMz6RINuNPduQusjHDHJnxZMTN+NLa
I40nIOUvyGLpMXNQ2v4dYqY8Wdj2TuDp7bt+dMpSmDJfO2Y4zMCjafRCXFcd9hBkQSZ80lf18joU
90HPr9D9CiyGhFpBH8Suboyl9jZq3agaSCEiBZTnfaDAG5UWcT5sYmsx5eLAxCpwROcjTxslhcRX
RkLoVB465xv3R5u4K6xhmnI1aqNMaDt+fiJn3pR+H5mg7UpVlYQgxD/PMLIJMKdxOB9vv50sYLEM
LJG3kt7Tf7qwTRUPr8Z8qo8+bdhfvFORDTqbivGFh7nl59ZRKwpZ450UtO9nerzshqE8zlcNTVW+
Dzgg12gZJZZzMlFJtyjZWMLqlb/kTnrGXrFF+8DwXfi0iQ9+RsX5cyXl6ECqnAeBqpcoEb8tdg+T
6iTBrj6TjM7lGKvjBW+I4IhUkS2Q77Dq6GhkgWNQXU5aoqFIFUdNdU7wCo3tu2ftnoEZ/TadPo+v
a1iEmap+VxM1+f4sZRdsuNDrF8vEkYuXl33juEi9Jt43Q1di8ZZZPwJcy/fgdV1SUO50wnG+aaYW
IPBQKMd93Whch7FDJWMTeegwXolS2v2Z1U1wOznjEjc1WPPKd4M2ZeVzdzBsBIbf7caLywNUBH06
RLxHLjshDZ8HjqkdBxGzVVfYjlHZDeVuR5rpTh2wTysR1gZg3sFs2nxNZZwTsAChgaeJtfQanElF
p/wiMv29Dol+8pRbYK/rhuGSx9WfSPXVnfFjZ2xyD6h9SOE5H+6MCs6FghyzqT79zFl+zmF4AXYs
6bQkygphrqvdx9vWllpJ84CmA5AWXo6RSOSDXm6VFGBoQb16XNJJZgNhn15/ZxRS99gtPl2xJRbe
0CQDn+LLj+mJSAkveCY4+7EfQFFO7PQDnDQ+RL+Q2j84MnOjvSAxMqMWrrAyWhTxnGNI63EGzrwI
B0pZ1PocL+T47aaFrhZAIbDcazbJBJe3FcNigS6MsHHdWYOnI7KL9EihbGLUftWkH3VKLC1TE4gG
L/stLnuO7TVzygkrs7efL6va8tBqoUtY1a0/vRAhVTIuGLYK35iYLhu7FGgydEgtzoGN0AL1KTYO
19JOraWxDToLoid3+CklLHnlGkiBegOlqM0C+hfazkePVHfy23DSqgn6EfbAbI+vaQCDPLHf6p7P
KyP5kUBXpAsBurfe9/YMfjFBkhjNCXaywtqZKKICmezSfH90JoJ6ZwXtdxCakQt2yibkC6vUp13f
9eB1l1wJKGJvgXzctmHgTi8dDUQdFxfii6UjKP03Vlal1uIv3FcejwAj6knkk9n4e+HfuZdj/vU+
gzyNBLFXgu7hVMl87h8brrAp6X0Gly1rJ/te6qN6wgZo4E0rvkH/OqfFf+I0Wt56azDMhJgJIzwJ
ipteWdLG9Yo71iiMMnyc9LcC2nQGLFLeZdl/JC70QQGIyEPBCwreHCF9VDCvPPZtT9IkV7Bu0A1Z
BkZn19j4I7snVpWYrvF8y2TsC0Vg6QVN73NNJ3xbQZzUdleuvKtYQVDrhAhggXayl6iTIQJKeF1p
JjnLzPJ8icNIh/65KIc3yaSWfjTQ+mqzdNH/j/TJhanEmaDsTuFbvgFznsJZHz/8jlo49fW4WXAx
nBwudUwH7vdRoSb0gcw6wvPbLjEpQ+qTGbWDuo67JzFgKUX8xT+D4GY7HOinp8HbKSttLxgsjZGg
1McqBWVe+fJB7hlZ/gudhLZza+6uzbDi8wn46LqGLoi/nf2/vDpLbksgidMFjK2L4s5S2wJmFgJs
JIkCFAboq4scZGb/7wVtn1Kr9Jq6p5Ir1AL+FIR+KLxbqvNn7cs7Dg1P+tcSyvXpmXhuH+bM4HVB
aHZ8L+OEoD/6fZXYu4KnKaoOk3zBicfXwYcMKJoQPrdQuiXxcUCCw31Ug7hVZBTkX241mHqeiDZn
N4Nvv29inYYHdK1dz8qOxky+ce1x2YeCllSUDBFNnbW+QjAlb7R6AZeXk1VgoThnJ/kBau2zkpRI
nQVNQQqhUdBXI70r8fIp0sPnuCMIbtWKM7rm8VWdTNq9Abv1/bq3uVDfC02nv1m3tEzneME1LNrM
lxsZ5bDP4qBkkrHkzy8dOys++kvYTU0Z6/NVEn4H7bcKWk87SaiWoe3wA5X0NBsHvLkM2Xsy6ylh
hLzoGuCxgeY1g3nbX84NhD2QVrMCoPwM+M50X3g0NHim82m//cQzTqrveiKIddM0ojPMVeG2nbZe
p2XMXBgj7UfxJ5zxV/NDa4foM3l6rnnTL07DlJyRlTPzdU52Zdn/nnTYJmAx2Y4mAmg69uvd1MBi
s1xuN0U0FWmKhDveVVmRoCps15UF8nPFfCM26RQKLDRbYqMoi39VA80Of/RqzrbVPca8hMkGMqnB
kawSY9B0BhJst+61JF3Konp9Kwo8wSKh+r5+zkKQt8bOujfwkCovyAF14fCxInZp8pRcUugXn4oo
rTPGawUSJYVW2n1CMWj0B8F1+B4dLClp0HLpmeu4NSGLW3xchTMC5zgs1XtllYaMb9h6bPLSEhMj
qeHQKeKeQIhNCQas6dBkpnQ7QLxli9WOROIg2EjkNhpJ9RvIeJMz/0NYm0hB6m4fOcDOhYndReVg
ltX87f7yXl/WvxiFPsF0cYID6d0zvVm7ukmK4dFPaNZrlBihOuH+YioeZEdf1sHkRg7vC1QzqwHm
+tEllH0TZHvmrzYz9bKv16ec7pKrvoMYSzW1ueFnnkrrPAXKbSXlFevNpxnH/Nd6v7AcP7tfHI1d
85xxnAzUFoX8C7mM54bbgUMjDBKxrZQzFvirJapget8z6yZn2vf/7Z9sfk94bHTUgaNYZFPgyUMm
FKSttpL5h057f3HnIIN0nozrovFgqPAi/wiWDmlVjeVcyVG9e1sKYP+LdJmsi0EYaufuSEMF3cIJ
bwvIj6FjM0EjSFMCfxrDfFnY609XzL4X1d8QvEosm01q+JCfgHvIbRdR7W36k9hcZQOP+j8docbe
JA5YUphKHNc2x3yWNbdiECeUEwMX0y8r/1zQgSNggA8H5bDKVijwHbEYAKT0QYY5EckL+Ep5jMN1
nzcJR5+O5eh8Sc+6J2yToK8BPwI6QWTpgt3gll7ubTooGOd+FhM4ezNijOdflMslVqGJeIOiPWNL
SaVluCz2WJHrFrJaV2vscf2ox3905NS8hSun6nqJLs//swl3wokeU6U/RtB+vpxpKz9YYYVCecYD
F/uiLI4D1eabril2CdKo+e7lylC13i4gITXVbUx5NXbMUUX4e4hIFZGN7oewu0F2xVbGUTVzjubS
4bkd8b11kaYd8a40YyL+z0W/YXiLTYBo9whsSBTsnzshIZmB+dSMFKoRVixKzyVKR++/SteXVHJl
b1Pi5GM3qEbK9ptHasgNIRa5ksZ9nfDZyAK8Mr8vVq5C1e4EEj9VqTrsXvB/Ase+ehjGnTbfcgs4
rBc5ezOvE+/iKOs/Km1m9Zg376TiOPsDSwF4sxMT1GrBmguc9siPLIQmhbF97SHWvVuldjNunosf
QF2OSAwCHPCmoAD9Out2FtMufeBF8IzM7L8Dd9iz6kyW9q/H1c392KceUz33jbQcYtgKKwAh1BiS
hoPSx/EQuhrkcY5eIysHw8J+495xEN41CSGOFPaghw85JASqRhRSYyqCjSOdC8qGbTehkVc8mwZn
abG4mwboK5oDfw0Mm4PQnQf7TSJQMz3CGfPCMu9oV/JQaZdc80HW/GGxGgohsUfD1WTRBMZMlXDZ
DY6LqKISO1iC266fK2waIG+KGsF7/QdhPZnrR0lLtxL1z5O+rtTysEtR6qhppyWVzrgvkaxTnzjs
QFdFYCbyxx4mpwOMvlI2LkG7Y1eWyMrBkFZRjSgY0vuPI8TGkkxvbfz94Xr1UdH2Mtnp9bIFkXDh
ioU+OzbHmtl1CG2DAnpRYSm8mlCSYdMhdZvOvrt4FoC2xeAHkJW9NaFhhzsayWiM5lckucNoAUS6
QGXgmnVf4iJ4HrNxPWuudM4DGqAPniKXezqju+RTFZZA8s0wEZRYwQw+xh2GMILjJ1LJtbRmI1Sj
bRtZISBfvRiLlcjN7uzDX4+YKm4HjRAnYvhnq8yDHVG3vXZ+UvfUEjbCBDYcGk2PDkc2vyjVB2os
rlQZ4q6l7ma3amItgzHad7QPZw5atAL1ShC2uyY72QF0cEjmDknhuVp0gULAHkv5+I2/E7uBlJbh
fsiiA3+2fg8EllWHDrqUP8QcXpk7SY1lN31l02LO6mhKqnQGW0BwqdNqok/rtA/rBX4oG8LuNYD3
if7J0B02El0t3WjZT/ejbsPiPgu9ul3dk1L9Ma/U1Ba6IHF/0e0/5j1dF+lF10kicrsLgKJ75yjQ
029B1w9lT3WUUIAwuTFUG/J2ghJ2Khu4WU7EevWUj22OTm2K/ImZwSXwGvUw4WetYg+s5wCfTLzg
Xu2GX/q5ozE1HI8wiv/oUQRFbCoGxGRk4xrY1J+DzrTBZBZ7QWPzlggkx1Z0/v7OS8G1DQaxS3zw
nrgjLa/FiA5tmdAGaVgefnNqfQqc225EiayTywloiMSCJk7BWtBAlzA9i9EGVYKnEJUqDJ5nVyFb
ZEydbFtJlCQ2/9nGdGUNveR/Y+a5/nL0v/AJd74EXmvupaQjK6s2NFkVnjFc/4ITHbpSQeeC79Hx
SHpbVK8/oeozjVjzLDhnnykganEML6FQEACO1KMxUrbs5N/uBWUijg5p1HxPM2e6uNxWkV0/bfYZ
24yt70+P0w9Tla9BrfXMqwxrmODAyh3XJc/Y2wzmxwf2hRrWy1FFHT/wtuSC2IamPiTASzbPD2CL
fZalZ3EeJNwlLjM/3cz8LWmudgmnym/OcBEb0WZw3RHQF64BekBDWcc3+A8M/0ZHQLPtVhCgQRsO
qvdaL01lfTRIJFOtoMNcHH2runN3r+dxQO57Mkd/BDoH3z9phfo2k+Hm69EPrK3l9KQIuAXzzHyk
rv904ajjhgnCMdl/9zxlvUJ16eSwYFVB6yPzr/qKi9eZo6tlYMqEc3zmeAxoX/HU8jVnSCGA0Q2V
XzWBYuOcPUcEK2F0Gr26OKI46LXgXCEDph8A2i21xKE9nqAiQkhyAzo3XOxtN5cR2Puars+IJsLb
h9y2DFUW43mUDc8R2Df2kpqhHiP0Rt0lsG6vAxQFrAgrwDN+8iALGgqoYcHVL6LrEsXUO7KBWnaC
6rpNBj5pLxCbois8PE/cKOCDuxnuGYzhL0grs0KG8PKxYytgMRVoW51TMoE+0EqNiJnKV84Kurxv
J9c8qWUAdodTpP/77ehjfM4xA62rk+EIZbBSQfmRxeN2XQ/iFNo24nyhU7IKwlkrM7XLHawpXMqs
Xu5HeybMOuhYybC9dO3NRorqCO7txdQ4V0KLYrYDskPwssISR/PHyLhza/VqbnqGpNHXQUXsS4Ih
N5ts+DxKRwzXthvnEEG5Y+Hz4pKyRkGFSLq5fiQ+RJ17kjU//pOzwwt2NeflB29nYp1pHhE8/0au
DxYU6J9mOFhmF3TqThHXAJXSF4taMeGzFPZ8aQH+kY2p/SJf+cUmShxlxbumL/8KJ5PfOOMephin
EOrc+YXLOvlx4y1zH7ueOP8oD2f0Rx2lG/MYySQ3HT8P0/UOSn2YgQ7KxjgZyXyqmHXNSCPhf/ev
0GSKZxAHFZPpHJ+ay8OucTd6wNGILLIbFvsyO/rAHVF+O9mezoBL/ccfPvic4fbUtbng/5fUdXks
ASIiA7EFSr5L8aevPcp97ltifdWbP1C632k7YKiDJBLGLGwikxEcjvsmyxDId7ecW35apoQFrF0P
1kjtZE0urzAs8V9rh5H8+bryxfjzqaX+PF+PcvM7tyTN2s/GntbSDMTlWCY85YpGL29YYiOgzqnx
vVlteZMNETEkzYakJqLZ6hisbKSQgc2lZCzK2P/JkKtnbYwG94FmZS1+WrWVVLjuAqv1sa94u3aJ
1011FUvJOEYk8SelpgauAs2FUEYfBvyp8yHx+id8gu6g9Q6FxURmPCUr9OGk9zw/ZYieVTp/PLTy
v2YooyYniiyZmHpb2G2atnxOwOqy25SamKkBMvlDlRDZJH4G6F45iqJ+0l8J5G1myK/RjNHo2VFd
SPD8pbPe7Ye8sHwVKvsxkMyTh90zc7CgA6MHLjTMEXZt48jYrvy/gYNOzlpALydru7KokK2QhY3F
Wq9Xj713tjQ5UsMZdXeyztvMiXxNhf7GCjesC4mVEJrvoOrurfcIRKZHtws2NsEBm2ibTrfTnx+O
StIckOUpObxEX6TC29ibFT8KDqbKq4AkvWZU3v/9DL5Atv2xhjPSdJ2SD+XgON5iVG4qIsXDKn+2
J5XdhE824HwL8A9AbUyzErej3kiwKENefUicw/s8g230xyLR+S+DMVz6I6VptQBfLfTaTeVFsUlF
3LGmYaceRcA1UTOkQj5R8Zg2MXB9iThMi2G0SyuHzFa+ZpduKw2g8CW87UE1maiPfgr76td4h1er
RjXtIL5BaIjfCf/wOLr7PtlkAZNDMFemCE2Nd3MUD/hVv0YP62QVPhp/MS0TrZE+4oLjYSnBaJSB
gxf6DU81613+++lRo1AfZI33gA5g7MgFv9lzpNBZPxWV4MlI/yGlyzsjD3Ysdh++ANhQxmRn+fap
nuUPAaOneQ/KObodlbyYQV0ifh9CPxqzfxUV1oscsENIMBzKfNc6Ag1JKzK1MstKcWi328/ynZSS
vg3rYVFF/VPDgnFRpVQl3lZ8d+kpyks3ABgEM4cW1qdruID4WeSl7BvFyZiry2/Jo0efp2EDR5MC
IgkJNhatuaTmX/V566HzjNnNecy1DxW89p9qdLvH3+3tVjRDRgY0PDLqPIBtQ829Cy4LPd6OAq5X
HR3CU8ILYTaY5aIx5iTaCnomBd8/Y3YTWrALH70JFVZYRW1ib6emb1dy8yv8n8OWz//lvPEYFQKE
7GGn/YJXwdlY9/cMadPWXL4I6Soi2wjg0g8DWKMQmJCTd7H9IppP0hSjSueDKlEjkEU83NzJqANn
EQZqNOgBn2QcAtyX5hNBzocoGz3TqkPGLW7J1clcv430whULcYu2QrzVMHPSIYWlL4eqU6dLXstO
H2aluHr/fQbXIzFYYfLZ5ea4XeW7q1BTqWDrzgoc7UqcaMGpdewgJo9C04A7P8bC+Ph9PG572Ran
yQRpREyQu+RiJc5CQplveCNz7tJsO4gLDBm/bVmDpjuWE7M5w3tTrrLmszmxR6ITZ+RkPAHUOzc4
ncpQ8pC3a07c0OmojJ+7Yl025baQhBRYJ0CeJDEHP0AtBaMk/x4911jNMgpAKJ77ytwvOk3sGUUH
crsd+tB7Xc4XAijmSVJh7c4KGPXDVM9FQiUc6V/8G2WZD86T61X6UuDLZ3pC7Jihl937GC1kldHR
tuDSxHh/qSa7uT5W1wCc6HdqU4hD2sS9cL38mrdhiif4aJVHfkmlQW8JjKuLn/0CHfUEmtPISD6S
rhABD5gtOlB9Uu/1oICWNxjqLIVV/E3PySZL/9K5odOzinvQ1AM/XIN2+wqIMnr3lTLWVBP5KTox
ZCkAb4OJMHAUCC8TZSnGaljAlnGDVe5NkAqT0iJj+CGxh5Oi3GdAeEV0MAgC3PeNeCCrHoPzRlId
Inlu7GEm112FQsOIIktOtxywDQVgg90K8wj+3r92987jqm8OtOT6Ov1sc8sCBrjDmjpb61GtdXwS
sfdzTcPKiqdRqmvsPzDy+ImT9EVEcsYHrl7m9rIf2lch3sWrq6RHU5K9Xbmq6y+vJjfMpKd7sP0u
BFbFl79BHAQM0lWiVMqzfU4rlR10xBP9i82rjHxTFjNJA1Gt+7GCFE4IHbsBQPU3IgfX/pWSBfP0
GAFAyNkY8H5Zafv57AHM0jy3Q2kuXY7RMMAhBx+uouqyYCsIqA29vy6e9DwHFPq0XUOC5g+MB3Qz
W2pvA/zH3tDDbGXlU724Bf+k2tO1Dl560C9Brpi0OTgO5jUY4OiIZ5iQmHsRDIDcOZd6QpX4QMEP
E8En00hjW5SALC56sgPi8GT1oX95H8EB6Pw1cZFiUstuhWjLwbqVodxtjhorae4RuTPjuh6LIu2c
2y+b2vGrmWrZk2KnGrfEirHpXIJX0CJ4vgTJuBWMTIi1VbVRlEL2luUamS3zrfodyRExqKn5UcI+
mVcZfi048n3YVCYbJm5w5gxmZfNQf0s0rMUWJCG++4bMM0U5EieZqvLmH1pbsRj4NZX3nHP0rDAO
RhAmlFYBgqzT82A4/sDlup7XUqr8WmXj0jVYNspH0hReIIsBBswyz3s3Ma996QOsCW5tXwkuaD62
kThSzMvdWAF4WoCHmyQcXUOfT13Hui+gwl7D7Lz8KzSgp8hiL/aXdCRaIGH/zEC/xm1eg1R3rtML
AXdHX9oNheptXtLVuPb8hmIjzX88up2LB7dxhkT/MY/k4ysEy0PXkun44p9OzehEv8jBaZrps06q
hslZAyYSdxU78EHmO1Z0SfeYtZINALOfOfFg44aocdgu4HIea9ZEmqxCdYL7Wz3Ln5yfJyzTiJZU
O1GBlhgvrVDVf8igJJ+r8ESyRIrrWzZrCDp2aAmumSJXumlYdr0Ks6E0Mj44tkY823xbwAPiLL0t
JuBbmFm9AldbRvQQZjB4QZzXomHyK6HdGoyoFsPoCowM7Yc0bsVH3XXV9Fg8KleyPBxp1/3kzO2F
O4SF7nT3KxLdP4LVHADpFMye3mr5zPTkrHxii+HCWDk0NCqERc0qvZGwa7In0UvBnLNJokEEHn7d
8wUQg23f4yIVYW8QVN6x57V70J0aG3gcrNqzxxJ6Z5CI4KfW3vGG5XQHhXRRPh6PtiH5bU9INmNy
FUhHuEK3X82dRweiGxkUt+kueKVNSuwIoltG+gM5OT8JTv/FEFD1f0T5l1YC8OoRa5gQerg2CGwj
eiN/fnW97jThdjEZeRLhMfRz+s2Jn289yQGRmOuuf1oL7KF7ZqBXI+zMrHo5kA4oPZIYj8KH/rNG
R9dSGkrTUnocxTrqdXzzuGlJb5Gr/zkaWaIbOGZ+PvonuBpasWhHtnqIF4/3TclXXV8fyMXQkAiT
YRlpMHjlxBT+yn2FS1fqBnfbCRNvROHrbpCb7jfQ5C9PXwSd3Zvplj1ak1kKGjma+b+jVPMGTx2N
V3SShqAmBByvzom7qpoDfQElL5V9qz8PYZ6UTaQ6bXFwbEez+bQL0ioibhbx+BNHsmGXVKaWo9KX
PDyAaiVQkqSTqu4cJbwDiL2KA8IiAMqKd7e+xahtqrqKwJpqdv7jy3SH5GXDgufVwuAdMj9Ic8I2
0t5lEXuuzk6b/pOl/f+zbRiFJM26pOHsb4uYHDQNpiRE+QG3U/tBGl8RPxHmqWGtb01p8DG/MYYq
L8wNz/XyBI/Me2ROyaGso62cxmagmncFuL8IMg8aR4Bj7IC9LlJKSynvRorkyF7AyGrAgy0gdmYW
57pJcTY2QZcWOIRYSLq+CpsYZBGpOwh/kTE/97PTmJx3it13m95FsmY5JDqoDMczLpOzc51fL+0x
X5E9jF/vk9o7feaXgvD4PX8hjOcCQdR/e8x/N4/T3awQMMdhJH/Hg7fuRNXiHNSBcbOdiAAbJVas
75+W37w5aSW0lgwuA7EAIjXGV6f84ssFWhkkaDuhKDk+tNsuoiTPCgFNS12GY+wPErDDnGwsKbZV
+GHNxpWHT0rzk1vcZ6ecAipkKQ56UixxN+sQSHli8Y9MRQPlyhF9KP8aBPYaMc+PF2dmNwLY0p3l
gdd5PkZm/KYVT6sNpq+OzBgSgXa5wZaHLiULK3OAU+NJkUhEo0x6uFt4S89xnbygHBYiNkkOtvPN
m+DlKqMGdzwTYNpZOLH0VwpcJn2IVSecFB8vSBQJzqsKQNuks2KbxdEmw2JxnPdAl6hfc1YgULjM
/hSKlvzpJoDi4U5KORem0urbYsBVKXGtkO83SdDdmu3M4oQxT8cJdHq6E6rjwnZol0urYAlvrH8+
P0NSnficNYuXsAuA4TZJBj5TdzJldSiJufGQhkT0huxPGMxpvq1R4JeyGck5T7WBv8kqWA/QV+x0
jm6gY87WsMvZPQSyob+Kce45qTJltIN6QyqX+6KTY1gqwFJ+/AvOLEfK7aMqDmpCidqM/uJQN3Jq
GOCU25C/logDqclzdBeME5tdOqqNjLXnJqVKphzEfI670nDNNW0k1N0SrfulIcF0SiTrDfuTjV4q
7L+KEfXKc+HUJ++JXFZrKXgcgpELuIKVyGFYlGdUae4tjOb9g+hQxI1VWmwr9QmI5OaKLgZj6tun
QI8Ae+VwGVko3AcvXZreZIaJfopwt/Ivvu2ZStyghwgUYWVxzQft4C7+RBeXfay/+GrmtrjJgo0E
Yu1L7ZSedKGYr/Ujcjr9tDqkorPdvAYMvYslaNX9lGGLFf6rScsxR6YQm56+t02pnmvVH9EfjeVA
AN7FkjFYFeEW9c2yuP2VpnuQmgLdJYSPhoBfCZzxqWQWhuRjPxQFbBQ2GGSt2F0acQEYMvhfOdzV
VHviXda9gu3srDAj8usxXUF7mkn+bG9ushidjoyHlO4xotGHZIFZ9KwDxTeMuiB4Y1kBD0M0V8cS
yf8xhy+1TsjhtPAfTruUtdDWZkKZA3Vjpt/kqF+rU3hpiDdGJy4GcN1DBaFdmWtjI0TWvrwqgBQ6
7yi09iDl/kdd4MdPscyB1/J6njNpHj0Tfr43wUML8MQk8KLK3ikC2kBl1zvFGqAfKI9OMag/nx6Q
1oSvw6k19YY/EKQk3MrFZmPcDZS8aSX5wLinkUebjs5rhNywWAK81UyAM1BIvna2BltOQfne2yEZ
VQxF7l0AR1L9mqMguI/5o00olvJyJrQ1gdI+HBoCMIuFn0zPmGkL9RVSuDkhQSCGbyVXVD+A+t1L
hiwxP26ZMLr+ZJ0ePURXIS3vnO+QbvhGU0PFc4uViAdEWBawTdGoSISJISqGFvwgxUM3Dk0/2umB
x6xbdhX6HuzSksVzZZfgqsfqPlNgxXPflOOD3eupXNUpTaMYX6yyd+K/9W5JZqf6toqx332GAsYg
dxulnyM5uFlx1IjT3yHv3rAxppfhPMP0Vz+zQPj87DHuRrtKFlHMR418hSpVrU9XMos/cmoOb2S+
BN5p/qkLqsZupPbMHYO5HaZsCjEPlB7d1QdRgmI5/y0dQqEn4C1QrT47/AKigZIg/7Qq/m5YCABx
pbY8LwAmOEGktJpOfLYzmPSG3qCcm5cEMWiKY+4MIA7NwfmZMYkSXcl0b7zmrfF1h1t1ppbXur5/
2/wLB6AZAKB2t3jfErkx/094PHZdKSKB3pZx1dZxdAbT4gezeXp1fwFusR60G/ya9JftitOflEEG
ifkIQpbnX5ggbSDLHhrUE6NUhFP/5KGibHx/4lK8bqlNeD8hVvwLFgTjWyx+FGcYJjHsBs8vK5lM
yykutaSSRzeDZ/GTInEOzReYB4+KnKWQBoy2toUvTiCOOCaZ5zQ5VbjnrLs7NpihiHhBlZqAEswP
e3NynMdnf6q2wcdt+EBEumvmpgtriat07Tdumc/nY1yc6e+VuNnAuZPGCGHVh+GC6e+LxAXnwdRh
jHkVjsTwVgBNfBr/1XOQwHJxMGbG2sFu8SkzfDMx6AUjeoLdf+FxO49Q9+y2Gqx1QmyQN6De7q0R
JhzZ2mEKqC2x5EpVzQGduqOyj/z0jmB+OFBxUmPqde5TDoC4nFaLzxGFYfWPOBoYYP/MdG5Fp6tA
JBi1drAg3/N17HFVCKcZuSxJexAWsalApThPHYz4xPD6CeQQdb6oVXiwJC661fSayu7CyMqexzzX
ucKX5l3V3YDlcR0eXwDc8KR3LIgItkv9v8ksI/FNDownCSB270fkbZXJa+VTJTFU7I82jdwXFXfv
HKOQqD+c3tOyk76ag0qPmH/UlLwjBjWHdfKg8tVkkGLxg/8Fztkz5VQZvNMlQecbmO5fMvlXYndR
W5IN1RPZh9cqMbNM/y5XMwCYD6bwNH2SvYNlW7z6u58ZWD2v89J3egoULd1X+Wjv6zoPKH5+eTTr
Bfwyeuc+hPMOcoSeDA6YizvgbRVZCVHmpFswZY7LmN9LZvfVJCy0tiImmapQJRM9zN1YjvlWy0SZ
m7fBN4PiVF1fNBMFqfVFDxvj06UA2neuapOt26AuP8SY+7ozXKnEhExfL8yR9mp+Z2/Cxc9ycmOH
UqFnG6wc1kP7Sn9uJbPANQrRBP3ZJWgQ7wIi8jsDERWOmZ9/XoR5OnEkhf+n/FrjHYMXO7fha2ja
5SGmxd8NcxVtOpFZttP9mWe9waaFu+8fYGtpGAz+RoeWeTkezTlFj13RkGfBkRp+J7PtfoOVRC04
AxRgExZzmEw8t525ouwGZbHiVkpbH3HpxvekFwCDxKAcbjQOfD1283NVJoHCfv7U/VqZmmFosvmT
pVYxwzpAj2V/JmF97WrOiuW1LnqCmeOkLoDcd7wPAwz4OALSKRXrkxO0ACC5Mv5Ir6Nyqrp3vTHk
xAfqf4fmzwjwObltDv3lq1QW3i+QoWMWpdehG0Zrx1PFphaBS59gOW8rFf7Yzlfb32M0gMA5ohUu
vGMQvUy1lWWrwE11/1AsB9JGYfpgYcQXZChSWYB5RFapGCD1Y/ZiwvMK3iRt1aTQNFm/b6gRxhBR
yt+BN1Exx8eCY6+nbxAj5ZAMidpGtJlncB/sQJYy0TbCPWaVgvydJzYWebRcJXD26zFSWSSQ2or2
f/pQTEy53l5wvYbIy7lfUAyaEuZbnjQtla50SusADS57SeXj37ZGjHWB4FTN8epwpEeHccA2ntUu
eMpbm8/M44TAPA1PWpxC8uBYW/apuhs9pmfCaiCpEO4H4ooXaNU6a2k5P3POt2jXhH9whnnQferq
4ohC4bYC4Zg36ohLd/p3KtPjXpRRDzAtPfKi4TOZqF2xNZP38pwUTrhtmtJCd5tXQ7zgAtMGFFnD
AxnNDLtFqwsCL2nqFMv/XKNjPDUMsmGaEGiR7o+57ycL6xG3FNL/VaK76s08DMqzIqnvQCkUVyrU
6VOzTRzYJZVfMQCfvweMW5sY++T816w5/4zulRMlzpIQvTswff2RgURe+ZaeL+7wValM4gtKLJzW
A7syfD2UTrCa7KnbbKDE54mgpzskks8g8IXhfSyCzUlOG0KnY1X31x9h8ox94d6FVm8J4uoE7Yqt
2mZgB2l1CD/+CONWtUu+paDJ8q630fQG8t1fhx5MYcrTGIQuJjsBh+W4QquyqgEsj4ckl84QdJ9g
4REg0o7eIxkbiB/LAe2YASeDBblWZYaSTKwW47dfS3GKjQGmJsBVJqfsUVv7Glu4YqdCbTWo61Yy
NMes9BkPBIRZPpnYs8SgSKpEx8XhBU66VUs9IGadORuI5XEEZrB8Xgqes4/TNKyh/cmalcoDolVb
3k81f9amJWNO4QM19t4RUeVdU4HMwPkEc31v15Kgw5zydgODWK6sjSNsOWiuHkIx4Cf5h9kIvY4j
JDnEt1gfMuJHu2MNVSpKVudH/LC7XNaPvifVhJbqeNSRAWXtLMZQSxlwiUISDnVPvEIX7lQ3rngY
pAsbIPJnRZ3xRJYgt7FCe2az+76r0uDcKP1/M+9hi9efMUhgny2DXknIcVdlmheDCwqLi4XAiP2R
eC9zL3yznTyO7vj8VElF4mPJLoN7H1KyaLx3cjNBIA2iXmY6JPaEc8qomZjoaC1DtZ9oE3uokCsw
+FNmATC28lRfDd0nhi1mtrRgGGL9xdcfuRl7gy0/j4eAVnpCbmA/tf7hCTtj1AUoD3vUESTaG9LS
haxFnMw7xc+if5zdryn3V7hThdNUmgQC09yTU93Nyqilj8eZy7J9VAREKaLA6N3hhuywrhOZ5ZuV
5y5lsOONNvMsnOr/lautjW+1+1qc1EoIJq3d2X4xauW/e4jHTq3vJ7bOJ/ipjzZ967ZjxIeYDZh3
ZBX2cqIXVcRSvfXSb5l1dvqEmYpJsHUmwCvIuAjAWGtkFh1O/NOB/KzTteXcZbepsN2+OL2Bx6JZ
H9HwVxPNNumyvzV83yjsz8oD8lGM9wrFvxek1b+qgNw8QZ8M6lxeb+MiDthVaZMTpzjwCVgUKh9X
g/OVtf4i8QRqvTOXuFJJe8OT1yaIkq6wYyEKI+dXlclDXsJumZ1lMDifFu0yB7CPuL7T7zdr891D
nQwD8mrPK1QUxOt/11e8lRtqsRQj/IluRewtdat/57A2M3acRSNzcPdGk+8xgxeSNQXkfpSNuduA
qN1VFfsT+yhvYMhv4fbfmjz1j4LFrlNIBgvd4Rzp+9HbnYDgw8ztzlrWeGcINO5cF7PhU+A72Qvt
NIq/x70uYDYumxywLgxD+NIOGwvwVyjQaBCoe2vlT8kepAgbOaIGdfZqgdHWxIJZUVh9cct2Uaxz
LzV1hYVccEJ1i1HFI/40+hiDM38aeMzp2lhET8uqnmOt//EgqbsHjV/OgQAkWXuQE252qhSloUCp
k4MuAeEOog/P6W071KrMJ+MiadExJWqND8OLROvGmElnBi8Z3qIRjp4+8U9tga+ocbspyuZyCxz3
fKXJad1y8o9vmzXt2/3BVmZ2rT1U6DeVlyMtW7aqyjtBP8+20wqax0TtULtDYMqrJnKgbtVbJGRK
BmyPBc62AZNajTaTZFiLC/bRj3+GNNfxiV0oasWdfS59xDDKIPcmtHqn2qHqGFI864aDrGpN4QWf
f4g6n7M24bRbLvwFY3Vd1vwfj90/VWLiKl/em5XBt4Ju+FWetupSNDoNZCFCubgKEOwJL6H+nusR
O7cpiNElYHvhuCWneadav9d3JDWw3Z4bI3DZoBXmhqZpe92lnbIe+zmzIXP06MqM6vzFaGunPQXu
N81jHa0EycRPT3OQwjlVKGoZSZ9YwE2bn+mWBXxOB7QHPphXvy6JLFQU46vVoR657I6V3Ouf+Jyr
bNIDS5xqJjli7MZUq2UYPb5QxnGby3VL++e3LzKqCVbPiLomhB78WzseQziloE+sn1MBEY+SvhIO
glrU3DTAied4KqZ0KIhHGOBV+A2AQqh8ZlZqAEWSi6CTdD4SVl4yJcGD+Qzox7Gic6fMJ/99DPjs
+TsUtchim8iqRjk+5sVr78M4U3+GciMp7pwZ+jD6tmFwfz4aOD0hkRE5wxP5nn6CcQmvDK7Z24Cp
MJLp8es6tI96Vm4CNNFOr4S5ufuHgD1Zd5b9DC2Whsihxu2eu01H/b1syN5E7O5CJ7V1UpY6EMIf
6Imlp8plYByO+L8Agwy7f3PeXS22RqEFCTuZc6aWqMN/T/r7UN5jWE3HB2PikrGrzJJSHfYwMDQX
jQIo9ty6QbXRYoqD/xJzls8jxrj+2EVPCe9to8Iv+FNnAj74sK0dolsCFEU2bYS49QkeHylHKlWw
CZVmx6m0GVbhnmB2MkYBU9ieyf0WtyVie49rfzPstFM2vJtEasDF+RKyat5UVxeIlqKjJtO2qB4b
g6O+MLC+zMVMz+DmAV8d7lKPaeecxDSi5Ac81GiUJzxzcwEHvIh6TLHb+vZJadN2ZopeV60VCWEQ
v3eOMWYoFvDoHe+WE+39RvZ4VSLeOzz2MMpStk2+n73nG7xYFLH56VnMgo78VdPEpF3yc7NdwgY8
MNHyDK6gzoRiETHTHC1cOAwOS3npipTjRPOjQywh4+mjAG+7yNd1cPNP5VtSUBKXHGVjNgxVHiM3
CgfHqDwnScO9rZ8OCFyDdU4x79JT8iA68PoKulgffmNe2ebp/iQbIvtzTP43NuxB8WvwO0XzfAb5
qdM/dgivk5ftN0E/vFTcJFXjNuu+1hBrPK0b6YnSXpl+aDnlKmgL7LeUY7Wb+Wmy+LIMzievNQ5K
g5v6JQUEhPR025fTQLjKslNZcrjIDrAZqK730pQt8xdlN2I5+8oEBp0NTaspM4ZnI9kT824Gqzkh
ga/GhTxJaUNhs60BgEOa58AcQ7No17Rdksc8ryoWRZi87Q87NzOD1FZamxFQj1ERQvNW6AMbJHy8
huF1Ud9e7KkX26TIDssT0Bysc2jiNRC+J+w8i97DzkbNLYjDv7W3jinwtChM2hNTHNnJdD+TjN4d
NjZ2FgG5nh49yUbCA7mMR+LgY5q33f4bW6QwMJnyyF8dMbzAX4sI53xf0Md/2Msdmnn24FYFqHTM
7Cw3f8+dYFqe2LXTSLVN+mFTwkfZF8V1FsyyJTBBVNn444ruymMu+hvZlp41LHc1QFwVuuHzRO/I
qgfqzdJcT+8SGmtOIeMgF++m31tf0z1ucRhQrBE90pvDSiL7/DQDGZQbfEK8RjLfFg0igaze2tZB
seyZTvlEeG/nt9puA14+r4kxlKz5AKnuBCU7RknBIsPQ2DPwxncVwOiDKu1u75IVA06uXZRh5KrU
YpD/LaYYWhT5qDVfe4cq8+24N9xXMJUguQdh1K48Z+DZmZqh1KTJib2cA72viMYxpGqyuUECNVHZ
3MsoaGRXr1wCsmSESxccnspRMF9H9AIucslzF7H08g4szgSOJEM0+gfV95tz8kLadzCyeVXqiRPz
0qJSc1s78ywrzJ/iQgVEGYHyoxhTpOw4FUU7WQbb5VplCSHI4gX3VK0RYRJQujANE+r8RvDDCZhd
TrYPtYXmV1HHCkwks4ftS/z0K+EQ6kadPUQNvpXPvvrZNESbeNc0u2SATkSEZq4MVg0/oz538jmQ
Ad3DGJB/MXhlfmIB4LE4qyNalJ/bfC6Q04GcM6+tsd8+eKvJg5l/6vB3KFf9ZtaCFCO7efo24uwW
HNbplqtVQKz0654f/7Ksgs1wZLM1/dSTwRpBz54tbX1vSsnNQ3V0dnKrRzcOA77qb/u+6vD8NTR6
mwEks2wPUp2GIJAIi79Xv8cqUAwvxkJC4clOKKZTXTooDoLTmLMNDFWrl84DwqUdyFTLNzuu07gj
MiCRUGr1baIVFkSgCAMkwsfBlhoEAyl6WQwnwiVhH4k4JmcigB0tTwP9kmgDjOkM7fh3X72fsoNV
7eUFzBsWNdnYWVRVICsj/fM0uvABli1SR3wM8HQALj37a+HrVCBMuCGTvI70Vgwnye1CKEtUg0Er
XoDXaBVpHJW/yaOj/s3OcW/kc/kNVbk1XGtl4yQTIJyMf6UCBq+pXDHSp16LKDCJzoK7PZ7mNm88
r3daVTRKp5VCHfyqSQKNiUNvc3umORHXUfME9BcOy7Hh7+PR75vgstlFFgRuQUFHDPITW88PFnMe
CbL8iJLUiOMCdZygO/yu53fCWd4rh9EJEXAaw+Y38hTEeTT793ECfJhLVayUBKcPBvsiSXREQ1h7
rhNjplZtwNnvhYQRxdof+pw18tCMLdTBUQH7F8aaZhLlIJOTXRvQF0W9/QBWCgdcPD4JYHE4mkMv
wx9fapsGIozQSMRYEKSsZ4uIxixeTHQbDY9WS/uM/g1HzFz7UMXWauCVC6pRTQ+/KC8v6ozsj04g
A+rn1XH5RRunD6zpCBaHYcFYe/DiKj8MlrmkpgJ7Gn3LLA/4UoBYa1ftWu4EGNBfUqZosSs7t01G
H4Mb46pkyAisYqNAN9fDAke2RDievmkCSCLhwlP6CxIXB+4djpq5BrpjDfi5UWqRExfJSzkOBX0Q
01SsUg06PvJrb5K4g346vzxEB2OE+9j6CwH7BsbUqCgg3vmwI72AkEfM17dV1e8hA2Dv4uBrkNO9
I4IYSPViqZVjFZQJynABKgrwtp+V3xU1plW9f0geQs2k6ejDP8epYiHHAUHZLX2uBePSw8Mhtv4+
DrcOcHfj73JcNdGjUP65SYVaEcKOwV+8V2vrxDGaYUz0c7RQXL3CapOBClcV8qwB9G5qoSZaySN4
Qvc+aHvaHwBtO6583NWwdAZND6m6w56l/YhmAChR4tz5SOxK/kkBBNCb2Vnj6U8i1j7y9rqGiQe1
5e6tuPF2NuWFqQ8L/c6x+UnEsAogvrK48RMZxw7HXo/lw8weju/DDf61nX+UAdqICw0ksF5gNFL3
7OCXSVaZ+shtyeP6JdQxjxwcl7VHvdxx5lUyXYN9SrehglVnU33Sjkwr4BVYMC0IFOc3q9OC53tY
dygCkHNtW8XndHhDM1KMJqHIqvcdcEVDL/zBwuHX2owOUiczzQJv/ZynWzRS4NlbPkqGWonD3gfL
lj65p1UA693kYnF9SsrCp2A4kuwhZLBfc60Oj3ZyIHAQ0HL4oWGNupte6ctL1/cZDht6Lfen5USJ
8Px7K3YiWQbhdyzY8yfGQXFvwrqMJMBhbtNMXh/zmBIKPnkmK9jvl/t7K4JsnIeCMIIkAoymIOcB
Uz/SDqdDhkdgI2I09SG8daisb7SjWYDxelaZZnFLKP0GAirg9upW7shxiUlIvr9zRDZNBa5txei+
2C5wpIk+G2RF9PRKphDDvjnjFSZsvBfkV7p12R9S59oIqGqfAogrCRJXjto5bHHf6N6V5jr2JhV3
ghPoYAr+QDvRBeQ2memIeclXL0cBy2n/9Yw1+OvGtrRveSxDUCUO7jA2hHBeFPwrTDweqfrd7OAP
Q2FhP2imc/VeWw3LOK0vyo4LN/Raj844cPRyxkSKf8aaCTxALAYLp7PCLf4YdEmbkVN6zgSEHC9j
4mvCe9DM+jE1/PrvXGhAHcjSlaftB9dY2fjLq0RjrLoqoJ0iFfsbJ5iI8jveaP21br+lv37Qgtbq
6AhlNWaCZtNnTDHra30wK4VmMWMWfFN/WlKEcCse9tMMXcm2x5vm4tk6ArNxBy8Dpam44nBn4xTX
IaVPIkMLiPErBZxsxrziBZsulJ+TdDneaDhHAbkWFUJ1GnpRWnhOXazL0ccHmedTWv5ORJkC7ZGd
D0q5BdKoWfMAovhz0Or1DfTLyLQOvrXoNlLjWCmqUQuPoimk9VzdBIHzUSc1dxvGSyyejYJkN3Mv
lbyWE7FnpSzDRdvAHf5JQZqapM5scgP926h1Q/o8KSMomo/Ya3sKYh4cfmCqwHbCpDoss2G1R3OM
wpRq4c0gG/LjG86BmTk1hsW3eZRazRBvEMdwA0V8FE5JRuUWEzDFnHbQk5774E8jqAzEmn/c0L6a
r2t5p4y+YWf+VWnEBBqsYYppftUkcMg9xh9etUdJOjbGck/XEx7HZnEzAJl4xqjxw166h9EirDa+
3JJstxA+IorT8ErCR4I0+jyWepqJmcRv5LhutLS5clZ2GVTgNPv4ZYizrmRAhVVinHtGG9RWSAh5
I51T8ftTwRc96WyS9LmSD1RNKt90n6/1y1ufIT2TKeMKUllFywshcyVgeVCxVF4yw4uklcuBhjAa
tcq5ZBOhUOUtyIBDoRdZ2TMfkWKYzxrqWnU3DoRoskVcR3YNOwZBb/HXCkuaRiCWpcFqNvAc65ZB
8j6RCrp40ra3d3GFj2DEW2ywYONd61+ZLP05QWixd6p7PeM80lQ2qoiXVw9f+UWuLkalnxT3qUsC
wDk/s2zKUT1JZJ2ylkTqZ9A4BGpOpYBTrECYvoDNRpsS19F8zNpuOIrc1k5qgySwLlilAb/jDjJC
lkv6qWGISHsIxgYOO1lN4yVDSNhRb7GRXUBLQj4902BaOvmtSfXBTpRqSoHX5dxFz7qwp6m9sHpU
Qww5IV7FeJlU6wcYA07NvyfILY7wjvqpCzbSijHPGU6UK+Fq8oLJtY+6jzb+enoSJCpFc+qA/2n+
/Jga0LBC5RM5hC+HYvR/LXL6fNTy738kjUH7nWlEFnFCC4kr3k4KNIvtPdrG5NE6NWx0L/tpaIZJ
taqJ5gymZENeQGTbg3i6jLnmVENguyMp7j5GvxxEoQfbL2w2XfR0kbqDyrHJYrWNVSucO1aekT8O
+eJTnR1VnBx0uLP9CyM6ZlhTXoTUl2zMFEg1UkHdVjQIVusngGdm8oVc+pgt2svjXvbbW6P0p/A6
1E4n/I+CdDCrmBD/6a9UP0mNyfWKPHC4c3vtiPU3v92DRLQHTkOPg0PwIGEh321VDGEnsL/sA/IS
yaqU8J7iBlTumJrEvNFrxvf1VtljJTQDMsyfMpB8Q7ZS/LsDTpuVzCCF9/8TpoLbiEK8vPk7MCVi
AGQOF9G7Z2Ynyg+ZVkSCDAubgei9LbcfFm8yWYbj+ml7q+T0R57K7AIRJ4lSnP2b0nzGEob4CTaM
nqoQH6dUSkbZeJysRn+Ndyt8TjXYwpCm828k1YzWawpZU3PFD+Nf51h2Ytvy+wYnfMba76UAijTo
2Dm1dE/Aq3m3QM5CEqZu+zhcymfv92u6DUJQtMjzpQManZAGrgU06iQV2MSf0xgsL7mZcZhdw6gF
+K9DyGxnoeFNSsvUKH0f161aa3Ve6Bx1IhuhUdU6bHH7PYuuhHpGRC3o3XNL5lXqwYotocnE5xpt
2p33Wwiq7IH6BGxW5lSwvfedptleN3h9rSGIj76HVAQOo/8fbr6BkycEiKh8xXGRpCmw8LptXnJy
+AxIxPNyISujpWuJr9A8HXk3aCJ2vNmjLaHM+F4YjlmLu6Ore7s2JzwuW8fRI5Y/bglsBupWnBQN
nWhzvqcRgzenoasAXBdIUn8fw35hT6O/l/c3jED2HoIBGV2f82kJwy2cF0kje8Lcx+32lXzZgBJp
pKEpwW5Lq4Q6eV9QkJy2PiFkPvV7kNX6y9ro7pfmLAgkNaA03DgLi064pV1hvZKn0B59MCWtvfUC
xEoSHrf8peyGcqbtE8b72plMv4vo5DBfYfGjBlgxdKFepHuBjdnyABZ5qcLgDq99+3aOSHtrs6wO
xZ54vwXYZoUba7CpqyMxC+iRn6DxoCV/tXdv+2AKsbQ3E1gxcpF2QFu+MqKPbQCbwyC7gLXfBzSZ
pia4MvTu4emajuRz7mXYa7yZMWJgYJ0DSYPSfCVhIEiWaoSNiBVddLmEtv/zojx3L8eE/LOBK8HV
kfGW9ElVhPasmRrmjNzvCb1SAjDo92/R2IjG+Klu/u/6WL4y2ZYaA4Zp/gZn9t8/zKZ3Ipb0QEYl
v0fdKps29p1aqJq0KRDx7O01XSKUSqD8rfaaM0zYa1TEhOhQztDcv4TiklRklj4OVPgnCW4PhFgZ
tyIzb1zkr4vpBLELrpopC88ve9sAl93eKu+pqnmoYJyH+i04FcfeVcNmwRA/kLixr9vdxMEng5Re
EQaY/IXL5B34c0DcASNHYe0kv2qsJ0lwkhszALsJ9XkfdIfgGl0voSzlF1AeuqkD0COB+g9IU5oL
aZl7MzOa05GOdvS1nU7e84i4vO6ArpJDoQ/9VcpXFTSTlw6/ASTpG0ocOrs1M+W33S9Hz5Xpldu8
h2QjJw3x0eBcESNPAkmE1LHbR9HnjgqB+tIWWG14+dJmDa2XFIbWr4n4i9Ze9nC5gsTrsoW7AaCp
ZWS/+iDSDSse0Jp8/TuE3sM+XvawZZQJkfYf2gMWw2piTvwR7ZYzu1eAclpAXyXOIhyKoygTPc2g
RVoUhnR4GsYppvDuQkLI50PRNTxeJDxf+58r/CfmG/2Xwei564yHNfuHxL1O/1rIF9zkt466V/6k
N7FrJ7Hae5zMObB7zLrG+Al6yJt0Dvh8/lr6U1CjHBk6atghqBwesGe7+3mk/oCYKufrs3pE/mah
VsPg1O/XJ/A9k8hr4E1V82vS1+dE3Sf6TJ9jf1IKQ5aePBpRzw2+YFpEHiQSUh4fp31FK8fSALkZ
k4Kk4BDoW9Duobywmai3dsJ6czLA6DdSK7aX7fcqJeFrO5Ul6hpL45UowuRTVkxbVoA+phE+Bbuq
gtu6QG8aBR1bYnQTcU0wZ+8jcVmzTI1WUMCc/OkolcPOise3kENk+pu7BqimqWwP2NkSFkyxhYn5
SwvSOUUeNWpodIFcfU0kzwlNrnwIr4sa28WK7ghdXpwV8prdgAtxFptDE7ueC8km3sTIeZ4lKgu0
uRR9p5h9wlnWOPZnvf9pqS0Mlcwz2tUm6+JLf5jQVUtwxGDR1OqQ2RzRD4efo/mQiGl3uyelV1TF
RBQTI4cqnUsBFAj7iugch9f9q735x3hQ/IWkji6w97mk/KvHlJlc2Wf84c0+cqDB7k3DQQQMRDlo
KksDLP2aPoaV5HTgVu+FUSDJLO7UcNMdUQagJRjb4kx0R1Dd1/bQso+vfwqj074yEG0u14m5rSsb
t0PdLRfr/rgE+eQ3twtNhARo74UFaNPigpJtYzSYJKkOwpkPf5PhBLlYoqh7Jen672AZ4memkkCe
QmGYTtIO/hqU09JsGvZVTWJUeGDI7SAH16vItkUfd+rgWYwkTLAgI74ZTZgiTjEeyldQggrWlWwR
R+8Q0Oxeb/tWryhdNQtV0blx+ICTMLZeKnKazu+fSLfZ9ckXIa+8DUyhJHGqf43GZ71TeNh7/VYR
4pVzfrGxxl9D/CQ2zZBUBethJiKMU8KNilf66LuoTvKks58VA4Q7H7SmKDJecCNOZ8kbGwxwDna/
ZsQ8LKMe2NKtBQtsLB4hile6kGKZwSviS82OWWmOID8UuNnb38F5Ls8m2cj/v9LIqAcu8DC3KXNg
/bmNmL66RTlN5OJcmp6NmufzwK0zkbkMyf5xahfjf+pMSFMiLW9X48ShCXeWAO4VZqL8v5slFUNN
TRud8vJIjRBH3QuPujFcalTP3Gp+wJOCB4w35GP423HC26wNQVq92D+dH5PH28Az4nmvb6glq/dY
okdRKSCSb4zNnuyTcE2j6W3+OiyDktHTcx1t+0SU2pxYcdbSBiKP9LwD2hatlEtkiZxo4D28AjCc
ax75BvwiXOQnF8Xynutr5OiL3N2jnjkICg/eTpEn/aMkWvnaAArsHKYWADdEdoJeTY/dXnWwp9Z5
kWDTROqUXefSOc1jgfdOTW7VFr2iPsl3gA1jf95Bbh3fU617sNkRzQXP9deHbua9O5nrKedyhX7y
OgyTFuOuJYMYEitzVUxAqthO6ubajR8zCUbVmSIvvJEOAqM3+nMVb7dtmkco3y0qAsSmUKBJF9Se
fVXC0kN86HGMy4MSJXp9kL0BF5jTiDQsgXAkLijUUxu+R1w34rU7i+DHYEa+u88w5PZLjEwwdMnf
+zcaeEmbVcEmMnSh7yS9oCO0HrgvQv9/dA+XQ0WWdBlc1hdJr6IMX4KrqYR2Btnq+nh9SYOZwP4C
r2PcheIoF6JoEX/yi+rMEz/YFVO0c1LzopO4cEPXeevxZEr3/YFHWjYlZi1fzDX4ZTpJtx6wem3u
emE0Sd4pjJPBXh0xOM3qxgN/X0PG3rmihK6898V8UbmFRl7Vt3AEwOudmSxt+Ix3Zn76weGApBpU
GVQ+UzlkcVUb7gOhSdvth1PpLL6l0WaX8xCks14s2tbSSkCDcXFjJvbwU9HFQlTklLpCb5zLT4f+
e6szgmb3/VqyTkZflkX//tTsBObhrPbfE6n6GTnc79cODhnjy35YS9Z9XG8yN2aM6B+uQwwVnjYZ
kDAE2QyC3f8/k5F03xKCC8EPdx+Zgt2HpANI0VlMngBdWGliYLn2B0DqW78Xr1FoF8xcFwTsMcjx
dzzRLoIF8BIDWgFbrekKjacJToW67PLstWjW49/5oC+tgXtLNc0V4cOkXnr13VJm1XS/dpQLNwb9
9ArdtLDigAzykcFTMsE45fF/r/4auZlS4U0jnpAffYNNFKJSwbWn5tuVfYMrBrN2cGY7P1YZtO8l
WeisAM+YuvJkp/w+YiU6uAt1X+h+hAh58caIyt4nhxJvuICA4d3dVxNP/2Ox1hhBM5OjHMs3wsHE
0frARQ9R0xRKxbTPoxIGA/Xjj6mFHBbPd8nv0t3e9pJAqUcg9gxAqtaUqNRXeBNd48z62BEr+aNL
GsD41m+GjjqDD0+kw6SFURYTasV3kMwU8Tp9VEetzmyfLOHCyZ8cRIh6QXzaeQuBbQGZNHLbx0tU
sOavg1Ois+9S59Y6plUmD1z65bi0La0FwdBLi3Lh0P9eY+aqKKksAUFGjdusjgR/gsKSuAGouj6C
+SDkMTblsgSyW3kQXX54xfTwtJ9V8swMKlgriHv1sFaetrzd6iH8sQ61fDtS0yB80SzRxbi2p7xf
HUwYHJanLowa17AfSmZdR8No0JZQ6wJSy+u/DfhTiKSnTw23YEX2PfjLK0uaErtbrDbnoxgzwPVd
HpXQADaw8oLFOHt4ir4XH6HG0HyTUZZ4BLtf9KeCSmeahtQYndQdemaBXtHvjbcwgHIAmrrN08Lf
XD4G+OQ0kSFiOu02cKNGZR86CPANTv69JiHUiAXhik8RDmo1atop8vLoviuWtE8j9AiwYGhJ7wi1
uSNR5IQVqb41q+BLe0AEEtZstDYy1f8FZO89VAnqafmKL+bU6djYEbOhkLJvb1BoMqQrQxa0ycUc
IxutWKn2Es+1ZzuxtiE5TbbWvtT/xUAlpW2LO1e1BbmaEcykHCRFT3sElEuuwXJmijmRfk4fj04B
zPDYQ/YwITgrfgRUTkQkLr4q3Q6E7kHsHbhZfG6cK+B+wmBiAovhSYQA4VS40U4cDV2CBk6cykbD
PbgVBYlJCy0LPoJ6eVRXWzE+gPALEqAnd85ORKj1zHZOWVfxJI7Pjw74bptzPSlPAnbZ4oZqZ8Kc
EeVrWquCAcFPqlQIbPXpq5/vBSosQHI1V4IfKWjMAA9vVPcsebnMy1EPWT3aw6tfgKxo5NW6oeoh
BAj3GiPTS0eTNE7h+WrvuH0vG+4vZU/x+8B/3PWiVW/q528wweQ1CNwAI1AcBTxD2CyX89t5SwM7
VLYPGlKqhO76OfZA/G746M2i0VzvHp+euQqjMg2N59DBpqgMbOK7Rt2rqvPjyQmWsbrvUoyROzAR
BeOOCiJesie+LCo0ezp7tCx1R8QLt89Gwmu7lUD3D+ZIeoXrriQcfWhWodfu4euw+tLfC4Yvfl2V
VT9fATfTTAYwXwoHCkgx/SHt9nrJJcwHdyYqhzcJY0oxfLxNzWqNaD2hv2AmgXrXGBZ8rRYkqM2f
P8TIU822s/z80oH5V26YyggE1vsEEJzPhK+v7gmNvERl6WqWhd+f8qybBeY+XY+aXHYacjR3zkkq
wojG37cr37G/upmFvUzG76zVvKD800PueQP2so4goWIwGjx9IBZkWX41ywM2L919PwY2aDVF8ACn
Kdnql8VOlH3CQ4V/aZiZ7xehdb/6nJI10kDB4JJgHR+WS4ctTqTQfnygmTGG0CSN5xQDBGFfMfLw
xZdSJBR/DbxV62H1P3uTWpy0DHcXazkvVxhuFcT4FSzPPsrcx8RDqCJ37H94XRta34KCkLGjF3T1
/7l3FnELoBLPiL9H0X3s55m/BlhEbFWVlHqbYA/jZW+64/HeKvqwiZB8ngEsz3Xy1PSYPnnvwScO
qJ9uNeOeEBfkkXPOJamKNuaOgh8W1f2oHhQvHoaGafIPW4uJLZerUJP2Y4kK7TQK6TekcGbSWM+e
r4Y1ScKN0Dz8m2ga+pB70YI0/QaTTzqyyWNni+B1J+scQb3QNL5INHhRsXSHBnN5v8k+m+MWAs4Q
8ItutEZjcuFLL3HkYUFTIFQ2nVhJKhUmhTWrvuJWOHB1UVcDg93zd2HuG76O0YJo8BhIexA09THH
BbhwlMYJ8V8Q0DB4aFDs7Hf0ACmcjkEWOa19EDVF75ElpEPEby68WzKYWGH3IlO9/tmdjsYyWR2z
5T2WEsNz7reYYVRJqneo2vziMJJnUmuI+UNQ6aBz6xU572WCNAnTYG0nMzCEDPR/4noV9OhH9GAi
+CTxYVlNJ6Mj5T17+C8ono3sczHpxLLVWXRxTJo0yet+jpcbtChkBhdAdeTc14O9Un54ETWA9zj5
++kz+fqmVr5OAtiDw9bVwR24lfCUn9Uqmf7ZwdZPXCJXo04UpmKfVdz8aI/PApfpDQTvrYv5rOg3
N+ySdeK8zzvTZWKEju8jvpUL6es7NPdPjyhAM4rJD0xydfVAiC8QCYBhUq2JSZCvj+A8ZWRTFG6y
hdZJbMKaY9cPvaNljrjv9bMvJYBCjJKkw1T933cm40GQhbawm+iJrHMVbctFKf+5WyYokcYzElWQ
nRbrlGuvZ4zvlb8M06IWdioDmBTvfDRQAWe186Kb0yh8bbf5AFe2W6azOU0KSM2oU+1gSYmSvX3U
fLPerPCdMWOOqupiUyLO2ohcA9x+CB0pp+JyCHUjO6g4nZ4hipfBB8w9mPIzP5WLD8rosMKYUcwb
hh3DhPeWCt4YK/OVPFp0ZSDmcnnTthjXOgD0fV/IndpxVkxvUrrG9TNbWXksB048de9/ZUeOZKaL
DBegDk8gY20reHgzwgrOLOpjc11l8HO4hxESXAGgNe5d5T30jXEZNiJ/WXRxoz3W7wBDOG7vIXCs
uXV9lsiKlYU0ctubRQJoQFAyf3+OFAppq4Nr4Fvc8/BjBu2HvyimxDASlYsJtU6zTFfkOLKQmClE
kxu6q9gcpUMQYvUcov0Fjye98YL9dXoZnV9BvBt46nZ2jQQTah+YrlAKgJ5gGKHqZPbWcKC7phHq
7EvnO03z62oujYk0fbqh5dEfUembr2diR13qjCgVE7c+38CKvUw3RBHtYCAd+51D0B/MXIivSX40
o60s+Q4vcAipcrvpWhcIWfGI4PLjmrYNgDxqSOKKF+5jpScub8njlJ8tEiLsppFMGeKhkhhzzGqc
nXiTRb6evoPIoK/C5dNV5pP5t49EXRqtw6B7fRRcnOm6GMIhK2u9dSOioA/0nBBLMntz6XYMh3nr
ZRQmoUXnx3w0yNKlOKiGUpcls0RUj1mODoZY5m2+BCcR/EuO7kQED5mCNJ5kJPyvlv1YxNvZVIdk
pk93Ovz4Pu1xPmXcvNdq+15ttCfxZmke4Amibzpe95sEIWfhGvhYRyj111SusUFt3ivqf/tMzdRM
5JrdKLlE8SadRbfURa3jWVrUCnaM5WoTYVm8tfQJQPrv0+OfBkqZSTd/7YvAj3/QrqyCfsb6sp0Q
5NN0McI71IBUxB+qkuvZTcSNzZfYqTiHsYEcVUoXiVvqOpImisNyL4whhrIfdzpFQ9/HrAuDrJgW
CjTSxADt0lFgS2vLKU/Ekjv5AuQC8T3I62tEH2JQI24DUzut5mSxvvQuAM3my2yIEr9yn1olMgx5
2e5jtMcMgUTZSlgLy9HyRcarZYQF794Ju/z5ALtFSqdX1iVaI9xTDOsm9DDfRrJ2LnpVOZuDkpeF
u42qmzJclkTQ8b1aL32RGw4JSGlfHR/7Zcz2OsW4OL8MU/QtkqpMjCylTLZodZ7t732O7Aqc7vYI
e42g2t7gFrMjs6UfdJ93NBNqyiBhVdStbi1FwtmOA1VdG05gNqWgZrMVbzRxP5cTbYmzfADKe13g
KZIM8JOom/OvUeGS2MsP23zxTWFDK8nUMa9CT7nzAnyyyV2BZur4s8m2r3doTVY4WDzS6bJqoM6S
BQPOIKDR2xdMBNCDOM6L498FHOiNM6KqOuDnMUXqIp/TPpv0GmvTuNVWPIKaz7pgAMTMASWsoIZO
BqvTAbd+tptSZMXj9nHC3BYNjuwvcq2zj3Od4pgNo14L6MdKyCTgq0q6+Nk8RDUHFCI7kc8oQhYY
8h7yP7YvVRlyty9PY3UeOOqu6bGRno8hSikU/9722AGdQ3zEa8HB6PJtV3p+gvGAdsfP3sBmV7It
lBijnyZPVo1eH/gQytewdSzo7nwbUcww+6m9rkaIwsbC7CLNtyYeHCpdsSK0w0YRh1sOODEyMFn9
EHby7CYU3z+WhB1JBdYEr4oLMI52/LJdIb1Ep9Yc8RcaaSD4xc+s7ljFfcYRE5mv/RMPkV+VR8Be
oCLIMZBWzPxBed15JkHc6SxTxNKkgMYlrDlyoYkyBVHcX33wALoQJxCTV5sLPbZKRPQcykWQZ9Q9
5lTwzK/rHRVvI/5FgwMZXt4AGhYSLrh+BMnJp1AuK3LRJJc1tz6LxeCMHmuxG4aa5Nr7IBudxZMi
c9kjGCXcMjIV58OKayZpk1t/QcqueyHlvxyDs+VSQPaVA7yzKWVoVOWY5+ShwaTH6t7ufLpKd66e
MEY3dHn7uf3wivmVDalmiEMX8OhFKJ9LK0mTw5CtUTlN3UibrJnc+TNGvOmv5XWbM8RUZGhI5TZd
2Chzr0GwwO5yfzI6dtBeKoCNr34SIndrdgfclyBvB5X3VEpShXn+mWozx4OKKVuQtinJ1foy2Tic
8Ym84sepdWoQ1vLcow8NyXqfCHVZOX2CFcEfvovgybi1tbrn0x9FcRM9lSys7QMntC0GBm08idjB
1zJAFjhgbQ52UfCq3NebZiiwtnKgA5ODl75MSIGxjp6LKPzJLBwf69jDF2f6Iken4iSIv2zPY6wf
wQBXKsJmz0WBqDPtjKc4ZQsRlR/QUVFQ+4xgHV5pLhpf5BqQBUiEzbW0bJQUgJtQJn1yoGbjYkOD
te8DMfXA/Q5fE/v97Y2zVVPArwnrl94amDVxihtf5kv6bgSLWwu9IpnSN45fJ87mUoqSQo3qAJD3
qod/1rRvvxTSWBrZuir/qKHkyp1ho9ALpfqTAiG/2jgeYdzNARaq6LWSQOfaIaw8ziG/r9JWIBXa
ovqHODH/SXq9XeOk52/4CogGkAQYz7AtWlMN9nNvkHwUjzBi6DoALRrFnPHTB2yY3Mxx5quNnptm
0xhWGYAutCDZjI5pn5c5qa8RKxttYKzHwU/btsjKaTvV/EVcbKplwOZ3IT4IpnZM3rFQZ/FrJsqp
GS8XjobrGLCRCR2NFVKuKbeCNhkt1WyXPJIuLSqMLikICC2Ql2we+8hAX9leQVWSeOSMYDiyZHBx
0XkswuJgTNx/gvEcZyzJDU+uOmvg5BRVvBeuT455Suof0b+K5mcyEnwnhs9sMfyuBsTmZCanOnJE
juk3zXk1HWwucf062u6Z61zih4pYcBnre5FP+7/5S+teRCVq/8ekjSwIbgaQhOrFq11NRkUntEtW
iQytFLdgWHGyUSjQYBdyRDUlUVwxkIV2564O3E8Sbxf7NQuesc+7XmPkjjxFdzJ8cnuPo9MmGSYe
qdNlXJoa1tT0+cTpIWO30KvBHVsCgArtfbdKDzMAWyqi0rf9VZsWM0j4LTKcKSwWlLkwBiEYQPlt
hk4hoU7KhGBKFOoer8TOvp8T+omljNhLafLBt+uyT0SLIaeljzSI3VUUmYSvp2taD4gV+J+W9+cT
aTMMhOD3eMFZH1Rg1VWH9pMCOfmsgtVLU3tWCe+VTyHv4tXXyppd/ecyxSIssGNmMehEEcAyADa/
OA+lz/NW+yFlidvanJEZrnjo3729TWQjb7xIA0Pl6L7gVk363ldnIh4gfTk45/PWeMa4K11ZOI/j
hEd7lbsC62ON3J8oQNyQJrFGUDdfEfS3ig6sqs4v+QGJBJkZqgU8Htuo/VErAV45Hm2xTy33bVya
taTp29yEEVmd0mTXSpS4eTR5yFZedUTuLFmy0BN9GNNJkV41SQA0JjJLRQUNQWkRfxHlKxVMm3jX
FWicUyc0AmLNUIcBNH1SgTRYvxiCkYfKiv9pld0+xvtvnqOTPtlW9u1VXI8/yo46204EcG+b8gMc
tsKGHPddI1S6q2stgmqMLDF4NaJfptOcX1tVMia5KkcKKmK1FEETN1rA7Ee5MGAECHqxW9EhpMK1
G2oMnli8X4RjUDpI+9vX+d2ShqD1v8Zt9XLKT2fBUFz2Q4dleH+6jgWyjm0E1dcTjrRmJI8asanG
enM+BsTjikPB5IOL/Pf/f2VCbC3l/PY3wN1oZyDArbdlTPI1bdexvfNqE2AqjVTe4UoBZHosjjDx
jxw0dnfLHLOEQLGbpaaAE2ovIuhmaBqGntf/yOXGEW0vUp7/tuYMO0cTD+K52oxxpOkDAJyFg/hm
omYSyIMgfd9hMPYMR3B4G2EoU7ASbBbFmUB/Qb3dPJKQJ0Y+Pp0QY5AZLD4VsvgtxRucX6hoqQZt
T4scEmorIGKjx5feo0OkBeBhLd7HCVnlGdrYteb1xY/aK0uo2PNmX7A1fKX+7A/N+Y3f/MSQyYdE
P09aGZ1VeUMvzeGjD2XcnenZGMeWDj1SZ0lu0piD3Fu4LE4qqUu+Z+7Lnk2pUlAzvsZG1xs5ys2y
5f4rhKIP87WC6h02HU2KiHpxpljpoueKIitPnzYqxByCi5Qf5kp9l8TLr0+2+ojEhKMsqJNIDo/S
i16/6foJNGNP49TSvqjxWQAM/3El8S5p/oKOQWAFK0wBfncuILtRDOTNNBeZEdjagrNLgCVjKvV2
zfIA5byZu50RixHX0jZ+Qgy4Nw96WBdX2/e1tNWnkia00BHpZdl5AfLWt9rJK4UGaMhlZS2uT4HL
RTEZ6FHQGLxVlOrUdbadoikQSbtaHufToMXkCAc42cVE83AItBgztwd75e2As82KiwgIl9h3iuEC
/rK+L1lJ2s1jEOVFhpeprcfnTXRGN+Z31vN5hg+GH9ndibR8FASqWXxtleIFeDCdysnpKv0wsJ1W
Qt2n0lmXB9dEMFK3bI9JlLYHROWPEUI6UNWe0fyOK4vbJgeyv+yi8fAMdKVj9q7ZhTHxURLOWqqx
xXB7VPrjwIZvNWfCfgebukVB3WS2CbFpmBp1L8Pp3CORqG5cVruTxPBKf///VpGW6xKHrG+fyhiZ
N2XqK2vD6cr5jYTX6Qitpvu43ivBwfOIFLPkX3j6CUY2CG0MmC2v2CT2LgBsB4GnLHYr3J2JhW5Q
VsaHRxBLJzgg6dg0B5fArMhng3ylzcpCCZdfUkMroQNBb9zdwPdwR6ukfl92T7AeRLknGnSOp8iY
0aIx5NYgV1B8zo+aEwbL1cedcF8hCp6zvVH2jcUDt2fynJ+EFdHYk4CYKaLFghr4XAvoV8dFheLU
m8Nr7i1SAadQiD7HR0M66T7IhwRCfTCnQlt3jKKred8wpFE2+6NV8DzWEqeI31BD8jBjqcb2xJcr
WS9x8/LHA/c7CaGBjt+BzIJZc8aOZ3j3QLiqCa/Agz3mVIUn281K9I5GXIHrJKj1+W64ee8VvF+L
rN/zcUC64emcXcsGVFHyyegIRo/QcwUwR6OduOsnkSsSnXw7oYFQbRcn5e6H3g35O36MlnS6s5wl
nTfu0EaNvthzlR5xYu+tNnvbt/yzP5HBXe2U+0oQ2+DNGGPa5sNEng/WYowa4GWMuoSZR5dXTP4l
qKDTRAt0dd65g17miA+u+sKEAftalzioUGT5QqeaqhUcy0a4vX5iMCX6xJifEeTSnf7OIiFCR4gd
I4ATEnM9HX6Djd8KTx5dAlWUg2rT/E9Xu5ffbdVIhIVmpedYBsrANV3qKtmv08VRfQgilmcGGsvj
OE9kovj7p06PLGbqH2tu5AC28YeP/uqZi0pqSExATgJcpSVbsNhQhn2C7X5bNDGWHWF32BQbsoks
bqd7eaaIDC4epB6xybup3ZTDrPp7Qg3Gd611hC/7sa4k/wMhTtRaNLfakrARwLeSjb9uPq6fYI0r
F0EFNtiBpqJ5LaQeeDtAlD2mQM+nbI9/8wcLe2Z+L6zskFZ330YOBxR40rJ2tT2nL+AZheBefLHU
woeGrZq6shGc6sxQNU1lzf9k0Rkp+XmljKM3Bf0ZxoRobkDw0PVYXwOstIy2scwyi12voYXLrQi1
YTeQnZwOF7XxC3Jrnbv6CEv+iQgUmNEVrDmP8SmoHxP/BSd3P6EWlyliQD/I2aLBc2tFGSgz8gQU
Iir06ZAevq3ySbmjYxCGzewB+3nmznWfv6nB1aWzYCz644ZxiUJ6/0yR+RuExtBkmorMYBioNDIP
4rD2Se2OkZ3EZ8wR7Jyri0u7ZgtsVl1HiDmSqduzNt20PrxDFZ1KEUMx7qm1MyI0cux8UeUBVAwD
4RIdOudM139xo4VmLEHQ04YsglSAZdhHOEak3ukukpbiiXdYJ1iuQVounWWVJaaWcj6Xnntpqiqn
F62bbKuX8puu8VqvRJKr8KST7bN/CjNEx18odoSd/yiA0jtHXIfB1EdAJoBz/QbH5RvYhgzCsNf/
S18FfDiAeRWUnH8rpg1uQeTwOstMKyf/kBq0fnIpAbS5st5ZwyF2b4OH2wO/Xb4o46RsDCHbLO8u
mUhU/XO4smaYTndZa4iZ11PIFHMM4lTyHrcX4Sl1dFwJUYCJfcpAAxMUfWwuoN4G6Y5FHHoeuQOF
qSanWd3zEwN1a+pGWHnnjWIt+rJgUCqEwtPcXeglEoZSZPIWw8Zsov+XWzcHtEChorW2hJeIVS2f
RDceH4/HE1Lz4ezTxgNRI/7B+5aq0yLYP81c/q1amMvThC+axrttRzzEHsgkiEIzJbyS28Eav7iU
V/AxugUPgnEYmLAvr2uJ1UfYJA1y7Nz8iZl4JnS2CEmqaeebTja0rQul585dvy4JYMgAs0L230Tx
QwWSNcy2AIcMUkINDu8OgR1hTcfXAlVpT5XbPoGW76UyjqlKeUpCEojzXOeS5P0rd++YmGgFxc5l
P6uJ2Ax2zAHWzn8INGvKo2M92Y5cXK2TezrTAv+6QbQTJliQ8vQmkk4fhZw64Izxx+F7mR9BX95h
8wYvcLguZwX/eLPyzZjBNLPuWdMdzeAY+yLsNXNBvLggoRHVl5AK2cqb16Hu4p0ZwqLllkS55gCG
+e9aYqO0buUeBSQI2vSs00mAliqTBDyOhHWQMDNsXakeX8b5b021YFXdWz48ZTsSnkRjomljcOHK
9FFSnD/znWCCtcRg/K1x0Bb+PS5NmXYoL1gk8Be21Ct+bB/elNorPwD5Lab/4Mp3nLb+8NQ33SNL
46DuQtUsq5usalmTrKSErNZZXEB8KOEJLccB+LUCXltG8YInhXLjSy4BPe6M7SqMBh3LV84MIAsV
vVyyCJ29ABqKST8PXfp4S3O/2FvFW+RLa8TB3BfvLa2c+GjMJL4AHbRiBGbEGsVaZVo90O/CbI0s
Om2uW4C4glnD0m5Uj72pR6qkHDxE4H8kAdRPlEC7vo5yAnYtGPMVoYgwbXo5s96SR3squdWP4/m7
fNdvZ4hn1ipiZtyteiYhS4Lf15YEjP4saUW2YKQYwDvsfb6GBIq4B9DxnwE3EMhlTYu47BSZ0jIm
WQiuvFO2SHVICUbdIOtK+9Z42wwnmb39lVZDnGRSU1xWXYQFJ2iNWauCUUYdWlmoZZFd9RSiIjn2
J0yxVDau9+a0KmJDjEE/UOvJ6DfjcpbmGLWL1HxRUptwq6Rio/GMqJU1ruIvSQQ+MHHqlylj4dRw
6bWvNOVW7Jg/bW7iOb3Ev9fRxdQ/RmgBXbWY4v14/yIo/jyMDJ7wEDb7uLos5YKIHrOoLmYw1QqD
BF4H2qN0Fm9pvHDY0ZCoGQ8KxvVM7o8agfgPYuk++1bmh/KEc6CH2Dn+/dOo29pRSl1G9AFtPw8T
G1aox0gDAl2FV/SYu/f9LhyW28Gr1nUmvvrJCYPc9hBBVxck6IxLXm0+vk/M+herjTb7NibBZe7c
pqLasgoJ3oSsgCNsMQK3JxLCjui6oTzDqTP3Lw2jfc110vilzrq8vJz+uGCoqLcdQO/qIi2t/I1f
Qnz7mq8a1ulSHPqyONqet8+cHkTbTsHpdDqJzP1Pl9cvpOPKgy96jWm73s3OvvvJr8/cyTk2sHS5
eN9G1Zz99Dm5hzZ0OZBuHpDNHDuvIwFS+ekOu7hibw9jp8c6PQDcdnekZVrPrgpryhkBOLpoeW5n
wCo0wawbcQNBWb+scbidKfewzQFls6c/VmzU1poyRb2HtNhNOM5sv1c5QdePuEiz+alcQkD2L0+D
KIZjSrNszJP883kikRzZhh365LzoaLdnS286kpTWULi8T8z0lmaxSLdqZfY/JW0cpmRLEassc+35
3qyhqCu5pGRlPTF3zO8KZIODgnq4B5U0y5EAelPib1Axoh72Aol0cmq+enSdnw90E5XTJvfMB7xf
RjKJIbyZmvfZSNQSflE7VOYqLwtaYIvan1poNO8mHH8Um0plc9Wt6TGYkJpLqdHJiNwgl3iW3sGC
qoxwHITMx4xNvw4hE1r0QMNuZcbcBpAcpnvegQjjnhitSlQd8pjXSVWpg26nW4vdSvDVTw2nL9GR
RTqT8aVKmPRP0+EN1roTEcFaww41uyaqBxaRsK76GctBPNUIoOVFTI7SLzYrrcpu6nQnkEgaA8Ap
Sb/3qbTRgPHV51uwunpb+CUdeh6iMwc7Lmq1tN/Ig3rdf1WQ15U6tRS2zYNlyK+j6SG7w3eJQsPI
Ctl6bQOwVMXiP54Cb6hjtFqr2xQ4X66tcEgxc7I3sA8Xlg7f67HZrdOGeJ/xnVSM9fmQk8yjm6eE
ibHHG+yn4qyhbn2nsjx87UHCssbqbqFdtTiB809BYITHvpWKQgJbor2dkQeauGhROnJkCo0l4d0U
meYJpSTIVbRw+3q6PznK1f9FKuKL22zTQGE7bPVjLMljxfR/SEGIXAv8c6DMwW3pLJaPtZnm2OtJ
6KvxIJqyPXyuyh9yQNrPL10pCcsxfxT9LcTvRb+x03ubhrs70oD+FrPCBYKzGnSw6WoxHx1uQZ+0
gPWmv6HFzvnftdFee19GJzUzDdC8qMfriJ0OITDGdarNTtDEkUzkkRhgePBoEn+pnQ3mwFTlNfOS
Pkhm7Yq22gD2V3Kq/D9LMsBC46WI1blc5ELierSMJEMYkQDhodCvL36WdP1fhQsttt25SOurO1j3
p7PVhXqAOsrrhr1wc7EymNglpGcRrDvJD/CGrzbtPF/HsRq2fJP6NeR8lAf/Z4O1byj8cgD4oXI2
SKeqY2glg3Ib9bmTiZaVsjCRRLrabhdEUiFSCCIX1266plZlATE90yuO/nAlzQ+DjNvavBSkMu7R
8nhA0w7EI4JEGKPhJH7qNJ5N1CaVxmbxz69sWHHQ6ItBvoT03Pxxj/R92af1QOtdmm/vFpX7Xi0j
NvU+PgLUzYLOu6Fk2z+og7Wm//1I6fnCwKKstan8nLYv9MgEjyu93+ZtNDLlqDzp+XktiFnDEVaJ
Qm0kzbnbosFnyaqJ1iOLymF1oijD+3KixEToLgflPpMDm+krWa+QlQ0R+Wy8XoclswEWq/Gtg/75
XTVsuDZMLg8PWvo9PpIDEfukidbK3dzSXYh7rm3gs53VpO8AA6y5ZzMFGitTY3tk/Mn3FbBtLLFy
X2cgiidWoOVZZCWH7EajIpEGipchz7TxXB1/gk1oqmTC3OnNXxiC1M9szYAKOBN6wNmUHqiyM4o/
TEZviqt8Jv7e6zYK3+rKeqUMdzquGM3IDA542EjHEmN3f5E1mYAiTS+lrRRkL+dd5KS25W7MPA7t
GDmMOIcu81/aBENvNGu1cHQCSYlYxLL18cbLLfskYx0mB1x5BGf3+divoBjyyAqDRTE9eQ5f5o7R
6fSfeqPzMhJzUB5/pWrytlB4LMxB7cTRixhnFQBOK0nxA9AWUVjlpHJsvniwCwJuFMwtQd8TZ+qF
U4YiI6m7o1jT3C7Rx/LvmvqymOgg2yV1FuqRn1V5kp/vlzwFDsIj+oNfDPmGdNn+j+SyvDfg8YA/
bM24j4E8ydWNDT0HAAfRC5TnfBysIPuIXpb1VPtmKcPcSIaWchkJiVrjSxHhlZtsfa+R8FyGF3LA
dDEkTIwKA/LGZKvf+sbTeZ03jOcmJ+gnIWsDOCODxUMcmTd/dNQtyr3zKg7PIY9TAeOKSeFBkCJg
Ya7D60Jd1njSRrzUu//NVvZQITp6PTH9cF5I6xpS94qwvp0Ed1/BJs3HidFAjxcSEBQ0emmmtFGI
oEyIGrC3x+mQieBAsynJ9vtyUCu2nOYm8SQ1tsOdWO8sjwqkycE8g3NP3+zXdzsvy+tdzOAXkCox
sL/kuKn1oDcPn6+QEH1uswQr/VyXlr/3bAFjyDnpsijltlMeioGilTPMQpsz62dhVxOzkpLnC6jy
HGS4e00jB2oVYO1wjk3neUNzUXmSxcYkfW137Y+kxvgEWevc5kA8/1SnU2AU/bnydFY8WZjKNe5v
AjbfEdYq6pHR/nc1ysbPZAhgC3bK0CQvbdrkAKzt/uD5CkqjsGDhkkjX82hLY58LKxt6MVzTU3Fo
q0CbuhwokoRVDmhZm7ahLZdB3KSSOzDmOx1UJWV5srv8c9pAsg4bJKGY6g/K0Ne8jQQ+pit7BdVg
qnn1/8gNteRKPGfYXfiV1wL+1fz5tFXYUdMLkJrrw2rmVU/7KzjUhWsJSs7Usg3C/gd1TcFldkhG
zn3OFYaNYgqttl8CxxhppQEmbfbpjJhOg/hhWnOAWyTdknCvy58qhgyivZ0QOg/3l9GbyOwbjnGb
VE48ya2uXBgqSU754g4706XTbeQVukqKr2hmVu52lEdm3/g+grHdVfBC6meyuSbF5zqMZcU6mkCX
39FWWplYk4IY4Av4Ww6KHv5fBrLo5N1mvuxnasnRFqALB2CiQf2x8UkDWl5fdbR/4AaKQXI43OtA
z2N5YXz3J99UY316jsZo2Fh/b7gSu46uWpogDrik8G4r2LGCge1iYT7qmMSSs8a9hiEF7Bq35yrR
CoGHtXuWw7L+DsxqPObzcUCvz1Ev+AOZmdE390krIq1TrNNjpwVeXvoQ+1hx5iIkGYJ4gM0kVIGt
yg+8UfrZ+t7A9WJ5gkl4/spCrYG2Dbe2Ylmb5jQGjQGJQAAV6CvP3XumPrL7DBKP03QC3DnKhnG2
sYvHSryZJzy6DBCWOegvpAzMzQed2tJmfL+Ly8vIs0BtZFusPrPaU3R+0ekvvuvJvGX5dvx0Tn2R
p8LPplQU+IE9d/xC2mX4J1ciNtoq/vsGucQdeZz65cPPT03TJ8ue1l9BCgryymZGiuEoksK0SrhL
iecdSGZmz2oPO5PrBBlO0OLV5r9+O6MNoc4Glge+q3kZN0A5Xljmh2M8KOBT5KoMEuaUHBYcebup
a06fP+LKl+y9wi8aNg24iTvVln4VIc/RFhspGAGDL8NiD0OLto2fIvq5tsUzY2wEs9DfyoTHfv56
fiY925TfR/u68FGxeO0MUg7ZQz4FMcQujesGBDZw6mzwaGFjSEPVh8tQ15PLzS1RgfqY1a7YEsDA
XKrCnVCscMVhAnSB1/LrzlmCrRUtHyMb3YUk43L3MalMSmgaXzvNgvcKUO8hUxhBhDdKoea1jRg9
nFjsg/lNP4C0YTriWKxRSFBuG/pIN+ZvBaAKZ8k3ppWUD9KbVvfXLgxZz2z0SVlUQRBzVVhviStx
Ug5oZvWRU2S/grfC83bgWsSwXLWdpvxp3lFOmu/cNkTfJuwVOki9Hallq2eG+WQs1KgRLJIQpkBa
gJwxDZfefkVb8olR2KN/ueXe8v6B1WyF8IBRVJkkeMyZJfGfQ5VjmGnOG6oPDvf2nC7R6nUct6n9
x0JbC0wK1bghcfXFcBGz89EKvTTpqfS8lqfWSx4RnTZ8uWysDfY+h+aZhKaj+XLLmXCq8ba6TwWy
cLwOo2uD4n6oWi6pVO58qMHXvxvbdbVdMD1UiPSKOkc1lCekRdEJTRmQ6gn9/N0FY0VT74Opz8XJ
/jq4v7fwCPVzsmTC+Wb/JfLL8aNnn9UK49ShTkIMbeqc3hw7ji2Q3YWa8N2mWphFK2CTF0VP/Mw8
x+1sVh5XmI9UNo2FNlmOzWZBeCOAQHGI2g+y18Y0s9jxiLvsxIvfm4ferJ8OtGSKFxo+Muf0f4TA
3Oy1uyiOiGbvTSEFlTVp2OHFNI1KmJlml76FiJ4C27gnli+xCMSncnQEb91gEc0Snvtl0KZpB4cv
r/i0JK9wjE2him1LbdFqZjY+xcGDF/++r/kDZtfExJ8hsAeBnwoaIZrIYPWjOYP3NUFxDqJtGqfF
mgGCGzw1A9ZW3ph3fVJ8VmAsbaeGWHqMKOBR6VqXRQESpZQxAO0Y4t/k9zCCLmqXedntaa3YTpYF
6STZRc/7/QM4+EJo7ycgQuhV6+iDCdZ5zZm1N8qdn9srtcVwsugHvnLDsROL+oRmaD8Kaa4YLg0d
uexBq26bJCxA78Ger4hCT94XNdctNQ2OQJHCVqhSQqLTXbSi/lPNeWWYEnpy163lw3q1YY9S4xlZ
5dpcff6uKzgjH+7ledDKURPArCn+1AW/q9lnrh2+g/4AeoVCLkCmIIr6FCKDzxmQPIlpWIeHqKVv
XSbp6X4rg5nI1BE26ZlvU6MZG0kptjoGxA2AW/X7/p50BMTRbxnytw5QVHAzX1KrnUkONwZr4BPp
d6KJ/ELHD4eQNleI+XuN8hoCjpgbjb6TcnTq/LBp5cX6z4y6vwrUSFOg6V7wMNZMJcdoqFxCttf2
D4i2gVvmMcG7Wp7M4Dtp5NtBXmkNvKh+gHxZBx4x530NLhPTnLKnIUhDZdpxWHY2+91JHc+v4csP
RcrCGEqVrJScFXWyygPWYuH1gBuUDOmjDI6qFsmz8xrrGdvdc2HKd5R1xUUEQ+i3MdDoUiH1hQuv
mQbuOf9aT0pvvg1HwwHHNYavQJvmgYyDYS1W59fwffAmeh0LmNlvUbMFGCrLYboHxQ67LtUvhEBT
qW61afPX5hA2ZnyhKCS/6qHMJ12YLc5YtI2t8AGCFYNN/onXJuAh0klAHzlzN4Z9bwBrOCgs+ple
6zO+AU5WG+nXgsEH4G9zPZKQBdKAr3lPfgmokSXlVjPMaetMLYW+Yq0y5iLU7QoH6H9RXduEfG6h
bCthEibbGuvXoPbUI+omvE0WEMMvMS3jR0kwM4ZhRf7CU0ZR7nhKbTwtFMbHhptMga8TqimoSip+
EoQq64HmPzF92WB5gn9UL0mT9aGe51+vGgaMkOywbzGTbdtCHK8WJ35mXn07qEGyPQ9gsjiZ1UhN
bJG7554WWAMDEtqdY5nlVKKrmMzOYfOM4dpnIy0dA6HLcvb26KexOy9DtIzv3gumTQ4Vqtrqj+6K
TSOYWHAGyNjhNyrYxQUMSFXRJ/ovlWjKgo4yikYZtfehHQvCC9j7dRzkNPxlJJellhbv26tS7Y2x
ti9aLy0wuzJu00jdYdTQrbwi25cDDmBfchvBrwb2tf3Sp6KpgcS6+Eb62f9yJUX/0NhuyswyMMbn
R4o4ZB/kAdNEHprHND99JDIu0+nkNLo/tW/rJWSC8QdXZFexDBj4nOW7lju3tcAJvRNGGBou4CrZ
HXmXDGql7XLJDKMme5KVcBolyti6s36i8agNBh/enqrF6rLODioH9717haVroMCdKk/LaiqEfvbq
n5kOU0IUxbfLGA/YrSvxmn49uRiOHYEZSdJr+eLkQjval5IosC5eNQs0zmOIulRhgv8Q2rhKz3GE
K089Bl+qxzi62iSX6SJY6lrV8YC4XTUHeG+vEaBYYuAmF6xf6AZfzlLZUuWommO5T4YskHSVK5Pj
qERWXLEjvM3Bz5Cl/5f5MQ3YA5ZecOFBc/NrkCjALNpK9uxWaGCVH2Nh/+FVwRqOQwi55T8sJ5HJ
j9SG0//i1obMmrmCVs6mPl9mYuKltRNlclprTt5fj/uB6eULBwLOo6tzVxKj6x8Pmsqnsx87dYfm
m4EYIH7jsrCbdl8RKn0gmyh00110nZtUrwr2r8GWVWGe/L/aBIPK3Bf2bBe4xV3I7SV/vet9ytqX
nv15jrfJIXhvr4qAnO7h2KCiB+kZrpViluTgb92Rmvqp61r2RUsUUpKH93hoBYGbHqISZx+IG0Tw
pBVXssVZMSYVk+BxsE5LyTD+iGKmhcYUTCRJ/yYdEkTu8gxzcU9pqsWs0ITaAvjosrO8pSTeos10
W4Y0DBO1Mh6QpmTlqwjEH2oxDqPoPpZH32e4tt4qtbLeixtZTITZduC7BK+F7/SB9SCIq/sWsdmi
sq6Uybm7OXVamVQLACkDIoPsnoe2xFZNcZzd+xFElYUMz25Xmso9A4oEUOmgJA/M4STGtjDgCTom
dd9SmUb0SK5FX77SxzGMm0wQGjJf3r3PEcog9avuo7gbJG7/NtyH04JYT7uIIY+2Ysy7Nhy6G2xl
pEWpiknomCcLU53FvQWUpaXMdUi5zCUso/WE2pgM693Mwm6wyweFhoWrRZTsYcOiG45xHe9cJh5Z
ZV9oQqeHpaD95BTNeTyuulzPyRhX1tG8Dtp625ZhdsELvVVrzUSb/eyP/w/yre15b9lPMiWMNH55
66XSsgs4mBD6r9d3xnC0m+utDvQ7pe2HDUPbx4E2Y2C3FNgWVa7K0AYksksmw5TXV7VdELNgE1BB
rSShYAjcGOZt0zip3BPyWrO21Wvf8ZZ6JqNQOMFn5P293fl3AVCjSMUB3WbhCvW/E8PdOZSDTURT
gRYIj4yfW/IoQP/TNMPqYV0kBs2GOdXN9qtP0uNJF0K8AWAuSXtYEzLufnSPN4gWr5WNEzrBO1qr
mdhPzgFML/+ftDYT5dnWrQcWixYPcBtIyfl96C6xdLx9hMprGhUyqeA+4d9MSwzLOErAOoH6XhyT
r4M6hrl/KkNHwwVjdnPXo+KPBR+P+ppXHj3jvj9wcAIBrOBklYpqc9aB4cSAz77QY+T13c2cR8Fa
pMhfrS+YKgMAIJlxikOBtqAXANmz5HV5UHli4kiX/wK8cz8s8DDak8odp48p6QEC58GJfqJZIXhp
JgmElvkKXhyxVb0wiFKPuCId7MXEHcqkzCWkdo0rfMbKtIZaBLvB7hVzG/L0FvjxwG/tKg+yqrFy
WJ1O+6jyykspxhHVHOm77F1iRt/mBDLnScEr/ej8tSd6/5ZmPyvVvO7FitxwN8oBkBh9a6I3Ftjf
i72rhjJXqM/cYDfhRA3cys5ukweMTRuVRpDslfaYulgGa7YdrGrN09Z6vFpXk9B+BU9I1H5nG17n
oUz5LHlX3WnouY2cSMOOcCFm422agYkape4xvxG6DfoXkvYGXWH5OdjmV7PgDhAGgF8IqEHZZ1nT
eFqDp1ZBfscpkttXC3zbeoAEBPdeFRSP40dVHx18TjXJxdbu/A9MbQN285cZn8hEbk9TyUX6RDA9
WK0fsdURezmQD6V0Y0RvpxxNO0zhwlKHRkYhboK8BjRDdVh/T2mgiPy8/9+y2zZ++/COqkwfWsa9
2DiwB7tvU0ciJ+uoUA6+ArpJ3NbiCLf+VD5qej+Buj2aWxAGkRgURywCmEB2IAWTbYk5EWoaZoPH
+pWpkslOCIFQg0AaspOEz9Yk97YTCinSdbDWAZoERbKn+l13nMDmM+pxbcJQ1T2eaDJgkA7Guuk6
LsTqKvUWp7C+kaQcXGRXM0oVBFVZzqc/NYjGp+sCa70UPgg0lBoCxWIeIBW2mP1sDnNXfUY01E2O
HUtv8vtlxHCn9YAbYlD8sNNyTbZ/nMgWg2XJ/psGZ0eOlbtsqepFjwQigqy8X2K1yMvd0YyR7TPx
TOOBABHCqCk6opPjPNaXDzj6DyQH5b3z/TA5WfqJ2gBIH8Go7/yLuuqoX5zvUlYGo2ayh4e4lU1/
BTTbemH4vG4X2zYAPYWQD9yrxVfhAniVIsuVU0BACSAX6YS6bXPfFSdLkUSswC12BopOpkUtL00n
cy7SyNgZrTeR5G3OqVHw9uEkc6Bu1rBHKSmBAoxhZZiNcIbEg8kn4mfrqqCnhtwQHTElrbL8ABVL
v6vkKAIYs/OcyUX5+P8Xib5sp5X7N/fMjl4efvjctlga+xK0pehD8UaolrLxamsoaOr7fNNAH7In
lIGVGNIKd8U8Z30LXcn2BSQ34eVk7ECEUT4urN22GNZ3QXf8r4j/BwowL6exS/L1OkxpmYfx4bng
EN7DPIAw56xfNRnoCDlnF9O1l0lTeWoIbANBAmhyIQVMyPpqQPtckA5w4WC66op+1NBYV2Kus/Vo
pLpOvqsKbto0hhPyFSrP8P/jBxXO85fML07yZgAhSPEFYYrxqMXFEWZt090a0jqgL+fFTNl5vr6L
iHj2604Ut2X2dDI5qLOUhYng/48S5y719FxU5yU+SKNi9wqTywTW8pg08ZA1e9t1zUr/Uu/Dmmhj
fZgcwe2HWzr6BIfnAOudf0mhxXJddDG8wZYCUdAKKzDemTosWMa/nmyoXE3L2u/RgtSoG7s2JBU9
JFJRWoXr9osbYGucHGrkf8CnB2f79a+tQik6dSIiriRLhg2g/4ouAwVsuNI8GJ+GqvPw19FbenHU
g1GtARVJ974tqTRvzEIqxDh2r6LlG5BKmSwIP3+feqKQezYdXwQnDJe173ofttYeVp0CMF+m+WXc
NQ6BwZ8VgQATsLZcM+4kC2Aiis8Rw8ZAtsAZ452EgaBtlIUfnG2Hct/tVV9WojrZtKPPZsLE0QMG
zGY6XM0yJUNhmMufBwCei7Hu2onYYBjCLUtNS/bOyic/nqEhn3tjGRTZHZiG8oSnbx25eGnMJV9N
y+h2sX8b1Q7UZdcbrpC4AJEBcU4++D03GcEkwg6a31MllupScNn5Zw34Cf2j9sTd3p8btUbbJKSJ
QV1wOyUnE74b3rxuuGzlJ/2Fq8t/aFSk8ZsAYbVhd35SfrVzMIURIDRoEL7aV77ohS9zldqCF4nQ
yzbyYt+yho0JU/0ZxTLhhFXs52iYbYpN/ucWkOBiQH8Mk0Hkhc3upg6e0FPbwVjD/GisAboUhFfZ
qZfzXp0niNHTORC6X7iHFlEeXSTYQXCjAnJr35MZpjIZ4NLhtX5z3AwsEB84Evv9YbT0IlWD16H/
43hzW3WWpG8BI6YFT81z1qe2DAa++gDzO1sYhzyzNskwoW/D8ssHVE8b6xIquJk7m1ztmVJH/GjT
veJxHChrZdTWvuAK6EpNHlAdj3zTW2bBZ2GV4/7htcgE3o3Rznql2cYrQ9igBWCGGt2Za2LR6DVP
/0T5pGC3ftml5ge1Vs/GF/hwTf1te/lb9iKR8pHpWlWtMSKKEmapE8DLM9a/8FI6WE9bDo2P5nqO
Msd1NC2guLTzM03M0dBY2E820W7pMmUnSo7XLyALzcziTbHCXb0Qbs94QdFKCnLS6S3LdtgtSQXT
Jjbixn2X5JTppXZ1+kvcVBkYuAEOz4oY9iyehTaQm+fSp/pjo5Sd4M+VgAWmm3z4b44ZMDYSqzd+
P2YR0hU04sgDAMzjpz6sTNN+Z65bXycvKUpZb6AIeEjx9FfsJv9gWvrGf6q31Y3FjulKQerFEczm
3HX8cBbNTBjUTGVIvKK5RYTYDS2x4UvB2pIlyD8tTGSoNMR8oaFDxXrx6qnDWV2YCddcnyXNu1E2
/VE1nA4HGYdSj3fRQD8MfjcfD/1NFzLrTObgkd+HJ2GyQvOB+RT9rPKbFZkyu0IaFUYEpRtE625I
oCsxeJ0+6wIbGyXiZh9I8NespjsrbPzcL3szoexGckpIDiNFNFIXeMUub71uXsoxp4UL4DQL0rI3
6Uu7p4E8RAsFw4lsarZlrlsh5MPPeaA1UqGS0pKZVWAfeQI9axLha1q6PAqCnwIDdHBgTDvj/EnW
/PFA+KYLjjwiR+mt5NQAZhK9M+Mor5bDGrpuN04zgM/dbBV2hXX4YDN9/fjrmr28dOxMEh1SJI3M
nB+3r4y96e5DVU4eQn3W6ayFFtBjCT5yLjKApICo3MP8Ka3vd/mUpm8SJDY5AeRGlUjXSvQaSpH1
l47XwC+7h6P767Ch/9C4JFB+/cqZ7wJaiGHWJA6bTALw6yrvpHO4IiXfqaTOCi+ysMO3AGUng4vA
Ib8YEQT/2cWG1tagegmjWE+QOtTUnWtzLN5boLo01eni0s3k+dyP5ptEMED6pOEClmNB6ElevofD
SWylDLLJW7rd1rYKDGU1uQEzaX/22RTcQ339vWgzZ0oUFwDWXiaUIIB2ArylWn7knsSp1dO0eia4
tMHoQ2/XwLyibdvjiNs1lS8aU+AWiydTSSy4jor/mKzWHVcx6s+Q1QGanygVha/Jem0w9Kfyx3ZP
oKjLKRnZoYJD7195W3EtXZ/92F0ffHPBzT6Poweut6VaVB4LY/MJF5uwULVHhBiYcTB1IRaZ5h/I
CJ8h2m5JTFM0DmjSI1hJCfXY8muXDb6vbIA8imAqgtmiuVk4GUKAvn80sI7wew9LKNC/YL9GkesX
zfG56LakVRqeNNw1trwV7pAvr7oV9vzJnaouymNoyqZ5yZMFwsfe5xZ+3lKk/Ayoq7LRrbG6fh3e
Q3CSopOMS5ae0frdQi0HCbbstYZ+70B1rcMH6Y0EdKM4sgHW6GH3Fpds7I5/YjLtMecxNaCuStfJ
kvqzS3OTUEg3waQ/AqlZTuMEtPiUDOAZDmukST/D5dpmrpFuAtomN2x+OVKte8jkVZbwvYUygAyg
mgXApVHfTy4zy8H9d49APftqe33PYaL9w6OifOUt79XZJz8hrZsIdcCPlUWNi6+6ISNwA5mOVy0k
526EACnP24SW1J/bT3GDVfCFO8t/oAmBJG7LH9r+y9U7BWfEt/1bi2GLQVqlN6eZUJvs4MLLNxKu
I2QqXJeGPweurvhEMHiQweFqyPK0nW6/MAoOdU6IUNmeXEccaRVctNjP/0by2o7GTr3ByGQJkmnQ
A0ykTGn5lwVJl4SQy1hMSUeOCz5dppWJ0xye/JtDDzbHQQeF+WDybB6ZrRgjoS9/3Sdcw4cu6vcU
x7Kc4zkamXIuPE+Y78gjd3uHSPgljow2tuwO0HoNJQPNj3pvkyajsG3fVJIFHOWS8Y7mAZv+69iu
DUN7Vygat3YuLZFGM/E8kGsEEKgdnbhY/bQL3I4siGLLYFjX9fRRL8ArXqjs/wYA1jLzni2f/Q3K
0dFUDpkc9zHPaTELFgImLwZf0qyFHLM7ubXs5Afwes4hJ4G5pGjY3W7Y5QD0bwZs09RcpS7+Z4Ru
Q1bh0axfidKgW4PhpFf8re2qPZJzuVd/gDif7nc1PbHI0GKbNzAN57iTveyLyCb0CELxPfVyZGW9
GsQxVvZIGP85dYtjjQtyr5jwraH333hdW3od6J/R9QT7JgwImoPufbLaHHniutdugtoKMnI5OU4B
G8Arre/OJ4ypy9bgdf9hOLA0nJbNpgEDzErHdRVHHd3tMIIB5xbLWfe3i4He0KpYUVIYeyKsFsLc
O8EmoMR663NiHMjSiwAn68CsAVMi155vZYn/PjYVNg/KMU+Lbf5SzKgA5cO33v0DAv5PY8L9ZGdP
Ncx0XmxM1wmeSEj+L5dV4940Cr9/uzt0hju+HoguUtGWZ+hmfsGzfLsGBRwQxL78eAz46bkKvWyK
wAL9bgfHzSFjSNa4z7njnu7ob/sYUwU969cUBK4fx/IFiehfkt7KYbQL8WrXW6MizCaYCsKXRHrR
sgWOj+pga4kULRH7BSikDOVIIG2aCQnDvH9e2GHwdcofNBIWfqV/jD9Tcnx/QnHvTUwUtU5QgFsP
+ujEqKyTjyyTxQ2R91VyK/GtF2K073q5O1BpU0W41bERcjvVc9mSCsuCLn9i5B0q44rEHIoGLJFL
3j7OipMc3ZSLD+Cl7JnbISP9Zo3FuU5xTd8bM05lfrO06ZAO9jAhm80mEKWt+7ZHPITooHBb5edq
L3/dZX+KvcUIZuPxXqdZDkTcpQGd+PTnJ1pEJKoFJnpnd4Dcl1IhjRg+oCzFPcTngdDHEOxrZgTv
jhefikgq5BXjS1qTEEWLKAxKTNLYRF/EthmO1a+9WKwGRc8x7rxrDjoMJLoKbqTKZEVruGWEHoNH
SGi0EemaBn9I0C7oK+ER3kX3NbpVTRKxftY0GSqWfDM2JYWCo0Vt6Pt/f98wLDS+pstUVpUVd0sf
f+zspydQgoMrSE0cdGQ9avyXBmZXpFVH5kNKzqJLQ58t1NnXtelcd0s1wPGUS31d+KNgs/iyOUEX
cWFKOK+Y5h0RPuAVB7EZoWCIWMONmvFj7S4a6aarRImS0Bz5QxhikORwgQLsn5B7CDQKlWH2mYyi
N/3BI3+EhW3muW2lei+IuT0V90+JZzTR+yV4LE89pxtsIMPpbtUEvJ+Hj8IbP8SwzcrTO8x94SlV
MMWnyKoXLGX7Kteb1lU4EsWGG1KGCLA1bl+ct8du8AYlewkxdOmny5Jq19tXn7kx1DrMbHGMYT1P
QYWcipkpoOIr8E7x5xk1xnDO5NyRtfdJXbcwlcHLVW+yEqQ1dnGKdzL1BjPY2nOmfcr0/ngnVYtI
eaWwaG3GjPtVUq01zTxcwfng5rKqa0VrEv07/U/SwgKVsjXeg3yQEDnS+jxeCG8gK5BgIh7Io3TK
hQ6g3S9mp1sxYuugb2ZnnSIiczt3a3lriVdfg7ZAIULNBtBG7EFjnG4ExG4s5gSH8zwO6F9YReGq
5yxELfHbOhcdL6LTlBHtv5l2MWS8lMHOd3vl1Zo1k9EZTRGERWFUR/SOaACiSzoySqkLTRD8GRG2
MIBtifsHAS0t1J6rJ+wDgjb1KDAymN7HvtAaqCwJTLmItItXuUKAI7jHY+oX3RliuoKP3ZtWsv/P
wAHg6J2AleUxqksjVNvigP5r5Clz1fGh/faqVJDGAvJYk6QoC70nvPsSfUYFpMckot6CCjo64G0r
0GnYonZrrrJWWWDZ2v5kM0iRVT45mRo5I4Df7wqZPVCK0Hg/p9rmIvbI0FfyW6MZl/Pw/Spy7FKn
EUiDUHIRdqSFxF9uplKw1zF7iUMMkCweC3n+FUaAWobKXBnNhQbyleR09EeO3XC1QyVOrTu6lg6/
vTdSxICbRojHm/Bzt97GuRE8DtOVAR7Jufa+gVAy06WPkBuGN1aK6tvltXDmRoAT60QyERjh77ci
CFQMPMqKfRrHQ8zmCYAGoahncPchM9K2xpP/oCwrBi2xXq3UFVXSvv2HITdMKyydsBRZPYZPx1fw
vSv49Fi0wh/QIJ/Uoz9vi8wNlbn8E+3hc1f4ETVeddZFaDFLFylVBpp4X61sdkLNzwPLUGdBuRjd
M3G67DbeXZaUqzc77Lzi4OGlwftF+i/GXvFk9eU11m9Z6Z0VORNcRDw0qpWXkguOCULpWTtkTizZ
kPu7RxuPch2UeY7fE7SMcV5vp0/Jh4nnnBmuWH1kObYQKh9q1pSX3evyShEWdjY1vMkuZiEq6u0V
D7UKstaO7IO19/kIKuOoDtkEYx1+wstnW1up3VcjEecJAxnuMNxhIgfzdxWDyhuUSTBizQYIjZxN
HdajMoUjMiJrmjtyA1yghJM2XWlBLjFKv+xNeXxcGrZ2zFfiw1lNp955PyUlks0yRM7gYXYvQebt
eQLm++RN741cCyOTYzyzd3iCbe/tF2DgjkEGhsRalUTcmkVV0P083gul5/WocTgyoCiUOJxOuLwx
7jaMo2f5W8+pkIb6SOWmT4+5Ifobu/sRUmXIMFjLfuGnPzsLjn3HbdZU1lEFmoIVoAejCIdCYBwA
6PWpzsk5ONRiq1OBJNoVAEDp2aVZzJ4UvzxBCBRcos51HsWjVzslMSwazwJtYjfvbYNoiPtdiwnk
uFheCEd6zaSdKgpLo+F+eoSzka+5jvp16km5n+s45g34Jsc4+YjdbSZJyzkjqQuyOlltMQ8hCX2B
4cQiQ8NskhfZAwlMcoFeDyemX0NFKmOC1Ygkt0rdgz/5EcQmXITozyJnGPggeYzh6RDdBOW+z5aB
6NjUSY8F0Iq/P/raRchxpVczWcgvlFZWu5LV+c8lc9ZERgr6YozsNpP39Y4Yksiv/iwzkQ7kyZO7
aRpAvzZqDorRUe+gMrZekxc+2/WX8t6Ilk3XQMMueNmE5gXpqUZRUhsGHwoPKry5QhGBU/vqIahm
k6wpXRLOE0XlSQZxUz0zQIM2p59OCzVDKWzuIprlknnGE66ELbJmE6xH4KWCdpngc/csobejbw7a
geo0e5FRoKAPObAX5GJYwhPrZr6bMf4+uA6CJlGx3fG71Lz6LC/lM/MTpckNOUx0OG3Ayoq+ogOn
jZ57PUxnVb5zVzFlr19scv6LU8hm3749xXwI+p0ImMRIpI643HnVFwP/GYH9a9hJF6pxsQwvsamA
cYnVLbeM5k4WpeTxwHiT/nLmoTbq4PSVVWH7aBNgoT0WJXPiDNpnLFgCsf1SslwYIVEhfFBz5h+c
R99CdPEki4S/eAqvy+6psxe+IHfjeSjuEMHh7kZ1tu5LIxFzIzQA3D9VxHCMAEgcpbr3D8fEjuJG
UTGPd8GpCPH/FMJlxGxE48IAgL2o/DFoZaXmDmoonubqdsRo/exuWXs1ZeuGXKMp7sMRAg0BZHQk
gPPDQ7Dze6oVHcdXGZM+NzU6Xzh7ClJa2a7UOHUvCtLPR6hoWUARoC8O18iALzyVDX4A+z2SsQe1
6Hf0WvMi2d4u6oSFaeSDnvGcz8iI9Yz6EtX4tyKmef5Y2FcLSL/LxzjSBGPh9cOHESS7SOj4HcRM
HPvtHEASzPNuxIn0448ED4maiVVX3kmlGMG9MjJgqZ/LDf/q4KRR1XYhLVwz4dv+mLVJ+hvSEs8x
ZLsTbbiHjBuMdwvvQC48zVABMl36FzKZD0GuKkNW0J3hhNWAGrOUbLpoiQ1UnOZB0zbc6kebT+5k
vXXbXtEbtw1N9gt58I8D9AYjlD91Vfmz/b0quI5x/veEPSvJbk15YoD9x9rUtrA81bQjgqCfNGgS
+L5CsrU18ibsXdo4VcM8P538/DzQOUVaIP+Oda1sFK+DHHHzC+d3iRuixlSAD/InqvPQSjl4JFBz
U40btOUvH0nyUkCAmouvJsWd79dXXo61+TYZwRLHQE5er5HTlQQwDEy7N7IXS5HpVCBeU4OLjKoV
kazQIjnb4MhzwtE2gSKNhB6UVXSx9YCCWMz5RnKZfIUSLsTVQEWXBEEdk+cISzzKOmih7mLpx4sM
tykI9D/iHJMIitkQ9uYbn4RNvru+gCnJ9pspzHNm/tfI4iUDlz9lB8F4++CrKC0T/LshSsh2/hRL
bEOE/umHg4BvetJm0HNSWQzdFrhFPkaefAhk89oWWEqFtBnoZIkE3kT851dYK/P9cQWP0NzxfA0Y
nFdlVcmuhWbHajy+08ynDtQ3Ihz9ApZkJonta3FSyoJWmKNKfrXzRWaYQDdKW+RkK4T8w9iIwoG9
HvxmKp4juA/nNw5K+rOyBZyDoEEFvlAFcKute1kSR3gDyQf+8vdZr94dOeJcYnpTbAqsb6ujIrc1
ES4oJc3xMsgmOZJ2GQLqBNOJTi7cv99NgGlM8hqRRU71mA9ee9Q0GhruhVMG/sqNmY72/wq8ks/J
9RZvGMv4kYOnCkf4bqZQA006Br9KypUSfjl+RCme9YgF1UFTfmI2NIELaOCj5rPWq6dkID0dniqC
jNr1KXYiStYUO9IiMpnNPTUmRvBHGwiXaFfMAQMzRPsWACG7eZoP9a+PH4SbKwqCvB52fpYKvtvG
mViLi014Lpr7cvRdkqm1Mgz0jrhGRQt33AC6Qg2Oc76goY5OXrFyXpT0+2VA7yPGfwN4XDBB0+Zp
8sU+8h2dyQ+cgRz5pw966kEB/C/lN0oR8ZVup7yq7Bp8VQc5JXwQqmt/1JdnFGwmJUk08DFKN+3D
isoY6Hjohr1AslW6PvXNzwi1RD81go/xMzgYXTZl4aB8S9CE1n6RqwpDejI3tu7H3v8Im9U2/d1r
jja8kbdpJoWCywwgaRfXqiAMWySd+5Apy5/U9bSa9DVlB5A1RsqY5G5gidNnSrS6oBXG5dYsfTuY
+pM5WHho95Knh2OH4N2mpVrcr/MBj4c5Hji/9vKSe0v1s/wtLXVrSaOR9oo/AM39sRwqKDRG2NGh
xmvSA6zPUsuvVo2DQ4fhtDutjUqX+JB1tpitkxNZLM8I5sPwF3IVsPrwbK5b1GGDbUjqdP3fcKKn
Xo5t85yi153UC1Yj+CRRQbkhStCocLToiQOJqiY21NGBkM/K28nb/88mJ4YtiTS98H7diipZN+Rg
xfuF8+FGYgspY+VK7WI+ZTh79Q1fxIq4inCFdUZzuuTnvG40BpGZsL2je+s9aLC8XrhooF+DoCBv
uc4graq4bivn5M+FasZYGIpjlbTIxTraWY4+/RSBi5pW5gI7izh2kpSHT7MSG2PfPOds9ISeeZev
imPm2kVRdYw8JO6sVuyv8i9QPfJyD8h+IwvqyRgL8//r+Z7xEXeJkF6kzN19bNGZysXvSMCxJbu6
5nNKZifBl6FbTBVoROQZWJH6EV+xZvjUNGhC2ZwKf3MkvDGoJ5pMYd7yNlgggQshOjk4a1llqfHR
H0HYxACe276pUK/fd2E1bBGNy/O9+/JDVP4SuQqmVyl6rxX81/2gKUaGi4J5zxL3djOO5kPkjfot
5eNUgaoIFQZj2VvFUVM54FGq3zNOFdGWxSySaOWPHVMAWWmGsICTA3Df2Aa8Psmd6LA2PF7iOcNw
gyWXW8gHsNnZx4zJ7VC/0D75QrA4EsZ72QzjU1qXxlSAPxUVowgVkpfAu4KjYHQfffEvM8bHfErq
r8ZoJBYXClQsPn6CLVVFlJrsmQNDBr+GvXR21xxyGiR/EBLkr0knlOWfYVEAmvTGOXwz8Dp+Ynjg
TWM0ZcqyrcEwNUm6PAe921XtbP+muz2ovCo55mcY3WY5zY1YiowT0GtzS7ExAkn2HI72XIvbUH4s
VrWkCgFN0EnUijyxV5xWgMrZMm/JfY101sXT4CfprccNrvrdLCn3mZnHu9d1Be3sFWcLrGrVvA2p
YkqN5J2s/yjkvl0leYhpA1Xbq40o1AkZD+FLs68p8/5VvP6Kk6QmeUNo/ces5SPXnwnNpcMYHkQu
pi+TZQig2Xz7lYA5Fd136ztkfBTvHeAp61KQlJcORVZpG1HyFrEe78hqF5YY481Z2MUPrJGt+M96
h+bfqZbGGYjSUTJHc+FtMwQBoeBiKLn8tCdQe2NZS5ZoM4SjdrMt8XZbTtHsb2Oe6Zk+vLma6FaD
f9fTp6LpfFjluaScoND8IP5BxiD4JbQEWVWkAA4B0S3QVZYVJc394DREr8JTwKvo0g8/+lT+FOdi
vZ0H8ySJqThCKrwxYyfDYqQjeQhDh1VZWZLCFftqQY+RPrybPJAsZvfWirHvyWEG/0H3wrmFZCcc
M0iduMeRdlnT61tgl/vESwGzYFd/nCp7QS4ZJ+k4oSg9NCLzg/U9OqRpshqs0dY+TRvhdw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end axi_vfifo_ctrl_0blk_mem_gen_prim_width;

architecture STRUCTURE of axi_vfifo_ctrl_0blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper
     port map (
      D(64 downto 0) => D(64 downto 0),
      E(0) => E(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[65]\(64 downto 0) => \gfwd_mode.storage_data1_reg[65]\(64 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized0\ is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized1\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized10\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized11\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized12\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized13\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized14\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized15\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized16\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized16\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized17\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized18\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized18\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized19\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized2\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized20\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized20\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized21\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized21\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 0) => \gfwd_mode.storage_data1_reg[30]\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized22\ is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized22\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized23\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized23\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized24\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized24\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized25\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized25\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized26\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized26\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized27\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized27\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized28\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized28\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized29\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized29\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized30\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized30\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized31\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized31\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized32\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized32\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized33\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized33\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized34\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized34\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized35\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized35\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized36\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized36\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized37\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[24]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized37\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 0) => \gfwd_mode.storage_data1_reg[24]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized38\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized38\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(16 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized39\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized39\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(16 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized4\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized40\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized40\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(16 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized41\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized41\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(16 downto 0) => \gfwd_mode.storage_data1_reg[28]\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized42\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized42\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized42\
     port map (
      D(13 downto 0) => D(13 downto 0),
      E(0) => E(0),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized5\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized6\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized7\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized8\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized9\ is
  port (
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_noinit.ram\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 0) => \gfwd_mode.storage_data1_reg[26]\(20 downto 0),
      \gstage1.q_dly_reg[7]\(7 downto 0) => \gstage1.q_dly_reg[7]\(7 downto 0),
      \gstage1.q_dly_reg[8]\(0) => \gstage1.q_dly_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0memory is
  port (
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0memory : entity is "memory";
end axi_vfifo_ctrl_0memory;

architecture STRUCTURE of axi_vfifo_ctrl_0memory is
  signal \gdm.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm\: entity work.axi_vfifo_ctrl_0dmem
     port map (
      E(0) => E(0),
      Q(40) => \gdm.dm_n_0\,
      Q(39) => \gdm.dm_n_1\,
      Q(38) => \gdm.dm_n_2\,
      Q(37) => \gdm.dm_n_3\,
      Q(36) => \gdm.dm_n_4\,
      Q(35) => \gdm.dm_n_5\,
      Q(34) => \gdm.dm_n_6\,
      Q(33) => \gdm.dm_n_7\,
      Q(32) => \gdm.dm_n_8\,
      Q(31) => \gdm.dm_n_9\,
      Q(30) => \gdm.dm_n_10\,
      Q(29) => \gdm.dm_n_11\,
      Q(28) => \gdm.dm_n_12\,
      Q(27) => \gdm.dm_n_13\,
      Q(26) => \gdm.dm_n_14\,
      Q(25) => \gdm.dm_n_15\,
      Q(24) => \gdm.dm_n_16\,
      Q(23) => \gdm.dm_n_17\,
      Q(22) => \gdm.dm_n_18\,
      Q(21) => \gdm.dm_n_19\,
      Q(20) => \gdm.dm_n_20\,
      Q(19) => \gdm.dm_n_21\,
      Q(18) => \gdm.dm_n_22\,
      Q(17) => \gdm.dm_n_23\,
      Q(16) => \gdm.dm_n_24\,
      Q(15) => \gdm.dm_n_25\,
      Q(14) => \gdm.dm_n_26\,
      Q(13) => \gdm.dm_n_27\,
      Q(12) => \gdm.dm_n_28\,
      Q(11) => \gdm.dm_n_29\,
      Q(10) => \gdm.dm_n_30\,
      Q(9) => \gdm.dm_n_31\,
      Q(8) => \gdm.dm_n_32\,
      Q(7) => \gdm.dm_n_33\,
      Q(6) => \gdm.dm_n_34\,
      Q(5) => \gdm.dm_n_35\,
      Q(4) => \gdm.dm_n_36\,
      Q(3) => \gdm.dm_n_37\,
      Q(2) => \gdm.dm_n_38\,
      Q(1) => \gdm.dm_n_39\,
      Q(0) => \gdm.dm_n_40\,
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[45]\(40 downto 0) => \gfwd_mode.storage_data1_reg[45]\(40 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_40\,
      Q => \m_axi_awid[0]\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_30\,
      Q => \m_axi_awid[0]\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_29\,
      Q => \m_axi_awid[0]\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_28\,
      Q => \m_axi_awid[0]\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_27\,
      Q => \m_axi_awid[0]\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_26\,
      Q => \m_axi_awid[0]\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_25\,
      Q => \m_axi_awid[0]\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_24\,
      Q => \m_axi_awid[0]\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_23\,
      Q => \m_axi_awid[0]\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_22\,
      Q => \m_axi_awid[0]\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_21\,
      Q => \m_axi_awid[0]\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_39\,
      Q => \m_axi_awid[0]\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_20\,
      Q => \m_axi_awid[0]\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_19\,
      Q => \m_axi_awid[0]\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_18\,
      Q => \m_axi_awid[0]\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_17\,
      Q => \m_axi_awid[0]\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_16\,
      Q => \m_axi_awid[0]\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_15\,
      Q => \m_axi_awid[0]\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_14\,
      Q => \m_axi_awid[0]\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_13\,
      Q => \m_axi_awid[0]\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_12\,
      Q => \m_axi_awid[0]\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_11\,
      Q => \m_axi_awid[0]\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_38\,
      Q => \m_axi_awid[0]\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_10\,
      Q => \m_axi_awid[0]\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_9\,
      Q => \m_axi_awid[0]\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_8\,
      Q => \m_axi_awid[0]\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_7\,
      Q => \m_axi_awid[0]\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_6\,
      Q => \m_axi_awid[0]\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_5\,
      Q => \m_axi_awid[0]\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_4\,
      Q => \m_axi_awid[0]\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_3\,
      Q => \m_axi_awid[0]\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_2\,
      Q => \m_axi_awid[0]\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_1\,
      Q => \m_axi_awid[0]\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_37\,
      Q => \m_axi_awid[0]\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_0\,
      Q => \m_axi_awid[0]\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_36\,
      Q => \m_axi_awid[0]\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_35\,
      Q => \m_axi_awid[0]\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_34\,
      Q => \m_axi_awid[0]\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_33\,
      Q => \m_axi_awid[0]\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_32\,
      Q => \m_axi_awid[0]\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_31\,
      Q => \m_axi_awid[0]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0memory_108 is
  port (
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I126 : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0memory_108 : entity is "memory";
end axi_vfifo_ctrl_0memory_108;

architecture STRUCTURE of axi_vfifo_ctrl_0memory_108 is
  signal \gdm.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm\: entity work.axi_vfifo_ctrl_0dmem_110
     port map (
      E(0) => E(0),
      I126(40 downto 0) => I126(40 downto 0),
      Q(40) => \gdm.dm_n_0\,
      Q(39) => \gdm.dm_n_1\,
      Q(38) => \gdm.dm_n_2\,
      Q(37) => \gdm.dm_n_3\,
      Q(36) => \gdm.dm_n_4\,
      Q(35) => \gdm.dm_n_5\,
      Q(34) => \gdm.dm_n_6\,
      Q(33) => \gdm.dm_n_7\,
      Q(32) => \gdm.dm_n_8\,
      Q(31) => \gdm.dm_n_9\,
      Q(30) => \gdm.dm_n_10\,
      Q(29) => \gdm.dm_n_11\,
      Q(28) => \gdm.dm_n_12\,
      Q(27) => \gdm.dm_n_13\,
      Q(26) => \gdm.dm_n_14\,
      Q(25) => \gdm.dm_n_15\,
      Q(24) => \gdm.dm_n_16\,
      Q(23) => \gdm.dm_n_17\,
      Q(22) => \gdm.dm_n_18\,
      Q(21) => \gdm.dm_n_19\,
      Q(20) => \gdm.dm_n_20\,
      Q(19) => \gdm.dm_n_21\,
      Q(18) => \gdm.dm_n_22\,
      Q(17) => \gdm.dm_n_23\,
      Q(16) => \gdm.dm_n_24\,
      Q(15) => \gdm.dm_n_25\,
      Q(14) => \gdm.dm_n_26\,
      Q(13) => \gdm.dm_n_27\,
      Q(12) => \gdm.dm_n_28\,
      Q(11) => \gdm.dm_n_29\,
      Q(10) => \gdm.dm_n_30\,
      Q(9) => \gdm.dm_n_31\,
      Q(8) => \gdm.dm_n_32\,
      Q(7) => \gdm.dm_n_33\,
      Q(6) => \gdm.dm_n_34\,
      Q(5) => \gdm.dm_n_35\,
      Q(4) => \gdm.dm_n_36\,
      Q(3) => \gdm.dm_n_37\,
      Q(2) => \gdm.dm_n_38\,
      Q(1) => \gdm.dm_n_39\,
      Q(0) => \gdm.dm_n_40\,
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_40\,
      Q => \m_axi_arid[0]\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_30\,
      Q => \m_axi_arid[0]\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_29\,
      Q => \m_axi_arid[0]\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_28\,
      Q => \m_axi_arid[0]\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_27\,
      Q => \m_axi_arid[0]\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_26\,
      Q => \m_axi_arid[0]\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_25\,
      Q => \m_axi_arid[0]\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_24\,
      Q => \m_axi_arid[0]\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_23\,
      Q => \m_axi_arid[0]\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_22\,
      Q => \m_axi_arid[0]\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_21\,
      Q => \m_axi_arid[0]\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_39\,
      Q => \m_axi_arid[0]\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_20\,
      Q => \m_axi_arid[0]\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_19\,
      Q => \m_axi_arid[0]\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_18\,
      Q => \m_axi_arid[0]\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_17\,
      Q => \m_axi_arid[0]\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_16\,
      Q => \m_axi_arid[0]\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_15\,
      Q => \m_axi_arid[0]\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_14\,
      Q => \m_axi_arid[0]\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_13\,
      Q => \m_axi_arid[0]\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_12\,
      Q => \m_axi_arid[0]\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_11\,
      Q => \m_axi_arid[0]\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_38\,
      Q => \m_axi_arid[0]\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_10\,
      Q => \m_axi_arid[0]\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_9\,
      Q => \m_axi_arid[0]\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_8\,
      Q => \m_axi_arid[0]\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_7\,
      Q => \m_axi_arid[0]\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_6\,
      Q => \m_axi_arid[0]\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_5\,
      Q => \m_axi_arid[0]\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_4\,
      Q => \m_axi_arid[0]\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_3\,
      Q => \m_axi_arid[0]\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_2\,
      Q => \m_axi_arid[0]\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_1\,
      Q => \m_axi_arid[0]\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_37\,
      Q => \m_axi_arid[0]\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_0\,
      Q => \m_axi_arid[0]\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_36\,
      Q => \m_axi_arid[0]\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_35\,
      Q => \m_axi_arid[0]\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_34\,
      Q => \m_axi_arid[0]\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_33\,
      Q => \m_axi_arid[0]\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_32\,
      Q => \m_axi_arid[0]\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_31\,
      Q => \m_axi_arid[0]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0memory__parameterized1\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \pkt_cnt_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0memory__parameterized1\ : entity is "memory";
end \axi_vfifo_ctrl_0memory__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0memory__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ar_fifo_payload : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^curr_state_reg\ : STD_LOGIC;
  signal \gdm.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_n_6\ : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  curr_state_reg <= \^curr_state_reg\;
curr_state_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(3),
      I1 => ar_fifo_payload(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(1),
      I5 => ar_fifo_payload(2),
      O => \^curr_state_reg\
    );
\gdm.dm\: entity work.\axi_vfifo_ctrl_0dmem__parameterized0\
     port map (
      E(0) => E(0),
      Q(6) => \gdm.dm_n_0\,
      Q(5) => \gdm.dm_n_1\,
      Q(4) => \gdm.dm_n_2\,
      Q(3) => \gdm.dm_n_3\,
      Q(2) => \gdm.dm_n_4\,
      Q(1) => \gdm.dm_n_5\,
      Q(0) => \gdm.dm_n_6\,
      aclk => aclk,
      p_0_out(6 downto 0) => p_0_out(6 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_6\,
      Q => \^q\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_5\,
      Q => ar_fifo_payload(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_4\,
      Q => ar_fifo_payload(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_3\,
      Q => \^q\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_2\,
      Q => \^q\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_1\,
      Q => \^q\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \gdm.dm_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\pkt_cnt_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[1]\(0),
      I1 => \gpfs.prog_full_i_reg\,
      I2 => curr_state_reg_0,
      I3 => ar_fifo_payload(1),
      O => D(0)
    );
\pkt_cnt_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[1]\(1),
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \pkt_cnt_reg_reg[1]\(0),
      I3 => curr_state_reg_0,
      I4 => ar_fifo_payload(2),
      O => D(1)
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => empty_fwft_i_reg,
      I2 => \gpfs.prog_full_i_reg\,
      I3 => curr_state_reg_0,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0memory__parameterized3\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \aw_id_r_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0memory__parameterized3\ : entity is "memory";
end \axi_vfifo_ctrl_0memory__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0memory__parameterized3\ is
begin
\gdm.dm\: entity work.\axi_vfifo_ctrl_0dmem__parameterized1\
     port map (
      aclk => aclk,
      \aw_id_r_reg[0]\ => \aw_id_r_reg[0]\,
      dout_i(0) => dout_i(0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[0]\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_logic is
  port (
    curr_state_reg : out STD_LOGIC;
    next_state : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pkt_cnt_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pkt_cnt_reg_reg[5]_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[5]\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \gc0.count_reg[2]\ : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnstage1.q_dly_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \goreg_dm.dout_i_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_logic : entity is "rd_logic";
end axi_vfifo_ctrl_0rd_logic;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_logic is
  signal \^gc0.count_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gr1.rfwft_n_5\ : STD_LOGIC;
  signal \gr1.rfwft_n_7\ : STD_LOGIC;
  signal \gr1.rfwft_n_8\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  \gc0.count_reg[0]\(0) <= \^gc0.count_reg[0]\(0);
  \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) <= \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0);
\gr1.rfwft\: entity work.axi_vfifo_ctrl_0rd_fwft_91
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      empty_fwft_i_reg_0 => empty_fwft_i_reg,
      \gc0.count_d1_reg[0]\(0) => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      \gc0.count_reg[0]\(0) => \^gc0.count_reg[0]\(0),
      \gcc0.gc0.count_reg[0]\(0) => \gcc0.gc0.count_reg[3]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\ => \gr1.rfwft_n_5\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[5]\ => \goreg_dm.dout_i_reg[5]\,
      \goreg_dm.dout_i_reg[6]\(3 downto 0) => \goreg_dm.dout_i_reg[6]\(3 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpregsm1.curr_fwft_state_reg[0]_0\ => \gpregsm1.curr_fwft_state_reg[0]\,
      next_state => next_state,
      p_2_out => p_2_out,
      \pkt_cnt_reg_reg[5]\(3 downto 0) => \pkt_cnt_reg_reg[5]\(3 downto 0),
      \pkt_cnt_reg_reg[5]_0\ => \pkt_cnt_reg_reg[5]_0\,
      \pkt_cnt_reg_reg[5]_1\(5 downto 0) => \pkt_cnt_reg_reg[5]_1\(5 downto 0),
      ram_empty_fb_i_reg => \gr1.rfwft_n_8\,
      ram_full_fb_i_reg => \gr1.rfwft_n_7\,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg
    );
\grss.rsts\: entity work.axi_vfifo_ctrl_0rd_status_flags_ss
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      p_2_out => p_2_out,
      ram_full_fb_i_reg => rpntr_n_0
    );
rpntr: entity work.axi_vfifo_ctrl_0rd_bin_cntr
     port map (
      D(2 downto 0) => D(3 downto 1),
      E(0) => \^gc0.count_reg[0]\(0),
      Q(3 downto 0) => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      aclk => aclk,
      curr_state_reg => \gr1.rfwft_n_8\,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[2]_0\ => \gc0.count_reg[2]\,
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gnstage1.q_dly_reg[1][0]_0\(0) => \gnstage1.q_dly_reg[1][0]_0\(0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \gr1.rfwft_n_5\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      p_2_out => p_2_out,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_empty_fb_i_reg_0 => \gr1.rfwft_n_7\,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_logic_106 is
  port (
    p_2_out : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_6_out : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_logic_106 : entity is "rd_logic";
end axi_vfifo_ctrl_0rd_logic_106;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_logic_106 is
  signal \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_2_out\ : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
begin
  \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) <= \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0);
  p_2_out <= \^p_2_out\;
  p_6_out <= \^p_6_out\;
\gr1.rfwft\: entity work.axi_vfifo_ctrl_0rd_fwft_114
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\(0) => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      \gc0.count_reg[3]\(0) => \^p_6_out\,
      \gcc0.gc0.count_reg[0]\(0) => \gcc0.gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[40]\(0) => \goreg_dm.dout_i_reg[40]\(0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      ram_empty_fb_i_reg => \^p_2_out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
\grss.rsts\: entity work.axi_vfifo_ctrl_0rd_status_flags_ss_115
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      p_2_out => \^p_2_out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.axi_vfifo_ctrl_0rd_bin_cntr_116
     port map (
      D(2 downto 0) => D(3 downto 1),
      E(0) => \^p_6_out\,
      Q(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      aclk => aclk,
      \gcc0.gc0.count_reg[3]\(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gnstage1.q_dly_reg[1][0]\(0) => \gnstage1.q_dly_reg[1][0]\(0),
      m_axi_arvalid_i => m_axi_arvalid_i,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0rd_logic_93 is
  port (
    p_2_out : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_6_out : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awready : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0rd_logic_93 : entity is "rd_logic";
end axi_vfifo_ctrl_0rd_logic_93;

architecture STRUCTURE of axi_vfifo_ctrl_0rd_logic_93 is
  signal \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_2_out\ : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
begin
  \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) <= \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0);
  p_2_out <= \^p_2_out\;
  p_6_out <= \^p_6_out\;
\gr1.rfwft\: entity work.axi_vfifo_ctrl_0rd_fwft_98
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\(0) => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(0),
      \gc0.count_reg[3]\(0) => \^p_6_out\,
      \gcc0.gc0.count_reg[0]\(0) => \gcc0.gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[40]\(0) => \goreg_dm.dout_i_reg[40]\(0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      ram_empty_fb_i_reg => \^p_2_out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
\grss.rsts\: entity work.axi_vfifo_ctrl_0rd_status_flags_ss_99
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      p_2_out => \^p_2_out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.axi_vfifo_ctrl_0rd_bin_cntr_100
     port map (
      D(2 downto 0) => D(3 downto 1),
      E(0) => \^p_6_out\,
      Q(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      aclk => aclk,
      \gcc0.gc0.count_reg[3]\(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \^gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg\(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rd_logic__parameterized2\ is
  port (
    p_2_out : out STD_LOGIC;
    empty_fwft_i_12 : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC;
    \gc0.count_d1_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_gen_i_9 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gc0.count_d1_reg[5]_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rd_logic__parameterized2\ : entity is "rd_logic";
end \axi_vfifo_ctrl_0rd_logic__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rd_logic__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC;
  signal \gr1.rfwft_n_7\ : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \gpr1.dout_i_reg[0]\ <= \^gpr1.dout_i_reg[0]\;
  p_2_out <= \^p_2_out\;
\gr1.rfwft\: entity work.axi_vfifo_ctrl_0rd_fwft_1
     port map (
      E(0) => \^e\(0),
      Q(0) => Q(0),
      aclk => aclk,
      addr_ready_reg(0) => addr_ready_reg(0),
      empty_fwft_i_12 => empty_fwft_i_12,
      empty_fwft_i_reg_0(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \gpr1.dout_i_reg[0]\ => \^gpr1.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      ram_empty_fb_i_reg => \gr1.rfwft_n_7\,
      ram_empty_fb_i_reg_0 => \^p_2_out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      wr_pntr_plus1_pad(0) => wr_pntr_plus1_pad(0)
    );
\grss.rsts\: entity work.\axi_vfifo_ctrl_0rd_status_flags_ss__parameterized2\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      p_2_out => \^p_2_out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0
    );
rpntr: entity work.\axi_vfifo_ctrl_0rd_bin_cntr__parameterized2\
     port map (
      E(0) => \^e\(0),
      Q(3 downto 0) => \gc0.count_d1_reg[5]\(3 downto 0),
      aclk => aclk,
      addr_ready_reg(0) => addr_ready_reg(0),
      \gc0.count_d1_reg[5]_0\ => \gc0.count_d1_reg[5]_0\,
      \gc0.count_reg[3]_0\ => \gc0.count_reg[3]\,
      \gcc0.gc0.count_d1_reg[1]\(1 downto 0) => \gcc0.gc0.count_d1_reg[1]\(1 downto 0),
      \gcc0.gc0.count_reg[5]\(5 downto 0) => \gcc0.gc0.count_reg[5]\(5 downto 0),
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gr1.rfwft_n_7\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_fb_i_reg_0 => \^gpr1.dout_i_reg[0]\,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rst_full_gen_i_9 => rst_full_gen_i_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized0\ is
  port (
    p_2_out : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized0\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_2_out <= \^p_2_out\;
c1: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized0\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      m_axi_wvalid_i => m_axi_wvalid_i,
      p_2_out => \^p_2_out\,
      ram_empty_fb_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
c2: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized1\
     port map (
      comp1 => comp1,
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      v1_reg(1 downto 0) => v1_reg(1 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      PRE => Q(0),
      Q => \^p_2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized1\ is
  port (
    p_2_out_0 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    curr_state_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized1\ : entity is "rd_status_flags_ss";
end \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rd_status_flags_ss__parameterized1\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \^p_2_out_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_2_out_0 <= \^p_2_out_0\;
c1: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized4\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      curr_state_reg => curr_state_reg,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      p_2_out_0 => \^p_2_out_0\,
      ram_empty_fb_i_reg => c1_n_0,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
c2: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized5\
     port map (
      comp1 => comp1,
      \gc0.count_reg[8]\ => \gc0.count_reg[8]\,
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      PRE => Q(0),
      Q => \^p_2_out_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0set_clr_ff_top is
  port (
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ch_mask_reg[1]\ : out STD_LOGIC;
    s_axis_tvalid_arb_rs_in : out STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_data_mm2s_gcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]\ : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    \ch_mask_reg[0]\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    \ch_arb_cntr_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[72]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0set_clr_ff_top : entity is "set_clr_ff_top";
end axi_vfifo_ctrl_0set_clr_ff_top;

architecture STRUCTURE of axi_vfifo_ctrl_0set_clr_ff_top is
  signal ch_mask_mm2s : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gch_flag_gen[2].set_clr_ff_inst_n_0\ : STD_LOGIC;
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.axi_vfifo_ctrl_0set_clr_ff
     port map (
      aclk => aclk,
      ch_mask_mm2s(0) => ch_mask_mm2s(0),
      \gfwd_mode.storage_data1_reg[72]\(0) => \gfwd_mode.storage_data1_reg[72]\(0),
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]_0\,
      mem_init_done_reg => \gch_flag_gen[2].set_clr_ff_inst_n_0\,
      \wr_rst_reg_reg[1]\(0) => \wr_rst_reg_reg[1]\(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.axi_vfifo_ctrl_0set_clr_ff_83
     port map (
      D(0) => D(0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg_0 => \gch_flag_gen[2].set_clr_ff_inst_n_0\,
      Q_reg_1(0) => Q_reg(0),
      Q_reg_2 => Q_reg_0,
      Q_reg_3 => Q_reg_1,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[1]\(1 downto 0) => \ch_arb_cntr_reg_reg[1]\(1 downto 0),
      ch_mask_mm2s(0) => ch_mask_mm2s(0),
      \ch_mask_reg[0]\ => \ch_mask_reg[0]\,
      \ch_mask_reg[1]\ => \ch_mask_reg[1]\,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[72]\(0) => \gfwd_mode.storage_data1_reg[72]\(0),
      \gfwd_mode.storage_data1_reg[76]\ => \gfwd_mode.storage_data1_reg[76]\,
      \gfwd_rev.storage_data1_reg[0]\(0) => \gfwd_rev.storage_data1_reg[0]\(0),
      mem_init_done_reg => mem_init_done_reg,
      mux4_out(0) => mux4_out(0),
      p_2_in => p_2_in,
      rd_data_mm2s_gcnt(3 downto 0) => rd_data_mm2s_gcnt(3 downto 0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      s_axis_tvalid_arb_rs_in => s_axis_tvalid_arb_rs_in,
      \wr_rst_reg_reg[1]\(0) => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0set_clr_ff_top__parameterized0\ is
  port (
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    we_arcnt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0set_clr_ff_top__parameterized0\ : entity is "set_clr_ff_top";
end \axi_vfifo_ctrl_0set_clr_ff_top__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0set_clr_ff_top__parameterized0\ is
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
begin
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
\gch_flag_gen[1].set_clr_ff_inst\: entity work.\axi_vfifo_ctrl_0set_clr_ff__parameterized0\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => \^vfifo_mm2s_channel_empty[1]\,
      aclk => aclk,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \vfifo_mm2s_channel_empty[0]\ => \^vfifo_mm2s_channel_empty[0]\
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.\axi_vfifo_ctrl_0set_clr_ff__parameterized1\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => \^vfifo_mm2s_channel_empty[0]\,
      aclk => aclk,
      empty_fwft_i_reg => empty_fwft_i_reg_0,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_1\,
      mem_init_done_reg => mem_init_done_reg,
      \vfifo_mm2s_channel_empty[1]\ => \^vfifo_mm2s_channel_empty[1]\,
      we_arcnt => we_arcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0set_clr_ff_top__parameterized1\ is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_7\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    p_0_out_0 : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0set_clr_ff_top__parameterized1\ : entity is "set_clr_ff_top";
end \axi_vfifo_ctrl_0set_clr_ff_top__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0set_clr_ff_top__parameterized1\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.axi_vfifo_ctrl_0set_clr_ff_88
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4]_7\ => \active_ch_dly_reg[4]_7\,
      mcdf_full(0) => mcdf_full(0),
      p_0_out => p_0_out,
      p_0_out_0 => p_0_out_0
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.axi_vfifo_ctrl_0set_clr_ff_89
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4]_7\ => \active_ch_dly_reg[4]_7\,
      mcdf_full(0) => mcdf_full(1),
      p_0_out => p_0_out,
      p_0_out_0 => p_0_out_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0set_clr_ff_top__parameterized2\ is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_13\ : in STD_LOGIC;
    p_0_out_1 : in STD_LOGIC;
    p_0_out_2 : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0set_clr_ff_top__parameterized2\ : entity is "set_clr_ff_top";
end \axi_vfifo_ctrl_0set_clr_ff_top__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0set_clr_ff_top__parameterized2\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.axi_vfifo_ctrl_0set_clr_ff_86
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4]_13\ => \active_ch_dly_reg[4]_13\,
      mcpf_full(0) => mcpf_full(0),
      p_0_out_1 => p_0_out_1,
      p_0_out_2 => p_0_out_2
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.axi_vfifo_ctrl_0set_clr_ff_87
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4]_13\ => \active_ch_dly_reg[4]_13\,
      mcpf_full(0) => mcpf_full(1),
      p_0_out_1 => p_0_out_1,
      p_0_out_2 => p_0_out_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0set_clr_ff_top__parameterized3\ is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_12\ : in STD_LOGIC;
    p_0_out_3 : in STD_LOGIC;
    p_0_out_4 : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0set_clr_ff_top__parameterized3\ : entity is "set_clr_ff_top";
end \axi_vfifo_ctrl_0set_clr_ff_top__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0set_clr_ff_top__parameterized3\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.axi_vfifo_ctrl_0set_clr_ff_84
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4]_12\ => \active_ch_dly_reg[4]_12\,
      mctf_full(0) => mctf_full(0),
      p_0_out_3 => p_0_out_3,
      p_0_out_4 => p_0_out_4
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.axi_vfifo_ctrl_0set_clr_ff_85
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4]_12\ => \active_ch_dly_reg[4]_12\,
      mctf_full(0) => mctf_full(1),
      p_0_out_3 => p_0_out_3,
      p_0_out_4 => p_0_out_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0set_clr_ff_top__parameterized4\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1][0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0set_clr_ff_top__parameterized4\ : entity is "set_clr_ff_top";
end \axi_vfifo_ctrl_0set_clr_ff_top__parameterized4\;

architecture STRUCTURE of \axi_vfifo_ctrl_0set_clr_ff_top__parameterized4\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.\axi_vfifo_ctrl_0set_clr_ff__parameterized2\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => \active_ch_dly_reg[1][0]\,
      vfifo_idle(0) => vfifo_idle(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.\axi_vfifo_ctrl_0set_clr_ff__parameterized3\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\,
      vfifo_idle(0) => vfifo_idle(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0vfifo_awgen is
  port (
    \gfwd_mode.storage_data1_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    m_axi_wvalid_i : out STD_LOGIC;
    \packet_cnt_reg[5]_0\ : out STD_LOGIC;
    \burst_count_reg[5]_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[65]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[2]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[13]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    awgen_to_mcpf_tvalid : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[6]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[65]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_addr_r_reg[31]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[98]\ : in STD_LOGIC_VECTOR ( 96 downto 0 );
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[10]\ : in STD_LOGIC;
    first_txn_byte_reg_0 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[9]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[10]_0\ : in STD_LOGIC;
    tstart_reg_0 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gfwd_mode.storage_data1_reg[11]_0\ : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg_0\ : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg_1\ : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    p_2_out_17 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0vfifo_awgen : entity is "vfifo_awgen";
end axi_vfifo_ctrl_0vfifo_awgen;

architecture STRUCTURE of axi_vfifo_ctrl_0vfifo_awgen is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal R : STD_LOGIC;
  signal R1_in : STD_LOGIC;
  signal R3_in : STD_LOGIC;
  signal R5_in : STD_LOGIC;
  signal R7_in : STD_LOGIC;
  signal R9_in : STD_LOGIC;
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 44 downto 13 );
  signal addr_ready_i_1_n_0 : STD_LOGIC;
  signal aw_len_i : STD_LOGIC;
  signal \aw_len_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \aw_len_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \aw_len_i[7]_i_3_n_0\ : STD_LOGIC;
  signal aw_rslice1_n_2 : STD_LOGIC;
  signal \^awgen_to_mcpf_tvalid\ : STD_LOGIC;
  signal \burst_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \^burst_count_reg[5]_0\ : STD_LOGIC;
  signal \burst_count_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal first_txn_byte : STD_LOGIC;
  signal \gfwd_mode.storage_data1[4]_i_2_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[5]_i_2_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[6]_i_2_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[13]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^gfwd_mode.storage_data1_reg[2]\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[65]\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[65]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gfwd_mode.storage_data1_reg[6]\ : STD_LOGIC;
  signal \no_of_bytes[3]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[4]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[5]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[6]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[7]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[8]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[8]_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \packet_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \packet_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \^packet_cnt_reg[5]_0\ : STD_LOGIC;
  signal \packet_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \tstrb_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tstrb_r_reg_n_0_[2]\ : STD_LOGIC;
  signal wdata_rslice1_n_0 : STD_LOGIC;
  signal wdata_rslice1_n_1 : STD_LOGIC;
  signal wdata_rslice1_n_10 : STD_LOGIC;
  signal wdata_rslice1_n_11 : STD_LOGIC;
  signal wdata_rslice1_n_12 : STD_LOGIC;
  signal wdata_rslice1_n_13 : STD_LOGIC;
  signal wdata_rslice1_n_14 : STD_LOGIC;
  signal wdata_rslice1_n_15 : STD_LOGIC;
  signal wdata_rslice1_n_16 : STD_LOGIC;
  signal wdata_rslice1_n_17 : STD_LOGIC;
  signal wdata_rslice1_n_18 : STD_LOGIC;
  signal wdata_rslice1_n_19 : STD_LOGIC;
  signal wdata_rslice1_n_2 : STD_LOGIC;
  signal wdata_rslice1_n_20 : STD_LOGIC;
  signal wdata_rslice1_n_21 : STD_LOGIC;
  signal wdata_rslice1_n_22 : STD_LOGIC;
  signal wdata_rslice1_n_23 : STD_LOGIC;
  signal wdata_rslice1_n_24 : STD_LOGIC;
  signal wdata_rslice1_n_25 : STD_LOGIC;
  signal wdata_rslice1_n_26 : STD_LOGIC;
  signal wdata_rslice1_n_27 : STD_LOGIC;
  signal wdata_rslice1_n_28 : STD_LOGIC;
  signal wdata_rslice1_n_29 : STD_LOGIC;
  signal wdata_rslice1_n_3 : STD_LOGIC;
  signal wdata_rslice1_n_30 : STD_LOGIC;
  signal wdata_rslice1_n_31 : STD_LOGIC;
  signal wdata_rslice1_n_32 : STD_LOGIC;
  signal wdata_rslice1_n_33 : STD_LOGIC;
  signal wdata_rslice1_n_34 : STD_LOGIC;
  signal wdata_rslice1_n_35 : STD_LOGIC;
  signal wdata_rslice1_n_36 : STD_LOGIC;
  signal wdata_rslice1_n_37 : STD_LOGIC;
  signal wdata_rslice1_n_38 : STD_LOGIC;
  signal wdata_rslice1_n_39 : STD_LOGIC;
  signal wdata_rslice1_n_4 : STD_LOGIC;
  signal wdata_rslice1_n_40 : STD_LOGIC;
  signal wdata_rslice1_n_41 : STD_LOGIC;
  signal wdata_rslice1_n_42 : STD_LOGIC;
  signal wdata_rslice1_n_43 : STD_LOGIC;
  signal wdata_rslice1_n_44 : STD_LOGIC;
  signal wdata_rslice1_n_45 : STD_LOGIC;
  signal wdata_rslice1_n_46 : STD_LOGIC;
  signal wdata_rslice1_n_47 : STD_LOGIC;
  signal wdata_rslice1_n_48 : STD_LOGIC;
  signal wdata_rslice1_n_49 : STD_LOGIC;
  signal wdata_rslice1_n_5 : STD_LOGIC;
  signal wdata_rslice1_n_50 : STD_LOGIC;
  signal wdata_rslice1_n_51 : STD_LOGIC;
  signal wdata_rslice1_n_52 : STD_LOGIC;
  signal wdata_rslice1_n_53 : STD_LOGIC;
  signal wdata_rslice1_n_54 : STD_LOGIC;
  signal wdata_rslice1_n_55 : STD_LOGIC;
  signal wdata_rslice1_n_56 : STD_LOGIC;
  signal wdata_rslice1_n_57 : STD_LOGIC;
  signal wdata_rslice1_n_58 : STD_LOGIC;
  signal wdata_rslice1_n_59 : STD_LOGIC;
  signal wdata_rslice1_n_6 : STD_LOGIC;
  signal wdata_rslice1_n_60 : STD_LOGIC;
  signal wdata_rslice1_n_61 : STD_LOGIC;
  signal wdata_rslice1_n_62 : STD_LOGIC;
  signal wdata_rslice1_n_63 : STD_LOGIC;
  signal wdata_rslice1_n_7 : STD_LOGIC;
  signal wdata_rslice1_n_8 : STD_LOGIC;
  signal wdata_rslice1_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aw_len_i[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \aw_len_i[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \aw_len_i[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \aw_len_i[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \aw_len_i[4]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \aw_len_i[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \aw_len_i[5]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \aw_len_i[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \burst_count[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \burst_count[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \burst_count[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \burst_count[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[13]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[15]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[3]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[4]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[5]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[6]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \no_of_bytes[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \no_of_bytes[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \no_of_bytes[6]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \no_of_bytes[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \packet_cnt[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \packet_cnt[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \packet_cnt[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \packet_cnt[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \packet_cnt[4]_i_1\ : label is "soft_lutpair21";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  awgen_to_mcpf_tvalid <= \^awgen_to_mcpf_tvalid\;
  \burst_count_reg[5]_0\ <= \^burst_count_reg[5]_0\;
  \gfwd_mode.storage_data1_reg[13]\(12 downto 0) <= \^gfwd_mode.storage_data1_reg[13]\(12 downto 0);
  \gfwd_mode.storage_data1_reg[2]\ <= \^gfwd_mode.storage_data1_reg[2]\;
  \gfwd_mode.storage_data1_reg[65]\ <= \^gfwd_mode.storage_data1_reg[65]\;
  \gfwd_mode.storage_data1_reg[65]_0\(0) <= \^gfwd_mode.storage_data1_reg[65]_0\(0);
  \gfwd_mode.storage_data1_reg[6]\ <= \^gfwd_mode.storage_data1_reg[6]\;
  \packet_cnt_reg[5]_0\ <= \^packet_cnt_reg[5]_0\;
addr_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFA"
    )
        port map (
      I0 => E(0),
      I1 => \gfwd_mode.m_valid_i_reg_2\,
      I2 => \^gfwd_mode.storage_data1_reg[65]\,
      I3 => first_txn_byte,
      O => addr_ready_i_1_n_0
    );
addr_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => addr_ready_i_1_n_0,
      Q => \^gfwd_mode.storage_data1_reg[65]\,
      R => Q(0)
    );
addr_rollover_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[98]\(96),
      Q => \^d\(15),
      R => Q(0)
    );
\aw_addr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(64),
      Q => S_PAYLOAD_DATA(13),
      R => Q(0)
    );
\aw_addr_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(74),
      Q => S_PAYLOAD_DATA(23),
      R => Q(0)
    );
\aw_addr_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(75),
      Q => S_PAYLOAD_DATA(24),
      R => Q(0)
    );
\aw_addr_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(76),
      Q => S_PAYLOAD_DATA(25),
      R => Q(0)
    );
\aw_addr_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(77),
      Q => S_PAYLOAD_DATA(26),
      R => Q(0)
    );
\aw_addr_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(78),
      Q => S_PAYLOAD_DATA(27),
      R => Q(0)
    );
\aw_addr_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(79),
      Q => S_PAYLOAD_DATA(28),
      R => Q(0)
    );
\aw_addr_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(80),
      Q => S_PAYLOAD_DATA(29),
      R => Q(0)
    );
\aw_addr_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(81),
      Q => S_PAYLOAD_DATA(30),
      R => Q(0)
    );
\aw_addr_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(82),
      Q => S_PAYLOAD_DATA(31),
      R => Q(0)
    );
\aw_addr_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(83),
      Q => S_PAYLOAD_DATA(32),
      R => Q(0)
    );
\aw_addr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(65),
      Q => S_PAYLOAD_DATA(14),
      R => Q(0)
    );
\aw_addr_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(84),
      Q => S_PAYLOAD_DATA(33),
      R => Q(0)
    );
\aw_addr_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(85),
      Q => S_PAYLOAD_DATA(34),
      R => Q(0)
    );
\aw_addr_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(86),
      Q => S_PAYLOAD_DATA(35),
      R => Q(0)
    );
\aw_addr_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(87),
      Q => S_PAYLOAD_DATA(36),
      R => Q(0)
    );
\aw_addr_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(88),
      Q => S_PAYLOAD_DATA(37),
      R => Q(0)
    );
\aw_addr_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(89),
      Q => S_PAYLOAD_DATA(38),
      R => Q(0)
    );
\aw_addr_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(90),
      Q => S_PAYLOAD_DATA(39),
      R => Q(0)
    );
\aw_addr_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(91),
      Q => S_PAYLOAD_DATA(40),
      R => Q(0)
    );
\aw_addr_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(92),
      Q => S_PAYLOAD_DATA(41),
      R => Q(0)
    );
\aw_addr_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(93),
      Q => S_PAYLOAD_DATA(42),
      R => Q(0)
    );
\aw_addr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(66),
      Q => S_PAYLOAD_DATA(15),
      R => Q(0)
    );
\aw_addr_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(94),
      Q => S_PAYLOAD_DATA(43),
      R => Q(0)
    );
\aw_addr_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(95),
      Q => S_PAYLOAD_DATA(44),
      R => Q(0)
    );
\aw_addr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(67),
      Q => S_PAYLOAD_DATA(16),
      R => Q(0)
    );
\aw_addr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(68),
      Q => S_PAYLOAD_DATA(17),
      R => Q(0)
    );
\aw_addr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(69),
      Q => S_PAYLOAD_DATA(18),
      R => Q(0)
    );
\aw_addr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(70),
      Q => S_PAYLOAD_DATA(19),
      R => Q(0)
    );
\aw_addr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(71),
      Q => S_PAYLOAD_DATA(20),
      R => Q(0)
    );
\aw_addr_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(72),
      Q => S_PAYLOAD_DATA(21),
      R => Q(0)
    );
\aw_addr_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_3\(0),
      D => \gfwd_mode.storage_data1_reg[98]\(73),
      Q => S_PAYLOAD_DATA(22),
      R => Q(0)
    );
\aw_id_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\,
      Q => \^d\(0),
      R => Q(0)
    );
\aw_len_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => E(0),
      I2 => \^d\(7),
      O => p_0_in(0)
    );
\aw_len_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2662"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => E(0),
      I2 => \^d\(8),
      I3 => \^d\(7),
      O => p_0_in(1)
    );
\aw_len_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26626262"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => E(0),
      I2 => \^d\(9),
      I3 => \^d\(7),
      I4 => \^d\(8),
      O => p_0_in(2)
    );
\aw_len_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2662626262626262"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => E(0),
      I2 => \^d\(10),
      I3 => \^d\(8),
      I4 => \^d\(7),
      I5 => \^d\(9),
      O => p_0_in(3)
    );
\aw_len_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2662"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => E(0),
      I2 => \^d\(11),
      I3 => \aw_len_i[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\aw_len_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(8),
      I2 => \^d\(7),
      I3 => \^d\(9),
      O => \aw_len_i[4]_i_2_n_0\
    );
\aw_len_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2662"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => E(0),
      I2 => \^d\(12),
      I3 => \aw_len_i[5]_i_2_n_0\,
      O => p_0_in(5)
    );
\aw_len_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(9),
      I2 => \^d\(7),
      I3 => \^d\(8),
      I4 => \^d\(10),
      O => \aw_len_i[5]_i_2_n_0\
    );
\aw_len_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2662"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => E(0),
      I2 => \^d\(13),
      I3 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(6)
    );
\aw_len_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => E(0),
      O => aw_len_i
    );
\aw_len_i[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26626262"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => E(0),
      I2 => \^d\(14),
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \^d\(13),
      O => p_0_in(7)
    );
\aw_len_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^d\(12),
      I1 => \^d\(10),
      I2 => \^d\(8),
      I3 => \^d\(7),
      I4 => \^d\(9),
      I5 => \^d\(11),
      O => \aw_len_i[7]_i_3_n_0\
    );
\aw_len_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => p_0_in(0),
      Q => \^d\(7),
      S => Q(0)
    );
\aw_len_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => p_0_in(1),
      Q => \^d\(8),
      S => Q(0)
    );
\aw_len_i_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => p_0_in(2),
      Q => \^d\(9),
      S => Q(0)
    );
\aw_len_i_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => p_0_in(3),
      Q => \^d\(10),
      S => Q(0)
    );
\aw_len_i_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => p_0_in(4),
      Q => \^d\(11),
      S => Q(0)
    );
\aw_len_i_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => p_0_in(5),
      Q => \^d\(12),
      S => Q(0)
    );
\aw_len_i_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => p_0_in(6),
      Q => \^d\(13),
      S => Q(0)
    );
\aw_len_i_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => p_0_in(7),
      Q => \^d\(14),
      S => Q(0)
    );
aw_rslice1: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized15\
     port map (
      D(40) => \^d\(0),
      D(39 downto 8) => S_PAYLOAD_DATA(44 downto 13),
      D(7 downto 0) => \^d\(14 downto 7),
      E(0) => aw_rslice1_n_2,
      Q(0) => Q(0),
      aclk => aclk,
      addr_ready_reg => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      addr_ready_reg_0 => \^gfwd_mode.storage_data1_reg[65]\,
      \gcc0.gc0.count_d1_reg[3]\(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      \gfwd_mode.areset_d1_reg_0\ => \gfwd_mode.areset_d1_reg\,
      \gfwd_mode.m_valid_i_reg_0\(0) => E(0),
      \gfwd_mode.storage_data1_reg[1]\ => \gfwd_mode.storage_data1_reg[1]\,
      \gpr1.dout_i_reg[37]\(43 downto 0) => \gpr1.dout_i_reg[37]\(43 downto 0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      p_2_out => p_2_out
    );
\burst_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \burst_count_reg__0\(0),
      O => \plusOp__1\(0)
    );
\burst_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \burst_count_reg__0\(0),
      I1 => \burst_count_reg__0\(1),
      O => \plusOp__1\(1)
    );
\burst_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \burst_count_reg__0\(2),
      I1 => \burst_count_reg__0\(0),
      I2 => \burst_count_reg__0\(1),
      O => \plusOp__1\(2)
    );
\burst_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \burst_count_reg__0\(3),
      I1 => \burst_count_reg__0\(1),
      I2 => \burst_count_reg__0\(0),
      I3 => \burst_count_reg__0\(2),
      O => \plusOp__1\(3)
    );
\burst_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \burst_count_reg__0\(4),
      I1 => \burst_count_reg__0\(2),
      I2 => \burst_count_reg__0\(0),
      I3 => \burst_count_reg__0\(1),
      I4 => \burst_count_reg__0\(3),
      O => \plusOp__1\(4)
    );
\burst_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => Q(0),
      I2 => \^burst_count_reg[5]_0\,
      I3 => E(0),
      O => \burst_count[5]_i_1_n_0\
    );
\burst_count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \burst_count_reg__0\(5),
      I1 => \burst_count_reg__0\(3),
      I2 => \burst_count_reg__0\(1),
      I3 => \burst_count_reg__0\(0),
      I4 => \burst_count_reg__0\(2),
      I5 => \burst_count_reg__0\(4),
      O => \plusOp__1\(5)
    );
\burst_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => \burst_count_reg__0\(0),
      R => \burst_count[5]_i_1_n_0\
    );
\burst_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => \burst_count_reg__0\(1),
      R => \burst_count[5]_i_1_n_0\
    );
\burst_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => \burst_count_reg__0\(2),
      R => \burst_count[5]_i_1_n_0\
    );
\burst_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => \burst_count_reg__0\(3),
      R => \burst_count[5]_i_1_n_0\
    );
\burst_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(4),
      Q => \burst_count_reg__0\(4),
      R => \burst_count[5]_i_1_n_0\
    );
\burst_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(5),
      Q => \burst_count_reg__0\(5),
      R => \burst_count[5]_i_1_n_0\
    );
first_txn_byte_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => first_txn_byte_reg_0,
      Q => \^burst_count_reg[5]_0\,
      S => Q(0)
    );
first_txn_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[10]\,
      Q => \^packet_cnt_reg[5]_0\,
      S => Q(0)
    );
\gcc0.gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => p_2_out_0,
      O => \gcc0.gc0.count_d1_reg[5]\(0)
    );
\gfwd_mode.storage_data1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[13]\(2),
      I1 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I2 => \^gfwd_mode.storage_data1_reg[2]\,
      I3 => \gfwd_mode.areset_d1_reg_1\,
      O => \gfwd_mode.storage_data1_reg[0]_0\(0)
    );
\gfwd_mode.storage_data1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => \gfwd_mode.areset_d1_reg_0\,
      O => \gfwd_mode.storage_data1_reg[0]\(0)
    );
\gfwd_mode.storage_data1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA6A"
    )
        port map (
      I0 => \packet_cnt_reg__0\(0),
      I1 => \^gfwd_mode.storage_data1_reg[2]\,
      I2 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I3 => \^gfwd_mode.storage_data1_reg[13]\(2),
      I4 => \^packet_cnt_reg[5]_0\,
      O => \^d\(1)
    );
\gfwd_mode.storage_data1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(1),
      I1 => \^packet_cnt_reg[5]_0\,
      I2 => \^gfwd_mode.storage_data1_reg[13]\(2),
      I3 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I4 => \^gfwd_mode.storage_data1_reg[2]\,
      I5 => \packet_cnt_reg__0\(0),
      O => \^d\(2)
    );
\gfwd_mode.storage_data1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(2),
      I1 => \^packet_cnt_reg[5]_0\,
      I2 => \^gfwd_mode.storage_data1_reg[13]\(2),
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(1),
      I5 => \packet_cnt_reg__0\(0),
      O => \^d\(3)
    );
\gfwd_mode.storage_data1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[2]\,
      I1 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I2 => \^gfwd_mode.storage_data1_reg[13]\(2),
      O => \^awgen_to_mcpf_tvalid\
    );
\gfwd_mode.storage_data1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(3),
      I1 => \gfwd_mode.storage_data1[6]_i_2_n_0\,
      I2 => \packet_cnt_reg__0\(2),
      I3 => \packet_cnt_reg__0\(0),
      I4 => \packet_cnt_reg__0\(1),
      O => \^d\(4)
    );
\gfwd_mode.storage_data1[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \tstrb_r_reg_n_0_[0]\,
      I1 => \gfwd_mode.storage_data1[4]_i_2_n_0\,
      I2 => R,
      O => \^gfwd_mode.storage_data1_reg[13]\(3)
    );
\gfwd_mode.storage_data1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5DDD5D5D5DDD5D"
    )
        port map (
      I0 => \tstrb_r_reg_n_0_[2]\,
      I1 => R1_in,
      I2 => R3_in,
      I3 => R5_in,
      I4 => R7_in,
      I5 => R9_in,
      O => \gfwd_mode.storage_data1[4]_i_2_n_0\
    );
\gfwd_mode.storage_data1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(4),
      I1 => \gfwd_mode.storage_data1[6]_i_2_n_0\,
      I2 => \packet_cnt_reg__0\(3),
      I3 => \packet_cnt_reg__0\(1),
      I4 => \packet_cnt_reg__0\(0),
      I5 => \packet_cnt_reg__0\(2),
      O => \^d\(5)
    );
\gfwd_mode.storage_data1[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \tstrb_r_reg_n_0_[0]\,
      I1 => \gfwd_mode.storage_data1[5]_i_2_n_0\,
      I2 => R,
      O => \^gfwd_mode.storage_data1_reg[13]\(4)
    );
\gfwd_mode.storage_data1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A2A2A"
    )
        port map (
      I0 => \tstrb_r_reg_n_0_[2]\,
      I1 => R1_in,
      I2 => R3_in,
      I3 => R5_in,
      I4 => R7_in,
      O => \gfwd_mode.storage_data1[5]_i_2_n_0\
    );
\gfwd_mode.storage_data1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(5),
      I1 => \gfwd_mode.storage_data1[6]_i_2_n_0\,
      I2 => \packet_cnt_reg__0\(4),
      I3 => \^gfwd_mode.storage_data1_reg[6]\,
      I4 => \packet_cnt_reg__0\(3),
      O => \^d\(6)
    );
\gfwd_mode.storage_data1[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5555555"
    )
        port map (
      I0 => \tstrb_r_reg_n_0_[0]\,
      I1 => R,
      I2 => \tstrb_r_reg_n_0_[2]\,
      I3 => R1_in,
      I4 => R3_in,
      O => \^gfwd_mode.storage_data1_reg[13]\(5)
    );
\gfwd_mode.storage_data1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^packet_cnt_reg[5]_0\,
      I1 => \^gfwd_mode.storage_data1_reg[13]\(2),
      I2 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I3 => \^gfwd_mode.storage_data1_reg[2]\,
      O => \gfwd_mode.storage_data1[6]_i_2_n_0\
    );
\no_of_bytes[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F10"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[13]\(6),
      I1 => \gfwd_mode.storage_data1_reg[11]\(9),
      I2 => E(0),
      I3 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      O => \no_of_bytes[3]_i_1_n_0\
    );
\no_of_bytes[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0600"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[13]\(7),
      I1 => \^gfwd_mode.storage_data1_reg[13]\(6),
      I2 => \gfwd_mode.storage_data1_reg[11]\(9),
      I3 => E(0),
      I4 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      O => \no_of_bytes[4]_i_1_n_0\
    );
\no_of_bytes[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF006A0000"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[13]\(8),
      I1 => \^gfwd_mode.storage_data1_reg[13]\(6),
      I2 => \^gfwd_mode.storage_data1_reg[13]\(7),
      I3 => \gfwd_mode.storage_data1_reg[11]\(9),
      I4 => E(0),
      I5 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      O => \no_of_bytes[5]_i_1_n_0\
    );
\no_of_bytes[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^gfwd_mode.storage_data1_reg[13]\(9),
      I2 => \^gfwd_mode.storage_data1_reg[13]\(8),
      I3 => \^gfwd_mode.storage_data1_reg[13]\(7),
      I4 => \^gfwd_mode.storage_data1_reg[13]\(6),
      I5 => \gfwd_mode.storage_data1_reg[11]_0\,
      O => \no_of_bytes[6]_i_1_n_0\
    );
\no_of_bytes[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => E(0),
      O => first_txn_byte
    );
\no_of_bytes[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0600"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[13]\(10),
      I1 => \no_of_bytes[8]_i_2_n_0\,
      I2 => \gfwd_mode.storage_data1_reg[11]\(9),
      I3 => E(0),
      I4 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      O => \no_of_bytes[7]_i_1_n_0\
    );
\no_of_bytes[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF006A0000"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[13]\(11),
      I1 => \no_of_bytes[8]_i_2_n_0\,
      I2 => \^gfwd_mode.storage_data1_reg[13]\(10),
      I3 => \gfwd_mode.storage_data1_reg[11]\(9),
      I4 => E(0),
      I5 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      O => \no_of_bytes[8]_i_1_n_0\
    );
\no_of_bytes[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[13]\(8),
      I1 => \^gfwd_mode.storage_data1_reg[13]\(7),
      I2 => \^gfwd_mode.storage_data1_reg[13]\(6),
      I3 => \^gfwd_mode.storage_data1_reg[13]\(9),
      O => \no_of_bytes[8]_i_2_n_0\
    );
\no_of_bytes_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => \no_of_bytes[3]_i_1_n_0\,
      Q => \^gfwd_mode.storage_data1_reg[13]\(6),
      S => Q(0)
    );
\no_of_bytes_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => \no_of_bytes[4]_i_1_n_0\,
      Q => \^gfwd_mode.storage_data1_reg[13]\(7),
      S => Q(0)
    );
\no_of_bytes_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => \no_of_bytes[5]_i_1_n_0\,
      Q => \^gfwd_mode.storage_data1_reg[13]\(8),
      S => Q(0)
    );
\no_of_bytes_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => \no_of_bytes[6]_i_1_n_0\,
      Q => \^gfwd_mode.storage_data1_reg[13]\(9),
      S => Q(0)
    );
\no_of_bytes_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => \no_of_bytes[7]_i_1_n_0\,
      Q => \^gfwd_mode.storage_data1_reg[13]\(10),
      S => Q(0)
    );
\no_of_bytes_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_len_i,
      D => \no_of_bytes[8]_i_1_n_0\,
      Q => \^gfwd_mode.storage_data1_reg[13]\(11),
      S => Q(0)
    );
\packet_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \packet_cnt_reg__0\(0),
      O => \plusOp__0\(0)
    );
\packet_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \packet_cnt_reg__0\(1),
      I1 => \packet_cnt_reg__0\(0),
      O => \plusOp__0\(1)
    );
\packet_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \packet_cnt_reg__0\(2),
      I1 => \packet_cnt_reg__0\(0),
      I2 => \packet_cnt_reg__0\(1),
      O => \packet_cnt[2]_i_1_n_0\
    );
\packet_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(3),
      I1 => \packet_cnt_reg__0\(1),
      I2 => \packet_cnt_reg__0\(0),
      I3 => \packet_cnt_reg__0\(2),
      O => \plusOp__0\(3)
    );
\packet_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(4),
      I1 => \packet_cnt_reg__0\(2),
      I2 => \packet_cnt_reg__0\(0),
      I3 => \packet_cnt_reg__0\(1),
      I4 => \packet_cnt_reg__0\(3),
      O => \plusOp__0\(4)
    );
\packet_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      I1 => Q(0),
      I2 => E(0),
      I3 => \gfwd_mode.storage_data1_reg[11]\(8),
      I4 => \^packet_cnt_reg[5]_0\,
      O => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(5),
      I1 => \packet_cnt_reg__0\(3),
      I2 => \packet_cnt_reg__0\(1),
      I3 => \packet_cnt_reg__0\(0),
      I4 => \packet_cnt_reg__0\(2),
      I5 => \packet_cnt_reg__0\(4),
      O => \plusOp__0\(5)
    );
\packet_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_5\(0),
      D => \plusOp__0\(0),
      Q => \packet_cnt_reg__0\(0),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_5\(0),
      D => \plusOp__0\(1),
      Q => \packet_cnt_reg__0\(1),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_5\(0),
      D => \packet_cnt[2]_i_1_n_0\,
      Q => \packet_cnt_reg__0\(2),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_5\(0),
      D => \plusOp__0\(3),
      Q => \packet_cnt_reg__0\(3),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_5\(0),
      D => \plusOp__0\(4),
      Q => \packet_cnt_reg__0\(4),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_5\(0),
      D => \plusOp__0\(5),
      Q => \packet_cnt_reg__0\(5),
      R => \packet_cnt[5]_i_1_n_0\
    );
\tdest_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_1\,
      Q => \^gfwd_mode.storage_data1_reg[13]\(1),
      R => Q(0)
    );
tstart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tstart_reg_0,
      Q => \^gfwd_mode.storage_data1_reg[13]\(12),
      R => '0'
    );
\tstrb_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[11]\(0),
      Q => \tstrb_r_reg_n_0_[0]\,
      R => Q(0)
    );
\tstrb_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[11]\(1),
      Q => R,
      R => Q(0)
    );
\tstrb_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[11]\(2),
      Q => \tstrb_r_reg_n_0_[2]\,
      R => Q(0)
    );
\tstrb_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[11]\(3),
      Q => R1_in,
      R => Q(0)
    );
\tstrb_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[11]\(4),
      Q => R3_in,
      R => Q(0)
    );
\tstrb_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[11]\(5),
      Q => R5_in,
      R => Q(0)
    );
\tstrb_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[11]\(6),
      Q => R7_in,
      R => Q(0)
    );
\tstrb_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[11]\(7),
      Q => R9_in,
      R => Q(0)
    );
\tuser_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[9]\,
      Q => \^gfwd_mode.storage_data1_reg[13]\(0),
      R => Q(0)
    );
valid_pkt_chk_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_1\,
      Q => \^gfwd_mode.storage_data1_reg[2]\,
      S => Q(0)
    );
valid_pkt_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[10]_0\,
      Q => \^gfwd_mode.storage_data1_reg[13]\(2),
      R => Q(0)
    );
wdata_rslice1: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized16\
     port map (
      Q(63) => wdata_rslice1_n_0,
      Q(62) => wdata_rslice1_n_1,
      Q(61) => wdata_rslice1_n_2,
      Q(60) => wdata_rslice1_n_3,
      Q(59) => wdata_rslice1_n_4,
      Q(58) => wdata_rslice1_n_5,
      Q(57) => wdata_rslice1_n_6,
      Q(56) => wdata_rslice1_n_7,
      Q(55) => wdata_rslice1_n_8,
      Q(54) => wdata_rslice1_n_9,
      Q(53) => wdata_rslice1_n_10,
      Q(52) => wdata_rslice1_n_11,
      Q(51) => wdata_rslice1_n_12,
      Q(50) => wdata_rslice1_n_13,
      Q(49) => wdata_rslice1_n_14,
      Q(48) => wdata_rslice1_n_15,
      Q(47) => wdata_rslice1_n_16,
      Q(46) => wdata_rslice1_n_17,
      Q(45) => wdata_rslice1_n_18,
      Q(44) => wdata_rslice1_n_19,
      Q(43) => wdata_rslice1_n_20,
      Q(42) => wdata_rslice1_n_21,
      Q(41) => wdata_rslice1_n_22,
      Q(40) => wdata_rslice1_n_23,
      Q(39) => wdata_rslice1_n_24,
      Q(38) => wdata_rslice1_n_25,
      Q(37) => wdata_rslice1_n_26,
      Q(36) => wdata_rslice1_n_27,
      Q(35) => wdata_rslice1_n_28,
      Q(34) => wdata_rslice1_n_29,
      Q(33) => wdata_rslice1_n_30,
      Q(32) => wdata_rslice1_n_31,
      Q(31) => wdata_rslice1_n_32,
      Q(30) => wdata_rslice1_n_33,
      Q(29) => wdata_rslice1_n_34,
      Q(28) => wdata_rslice1_n_35,
      Q(27) => wdata_rslice1_n_36,
      Q(26) => wdata_rslice1_n_37,
      Q(25) => wdata_rslice1_n_38,
      Q(24) => wdata_rslice1_n_39,
      Q(23) => wdata_rslice1_n_40,
      Q(22) => wdata_rslice1_n_41,
      Q(21) => wdata_rslice1_n_42,
      Q(20) => wdata_rslice1_n_43,
      Q(19) => wdata_rslice1_n_44,
      Q(18) => wdata_rslice1_n_45,
      Q(17) => wdata_rslice1_n_46,
      Q(16) => wdata_rslice1_n_47,
      Q(15) => wdata_rslice1_n_48,
      Q(14) => wdata_rslice1_n_49,
      Q(13) => wdata_rslice1_n_50,
      Q(12) => wdata_rslice1_n_51,
      Q(11) => wdata_rslice1_n_52,
      Q(10) => wdata_rslice1_n_53,
      Q(9) => wdata_rslice1_n_54,
      Q(8) => wdata_rslice1_n_55,
      Q(7) => wdata_rslice1_n_56,
      Q(6) => wdata_rslice1_n_57,
      Q(5) => wdata_rslice1_n_58,
      Q(4) => wdata_rslice1_n_59,
      Q(3) => wdata_rslice1_n_60,
      Q(2) => wdata_rslice1_n_61,
      Q(1) => wdata_rslice1_n_62,
      Q(0) => wdata_rslice1_n_63,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg_4\(0),
      \gfwd_mode.storage_data1_reg[64]_0\(63 downto 0) => \gfwd_mode.storage_data1_reg[98]\(63 downto 0)
    );
wdata_rslice2: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized17\
     port map (
      D(63) => wdata_rslice1_n_0,
      D(62) => wdata_rslice1_n_1,
      D(61) => wdata_rslice1_n_2,
      D(60) => wdata_rslice1_n_3,
      D(59) => wdata_rslice1_n_4,
      D(58) => wdata_rslice1_n_5,
      D(57) => wdata_rslice1_n_6,
      D(56) => wdata_rslice1_n_7,
      D(55) => wdata_rslice1_n_8,
      D(54) => wdata_rslice1_n_9,
      D(53) => wdata_rslice1_n_10,
      D(52) => wdata_rslice1_n_11,
      D(51) => wdata_rslice1_n_12,
      D(50) => wdata_rslice1_n_13,
      D(49) => wdata_rslice1_n_14,
      D(48) => wdata_rslice1_n_15,
      D(47) => wdata_rslice1_n_16,
      D(46) => wdata_rslice1_n_17,
      D(45) => wdata_rslice1_n_18,
      D(44) => wdata_rslice1_n_19,
      D(43) => wdata_rslice1_n_20,
      D(42) => wdata_rslice1_n_21,
      D(41) => wdata_rslice1_n_22,
      D(40) => wdata_rslice1_n_23,
      D(39) => wdata_rslice1_n_24,
      D(38) => wdata_rslice1_n_25,
      D(37) => wdata_rslice1_n_26,
      D(36) => wdata_rslice1_n_27,
      D(35) => wdata_rslice1_n_28,
      D(34) => wdata_rslice1_n_29,
      D(33) => wdata_rslice1_n_30,
      D(32) => wdata_rslice1_n_31,
      D(31) => wdata_rslice1_n_32,
      D(30) => wdata_rslice1_n_33,
      D(29) => wdata_rslice1_n_34,
      D(28) => wdata_rslice1_n_35,
      D(27) => wdata_rslice1_n_36,
      D(26) => wdata_rslice1_n_37,
      D(25) => wdata_rslice1_n_38,
      D(24) => wdata_rslice1_n_39,
      D(23) => wdata_rslice1_n_40,
      D(22) => wdata_rslice1_n_41,
      D(21) => wdata_rslice1_n_42,
      D(20) => wdata_rslice1_n_43,
      D(19) => wdata_rslice1_n_44,
      D(18) => wdata_rslice1_n_45,
      D(17) => wdata_rslice1_n_46,
      D(16) => wdata_rslice1_n_47,
      D(15) => wdata_rslice1_n_48,
      D(14) => wdata_rslice1_n_49,
      D(13) => wdata_rslice1_n_50,
      D(12) => wdata_rslice1_n_51,
      D(11) => wdata_rslice1_n_52,
      D(10) => wdata_rslice1_n_53,
      D(9) => wdata_rslice1_n_54,
      D(8) => wdata_rslice1_n_55,
      D(7) => wdata_rslice1_n_56,
      D(6) => wdata_rslice1_n_57,
      D(5) => wdata_rslice1_n_58,
      D(4) => wdata_rslice1_n_59,
      D(3) => wdata_rslice1_n_60,
      D(2) => wdata_rslice1_n_61,
      D(1) => wdata_rslice1_n_62,
      D(0) => wdata_rslice1_n_63,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(64 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(64 downto 0),
      E(0) => aw_rslice1_n_2,
      Q(2 downto 0) => \packet_cnt_reg__0\(2 downto 0),
      aclk => aclk,
      addr_ready_reg => \^gfwd_mode.storage_data1_reg[65]\,
      \aw_addr_r_reg[31]\ => \aw_addr_r_reg[31]_0\,
      \burst_count_reg[5]\(5 downto 0) => \burst_count_reg__0\(5 downto 0),
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.m_valid_i_reg_1\ => \gfwd_mode.m_valid_i_reg_2\,
      \gfwd_mode.storage_data1_reg[65]_0\ => \^gfwd_mode.storage_data1_reg[65]_0\(0),
      \gfwd_mode.storage_data1_reg[6]_0\ => \^gfwd_mode.storage_data1_reg[6]\,
      m_axi_wvalid_i => m_axi_wvalid_i,
      p_2_out_17 => p_2_out_17
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0vfifo_mm2s is
  port (
    \gfwd_mode.storage_data1_reg[76]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]_0\ : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]_1\ : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC_VECTOR ( 75 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[11]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \goreg_bm.dout_i_reg[8]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0vfifo_mm2s : entity is "vfifo_mm2s";
end axi_vfifo_ctrl_0vfifo_mm2s;

architecture STRUCTURE of axi_vfifo_ctrl_0vfifo_mm2s is
  signal curr_state : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  signal s_axis_payload_wr_out_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tlen_cntr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tlen_cntr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  m_axis_tvalid <= \^m_axis_tvalid\;
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => curr_state,
      R => Q(0)
    );
mm2s_in_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized18\
     port map (
      D(5 downto 0) => tlen_cntr(5 downto 0),
      E(0) => p_0_out,
      Q(0) => Q(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => ram_full_fb_i_i_5_n_0,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_1\ => \^m_axis_tvalid\,
      \gfwd_mode.storage_data1_reg[63]_0\(63 downto 0) => s_axis_payload_wr_out_i(63 downto 0),
      \gfwd_mode.storage_data1_reg[76]\ => \gfwd_mode.storage_data1_reg[76]\,
      \gfwd_mode.storage_data1_reg[76]_0\ => \gfwd_mode.storage_data1_reg[76]_0\,
      \gfwd_mode.storage_data1_reg[76]_1\ => \gfwd_mode.storage_data1_reg[76]_1\,
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[10]_0\ => \goreg_bm.dout_i_reg[10]_0\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\(3 downto 0) => \goreg_bm.dout_i_reg[11]_0\(6 downto 3),
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      next_state => next_state,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      \tlen_cntr_reg_reg[5]\(5 downto 0) => tlen_cntr_reg(5 downto 0)
    );
mm2s_out_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized19\
     port map (
      D(75 downto 74) => D(8 downto 7),
      D(73 downto 71) => \goreg_bm.dout_i_reg[11]_0\(2 downto 0),
      D(70 downto 64) => D(6 downto 0),
      D(63 downto 0) => s_axis_payload_wr_out_i(63 downto 0),
      E(0) => p_0_out,
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      m_axis_tlast(75 downto 0) => m_axis_tlast(75 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => \^m_axis_tvalid\,
      mem_init_done_reg => mem_init_done_reg
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => curr_state,
      I1 => \goreg_bm.dout_i_reg[12]\,
      O => ram_full_fb_i_i_5_n_0
    );
\tlen_cntr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(0),
      Q => tlen_cntr_reg(0),
      R => Q(0)
    );
\tlen_cntr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(1),
      Q => tlen_cntr_reg(1),
      R => Q(0)
    );
\tlen_cntr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(2),
      Q => tlen_cntr_reg(2),
      R => Q(0)
    );
\tlen_cntr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(3),
      Q => tlen_cntr_reg(3),
      R => Q(0)
    );
\tlen_cntr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(4),
      Q => tlen_cntr_reg(4),
      R => Q(0)
    );
\tlen_cntr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(5),
      Q => tlen_cntr_reg(5),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0vfifo_s2mm is
  port (
    \gfwd_mode.storage_data1_reg[13]\ : out STD_LOGIC;
    \end_of_txn_reg[1]_0\ : out STD_LOGIC;
    valid_s2mm_awg2 : out STD_LOGIC;
    \end_of_txn_reg[1]_1\ : out STD_LOGIC;
    tid_r : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[64]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_addr_r_reg[31]\ : out STD_LOGIC;
    \no_of_bytes_reg[3]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \no_of_bytes_reg[6]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \end_of_txn_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    areset_d1_0 : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \burst_count_reg[4]\ : in STD_LOGIC;
    \packet_cnt_reg[2]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[97]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axis_tid[0]\ : in STD_LOGIC_VECTOR ( 75 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0vfifo_s2mm : entity is "vfifo_s2mm";
end axi_vfifo_ctrl_0vfifo_s2mm;

architecture STRUCTURE of axi_vfifo_ctrl_0vfifo_s2mm is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \arb_granularity[6]_i_4_n_0\ : STD_LOGIC;
  signal \arb_granularity_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal end_of_txn1 : STD_LOGIC;
  signal \end_of_txn[1]_i_2_n_0\ : STD_LOGIC;
  signal \end_of_txn[1]_i_3_n_0\ : STD_LOGIC;
  signal \^end_of_txn_reg[1]_0\ : STD_LOGIC;
  signal \^end_of_txn_reg[1]_1\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[13]\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_1\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_10\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_11\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_12\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_13\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_14\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_15\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_6\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_7\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_8\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_82\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_83\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_84\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_85\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_86\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_9\ : STD_LOGIC;
  signal mux4_out0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal start_of_pkt : STD_LOGIC;
  signal start_of_txn : STD_LOGIC;
  signal storage_data1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^tid_r\ : STD_LOGIC;
  signal tstart_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arb_granularity[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \arb_granularity[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \arb_granularity[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \arb_granularity[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \arb_granularity[6]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \end_of_txn[1]_i_3\ : label is "soft_lutpair42";
begin
  D(0) <= \^d\(0);
  \end_of_txn_reg[1]_0\ <= \^end_of_txn_reg[1]_0\;
  \end_of_txn_reg[1]_1\ <= \^end_of_txn_reg[1]_1\;
  \gfwd_mode.storage_data1_reg[13]\ <= \^gfwd_mode.storage_data1_reg[13]\;
  tid_r <= \^tid_r\;
\arb_granularity[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      O => plusOp(0)
    );
\arb_granularity[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arb_granularity_reg__0\(1),
      I1 => \arb_granularity_reg__0\(0),
      O => plusOp(1)
    );
\arb_granularity[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \arb_granularity_reg__0\(2),
      I1 => \arb_granularity_reg__0\(0),
      I2 => \arb_granularity_reg__0\(1),
      O => plusOp(2)
    );
\arb_granularity[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \arb_granularity_reg__0\(3),
      I1 => \arb_granularity_reg__0\(2),
      I2 => \arb_granularity_reg__0\(1),
      I3 => \arb_granularity_reg__0\(0),
      O => plusOp(3)
    );
\arb_granularity[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \arb_granularity_reg__0\(4),
      I1 => \arb_granularity_reg__0\(3),
      I2 => \arb_granularity_reg__0\(0),
      I3 => \arb_granularity_reg__0\(1),
      I4 => \arb_granularity_reg__0\(2),
      O => plusOp(4)
    );
\arb_granularity[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \arb_granularity_reg__0\(5),
      I1 => \arb_granularity_reg__0\(4),
      I2 => \arb_granularity_reg__0\(2),
      I3 => \arb_granularity_reg__0\(1),
      I4 => \arb_granularity_reg__0\(0),
      I5 => \arb_granularity_reg__0\(3),
      O => plusOp(5)
    );
\arb_granularity[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \arb_granularity_reg__0\(6),
      I1 => \arb_granularity_reg__0\(5),
      I2 => \arb_granularity[6]_i_4_n_0\,
      O => plusOp(6)
    );
\arb_granularity[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \arb_granularity_reg__0\(3),
      I1 => \arb_granularity_reg__0\(0),
      I2 => \arb_granularity_reg__0\(1),
      I3 => \arb_granularity_reg__0\(2),
      I4 => \arb_granularity_reg__0\(4),
      O => \arb_granularity[6]_i_4_n_0\
    );
\arb_granularity_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s2mm_input_rslice_n_82\,
      D => plusOp(0),
      Q => \arb_granularity_reg__0\(0),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_1\
    );
\arb_granularity_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s2mm_input_rslice_n_82\,
      D => plusOp(1),
      Q => \arb_granularity_reg__0\(1),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_1\
    );
\arb_granularity_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s2mm_input_rslice_n_82\,
      D => plusOp(2),
      Q => \arb_granularity_reg__0\(2),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_1\
    );
\arb_granularity_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s2mm_input_rslice_n_82\,
      D => plusOp(3),
      Q => \arb_granularity_reg__0\(3),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_1\
    );
\arb_granularity_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s2mm_input_rslice_n_82\,
      D => plusOp(4),
      Q => \arb_granularity_reg__0\(4),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_1\
    );
\arb_granularity_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s2mm_input_rslice_n_82\,
      D => plusOp(5),
      Q => \arb_granularity_reg__0\(5),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_1\
    );
\arb_granularity_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s2mm_input_rslice_n_82\,
      D => plusOp(6),
      Q => \arb_granularity_reg__0\(6),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_1\
    );
\end_of_txn[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \arb_granularity_reg__0\(4),
      I1 => \arb_granularity_reg__0\(3),
      I2 => \arb_granularity_reg__0\(5),
      I3 => \end_of_txn[1]_i_3_n_0\,
      O => end_of_txn1
    );
\end_of_txn[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000100010001"
    )
        port map (
      I0 => \end_of_txn[1]_i_3_n_0\,
      I1 => \arb_granularity_reg__0\(5),
      I2 => \arb_granularity_reg__0\(3),
      I3 => \arb_granularity_reg__0\(4),
      I4 => \^d\(0),
      I5 => \^end_of_txn_reg[1]_0\,
      O => \end_of_txn[1]_i_2_n_0\
    );
\end_of_txn[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \arb_granularity_reg__0\(2),
      I1 => \arb_granularity_reg__0\(1),
      I2 => \arb_granularity_reg__0\(0),
      I3 => p_0_in,
      I4 => \arb_granularity_reg__0\(6),
      O => \end_of_txn[1]_i_3_n_0\
    );
\end_of_txn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_84\,
      Q => \^d\(0),
      R => '0'
    );
\end_of_txn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_83\,
      Q => p_0_in,
      R => Q(0)
    );
\gno_bkp_on_tready.s2mm_input_rslice\: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized0\
     port map (
      D(12) => start_of_txn,
      D(11) => start_of_pkt,
      D(10) => mux4_out0,
      D(9) => \gno_bkp_on_tready.s2mm_input_rslice_n_6\,
      D(8) => \gno_bkp_on_tready.s2mm_input_rslice_n_7\,
      D(7) => \gno_bkp_on_tready.s2mm_input_rslice_n_8\,
      D(6) => \gno_bkp_on_tready.s2mm_input_rslice_n_9\,
      D(5) => \gno_bkp_on_tready.s2mm_input_rslice_n_10\,
      D(4) => \gno_bkp_on_tready.s2mm_input_rslice_n_11\,
      D(3) => \gno_bkp_on_tready.s2mm_input_rslice_n_12\,
      D(2) => \gno_bkp_on_tready.s2mm_input_rslice_n_13\,
      D(1) => \gno_bkp_on_tready.s2mm_input_rslice_n_14\,
      D(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_15\,
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_1\,
      aclk => aclk,
      \arb_granularity_reg[5]\ => \end_of_txn[1]_i_2_n_0\,
      \arb_granularity_reg[6]\(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_82\,
      \arb_granularity_reg[6]_0\(0) => \arb_granularity_reg__0\(6),
      areset_d1_0 => areset_d1_0,
      end_of_txn1 => end_of_txn1,
      \end_of_txn_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_84\,
      \end_of_txn_reg[0]_0\ => \^d\(0),
      \end_of_txn_reg[1]\ => \^end_of_txn_reg[1]_1\,
      \end_of_txn_reg[1]_0\ => \gno_bkp_on_tready.s2mm_input_rslice_n_83\,
      \gfwd_mode.areset_d1_reg\ => \^gfwd_mode.storage_data1_reg[13]\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[13]_0\(0) => p_0_out,
      \gfwd_mode.storage_data1_reg[64]_0\(64 downto 0) => \gfwd_mode.storage_data1_reg[64]\(64 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \^end_of_txn_reg[1]_0\,
      p_0_in => p_0_in,
      \s_axis_tid[0]\(75 downto 0) => \s_axis_tid[0]\(75 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      tid_r => \^tid_r\,
      tstart_reg(1 downto 0) => tstart_reg(1 downto 0),
      \tstart_reg_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_86\,
      \tstart_reg_reg[1]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_85\
    );
\gno_bkp_on_tready.s_axis_tready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_reg\,
      Q => \^end_of_txn_reg[1]_0\,
      R => Q(0)
    );
s2mm_awgen_rslice1: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized1\
     port map (
      D(13) => start_of_txn,
      D(12) => \^d\(0),
      D(11) => start_of_pkt,
      D(10) => mux4_out0,
      D(9) => \gno_bkp_on_tready.s2mm_input_rslice_n_6\,
      D(8) => \gno_bkp_on_tready.s2mm_input_rslice_n_7\,
      D(7) => \gno_bkp_on_tready.s2mm_input_rslice_n_8\,
      D(6) => \gno_bkp_on_tready.s2mm_input_rslice_n_9\,
      D(5) => \gno_bkp_on_tready.s2mm_input_rslice_n_10\,
      D(4) => \gno_bkp_on_tready.s2mm_input_rslice_n_11\,
      D(3) => \gno_bkp_on_tready.s2mm_input_rslice_n_12\,
      D(2) => \gno_bkp_on_tready.s2mm_input_rslice_n_13\,
      D(1) => \gno_bkp_on_tready.s2mm_input_rslice_n_14\,
      D(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_15\,
      E(0) => p_0_out_0,
      Q(0) => Q(0),
      aclk => aclk,
      \end_of_txn_reg[0]\ => \end_of_txn_reg[0]_0\,
      \gfwd_mode.m_valid_i_reg_0\ => \^end_of_txn_reg[1]_1\,
      \gfwd_mode.m_valid_i_reg_1\(0) => p_0_out,
      \gfwd_mode.storage_data1_reg[13]_0\ => \^gfwd_mode.storage_data1_reg[13]\,
      \gfwd_mode.storage_data1_reg[13]_1\(13 downto 0) => storage_data1(13 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \^end_of_txn_reg[1]_0\,
      s_axis_tready => s_axis_tready,
      valid_s2mm_awg2 => valid_s2mm_awg2
    );
s2mm_awgen_rslice2: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized2\
     port map (
      D(13 downto 0) => storage_data1(13 downto 0),
      E(0) => p_0_out_0,
      aclk => aclk,
      addr_ready_reg(0) => addr_ready_reg(0),
      \aw_addr_r_reg[31]\ => \aw_addr_r_reg[31]\,
      \burst_count_reg[4]\ => \burst_count_reg[4]\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.m_valid_i_reg_1\(0) => \gfwd_mode.m_valid_i_reg_1\(0),
      \gfwd_mode.storage_data1_reg[97]\(0) => \gfwd_mode.storage_data1_reg[97]\(0),
      \no_of_bytes_reg[3]\(11 downto 0) => \no_of_bytes_reg[3]\(11 downto 0),
      \no_of_bytes_reg[6]\ => \no_of_bytes_reg[6]\,
      \packet_cnt_reg[2]\ => \packet_cnt_reg[2]\
    );
\tid_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \^tid_r\,
      R => Q(0)
    );
\tstart_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_86\,
      Q => tstart_reg(0),
      S => Q(0)
    );
\tstart_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_85\,
      Q => tstart_reg(1),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0wr_logic is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    \FSM_onehot_gfwd_rev.state_reg[0]\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state_reg_0 : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnstage1.q_dly_reg[1][0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0wr_logic : entity is "wr_logic";
end axi_vfifo_ctrl_0wr_logic;

architecture STRUCTURE of axi_vfifo_ctrl_0wr_logic is
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
begin
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
\gwss.gpf.wrpf\: entity work.axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss
     port map (
      AR(0) => AR(0),
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \FSM_onehot_gfwd_rev.state_reg[0]\ => \FSM_onehot_gfwd_rev.state_reg[0]\,
      aclk => aclk,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      \gnstage1.q_dly_reg[1][0]\(0) => \gnstage1.q_dly_reg[1][0]\(0),
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_0\,
      \greg.ram_rd_en_i_reg_0\ => \greg.ram_rd_en_i_reg\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      ram_wr_en_i => ram_wr_en_i,
      rst_full_ff_i => rst_full_ff_i
    );
\gwss.wsts\: entity work.axi_vfifo_ctrl_0wr_status_flags_ss
     port map (
      aclk => aclk,
      ram_empty_fb_i_reg => \^ram_empty_fb_i_reg\,
      ram_full_comb => ram_full_comb,
      rst_full_ff_i => rst_full_ff_i
    );
wpntr: entity work.axi_vfifo_ctrl_0wr_bin_cntr
     port map (
      AR(0) => AR(0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]_0\,
      \gnstage1.q_dly_reg[1][0]_0\(0) => \gnstage1.q_dly_reg[1][0]\(0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_fb_i_reg => \^ram_empty_fb_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0wr_logic_107 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_gen_i : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0wr_logic_107 : entity is "wr_logic";
end axi_vfifo_ctrl_0wr_logic_107;

architecture STRUCTURE of axi_vfifo_ctrl_0wr_logic_107 is
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
\gwss.gpf.wrpf\: entity work.axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_111
     port map (
      AR(0) => AR(0),
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      p_6_out => p_6_out,
      prog_full_i => prog_full_i,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i
    );
\gwss.wsts\: entity work.axi_vfifo_ctrl_0wr_status_flags_ss_112
     port map (
      aclk => aclk,
      ram_empty_fb_i_reg => \^ram_empty_fb_i_reg\,
      ram_full_comb => ram_full_comb,
      rst_full_ff_i => rst_full_ff_i
    );
wpntr: entity work.axi_vfifo_ctrl_0wr_bin_cntr_113
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      m_axi_arvalid_i => m_axi_arvalid_i,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \^ram_empty_fb_i_reg\,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0wr_logic_94 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_gen_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0wr_logic_94 : entity is "wr_logic";
end axi_vfifo_ctrl_0wr_logic_94;

architecture STRUCTURE of axi_vfifo_ctrl_0wr_logic_94 is
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
\gwss.gpf.wrpf\: entity work.axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_95
     port map (
      AR(0) => AR(0),
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      aclk => aclk,
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      p_6_out => p_6_out,
      prog_full_i => prog_full_i,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i
    );
\gwss.wsts\: entity work.axi_vfifo_ctrl_0wr_status_flags_ss_96
     port map (
      aclk => aclk,
      ram_empty_fb_i_reg => \^ram_empty_fb_i_reg\,
      ram_full_comb => ram_full_comb,
      rst_full_ff_i => rst_full_ff_i
    );
wpntr: entity work.axi_vfifo_ctrl_0wr_bin_cntr_97
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \^ram_empty_fb_i_reg\,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0wr_logic__parameterized2\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i_10 : out STD_LOGIC;
    ram_wr_en_i_11 : out STD_LOGIC;
    prog_full_i_16 : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_fb_i_reg_2 : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \gc0.count_reg[0]\ : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0wr_logic__parameterized2\ : entity is "wr_logic";
end \axi_vfifo_ctrl_0wr_logic__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0wr_logic__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_17 : STD_LOGIC;
  signal wpntr_n_18 : STD_LOGIC;
  signal wpntr_n_19 : STD_LOGIC;
  signal wpntr_n_20 : STD_LOGIC;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
\gwss.gpf.wrpf\: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized2\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      S(2) => wpntr_n_18,
      S(1) => wpntr_n_19,
      S(0) => wpntr_n_20,
      aclk => aclk,
      \gcc0.gc0.count_reg[5]\(2) => wpntr_n_15,
      \gcc0.gc0.count_reg[5]\(1) => wpntr_n_16,
      \gcc0.gc0.count_reg[5]\(0) => wpntr_n_17,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      prog_full_i_16 => prog_full_i_16,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      ram_rd_en_i_10 => ram_rd_en_i_10,
      ram_wr_en_i_11 => ram_wr_en_i_11,
      rst_full_ff_i => rst_full_ff_i,
      wr_pntr_plus1_pad(5 downto 1) => \^q\(4 downto 0),
      wr_pntr_plus1_pad(0) => wr_pntr_plus1_pad(0)
    );
\gwss.wsts\: entity work.\axi_vfifo_ctrl_0wr_status_flags_ss__parameterized2\
     port map (
      aclk => aclk,
      ram_empty_fb_i_reg => \^ram_empty_fb_i_reg\,
      ram_full_comb => ram_full_comb,
      rst_full_ff_i => rst_full_ff_i
    );
wpntr: entity work.\axi_vfifo_ctrl_0wr_bin_cntr__parameterized2\
     port map (
      AR(0) => AR(0),
      Q(5 downto 0) => \^q\(5 downto 0),
      S(2) => wpntr_n_18,
      S(1) => wpntr_n_19,
      S(0) => wpntr_n_20,
      aclk => aclk,
      addr_ready_reg(0) => addr_ready_reg(0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gc0.count_reg[0]\ => \gc0.count_reg[0]\,
      \gc0.count_reg[5]\(3 downto 0) => \gc0.count_reg[5]\(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(2) => wpntr_n_15,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(1) => wpntr_n_16,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(0) => wpntr_n_17,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]\(5 downto 0),
      p_2_out => p_2_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_1,
      ram_empty_fb_i_reg_1 => ram_empty_fb_i_reg_2,
      ram_full_fb_i_reg => \^ram_empty_fb_i_reg\,
      ram_full_fb_i_reg_0(0) => ram_full_fb_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized0\ is
  port (
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized0\ is
  signal comp1 : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
  signal \^ram_full_fb_i_reg_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
begin
  ram_full_fb_i_reg_0 <= \^ram_full_fb_i_reg_0\;
c0: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized2\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[8]\(0) => \gc0.count_d1_reg[8]\(0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \^ram_full_fb_i_reg_0\,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized3\
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\(3 downto 0) => \gc0.count_d1_reg[8]_0\(3 downto 0),
      v1_reg_0(0) => v1_reg_0(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => rst_full_ff_i,
      Q => \^ram_full_fb_i_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized1\ is
  port (
    p_2_out : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized1\ : entity is "wr_status_flags_ss";
end \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0wr_status_flags_ss__parameterized1\ is
  signal comp0 : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
begin
c0: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized6\
     port map (
      comp0 => comp0,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized7\
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \gcc0.gc0.count_reg[8]\ => \gcc0.gc0.count_reg[8]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      p_2_out_0 => p_2_out_0,
      ram_full_comb => ram_full_comb,
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => rst_full_ff_i,
      Q => p_2_out
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DF3rB/EYB8CW3JcVKbSrHxcf8hWQ6Adi2FENCsDxbJqQM2PfEO1ExRaqdTGvESoZDD03M1OisqUy
ZpFV+23YFeI8sgKjMQnUv5Q+JhR1YjTnr4HgKJgC18wUyE3JFNNm/dzDPB46qq1b1ZW7TVnz/iPp
WNX7AiQyUAhvr0WUMwNX7Fyv7IRbwd9EHJNcaV1wxMmcp4N7n3V4w8v3p3H9uJ6xdEmI0q8PRur8
8TOa/LzZI5AIvcZFx8WI72DrmU4lPFOGMAx27MbtMU5k449VvVMlUdK22qLgZ1cVyaPzb067VAfk
IcqzjS6u79PTa9cQucw7wD4tDfoSYxgk34YdDQ==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
GhKx3Cq5+M6nqKsQJNwLMdAeAmO+1cIfyeTARaploItkBTa2e42vrHlnhm+ExCiUtCbZLJb83Xvs
wWLzwB7+dWJjtFr4l4IrgDucTxEZAaS37QQSl2u8bU0SWkWCJZmxbph7WCP394YLRcuVw96XWV6c
l57lWuzrKuZ0bJbxATBlEALXwXU38p8BNxE/gB/p45PVjh1jLP/eOfqDiD4usA5Ei/D94/10SBJe
84UOGq+qHY00YcLWzxTGFL2xSkVQnEGcrZ8DHmOW/1Zf3PT3z54JCDhyxvR0A7ArrVNSZviad2G5
ywosIJVX8KC878npQNpIm1lTE1lTZ2Mc6v3pwg==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 15936)
`protect data_block
dBdWYZbHDIgRBaJpuB/6u4DzkYOuz23G8smt1kxX2BU5JPa8ki63fP1Q7HUVGbDB5Yfj3SGcK6pv
GiPFr0fphfNSbhDRRBOjzT4wP7XHNG3lMpFLd3hvEYJMrMGNa1UXcjMTj/XBpd8dK5tkLAmuscFM
4myetSnF+S9VfEA14l6g3ioTnP1qx/FobR6BdcM7rrFx/rmnNJMj2g4XVyByIyYmBFo/RtiwpVtU
ps7+A4+akdSKhN1tFE10KxbIUZdH84niHs8/HiepEpX/03cdkQYbpMpSTZYvh9FVX8CgOPpPwsRv
nkp0RwWd6v05oQkaXN2n8FRpW7LM69V5a09rAa389P64nqPNxt4CkErpwA8/ZkKg0SPfsdLDHnS7
J93hiXbbrpL4Ih6FJmqBLO9ljyBVHnR0KHxleNlybvved+wvZqNoulL0POlaa3rh9EluJdDZiXQI
LNVL1sVdY9DrRq6WeKIg0xjByZXnh3HAlduzSepAGdLckG7PtzVZuOzDLV4YekybV6LQzo+1uNJt
Ad86YyDnyMcosFPgKACUnVEfOsMw1lr5tN731XLSg74qIfGtHyCB7Ggw08mIwQuqy3auo9MFJkrb
cJrMQMx4imCVNHiAx2lRUfvFtO9vyKX+c9AKe25GFt3enuhF5+dyNj7FP+lD9RUAtlSD+yQuKKpJ
kIC24bN4HdBBReOEctRZ5WYR5gNeyMVY/4GvruFQ7DjQK8OUgcZXQeDUaKFgZqvFUU/pNou2vTTS
obDGXjo7VRKPh/u5LkQg+lbwhjW0tI9CCc+4/9F5Jf64wGYB41+Rn1UkPcLiT+uBIO86zmzx8UG1
BbXpM3JlCz2McL4J3FP0iVY2pdNTGcCIa4e2bVTAIxnpcsvbn/xCoUrlidCxrhkYwaW1k1cut5F/
L/IudEArQYYL9WXzGbIU2rwo2+Nomm0UjHcY8MYHopi+LjY+a6PsPtXTHjP4TcJPTpwvMrmclVzB
3h84ndl4l3Xypq32TlSfGHw/f2Hg3Kn007kMCccfRudNFNUf9lLt2gEs+DEcyz6Y4RgDZUJUYZRg
d1H6d5MiT87bv15LintcReMl3jm3EniYsJMy6jftUOQAdHgE7q10KQWdye80cOAPVIMWSE2mT/pe
6qZlWOwnbuerE3HLKPi4y9u/2QFoTzzpyDGZxOBzbO4sZk+QnuDnyFOsXxesFYsbTLOo6tajW5+a
LP2TLR9GKbMAIPnTNr5eQ2AlXnxnVSw6RFA6eFgaktgPr9f3FkAsmpEgD8snlYOnYwR/TLGGqEVj
WZFdM8vHA311Oa2kJeWOgXN162yV10+XezuEo9qw5dGkNoUj1dhcxRiqe2FDiTC0PefyXsQpySdH
s/qjq9LaoEHyZelD+dO3DWGu1OtGS2MLTugOAmlH75MzU/2e+2xjls4CPjjLuPqJuiKwjPtukCoM
PFXTvTdSAGvJws9fQA7qce+argntbv/ThkQruiq2BnCjiYhge+bbJ7598fvpCf10vkUPtlVqqfzP
Nz3/o79lItETMeMC1hZ5mbyEqPB6HJfOUb+NoTXuG6XK7Bcy6Zw0PU3Fvcx1Hy5i/+usi85YsY2M
Y7m+TSFe+wNiqiUHCTfEWRXjvJHQHahYfMOTN2Bn54fBAinaCVloRkLAW6O9dnHspE3aGA9pErKg
1cjxH3V+X/W24fMIXnw1VodCBO8n/Dq+e+Wk1/4ikkifEIZ2EyyORTYfV9+za+8suk9fOowYGQ4M
dgmKYWxRJ4fqhk/JpsOcj6YzF9AiANh/ECn5+d6IrhSAnSuOYFToqaFdA/5FSMjOr10n5kUZ6RDD
eHXNbYRtoornrxs8B5Eo3+sUhvNc6s6e7RYFZahMAyoURrMBTTQcMIyj8XlZxUgd/RLmYSb1fk/y
44Z9RmQ9/ENjikZLrwK5BlR2lo9guM3VIbv/4jfJPlSOuki+HGAIYFwttLgxyLKMl9U0nfuKUUov
tWQspzuXwo92Fyiu5fZOF/ROw+q971Qhj5m43MuVlMchTsEMQUHmctvKoHRW5ukQiaKc4ZGOgyh5
IfOZghExdoHZCLw0BmZ3oFECL4MCulxGaUdzNOevh/XRcCQHo5B6g9tpXKg9AHR2GZGyEslBNORt
m9MkMgbsrjXd98lYE9DAc0F+b8nXk2lz3KPInI0OA1gGQ2lK09lvY5UDwf8QraU7RTUsRPKRD+WQ
Ts5za+piczzRy6Siuk7vFNUlL0oQp6+OVyOlwsRCHcnkwev5RQ3hOlR3cIcT3ePyv2+2VdUrYd9r
xmShD7vBTjYh3uIiMXsDACNWR1zBccC05M5J6RS6BBajRw1BYkwb6ypJvrX78dFoUQUlukrrlt3k
QWtt7wLkg8yA6UTGwGXCQhC+Vi+b+/8+tb1MhEGS+pGXRNqb+5vyWPzE8vX7lQTM1I6/XPSg489q
eIB9n+U65Y6R7egoOlSUOPxJrLn7UZs0hA6Emu2//WMPVjU3XXADMYwS/NLmd/bwOLpDkzf+Oju+
HMEZLIQxh84LzbK0fUpkTaFoPCDJCI5oJ5lBWu3CYjGpXNu748OVt7LppFF+0HDSGh3RdR70Oh8g
0cj+O9XUm+Xw/6Nj75SpFPEmoF3k0OuJW6MyjoAD+TIUIKycNIc3R8CIS5WVz2H5ctepJvJi9l2I
2xLmvthE7tP6hdaOsWDKaH4rXw7quYl1q+7jVWeYMJ0mgmWogIV1WHjf6NgR6Zu6+05F7bXTvg8e
LeQN9fbKmW/f3/MxBL3ulmo/uWx5gkHTt1EIhcazKS07gzUkjGfubJ+jb+D1CumKlVISx71l5hqH
K9+nhcp4pHOfXUJKHYl2DfxBUvaTk5Ol9iyhe7w0w+6b5xTK18oMyQkwRtPe3m2WwJ/6Q/7WpYNI
twq3hqAumWhwgt9rETBmfTbz6k3S3FgeaY6ZOuZ1wCos90nAUnOL1Bi2WyistZ9sbS5SAwo9p1Di
60yD0iso+MAyLHAmchjVELH8pkMzzn3CbQBHbOnC6UW4dcxDCR0J20oQX9NpIYm8P6yX2ZM0ws/s
5XgBnHDHBXoL2p/Ui5b3EHdNMZc0Iv7vbDE35eaTOr3t+EhtdR1FLz0alXbYQsLPQrjxN5ZCXwxO
1OKKVTTrvJW2q09OLI8+VEhBh8x2RdeSKQmn04lXPM7GxlVC/wn/46MvqEiQldRFbuDKAPbFUW/2
zyKs3s854ePGCPpHB/BcX/3WK0JtkcghX1f6hAJVLaiiKWxdGVOGFPV+DcgGwkZUAhwkqWTEbRbt
rGMhi8SzF1KfoqiwmgDlDRdi0bcZ+gs7+5RK7p/gJ4ARtWebxsPmD3amZXS/Uj1FQCJbHGVpoKep
can2nlDbaPyZs0VIvVwRr2dxZeho5pBemoWgiovMbDOm3V4AcvRAl/iqfLDm8PKHbhau1G9EtVcH
YaU1+/wKW3DIVUXAZFAdXUsDvnvVydcP4dOyc01LK8Z1GPNXXRS1YptzfHcHbjlhEIpZhVK+tc1V
JOdBE/opagUspJA7MOZS9a+hVN1xuuNBmp3S1AP/FcoAgzcBVCl7FFbQQuvr8Q4chJzC9m+Qj330
EaYEchIgAvpT0tcRbDjrkOrTkqAqMy766HH0BYlZLgMIDzrzBn/goAdS07/gl+I5uf4Mw0qM6Xke
0irjMSyxLydWS5+KuAlDPW5SIoRz371sxUMm49ySVb+s7cYmTDCAOZDI+qX8EsqV6oMguNJziW0h
1dzgIvZajEjnW9+m7UuCuQgK8g4qR26OnyUtRlc0MtI1PWp5ubQEWYneSpypr/64Hgo6BLvQnjBg
eBYCoIHH7Okbh39tn0pvURarr8He0RqUrU82mHKNZlOlqK720v3w8KyJYWEZxn/j28YvoGku9x2V
q5XTTleX6jvoGjC/rbNXVjFMPgn1fWHwmDsmJ9mHLw+ulH7gnIgRaGGgRoPo/DJPg3x5Misytgdq
CA3fxWDdbfoTCJLk3r37c6LGbekKLUmkEppxsbNCETJDSzZ6cdy/zmH0UfYQjBrCA6qYzARW2I4c
E7BmO1Q23uFs6C1II+nAsXrZ7Rx3KMOFfEVVXDfi4ShRYI1RbGdoJf5n1ndHGQ7bn6Q2xAxM4e5P
4f9HguVrmBJhcAc7dYFjLVcy+UrVfMz11TYp+1FPWAl5Xt9RUhCaeQcvtzEu4X6Gyp/yme/E3TGp
7FN53OAS+KpU6tdqg9HfDPTMmwxvUGXekNBBdCQAyigAhoIvzKbOtCnwIZQ6DjXM69wm4S4sFNpg
+n1Eyk95Ochvp8kh6IJJ8A2Sy8Lo3anIWLooXlX7b92CafnRZgffjr+gir98d7pThqvvUD1Ij2Lx
LUkWLJpXSowpci/HIj0wsEDeXxNppJxMq4MTm6yyUSFk5Dbb3HA6GNM2YLlRupzcXWl3TrfAh0M6
k87O82sg0wuqh5ppDuyo4h7GFuSv0gCv4hlAcNt4Jry7ETnQ4yzzjVeZpFLJpgn6lKskTxTkJ338
S7meyh8Z1ccoYWG7EGXIo1u6zWfXphcILWRrDYNASnjHBQi3ZrCcW79F3KPD0TkI7zfH6pucVwA3
mzdHNReKWpiIWNog1664bcdSQghOsD37IzsZTN8jK1OalqRZTTkrge8sX4gBHsQqyH9wEav27WqH
80dzqEkFzTX5GjB+YvcVo/uMArGG/2/EbEq7fH9QTo3OXqF+GJL/C343sfnY/IyYx5FcmcXtt9vt
JyD2v1AHi2ODRQKjOaJrApctSEpZjcvpVJMo8cX16fM4Kq26DbFDrJkbAjuSgFWfSbOx8uah393A
GBXVgqIgMsgzLDv701YLJIF5cYanX1wPyqdczSBeCaDYJMRw8bEMXSxcnVjMQaKYd+oARb9uDfe7
y0tFbuDSa5lX9jRSyV3E0aL9ydsKu4Yck+qxZa2D/jUEnlBT+3jLCZXbKPOABjN4VuxE4D1fBUkP
UuETcxY9JsAqhj57J0WZbA99oQR+SqELUODNCsCKv3VjFR0mplnw7vM75Dwl72bzgZEYaKzm70SB
gsEn8xza7NHGGcvBGCur3XOi8WVu3IRNv3HFbjQ8LCjkPEUeTEl8gn8B90+D+CTjcQ0PO+smRetM
RtAtfheIyrOeEtOmZB2QlNeplBHPDPr2Oq/0iE2WaUHdW06vpL7RQpUoqFnjntnmlYujr4isujcu
nOQHl7QVfL9Dhkw8WPsgt4ilbVsPuAV0TSCw3wJJsAfA+qB9/9p6w5Q3ygo9PY0h1qcO8NE9v81E
ilpwUfG3YnMRfyFchl6G7NkWQInY4h85Fi9EPRL+OAiRQQhv0QQTCM8OUdeE+W6Qmz7ne/UZwy5g
rdWMdU6s1MDT+hlKEU+7FLF0SuBJxwYCTBNbvuLLuOg5SqZX/B6QbtAe/ZfUeCrabQj0qEg3wHOM
tZXp+VZ/omaJz3jRQm5A9BlXysplhBXo22dbPRHrbHoF7TGiG4v+yHgKWl1V1FndGEJCe7itxhWT
GkwKgEzJyi0/gwbuIJ+fNxAXhKWs1ufBDeN1qJFKfxZLT2Nd0CuCIrMekrhIoXCZ6TJnetIsns/J
+0iirqvN6Yf1K+Iw+NCNNe4n4GERh5vylE0zPJ7u/12OOdUlsb4cv4DS+Aavot29OQtNTZEUQPex
xXWBft7SjfTQnxeCMX2Y/Kjgg1fZwzmIM5yCZTGpp5bD9Yz/ugbGyHJW7gNAklhUzRAqAyG75r9H
hfqoiMAHUA1NQFs3c31Vkd01yriPklso3jXaR9TdONPilBzej/LImq+jEOuZc3Wt7oR4GLicvuGw
+EP5ZJLr4CniLztbpspnMHSbs8UM8RxhUxj8umXZqLpnyClOLentXQj5ZWi92mNgMvtLTD5cAwzG
zLLcWSgud7J+2sERoqHNRyQ8Y9ME5EJPHZx5B5SVsm3+qUnvVyqX8U9TL1Dagqvaa8bAQ0qK6pBU
5M9zduwRMSVnLaBEDpgOEOjURxfr4vLFNAUu+X+Uavs4HKRUBBKVfZ6GMTPsMyb1IBGuGZ+5isAV
lpYnv0dvBDjImeKBY3bujBpQC9HeMoGuesbQN2yIiEDh5q46/E+glZ4SF39joPOE3DdPhTmX5+N4
BKfNrH06AcIiWdD4P7+l43peqJBTuw/AFuPaSci8x9udhKjFydTt1ikMTTaSReUs17kl623/vwPk
CZlRGk9lbs4k6/L+OGiYXDKHxDV3IhrccvUNzbvkBLgqNkyiKE9so2er4fibsKrRzvjs8JbXaoS0
4eD5qRCRVeToT9wZaQwxe5+vJ+WGeaSchvjX0hjMZ2TK5nfvYeyRiTP445T77LNhqg5zcuvVERrf
Jw8klA7NnrNnGpiOrq+8mMQ0RO11tJWYGs9lVaXbjLaWBVhlfOKeM9Qk3lwFWKJewNW0VJBTjetu
8d/DmbZhkr0ncbJZQ5O3jObi/0WXAz/yYqRorhWNH5jjbXhLPcOrF4IOL/uiV0BeCIYSBi5OdPG2
Tw24CCFrG7h6SbftoE2z7tu14MSuVhz5KDsxTfIy794Q4I4v7ZhXhzeY19yw0bGZEvWdR95qQ6Fa
Rr4ZIb8xrFTtcmxdFOpgQnzZeVZK+6elOVNBkiaM0F/3nXn6oAF1d8XW98iEGP6KAzX7Xcp+2JB7
ymOlfrIFgEVg0JAue77pzoLCg9/eNEih3SLOnnFeNwcFUQv7qu2d72YTWm0U67hQqxkkJQZOad2t
OGXfWsoWNlMBi39raEca9vsERgg0Dw59DiAOGvvJmwb9NrcP90Oem/mf53tJn+aNQedVGH7fPYDS
BpZjIFloSB6V5nCZpIdP70iq3ArsfDNBCLPuJC//nxEPSxct198I4lM0E1GTurNmC30sS/NxVJZr
hb7M6f97ZKvuMaYDuoiN1WzBsU5t3OHjgPTIdrFGEBpFpYj7jTs12u/9427YFZzmmS8J4w1XeMJ6
E+9dWMcMzCuHAvuXYjkjgPAVOFHmUPUdJVK1xpeizoiSetKD+dmSJUKRTfPaA5P1LERq8xaQLAt7
dEHSEHkssD/nKIJcLXDAxoarRIuvXD5i7ISUWghwigtsPOyjgHKQgb9+vCU8Ps4A1TcW9gC5m8WK
4bHTpQGUvI+RgETKhd9voi/ZrzfraaUtgLDd/NzGEwrU2yueykY7CJgnaOZzqUybVBdal67DFb6k
hxYVonlVeP4Ik5yfx9AOwBk2YqfIwaldpHnWl5eywpaCdm7ZBF7lblgsEDF6nZunSrGd0+vzSEqV
roWNVOaxw+3HmIyzDqHA/lnWNEzXWojGXwJU9Y4vGWrrkJpBBvPMtsxYOi1EDAK5zPGv8RojGfJj
twSi4mt7Dkob7sPRUEzWYF6IM90tJ/PFQIys7iX9mS8YmnJ0dFEaDudfdHirt1V380O0nN+GD9M7
GlZrZr+9J+gjaCPl/6vTF60GiW49xRkG3LMJCtnEPNakIkzqGEkq8fifD9Tc99jvC8D2BmA44Pll
h46Icq4KDUiFlgTgFm8+QkneURiNQng0Fc68mE9PdnlXsHLmmDMSSQg88YZX+raCZvnwOR/llGAN
srX33T8O+LDqJn/WJzGXNSGiw6/7gpwBWwL/l45IIqeOUDyNufPJJeoVXboXkMPi8QvOntqLwDAc
xl0Vh2pJoZ+JNB5CT+J53Agu/HvCAJecG0Ist8CFS1b1TrEkcpa76SitSQWj/K+FqjYR7ouRWIA0
0Q0Xcr6emCQbjr6kK100YeR4si5YzaM58k3CbPi3MUrU3kOqIEYRY35PV+ERTXaNVZJlQqzVY6bC
F8ceHxexJ/zwRm2EGzI7SDShP8iU/QEvKdmO+QHUpgiDP7E846GFfHMlQJeG35QPd0n9SlaEvsxC
+xBNAS3PKwj91xqN1nKXDZMhySJjyEInJKulzte26Vid5IgrBC0otjYFDCHSgqu9CiHjR5f7sHzT
+VOOhFx1/T1YxHbrgSMPLz7VNHB+OSZLTfmsJFUu2umzGV7yLkh//D8HLIl0uBVv9vON+aEAJKDL
yQju557dRyU77vF085aktx8lAdNaRcwOX1/+RjCxfpHySjQeRtnih6tDYoPiT0Jxxuqc4LDlKHmK
JEtv51qrziJhFW9fmA+xcwg4Lfk7htjrPPg+HQuUnapwipLS+O+bOuv3h5I03IskMTkUHVt0WAVs
sKOkMiT2tj4SAKvDwqdKuLUc5QmkgP5HuvdevV5bpje5mOsgdr18tWF6qJsZe+kajno1Y6KIPKq4
cvuTDdwSAVrX+1bIW630IDbWLn+pbXRtx7MFzDTKYCMTYCSb4uu5ZRU5jhfMaW6J5kKjHKjsqhk9
QQzsxEFNRIPrLzOsPUkrfVt1oh/GkF+gpqc1fbYIQHxlc0uXVFRu8J1Wy4sqWOXumhUYIsbzJwbI
XioWCLbqRw42QOF4xuYefCinSgxU6n/5VoyKNfkoVSrOgE6SrjJwedtaR6W0/YIjaO+lSKCN6tB1
wkIDSbrK7uUn/gDHw1BT80CaL+6WzJsaP52JcCpGSTmolxpjvnUbeCGRAQe2FMtn2KRpcSV3NrkY
8a/R98aO++f6OE1IxP/fgVSxw69ZGHJun94G7m34S0HB3QoGqnqN9sv2DsNzUyiu5T0wpHJXj93D
kxIyU6fDmt1i0QLyrlCTqnCHBPWho+TafYpZ/0ZaSNU1AdO/SxZqkEagHuY8lg0JeVY8hrdr2NJg
t/ZIoQsBpNSIdzFkdVIKvMBOjCn4pmIFR3PVB6d6Ux1lCLIaCshT0mL38CXf09fXopikVeI3kRDO
alnTmGrxlVGpm0IWoC3gNxAzEOp/fT9xLF0hLqtofl9Gg3Fksl+TIWCbgd5xLaDeCKmJS6WVMXKQ
gN365uBdAfqg8PMBBxNvYZoaKBrfxKEpngogmdm3RRjne33mcxJVsW8mTfJrZu2Tv6oDRH1yW6RY
ZVtSgBiOJt93RVAZ0kzoSySddCuxvo5wvJkhfVIKHJX3i82XPeZv4UsD1KEZnTGneOIUx+u2rpIF
3ep19mE/cjX2E3QCSA888spnqLaFI4zRmTTs4zaaFcI3kEJFIQLjaAwEWC5+WUOi9FfcHVTOOklJ
9weSXSK5ZYm4atAuBq87WuuMs3B50c4+B5RNJuhIonm8PODArf/ZL0ZtNy/TACmuohUI0z4K/VJu
BCwPuJWlKTTyuEgpLtCjzt9rS5nCY3wKdw22fzaz4wswMMtrSynYG0a3RapcxLweQK4aurWnbKb6
WYyXw0q2XJCA1zChqZMZdXVfcsdE+ihv2g4uIzqJ+dZf4AMazbEnQpcwL+Cst/ViNyOgCTEdFipT
uZ5wA6EARvLM0Am4Nah0foV+vjVpcdaowkgo8bbnMPKERzhiUA31GfYUl6kQYjFUD81tMr7pB05r
7/pSYRJ5X/bX41eHgv2KzBUVkwZuignlIkoV2ggcd7oQO7hXLxpbvQ96fYk420OFSr8LZRVYwiep
ju5nw2pdfRfedCRDqsNNDhdBhts4sVOiEs1wOt68/t6yn4t6iCj5zQFU7DeCN//VhuemuL84L+an
q6Ytzwou5hWkizMtjg7QOeCxeyDJPbKYKTkBpAG/o7C+SaX7uJveCg+8qE4TlsAxxXybCugDHppJ
pBWM0FjMCbuc24dQTIRzGdaG/advwTBFqSK95wQY79GVR93kKREiDH8PWX+nc5Fofu9roZgcuxBK
5bSweU2xJssoNe/d4/gzYsUXqFRh+iRoY3rPB8JzfouAPoICMeU9ju4eJQGvebyx6dHoE7sV/8H/
1LofvGFJB8C3V984QKT65Me5HgYCcE558wuODdK9b8zLL/nuKf6nmiTvY6OFSPVPR4v6a7B2ltsq
zDVLaYIyVqF0gnMSpgWkxp4sHM5GvRd5IxN/IAnwtujUNHYeZcCCv/Muw/mhEm9Ge2mop+2bvgX9
6cktKAMCnZRgMSdZKeaEEcpBnbEGOIXTMcVT50cZzBMt8DeOQSf2iRpuBAqX0lqldOciQRKjh7XL
1IWYXyrbpGaKjOx5c6vGXa1lokt2gna5NnNCB5cSGkWy512X8WEeVJWhMXSXdzK6K+RsmDti2+99
HomrvhrmzNK73P+aG5R9wQ73vNRf3IqjrgQ0ktNXI+7j8HQ+qM6xzCATGZumo+7p4mwDq5kom1u2
fieAFU+1AGAz+o2mUckNK7lYw11u0ZXqCyX/lBRS6ocAWTmFBqG7yDyF5CD9Yim5yzGH+2AZNGLB
bMHaQNyGPS1IOaM+z6olu06WN0Km3GRAAyiJ5GZHowPi0avzYXmK7fo0zYn2xtyx1Exu9T8tgWe5
hQWeQHZFpA9DRb4/8VMXYCXFfercqZx7iHoOVNXCG7Lu1NQ+UgmfeGeRWYQgQtwYeSeP7ePlTqWt
weDBA6EZFoCzSb0NcijnDBT40Loqtq3R8hObEFMZCoURN6pQx5Mo4kzzYYBn4u3N9qmw8Ar/DOMk
VNsHsYl1zvq0x5/aqcCGkEPbUVoo/a0cXG8Xj7AvMRrt7y/6x5E1qZ0Fmdg03ElHgjr3S0T7FrZf
Ajvu9HembgSTZ5M7govDkE4Iw22NWCbdnBXc4EQ8mHyUtNil6PRJZyKanGKoeXFo0SGmHs6ZETBa
imHBV905G2hzxaPegIIPfLJVarrQXHQPpNQRyhFaQSzax92xnU89Tw2bZJjbn85F47YdwFPCrtmN
idPGE4f5vyL4l80wky/4AOXNYCA7MOuG55Lm3heWzbiZyckqreuNaH3tkyD8mbErdsGKlBFNMZ4V
NAhbUaH0cM+JCoXOFYu0KBL2VTeWPmBpHJIMdR+hYyob0nqujXmm41AMDfV5GHpIJiaKEfALuQMz
9/8ZDkY93DRkC2pFvwRJpkl+UicYqpWcWCapIlbGHDGgnPpNXk5+EgSqPwVjftQfYmB8Wa850c+X
6e/BlegKZoa0SC8Whi1RLqS26HIYTj18i1opVnV4SN7Tf9FmwnrOsN2qlmkFyPC3tjmw69nzmk/H
v5Wl3b3FbE0NfqX7osoIHvFa5Rx8sXv4TqKWhO/dXqEALJZ4Bvie4aylBilU5/DYOsYArmSmPV4N
r2litqWlluA7ZGihsj0UON7YCjxn6q4Njd1fUmDefbEwn0jiWBnkwJsJJ3h26mr/vnByOFIshSkw
6GTAmYXqSzR+7mkHYPnH7sw8gwrRSmdUGXm876zt62hsGmkrLyPmh0S2453/ssAj5ODWcBqDx4Xa
Dcc9HMZfw+iY59912cl+K3qbEqupxGuYa2Lf81BAkxDIjmWw+Tr/vup80eMzwinXneW3gj9wd2Mq
CAOIGa8upf/D7029Bf9URVn8IxDvtumvOoGdLXN3BgsA68KM2QoASOE8CUBox0F5ANmj7+sgK7E5
wf16xlJJvV9B/W/nUh4Pzr2vel9j5LIMAjPJWAPu1OnQFD/HRXvWkucUPjeVyUFVDDb6IERXS70K
2oQIirwkqFhgv1yHqQixyxoMxKeDOwJzcWWQN1kW+QX36Jf6Dss11/vw04KeYfZHyYat1X6QDoyq
51aHGt0MPePc0RETtjxAbXoVW7rcjDclUGC9Ev/lve7A3FBSPJwQAx2AGMXw9aIfVFHwDEQfkDl7
W4YutPTpiXa6KBXlF4BzhrtZaSMBo3wQQt4gD1JryXob5gHEy343BWo5Yr8GI59IHAMyFhC7GXXb
sqs1muFUTheEreIDFR4arZFb+tM4gtCxEHOUzWz0Cyz0WWHSv4xxVrKimkJgqmztZVx8Ufrv29n7
YSRYKa3fBM5zrcYZ49lm/M7oQdrWn/hMnWf992HqKDBH8ga5XZtNJpjxqg6b9CEkTicnsEUgHSNx
6Mj4WoM6oXO96WXZxDRijbgG6be1cqo0DuxOZDmBaH71PUDwHa3AjtELinIA+nMx4LIsB1jkLy8p
ujurvcigt5takXBdgCd4W0AXm9vnx1Ege8SZXAL8I/IZXWPhmuTOA3nmFEwcXYWylLXzjOX7kTlG
PRgGjZWxDl4aviiAx2iV4nyez0O9UD0VZSf9llhbUJu3L4h3DgTi2RuY/q8YQSi5H1X0n+0t2Y7i
FNIUwpYb64+dj8zzIKNs+Oa+1uz1bajCEq4MCWV4+jVFLm328huCNFy1i2kJYcHrg8qOIE4QTZC4
2iVqIGlAm6HbFEWYhLyAQzk8AG6EKghrrc3ryW0RFvAjLi6e6itPLtJcREbsxgxalRkeA/bWP7hK
WBMIQhRcq2poORLfCLzQqnmhNtHHvligP7lYw8wTcGk+ICms+o05muJMUt99HZ+QBPf+uUdFVS94
W4Wupi8jT/BPEhRq36aDQ8VqaOyvS2VthfTrevj9utsTE4CqKfi4OObSJLYFTNCpviBC59zeJFfH
JpFqXymSy8QzzvefaWizcZ4Yy9M3WmcGmD9oRE5NrMBUTrTEWS83RyMw5d2I1TkeTnnMmcDW1YDP
FS84D9M/fy1M5IQitgx/B0L5LarQR4rUkflQMt9QgQQzbQon7c6rF1zdcRgoUYx4hXhVnvxlw3sC
t6gWQycFDCTrWbpsBnNxEnYB9EYl5R2gQP2Y4OrN0n4+kcnTfCoPuif4+CDDaxrfSSfkYPzqmbnu
bWY/1pvG75o/P0pu8yW2pRJvFacp1WKyCW/GwWrjn2qFeb00Bhkt7UtHRlcg/ICD5khquWpfFSNx
/iC+DOKwV3IeH8TRJG7PDmr4JXDLOV81L6mwYK7OFlIPmUtPgf0R+MhJxKpAvwzWNLSnZrn7FOm2
EjrdUW/UC2p/8JqXpyg+AB2qfSFMKGSBzKMfAGGLPL/wrayPL1iEP6aZ8EPIgmmBkOZyWdyTaTou
8ogCL/6OL2QPyzhiOOcxQPXZspK+lFxlHWRbEAUo4oriZQ5spXTXZc8dh6C9olhCRDhI40VCHSKW
JM4RvnEqdupQ/LuaL4pMG8fbLJSPfLHtThA50uuNe4b5s+5RurLkIAA5Q5pmZqMjssKK18k/SLdF
kieG+thCwcpppwoX6YJ013xOKsfIJShJ2W0xVQfvIkjuqlNFrQobbfhTZop5w1Dh/bbo8SaTaIig
RcrRl+zx8WUYmzxSdlyqcX0/xkklBOWrc32OikMtMMyG3jjN2luRvrVQWMWItMzd8opMzeCEyEq3
oXdHn0u3Xco/vUsdbeEr3i71NCPwQm3xM4NZCAYPN5iBSyx/HCPKNarn5O0X6LJPWKjA47b6nV3N
2BF8qd9yhXkqRR5aHRsgzhURxKsTOzjcFYrqWcVvsJid6DneXKyRHy0XpLbIjlS9zJdMxxnREAa6
t/2CGNDEhNWTWOc8avEi9K3s3YKA/dumNdn4Nfo21TUYcIzJKiqfSVB89WnlYOrUhj0sACwRR899
JvvXTfrDUT0aynv4w5sOaDYlyvF3hqEubLO5Sf2vxykxzV/rUxEvFlDJyH9oFgEeSmzMeshjkZzi
jOcEoVhA71eZDEmZKHXEGxgwxRgaHT6ylQZwILMFa+g0oswjzdWTvsMk9JniZqiZSVyZP+VvktJi
fuER0w2MSBKeunnW3E/9i07Bf3IdY3i/IBlQsSYEQZAtwJYohnC+ev3rXYZzLxZnOUEzkLMljUfn
WL900Oej+TXR01y7hKbfUak8YnhbeBAtqdQVBU3ihBty2d1cqPg0wKR3CqWPT6bXvbqOmIAqN6sR
VmLK32K0NpjeOPBfdMmQHA9c7XJNeKs+auwxmnhMWmwg0Krx5MUqgg6QI0fB90mfhCdqGBQm7DLo
HIammnLFwy0Nvgi812s+NLwOPJYu6Rz25acV3cKBcBDHWixLSIgYjicKDkrrJDK+FebT8y88+Fn8
0txMAmDTVITXnHS2ElvwdB4Vf955m9PTUejqP4RzWVrN+Uc8ytUhAFdG8MZwCLjr7jOxL5mZLOSv
+ogcvYBLyKQR3I7E+vUyJ+/OC+e0BIODgl+0VpAwooqcx3jIeWLJy5MZHZAAWNMeE3jKg6pwG+ph
E/8x+BQmuqbR+2yWbGR/9uymhV8d4uQnjj6Ctb6XxtxumtLqPJp6Aj4a5ddMPZYtE8PrUac2Jacs
M0YyVIfAOvmpHwkI2rkRTPy/erql1zC8zmp8S1fkuadc18nuLSsrlIpA376hg9OeqLzeDusAMuvy
bXJigJuVtDLMG5FFgm9rQFESENxomxVU/eFnGMkgaPonrdFjl/dV4xC7MQoX6vB7u4CTw+KgQ+OK
GteYg71FuyErMoVq3HQ/IVsXeXu5hGrFia8/j6L6AzQOEy4nIgd89HNaBxwYJ5FDWG6wLdCRIwzz
uLrRNOdBR+jL1/dfQ/QZKUeABsijaMqEvQplRfe8oB2iNDKo/u6eQ5IsLRazRdzbGMtW19pgFTQU
YWTpz41GKqIZVJV5yK2jYISRg2HWo0u0u4LJr9NLoCVXWjQ8TbKQqUJjuAvHu5lM1No12BfCdEvL
CyW/7/d6GAhIouDd0WJBysbsLeERmma7BbGlzLbjWmaw5ICCx1DRDrMn7XaNGzzsEJD06smbRq27
Af+gBYZBcaQqrAGS9kEn/vOhRE+ucvglgVNzyNfA23qYXcknp4Lt3m27lgvxu5c7lUbAuU6IEYi0
s+H3DSxF0ukyeqczsvZjdwP53m6TtzCIAkcgvI5EpLmEPInJTUqPdy6wpxuMDoPOd3jLRamPjWgs
gnMqFk5IMmTFHr2sYUAEoOQszRIoSc3vxh0qbsXTi1AAwUKHB4eBq+B5AqmGwkuCq4O6zxmBef0r
iFz8fnsLE971sbVK08MfJDWAyPezT2KUhLO0cUVRd/Lw21LptY76umN7hZraMndKmSPmV6U/TpUi
ijGW+YxV3bhIn2RIZPPmlKsSCOKycF/GbceWPeUaxpjp5mjsR8PKmIQDVg0z84HKccR+fSmAG4MK
MxpzfGMoPhY1gu3IJETKfuEkKkziwHdr79LQrk64c6ebBjhPJX1vnQBAfBB3CIN5W/+1Wqv6Nn0x
u4Jn6edw2m1EuC2xsAaMa18HvmpDkr2AMYhofMjmDPTrYEIP3r92jjjBNq1pEv0ppVIncX/XWux7
OlK9aEOR09D/UEoxwpEeNOBqa2bwNmq84/owppkiwlMtmcBNoLeodYMIZDw5DDOMj7qBEA6Z2UGT
mQEF9WXUNOGmKkGzPXbsD0++/+FpMk80PEvJaKj6l3r2VsmBGlT0XW/Gw4rknGVoxb+A+Zt/dOpd
X+5EMVRbon8okznQmU1RsojOpqGn1C9xM9rdqVvTtzJAzmh8S+x6ZxB2X8RYZ+ev3MMjH4A1jph7
FaZEmLzkhtrdkpDcChl8+ETwn7OPo+dBa8A0WXU442KslSixKnDGA771iABgAFohgq/JBOrnpaCH
yqqoYy2yq1oHv+ieJWOKHsZ5rU0CbHxUQ/bnLIqz4Nb5xhJ0NSoxTp5qOkc2xLcJ5Z4g4n5ClmFy
TkwNX/Th1tuOqOy1cxnqGwYpHGmwdfVLCqLaOUckkStYHGHvIlkHquywdi2YUyg9gfeUVrixg12e
DWR2uuwhrXjHSqI6d8Pr90m1j5i/ULJ9wbQqmovwoJ6WE/f7F/nu6iAf1HLJB+UI/gBLIigD4rtK
8OYrWUhBybpClDN+pgAYlv4HPW7BgRtYgUy3Fc63eyXEJ++HRaOITLzNbXXw8Lh527iH3EnDRKI5
wxxVvVIGocgv7tiQvtq06exBlHPoSDh3rNFYrd7Av1rl0zwlg2XJ0ENu9r+rG3ujPpGK2K04dkKA
dOuDDPCdp3FJOCEGgHu+QW/5BY7MfU0HmRkbxcb01JYOZq4SsCFIv1G76W/025Zt27t+zcHEGvXC
sbK0v/NMstXcgbn35pIErkML6vNi6KG3F/msWzmQese2DHHi9cHKgZ++EQPSI3r+ISapuNo+VaPJ
O+v2FEXeDJISe5mdR9uQlRXaq+Ix/0a7S8OtLLxmFqwKNIiO9bRBlU6qppGjWnTM8Y2kbXh0zbY9
Ft4kRPM06My4f9xV/Y9jA8kVJs3pDAJ9NI9v82265AAkfINMXdP0JFVF7eLI7QG1X61Y+jh0sFPE
40mB5vKwmwJv366TmCEEax6a55GbWxS/suDtM+zB+euTpP0ycgQlSXd6xEOK+wB5wQLqDnfw1RJ6
S/ftZY4TRYWvAdumEa5zJWn98cqZcawqpfS16kupCM1dU3yqIWzqp6veXjMIaxHb5k+F6Zvw2K9D
/O2WJbqhAGfefzqqxd5/9iBfjIxUmJg5m9W5lAMP22GcjUCo8Og8Ci/eBxTwAnRSINUfIGCmhiUn
qyxC4Hlz+KqTBQzd0gxU4I2Fgan9v3tzhAGNHvO4BOvazDomMgKGZ0ENf0DExtPcafQq6d9a28dM
KiHah+MFNWV/2qLF6J4Ha+bnlmVeKksdd/rDi0UKSoUUkzvJNQbU82Pp1E+Np7f2XtKAqFqockAn
a/zWSReEzc+epFJ+mjtx/33abetJCu7cvVHYYX5Fp9Z1AoWk+4TRmkzlcSayow8ZSxOgllw0XhGI
d1ZO91jtr7Z+gtoXnkKnFiiOaq+33IfefJpBQpFC+2cnmsVb6qJ+ltO6iYIyJvmfjUF3a5iTaIOY
LtjOPworu16Bqhq6zmV5zNyT0Stqy3MeJRlB+Ic80fQc5iFbd5ctPwegzN6Q4XqE2yoatMRbQHd0
4nQNGxgm7nUGv91f3SgBlF/W3gio8UT1Gwu+oFwy1Co3EiJRSxYagnd8QFkXpJRhYQ5gdg5dQCWw
ZcsHdJeSL7M/kkd06PJHomdKMQ1TvHICyleJvgrXknawayuGJyndGjuqzO13TfHdhZqr4H0I9mMo
1nKnh1+BSOcNzbPxCtwRKIkfLzV0E9MER2KsH6ShkeHc6LiwLUCFgWe08LlFRrZa9LrBlwKHTNhx
oQ1TYTKOZMgllWTxES4HuB/Bcb6lp4sL5EvvqvpDLtbXFLsxBaya0+t26PUJiGq+z0WxMEvyTN27
wFaNmGNl0IjkjRz1pSGqLtPhQkS84T1wu1hQDfaL2cuCTtXJqUAnLimS7giQK99V5BpWSYN+ZNgo
U5VnXZvXsqpJ1Z7SArcyfjKDBfDmoytkc6VINYSO2KS90DZONme1mcohg5hlKxcLBuvxeQG2VUQI
hyacHcgGzu77AlgOtDIbhT+e5uiUpzHLxNxHSS/GcMxxFp4AxS6hn/a9xSl2tySWd5lKvyYpPapC
MB/m8rGfdkzF5ej1UlGMQ5V9+Alc7gdLZ7lLPUvUhvgjdhbryxnq0a+2sl7CT6+EXMXRdiXCNiab
Ooi+6eOs/3oBjZAnNxnZXmMq4UdCs3gZAuDSrd1TMj9wiObfpKEElTFd8hzmFDt7MgonTQa1F0NE
826AGWwE6PcEkdmz6sE/qP4viv2tSmlQ7oSwCVFrwAVREC87jXw7P/l0OQsLISbrNkbmT+5+WGbs
HMQAD9JhdrBui4SEtx2H7oOnhtU0sKcuKx+/t/XhUom+5w9nNI2BIPSALLn+vYDPm711n5fRRZhc
WkandSZlS8uUG8Si7Ophk/AGa+y4G3QRCySKAPQ1PKrbUspyhCX3jybLh9rIER8mKGd63R7HP+ry
e2UQldmN5gte4/tzizlhm0HoyFFjCOvm/UfJit6127SvqUoxpoglKb6j9x0aUYfWLq3oNtC1xlrX
RrjvPZKKuksNDIOFnzQJ+JUHE2ryo8PyxfH4HO4+Sg6yj2qpUvtCH3ZoPUL+9NZgGFxDGPzlBlRC
ynbHjM0dlBSZlky0341kcnywL0YPfdW1HCrj8ltZUBlk2KwsBwMKRr36IbTycB90Fxcwr64Hbe+O
BwW7JN/Y5cMcl8EtR2+Too/nE4eKnWVR6xzqQXi9u+guKbNnSJQUL31Z3KhDuquh4bhXoLYs0Kbj
GEKVK4luyxLdg4oIYpPDZq4zQOOMbcX1rd9tMYq0PlCoh2VVTdTAOhEUwyMno2lQT8aSIaD2hGeL
6hDCzga/9wcmCLQpvqaKX0+cS3BI0WAJaLeTREOcgAQfeDgbB37J6fCfPZh0u7UtNnzcNC2sl+LF
nGOFfwACxy9FrQgOwFEQW1N/60BM3HB59KtTOyM4OhT4NjB+41CJGgpugKNUXXavghQQkQKEkVHF
O8+nH1nnXZcwbs7fa8lRFeND58ANPh8BrS6Wh8VcopcLBP7Stv1SivQX755aOkxjQbXSI0dmFNyg
7zQNhgseSqrXyt5zOSR4PUGVm80hoWWJdDx9qxjPeakD064SbjkTDqsYbr1GxT9LzZhtYuhi8ec+
km3lKhfniWwMsWWjfKHHsDGzG+n1ICk2qtJUJ8iJYZ2vCxOVV+nAKeucHgGTy5Smcctt4qzV8nTb
3jPicYHKfAFa8lOhjx71y5qAgFoMh9yQremq02tR8ncjpYA0S05PhZA9OQkrBpdGFIYVCyb1XU9x
WzzKMmCn55IvOlPh36ItzaheM1ct7mlV2wRpPigQ9BainkGcPGlAOdbk1H3ckd1LyJVkf2NmJQFJ
CgWAHRYIugK1+kLurBwiCJ7mIdkZ4xEdQZoFfrlG+oJQuO7cedMA1pZahkw6UHTV/UX4jPqD8lvA
PDIZyuP+edSKtLlXAp7HglNs1tYkCmtNVG5uY1tdqUSV3z6cWidhc+XYlqmhGij/tIcLo4gN2+3O
WMtMJOEp4XQlaKOCYcmQGW4VypTIzzXBpu8Id5gSzXVn075QRt6qaPA64P0hIcvbU+3WJcPmHa9O
OyVDtrJo4yKgl6jfT/6ul86GInM8BpY8dc/UT45JZYUfJ0t5EAtQGMzPfYKg0YuipG7ea8b6Kkgs
15PstEcuAi781quDDfvAbjkX6M36Pwlro40KpOJhBp1ud7tddcdoPuH4Nyb9PDx7KxweJMomVs0P
OzSG/39tcCGn+ZHwZlQG8WEtbmc0VBdRlhnohaBjtkoWwxBgBJQikX6lcXmOT/5+1+QS6IQMeBpq
dM6+bvPbCa+F+/iDTl0qttZYK7zbZ0D06DNCQeRGetGP94gXeg/i/JgAuO2xFbXZCEIX2OoV8TpS
CGEszDx9F2MplTZzP0gbZz6WGtsQQuPfP8ofJ5K7k63ygfcwfkibveojBBTHa+v97mOktizIziuk
Ds8xEDzibkP7mZW7577iAeg94pbpfxJPUkEHA0DHH69DMf3le7l548sIkdn6U7mDu+9scpwTxl2o
iAWpCKokKy3ukfVMoTj5W13pNgXeLI2KxQ62/Mki4T41/eMRceeaPzYwL6M9xLY+jITlaCIUWnDa
SfOZk0wJg3l1yF/DhL/X7n7rwsWzPJKEejhrEeeIx/7O5889l8PZ1R8hbE9oQrHDT0HBH/pWtC+5
EiEa6tYIM1mbxBgRTgeFn65UoOZbIhi+qEp+PA7Z2g7ThR9sr0JVRsAyv6IYm8htSMevg1Xiuevu
Ivm2wXy5Hou47KYqXx9LqTq2Bdj+BnYky0MSL31uf5RZKnQ8BV6HZ8hZjQTAcawzRBvc0s3nY9g+
8ecnDBk1u1QNaHgFySy0hIh5DnqheCP3t77TXGrkglp4PpLn0o6NfZlTSsUXlOpBWMnJlgF8Brtz
RYLcj0gEtGV8Yw3g/j9H729+qgkT9Kqcw/VRRUD1FZioCVt2GP7buIpyiMsP2/p2//4ZDXoPU5w3
v59upw6gdeoRwpX8sbdKUYWnCnKIafS890WCnjJbwRvE+gFoQCYP2BYdopVFNeCnkE+LY63HsZ6U
tb0hRGfsMXVXPBXYAAAz8Q15RCB9STsLtx2omnmiC1kgZ3aNhtVnbSbuePTQh5VzpaXichh8rvHc
VBEgV5FdQLwf9eiOqbUMJ7e0M6pRjTiCEgSclVsSXq8kw0gY5HheGB/p217EQfEv7O5INEdoxwvQ
CWo0GXG3scafcNfRkkwu4QAIFqCoX+clEtyV/+PI7mRJ1U0zVxlYth8xGn854s53BHg6Tm79s4GQ
QAzaoK7WfXYDhSyu0Gdf5PIewheHt7P48dcVdBUq3rMFHn7s+sOPumjcuZGe/wlU+jNbh0z6zApD
ykx/MjS2zhALs9uV0dEoq+W93Pi5ueypHi9HqC5PqLehULyUUc3em1CvQcl9kCEKF+5dKt9ICgO6
uuFCb+7UFCorIP1eOTuIp87b5SQn/YLztrG66XAsB226I+/GlNftn8AVRMt6e5iQM7TiRl0hDRah
5l+fBvU9log7WHnb3+tQJaPQgGTQATbUJv42rDQmCQRalHdBrySlBiWC6NxxP1FKrH3VBJqTisyw
cfklP97gRC7VO9fS5fZhAXn+tV06n4VaklAmOeZMJWtDb7e8MoHNxePrlY4Jo3cQ332R7U5K1qHZ
AZxU+oxHvJK90Y82aIU4m3ccw9oyOExINdw8S6HBvzgHbAvg1v3FS278srMAyv6HWeBZ39dGm2Fp
xtlVZqdckPGSTM4V9WCxtK911/Du6AP/9D1NjHDReE/HExUFEmJOwdgYYCO1Am4voX9tQGjpbdQ7
U0NV9QusTlbj1v8ddnNdJ8r0vYX5csAop7Hz0MH8hceeJ08rufLZNBGhRAoPAvHZLqD41QkqpWrP
lXAu4oyH4qwzzoH/1AwW0vyCNrx77po56G0V3+OljCWoFNAltQrvpXr9txuVTqkMEH2vrmQgp8JW
PKKikLwLn7VKkeNLC2vdlFSxnS+XXwv2JFia30Nah3hhaNd99aB44OcFMX+AXbvhH+FTLPDs5Ve8
sv2Emh8fVcT0Vv2FSfnRR5IXqNsXapZos7JdLKDYaFFYBo1sL+F6ewL6pUsHUjHMh+JbNIx+QseP
rR09cFsN8A8RjVccOFLfmJ6QKzkLlzE4XmFz5jL1WlEHRwyAAPsmJU7ppYE4bHW7RMB3C/MAzE+v
4uYnqIx4sNqoCSvqisBiZ5tCMJD9ewJ99TMQUVqvgxGbGyeEx5OrbwNI5fIvRjCN9aWNGN5AghR9
WCgWwGBSU8JLNMujBeHxjNSf0suWblrfQ1PGNe7GJNLtSlmN8ZaIRsZkAdVAlGy9a6kfmf29QciK
7mL5QkcYBdYT4uHfX4XXMsbiozk+z1EaLOLse4uzytr7/g9uhxU4aLwKsGADL7F+vow9hcdKvQ6V
E/6kt0UC8B+xP87spA/HJbxBJshrvREUGVF1bZyv88e6CITGo9l3rNFz2b7xCDntIuxPz9+/EO0Y
SLf76zrT5iRoWpHDa7PSRlESq0fZZpMHyR8UwiwdkzqLGRzxxb+f44twQ0QA2HkS8bjSPp4cmT9q
VQ2wZUNlsnVHnrkQzk80/JYZJM0E6Qew5a17DNRPSJxQr+SHpCwwGiMQcSdkDbGHvZWqYQMPVvU+
UbT0BswF7L5HwObKNmZMbPCIvQzEtFI3QctKdPExLO1q
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end axi_vfifo_ctrl_0blk_mem_gen_generic_cstr;

architecture STRUCTURE of axi_vfifo_ctrl_0blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.axi_vfifo_ctrl_0blk_mem_gen_prim_width
     port map (
      D(64 downto 0) => D(64 downto 0),
      E(0) => E(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[65]\(64 downto 0) => \gfwd_mode.storage_data1_reg[65]\(64 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized0\ is
  signal ram_doutb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized0\
     port map (
      D(8 downto 0) => D(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[2].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[6].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(0) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(0) => \ramloop[10].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(0) => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(0) => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(0) => \ramloop[14].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(0) => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(0) => \ramloop[12].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[15].ram.r_n_7\,
      DOBDO(7) => \ramloop[3].ram.r_n_0\,
      DOBDO(6) => \ramloop[3].ram.r_n_1\,
      DOBDO(5) => \ramloop[3].ram.r_n_2\,
      DOBDO(4) => \ramloop[3].ram.r_n_3\,
      DOBDO(3) => \ramloop[3].ram.r_n_4\,
      DOBDO(2) => \ramloop[3].ram.r_n_5\,
      DOBDO(1) => \ramloop[3].ram.r_n_6\,
      DOBDO(0) => \ramloop[3].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[3].ram.r_n_8\,
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(3 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 12),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized0\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0)
    );
\ramloop[10].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized10\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(10),
      enb_array(0) => enb_array(10),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[10].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[10].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[10].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[10].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[10].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[10].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[10].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[10].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[10].ram.r_n_8\
    );
\ramloop[11].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized11\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(11),
      enb_array(0) => enb_array(11),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[11].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[11].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[11].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[11].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[11].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[11].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[11].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[11].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[11].ram.r_n_8\
    );
\ramloop[12].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized12\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(12),
      enb_array(0) => enb_array(12),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[12].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[12].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[12].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[12].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[12].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[12].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[12].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[12].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[12].ram.r_n_8\
    );
\ramloop[13].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized13\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(13),
      enb_array(0) => enb_array(13),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[13].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[13].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[13].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[13].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[13].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[13].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[13].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[13].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[13].ram.r_n_8\
    );
\ramloop[14].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized14\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(14),
      enb_array(0) => enb_array(14),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[14].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[14].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[14].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[14].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[14].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[14].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[14].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[14].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[14].ram.r_n_8\
    );
\ramloop[15].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized15\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(15),
      enb_array(0) => enb_array(15),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[15].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[15].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[15].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[15].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[15].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[15].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[15].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[15].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[15].ram.r_n_8\
    );
\ramloop[16].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized16\
     port map (
      D(0) => D(9),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 1) => \gfwd_mode.storage_data1_reg[30]\(30 downto 15),
      \gfwd_mode.storage_data1_reg[30]\(0) => \gfwd_mode.storage_data1_reg[30]\(9)
    );
\ramloop[17].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized17\
     port map (
      D(0) => D(10),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 1) => \gfwd_mode.storage_data1_reg[30]\(30 downto 15),
      \gfwd_mode.storage_data1_reg[30]\(0) => \gfwd_mode.storage_data1_reg[30]\(10)
    );
\ramloop[18].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized18\
     port map (
      D(0) => D(11),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 1) => \gfwd_mode.storage_data1_reg[30]\(30 downto 15),
      \gfwd_mode.storage_data1_reg[30]\(0) => \gfwd_mode.storage_data1_reg[30]\(11)
    );
\ramloop[19].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized19\
     port map (
      D(0) => D(12),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 1) => \gfwd_mode.storage_data1_reg[30]\(30 downto 15),
      \gfwd_mode.storage_data1_reg[30]\(0) => \gfwd_mode.storage_data1_reg[30]\(12)
    );
\ramloop[1].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized1\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[1].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[1].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[1].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[1].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[1].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[1].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[1].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[1].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[1].ram.r_n_8\
    );
\ramloop[20].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized20\
     port map (
      D(0) => D(13),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 1) => \gfwd_mode.storage_data1_reg[30]\(30 downto 15),
      \gfwd_mode.storage_data1_reg[30]\(0) => \gfwd_mode.storage_data1_reg[30]\(13)
    );
\ramloop[21].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized21\
     port map (
      D(0) => D(14),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(16 downto 0) => \gfwd_mode.storage_data1_reg[30]\(30 downto 14)
    );
\ramloop[2].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized2\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(2),
      enb_array(0) => enb_array(2),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[2].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[2].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[2].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[2].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[2].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[2].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[2].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[2].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[2].ram.r_n_8\
    );
\ramloop[3].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized3\
     port map (
      DOBDO(7) => \ramloop[3].ram.r_n_0\,
      DOBDO(6) => \ramloop[3].ram.r_n_1\,
      DOBDO(5) => \ramloop[3].ram.r_n_2\,
      DOBDO(4) => \ramloop[3].ram.r_n_3\,
      DOBDO(3) => \ramloop[3].ram.r_n_4\,
      DOBDO(2) => \ramloop[3].ram.r_n_5\,
      DOBDO(1) => \ramloop[3].ram.r_n_6\,
      DOBDO(0) => \ramloop[3].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[3].ram.r_n_8\,
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(3),
      enb_array(0) => enb_array(3),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0)
    );
\ramloop[4].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized4\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(4),
      enb_array(0) => enb_array(4),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[4].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[4].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[4].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[4].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[4].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[4].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[4].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[4].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[4].ram.r_n_8\
    );
\ramloop[5].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized5\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(5),
      enb_array(0) => enb_array(5),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[5].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[5].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[5].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[5].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[5].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[5].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[5].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[5].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[5].ram.r_n_8\
    );
\ramloop[6].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized6\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(6),
      enb_array(0) => enb_array(6),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[6].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[6].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[6].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[6].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[6].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[6].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[6].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[6].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[6].ram.r_n_8\
    );
\ramloop[7].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized7\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(7),
      enb_array(0) => enb_array(7),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[7].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[7].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[7].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[7].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[7].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[7].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[7].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[7].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[7].ram.r_n_8\
    );
\ramloop[8].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized8\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(8),
      enb_array(0) => enb_array(8),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[8].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[8].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[8].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[8].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[8].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[8].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[8].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[8].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[8].ram.r_n_8\
    );
\ramloop[9].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized9\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(9),
      enb_array(0) => enb_array(9),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[26]\(20 downto 9) => \gfwd_mode.storage_data1_reg[30]\(26 downto 15),
      \gfwd_mode.storage_data1_reg[26]\(8 downto 0) => \gfwd_mode.storage_data1_reg[30]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[9].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[9].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[9].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[9].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[9].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[9].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[9].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[9].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[9].ram.r_n_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized1\ is
  signal ram_doutb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized2\
     port map (
      D(8 downto 0) => D(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[2].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[6].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(0) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(0) => \ramloop[10].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(0) => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(0) => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(0) => \ramloop[14].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(0) => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(0) => \ramloop[12].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[15].ram.r_n_7\,
      DOBDO(7) => \ramloop[3].ram.r_n_0\,
      DOBDO(6) => \ramloop[3].ram.r_n_1\,
      DOBDO(5) => \ramloop[3].ram.r_n_2\,
      DOBDO(4) => \ramloop[3].ram.r_n_3\,
      DOBDO(3) => \ramloop[3].ram.r_n_4\,
      DOBDO(2) => \ramloop[3].ram.r_n_5\,
      DOBDO(1) => \ramloop[3].ram.r_n_6\,
      DOBDO(0) => \ramloop[3].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[3].ram.r_n_8\,
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(3 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 12),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized22\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0)
    );
\ramloop[10].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized32\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(10),
      enb_array(0) => enb_array(10),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[10].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[10].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[10].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[10].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[10].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[10].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[10].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[10].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[10].ram.r_n_8\
    );
\ramloop[11].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized33\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(11),
      enb_array(0) => enb_array(11),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[11].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[11].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[11].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[11].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[11].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[11].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[11].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[11].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[11].ram.r_n_8\
    );
\ramloop[12].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized34\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(12),
      enb_array(0) => enb_array(12),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[12].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[12].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[12].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[12].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[12].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[12].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[12].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[12].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[12].ram.r_n_8\
    );
\ramloop[13].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized35\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(13),
      enb_array(0) => enb_array(13),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[13].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[13].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[13].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[13].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[13].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[13].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[13].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[13].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[13].ram.r_n_8\
    );
\ramloop[14].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized36\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(14),
      enb_array(0) => enb_array(14),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[14].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[14].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[14].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[14].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[14].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[14].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[14].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[14].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[14].ram.r_n_8\
    );
\ramloop[15].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized37\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(15),
      enb_array(0) => enb_array(15),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[15].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[15].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[15].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[15].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[15].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[15].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[15].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[15].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[15].ram.r_n_8\
    );
\ramloop[16].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized38\
     port map (
      D(0) => D(9),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(16 downto 1) => \gfwd_mode.storage_data1_reg[28]\(28 downto 13),
      \gfwd_mode.storage_data1_reg[28]\(0) => \gfwd_mode.storage_data1_reg[28]\(9)
    );
\ramloop[17].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized39\
     port map (
      D(0) => D(10),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(16 downto 1) => \gfwd_mode.storage_data1_reg[28]\(28 downto 13),
      \gfwd_mode.storage_data1_reg[28]\(0) => \gfwd_mode.storage_data1_reg[28]\(10)
    );
\ramloop[18].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized40\
     port map (
      D(0) => D(11),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(16 downto 1) => \gfwd_mode.storage_data1_reg[28]\(28 downto 13),
      \gfwd_mode.storage_data1_reg[28]\(0) => \gfwd_mode.storage_data1_reg[28]\(11)
    );
\ramloop[19].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized41\
     port map (
      D(0) => D(12),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(16 downto 0) => \gfwd_mode.storage_data1_reg[28]\(28 downto 12)
    );
\ramloop[1].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized23\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[1].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[1].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[1].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[1].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[1].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[1].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[1].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[1].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[1].ram.r_n_8\
    );
\ramloop[2].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized24\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(2),
      enb_array(0) => enb_array(2),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[2].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[2].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[2].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[2].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[2].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[2].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[2].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[2].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[2].ram.r_n_8\
    );
\ramloop[3].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized25\
     port map (
      DOBDO(7) => \ramloop[3].ram.r_n_0\,
      DOBDO(6) => \ramloop[3].ram.r_n_1\,
      DOBDO(5) => \ramloop[3].ram.r_n_2\,
      DOBDO(4) => \ramloop[3].ram.r_n_3\,
      DOBDO(3) => \ramloop[3].ram.r_n_4\,
      DOBDO(2) => \ramloop[3].ram.r_n_5\,
      DOBDO(1) => \ramloop[3].ram.r_n_6\,
      DOBDO(0) => \ramloop[3].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[3].ram.r_n_8\,
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(3),
      enb_array(0) => enb_array(3),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0)
    );
\ramloop[4].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized26\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(4),
      enb_array(0) => enb_array(4),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[4].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[4].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[4].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[4].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[4].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[4].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[4].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[4].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[4].ram.r_n_8\
    );
\ramloop[5].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized27\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(5),
      enb_array(0) => enb_array(5),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[5].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[5].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[5].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[5].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[5].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[5].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[5].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[5].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[5].ram.r_n_8\
    );
\ramloop[6].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized28\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(6),
      enb_array(0) => enb_array(6),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[6].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[6].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[6].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[6].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[6].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[6].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[6].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[6].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[6].ram.r_n_8\
    );
\ramloop[7].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized29\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(7),
      enb_array(0) => enb_array(7),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[7].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[7].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[7].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[7].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[7].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[7].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[7].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[7].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[7].ram.r_n_8\
    );
\ramloop[8].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized30\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(8),
      enb_array(0) => enb_array(8),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[8].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[8].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[8].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[8].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[8].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[8].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[8].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[8].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[8].ram.r_n_8\
    );
\ramloop[9].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized31\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      ena_array(0) => ena_array(9),
      enb_array(0) => enb_array(9),
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gfwd_mode.storage_data1_reg[24]\(20 downto 9) => \gfwd_mode.storage_data1_reg[28]\(24 downto 13),
      \gfwd_mode.storage_data1_reg[24]\(8 downto 0) => \gfwd_mode.storage_data1_reg[28]\(8 downto 0),
      \gstage1.q_dly_reg[7]\(7) => \ramloop[9].ram.r_n_0\,
      \gstage1.q_dly_reg[7]\(6) => \ramloop[9].ram.r_n_1\,
      \gstage1.q_dly_reg[7]\(5) => \ramloop[9].ram.r_n_2\,
      \gstage1.q_dly_reg[7]\(4) => \ramloop[9].ram.r_n_3\,
      \gstage1.q_dly_reg[7]\(3) => \ramloop[9].ram.r_n_4\,
      \gstage1.q_dly_reg[7]\(2) => \ramloop[9].ram.r_n_5\,
      \gstage1.q_dly_reg[7]\(1) => \ramloop[9].ram.r_n_6\,
      \gstage1.q_dly_reg[7]\(0) => \ramloop[9].ram.r_n_7\,
      \gstage1.q_dly_reg[8]\(0) => \ramloop[9].ram.r_n_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized42\
     port map (
      D(13 downto 0) => D(13 downto 0),
      E(0) => E(0),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_generator_ramfifo is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end axi_vfifo_ctrl_0fifo_generator_ramfifo;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_generator_ramfifo is
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_6\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
begin
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_vfifo_ctrl_0rd_logic_93
     port map (
      D(3 downto 0) => plusOp(4 downto 1),
      E(0) => ram_rd_en_i,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_11_out(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => p_0_out(3 downto 0),
      \gfwd_mode.m_valid_i_reg\(0) => E(0),
      \goreg_dm.dout_i_reg[40]\(0) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_6\,
      ram_full_fb_i_reg => \^ram_empty_fb_i_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_vfifo_ctrl_0wr_logic_94
     port map (
      AR(0) => WR_RST,
      D(3 downto 0) => plusOp(4 downto 1),
      E(0) => E(0),
      Q(3 downto 0) => p_11_out(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_10_out(3 downto 0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => \^ram_empty_fb_i_reg\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_6\,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i
    );
\gntv_or_sync_fifo.mem\: entity work.axi_vfifo_ctrl_0memory
     port map (
      E(0) => E(0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => p_10_out(3 downto 0),
      \gfwd_mode.storage_data1_reg[45]\(40 downto 0) => \gfwd_mode.storage_data1_reg[45]\(40 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_16\
    );
rstblk: entity work.\axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0\
     port map (
      AR(0) => WR_RST,
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_reg[1]\(1) => RD_RST,
      \gc0.count_reg[1]\(0) => rd_rst_i(0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_generator_ramfifo_105 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    I126 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_generator_ramfifo_105 : entity is "fifo_generator_ramfifo";
end axi_vfifo_ctrl_0fifo_generator_ramfifo_105;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_generator_ramfifo_105 is
  signal \gntv_or_sync_fifo.gl0.rd_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_7\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
begin
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_vfifo_ctrl_0rd_logic_106
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      E(0) => ram_rd_en_i,
      Q(1) => rstblk_n_3,
      Q(0) => rd_rst_i(0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_11_out(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => p_0_out(3 downto 0),
      \gnstage1.q_dly_reg[1][0]\(0) => E(0),
      \goreg_dm.dout_i_reg[40]\(0) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_7\,
      ram_full_fb_i_reg => \^ram_empty_fb_i_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_vfifo_ctrl_0wr_logic_107
     port map (
      AR(0) => rstblk_n_2,
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      E(0) => E(0),
      Q(3 downto 0) => p_11_out(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_10_out(3 downto 0),
      m_axi_arvalid_i => m_axi_arvalid_i,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => \^ram_empty_fb_i_reg\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_7\,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i
    );
\gntv_or_sync_fifo.mem\: entity work.axi_vfifo_ctrl_0memory_108
     port map (
      E(0) => E(0),
      I126(40 downto 0) => I126(40 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => p_10_out(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_16\
    );
rstblk: entity work.\axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0_109\
     port map (
      AR(0) => rstblk_n_2,
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(1) => rstblk_n_3,
      \gc0.count_d1_reg[3]\(0) => rd_rst_i(0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized1\ is
  port (
    rst_full_gen_i : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \FSM_onehot_gfwd_rev.state_reg[0]\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized1\ is
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal ar_fifo_payload : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \^curr_state_reg\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_1\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_6_out : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal \^rst_full_gen_i\ : STD_LOGIC;
begin
  curr_state_reg <= \^curr_state_reg\;
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
  rst_full_gen_i <= \^rst_full_gen_i\;
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_vfifo_ctrl_0rd_logic
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      aclk => aclk,
      curr_state_reg => \^curr_state_reg\,
      curr_state_reg_0 => curr_state_reg_0,
      empty_fwft_i_reg => \gntv_or_sync_fifo.mem_n_0\,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gc0.count_reg[0]\(0) => p_6_out,
      \gc0.count_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_9\,
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => \^gpr1.dout_i_reg[1]\(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_11_out(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gnstage1.q_dly_reg[1][0]_0\(0) => E(0),
      \goreg_dm.dout_i_reg[5]\ => \gntv_or_sync_fifo.mem_n_1\,
      \goreg_dm.dout_i_reg[6]\(3 downto 0) => ar_fifo_payload(6 downto 3),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_0\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      next_state => next_state,
      \pkt_cnt_reg_reg[5]\(3 downto 0) => D(5 downto 2),
      \pkt_cnt_reg_reg[5]_0\ => \gntv_or_sync_fifo.gl0.wr_n_4\,
      \pkt_cnt_reg_reg[5]_1\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_full_fb_i_reg => \^ram_empty_fb_i_reg\,
      rst_full_gen_i => \^rst_full_gen_i\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_vfifo_ctrl_0wr_logic
     port map (
      AR(0) => WR_RST,
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      E(0) => p_6_out,
      \FSM_onehot_gfwd_rev.state_reg[0]\ => \FSM_onehot_gfwd_rev.state_reg[0]\,
      Q(3 downto 0) => p_11_out(3 downto 0),
      aclk => aclk,
      curr_state_reg => \gntv_or_sync_fifo.gl0.wr_n_4\,
      curr_state_reg_0 => curr_state_reg_0,
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gnstage1.q_dly_reg[1][0]\(0) => E(0),
      \gnstage1.q_dly_reg[1][0]_0\ => \gnstage1.q_dly_reg[1][0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \^gpr1.dout_i_reg[1]\(3 downto 0),
      \greg.ram_rd_en_i_reg\ => \greg.ram_rd_en_i_reg\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      ram_empty_fb_i_reg => \^ram_empty_fb_i_reg\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_9\,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_rd_en_i => ram_rd_en_i,
      ram_wr_en_i => ram_wr_en_i,
      rst_full_ff_i => rst_full_ff_i
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_vfifo_ctrl_0memory__parameterized1\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => p_6_out,
      Q(4 downto 1) => ar_fifo_payload(6 downto 3),
      Q(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      aclk => aclk,
      curr_state_reg => \gntv_or_sync_fifo.mem_n_1\,
      curr_state_reg_0 => curr_state_reg_0,
      empty_fwft_i_reg => \^curr_state_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_0\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      p_0_out(6 downto 0) => p_0_out(6 downto 0),
      \pkt_cnt_reg_reg[1]\(1 downto 0) => \pkt_cnt_reg_reg[5]\(1 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.mem_n_0\
    );
rstblk: entity work.\axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized3\
     port map (
      AR(0) => WR_RST,
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_reg[1]\(1) => RD_RST,
      \gc0.count_reg[1]\(0) => rd_rst_i(0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => \^rst_full_gen_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized3\ is
  port (
    rst_full_gen_i_9 : out STD_LOGIC;
    dout_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i_10 : out STD_LOGIC;
    ram_wr_en_i_11 : out STD_LOGIC;
    empty_fwft_i_12 : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    prog_full_i_16 : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_id_r_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[0]_1\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized3\ : entity is "fifo_generator_ramfifo";
end \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized3\ is
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal adjusted_rd_pntr_wr_inv_pad : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gl0.rd_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gpr1.dout_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal rst_full_ff_i : STD_LOGIC;
  signal \^rst_full_gen_i_9\ : STD_LOGIC;
begin
  \gpr1.dout_i_reg[0]\(5 downto 0) <= \^gpr1.dout_i_reg[0]\(5 downto 0);
  \gpr1.dout_i_reg[0]_0\(5 downto 0) <= \^gpr1.dout_i_reg[0]_0\(5 downto 0);
  ram_empty_fb_i_reg <= \^ram_empty_fb_i_reg\;
  rst_full_gen_i_9 <= \^rst_full_gen_i_9\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_vfifo_ctrl_0rd_logic__parameterized2\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      Q(0) => RD_RST,
      aclk => aclk,
      addr_ready_reg(0) => addr_ready_reg(0),
      empty_fwft_i_12 => empty_fwft_i_12,
      empty_fwft_i_reg(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \gc0.count_d1_reg[5]\(3 downto 0) => rd_pntr_plus1(5 downto 2),
      \gc0.count_d1_reg[5]_0\ => \gntv_or_sync_fifo.gl0.wr_n_5\,
      \gc0.count_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_12\,
      \gcc0.gc0.count_d1_reg[1]\(1 downto 0) => \^gpr1.dout_i_reg[0]\(1 downto 0),
      \gcc0.gc0.count_reg[5]\(5 downto 0) => p_11_out(5 downto 0),
      \gpr1.dout_i_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => \^gpr1.dout_i_reg[0]_0\(5 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      p_2_out => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_12\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_4\,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_full_fb_i_reg => \^ram_empty_fb_i_reg\,
      rst_full_gen_i_9 => \^rst_full_gen_i_9\,
      wr_pntr_plus1_pad(0) => adjusted_rd_pntr_wr_inv_pad(0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_vfifo_ctrl_0wr_logic__parameterized2\
     port map (
      AR(0) => WR_RST,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      Q(5 downto 0) => p_11_out(5 downto 0),
      aclk => aclk,
      addr_ready_reg(0) => addr_ready_reg(0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \^gpr1.dout_i_reg[0]_0\(5 downto 0),
      \gc0.count_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_12\,
      \gc0.count_reg[5]\(3 downto 0) => rd_pntr_plus1(5 downto 2),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \^gpr1.dout_i_reg[0]\(5 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      p_2_out => p_2_out,
      prog_full_i_16 => prog_full_i_16,
      ram_empty_fb_i_reg => \^ram_empty_fb_i_reg\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_4\,
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_empty_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_12\,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_full_fb_i_reg(0) => E(0),
      ram_rd_en_i_10 => ram_rd_en_i_10,
      ram_wr_en_i_11 => ram_wr_en_i_11,
      rst_full_ff_i => rst_full_ff_i,
      wr_pntr_plus1_pad(0) => adjusted_rd_pntr_wr_inv_pad(0)
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_vfifo_ctrl_0memory__parameterized3\
     port map (
      Q_reg => Q_reg,
      aclk => aclk,
      \aw_id_r_reg[0]\ => \aw_id_r_reg[0]\,
      dout_i(0) => dout_i(0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]_1\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_3\
    );
rstblk: entity work.\axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized6\
     port map (
      AR(0) => WR_RST,
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_reg[1]\(1) => RD_RST,
      \gc0.count_reg[1]\(0) => \goreg_dm.dout_i_reg[0]\(0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i_9 => \^rst_full_gen_i_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0flag_gen is
  port (
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_7\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    p_0_out_0 : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \active_ch_dly_reg[4]_13\ : in STD_LOGIC;
    p_0_out_1 : in STD_LOGIC;
    p_0_out_2 : in STD_LOGIC;
    \active_ch_dly_reg[4][0]_0\ : in STD_LOGIC;
    \active_ch_dly_reg[4]_12\ : in STD_LOGIC;
    p_0_out_3 : in STD_LOGIC;
    p_0_out_4 : in STD_LOGIC;
    \active_ch_dly_reg[4][0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0flag_gen : entity is "flag_gen";
end axi_vfifo_ctrl_0flag_gen;

architecture STRUCTURE of axi_vfifo_ctrl_0flag_gen is
  signal final_full_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcdf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcpf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mctf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\VFIFO_CHANNEL_FULL[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mctf_full(0),
      I1 => mcdf_full(0),
      I2 => mcpf_full(0),
      O => final_full_reg(0)
    );
\VFIFO_CHANNEL_FULL[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mctf_full(1),
      I1 => mcdf_full(1),
      I2 => mcpf_full(1),
      O => final_full_reg(1)
    );
\VFIFO_CHANNEL_FULL_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => final_full_reg(0),
      Q => vfifo_s2mm_channel_full(0),
      R => Q(0)
    );
\VFIFO_CHANNEL_FULL_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => final_full_reg(1),
      Q => vfifo_s2mm_channel_full(1),
      R => Q(0)
    );
gflag_gen_mcdf: entity work.\axi_vfifo_ctrl_0set_clr_ff_top__parameterized1\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4]_7\ => \active_ch_dly_reg[4]_7\,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      p_0_out => p_0_out,
      p_0_out_0 => p_0_out_0
    );
gflag_gen_mpdf: entity work.\axi_vfifo_ctrl_0set_clr_ff_top__parameterized2\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_13\ => \active_ch_dly_reg[4]_13\,
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      p_0_out_1 => p_0_out_1,
      p_0_out_2 => p_0_out_2
    );
gflag_gen_mtdf: entity work.\axi_vfifo_ctrl_0set_clr_ff_top__parameterized3\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_1\,
      \active_ch_dly_reg[4]_12\ => \active_ch_dly_reg[4]_12\,
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      p_0_out_3 => p_0_out_3,
      p_0_out_4 => p_0_out_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rd_logic__parameterized0\ is
  port (
    m_axi_wvalid : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_rd_en_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[64]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rd_logic__parameterized0\ : entity is "rd_logic";
end \axi_vfifo_ctrl_0rd_logic__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rd_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_22 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.rfwft\: entity work.axi_vfifo_ctrl_0rd_fwft
     port map (
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \goreg_bm.dout_i_reg[64]\(0) => \goreg_bm.dout_i_reg[64]\(0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      p_2_out => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      ram_rd_en_i => ram_rd_en_i,
      wr_pntr_plus1_pad(0) => wr_pntr_plus1_pad(0)
    );
\grss.rsts\: entity work.\axi_vfifo_ctrl_0rd_status_flags_ss__parameterized0\
     port map (
      E(0) => \^e\(0),
      Q(0) => Q(1),
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => rpntr_n_22,
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      p_2_out => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      v1_reg(1) => \c2/v1_reg\(4),
      v1_reg(0) => \c2/v1_reg\(0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
rpntr: entity work.\axi_vfifo_ctrl_0rd_bin_cntr__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => \^e\(0),
      Q(5 downto 0) => \gc0.count_d1_reg[7]\(5 downto 0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[8]\(2 downto 0) => \gcc0.gc0.count_d1_reg[8]\(2 downto 0),
      \gcc0.gc0.count_reg[8]\(6 downto 0) => \gcc0.gc0.count_reg[8]\(6 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_22,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(1) => \c2/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0rd_logic__parameterized1\ is
  port (
    p_2_out_0 : out STD_LOGIC;
    empty_fwft_i_7 : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state_reg : in STD_LOGIC;
    argen_to_tdf_tvalid : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0rd_logic__parameterized1\ : entity is "rd_logic";
end \axi_vfifo_ctrl_0rd_logic__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0rd_logic__parameterized1\ is
  signal \^gc0.count_d1_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gr1.rfwft_n_5\ : STD_LOGIC;
  signal \^p_2_out_0\ : STD_LOGIC;
  signal rpntr_n_21 : STD_LOGIC;
  signal rpntr_n_23 : STD_LOGIC;
begin
  \gc0.count_d1_reg[8]\(0) <= \^gc0.count_d1_reg[8]\(0);
  p_2_out_0 <= \^p_2_out_0\;
\gr1.rfwft\: entity work.axi_vfifo_ctrl_0rd_fwft_2
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\,
      E(0) => \^gc0.count_d1_reg[8]\(0),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      argen_to_tdf_tvalid => argen_to_tdf_tvalid,
      curr_state_reg => curr_state_reg,
      empty_fwft_i_7 => empty_fwft_i_7,
      empty_fwft_i_reg_0(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \goreg_bm.dout_i_reg[14]\(0) => \goreg_bm.dout_i_reg[14]\(0),
      p_2_out => p_2_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_5\,
      ram_empty_fb_i_reg_0 => \^p_2_out_0\,
      wr_pntr_plus1_pad(0) => wr_pntr_plus1_pad(0)
    );
\grss.rsts\: entity work.\axi_vfifo_ctrl_0rd_status_flags_ss__parameterized1\
     port map (
      E(0) => E(0),
      Q(0) => Q(1),
      aclk => aclk,
      curr_state_reg => curr_state_reg,
      \gc0.count_d1_reg[8]\ => rpntr_n_21,
      \gc0.count_reg[8]\ => rpntr_n_23,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gr1.rfwft_n_5\,
      p_2_out_0 => \^p_2_out_0\,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
rpntr: entity work.\axi_vfifo_ctrl_0rd_bin_cntr__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => \^gc0.count_d1_reg[8]\(0),
      Q(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[8]\(0) => \gcc0.gc0.count_d1_reg[8]\(0),
      \gcc0.gc0.count_reg[7]\(7 downto 0) => \gcc0.gc0.count_reg[7]\(7 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_21,
      ram_empty_fb_i_reg_0 => rpntr_n_23,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0vfifo_ar_txn is
  port (
    counts_matched : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    \reset_addr_reg[0]_0\ : out STD_LOGIC;
    \reset_addr_reg[0]_1\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    \gpr1.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_arcnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_bcnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    we_arcnt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    mem_init_done_reg_0 : in STD_LOGIC;
    \reset_addr_reg[0]_2\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    empty_fwft_i_12 : in STD_LOGIC;
    ar_address_inc : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I126 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0vfifo_ar_txn : entity is "vfifo_ar_txn";
end axi_vfifo_ctrl_0vfifo_ar_txn;

architecture STRUCTURE of axi_vfifo_ctrl_0vfifo_ar_txn is
  signal comp1_inst_n_1 : STD_LOGIC;
  signal comp1_inst_n_10 : STD_LOGIC;
  signal comp1_inst_n_11 : STD_LOGIC;
  signal comp1_inst_n_12 : STD_LOGIC;
  signal comp1_inst_n_13 : STD_LOGIC;
  signal comp1_inst_n_14 : STD_LOGIC;
  signal comp1_inst_n_15 : STD_LOGIC;
  signal comp1_inst_n_16 : STD_LOGIC;
  signal comp1_inst_n_2 : STD_LOGIC;
  signal comp1_inst_n_3 : STD_LOGIC;
  signal comp1_inst_n_4 : STD_LOGIC;
  signal comp1_inst_n_5 : STD_LOGIC;
  signal comp1_inst_n_6 : STD_LOGIC;
  signal comp1_inst_n_7 : STD_LOGIC;
  signal comp1_inst_n_8 : STD_LOGIC;
  signal comp1_inst_n_9 : STD_LOGIC;
  signal \gmux.gm[0].gm1.m1_i_2_n_0\ : STD_LOGIC;
  signal \gmux.gm[0].gm1.m1_i_2_n_1\ : STD_LOGIC;
  signal \gmux.gm[0].gm1.m1_i_2_n_2\ : STD_LOGIC;
  signal \gmux.gm[0].gm1.m1_i_2_n_3\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_i_2_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_i_2_n_1\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_i_2_n_2\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_i_2_n_3\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_i_2_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_i_2_n_1\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_i_2_n_2\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_i_2_n_3\ : STD_LOGIC;
  signal \gmux.gm[6].gms.ms_i_2_n_1\ : STD_LOGIC;
  signal \gmux.gm[6].gms.ms_i_2_n_2\ : STD_LOGIC;
  signal \gmux.gm[6].gms.ms_i_2_n_3\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^reset_addr_reg[0]_0\ : STD_LOGIC;
  signal \^reset_addr_reg[0]_1\ : STD_LOGIC;
  signal \NLW_gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \reset_addr_reg[0]_0\ <= \^reset_addr_reg[0]_0\;
  \reset_addr_reg[0]_1\ <= \^reset_addr_reg[0]_1\;
comp1_inst: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_compare__parameterized0\
     port map (
      Q_reg(3) => comp1_inst_n_5,
      Q_reg(2) => comp1_inst_n_6,
      Q_reg(1) => comp1_inst_n_7,
      Q_reg(0) => comp1_inst_n_8,
      Q_reg_0(3) => comp1_inst_n_9,
      Q_reg_0(2) => comp1_inst_n_10,
      Q_reg_0(1) => comp1_inst_n_11,
      Q_reg_0(0) => comp1_inst_n_12,
      Q_reg_1(3) => comp1_inst_n_13,
      Q_reg_1(2) => comp1_inst_n_14,
      Q_reg_1(1) => comp1_inst_n_15,
      Q_reg_1(0) => comp1_inst_n_16,
      S(3) => comp1_inst_n_1,
      S(2) => comp1_inst_n_2,
      S(1) => comp1_inst_n_3,
      S(0) => comp1_inst_n_4,
      counts_matched => counts_matched,
      \gfwd_rev.storage_data1_reg[0]\(15 downto 0) => \gfwd_rev.storage_data1_reg[0]_0\(15 downto 0),
      \gfwd_rev.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_rev.storage_data1_reg[0]_1\(15 downto 0),
      mem_init_done_reg => \^reset_addr_reg[0]_1\,
      plusOp(15 downto 0) => plusOp(15 downto 0)
    );
empty_set_clr: entity work.\axi_vfifo_ctrl_0set_clr_ff_top__parameterized0\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_1\,
      mem_init_done_reg => \^reset_addr_reg[0]_1\,
      \vfifo_mm2s_channel_empty[0]\ => \vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \vfifo_mm2s_channel_empty[1]\,
      we_arcnt => we_arcnt
    );
\gmux.gm[0].gm1.m1_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[0].gm1.m1_i_2_n_0\,
      CO(2) => \gmux.gm[0].gm1.m1_i_2_n_1\,
      CO(1) => \gmux.gm[0].gm1.m1_i_2_n_2\,
      CO(0) => \gmux.gm[0].gm1.m1_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gfwd_rev.storage_data1_reg[0]_1\(0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => comp1_inst_n_1,
      S(2) => comp1_inst_n_2,
      S(1) => comp1_inst_n_3,
      S(0) => comp1_inst_n_4
    );
\gmux.gm[2].gms.ms_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[0].gm1.m1_i_2_n_0\,
      CO(3) => \gmux.gm[2].gms.ms_i_2_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_i_2_n_1\,
      CO(1) => \gmux.gm[2].gms.ms_i_2_n_2\,
      CO(0) => \gmux.gm[2].gms.ms_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => comp1_inst_n_5,
      S(2) => comp1_inst_n_6,
      S(1) => comp1_inst_n_7,
      S(0) => comp1_inst_n_8
    );
\gmux.gm[4].gms.ms_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[2].gms.ms_i_2_n_0\,
      CO(3) => \gmux.gm[4].gms.ms_i_2_n_0\,
      CO(2) => \gmux.gm[4].gms.ms_i_2_n_1\,
      CO(1) => \gmux.gm[4].gms.ms_i_2_n_2\,
      CO(0) => \gmux.gm[4].gms.ms_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(11 downto 8),
      S(3) => comp1_inst_n_9,
      S(2) => comp1_inst_n_10,
      S(1) => comp1_inst_n_11,
      S(0) => comp1_inst_n_12
    );
\gmux.gm[6].gms.ms_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[4].gms.ms_i_2_n_0\,
      CO(3) => \NLW_gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED\(3),
      CO(2) => \gmux.gm[6].gms.ms_i_2_n_1\,
      CO(1) => \gmux.gm[6].gms.ms_i_2_n_2\,
      CO(0) => \gmux.gm[6].gms.ms_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(15 downto 12),
      S(3) => comp1_inst_n_13,
      S(2) => comp1_inst_n_14,
      S(1) => comp1_inst_n_15,
      S(0) => comp1_inst_n_16
    );
mem_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_addr_reg[0]_2\,
      Q => \^reset_addr_reg[0]_1\,
      R => Q(0)
    );
ram_reg_0_1_0_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => m_axi_bvalid,
      I2 => empty_fwft_i_12,
      O => we_bcnt
    );
ram_reg_0_1_0_5_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(1),
      O => Q_reg(1)
    );
\ram_reg_0_1_0_5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(1),
      O => Q_reg_0(1)
    );
ram_reg_0_1_0_5_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(0),
      O => Q_reg(0)
    );
\ram_reg_0_1_0_5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(0),
      O => Q_reg_0(0)
    );
ram_reg_0_1_0_5_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(3),
      O => Q_reg(3)
    );
\ram_reg_0_1_0_5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(3),
      O => Q_reg_0(3)
    );
\ram_reg_0_1_0_5_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => I126(0),
      I1 => \^reset_addr_reg[0]_1\,
      I2 => \^reset_addr_reg[0]_0\,
      O => \gpr1.dout_i_reg[7]\(0)
    );
\ram_reg_0_1_0_5_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(2),
      O => Q_reg(2)
    );
\ram_reg_0_1_0_5_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(2),
      O => Q_reg_0(2)
    );
ram_reg_0_1_0_5_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(5),
      O => Q_reg(5)
    );
\ram_reg_0_1_0_5_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(5),
      O => Q_reg_0(5)
    );
ram_reg_0_1_0_5_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(4),
      O => Q_reg(4)
    );
\ram_reg_0_1_0_5_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(4),
      O => Q_reg_0(4)
    );
ram_reg_0_1_0_5_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_rev.storage_data1_reg[0]\,
      I1 => \^reset_addr_reg[0]_1\,
      I2 => \^reset_addr_reg[0]_0\,
      O => wr_addr_arcnt(0)
    );
\ram_reg_0_1_0_5_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[0]\,
      I1 => \^reset_addr_reg[0]_1\,
      I2 => \^reset_addr_reg[0]_0\,
      O => wr_addr_bcnt(0)
    );
ram_reg_0_1_12_15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(13),
      O => Q_reg(13)
    );
\ram_reg_0_1_12_15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(13),
      O => Q_reg_0(13)
    );
ram_reg_0_1_12_15_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(12),
      O => Q_reg(12)
    );
\ram_reg_0_1_12_15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(12),
      O => Q_reg_0(12)
    );
\ram_reg_0_1_12_15_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(15),
      O => Q_reg(15)
    );
\ram_reg_0_1_12_15_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(15),
      O => Q_reg_0(15)
    );
ram_reg_0_1_12_15_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(14),
      O => Q_reg(14)
    );
\ram_reg_0_1_12_15_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(14),
      O => Q_reg_0(14)
    );
\ram_reg_0_1_24_29_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB3BC808"
    )
        port map (
      I0 => ar_address_inc(0),
      I1 => \^reset_addr_reg[0]_1\,
      I2 => \gstage1.q_dly_reg[14]\(0),
      I3 => I126(0),
      I4 => \^reset_addr_reg[0]_0\,
      O => \gpr1.dout_i_reg[31]\(0)
    );
ram_reg_0_1_6_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(7),
      O => Q_reg(7)
    );
\ram_reg_0_1_6_11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(7),
      O => Q_reg_0(7)
    );
ram_reg_0_1_6_11_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(6),
      O => Q_reg(6)
    );
\ram_reg_0_1_6_11_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(6),
      O => Q_reg_0(6)
    );
ram_reg_0_1_6_11_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(9),
      O => Q_reg(9)
    );
\ram_reg_0_1_6_11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(9),
      O => Q_reg_0(9)
    );
ram_reg_0_1_6_11_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(8),
      O => Q_reg(8)
    );
\ram_reg_0_1_6_11_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(8),
      O => Q_reg_0(8)
    );
ram_reg_0_1_6_11_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(11),
      O => Q_reg(11)
    );
\ram_reg_0_1_6_11_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(11),
      O => Q_reg_0(11)
    );
ram_reg_0_1_6_11_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => plusOp(10),
      O => Q_reg(10)
    );
\ram_reg_0_1_6_11_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reset_addr_reg[0]_1\,
      I1 => \goreg_dm.dout_i_reg[0]_0\(10),
      O => Q_reg_0(10)
    );
\reset_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => mem_init_done_reg_0,
      Q => \^reset_addr_reg[0]_0\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0vfifo_arbiter is
  port (
    reset_addr : out STD_LOGIC;
    mem_init_done_reg_0 : out STD_LOGIC;
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.storage_data1_reg[0]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    mem_init_done_reg_1 : in STD_LOGIC;
    \reset_addr_reg[0]_0\ : in STD_LOGIC;
    rd_data_mm2s_gcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[76]\ : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    Q_reg_5 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[72]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    counts_matched : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0vfifo_arbiter : entity is "vfifo_arbiter";
end axi_vfifo_ctrl_0vfifo_arbiter;

architecture STRUCTURE of axi_vfifo_ctrl_0vfifo_arbiter is
  signal ch_arb_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ch_mask_mm2s : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ch_mask_reg_n_0_[0]\ : STD_LOGIC;
  signal ch_req_rgslice_n_11 : STD_LOGIC;
  signal ch_req_rgslice_n_13 : STD_LOGIC;
  signal ch_req_rgslice_n_14 : STD_LOGIC;
  signal ch_req_rgslice_n_7 : STD_LOGIC;
  signal ch_req_rgslice_n_8 : STD_LOGIC;
  signal ch_req_rgslice_n_9 : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal empty_set_clr_n_2 : STD_LOGIC;
  signal empty_set_clr_n_6 : STD_LOGIC;
  signal \^mem_init_done_reg_0\ : STD_LOGIC;
  signal mux4_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_state : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal reg_slice_payload_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reset_addr\ : STD_LOGIC;
  signal s_axis_tready_arb_rs_in : STD_LOGIC;
  signal s_axis_tvalid_arb_rs_in : STD_LOGIC;
  signal vfifo_mm2s_channel_full_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  mem_init_done_reg_0 <= \^mem_init_done_reg_0\;
  reset_addr <= \^reset_addr\;
\ch_arb_cntr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_req_rgslice_n_9,
      Q => ch_arb_cntr_reg(0),
      R => Q(0)
    );
\ch_arb_cntr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_6,
      Q => ch_arb_cntr_reg(1),
      R => Q(0)
    );
\ch_arb_cntr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_req_rgslice_n_8,
      Q => ch_arb_cntr_reg(2),
      R => Q(0)
    );
\ch_arb_cntr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_req_rgslice_n_7,
      Q => ch_arb_cntr_reg(3),
      R => Q(0)
    );
\ch_mask_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_req_rgslice_n_14,
      Q => \ch_mask_reg_n_0_[0]\,
      S => Q(0)
    );
\ch_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_req_rgslice_n_13,
      Q => p_2_in,
      R => Q(0)
    );
ch_req_rgslice: entity work.axi_vfifo_ctrl_0axic_register_slice
     port map (
      ADDRD(0) => ADDRD(0),
      D(2) => ch_req_rgslice_n_7,
      D(1) => ch_req_rgslice_n_8,
      D(0) => ch_req_rgslice_n_9,
      Q(0) => Q(0),
      Q_reg => Q_reg_1,
      Q_reg_0 => Q_reg_2,
      Q_reg_1 => ch_req_rgslice_n_11,
      Q_reg_2 => Q_reg_3,
      Q_reg_3 => empty_set_clr_n_2,
      Q_reg_4 => Q_reg_5,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[3]\(3 downto 0) => ch_arb_cntr_reg(3 downto 0),
      ch_mask_mm2s(0) => ch_mask_mm2s(1),
      \ch_mask_reg[0]\ => ch_req_rgslice_n_14,
      \ch_mask_reg[0]_0\ => \ch_mask_reg_n_0_[0]\,
      \ch_mask_reg[1]\ => ch_req_rgslice_n_13,
      counts_matched => counts_matched,
      curr_state => curr_state,
      \gfwd_rev.state_reg[1]_0\(0) => \gfwd_rev.state_reg[1]\(0),
      \gfwd_rev.storage_data1_reg[0]_0\ => \gfwd_rev.storage_data1_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_1\,
      mem_init_done_reg => \^mem_init_done_reg_0\,
      mux4_out(0) => mux4_out(1),
      next_state => next_state,
      p_2_in => p_2_in,
      reset_addr => \^reset_addr\,
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      s_axis_tvalid_arb_rs_in => s_axis_tvalid_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[1]\(0) => reg_slice_payload_in(0),
      \vfifo_mm2s_channel_full_reg_reg[1]_0\(0) => vfifo_mm2s_channel_full_reg(1)
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => curr_state,
      R => Q(0)
    );
empty_set_clr: entity work.axi_vfifo_ctrl_0set_clr_ff_top
     port map (
      D(0) => empty_set_clr_n_6,
      DIB(1 downto 0) => DIB(1 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      Q(1 downto 0) => vfifo_mm2s_channel_full_reg(1 downto 0),
      Q_reg(0) => ch_mask_mm2s(1),
      Q_reg_0 => Q_reg_4,
      Q_reg_1 => Q_reg_5,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[1]\(1 downto 0) => ch_arb_cntr_reg(1 downto 0),
      \ch_mask_reg[0]\ => \ch_mask_reg_n_0_[0]\,
      \ch_mask_reg[1]\ => empty_set_clr_n_2,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[72]\(0) => \gfwd_mode.storage_data1_reg[72]\(0),
      \gfwd_mode.storage_data1_reg[76]\ => \gfwd_mode.storage_data1_reg[76]\,
      \gfwd_rev.storage_data1_reg[0]\(0) => reg_slice_payload_in(0),
      \gfwd_rev.storage_data1_reg[0]_0\ => ch_req_rgslice_n_11,
      mem_init_done_reg => \^mem_init_done_reg_0\,
      mux4_out(0) => mux4_out(1),
      p_2_in => p_2_in,
      rd_data_mm2s_gcnt(3 downto 0) => rd_data_mm2s_gcnt(3 downto 0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      s_axis_tvalid_arb_rs_in => s_axis_tvalid_arb_rs_in,
      \wr_rst_reg_reg[1]\(0) => Q(0)
    );
mem_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_addr_reg[0]_0\,
      Q => \^mem_init_done_reg_0\,
      R => Q(0)
    );
ram_reg_0_1_0_3_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^mem_init_done_reg_0\,
      I1 => \gfwd_rev.state_reg[0]\,
      I2 => \gfwd_rev.storage_data1_reg[0]_0\(0),
      I3 => \gfwd_rev.storage_data1_reg[0]_0\(1),
      O => Q_reg_0(1)
    );
ram_reg_0_1_0_3_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mem_init_done_reg_0\,
      I1 => DOA(0),
      O => DIA(0)
    );
\ram_reg_0_1_0_3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^mem_init_done_reg_0\,
      I1 => \gfwd_rev.state_reg[0]\,
      I2 => \gfwd_rev.storage_data1_reg[0]_0\(0),
      O => Q_reg_0(0)
    );
\ram_reg_0_1_0_3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[72]\(0),
      I1 => \^mem_init_done_reg_0\,
      I2 => \^reset_addr\,
      O => Q_reg(0)
    );
\reset_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => mem_init_done_reg_1,
      Q => \^reset_addr\,
      R => Q(0)
    );
\vfifo_mm2s_channel_full_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vfifo_mm2s_channel_full(0),
      Q => vfifo_mm2s_channel_full_reg(0),
      R => Q(0)
    );
\vfifo_mm2s_channel_full_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vfifo_mm2s_channel_full(1),
      Q => vfifo_mm2s_channel_full_reg(1),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0wr_logic__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_gen_i : in STD_LOGIC;
    \gc0.count_d1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0wr_logic__parameterized0\ : entity is "wr_logic";
end \axi_vfifo_ctrl_0wr_logic__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0wr_logic__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
  signal wpntr_n_12 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_17 : STD_LOGIC;
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\gwss.gpf.wrpf\: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      S(2) => wpntr_n_15,
      S(1) => wpntr_n_16,
      S(0) => wpntr_n_17,
      aclk => aclk,
      \gcc0.gc0.count_reg[6]\(3) => wpntr_n_11,
      \gcc0.gc0.count_reg[6]\(2) => wpntr_n_12,
      \gcc0.gc0.count_reg[6]\(1) => wpntr_n_13,
      \gcc0.gc0.count_reg[6]\(0) => wpntr_n_14,
      \gcc0.gc0.count_reg[8]\(1) => wpntr_n_0,
      \gcc0.gc0.count_reg[8]\(0) => wpntr_n_1,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg\(0),
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_pntr_plus1_pad(8 downto 3) => \^q\(5 downto 0),
      wr_pntr_plus1_pad(2 downto 1) => p_11_out(1 downto 0),
      wr_pntr_plus1_pad(0) => wr_pntr_plus1_pad(0)
    );
\gwss.wsts\: entity work.\axi_vfifo_ctrl_0wr_status_flags_ss__parameterized0\
     port map (
      E(0) => E(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(0) => \gc0.count_d1_reg[8]\(0),
      \gc0.count_d1_reg[8]_0\(3 downto 0) => \gc0.count_d1_reg[8]_0\(3 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(0) => \c1/v1_reg\(0)
    );
wpntr: entity work.\axi_vfifo_ctrl_0wr_bin_cntr__parameterized0\
     port map (
      AR(0) => AR(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      Q(8 downto 2) => \^q\(6 downto 0),
      Q(1 downto 0) => p_11_out(1 downto 0),
      S(2) => wpntr_n_15,
      S(1) => wpntr_n_16,
      S(0) => wpntr_n_17,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]_1\(8 downto 0),
      \gc0.count_reg[7]\(5 downto 0) => \gc0.count_reg[7]\(5 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(3) => wpntr_n_11,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(2) => wpntr_n_12,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(1) => wpntr_n_13,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(0) => wpntr_n_14,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1) => wpntr_n_0,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0) => wpntr_n_1,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg\(0),
      ram_empty_fb_i_reg(2 downto 0) => ram_empty_fb_i_reg(2 downto 0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(0) => \c1/v1_reg\(0),
      v1_reg_1(3 downto 0) => \c0/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0wr_logic__parameterized1\ is
  port (
    p_2_out : out STD_LOGIC;
    ram_rd_en_i_5 : out STD_LOGIC;
    ram_wr_en_i_6 : out STD_LOGIC;
    prog_full_i_15 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_wr_en_i_reg\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0wr_logic__parameterized1\ : entity is "wr_logic";
end \axi_vfifo_ctrl_0wr_logic__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0wr_logic__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wpntr_n_29 : STD_LOGIC;
  signal wpntr_n_30 : STD_LOGIC;
  signal wpntr_n_31 : STD_LOGIC;
  signal wpntr_n_32 : STD_LOGIC;
  signal wpntr_n_33 : STD_LOGIC;
  signal wpntr_n_34 : STD_LOGIC;
  signal wpntr_n_35 : STD_LOGIC;
  signal wpntr_n_36 : STD_LOGIC;
  signal wpntr_n_37 : STD_LOGIC;
  signal wpntr_n_38 : STD_LOGIC;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gwss.gpf.wrpf\: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized1\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      S(2) => wpntr_n_36,
      S(1) => wpntr_n_37,
      S(0) => wpntr_n_38,
      aclk => aclk,
      \gcc0.gc0.count_reg[6]\(3) => wpntr_n_32,
      \gcc0.gc0.count_reg[6]\(2) => wpntr_n_33,
      \gcc0.gc0.count_reg[6]\(1) => wpntr_n_34,
      \gcc0.gc0.count_reg[6]\(0) => wpntr_n_35,
      \gcc0.gc0.count_reg[8]\(1) => wpntr_n_30,
      \gcc0.gc0.count_reg[8]\(0) => wpntr_n_31,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \greg.ram_wr_en_i_reg_0\ => \greg.ram_wr_en_i_reg\,
      prog_full_i_15 => prog_full_i_15,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_rd_en_i_5 => ram_rd_en_i_5,
      ram_wr_en_i_6 => ram_wr_en_i_6,
      rst_full_ff_i => rst_full_ff_i,
      wr_pntr_plus1_pad(8 downto 1) => \^q\(7 downto 0),
      wr_pntr_plus1_pad(0) => wr_pntr_plus1_pad(0)
    );
\gwss.wsts\: entity work.\axi_vfifo_ctrl_0wr_status_flags_ss__parameterized1\
     port map (
      E(0) => E(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_reg[8]\ => wpntr_n_29,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      p_2_out => p_2_out,
      p_2_out_0 => p_2_out_0,
      rst_full_ff_i => rst_full_ff_i,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
wpntr: entity work.\axi_vfifo_ctrl_0wr_bin_cntr__parameterized1\
     port map (
      AR(0) => AR(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => \^q\(7 downto 0),
      S(2) => wpntr_n_36,
      S(1) => wpntr_n_37,
      S(0) => wpntr_n_38,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]_0\(8 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => \gc0.count_reg[7]\(7 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(3) => wpntr_n_32,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(2) => wpntr_n_33,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(1) => wpntr_n_34,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(0) => wpntr_n_35,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1) => wpntr_n_30,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0) => wpntr_n_31,
      ram_full_fb_i_reg => wpntr_n_29,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(3 downto 0) => \c0/v1_reg\(3 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DF3rB/EYB8CW3JcVKbSrHxcf8hWQ6Adi2FENCsDxbJqQM2PfEO1ExRaqdTGvESoZDD03M1OisqUy
ZpFV+23YFeI8sgKjMQnUv5Q+JhR1YjTnr4HgKJgC18wUyE3JFNNm/dzDPB46qq1b1ZW7TVnz/iPp
WNX7AiQyUAhvr0WUMwNX7Fyv7IRbwd9EHJNcaV1wxMmcp4N7n3V4w8v3p3H9uJ6xdEmI0q8PRur8
8TOa/LzZI5AIvcZFx8WI72DrmU4lPFOGMAx27MbtMU5k449VvVMlUdK22qLgZ1cVyaPzb067VAfk
IcqzjS6u79PTa9cQucw7wD4tDfoSYxgk34YdDQ==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
GhKx3Cq5+M6nqKsQJNwLMdAeAmO+1cIfyeTARaploItkBTa2e42vrHlnhm+ExCiUtCbZLJb83Xvs
wWLzwB7+dWJjtFr4l4IrgDucTxEZAaS37QQSl2u8bU0SWkWCJZmxbph7WCP394YLRcuVw96XWV6c
l57lWuzrKuZ0bJbxATBlEALXwXU38p8BNxE/gB/p45PVjh1jLP/eOfqDiD4usA5Ei/D94/10SBJe
84UOGq+qHY00YcLWzxTGFL2xSkVQnEGcrZ8DHmOW/1Zf3PT3z54JCDhyxvR0A7ArrVNSZviad2G5
ywosIJVX8KC878npQNpIm1lTE1lTZ2Mc6v3pwg==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 16544)
`protect data_block
dBdWYZbHDIgRBaJpuB/6u4DzkYOuz23G8smt1kxX2BU5JPa8ki63fP1Q7HUVGbDB5Yfj3SGcK6pv
GiPFr0fphfNSbhDRRBOjzT4wP7XHNG3lMpFLd3hvEYJMrMGNa1UXcjMTj/XBpd8dK5tkLAmuscFM
4myetSnF+S9VfEA14l6g3ioTnP1qx/FobR6BdcM73wXqIDC1umFKkEYX4/4VUV5dltkhXz0uPjzP
jnojO2ZtYhX0O2HRB8FrpopUFMNBwBgBIoHpSyiaXghyCUiyBQGjwgq5MONX7r61h7iH6DEITo10
9NwHfBZCcQulqtZpl3w817LEmfnerEzyodSAf6CrbTLZx5dD4LUKA/20NJDUr8PSBbPPEN2SYMfh
vdF8o1A3yKriw9n0QdEEJXg0kCwh5ZGYqZB3qk8NQtUbpydNz04OSM0LGqJ0wnIrYpT+BQP0K+fm
MzNFjdb3HCvmRNdC+hp4jy+OLqxS08YijX4XhUW7AMB9kkoud4ksedj5+V9gcgb0EzpEY1HkNVJN
aI2nUZeAvbDbE7Wkgv49yTMRAriS3NkX3L7emozFrWFSDjkaVChvRyuoPs6n5RabqZvCty3/lDrO
P46+oTyQEywjUzzPqHrI5RcOJRDxFt+Tg4+1DilMUQBsREJG4AltSiQCR45q+yam8UmNBCO1Jtkz
aFvmo6/DqWpFGio1x0GNayszzigaJIgAsDBAX6s05pSGuhc8L/lAbg9RRqwMtp5OlkUB8SA5ZDKX
jIDAqLA7Vl/+IW5qcaIoUpO05C0Ms2DVffKm8wXk2FwhVR3sSN63z1cCCB1yOQ1s+lIhXl/37wl1
h6eYRQyzFE73EfaE278JkUL4jaQFoByuijrGxXu3vl985Yb55ijjW17Z1fKNtqyRwg6lp7nE1QhT
f3sLkB52MDxTLaZBq9j+iAoba3aVE32vFtMsSRuNdewZ5jD3j3AFbpRgQMRieELbMJSFtJUfVvbp
CLdhbvp1eM464bc04XXOhuYNF0Zq5SLKxItFw75T9y7Grg6eaA3sikkaaoImkkHjDhvNiKcHlahe
Rumwj+JK8k1LCpq28ErX0DmEIqjUp3w6+mUW5dKJN/cA9DMaWfTRzPxQIz2s/lz47fz7/SOA/mCn
iEnULl4i6OeiXFWSDx7+boC/c2M4TMWri+YzmqzAhAMA3h1gv8cB55dBK6m2za/Kn+VN8P6glyZ9
rHbXgelF1FXCOGyq31ud2LocjWzuXZK0EjJuyheLsvqW3Okagmjnkhuog88lEUwXQTm7cX4Q+tJv
CSbjcZ5UOA3xG8UkGvYKV0+nyyYQY63JcT4y3NGA/YGzwsU78kYPzO7mH0a+Ij6AS084KEST+x7F
zvzig8diIyGqdjHwXYcO95+2J+/VlfFxnGaR/22sGZwSe4+LaYH3wlg/QYfiY2lWZ+hCg2TLGAQG
2imRRzuGLbk+VZd2fN41z9rniykysFFAgqzaM5IqFgodM5wtkgnr5x2YmArhF34flVm+VP9NV6xg
9qJZvKlx6K9zRLMWiPLZPXpRBUPrYnspXqetnQWYqY0agHK1W7qP/u17mubdQ9C9ZcyDil6nhJxP
jzQmmck79+CSb2wkBb+vlD5Z5P5jBq7hG2GeVR3F3iHyRNwdleNzaiApTDqAokk9orLz6drPctWH
LKaToR1wzVkWVHdl0fNs5KYbgeTuvMwJUfgKFLh4LZCSTrWB7Q2RqN7o61uzP71KVEJ/gPQnTdki
1pn8QWyQjtqVl3epylqXC0AHUhybY3yLMl+oR1TUKj0DvFwuCYs6VdRauF1m9SpeFu4gqoagwjMZ
5bK5gfuAR4l843jPfY02EAWJRI/9+2ig5543aO+hnDnLcCJFIFxOo9WfOiWioHvuxSLQm5b5fZD3
ZdVJnjnHYMITbuN8hIxYRbKgN8MDCMNFNMaKGcw+maE2PFgf8WFyuc4LkenGGZBYwcMjm9o7gdMe
T+QjmMdSe1Hmxmj8OM4Xt491nhjKixloKBs8g/9dERHIiQ907W5ZB+k6PyFigKwcRKuEnrCTlaJm
Mz3+dyBjaCeN5rXeVekRH1Lvbsqb79oO8Z1cCqBNgTDt74YwDI0VxTYpsObjh+XEfesqsAY5WYH3
l+5lVkAU+n+EQlNfDrWwngrzTtFlFhhevSM2KQ+ngKF8t1w0GW3WQy94uonn8cOMEX4Jz+5CvqAZ
CloL66g+gh5QYjTnsruTuDSI1LwfZXIw2HVhwhtu0rKGOvylR+gZpVkg0A9f3eD5CxXLsKvERXPp
gor9x8/k3e4MYqxdu9yQe2D4MD+bTAWLu1LkFeyBOEwlp08NrlD8Sxy98X1ygVjm4EYUCPEE8Mmb
QwcPLF6Qq/J5qROznMYJO867VDQS9nwtcbJ6FDD1Ed+WMnfOpmIDZtFyi5ksn7W5xTOSyzhFueHb
9LaBc80MnqWmcsrKySE9bUbEI93sz4JTitUbhO6CO5Ivz36Db+46sTErJn1U9HNrzIGyWhnbzyYJ
AcKR14E77EEpLlAmwvflIusniSIkjHiTIb5K5l0dlkngx/L3mYlmsleUlpJS0Par5vtP5Cnxf5mm
/GlSWlXArGGch706aerCd6fIKu9p2kjPq881CZryTpaGpzWqlIPJa40CSkYZgg53b3L6GwQa+2qb
uGcBb9OCKomNQkDJDoTV+8LmA9ALWBvQI+ctQ+q3v+yDcU3A2RUa/A6m247mg4kvwVzZE4H+nY4m
KRbt27JQngv5GaiJTqqzo2hrqKQZleLRgW27ksXcUU12We4JDgWnL6dnERv9dAXCymx0B2qQ1Vsm
mBJkMrPSCHikXUtkSvKX7EMlssVTpYrm/rXkv1hVzcV99oUS48+Bbgir1KcQyvJl4uMJe/so4w+J
vpUB53TMbXrHwgbywTA3xvq760+0ZRStwYj/qd7x0AEVyabgSwzFMry0ldUOWRhyorxocHw6DCqw
wW2Nzri00CKtZSFjl4l/f4AmiJauo1TPbRKZ0W5pFSFVZjSIAdZtjoEFhtr/DQEsAVwZkFPUruuG
6Tq6Pt7/NIgyDU96J2lRZdQX84ru3T/ci5frB1qHzDmRUHnfzG4M2pHj3T5eQCqlXJfIqgsYfS6u
fXwQ6Ih+BU9TEKl45PjR9ZYU0rZhzfqR8iOQuX6xgPkq5nG535hC8ijQBHJ7HIXbKYJlqHOB647/
GZBHzHPiZVB3wgbY06dDGFbRmtp5SYETo7cfP1vfIygUAQuG/kgmDl4erQWxdQ9bSpaFabfpVt0o
12QKYF8PDAxSidzTECkMNt0KwvWUHNxundoQGxnmJ2k22RA2/aySupDAgDMXC4ONtt9i6D876GyI
DlmFtqjnXm5cne1HsxOV6Tq9sghdVvJrW+vkDmCF9h05JHvSPyRnNfq4IuX3PU11R4trZge9lh6D
10Yqj7Xd7hqdsgA9V5JFf+xNbdQvNoQjtT+7EGfVt/kgb6JYGwC9TR7fe8KB8+aPEUjFuai5/Nus
WLdY8FzLLH1uN9FoniMevfR+2FWXp9ek3SCER+xO/xUWscAuOQ3CfsmlsYZk4zPTSz2l3Ioy5wJS
UHzy4DxGTyVcK7yTONU+4sJ7hQ8SfOeWXsaWQC6YcZs2vXKDoUTarAbLY6UfhvUbOY17tQ5jTWBG
/eYFCinNc/2NELoUHxLYqEPN/Ca9MOENGqn5SV+fRerkmN/Byq7OKi4/QmkScoxlX8Oe0Xp7c19x
SZkjh3KLFQeEk2dMbd7rL0g1J0u5wQCwAQ/wuHULTfMjeX9gIezst6136e4fMRH9caFIYP8sVUMM
FYQxozy3GJ6WJlRsvAODK/HPwvva8xw/lR4SCfkPMML0OeTkOwvGg8Soxu9tDzPhDqxZasnc1Hwl
X39CUiRNf+MjD6R0qTu+WEhxAW7yoryhZPp0f2i5p1VDHBLsMtjZV88iialtHiZjjxjWEnAsfOnK
LBaHyzLWXrdZxFMLTqK8Y5iBZHlpXk37sCMj3eYymBvQXpJRNRnCc/bopwxgVCikdS6cqSNRySQG
ig6pNV3Pxdv8XIav6yfPQ5BGf0LI6cbn1/Q6t9BuHyNuH+Z5u0v5bMGk4whLiT/HFcrJL8a8MwhD
TldSeOoKpE7jVjLdLqktClCoR2FDk1JPEiJz3J+8atx0MWtJlkN2YWfJOZVo947a0Vy+8+VRBNkc
Drmz/SUZ4FvrN9ufa+NviniX2Jit7YdqV5oSuWlItFiC4GiPdL21x4Fbewt3A2UKSHV8yVqvUml+
NK0S8LHbHKvxcaJKCDbBVZ11bbe9GAV0/qMHR5TBPgx0bzyv9v/fycrsooxKJvin4oMHngj3tUyl
GG/DBVgv3zdSpgdV5AtDCrBqjZCsgi2/apAZZ2ONJY+S59HkcKiwvmHTUxdcLtWq80uZei5MAPR2
hcrvqdGvLwU9JzQu2bUZ+HjFNtBITZqhuTj5TEcXafDtSCjwO5M5A8i/DSPLNngc4phShvEcpoYa
7v95xnvbf5edixaxraKmF+v8DtMW/pJBXjFoJjTfDBE00A/lwjjYJnQktrnzNA2AaLiqgVxJLxJn
v6ZULcd44LXenrCWHmrP+5kJIQsPZ2xP9vOkeyiRB9q3xTa7suolDGipXSVWYRzEX+/ly3Is2LnI
WuauPHJUr+jSt3Qvnh+XhFRG1R1F7pOFpsHbIpqLkmfE2TEwfnCSdWRZqW27Uwd3+zU0p4degSwj
4M5paFTsc8fBr6HbcrRK87gTu5Xt7iVCfTO9HTWMxaVStwKuIbiTecJ6Zxidjr4MHlRp3YIb4oWL
U9NOaqYY0ZaA6eWB9fNe9sVGjQIYOGa3rRFAFHUw5Mzk1NzPe4wUCdAZlaOrN9IBi3cKNI9at9DA
Sr0fBfZULJeG8W41DszIt+s9E8UHG3wcN43juX09eNYJeNWiy8WH+kmbgP6Mdm67NcoK7muhumbh
WJOkvqNeBQv07kNCEzyZdpEpxOTpOcsOFlU3CxQWUZDLtYSKSN3b5w7MECwqoOEb+YVcK4P+XMis
TAvuF58ks2IxCwr/qh8bbzr3AfG2Crt5kwwAd+qSC0FWYQxrCA+DQh4eFym3e1GK4imwwAaUQLU6
xduk+NlWBq/Rt+p84dAq3TsspS18bZxcTPmffxNJzluTrDl8DQFC6R/o7fYqGX6EM47pT8bXlgqk
egJ90mdhUazXSyOFPZLRi2fIb5XCfOPWqay3jdTQOKDK49TaLjkRzvmwpuk3FDOqI4SIdPAGCiiX
D0TPh+c3IMCXjePW1IT91+Fr+IcFY2DMJD3tcyddR64783HCp0UOOQkeeiMbSGg/7P1pX/ptz16K
hlMgR7rnW4YkstccLm+Ftjx2EpkWZX60j3tIsdcVt7A3KYGlzCO+IVQGRv0KX4S4KNphujxnGLkE
YgVHUAMmHLUvYltw4h87229kfyCHqLBhm1FZe/MbU/sECebtGsYaiAiTHJaUFQP9/uJWcB1SXti6
ZYT7EtamZafdPFBODSWRe2yQ7DTtAVAL+c1Y6Df2lr/cU5bbITK09YfM3F7UaCLHEQeHtIJ3XCpo
LB0UfoRlgyvSxhQi6DhaWb1gkrNHxE+38IqeS2eBT6RNY9+VhdpfGBBgp8D2Ecc04EZFPdzlahLx
yCql8tGudfXjex+d2Zl9EfZZA+kXulr7in+fWTWqk7SpyWxeiTZX98hTk8bF/gs4VwZrOTvLTnBW
SyQ0tAUNA9A5du2j77okEBoPcLIxvYvdiBWEuqemmIRU0qKneiNR+Yai5u29N5BgjESAfQknhFaF
t26sx6k8kuwTpNJDLIJnv2Z7Yu9QNbhJthMkQ9JtXNqYLgdd8yRnJhEI2YtWutQwLFVGILv8I1xU
sOo7rHq0b88rwjPqgssRmMlwd8rZCuJ2+NvMTTF0cuBIXGCWuVKLG6kGapL4avy0M0Lf0Xx8Varg
zhR5fgEi4C7fvfWhmKOXlL0ViQ8wdS3mQl/ci9kCj2cWGAUnNOhclYc0UxfPQdnyE/eRLiETqo+o
Bumx6CZtMjSd5S8dL4JWSdQlj8HUjwtUlQEOYcyCtCeJ3+fim2DjC009oFIOLhPEa9h8/Nr5WBPN
p6VzIBC4B6BdPlTDofmjaDu0h8dEVbQV08kg3r43p0P9+9vP1NF0xdJ5vJiURS99XPHA+xxMbpuj
vJykpAZKOeDVOEIESpgfnAPFWv0khdFawIT+UaGtxwpzbx9grNGa2bRz0enhCNB3Zaupw8shnf/s
QqQEDSTn4vc+ti4T5+BS1ojWTvEo0U5V7AnNuqPIXMhbrWcbrLNx8xDwgx0OPNBzZJhn2dQ0ayih
3G1d8ydBq6ahR6N54rHWviAyX9w479ufzM4DjergtMgg7//qAkwuWhROzyzs3qTJZpbrTuvin+2S
GmmboFqp+J0V+EpiAYZeTRzWANbexU6t23/OzM1FkOcOs37bDuDfTvBQ9wWz6eWH6zuTv5AqQlfX
nissTsFVeuiOgfUqMi7aRCIraqNAhdpqoUCw6WErv7DVZF7s7eTaGbu3URQYQivjH0zo7TOuS/FP
ucP5rkzg8HH8F4qNZ8A7J1N1T5nkCwFEnEUcORYvtL/XXRZErCWvQ9ve1LIY/cDJIFzbIS82U+ym
4aHLBZ0lz4xnDXOU/0oNLn2G9sWPzdrIqte8If6SUNHPlXLF6sz72lgKenokO60NdO/Ha3GJ/ykh
JL8YTLpafjhUb43eGWDw691Vbux5u07uu/v7qrPHf6OZmE0INujrp/aEYPPbmNpL9kvShyrSSsqo
AYV3lV7FvayMgf1IYHBPZq+qneZficCfzY8LyUNB8x4ftPsDlXhjATECy1nbcJ/UBIOnrAMTvvNz
3+nn7BW6CXipoLwThISp9t+7p/3SWpw4k6vcp9q0EmvwU8AoHjktiIUp9loQyNRJW5xgt/B7zPG7
AZs22jLcfz0sVWkANojz14JwWvku+yC0f1xn4z3uSKpOwJ2mpDS6V8frRzb4fDOZJHIzU9/qrbbV
EHowRy1qV34GcEwcOMy+ODYnW3fVyFTyrcTJxuvvMKi7LEUHkadZry1OntbQtYVtyfTpNZajzUSp
StDod0hdPBfnDMYcizehEai4fodS/WYD2rrM4Hei5qFxPnIpdYUsdweTYXrOTslTOlpDoTp/6fuG
JiK7HARkigqZ5iQ+mYXA+4dAPRx3B0lSXF/KTgVvdLP/OVGrqMgzlSJ9yssy7rUh+uOF3VXqWxkF
j0XN1szFVx2XE0+tbWJnUnUNDeBBBb8tnKUTsIL4rDg5uqxkuNgY+hSbLQv0MQrKHA6od6A6iWw4
PF3uwSL4EI2VxIPKR2CUUAV0IyXoCcz3Ni0tsMJXQ8QnD7JUmDV/AklmVwfT0+qRXgrQ9LznLLq4
juoMSM7NYcf0+8mGivwifTlK6tDtc/nnzpIfCBjhlrIqR0SWF69Dg8WeX/X97IJ52H1r4sfFqOGW
eLD61husQHl5LiPtkkBPjfTK8DoBCoseReUtG5PZkR4aYS5TEkAofZ7AUODMy/q7Bv+qdNAU3AAC
xitbeDoYBB5nx/a/mB9NEqysA134+qiKwl2VgVotsbGj7wmwtllGjbj2sXfw1z2xfQUT6XqJHPZS
wJ6je+EtLhyK69StYfEM5gapOPFqcWBc2fDjBlx1uBOFUQLPKvt1jo0neUKrD3eovW2X+lBjqkuV
FkeMxcgVnX/yEim1AmIjgZD8G6/UBD8dU9wLd6bSs99xoqGESMAF1PQS9y+NG7ycX8CGPJRfXGOt
I+DMwQD4JH7eFxaxa1RY+oSNGYhtg3he+uPq46gbHfcdD8TvBV+m5U7lvWbV/XqKQQ2bh1YYi+8V
/MPDCfKjSstcTy2pKSgsy5mqadjvRuSW6sLe1qR+qn+wfMcBwH7M18o4P/MeDW1KQ8NFcT6/kqs7
UcmvVAIVk2gyaTSBbFAjIn/kOHt8Zy2/wLiieCnFsVoNlfd6gyZTobRJml+NNCR/8hBhJ47NZGS8
aduV0qfFF7FLhxVDEe/QS9vAC6LGX6oAGwzWx6nogIX6ViMr0g12livh0SpQLFua0hc2zjGzvITq
lTiBl3tL7YyEfQ3+rS4j4xuuxGUS3pTyJRjZoUToYKsgjWShuB1Lb6LpqJYE3i/pqOl+iyQSwaFS
ko2QbDsMSy00rYzhTZh0C4Et/ecSN31ELJKZxG+TSenPnitX7h6sMNn5MCxF4B/3dMIZA0GAptvh
rstWIVuRMKe122XlXAiwksZP9mOXi5B37VrG+geBp6lZpitcExtGTds3/zeNQ4woix3FvhclMr+i
dy/BtIAxDT/gorc6G+314MGadGLu3oE0V9OovelQOa5L+2fOWi7mRtC4gISUTSbT9yTIW3EgLHRq
YfNdn+nCigtKQCEDTFwe5cPpucX4OCbpaYnxOtu0Uozwmp7T+eZjTxzR+o56vYiAfltcqpwaR7W4
BvF8vIjVvS69lOfnoTE15OyedAysyZjMRTcIuyydE3YbDYnuM/XKk/4LhlwUxdwcRhcrubBy0bEt
xry4CSzbC6Ldm64bwSLksw3YZgknweCgmcjPS+AhgHVGnCcO6LU0UXroM+l9Hx+fm6LPGNXOmlDM
05gdTp1wLztCjCrfD19ORVzpJEI2Uzz78cWoSW7cME89QiE7bf2w16AvPoi8R5zkB0sReASlD82g
E9b7ha9syzZWiuJxt7Ezv0bhlUVXA9453yA8TcBTJgg+90BmCSLSGS5EdhFeoVLCDEc5eYhLVqxp
Q2DwGJf89SgHx8deg57x6k4/wq89vu5xuhBIQBuZLN+rJzI0cOG06WibG4+bFm+MBsUe1yX3K7DD
1e+Np9afuQnMXbjLcLuRLenXqQXno3D+ag7eGP6WdFmXn1OXV9MsW1ocagvOgFFVj1Sa7JYy+IK9
Ev6YYiI/jZr1QI49W5ga+2nWChTN90CgrDOfadsZEHfna4iy7aksmlzOwIazHuY4U2b0HSEEs42c
nZ0NyumNKi2a0NGfu7OzISKxzRw9eVc185rdTFRm+MeCxM/KLz+AyiaUGo4XJS3U0wTFNnuxXRQe
mQZOK3wvbYEd9XI0Jq/LEyBFZ2z8wiFpRp9VUbYY1puOB9fqJpD9BOv683IVi9Kszc7WIQwi6bJm
MzJRie1IX+kjd5hIio0WTO0nYQjWJjhhPrG3A1xxau95BOpgU6UtIIiW3/7jwWFgPbRrcO2LupdA
K+fA022JgVEP5EUGSSsrC10QxBcWBW8Humwt2bFN0+9DdIGKt2zMQHAlY7K7hOarBbPltjzqRr97
E4cahF0evQ7gnIgHDrNDCLnQm4acQZb9yBZtMiSYSdem99P3nq9JHHJn18bsQufnfSTVdfl2ouo3
6Ac+DLDOPxfNiuZvcexrBpAcG6ZhK8a0amft6eyq6hewEp8dYwrFxM7UOd5MarGIN6K5j6edJom+
zKXf8DEY4iw7EPTgVC72bZe56wuDgcFJmGsB4ofZTlT1WiCT2PHNlTqFisjh8TH4eLU/Y6E408uX
gvSrzC97X2YV7QGLQA8PTjSAOWsQT0ZLinkNXw5y20l4Cl5YqJuEYLruwW5dTlkTfATNcSsBV589
0jD7UZmVcQG0QlRVjSra1TMmOXL2IHH2VqRW1P7SqiSZBaPBRt0w/I/bpnMfwqFyB0wtbjrbnFmy
RAnDc1T88wAidBP2c1jj2Uhkrdy3/NnQ0T4lrmrPL6bBsUm90yA2Bh/bBiT1aSKXrYsdzbIMphK9
QDJy0yBAN/2XDz8tMShh1aMBtnkRZJu6Q7lqoVLfZzEAtilXWfkW6syPaeoWI1wilC7iScbB0u7t
mq8XcO5C24EAHo311tuak5xgRECDdV83/tu9/1iJ6lLI+bPVO417bnoYlQ0dzwik7RWqa45uie9T
VMi/ExegF489RgYiG0Lz+0q46MrahPd0A5+n0HfhAL6DxNBlc4QZ/YY/w/7Ufx0CWD4j291BZ0y5
jQFEc6VQsXdPri6/ch+5CCVpDqa2mkD6vcnmuwtCTzvL3s5yvMTDh1w/U682IomSE1vQrDtNuHQd
z9CIDvc/kBW01qU+PrebF2/+ofY8pWG88xsuq0xoT5wLFg7ij7h3fZgnEVwJFaqneLU0/y5b0tLe
4FHTON5eYhpZwIkhDOEw+znIK2okjR4BHvkP1eI9he5F/eGTjuegcgNHgY/PkL0zhTVU77ovkJ73
qbnbH5vqt4XKUo7stKzZ41XY4aFVOiSx7eiWe22N29AORgqE1k4dnx69q31zbVp2jMiW+wGo7QnI
3tf6xYERY5RIoLPxbS2vaSHF4KxWXCgJDCSdL1qJ3mcsLST7gzzWJ0oZ6mN+tlBOu2BYaPNQ/ewH
qedmFWMpWsqMc8hHOZRof4K3Qx1LpICQeLy/CB8bR+1W0BVElH/jN370afmWbNYHAx5IHLK1R6s4
lS+jWqJRgDsV+CnJEz/WOIboAXn4tvfLb3PaSkB50vwJq66POgYHOdH54+fQ4SbrsGJZgiqCV0+M
5XPQATcwUYibfQygdAdlecUrUcB0Qx7hSxxnYQZvI21JqjuCLyKjGpz4II2X66PcjImKluo3JSc1
rmnRg3z963JGwWRuGRf/fBfx6Yrd321t9wu8wFBnF9bsw/0L0Km5UwOKr5Higum6uYTkEhljQoSf
xBDLo9ZkbbrojeSqQXwZuCYF2c4nuYe3Ww2303fAaZEdPDcDS9wxqiTnTHAyjqLzF+BcJJ2TIB76
CGvh5i04vA2miAx0WvU5wXmXRc4aczRpRVno/Av7bQcQMsLmg1/oTywe4/L/DDJU1m2HkmGvpEvY
AP66skAGjZVrunYzXb7tkGr7Pp3qK/KTafstAAOsaEQi2bhsQ/vwnCsBG+JFj1DE2CPNex00ExHB
j+ddMS+8WY5H10QckVC7ydYfIVshKAZRaIVdGi9rIUKK/1RS8rI8/HPfXIXCL1mwnnBwImEAMnpM
hQ5qZ79Lihpo51czLDZF1B4tmLx7x3qVghnLjv584k62PUhxEoSkqtFUjaVdJIZcB5iUKWno0tA5
CIpBm5biLN2JnBxQYTWoygibn2zgvcmasHjkz+UL+g2oJmRGT7RJLaYc19u7NY1fUSOHshvhzZZE
HMaUrbXkoeSDrFxAiIXhoHcyKGtKFDyro7Aj63E0qjXURSKEF/yzRUhXaE+1dGaSNPsxSKl8upaA
nBPrdAF8+Rc+pPcG+roQptmJ1e/eOMKt9DLmKjYyhRB5EfcmXDZjV0a1GepPep1/Dzj9U6naAgf7
8eXvcDnBe5Yq26c4nHD3/5nBf9GsE1nbuEOlfUKUm4rzI/xvcIG2lVI/yaTlb3W4uezK8qjeGkXU
I9dGX+h2OLQtDPvoA1VpPdTFRDeeHhJZZ0+dMD3XA0MXVOULaKUOo1h/+lUWv5isJMCq46nDUXKe
9PBtRBjjX7NLT3wp27crptqtzSnbea2PSXzBV09N5NEicYMgmM99UjNda4EV1Nbp6Xsr+Ib43TpO
y+H1Y62QXJnKxIEm8XMV7DYhsr47ZMzpcrTG/jT/3Twen5wrfwuPu9hAkwpkEFKL4suU3rlVb79f
XM/xUfI5CT+j5rTFGbxx6zcc0hsTb9YfX1GmKy83/5r8XDsDpPHiqlC0Jt4UqlRpifEVq5XYdHf2
PJnwoeTq4baIrri7P1fpiQesS4adbIAScO/5dEgtYfFgGfgU5MT9b25MsZsmQYk1CN0DRXpDZ7q2
tr1yO42MeJZ+WIKA5jLBmcXHyY7QMObW+JwOwanl1dmlz4dzcmKres5PhD6c6+uElRLcuET9SuvA
W9VtU13kKuUHltQIzUqHx/SLjozpGUGwKq+GSYjWA+nHAUprhca5Gt+rp0nTqZuoaU4ofbwt87Ma
mDmbStFgeO6uGH41rNOC6BcZnMeQO/POexskP8/gndB1ZlFK2BqNiQyPT8f+2KmgxXxQnQ0cZAA7
MxDaDSzYQc1Ij68ELS8Kr4rRzaErOGmf8kwSzJCF9k3r77zXNdO3VBLHZ4FTgo8IEzRUHJGrGMfY
3qzfBICAKfg3k/CZGbwMB/0IpPC/DybC6q+o63gnthjF8ylCW3h9A6j5LxhZyeO6tlNOpjbF1pnD
twP+tZmai5D6rKpn3I/TtbEMpOPwa7TDm4IbX1aGDdK6b/FnhgLQWJO1WD2O295QKAJMP0vWyE5n
3x8Bn9LVAOjqDS8f3axEANptaPfuECdktQ8+CuNBPHctmiBezc31El5oNpeNXzBVNvd3ZY9NnuKj
FhSgFfRnymDIfrZbUtWKrXiPirBSFmic4fDkMKJ/vd75lLFdO56q4gV6Mh7mP17WuKTXGg9sOmuW
XPjc2AmKjjIbwnhY6iRi12cC82BK1tEGeWwwdCJpAa0z6MlfqeIZYRDv3cmnkSLkn7aKfL0OuTJG
IzHFFDTFFKEuwPjcU9aq3SBI15oDzkDZZg2t8os4Td7pvTbEh5x3UMnSwkQvLqImg0U6eZN4KArT
EKlEfedNeF93xaWXL7TvbcWd7NVd/IT9rwPqDUA6+cDXrMVRjRCO0p2Yfn9Pcs37w4Lx+FHQ7+t9
iEaNaMOaCQCpVPpY56HjQk7Ww0fV4N/vfZYbxfPPF4xjaBKzt/v22Pcm0jC5RrJWV9kCavOzygCL
ICWFu1vdp70H12sAQZFPVR79fjCJrqcQ2EOX8hOfp5uIKSE18j77edSpM0loQeqiA9BlHY+WW4Uw
KwEBd9eV35DF0oxywO3vW59moZfkIyb14Ze2OpLTv2CSMpxzSptBswYWIvFeueM9lCsE/ermEWG/
jXAH2hVGBLGHsMWr89H15389oQQ4/3W8eQrVlPKpOTJZMxwBGw0ECwRqSWrKYLIhDVnh4vPWCND/
E3mIozwKOYg5y2Bob/WHcvqVrGvTap0etH3s1Vl1j1TXh53iHg3pBmlfZ0bSeogGbolBz6sCsajQ
MAaDfDllwUXwHXmx9dK703hWPDGqvJc6Pm5vdtubCsvZkFnYO4Vi63uD6RNJTux1HTbCreEzqDLx
7mk4PR8tPnMXN1VUl+iLyJ08VWDgv1WMEnIubBTvlA/AcGap3TRWc2cH7TTcKKo9N58K/K6cc7UN
AB+0DHmj06MBI9qrzYRipB+5E6BZkqnHdKps6yjA3ZZXVQXOJE08m101kKHxZOedc92yQgewnSpL
EkXMSUz0QeakuEFLUyFN6oPYEXOFFQg1IsJFr57U0+oBBMtDaVJMor7xNlWfZ2U2hhSZfd5KmkiW
GQ0A6eJ1yaINP78eD1QLd6JSVjWAFzqkfmj+D6GM64p9rc7alxa51keYGyANmjl5B4fwZ6ePIxzm
Nz91qA2bFA5SGldE41xPCnDSHSZmQvWHigjTdagbN/BqZvrZ1DVu0Vqk64v4SSFcWNLyf6BqXMu9
yoq8h76b6wXb4qfU9D89KNC2gbqtutFWIcn9xyC/M/pbvlIQi9uKzFt3JgbwlLYmomJVPk3Ai6hb
QADUOpeMIte3qGiun9eEEwdvYbq4RDWzcn3RwckBgGAwasE3ZWEwVV6hhtqrlCsz5exXX6dDAI1r
jfwkXRhxHIHOq+3N7QXM3w8OZfJT+42dQUPxl8G3tCuOr69G4paX0ICGGdXCm1dSsFGhJfT5rzW9
i4Og2ZW+xEYGYZKtNBgJVkpqW/RUHeSD4Vn/u15H9WpAxc8NZx3Ad/YbGP0RkVFzqsUmdgdMoO7u
dyHu3xHq/TxdvVbbbjGnApxaRMetLvLnTONgGXHEUftCc9VZshO2uMuni3/muWPD4NsNVvKoiHDT
osZIqQxiw0dkv6IIz/fdGGlUh3UYDPzDWfRnBdbpnEhrphBv3K5JcE3x4IQiay5nAEcVdPpx7ysh
3Jd1n54zNMCeN+DY5v47pebS1q8sh8+57OrF3IWHorn1jMkq5FkgSj5XbJBi88GEG/fX6gHJtJ+8
OTkqnIgYlRTUjgJVIH/6btXsVzQhfMgIVExZA01tlC6OL1BE1UsoiJXE8TCvKbJdUpI7PPAgX9Lq
xPFzb2ks86j55R3sy5QYxIT20s4XWaPsRcBGikBAISh6UPg2A2k6HH9PEgScVPpHpOMDL6L4i3Vc
wXnGPr3eqQrBEOmWLQ4qauP45TynNO88BH/SO8+46xUssd1e7cacVUlV/4Vwrpwjyyflo3OzPegp
2Vj3gtA7tpw8JHFVWGxiHUnB12p5Q2ZfZGCgKC1wrUkGrR1QDKkMk/BPohAg2fDtSAskjBc/icqH
H5ZcSpH9bFmJXUA6dA+LVhUo0p/olRtFVnBg3yDelwVcdARO1PKLB2K4BJ3rFyiEpHWDm4uhr40e
+jzRw4+c767VEKR7vJ3qN/w/+W59D+zDRg9aHUATE95Sfk44JbFNyI1DxLzjooRAcPwg/TDVUE0a
OgKp6xhVJ6S4m1uE4uh43iVI5AC6i1oLy0q1Igb+lyFVrcUW9qVHCPym923tuk9NNNAcfb7qB6h4
R//+wrx339G+FeiRBdiWKN+Q2q2JTeYp7gUgp+sJtibqdoeGE6dVLj0ODQ0DB/GRrWQ18Rprw4ev
QmxP53+g/U8syRBFDTYUJZO8G6tyoseOA8bmpHKIeUDlNfNj1cac+oUDEoHvFTrS5EW2rnNbk/25
sWEod9BuZRbIpEVeXFyeRyO+m1UsivJxjM7cjymzR2zJ/xGhLcsODVXgOZhQWiIrhRD/OeKba7Yn
2F/DAoqIJDHIS/Hyqujm02nX0vDEKJDsmQirsoQr6YrhRNqj4zNBpbzFy9kxEnrSg/pyr6SaCRqY
1aSynU153rdyR2CimBBFVj8WlcqlAeucUQgjjjBDpKB3WlIG/Y9aTGG+qUk0LpPxtzLwSthrvBIL
ePfDCL4VAGYcU1m/5NjEnlNyLoKwgUSG2EoxaVusJyhOL4cX0l9qdBIzLXCttGe/o0ZVA81mum28
Hr9h42tpp+gZ+EWAMhB6TvVf/Gs2tldh42qU0IvVaFJwVhG3hQakjuB85DUn4rMN/Kia7HVdtT5v
vi333jSwcXqmP6ZMQMGUMVTxVeq1EztwFqlHqGeJfGpJsMbDHup1T2LhqLNoH8s22y137FeMvfoe
P4r8fnZyRuoh3Et180OnAoRcFa3lbVMJ7CYh8vC6Rp3EziQ+1GmUuSS/RUkzT/8B89qAtbYGEJyi
2WJoWG4QJZYN50ptKaI7Juvn9ohe05YD6ZK/xMzRarco9/dXrsfR9gUtJTVMECVmnUmLArqFeso8
KWNSR+BHrP964VvUOc53DDsSJhOUw6tfjugllgJIqsstoR6Xrq+bTiKHSwnXb/VSKlMbwRnkppZj
batzhk6VIS8fIj4C7US5iPrCwAo0kh8YheNyRVesJHhp5HacTm1QbXCmi90z1vjFhxPCpUOcQThE
hJRSKgO1wlCyawYJtzxEACgd/RRmuId9HV/i9n6bF8KuA38e7gqtTqONiRYbchXHiUWccLxLgE85
RbA7o5bG5bN3eBsjkGZ53nCv16oixdY1e4EYcLKKG/xkoxDBPMYOryELXsqWRiQDQWHwiCilJx7D
eqdTvpdnR6ztdY1l+T6mt8g3hWxxZyek1mtTL+1xOvKwAvtZTG0PKCrzf5+EvbSRD12ou8BQYno1
PRUFcFTZxD447rj4ndEVCChnEstNi6oiHUbURRbqxIcfMKqTxedlcy3X65CTTSlRedtOUSyMATW6
PXf6ztGj3ISgerEwpaKdd85SR/P0FWcYJPPPXqlaV20EgxnTqJyubbE5use+XW2cLNwxD7ho1udF
pV3aBMow3rPtk9x12IkfchWnlavjFmmWVtoHgoNuuhYWAj3UflDyiIM9h90cCq5ruW6qLQ9ecoPx
OyFLF4XILzCJ5h6vjbHds/MaMkTIkjSCg0tY8SPIsMygaNcDEq9YrJFt8IwEBprWS61kd8OLrg6y
YVtaMOLD2VMnyzkDzX63qLuhIB1xtM68yNPhPZwdEatgHF3i9hw3iDg0s58vl6fSCZbKHWzyPcyg
2AubG7DDWv7O1XkvYQG/Qes1lJw3oNaR6fX9y0FL4bvZQUP4vDID8TWu2WY9E1w77OzCgYQ3CdU4
k+QcwRJ/7mj+PRN7B9SfdVR1CDy8d6Jo1aDHqAkWVWymJ3o++cJuMR+AZ9bIDcYeg1b3LPm0tiCk
QSwkJ+8OdyKgPCvtbkHBMqKa+LUM4/JFpYxmn+WgLKpiAMhABf0vH1E7V69QbX8iPnwEQpBc6I5c
ZExpwSqq/pAsYKbpz97noryin8AFNmoTUv73uUMxQqfxJCDwqvuglbJQ8oH5zRVIOHLb39+s2D/F
tgLGCr4E376FImZwPULxVhkth1tIP6+9vVRcgxWHKgVqw3GT0UaP8uNF64RNj3kU7/VyWoF4frL+
B8WlIxgvAyFBeF1Yr5B+wzuaChpI8fJGhExaoiZ8f2MfEd9F82vObayBOmNjTU+fkYbD7svo7lhh
eOcLQYp18EQeYWz33NeFq2Dg+iMuDMO3U+vOzAE1srdmXxclEQvfBQatLHsFeONDQ20HwKIHQeLV
Vqe08vXTOOokCiuJSspE8aJWgGoaBswa2AqBD7nJdCpfNFmFFl2ABRPOpcWpcYHaKnLoVDpEDs2s
n8mD+xhDdEoXXK6NEpaWg29RJmS2oHJe+sU/1NcZBZ5XlP2ul8f1BGqJbY2zWYnnBftcjT7TO8Da
aqccfXJlm0nxltVpx4TMixyH9+pMZ1hL4h4lNZFhcqN776GWRjBdJzesVg2NekhJzFc3TqcPg88P
onS14OyGJ/tQltMe3+sy5U4kCsRLtfmmlRgLoMfk2l4yo3Q202YNQCMV1Uh7cUsKWgnLng+Zsui4
ATjU1utXLd1Ic7OZYdy/6GjDrr8gkaPAjEKL3NUzsrQUAKTod9D3BXjiRp7q7a95U70kej5qF5pT
02lK6F4dQRQ2/4PPSoC/dHJbXb7odNegwKlXwbXVuX6v9CKCr2tVHryW/zn5HTIxmqZ6GH4yYAcq
MPlp95+uwiPZY05LuUOVElWlZfbOR/ybvwgol+bFeZbtuVnV78tTBM3PH+QoLcRfvK112x3U8G6T
JUfKomY6vVFs2+MYyoXsD8/73yGJn/NIRLE/Y3O8VK0n79R1iE3FfIj6oRlkM+od7tqyZA7RhtkP
EHtBSVZ4R9HlvLHNyHAzG8Jej1jWps7F6WsAxz/Z+B/1f5ztgFQ27DFcXhlqC0PGdusouh/mnWa9
I3DV4gq5z+wYVHftHtOsoxgCr5xttTg0kUc/5VeVJWmbMw8gytKI7YYNUp8BVDjEwUJbh5jitzKQ
jeVVf44/LuYvsxfgJIYHGVtEwy/PPG0wpdYTTS7azuENrEw81fib329gfwiq0G+6VqhPwsBNezZS
cm3+uFLYPnG4/WW+f8q9Pe/CeOU+y2cbdWHSAfQgmAQQXET3bV0OxUhsP60HNe3argwNRJn1yd1P
/FmxR/NR6ssNasaR9seQ1fgk2ex24uUSoFD5Bi3KKRW97el9sYKldKx/tQXYkPt9mggBLCT5fAwz
U7p0+1mn4TOj7xyARNQA9zDHUK9BaNPb0gGXQSsnTM+FxnSFIAZiMAsg0H9JGv3ZCradqtgz1Q4+
KWDwqxDDym2QPuaLmeiRq2wkY7np5iymqFuT5U5NVmxzs+j5RF3xSc1hZWNdhUFLg6rRNfKeravB
KulwS+mupwuSphRvA3ThyJ4qU4XiWxrPRdmdaMiuYJg/8/ozmXibyKtq6519HVDnI1mCKczIe1J9
8XMGiLAZeXCWT0GD8adi99s/ee8KAC6potFVVHK4PtEYR2tyJEoLGfdRjBa8FLjk/yNpn1vO7sZD
Kq0ETNUS2DgTPuUqUUJbUIhfPxHc0P9Bh7qmH3/M+m1QXfZ0cyDTrHiCUrGbB2QmPOQne4X9TKU4
2LjwZuJ0K7Dx1bHz8r1ZjX1XPSGHaaQAorGKZDjUb37CNsjY9L41NdnKGuZUE3epIhDT+6ktv0z8
5gpFu6A8reujLfJkgPAqf69pdtwo9C4pZJST9q8qKw/onyA4waXjnDybQ97moLCLLq8KjEbA5lSj
BGTZiRrBJhXnipLfT+ok52x/GuqH+BMWbTihm+OsGpBlEw6koxCQo9fRqQ9ml/vr6lB0NYLupShk
22YfZQe8mzdXX9etQRAdYtvuNqCmXKucxQA3kwuIOb9LPMy5BRVCB9JeYEzVflL6ia2nkRD0k77X
Y6Hd+eGzMzOLLNfdEJlKAALLOodRwWqKMF5LBn/FnKA813SW9bBRak6wkJBUV+WdVj1yWcfkCHEI
gmXhj3jIO796K3tr57Cy269C42pdeA82CSrs3ZmrmrTRtX+XKntsg2v6tgf3UiS/bTeTt3UVEDyT
Vl8volOC3a5VqtYKwk6NWRVKToakG0lzc8f9qpTM4/RqZShqY7crJcQzYxz9PvQHDBGc6UauMxaW
S3gn8hA2ebhazxcsPuRNVyIZ4IVtR8pKlE7eED+l0IzT0A8jMrEI5X6EwTpWdZvKRC+afuhjfahj
+/YysuLAakd1hDyWgq45tDY6lmy0QUQsgBxAI9CGjA/dbza5VXMnkAbURLrRq+fQitozImKruCka
7XVVFHTOXSP3ru0q828w8OZ5DsUv45Z9fl4a795PjdBgZjyq48LlvfKj3a6aQ+6ormb5ING1G8re
4icZHIZ0Twdmjz0Vrf2YaUcbMGI9mh9KBZliW+kFW0ZI9HYLdZgVimkSVBMwIUrJO9Ojl/wODJto
1LWA/t8yx4cvmjZ0VHspIJ0tGGWriEmR2FGS4yBkAqw5+ilCl/85UBkvSi1LT8btUIiXSYz2oOV1
ut1pw7Y1wyJfFY6oBMRh0+HXGquE5Hhn78qINPA3bKe7ZL67wbaSHqSYENOM6C6SCAiOVWL1LMd8
ND4k9Ml0ocFCDwvUnLZ/mKerJhR6FbABMC3ACPoQiea2ErEXkQgsiQMuQ4Ob4kMo+a97HoHK6nyR
L1HRj16lAThPZx7Eax2PzCSf5tcIPDVcaYYh+z9ZAEM3aUmV71ohM5ZJ2fcTLgL9s46ICFl9p1A8
rlH9yOi0JUPkXKVxOx/IpwO59ysnCjbJ70A/Ybifourg8I26k8uW1UlsRVtbIR/oSA8820ccbmkp
1IQfLCev/5EFSiOXgy9NFZajPabJYLAkke2QQG+XamkHoksHlyhZQHstkZig8p7qp+uKLsR1YOF4
FNqmx27Eh56VT3oV+5/2NX61RxTQvEN2diQyu907Mze8C6hOyppIvpyJrZS5ft25UHKC+FlwEd11
oJProuF9FsiQZCGixOXjVYX+2qDaf4gkFN/XR5W48q415YSzhFzupGFb1TnVwTGtJFhkPgpUAKxv
R7BqH79ApwEXYtxPsx3xtcdJ3LrA00fLxzqBHTl3Bb+ioXdaAbJx2x4Pqc7fig2YC8OLCxAqWkvB
QvMSRVCpKbULwO+CegfNTY4oH9gZY8Oopz4mf602Sas//blOFzLCc9s8fAe3ulfLUCLTjWnHUhBy
G3dtV5z0iT4trfW3VIztvok4ogcDnLUzYOi1d1aQ2LEJjzJuFmvkcsb8BRXL+mkJJX100I4wtKdR
+M4lzQXcKW/YHbt7rZTy2A6PMVuAh3NYLoYh3pd5i+zrDS3uY653QZ17KUfOFEaz7mMdL0hNr5XI
9qk+nRPBdORvG1yYG2125hM6QsndF3t1cH+rO+w0c6MIXsLIorhVet2p0dG7xWxunPsGG8yifIcH
jM1oaR/U58PY7GQtvql7hLzNu7URCowPc9soaQDU47JTBNKLTeVOn0isEtS/gJ33YSlsp1I2SPJz
4RWX/nXJxUIgVbFm3o3Pqa48VTY1e/dvjgPJd8b/QW4uzjvZ8f0/KXele4EkhTxM8f+70k7fpcBv
GD4+WmVls7hOV0wRZAgO6/nulFEkS5Dms5klkKUiQr5yn6GDrOd1nnARGvFYDUseYH5ANX/cnUcO
NVRDcb6WSAZPVgfgd1Y5PlSuVyWI+XpZ2bA4q1f8ZkQRaA6UUkcwngeiW86rgPwvNIs6ia/p0of7
zQGkoeuHJhsGWZGxskNjptyR5C0NH5s8Z70IYrt9AzUilXZ+pCtYmcOM2Mp5E1x8CUg/TKr5xDTB
/98XRiMiQLde+b67f2NpLkPlJer5DpIbCHKN5iYrI/T3hsd1Wi1mKly1e41+krc3gNPN9IjpqiRZ
s2dHrW0OX2VC9ZSZWJ2RUA+jVdJfZhh35YNxLyOc6Q5K6PpdXoCYFvIeNxhhdRggBsn6MYFdFN3T
+eBLYMcpOqoEZmt2GEEfjdE+OQm439V8Hyyl7e5Qi0ONVOikg3F/s5sjMnGRy+wM9BQytJ3UReJP
7+5znr83xM33Gw0pp3eAxagUQ9YNfgb7LD1fK1eYt5lJVMEKNB+FdFO8lilavANbl7paf4XLWn/1
obz1YkM0AdfInBPEFfA7FBt71eUfrmjif0L0+zu+SM+pTpHDYaDyyKQ6vCX5D06UU8cLSTKcZSFP
jzUyP84w3/wb0SalD8/QunEoayucmlTm4jG7P2m4AZVMozeQ/RzMGe+SunYiQEuXW7NVxzA0OGyt
Q3XRrTkKCzVfxe0bDH0W9o/74IyLe/skcVfE1mcbejQl6VgsKtrXIQfsGDvpjus5XVaFRG3yyT2X
Pv+Vzd2J1khcyQG9owDeZ+O1cug0l4feEKYIlP7ldxrZgvUVFO2fYmDpSA3VynPVP7sFrAcQWfD/
QDvGZdjv9kbX4t9DBBlPTN33jfZ7M7t7vUDLRxrTbXQSeS+P8V2l4BGZ/PwMFi8OFeQ/csfqm1tm
oX2TrgcN5rIdTTy0WJRazW6s7z4TmUt73GTbETyyf9qlVdvL3uV6EL2DxROjIwzLIYjf+Rwd2BGP
PSgMV0/SmgaAgvv1HPjMy6oUZNa/AJC7HQUxR8Mlm7PViMIr3iJ9lLEMmNgvto+d4daAH6vSXsTi
QkD+zF3Dsfd2lRz4a8e0YXAlfLSwPyVFMTY1RET/7V0rdkDBt60hCJ4jQp6hq0w9JFwWS9yHrZHW
ONbkKu+ypGe4siBzVdurd9PmnzwbUa3WTWB6Y8NJEKeMFuhiUoYA6Haa91Wea9BOmjjnwlV3uUP1
bT9LFDjkI+gdkGDTTzQrxTMXbRQRkye4rftpe12LxGz+TJ+zUMIQz9fLlbZ4mBef2riIkZ1XgmMu
bn4fTOgScBPOJ1WbtmK5keQx/k+XmwxA2C722AKpxZlSkNYZ90C7O/0ySTI00168LQAWLVOvs0Uo
yD0ZXRZV36AGHLUbxdBU8hvoxPPsh1EV5VQ7LveKwoxneGBOC2js+FjxtWrkaH35vYNuqzepg+nH
0lSDVcD/aI2Oswn19A0caRfzxXzIjMWUBny+6GiBPjffDwPyyjb9m0eXY8+qsIZ/qdMWSU1NC9bj
OflrgBqpWikXAxvQJ78NGJGHMz0kblCRdkVITSc4kAJnNtLryj/auFJQVuRRhJ13dC9p72DHHaE9
bee/gfM+tNiuV1YcX1PrFup2OOqNKV4HaKYA7Z7AYNtYklT3PWJ53Hy88ihGhA5xrQvtWgl3bZ5x
qAj547N5mJjXgPRrRAt72B4CZQfZKatGTgl/RIkz/sW4VMIBCGNw2sFsd5urLLrEkyoz0xstfq/F
Q1yfh61ianRE2QLvbNXaLoTrTjwgwz/ERKyTh4T1BSNzdJLk3iGcNqsWNjS7W4SnVRRGkraUwegw
+RlwOQGWl+XQXsmaX/6/0HfS9A/RpQ3OBWmxVAmw+UQOnGMd0CLwa7Rm3bHW1+BPjEpeqatadTMt
IFqaz2rhw5ZccpHjYD5WKLl+tKa4gZtyIKoehyHS9OoNVf3FeYTt5lgg7nPNwDcipO8mPOjGvclJ
xipG8mGVocKeE6sCzjSEIvOE1YALgERIj9zcYPDn48oJWdqxPKWsEDFmPUH8BANNmZXTnj+hUPfb
C4DyeUl4rko+lDANu0EtjJBYx9DGJ7i3Jsws2IKci0PK+47UHrWKmZAMTxhcx3pzdkXe2kqrdL8T
GpNmRsMRA5+ZCMi5hYjOiD3b8XVnnyPOfDHmEsn/mqTU+SvGidCI1Lkf/lcWbu/4qT9iH+5LCozq
bwYROoVofLajsjxLfV4=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0blk_mem_gen_top : entity is "blk_mem_gen_top";
end axi_vfifo_ctrl_0blk_mem_gen_top;

architecture STRUCTURE of axi_vfifo_ctrl_0blk_mem_gen_top is
begin
\valid.cstr\: entity work.axi_vfifo_ctrl_0blk_mem_gen_generic_cstr
     port map (
      D(64 downto 0) => D(64 downto 0),
      E(0) => E(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[65]\(64 downto 0) => \gfwd_mode.storage_data1_reg[65]\(64 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(30 downto 0) => \gfwd_mode.storage_data1_reg[30]\(30 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(28 downto 0) => \gfwd_mode.storage_data1_reg[28]\(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      E(0) => E(0),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_generator_top is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_generator_top : entity is "fifo_generator_top";
end axi_vfifo_ctrl_0fifo_generator_top;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_generator_top is
begin
\grf.rf\: entity work.axi_vfifo_ctrl_0fifo_generator_ramfifo
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[45]\(40 downto 0) => \gfwd_mode.storage_data1_reg[45]\(40 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_generator_top_103 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    I126 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_generator_top_103 : entity is "fifo_generator_top";
end axi_vfifo_ctrl_0fifo_generator_top_103;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_generator_top_103 is
begin
\grf.rf\: entity work.axi_vfifo_ctrl_0fifo_generator_ramfifo_105
     port map (
      E(0) => E(0),
      I126(40 downto 0) => I126(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_top__parameterized1\ is
  port (
    rst_full_gen_i : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \FSM_onehot_gfwd_rev.state_reg[0]\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \axi_vfifo_ctrl_0fifo_generator_top__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      \FSM_onehot_gfwd_rev.state_reg[0]\ => \FSM_onehot_gfwd_rev.state_reg[0]\,
      Q(0) => Q(0),
      aclk => aclk,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \greg.ram_rd_en_i_reg\ => \greg.ram_rd_en_i_reg\,
      next_state => next_state,
      p_0_out(6 downto 0) => p_0_out(6 downto 0),
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rd_en_i => ram_rd_en_i,
      ram_wr_en_i => ram_wr_en_i,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_top__parameterized3\ is
  port (
    rst_full_gen_i_9 : out STD_LOGIC;
    dout_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i_10 : out STD_LOGIC;
    ram_wr_en_i_11 : out STD_LOGIC;
    empty_fwft_i_12 : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    prog_full_i_16 : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_id_r_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[0]_1\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_top__parameterized3\ : entity is "fifo_generator_top";
end \axi_vfifo_ctrl_0fifo_generator_top__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_top__parameterized3\ is
begin
\grf.rf\: entity work.\axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized3\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      aclk => aclk,
      addr_ready_reg(0) => addr_ready_reg(0),
      \aw_id_r_reg[0]\ => \aw_id_r_reg[0]\,
      dout_i(0) => dout_i(0),
      empty_fwft_i_12 => empty_fwft_i_12,
      empty_fwft_i_reg(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \goreg_dm.dout_i_reg[0]\(0) => \goreg_dm.dout_i_reg[0]\(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]\(5 downto 0),
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      prog_full_i_16 => prog_full_i_16,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rd_en_i_10 => ram_rd_en_i_10,
      ram_wr_en_i_11 => ram_wr_en_i_11,
      rst_full_gen_i_9 => rst_full_gen_i_9
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DF3rB/EYB8CW3JcVKbSrHxcf8hWQ6Adi2FENCsDxbJqQM2PfEO1ExRaqdTGvESoZDD03M1OisqUy
ZpFV+23YFeI8sgKjMQnUv5Q+JhR1YjTnr4HgKJgC18wUyE3JFNNm/dzDPB46qq1b1ZW7TVnz/iPp
WNX7AiQyUAhvr0WUMwNX7Fyv7IRbwd9EHJNcaV1wxMmcp4N7n3V4w8v3p3H9uJ6xdEmI0q8PRur8
8TOa/LzZI5AIvcZFx8WI72DrmU4lPFOGMAx27MbtMU5k449VvVMlUdK22qLgZ1cVyaPzb067VAfk
IcqzjS6u79PTa9cQucw7wD4tDfoSYxgk34YdDQ==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
GhKx3Cq5+M6nqKsQJNwLMdAeAmO+1cIfyeTARaploItkBTa2e42vrHlnhm+ExCiUtCbZLJb83Xvs
wWLzwB7+dWJjtFr4l4IrgDucTxEZAaS37QQSl2u8bU0SWkWCJZmxbph7WCP394YLRcuVw96XWV6c
l57lWuzrKuZ0bJbxATBlEALXwXU38p8BNxE/gB/p45PVjh1jLP/eOfqDiD4usA5Ei/D94/10SBJe
84UOGq+qHY00YcLWzxTGFL2xSkVQnEGcrZ8DHmOW/1Zf3PT3z54JCDhyxvR0A7ArrVNSZviad2G5
ywosIJVX8KC878npQNpIm1lTE1lTZ2Mc6v3pwg==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 16752)
`protect data_block
dBdWYZbHDIgRBaJpuB/6u4DzkYOuz23G8smt1kxX2BU5JPa8ki63fP1Q7HUVGbDB5Yfj3SGcK6pv
GiPFr0fphfNSbhDRRBOjzT4wP7XHNG3lMpFLd3hvEYJMrMGNa1UXcjMTj/XBpd8dK5tkLAmuscFM
4myetSnF+S9VfEA14l5XzF1QbGTywQsvmbP5E26eWiE2YqDsm9OopoBxSOuv3Kx2KfZVTlVj5Qua
LF46sr8NMaR6Y5QEvNe6h6eA656OT6CusNZ/bjSBVmd6OVMzoFanI59vlNmSwCOMVLGmlel5vHR/
fImsHLvViD0FNP91/EgjpXC4ktjmAJxi3Bwg7sl4g9ujkXq0GEOmHzNkdwLMInD5+zitn/8qmt5n
EFllAqnl7haGBbjVIx90zOUWLRf1v/oLfZvE5i0ODLImfIfoNrdaDAL/XviI5hE95CzU2iavJhAJ
yJrzhclyMzFOu5IHti+ErTzoyhad6qAk15IdiCwESHrU8CZXvqfk36HbQCl93vvy3J1H2/wtpI3n
x+AiL0odrOECfTgRi/HK8ROZLZ6OIcfcxhOpMf30sdsLku7HC5SLVeptwOemUoHq1iZoM4flCMeP
k/ryG1TM3RswoRFDwkZziSSnYDkjx0vgdtI1HzlOBStdM5w9Km1MYhRznoFrPW6f8Lfi8MpyDMCM
YZT6Y0tWxQ7KOxoiG+JNE3GIYbev3aBO+NksisEwqC2i8dzuMnfsw/BF1iRkSooDuDxBqX85/Usp
sC0sNxLgTjJu96ZCnNoVj0K8OXdQUfN0h8yAbT6sbGl0sj+lbjfWmlTju7nqHjWvdWmoeISkJZya
r9jnxm0vJCZ6qEgfRU4W6ijGgdS7WJMraABfdwXoorxpeC9sAe5kObFMGesiHzLA8efPs5FKcAL5
z0BEeySYj02oDBD1yPaiX9NmlP0w/I5wCaXsGohvYSGxZpslSIA6oPiYU8Fpr7ZbYRzvhPSWcIMJ
yJed0cAZj3wzV/SQLAOnSEebEIcg/kUBE9rrBXgirvHTOPEL70JOsZKnspV6JnIuIL8XogEDFe30
ue4moX6Lmxi6qER6AWGga2IhubFIqvCzZJFE6KYumtjTpIFaO1kmr0KtQggy8EhHqDFG2Y8veGxQ
IRFkhuhKHcuHlFuvL8afpEokGhE5wDlILauTjjc7aaK8MDbYmM5IdHaxq8I3WKDNo8CgBctZVTgB
oVXQQHlP+fcF6Q8qqDI9Ub417CzEDUYzIUdVC5fN2Yhx4T4jWFmCAgRzNv5xvQ7EU6DY7LWGSuKo
LBahF3dQSR2bZpNNDb4I9TdRvdWMJO044U14nFXkRdNRBHRyU8iBgxYSgqP2bw8MJ3KPM8PacIQ5
03+fwu0gaxN/pjUpw0LgGdxYSpMk0GItO/yiI/ws4GGyk3NH8P/OKtezNqZc80tORjmPdI9QaWTZ
r584RIu/m9BsJ54+CurS4PRlmGxTDLwXRokLPWArcxRQBDDk7bIxyTQKgBmfB9i7vmupcoRUZ6Pv
Dn8GO+xnFso1UrVOnIzRskdtBMjlIyEDRcm8daSkzXoBqCOoUh8Q+zDr6SB2zXYqDlGLZnSXU7fS
U/x6qoJ0FiVCK7cVA8heoOdIGHZg+FGr5hkG7u/NquWqu/S7IYH4RP3breiDbnR8w9qC/nkDeHpC
eHsUzMuQiwrzSHILXPNlCnEyP6Nv8EI+fLHwbUZNK77KclsBvFZxNYlAQY9U/3dW18QIVipf+OrW
iXn1W1RmJoqd+gDIPhOkdPFgQox6UO/LTkmF7hW/l0izqXdZK/9VYiPFzxmSiIwKCHmJJ1sdyoIB
2eKzCct0k1AKCS/9fRN1f5yA5J8cFshDkA/cR/CcZPkrz+tEkhccTZoTMuTpUqoyp8QXiuaFtn8V
MmCNwBhrc73Pig3TP5nCdPIRpBIK+pmw4dJkyI19zxhLulJ30WwW46Pb4cZ5U+v8jUEX0vJ5QG+U
DBC5pptHPoI7wCXERWcZbkTmFfnZq6+jyzDdS2TZVkoRhNgcGz9OyM1k6SiajNob2spdFuqgwONE
niVd+QqTRqUdxkTAvx+8O4pXhXrvbGTEbCsJp2eH10pKQAsOSVvNQoG1LcqGAGa6FHVKKO3rXTlW
vj5aF6E0X0Bj/TNKglSNRABavFyNI5h9Q4lCdBJV3yRtwybRMkLS1/QETvThpt12X//tfm3UV/ZK
A83SCp8mDwlWDBjAhWtTauWWRWO+U0M8rauON/ol7j+YNxA+I4dpHVF8EyK5WPej2nFuoI+pKe2i
nnSrPYwfFslzboZZJWnQSVFlB+uWmf0iYWnpyErXuN3vBN5XeiyA4ngi0wVfojfN5g6bkhHItDLG
wAYCc+dl34uLmBRDiSblYR+bkvOAWitu9+/P9iZAZdXVJTF1DWGQBT9yYzMiGiMh95PBh7M7naLj
ntgx+97CneiCt0B3+zrF6kFSocyW+7BAmGPydJelLAuHQmbgBU3xk2nsxP+URZGMrecRbKKaRd4b
vcO9RZ1mb88U3oRQCrGUBgGBd4x9XgkhixRdss77CI5VaOe5glB1b28DOPoBWfKjc8au3kxyQSYv
jlf1lav78Tr9Og0v+49Iqm9TFPvKIfS5j/OMUpoJ8+5/Mq9awtPJ7LLwEmN5lfd/FJmKhP6swVwv
rzxFZGmqsYuZVYBiHamkp5vxlr7EvZVWp2T/Mtp2j3MHveFqEjCK9Dy69lhTR1vMAUpikR8u/UWm
yscJNxAfk334iFKa0J7vWuQ8C4iWanemjpAXAfgroU3NdpkWnleI7WsbyggJx1XCuSPMn2h45Uun
qZtK/IBuY5sB2Tz+m0ZRwNDFDNXjA3P0kHD3hKx2f775TOFdFP1oUCU2k0aN9jmxOsDMtt9bqHw+
HtgP0bZnWQV6pJQiyxGMcIYKhuWj/2DDPkRqVlehMduQ6dwJuaFkfPiBgmiqj1RPxV9xIaQCldzO
4jUMsNY1e/cYxbNLYuu55Mz/0sRMtCWOz4CbkFYXjf9rCLLKtJFBWqM4n4BsCF0CqALR5cbgG97e
teq8TQd+qcthMEmDXC1Vb+CHFuoaV7SNKgTHyFtQUMNu9w7HuWP3w+Ui4f77R3eh1MrDMRMn6ULD
zJRuGF9jR4EMeCrLKK+QvtmO9vpnFypKRiFT3L/qs8SB9CcfBKVOj+WS6kEai2U2fEZUfyf4o5x8
eFg7I4lfI9yEGX8HCSZBzq7xBJ20qZ8p11YUVEqRqshIs3xOuRwmaUDFZ8ydKWKJWRlJnwODg5KM
/TuYOlLA4mhHiFMhf40r/LrmGjExDEEqJjhsQQ7cdnzQKSrg0eXSs7j0v+0HghUuzApGiNzAmI+U
1ssOY/EZuj7AOeU5tWnJqjno3+qvHRq3IAr3eWlkPFfB3n1mN/JUfW5p0w4Af3FXmM27M9YRM/q5
lWKlg1XRs/1uctlht0TQhCoxOKNYBS0TXjcGpBNpLYjMtJTpsAO0pHillgalgaKR8Pr/+VXpw5fE
d3oSHdMQV/jWbfkhHQKg2thXWC9J1Bmk1JF56rmaVlkSq8mDxF9nBNIUBfhAQaPiZFSu8fWVBbjB
VkAHspRdoXIhf3Lux5vzDqpMX0504i3KiHuS02wB3x1bngJAzneN7UnVe2c5MIfH+TKEK6rhu/Xe
iF/NDPRQIUUAnKVpVsWNkZlJQiDrwN+p63HOXdganTYuVkZ0v+kCMu5Ko4mUotg6dkfM/D6JsE/e
MLWRoMDBUaFak4l2FeTTno9Cp9smM4xeYR/CrOi7CwhTp59Z89cSzdyJmSm758HfNMgOP+yLqdBV
ulW3/EG8C4n3TNSm5v2Bn/seb8tUTbXXGQjtiBExHLK3+hrSk1Ic0CN6StDmypLOhJttMbVb07VY
829G0uBI/Gp1+9KrKWJlO2NWncngL+ZVZz2jM2fP7anTkM5YOr5345wsOVVgSMzWXuxn6hzRr0oX
6HU3zRPp/tnd9n0igq8V1t20isxfAin7P54Fjrp3Uz1CpD5zT55FJhYfP2LKS8EhCpsJ7YIddTVy
5AhfDURKT7mzvcx5r376PDuvyNrTeTPabKb4k+a79l/prJQahD8foWL0xcY25FNHP+D9Og6mmGua
Z7htR7ier/fLw97DOF9IpOdhniy05xYxKZ1o27kCTz03h+oCteTgb4uY/9QWwisrVhvms/zsbrEv
UUwkCiqHPNThaK6mraXWhmgXSpmoxW073tfkH9zp+d6HgosqrZHuR3t5O0UFImvzSJUOQY6n0atG
KJMu7WucuRZn00bUzlJqQHGoInKNoWQHIR8MnNrI3yT8NMtUXbEkYtATp7rzwVmis2fbEyvWTSHc
jkwweHeqolSR6Z5i2D6BJJwwkwIRZQlb/NIqF2glznC2zTrxtb3OCkOqrb4TekyPLR4cpDl3a4yV
1To/QkOX4jOmoXgz3hT8HY6NwWfgUJDHGILllIG4QMKqXg+aaoup1GSNGK8Q7qg8CcnOuLTVLDOY
6j1lz5X+j9DfubOdmUnwXjEi4WT1Rr+YtYvkoRaMurZxFJyFEDyQYeGXcH6e6eXYzdMPEqVbYvOL
ciKyNI8xNrloE+VQn2lxjLwG2gDA28EodPcc2QMSIhq0A4KriptX9d6KL7A7qCtUKmTGK3dxkOMQ
CDUoWMEnyT2fG84gtuZISMjjcH1egI2OMUMCKfeFcNApyu7gl1Y4YlK4BSUUTTIy4aGkCZuF+9vZ
nrn7CSaNky8ufcCF0LLg03xDqkXZbiiU3NQ1F4ZvZMqqSltG4qr+K0rui5SX/QnEU1FqPlBa1Ucg
JwpUoCgf+m5BIjCyfUroQSGxbXoGYluWIQQ8jGWNlvy7zDiP9HvaPZmme5Pfb3Nm8gW0tr/KXcHG
zP58o2o1qjAO8zdi8F8gh00a9bUnn5/nrRvrB9HhBNPa4fmpB9gaDHDSg3OaNBLVWHL9wgd7a2mQ
KBB1q8yYyRSDY7jL8lP+1qGxBB76upw3TaL8eWyR+1t583/mzemMi9dXoUHseYBQMh0ezfZBOO8r
D/jSIeH3SN3JC9alnGd5D80DVe6ORRBTCudLlP4HNnYWo3TN47tQMT36aG3xmVqHPhjV2OsBJOzr
YLFvcZnrSV2V3I2o/8wDPXOEKCr94+bMuVyvOYUgs93v79ok2NadSInNDHP9HQITkV7y4KXtGLRe
h8x6M8ouen7URUBXSfN9MPnpJI50GAR8Q6HcRRKsO6+qfi7x/f2a6hIvzckVooSEeMJ2PdGzdI3d
HS0yddKh/t1xgUXk9fZfRkq3jg+5EePJISR73ttAu9q2xK4UqZc38plqXqBDF2hPWp5B9kwQsgJx
AUEXTYkbxfbkByxdB6II/+tTlGvqcCr7NtlHY40ZULy4xcuK9oomGikposs2RIaEZ7g+Z2nWZeNo
dSu1Di6n0DvZM2ad0LV62/5fINFP9blIfZRP86DGJrgxrTfbYNt2uJ+V3Osg9AqT5+X7cXUIGxOP
ZPZeh12dCDDBCBmOxhki5dGxWCDyOaX37i5LQ8kr11Kh+aTHNuqxGFG+llMqlusAAMfZzC6DTRgW
OKm3/8TeVvmYO6hsd/ojkvwzumCAKOJ0TW9rfQxISAnkQdUKCan/VKtNRKaBRMbHJIytAFjf/pPW
sMrtDjs1/xIfaTLjPM95fWY+KUvJR4oDH43wNjPkMl33Et9ubbvrctomv1gpJXgkMtVyk+1NxRJc
5bwdU40V1JPf6F5KunhexLmn9FTEyH9hoZFDanKOWDUX45U7BRP0Peb8XjeMTyVK1obKm0s+4KPK
TVu8IViN+m55na6ErBPnjxqVxjZZ3S/4yt7Uvz/ZAJ54RIxCZQ3Mix2lkwthUxnmK4fyOlnvXuwu
IVkPTgZJF5wd25MU8PkAt+eiTHc/h37oBNZxngibP03hRu3iqe0igZ29dJwPE7lx2K9pMi67T2WL
739t3/tghQqPJj1rHUEg4tvM/cQdVs+8mowsvcmqbTICAjNY7Y+qWZDru9xieQCCafM5Kceam+AS
Lzm1tfSwema+6KMDFUF7wUBlgobVHCHtb1SCIPCcOZusbd5PPUySRY/eNs1zbjtNYS7YJDFG5VNl
SFW3590qn5Vqf6N71hSWudR6DcQkoHcU8mCLz+vsOJfiWQKEDvnnHRWdSbPsH5gkDjjDzEMP4uPk
AeZz1hlwST9GzPvQN67a3ZZSA+mSVZ70A1bK31WGYECNhTF+AXhO8W5aLdCcUZriF1DD4lLtt/12
4ss1mK7lHYWqbwA/OmUWgGfVftqm3hycvSUbyiksavWcwEbEMfmSUtbgbgA/0Xj67fEfnGqct/Zg
3P9ARQIRjcxhfAH27t5L6IsjjfgdzwphKkkPiUWFEMnvawdxc0K039ILkRdnvIiaDAlTiqxk6F2k
nv6k2ho49lZogJXwBdT6RD2ZyJAKNl72XR5hSqXlYzLLO+lHp4N/MwSR0imIikKD49HOK3bbdYYD
xwRF5Q8a4aMMPMk41dYqSI5TE6N6VEX1OyMgZHbzLYKso4Xc639eOTLoWwr9/wFqy0I1m1GDT0gs
dSGmrFSrdIF2uaoSs/uPrju2FxUcLNRja/quADCJ9XhxZuGxFFvMrMHTsn/4Z4FU9RpQCA9TsPzy
fncARPJ3VQbtpyvmDCnNFmV1a5QKID3hSEyZg1+zSB1ywKiFRqV4n7R3JdhV9F7CBBq54l/p/esj
WNQyzS2E0W3FrivDBjeti8Kg3jVY992QFQdKJ7DCadwifMHJCZeVPrTHYkTJ7SS3HlwOJhXUSgCg
ijS80B31WETDnOwGP4KbRXPxx004g6oeoEvEJjpHWGpj8+X/sHbgTvD0las25IyC1iqI1JyrKjMm
oaQX68lJaCe2erDJroMviCQCZUQ6WbZ5t/St+Eeq8ZRk6hcGZYSBTT22KqH0ACIBeYMzy6G2EBMM
dTMgrY7JUlmLtTpOdA5ofv7mjc+fOaNMaElbwF8jAvNHdxotGJcX/ZOd/iV21V2U7BuYx7pqxEff
oUn4PtuVmDeUf9TcCwRN4MtjGZfGhfvDwi0m1GLDvQMQkoK2xF+G753m8cUzrZk4jrv1J2ucEYfl
2ILjt39VgSlLqcnBZh7UCeWT6QwTrNVX0uc1RRtLZyOaWcnSaTOwScEEtFXqV4aKH700lPFX0yQv
lSwjLciP/nLaUxQbjHbDRGakSTKNMDEyzez0pqeKfQ8jRiHyo5LgBPSq7QjCh93wur0K2WwrIArH
qXilaeYe6T6xhI2Vs+qxG3/L3Ihb0Uay9ajsAOZKRJBILYYevZWsfsgxhQ8fZ18mUOGVji+iNUPn
9g7WzWdyj5hjio3ljNdl1WkS9Ug4kLjH5H14I7t6rLrhood7Hj01Yk5CNbbQxre+W/CL1mlD8gkk
AKmw/WnJF4T+Du3NTF7NBF3o2BYp8Lxt3xyxmmvbguDbzIW25szToCv7234Gxhu90r8rkqhbd35m
Weq7qnPNfYSy3UUq9cUJFxFyfrDyoxc++lJ0ZmrJZrGzSnY74mYzNM96e+iL85BJiarfBhRsrh8E
dfzSuLddr7daStRppetaOygY5uJKSSxALnLmwed87IiM56OHfBSF/bcuVH/7oA8XqPpM7iVAbbbE
pM2etsbsVFicu/zSymvfAZkwyMjbJp1pQkU3ot1qtUngNW5Ft14T/JuMr6V5fEk5R2pQ3LftEi6x
6nkSRIomWQGXaS1Ld9KYWF7iGHD92xFI9J2LKGZzc5YfxV8HR02syUZYnYYS+uNX5wshOJUXhhCs
4ca/R2BIdk2jgokFIfBXMf6pTo79aq4HibTk/kSYctyFnkrCGzFzo9OQ5HtgMYm17PZ+5345mHfl
5OxoRGnoFv6U5WOQkgaHGl+zQQd9C50Vs1d37OTlje4IUT6+g+EsQT1NZvCC/3uFc4sf7xbLh6sZ
FGEmqgdtHmMsmW/57dKQRvjwqyLdd0IrsSRWD9vPCZJOHk/1Jdc1/EZAX/SR5XB4QiB7cJUDrX14
loOsiNac9Izgbq/H0tfeOZ6LnqtLZ903OshOi/pmiEy+9+RTN5AjVMxDSCQ0eGtIfsf2QHz/9lSU
CQ8xootWRqd3QOymxKXb62u+rtcHccUmTRD6Dqijb+mmQCxG9m+bU5FZxvdEIdWhQS2vu0iuSdRg
tfMm1vBxpkUVnkogyCMxp93EPZuJB4BEVfmiyEghGPyvkcIHzq+qQGTP3kBiXA2xElaQTy22wqWN
1O87MRuWbRyYTCSq+VpdBhtcq8/qmGtvhCOZbpxrXYa5PlS/cmvXysSdvxZWIv3Sl1tjy1vmecEH
+Lxs/dWuultlij7qmKIQfP1sGoB6j7WQIPKd+jy7Pw7SH837SlDbPE2kPmH8JFnRxEv2M+gdcoHe
VwwljSv65FhBF4Y3Xy3JIcO3FaJbEO2tAuvf4huxzqvfgGfD+c0vWUzfQT+OotNA0nj5hiYdjz1k
n7i7IvRpu2Q1lzc5AtMKG6JkcwoiTcTmP4vJcx8gkjNCEiXzngwClf6qs1QndzNO6F6+lgxJ35e1
RTAWqGCQ5TJx5Hi32m1yVGJ7FO4A+ogQjSgYvGLA/wOSVWFaM8bwG+fAAPKXIcdc4823NyQG6mzh
buQBUpF3Uuyg64WEdCgVATQvUj13cFbGjGmBCprO07V9myZ9rWizZoFWSnlfojn/Wy7wmsrLUfNL
lA16hf3rFkqdPbwM2iHIBXvJh2v8FWrWrsSLspg3GQpXfAKa2CpEqCAuDFuqBNDfzoP6cCUg2DQW
o2G5RLCPX5m1JR9Ul7BAdJlvB7VJEVzLp+/A12AKYJOHJirltD+qapY2YJWMz/i3RPeVktwfxJ0u
BTFq14kN7Wf0HeDFsZsVAsiHPpadAA72oUOjbLLVphopRNY1US+q8oVfbMuN2Sss7yPUXp5bkREE
pXuN0pa2tqpD6jBj9P8L6A+HqlHLfiSTcLWJibpi0j3NBCcRzcHI+xjv2H8+3877n7OFVL1MCqfh
7UgvBg5+Cal9N16cp7aaDnDTFDKpSofKF0iWy4H+B00GaUxGqi2C2jXjkuSq4iLs9qSCkM6lf83F
HZg7mNLcG9xxC9uDtXVc7wsqb8s9S551sT8C21Na0qB4wjqjqFq/yKdGXcRmmPEIg7rRUq/hhF7y
IusUWxh4pDntvb+OdoDKoe9b8uhohHANcMeAUJoFfu0NEuMXHLTr16B1djVao9SFIYVJoVq17I16
4SorRnDZHbrQyhTj4YPRyaKpSnQzenrG3/qDvmnWMDHGklKM1y4QsPKGwINYVKcCWO35/z3knP/1
GUDwJtljJjnD39/Gd4Nowx46Uler7N46HfIjvjXpEWOQkWonIgiOtkIFWGe+GjNJMNI3j8Jg1rfZ
tw3nLIlTGZLn7pp1878Dt+srkctiplT+0e07ynVmCNdpGbwIFxqbp0Vcolksv9ayNeW/BzaDHK+v
j9FfPCaeWJC4zLw4JbofblgjFnBoZnGvt+O16b4k4WRrd2vLkozhqZxSe1qEdFWnsDUyodlHBPvQ
Owk+j73+iOc9SeC+YZ2N9S0MrC31E8oBSh9Sboyr0hq6Q6UYuu+rJPGYbZiE6GfvyMcbltJf/0di
MdmmityOz950HOuAKJ5sp0F6oFGUApBlI8wLg4uTOBAKNqF53CyNDu+cE6VWX5JEQK/PWnvVm2rG
fxJAy523ONNgp8DpvgC9Tt0htOwsDsoEKCCCbwJebWCVFBkPT5rbB6qGZcegA9NNQ6X3RYsbhUms
Qo9DOcCjCbeLg5e6r4/mzJWMuJaLcMCM76iIa4Y/G3PmN0CsvMeLaaoZp/rRweKRAWiq3XtwNbtx
7j8XJtRIvOGdAH+v7SSBlROUQ9+4m32dsRdUC1Qe2U1pRbe0HjZrr6WehoVGw1pZaMv/gQVaa3D/
Yd4OBlLjlc4UeO2jrnPjAs7cSe02QsJT0XowSanMKZgmWTwCgw4heVxCPh68eIHHQTbNviVYrsXR
4ryWMNo+rfSEVU33vRtqJKT41GtH4TMGG5zbjAF3K/hbOiinoWzoaEOdqFDf8bmiHdKQ7Ztl76Vx
0A2amToIF9zqXhvOwHL8F2C4ER9dERsv1LMvDtG0RV0be5L6rL9cWi8KD5NsvWNLszvpqiGs4G2b
DOVminx1/YJh9VTEw8Vvpe7yxzE4wIZbU27tHTgXHb4oIvOg2kw+dBGd1ptIRILUHPP0wC4JJAP5
YvRVVv9KdO2tZAGqcJMTaehNEgfaUNIK1OnPVeJsg0E9rpFPdBRVkx4BLcflplpmpDEz7a8rUczS
oMeu2hwWfbC9wiachKwW0YS7c/5SkLodTJyq8Fy3Ls52ivUP+frqwXbVgrECdLoPropB2DjhRkju
OHPSrrlnPVTW2Kt2s+fyIZt40UTHtfStYSRUiaIC4fS0JpwdQv6qQPfhMa5VEsQA3r2OuesfM49u
jguCSrbh2tjHOYIKKRhR+ENb/B2iDlGAxLqE2wne3uxAxa5I1CYQV+UirOaOyOCMZ0OK8wYyMDBJ
AjTL+ZkzwLWN/usziApbc8HlH43+qN72JS6QnGN8blcIWDvyKfr5YT5cZMjkEqGReZX8Krfwxkta
guBsST3bvyhy53X9vby0N0MDemvcfWGN4d168/RsXuyrlqLEh5oN4HQsz5e+zd9nQpgChGjC1Q3L
MDpG608o4MAKfIlI4IVxKsmKQukH1bv8bgNjRtiYrv1zQSfZcnzdcd7NLGjLT9wUKNgYfz+j6FD1
eCGZwHYoDoCHUZLL0cpGQNbF0BsQwPlgk+Ct0PmJbOXV+m5fD8ICFwd1Is+BSSety582NEW2u8Cg
aFOhr9trt8yVhXQFySjgdPgUQUq/r06X36th4MZilie4OcNzS+zb0EopZMZ6rXSY/HGe+rSkJ74w
iZaCQW613AhMjhw8QPjGZuqDpIpZA0aTWH8ps3J10+Jae02meKrWxBwyAD02bedqqeqnmY9R9BJo
qT26PkhG0hIY1YZ1wm5k6lJTSw69QIZe3aO8KIfzGp1l3dBJMfDsLtK4smTrVYzAkRv9+VxLnW0f
eJmBLEhBrHGBemxypVPSxcltk2j4m09YvxGMBqPwhbEFnZihWFnydMT8zwyV3sz9YOmWqDflfCJU
nvHviVc3ZYsA+x8hib+rv3wNKbtCUyiA8vmXXGCBVXzhk/UAmQGjZZdiHV2XUlTea7qp8F3GDZQe
Yfke0nM8noHUKQTyzKs8FxKhoxAZLLmJF4TUSEXxmmQK0oNyzKhoR07dOGFa4o4muanvU+keRM/4
pS4w6lpZaxwPA6hF+P2rlwr5nPD+gbPs7OW5g1TgGdOqL39p8SiCcKAdvlsqbSxUCkro2nVMf9FR
JBh9MbpInGqZW9jRLNbOfkIg4cpbXMoKi1mLBW+e069J2p2Kh4a8qCp2QLelUksOrptJV+uZCWGH
C7GuTEPtauaG+QoKVY4saswCrvaYkoY87Viw1STUSM4EhZzMJfiy0WCxHRdVkX8uo1SOE6Cs29zB
TAy36BTFMlKzJGFjb5Gjy5Z02DMRUD+vFW48vLcYGr7AGpgtQa0bjzl1kC4QnLrG6DAXyIbU7KjR
iBn7JbIW+mOhqzpOnd7xDxi0xx5LGX5AXpVeXPYqPOU2vk+LT3q7CvqJV9CZevBM6flD5zmtUv4J
jaUynKhWH58fBf3eA6DSK0AWmJb+mYBYp0eVPEVskqpddPIR41QB7nNnjWxIOl3sHzjnUwfrrrce
aRA+9HWRaCa0L0HF7BRCiNK1LaxTrPLgeYY9OfnnZtUQiNi+kh//7osKKyyKiw/tjiFJA6i4adcF
VkdMdDe8S401FzxiUzoH6+5LMzpvmFKnJLovR/aBervH1ExKullt5rIjHVjq1LYpMQp+tSQPH45m
+R9sbXL58v9yhx1ZkJNxxLAbSvgk1TDX1bmRSi8VvrHwQ3jFIaxVhv/fh6CuphEE6eMlfc9yVggb
vdLWWPqiArnNJMylp7TP6EmedLK01X1IlLpSPvNHdsjKP9TVP3FN/52riYPmTHXz/p1NxHHmAE4J
31sJOObG2EEyS2+n4ePFdLJQzvcyHzltQiNpL20ALlKoA3u8quKb/D9nUEAaBqpjA4Gq7mz0CxE1
6qMZMbelSdSy3txCLjiGLqOLKXidZjwI/1ZH4h0MNbz6fMa3tga1F0xXHZbCRXMjXm8vOHZQT+R6
9yyg06SVxmX7uagTTwfprT9YHERNkT82AMLSTkGOMnraN1CLg2fTDw2RfCgTOGwA4Q/07BaH8Tly
ssow8X40e6mdvqL5UKIfVowZpEEHy5L32q49OU/olsubrJTjRfrQxc72G6oNjgb5mXxOhwM4K1HZ
1+yXVAOXJVDqpnGbFlDOKsKZplvnpZyJ1nIhCTpZa9irD5TfGpsyHGdKP1/75MZnK/LlcmxwQ5zB
AMVg+MgMiMB6kYhBl4uuR6nKyQJF+gkD0d3H2T0IgHsIfCfNHf92XaBIu8pA3iDZutjtkhG7TB+I
epbErsTUrU6RzlzdStZ+b/5TkwE7Gp4mr6/lMm0azB3VZeifFRnH/JoWnv0Ak0IYwVAxzQX6sLre
3PexkPXfwBM+pQyHp5JDLXhmqrJyZbdcSVuME0EjHJAMAYvMCYvbuy4KaG5ojE1V+AIQfRk0p3fi
WLuck4LKGXsLIUYj9Ll4QZcq6DHR0PpLy3pf9IVJITP3q52NbHuZ7xUDWs+PB5hfSNg96ziu8cVj
jOwMqteC3PDUbKL6jYV0Fh5SWzg8joEQzLHhuOlH2FLwv4/zjOZRWp3bxr3Q2E2G58A3kJq5OW8f
HF2j4xN95RqgaPkO44NAb69Gotb+VYNnOJ+wNF6FtVm539qRYHCyUdj8WZKCARH/nVPlVL2275SP
rpTgptZ/5lnc7W9RzYz9dx1uw2z+IU8P9h+FrSXSJ9lnvHEFYWn71VjvKmRdBUUou+TQZ94dyJlc
RCBxSpsMT7cdTuctnB/FTNpbNcRmAghaTnmDQ7ekRDGxq+9WgHvL1KYRr/2Hdz2ePbQWJFJ5jIMx
1VYzOsmTNAM5BF1rSe/9RN+Oc6TAYbaDynS2KK4fQxxODwy+O0wzYPtOHDa8DfgwHrfcRSK5Ndn+
7DZnWhCKIJDzAMzMx+2CJ3BrZ7q9hx0dZlk+AsrPCaBd5pz2ljintzRUGBSnJy0nlSW5sMQsy0rw
EoLuI1+68hibXXFikwbayWvTtoZ8h4B31gQombOaDRM7Y/7yxCtN1HZrM+hAHAzmW8igV0DFCyma
vQSgZI/hwJLtUqepT7b4vBh1fwx25q4H1QUJpbYiEcKfyunkiT5jRiPvT7byFJkQ+qQyGUDMI+36
usMZQMCBEigOwv2MEWIscIFbmzB6Jscqr+vr5f1gRMX77WPHXqo6pw2Gpr3NjyyEyKO4MCbQoE45
leDb2VaV/ktxHflTtInlcz14pifJcT0M6jwlYG3VyeU1nclzxMoB+ygCSore4jNd2AAFewydhYnz
mrIhRhQBXYlrEo0o/asx3YSYFnJlJFd2LZ4U5+h/JRKpq3LY5XWu10qLHT4ISR4ExUJmZwheWa7v
sbWsYfrt5iDuc56HhdCX7DmbRKKute+wVLPJByXb5oqdSTGS+CwZ1b6vEyUoaSsdzkO/1pe9qnQy
vCPaJQSztIhuHzU772yCc11X5ivX1gmn4ZC3KsMynAeT0ef/jqcylFXi/NDwNc4IPcoTBnx0jdk3
W3g8xfE59DLAB3I3PZeFSsfdWcJnmVN0r5bf1Pw0ZH19Et8shTjpETAdeJin482bMlIeWQ7Soi6i
sIWgrM78TItQgnW21ky1oXph1J8EznKjX10G6M45s2sy1Z1Snz0aA4zXP68VrWg8J0AzlRMZSXwC
z9F66UU4Pwu/zfXLzwenu+ljEYjJI13gBLpyyepLz6n3wqqqGs+Ybl5LtzD0JNHU8QIXJeel0iQ7
lvp0CSn0TNft2blRwxIUS27dXlmcjnVLXy2tIbhopYOSjABQYttyzGaIjrVc8awTT960hKxNcBO5
QV27USXn+0sgzi+Tg0Tw5dFwYPGRaRKd1G8pSoxk3BuBRKq9cvOOXgh4DvBSG/+45g4X/QyQnC6N
jcv/ZHAFoJu3zkPpMy+vid/zQejpr8UwT1t4qzAyI8KQ6U/2WVIs6PUsF8n2o4Ywopc18YhP0QNJ
JSrx1v9uFwJBc3XpMWmq50sLf5CigdJ8nzV239PZ9VQ5T5TP0ymbnMrxSMkoWNhj378RudvcfPWz
LQytnoFXGAE6SzzBf0h9V9jcWUujX+y9OGvRQTeF5R41wrxhlBs8XkNcJYb6+qHMHu9mykRA+Ry3
RYNxyA8B22yC3oB8eOrZAXgNt/Va41NNsNxG7ff1kFNqovNC/cfRW9ioRmEWp/p9ZX2XC1/zydaU
/zeNITxyG357cMGYeOGIdI/Dc2yNNdLJvc4OCVs9AGPA6scFF0rXbfgP3OfMd4myUAtmzNknmdNn
hNGG1jcmjSkepwT4gSSdAym7znQMZPOrVDaR8WSACKxqX7e/9M4dvNcprutEiNz+pkkfS6iMLxDA
aPprYwdCP+jkhA1mAbZ21cD9jqAfHWKqNzV306fhBlhUw6cYB/7kLD5b2PvpAT7jBPrwC+ZAI2Ru
dOKRYhThrWg0C1DlahbvoWglORsJiwwkxWEI2jwrLQCkQFLtYMjJCQ5AFUedNY5xLkvGWk311A86
Vs1CVcLltJvXi/V2brABhjo3z1wExrzTq3EvYifYN17lwjIrMWABwrfOSoF77XAiztOGYsTrSij4
GSmLiQ/EYJul2ZaOR6vy8tJ7tyMV7kTpruYHE74pS2lMTksfUtfMTmis3YZDrhMDKJKx9q/75E3n
Oqn3UEI7UyDXCOxAbnVrfhHS5GlqMY82oKhVhjOxUGTXd4JoTebHkfhb4EYLhVbz2yoFU7XuYLka
gJ8njaa/FPNsNy/juSuXd+/qUAuR8rDCVS2q4w98zBuYn64ibx3u48W/8AhA+btDP0/UZT8Y9YE6
vUm1+wDlXEtsFWnz3TKeBAFyo4Zhjmi2Oe7JCETaokZq22Lvg0MolT0fHFumaN+92GOu+EJgjLe+
ug8R9Zb8DXP88nH4HSAo7A3hiG+/idYVSqSA8fKFMACKPVxcis/Cu21qfwWJVKVulZQn1zTucLUn
0qIOyamgbmE8CttKNtWCo7MmmGIR15glIqu3ii8Ydm9QZKqIHpwn2fKd5GxJaWagvKiQQ2bhe+Dv
spXic99L/YDW3ARpn8xduwHAKrqqyp7TRv4bCrCrhv3ZylEo1DyqHLqwTPD/5/R56IeiXwgjYLUD
PdG1hPN4ehde9EkaNRwIlzw6p9u+tFD6aMetSfmkqDjBp9GOyiqOtmFttOo5LwqYJif7dohHsitq
bnDpS/uPpRQ1bLtmUMAp/Dfxc8hGFxINUuCdnsAKViwVhkGsssguw4CuyWIRy9uLdejfbqOtBN38
BWlq7H/2sFniMTqSXJN+Wr64iCSWHrk2oUftlQXD7Qfj4EZjgWFZ4z66o1992ae6B3ZShC8Hs6tU
+cIpHwOYz2j9+MqiBFBZtEwueTtdr6gD0Aa0Lg2mNtagfkXdiunuO4O+kkNbZy19HwlxCZYKdTw8
EHf1TY3FSwT/wli/BWuYjwxuGLBQbPd+3F/RRKXt4DH++gcvfymlaCtnCvtHmnYCdKBxCUANlS1V
Zs9xf/sFOJfxMonbw7r87HVt+VbzhAX5bLbFMbFJUjEGl9accBqABaDla6A97OPGpPlifUm51I7H
2xO5sCXC4puiLnWk1EfHiCO6Q7tCtNxQvW8Bn7/wrIgdLIEGOmUmX9pfgrtEgiEAfbapUj6zjpWh
c9Tf3A2uVtvc3CYfMy8IX1cBtrk1IJRb1pnmGsGaaNmqlIxE/5VkPh06eWksK0k+7483LxKlgx0v
EqiC5zwZMJRRFIymUjD2ORJ2h6a18ijANVvkpAKoVFDs2kbpDhL+ihD+BfKZIXNWgLwz2wNgEkRF
4HUC+ERia8OcoeTFRD0x5HM39SsWl1dmi8CBEQZv2MK1KUlgcghkMiE4QEeu5xNDR5MjPqk0xOfd
TefBTkza9YoPb/o4yEieGKrNay4YZb1FEISa/pNTIdZ7iHnxXJun1NsPMmCtH7C2OTFWT8rnlahV
r8XnwsLx58rd0STHD+VsiNXnp51RHDGBNV+/I7kXDGdFAEWnbXVvt3ppOkMHJg1BVYlUZMnkDyfo
NsCXGK72QuMvXh3UyJNHTYeDJ4KoTBQxNGloiLqzsi1tBstL9rO6tlJ38T1dnc6SKlTlKoEzu+tJ
qoTEPMkxpO4PUi7UufgJLKeHSgivirT94fpWze8WDblq9ZtGDqqh8JR780CVqn3Jr8s2rA707ow/
nVD2N7vNiAb34iQECk5ZTQ7zpoBcN0i6XOPd0XfGOaBCmO9kEfBJlVDy5ZrDxfZvBnCuotClintL
pKnZ+nOmnwD6x7YliNt8LzwQDOfX6NWirJ1VMDM7ZdNexFHSLGpQqrrROUQV8HrMuUoFGxDSXISC
wRcccBQZj5YzpFeHjgJoHwMrSmcRWvd5SLJpM0OaLze3r/n/6WqnuBlvY7i6uXx5KoEXHn9G7gcT
69y8mtLCL+6xdEz/kE5/9j1prVrn1OuN+Wu2fHVjTqJ0mtklIWjHv+5fjWYrlFYoWOE63+QuKNhJ
5kxwASquxW0SALaIgojMbdot+bINmp040EHRJuMjlOHiQapWxurLT44pM2ZP4NzluL6ZYoDSfzHA
A9NKJHzSI3s2XwF9m+6V7RnIf5EP2XVhbpk2vMCaYA5SibTMBZjwU1nBvTw/VVg8V4JWMtfLxPx5
USYWPA+wMKVm+Th6xImLP2jDDuaWUSpLlfckgElBuKi86PUU22UoJNbVCIEUkNpfi83vRcV8oHXx
s1Y6cOMn97a0jpuUSNi/hM74vepOIpiJbFRp5K9jwV+gq/uc0g9vIlf9H35wcOsvd/JgqEls6UP9
9ITrkxB333xJ2JxGpuWSpIkL3g6AuT1sqz2mz4rEe3YllL2vpVXwr46ExnwZGydqAc1ZMIiNYm5M
oxWt3/r9tihdtCs01RuW9PbRvelE45vzCac01B4+nL35P/hooHBKXI+Jdy0BuNSwfiOdbtF2T9T0
zgPSUDF7Co2hHJqD6V6A/YuDmqoXa8dfScZUjKWMDFaBul7fxJfm9s1y6zPkhPp6zVPkkS/fK8Di
F7+V1Q3/YKaP50UaReyFchMcsNxiVgpcvVH4Zi1wuOZyA4ABPONMvvc1POjOkWFufxng+EhoYjY8
oodMutkEUxYlLxdNAbXnt9enb47F2mQhhsHnd3kLGZpMQz1e+gzoQci+Dzee+xGG6Gokjra1XAuj
+zW3ITkGNRq+8YOHkbkNpIGDOsJ2H4Qs9OutKVkBt2Mh6mnouajwhzMDS5z+5R5JB462BZl9ms5D
opjeyDAXMf8GGxAYfhajpkqTDhL0rZ9CEV5wo/9J0IvW3RWkERA13qGK8JS6kmqEK4TygIL1Wu6i
0MWrQFcz9wTeo8WhsmFtVVYbTYzLuiJ74eX+tEjnndWFojAomkS0fOfZmvTMmGRcQKovXkgnmNxX
JtyS8JScMWxohBvHvnjV8yyYaP8KAgMIM3cZs5Z/OyJ+W2Lduu+rEnci5Z/13R+/QNpc7D7Ij4JD
zo//EEU20ZZxgtk2Zxb2r3Gp+RUK4m3/3SfJ7GW314c/csJAAQOzCv2Wkxrr7KlGzlOXZCXN25yg
N8VakmmudQwc4/J2iHTJPsEUJSLj9q+vtGhht+dNSNe8fAAcIFHekrIMmug2FGsEwEGX/CAhFdXl
JQf920cBqjKEIAgHxwYnIJMqcc+3sxUS8jpBcoEIQbXmTE4VkUBKsYDvx278qdXXGXvY9hzTpj62
kSwQnOWfSmB7QWePyzp465R3PnCI2/rZ+ssYwLbptwfQq1bPp4xx4YwULixCfIXscsOFyrYLsDMb
dmqBoDLumpaMIrNoT9I9IRjDlYyr+7IQLq8EdSLtj4cBs9BQGJ7vwJz1tFQTZc9mhMht0PNgM/gj
zsPu23gl71hmYIUVB3GVc0PyTG3QJKA4ZgTrJXgWutQCKSERMgcUzXoDwKxNuzNeSFFd7pF+o7Ij
QohgCGXCpNhvCR5iFcgu1a0ghUktEJMujK8y2bsegsMyrWvxTaC9oaPP/q1p/q6j7ibQGZTDjafP
Jl15UZO52tSQC8yIRp1Se+DAip0IzYopwd3yPS5TKigQ42mnu6Kby+KuHyrsXqDhtOh7FJZo0pgk
6uXcCQzfpKq/BXc7expSJrbg4DMAGbue4qgqreklkc0oH2FRn8950CW9VE/72WsdQqSPjSNFOF6c
geHDvGTh+0qkYrs6cpX5L4Tfsy4KmCO0Frjznsnm+DHGsXxIDku2pnlpTb/eLJVVXW6wSb6LIrIu
lDxsgCCx8InCPZm+cqGRVYzUCt4f83dwEATWCTUy+cGYCSKYfwhlPGpwc96o/Xv8u0A1AfuAGebI
HZ6DCmlKbWwnqBHBw0uracXMvLRQRTVNFu9EF2TBuRHbtme4JGurI/nDCJJm9BwZLidHVJhNdQGr
Wq9j0M8uQzfP+fCwT+9hZUlNX75j6DU//tmwt7ZQ5mIQo+zCaUpabcmXxX4FYoEY6wXorH1jxJwj
ZBUs/j67BOq1KJ05h+8BZlMbo83LbuCT7UgmQ6hDMKcEIV8tNY/NGJDgEv1EmQ2mMEdXvOidw+MW
f7tuoPN1rwW8YziHJo8WSZEXv/qgnCsgJHkjknS50rcPj38R+Fu5UZ4V073yCB1P1pDOrqkoU9Qu
iNT6kKz0+qQYfTmEyLSoq73v3ytGIQeKoG2MJfe29s5Z79igUx9bf7WMO46GZKwuD2YU4pFkPQH7
HoMCJRR70/8iE0OLJz7jUadEnwnQmbjBi0hLuxaEVykToQ1kXk7NSAD5bp2giuVvp/HIkdGZZlCT
zoBCvxS69uvELN2E37Fv82QJbHnjEoOCN3m++H/by2J8M6Yv4cZ1GaAnPepw6egRaBOqJ85j6pfn
QVorz7QjwvByl7Zs+Ur7b7NFZQhxgzN7VDazNpcPaBkZVBINiu/HRsBx81AL5eNb96CVteS8ei1h
Oni1fWmf6O5w2Jxf4GdgVeUJCMcBFzM31umarZqzmUZ3ZzQGYqr7+EQJ0ayw+rsueg4d7teS/5ft
A8xzywiRD/AjghCUu4VA+r/Vm9PrZPWeZjI0JU/8YOu2ab6Ilu+ZBPawiPUUvHDqXRA8DM4IoFxo
XYLyDgfTFY+D4rcWi3I8Qz5aJxv35lSog6GDIHpdscVp0rbSsAar4efXggzwPMqG5sAJUhp/UT9R
fSE2xv6fXSBFIr9mCNedu2NjL+dRxT4Y4xEsI5udI0MtRU8RIdi4QhffnDbYvzFN0DG0D2aOEDXq
dHxd0b8r6HhI49dBa09I/8p/e60pFMKFKtnnJy11UyPqChTQ2U3C+8u1FEoZSK6Fv7wD/3p3rZtw
1/+MPgeX9kB8dP357e3xA+vlBDViLeiYDDznUEt9r+IvvWxTY4iMqQ2P5ypdDyp9ILIxV11C3YVZ
nxYm5w4iK5fUDFnfs3I33Veyi2/t6DtLfyy3rxh5zFEHIJv89uqr/pae+l/HvTBnsFG6jDUxOHnH
LKmB87jpL6HtC9aLSiQa2phBIJ58EaaFqIhCGUH1kbUBCb03hfkpfzxaFjNPQ4nM4i9BeBXtQLZG
5yUCaaUuLeXxmhglJalRucLbtwqsT3hkM/RpNBvxOZ5WZ8a0GJpa6RsJmMbfTxI2IUOR8Lnvs6zE
OzIbHAKmJ9d+xWYYaLsU2lewh4oKdIoGw/VYUsYtKxasidANJ1apftErfUymX9vX29wP09GVHyAg
oZQzt8E/FAhEhxls8OUjWWRT6Vbikgkgq5ZOcSGY0mF2tCx7NnqDoNyU+UY/fhjAApA3tLh0OdKt
0pGp9FH7ubfkA+dl8n0QWPvyw1qbRYioZfkx8Vf52OGbOa3l4+eD5tdkdVKykv+KoS+ZYBn2Pb8O
P++1+zwuQ4FMJvMKW5fU5JQ9ocNk3iJkIdiM5iurVaiJk8Wg7XNbLG2jsPLmAwVXSPHoQNn2M0t0
pvxM9XBoXZqTtxP1Z8i2OdpG0zpcklZwcxT/bfVffmnNrNp3nLUo3chkeVmnfvRYtQbcbs9gYyKH
06VOXopPe11X3zX4yCU7vbNhSX4qaC09zFLmganb9rvGl6bkDNeTXUdI3dgBoP/gJVZ/UGLbBN7G
2aI3sHduuTs4aWAtGUgG0+bXl9h3UyTGzUcYh/I0SVIDA7QGaCcm2KjtY7Cqnit/2RSLBDnbM1LH
/nTdEMNUGxcN3M1Bg7aoB81jYFTB2onYJ1XVLtp5c1kKqZORncC1TMV75Fk0dcUVOagkTBcLwlwa
Ex1wZZ0Xx+8k4hYYNuzp+B5F7a36OjteHoZ7LC3LHxPHfDxiZEfiPbckJIvbgIRdJ63urH2FZHZB
VdACuM5wYnmWiDqI7w+4McKofrP2rsy3jEZ5Zylpjy4mEQUK5kMOxwDqUHEIjty7LYuP8mZtIGkg
sM3JCt+npL0RjHBYeFQ7LiFBa6c40DjuVoltlCBjKpnSwLkugtebBYOSOHgHWPv2DX2Q0/UhLdBO
qkMWTUm8gxdSK0eC9cy57HHBzkNtscugo1OMF1C1vZj7yTuXF8UUS98OBcszXUdkRBsyMQxDuSk7
7SJ8hWsrP6WuPAalBTiMCFch12brdm8QV/7PvEeSRZisU/s4J690IHqx19rL1BJ5cjD5XY5tZVVc
MjjGNHW85VEPAzUlCSKA5qLiGth4y2JmBGN/x3XbOFGX2cqn88vx+sF4C3/QWUl9o0aaNawtiOn3
LXlU/XiSyPzbdAFTfRI50+ZIwlDnVu5dXLLZAwvwpjF/ptyOlECNcuK/kIMSYUq641KeeNOr8kWe
q+r7cFy5NNZDJZ3HZUdmfzn1S7KuMbQKlSAqYbBE31jpb5p6yzJLC0cqfElVm+hl8DPWv0JaE3UF
u7J39tctmThD/A+7dJJqpYZTnwoJ4Sgxok/4HLhgAcXCIqtNBGezV8jcvJFW8OVtDB9xtJ+lgPkR
Ee2ptnFt600xu4rh1yPVdqvz1SWx/dPaF29nuiJKDchHBBfqi6CwiE/fTHwv6hb0DtJ1DztPvT35
EjvjcNck/OT8UC1Ckg8qL9awM6yYNPBklrd0ofHHKsC5znjp85NA3rYv3ivWOlGODnasY8mCRgcW
yCQWoYM6noNRJt1F3IAeEQkCkZgetMDZsOH1x18iGhOtOA2m/rjx1QXmmvld/mKlPgm/+Cr/YX0B
Fu9TDTSVhznHMIKI6uVpSmQVYj8x2k0Pwk2Di32nv6sN4ebIpdF5VUGuE2ljxXHE+Hn/A4FP2pI1
F1x5iStrER9tffwcUTsmBnfbQWgxYpEG/vHgs2cNs5DFm7a3fx5TI+P9Jgr/6gTPBk3PXefSf2Ql
4JXOKk5gp2Em3C8z4NTcFoY3dbkJ7v45UyREIgBYteYOdcxE+LJHvpuoA/QSMkfhyoS/rZi/O9XI
CkKPlJ8FRwjJ7cwE2JnMVoPhfjJAXMmuPo+YUTRjTiW8qXkN0eEELATNAklHBhaX9lqPoLHGFNh1
Yxv2Ldz5h9MinwgE/iEfV7EIXwOREUI+LhaeZdAQomqVnS0OpXy7zTeVzdiTP8tI4NZnqc1XOPKz
wGlxU3mgN1YDEeJt1Gribyd4E0Uhbiw96xvaucjzplRYIEAsGj67BeEEvTv5/8tZmgFyEbMUphdm
H4u7cYb95GNvkwoAwqJFClM22OzTinmoqpzs5t0VnLeoKbn+sKgtExfQE1ng67eo0/3YUm5AiMy/
7ffIgL7TplzP1wA/qr02pf1/x8+03RAmd42Nc5RcyWsBUWErifQrgcBAIIpR1WlwzwHjGWzLWedb
SXUyHOPF2H7ii6WLGGFnQPWe/w84T7LQMwHWAW9hczQbNgs6m0fNLMSrJDfH26sFRkfBD1NC7vbj
L5GV8Mm8mTfJLBoXtsXwY8O7VmfCo0UvladmjuUAiSXoPzGdMFALSmivlMrgwu/9bzEQvIgz2Bon
A1h3Q9ogHVsZ77+gGtWlqtLbN9Y4aX2sJxXNzBssMo5F0X2DBxhFIvOO/lh71STAe0V0+0EOZrNU
Eosf83X/GCmo6rugMtZ7Jb1mcWwVJ+7QeU1aa1o8lyGVhwcX1AcPg1DYur3uR850FMXv/doU7XbE
RCRcmhQeM0GD+TpFZqTlT+J1gkGaeQk+E3eSG4azRgHd9QAP/vFziH74kiDjg94L+mir5IU3K9FA
BZmN+wx1crb67UG0XUgQAFXoasr9umUvkAXA18GbxGNlHZsla9qkraE3rCy8xTPh2ufv
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth : entity is "blk_mem_gen_v8_3_1_synth";
end axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth;

architecture STRUCTURE of axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.axi_vfifo_ctrl_0blk_mem_gen_top
     port map (
      D(64 downto 0) => D(64 downto 0),
      E(0) => E(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[65]\(64 downto 0) => \gfwd_mode.storage_data1_reg[65]\(64 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized0\ : entity is "blk_mem_gen_v8_3_1_synth";
end \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized0\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_top__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(30 downto 0) => \gfwd_mode.storage_data1_reg[30]\(30 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized1\ : entity is "blk_mem_gen_v8_3_1_synth";
end \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized1\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_top__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(28 downto 0) => \gfwd_mode.storage_data1_reg[28]\(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized2\ : entity is "blk_mem_gen_v8_3_1_synth";
end \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized2\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_top__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      E(0) => E(0),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth : entity is "fifo_generator_v13_0_1_synth";
end axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth is
begin
\gconvfifo.rf\: entity work.axi_vfifo_ctrl_0fifo_generator_top
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[45]\(40 downto 0) => \gfwd_mode.storage_data1_reg[45]\(40 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth_102 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    I126 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth_102 : entity is "fifo_generator_v13_0_1_synth";
end axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth_102;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth_102 is
begin
\gconvfifo.rf\: entity work.axi_vfifo_ctrl_0fifo_generator_top_103
     port map (
      E(0) => E(0),
      I126(40 downto 0) => I126(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized1\ is
  port (
    rst_full_gen_i : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \FSM_onehot_gfwd_rev.state_reg[0]\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized1\ : entity is "fifo_generator_v13_0_1_synth";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\axi_vfifo_ctrl_0fifo_generator_top__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      \FSM_onehot_gfwd_rev.state_reg[0]\ => \FSM_onehot_gfwd_rev.state_reg[0]\,
      Q(0) => Q(0),
      aclk => aclk,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \greg.ram_rd_en_i_reg\ => \greg.ram_rd_en_i_reg\,
      next_state => next_state,
      p_0_out(6 downto 0) => p_0_out(6 downto 0),
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rd_en_i => ram_rd_en_i,
      ram_wr_en_i => ram_wr_en_i,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized3\ is
  port (
    rst_full_gen_i_9 : out STD_LOGIC;
    dout_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i_10 : out STD_LOGIC;
    ram_wr_en_i_11 : out STD_LOGIC;
    empty_fwft_i_12 : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    prog_full_i_16 : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_id_r_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[0]_1\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized3\ : entity is "fifo_generator_v13_0_1_synth";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized3\ is
begin
\gconvfifo.rf\: entity work.\axi_vfifo_ctrl_0fifo_generator_top__parameterized3\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      aclk => aclk,
      addr_ready_reg(0) => addr_ready_reg(0),
      \aw_id_r_reg[0]\ => \aw_id_r_reg[0]\,
      dout_i(0) => dout_i(0),
      empty_fwft_i_12 => empty_fwft_i_12,
      empty_fwft_i_reg(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \goreg_dm.dout_i_reg[0]\(0) => \goreg_dm.dout_i_reg[0]\(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]\(5 downto 0),
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      prog_full_i_16 => prog_full_i_16,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rd_en_i_10 => ram_rd_en_i_10,
      ram_wr_en_i_11 => ram_wr_en_i_11,
      rst_full_gen_i_9 => rst_full_gen_i_9
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
DF3rB/EYB8CW3JcVKbSrHxcf8hWQ6Adi2FENCsDxbJqQM2PfEO1ExRaqdTGvESoZDD03M1OisqUy
ZpFV+23YFeI8sgKjMQnUv5Q+JhR1YjTnr4HgKJgC18wUyE3JFNNm/dzDPB46qq1b1ZW7TVnz/iPp
WNX7AiQyUAhvr0WUMwNX7Fyv7IRbwd9EHJNcaV1wxMmcp4N7n3V4w8v3p3H9uJ6xdEmI0q8PRur8
8TOa/LzZI5AIvcZFx8WI72DrmU4lPFOGMAx27MbtMU5k449VvVMlUdK22qLgZ1cVyaPzb067VAfk
IcqzjS6u79PTa9cQucw7wD4tDfoSYxgk34YdDQ==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
GhKx3Cq5+M6nqKsQJNwLMdAeAmO+1cIfyeTARaploItkBTa2e42vrHlnhm+ExCiUtCbZLJb83Xvs
wWLzwB7+dWJjtFr4l4IrgDucTxEZAaS37QQSl2u8bU0SWkWCJZmxbph7WCP394YLRcuVw96XWV6c
l57lWuzrKuZ0bJbxATBlEALXwXU38p8BNxE/gB/p45PVjh1jLP/eOfqDiD4usA5Ei/D94/10SBJe
84UOGq+qHY00YcLWzxTGFL2xSkVQnEGcrZ8DHmOW/1Zf3PT3z54JCDhyxvR0A7ArrVNSZviad2G5
ywosIJVX8KC878npQNpIm1lTE1lTZ2Mc6v3pwg==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 94736)
`protect data_block
dBdWYZbHDIgRBaJpuB/6u4DzkYOuz23G8smt1kxX2BU5JPa8ki63fP1Q7HUVGbDB5Yfj3SGcK6pv
GiPFr0fphfNSbhDRRBOjzT4wP7XHNG3lMpFLd3hvEYJMrMGNa1UXcjMTj/XBpd8dK5tkLAmusZYd
HFnegNScjOnYtKWF7+2O3iQTus8nbhdW5JCo8O2NgBSvursUhapWH+3O8EdZccvvsZ5XXxYEDsgr
T7GmAWXMdBr3FVSHHVOejOg/7wkxgFXPcnOupf82UTlnygZrceHM1hmUQX/nAdYrmJcreqZGEXF0
3qs4jiGb37E2YxpofEgFbTIsNKX0XTdrZZIiyHm+HS022BCC5BeNiu90FNFl9uN5UGTMxouE9QAl
lreHQuOJjkdGUYmAO3FWnCdG57vvX7OikEHn1tGBy9jPCNNZkoKsrg6CTfNUxlaNWJWX8nVfqlhZ
JzuSTtlG6Rv2SBMSP6/v954eiAFgIhmcyeyYzx9s7B6xwJBBVkJdYr5cW9xEQE0/MVxdrT0A+3mH
a+YXsey5i/QP4jeUnhM3NjLw6lYySXyqyOPBXKAZvdQqRTjfG2f/JVwQc2aVgKbaBNL3xpzM86J/
dms8qohYUuts7YulZ9qF3vz5UItZXOeNs6t5YV0R9MVMlWsCXp/nWkE3P+iGrFEA4ig/YBXnfxgV
Im3Q0Mm0Q+RRPGOp55M+efpl+HmbKz7dflGFQvW6Mq36mXvP2Re/t8jxfXTscEs5qRPFNZ5vlPi+
c3xsl4ZfNSRlVDnAqXnvKNzQbKm87y58cdAXQnDK0HPbZIxB6X4uy3U/OCisyt5qFENGAdun2qwT
KRx/LBQonh3GsfgSw+3YwveVyp5wZzPOGhvOUQ3R/kFJPL1Hi2mC3tlLbT6FmnNFXvL1uyVrUEGa
9abkX+/1jYrIPpC2A48SpS0IeE2h+6ZAz2mdIATUvVHux5fb2GdqWeEd86pCiNRLDQPTPaCKGvgP
bni7CxxwVgATZ0EMNjD2juJxAFOosQLwAkU1rhzIHOCeumXL3Mn1LVZhL4vvjYsIouyIloZM2vg7
eUj9H31FU/q6HOGCWTHUhfcF2zOxvZaU4n4EkeGubY/RYowB4EjAPBO7c4il61hKzoPQZatN3SUw
e6TrrmlTimp5jOmvM+pylXu+9lAoathrcfJ0QBOQESOKaCJwrklFaYARCNtHxsjxgrQhykY7/T4U
9mFPfrNXsg36xfCiYne6l3UBt5afLv9hMhxTQSvaBqA5gEvEj8LMbNVLvNfn8fpvZ+XTpC8VRCt+
kC/E9Z8/z+NafcH7dUxzs2G7F8xRLGNtI/BNLJM7xUgk3hBQYp9kiq5QBzJYtSKe3u0055rk1YO0
KqBZ6WChKEO0g1BUM5u0udCsqOSnoYf2c4zraAI8lYkOdHgkxWhsQZNpudXwk+rQ/MaoVO2qR95f
6bGojcNUHx7+HcVgcWXfsUexiuK8adwUoJaSo12mlFmBpaiLA6XZlw48sQfho9jHTdSOCWskmBE+
5iRyRBWH00Vw9uem8dWJ8eZBwz1jUKNYYz60su/G2el5UrU/S2fsw2cuHlvjzATCQvh5RRK8HuYy
7Y5a/bmMz/Mq3PWOpZIx/wfqE7rGUZmGoXtHkvrTXo+Q5/5HEMYx5VBx7CQJLAA3BOaGMWdCU1Wk
u3sd6xqdu+NbpVwUZn8I27N/kf6mgefQEX+lJmsvhna5dPMe3x4yhjgGCN4W5yQH9TIe8Bz5KJ5J
bPNBARA6Erpsm72E0DLx6ja45h9hOQwJrnRossRa1Y7oKgzrT4chNMegSt1oOBuX1haz5I9H3Sl8
sB7E8XWkfRP2wcLJYogi1k1lrI269wgkpRWK5jU9XmUlkmfkfoxYZMKgHg72mNa+xewYS62OIHra
ZYJ0Csp1wnRa4sLWW6m7b8yA1q/r2a5W5hfIAlB3PBZR65KJjaVtDEgFjtJkthJy/zk6x33dZZ0W
3Xad8bSPahl8YotD4Jiz3Av1bOgzQsQFXFSVfIfa9o2ojsaTum+QsPMWXqVrd/vxfuDRdfGCxfol
jlEU+S2+oGqwmYhD0AteA2UL6JRxkOw2ZTIYtG4FJLRHK3ojaVESq5Nt+4M+d8ysA0w6N8rI6KsG
cZn4xXyC7tNDqquAB0nqGp97zWsoe6ISOKhhrA9N/daUnBuQzOZ8DD4WxIwHmCGjuoQW8XPlf9Yg
9Mvzjo9I0Uw29V8OtWTYJfgchsqpURCTofo8krhdrCq8xwCqRqSQmKWLXLssWOo0e07vc6/USBf1
6nIGNFCOnY7GuMRLZa940itRzxcmDCW+HxhMdW285/KYauweeYmK7EPoS1ctj5OpEsFel2Dif29a
IpZxa7NbyKq1dUgxJ1rRzU9zd1rGSWCesAd+MSoCb8KSE1MeydabQtbpZY5kkHZj6OROR4Wphq5c
mlyO2PFh3Va5y+4lgHwifyBSIwNzTZj2BfUcZcXy2uftIXpx9zhRriiuc05mNgXLNlPEl85fgsLC
RGMWESvAKjgE2CBQW7/yG+Uo8tLZuc2KNmFYQpFgR++pjSbqPdrG8SHiI+q9aDtrk4r5Qzd8S6Rt
d6CC/JDnS8+akASkcEjut6BXzT7wqMcp1Ztz8LkyzBtKYFuKgamEmZ6JoR17U5B8XOUnU3PPDcNY
aDJ2ZucUFhxfez8KcZ7NCvMVm0bAbQ+obWYarTwmYxFAMHDXFW0ZuH6BKC/2PbCeAAzNbZbgS7eM
90hiy7Z8MJh0xG9FkRtglejHU8JSgZg5zD2VpbPFahV+tXn7z2s5juddbE7Ngm4nRs23LxJVmFuR
vIDuRUm7ZF8YtcCAzyV7d55na30shPyEPYJOb6hSI/TTdN+gvs3/uKaNIiTGpc4evnoPWfhUn6zx
izYFw47EnG9Rj299IHG5qtBKvWhW60dki+hFFqGdP4NfErHKwqdeL7mYKaqZjdaNYlCCQEDTvLeu
RlPEDCjHVkQdQdwtihSEkc1oQ4hn5HAdnH4ftn+D8/vJ7ZQWJAVTsHumduPallA7BAM93qp/Bkz1
o4qVpYIhGbhx5RF9ow+1xQbH13Xj36D8gzSMkeU/ipZQMcUpLMWoIrJ8JLlIWBoXmJH/Amu/T7/v
4hYAIU6FrWDIy36/kd6DEfgMcauk5p0OrcnrhiSpo0xSToUehby5W024x8/0cO3nNHRFWqUo0ZTY
WGXTin03aYEhrXpxl9zDiULnyvJB1Dt3BGN4t0P9fl3ZjYIyqGD4f1Ax/N+/LUQtuJOpvW/hSurI
Ufb8nSq9DE5OAb9Ymi6ADLK2pPgndgq8+EgpJhEqfy1gq2sG22r6ttYvantSAvl+N5R7NlnKxQRo
3cyHr05Ujx4kWOBnwtvOCmG8lEPJ1faJGZ1Rxn/69SOVq7RHzRyaZ1zA42GZBAxX23SRlGLegTq4
4m6QENeJewFSpOykI/FCUSj0tzrxibA2PJAjRsUtYudcKn+d+Rs6FG5Rx6K1/hO8lsdwm4qDBpAI
J8J6SBFgxqqYwT3nylL1JNocDYNhXwh+U1hSUn78pWQizF2tQ730IwK8nB3ah+TmvOT21iXiTUMO
CCLIWb/OmeVSja8LEO0xBiYW6wQCM8MXELrP38rCFtpGtjgqdex1RNmnyZDOx7G1g8ZfHMtm7ilN
GWiCH+qnwPnPKLEMGBwvsqLM+fWnzSk4oGHXar74xrJFbzEnunkaIUomOwIvUnedyd6K118kew62
yX3WhJ4MlYxW8lC478LKOfh/+N+8eVKMaCFZsFVJ0laFwB/VTd9x4u56JcBjPOVKs7Mu9/jIwJXs
yhCs8zT8DKdAXV4JnTVE6CRVhO3/wniAROL7OG8iUslqhHmiFio8XjkTfZbl3afzW0wpCqYOdGHT
1X6t6EX4uX+qBb8/nIrpkXub/2OiPqmo7oSVRZ16IVLsVUcKIdovQf6D7euZbspmkGIJhPTMK56x
Q4OzayCaQVx0buK7Momj2pBfIXhWk401O/6RrK3LZjNjK3LRO+dpG61dXzjDJ1ll6nwKkW7UQKI7
lQrRVYunMYy/wXJeaDcl8wElddJb/COWw4u59cp4fCGDwscuD3/3kZUiNTwswNxnmMxrlqJiUfub
USDD3a48D/b1vSwrZEnsULR2LCoK3tJW7BI6WbJvIF73kaKmW4BhorTSu6e2Eo6Tx56eMtqI3yuu
dfis/r8+rVjmzrE+Z1wsGFF45OIZyrWDLtpLlAXddRjavdemdGyGnU/n49hBik+i5cB17VSKZlqb
+stVO+Fe9nnH/vcTey2UyAEi1vKHndpetB+GMH921ttY6H03AAbV6BJShKJt6EdlRse+Yje/6Lo4
to/v5YyeXOghIb6PA3pY2IMSHBHsZlDRE8hinHsg+hEwA1LlrZSWKe2nPtqGXiq3t0u1P3F4NGrt
vE2hAoTjyN09kZ29m75jqiq3arC7zOFBW2E4CL9K0CHuAPgWpyczVhpuLYSkNJlWbThxqai/CMUb
Y8YUaGkZ7g5Uxt+Uztxuz4rZDXAv9/2dhpjWa0F9Y0LmkOXyGZunr1LhMIdAHax0hYEXW6D5PLc+
wqXRdgc38xpIHogR6cpDd7Om7zpZADA0Fy8VSHKaUCQMvHXIdjymggB51YxLDCFt6i//y+Yfdt2v
BxLQIXc3jrX8bdC7UTeolv1lO0XdVS8jMebgfORvbZCaOARQ+TNArsDym5zPaYkMdvGX4RVnaBYM
+yTMHTk1MfIP4NtZkT6erBr/bJc7oe2tYyr3j1WZsBxTxkn5FLm7QVjCR3zue5kywEEQoVblxRuF
Vk07JT8nbRQl66cuCfSzzNCN2te7TzRpIBeKMmPJOJhrvN0LNtDgNh2tXqk78ufW7Kj7YARfhgNt
GAz8AN1lOE0UVt6SHgkNxZQSuyAuH19pB6rauhk+Up4g0RZ9nYew6Jf+e5eDbWSrsq/tsp9F4K0M
miNvbh1L28DSLoDQhedDQWBoeo84jS9zCKk9S8XRvtpIWkGD4QIZRK42yEVY/GuPbxNS+heUkFXh
KdYod/FgyrRSXVZho+UlmmlH7V+VibtDB4rWOwinSZPHuWhXaQl5vcn+tnjYvgEp7N/nZygnwpfF
imUWCwy+bNEpjH/NWB8CND2wckP+FZxS+QWcwF4BFOvAKwnPTDaAsS3Ntu72tQXLkmFdMI4FrW9q
UIJU035mHpFe5Mnhz41gHl7stNL3VugqYD48+F6BuFfW8yTXBPAca7Uq8Czyo9HKXt0SNrxasss9
847AEAMEHrx6WmZjKfn0WDGLlncHSg8C8eK2bFTX9sCQmWukF/7OfPTAFLLvQPcGT2WR4Yc3fCFU
0ymdnyAChpnGZ5nLOd/0+YAdC1qXC7BVFIm9lTfss8vxcdkAaWrpkQi8+9nH9m5hNW9I719ivgvd
73Ph6ulOTSjRRi0Gesvl9ep0GVlZZdnRnbmrssx3DQgG5dPbhrL21cU5Uj+aO9kXaULk0UpH7tps
SAEOsY6hsquMSy9vInpG83H3VaFv9Fd35gDBloSI9b2Lrrv3KuR2fcKbJgQpzFS7MPziXWUYWwjl
7DygUj1y1unCxqPQHALPD9K8EWyxiOJFlxNH74l9Q/KQOGRNSn4Cl1AuYQOoF61YFPzcKT4y3bfW
bgmw5zL2jYqi1wvFqbiurh/8LIPqlIOAmwV2uXpkLjJawd1/3yRxzbSNEvZymDm28VCSuC8ZCH9F
Sl/BgbPV3PWqKa6QCb5KAdmARDape84AnktiCwHwp3Sg2b/2M9BtDF/Bn8XjCXBwi6aTNkfM3kab
9xdl+KTw1/d0g9vB5DMSGlISnlzYfy6UbQ/klxyeqaWQcNTlbYeKpMPVaTSfVgupkNc8aLiN/kv1
iRCTve3enWJuQ5bl+Tw9cbP+NDMtZXZ6CXlyD8qlaENIuqKmajjvtlmM4n6ti24/V0iltBT6MVNg
c8XraE9yr6CjoCoWF2lFV2mM5RC2eIyj0n/W6bIojIHS+VFS9Dd1WvVmJ5ewEvAxBIktZpC0kh08
7it1QjF46acar4gu8+39opBsnQ/IOoFEkYmwbYtMbKVvSSBgZq3OaEIovIJ4NyIWL/vI36ilDtgX
8TkaCdo5DsUr5tHNdubDbb3+OxHuAyLygF5Ch+mh/Q3R41T/wpxZIzR7+yo4N+Cz/xlB6yBP4iuE
pkjWsnwqRkbCGQJ5yNRyOoQKyqO9elZxP4DYqPuoB5ZjY4zxUl6jTJ5AwrsDGEPK+2qS+8JoWWd3
nqymOK17kDCdKN7EnRxE01BfkiBeOS4VK+25mW46Xi41l43SvVtvKGmJ4TK3y8TAGXuTGjiPmMN9
u+12M5IsKp2sINt+LPVpuw6oy0oW+/DN1ALEPfwKKFdknSuEO9eY6+16r0hArn5n0G5u8KTsqQKQ
/RWDHYdNEYa/WJp+WoTW/jDjujvWi0i39pd7sepR0Sv+wKAiFP4dJqgGCFbjNz5fT1w9mpxjkMS6
oW3c5IFTcl4ImlAxJNI5q9zd1GThIXscXBSU9iftV55nUx1jSI4Qp87Ql4FsXHzSsn5wVO0gL0la
f2X7L62xgu8WgtBm4KvSdKAa5gtnY0EzHYkqBSXFV/CosudW4PcGrn38ejQxtMOsebqu3lCXRQ/X
HyM64ALbw7qF3sF26T+0dcylW4e7+GEQFCpuwbBotJ4o/w1O5ajADl9hENQVrKgsjmBCjw9ck1FA
O34Bn1HhCMBHZErTJb0LXRWPvi9P1YPuUfSEjN3MWKWYaGQx5KsWQNh85NmEzs+KhDXsURH0xfWO
2/96PbF49yold8dpvCzBtVvEXQvS4m9Ty3kmrhTM1rQp+pCNGWsfGS4GnGoevmRNPTDTZAjQoUrC
gVa5J5E0I3eRVfbgeSarvct55bBiLkPs3Jath7RQS+Bjcr4xtN0KgrKkIxHWfceZstoucabMUnEb
RQYrOIYa2qHPOpuWYIpuTUU9uGPS0mfr9x1Ezgmz+dQaCxxR34LupNlGW40TgbiKrGowi7+8jz04
Bc2DnwOook7VODyJnMV45J2ZixtwaBN9Cv9ktuBdV8fUo70pSv635Pc4QRMuVx6cGDuPLwhmyMom
hOGP9iken93HCI73GnBWQPz9Q+ZrJIGVOgkc02pcRgj+juBjzxNOy0nX+AmXaXmTRsOH992z3l77
CgunW2ri7AZzdZGmu0kvCbP84mc1WXsFxV8AIlra6a4gjfm/kSCWMRgaM4C3abvJnyMgaLhRHM28
iJjZnScBhrkqGL9WS0YamSPPCr1IZUxYlvigR1J3dlugrwUzsSFiTThjuIY2Ic7p/m6qJQMarPgu
oxKK0ZNV5TfVy8nnc8waQU7R4JGc8U+WGnapAJ/DzbZuDYb5jVWSNZYvz9dZFWJJMXr+46BAxTGW
pgbaEV9/DWFTlnRddJAf8Gla+UuxVcBEKTNJIsRTzIC1j0ZXrYAE+wVVL6JnekWFDxQ3vxfikDpQ
GyoAybg9H/T0eknOHu2JeSTquI1QzO+NtNyRvnzD8hTU9ff5KGMCSehDpoZQy+ghf5rnDyn5EkSw
DXNcWQSFQaxxN3uOdbHIQYpST44FDZhHKub5/6G7iUIBxuOxCeQ2F/3QkweaAdIBe8agmJrp8dfc
g0+F5Y2Y4jsaeNPNDJGcWs3Ond9JB+ZzRKXAkcW2yFhwTRK4mNedmr619CYTKiprqTuny+cYhK4t
iN+Lew3PmbxZsFelk2+82ya9jSgsyGBaVAFdXJrbsHIZNTnjeJ/KN36Y+GuLpoJ4nZQ91q/IoEPP
JqT/rEThXYEOznTWgsm0dmUAJsD90fWI9LgdJ0FVlxZvNSaMFFWa2hpGVTS5x2tTQlJu2XpdO2AK
uJEySQEAl9C+8EyT0hz5kAfmfrUGQcKFhrk1FRfNAsdsbApS5fVwjM06OaDo+9MhE99fwYtnNQII
urKvu5FMrg5jK1fu5UrZYTs++AdZVTlrxlnScmPIuVHvYirRmm6sERb5wEqP9tzKFPr15TZFLmig
clS6R874lvTyn7KoeG4vFEP447P+QCp2hYo/TD7+7X1ZvApqew0dyctfxAsxDsorevQtibbvoxA5
yMT+WwjMyNtScx4ZBlk/JmN0fs0nTVhaRWbOgCciZb1URP8fHG33SiWyR4LjUEj39LgEF42yJA0H
VyS0mtmOHrSDjJq6V5YW83fIPPJAYGjNo4/KHJjHWnfrcFTYpw4LNG2mg4TeeQHhGI9dbEFDhcC/
mWqbQBfCbyyC1aXO5KhIehGAQzfBorexEd9P7mMfsBnkWtcQIvGPi+KlHNyxkfriB4ulraZXU/Gw
KeceIVt5r27V/x9UASRatYonD4p+A76mKofKw3YAsGkYAGUq5i/5vLdHOXAhijAAuqs32xX8FhO6
sXHoaBGzgofviNIuNe16y4wpSdDE9bD+GObAvmiIvrtStBFoKhoX8VuWZ3at5DokKqimIFjm5i5V
k3m6Np7sDui68V1hRUadzWpwuX1vzXFkUQ4vyT/epFxGzAK5cGeJ9nU6RwYGcVmaiesv6/VE/xbL
I/EUJwcJf5jsmDj6NwW8vb9Qfhfj0MQkpOeymHuKx/5goAq7VQ/P2gh3wH/WIr3CFMumiJ8DcpEN
nFgod9ExD7vAl4KX4+ihdDw6RmCMlMVewnyL+C8OsJSp6i8pEBfSGhw8QDa3ZGPH2uZE5OrInNZ3
ncSDW4/nNMJZtg7VjxLUrTrPmvo3usJ/Z159jpNK6PGZHw7aZlJYcmP2togQ48jHHfYe0mYT0F1z
NGYor7M4WaxnvyRdHCExqoghEJuccI2GKuMrNhriPUASSMjpij+6KcHmMaZAhMTdHExOzKNmpzKs
iBWE5EpQwJNxpWzZ8+BlIlkkSVR2Q5hO+su1qJoLPRgnBrGGgg1zE7HmslHhpG1juLNrLBNLfKxG
Tnx0JbnqF//NjXYrwnsgXfOIeAGc5HYHi+FmDhH1V2ffaqqN7SPplGqZzPySgX79aN9Yt1xKHG3X
q10PXRM9dwqirD+/yaBWZ9vA33Mk83htsrtLgWGVNDbijAFuQqs19+SJtOCmRGwKLOat44SIp0fC
Ip27lEaQDsWBag2LTWvvVEV9eSqm2ZnFwa7srp1DzhRQnU3VbCKoMpBdFRkS8DT6Myw8nubIFNgJ
6ESefPbur1IRz3zlwg+srDBsTvwXV/xtUIJxI5FqE+QPfs2iuqHARZ4D8Kh5sRtCRYKcCWIerWuW
ybFxHh0ok0ght16I/SPS0msMd633icSSCAOROcGR4xdCzwfqokKWd44cApKABe+MXQRYKSf/TajX
TzPl2nhlp14V42nZUmQlNh2NkcHYmSpOijuMYrKZrifIoyN7KB/4lf20RaTUA4qpwXhKPmz0nzCq
YP0izTRkmfkc2ZjDP/iEbJ2aVxmQyuIec/na+fEy7RfKa2Tu4+VLj0aeCvIi9zNo5eUka+w87R0k
HIBqIsv4xCDwXhUxVOTyJQFZ+1HUlUYUFlpoj79NE7a8SbVRASRHOfFy6O7su7ZXxC0rF0z3pZLv
fDf4tgLO6ReVw7xP6sUTpTYYQLdYP9KKhGj85oVCP76LkuLwd7KWfasaIhqcQ3xtzmzsCZB58efS
VM3MDfTLRlD9ESEvEo5Gf+0+drjtoxB2xPe0vyfarEGDX6FVvXvv5YBNcb6Ky+NAnHGljSZxkTTN
oOEgX029p+wCBj30M02SurQROb4XYKpsi9PU1oRQVbheTXciJarPUIQhIqWpa3xUaznnNasz7XLB
wbzZsVw+TbLkuNdLEWCaPmnFEN11s5ePjOTpnRRCK4qoWtxAt+GCyNGBU9SJ5YlkCVYir9J4652b
SsFLGqNq6m4acpTVv0cv5Xu/y/aHCr/TIasLwsINERDM2qN+rJ2h/mOm5OJNQvOelytqDZIziSZH
6oaJ9TiOzlDJfR2NSn+qmgp15exwg4JPEg+/otnnr0Q/N6axSEQy0ku1tjDcfy0/yDAH7yWgq0zt
cctpUhq7Bf0XLyW+FtCCjTTVOo+CQk+dEAekOq7V8qATYTSoYh6Aqsi/5pVjsbwnN6qmxVF2bGH/
Vojs7MY5uX8KBF/zb54+LVy2LYXu/yYCSlfy2ott5Tzc0z1PR8EQ2cIzhZFUEEQA4JXTL4w0xehu
g+M+DmpQuQjd9o/2zcnkD3LbpRPKN9kl6Tq4s7TLCtlBilHZRgS2y1sjvYM7WN91uudWaWmVhgq4
sQWrkJJVJWQuj7jAKTItNrUhlX66UIWv2J/O32j3RTSqo2CqJi52M2YgAESSrLjHEDxYAH6De6BD
UYITxv5gDjTnocednEiKjGFjL33byjMv5ozAl5nDTGLu6jw5ZD+Cf4zJpbwGxblaQH0D6S3Kv0X8
XT1EMMNDjzqDqv83Hi7dwzyjydEqjaqI2eEjtX3Y3VjO8P0d8H11Gm6F20brlnXSfeun2eAnAbm/
biSyN/Tj+6PtK/qCBP8lPQwhtjL6Usxpg1M43HFr6PB0qRInZDNMBfN52XaKY6Wx1aow+4SBP19X
rXgYYL1k4xkyb0lRRBhMD2fV6X3ho5Pi8nVmGqROKcC/nJxcOm9/hZ1F7uB3VVcxpcNzhApcIEGX
GFJsFCU6SGmw5+NzY6ZVhPeUG/7sPGVCLsLwWQeO2wGJYRo4/VDKjib1oCTYPvqjn3VS1VWWkELP
LKuOy/5I7D6AFM7OTjJ2wfATwSS1TE2aE24o96iH4w28/gZgiBCa8M1T+p/4ABpmGfKinlqYr+TT
Gy5PvZ8iAzojewau8WWdyQhEwr37dHoUPuoMOBeJDeO0NJPGxESOrrzJY6iFHVQAZANaE+Rgz8zo
0eCd7vckB2gLKXj4tpFXJsQV4SC+fojCYy9nc2cL0v5VDQUmEB63J9rLVmXl6VwImrngOZRdyu9v
orKvM/+BOOyGWoP/Hc4+lmXrcdcTYMT9vXWBAR6loioY9TqKsE2qxPkBmTaYus4XLpg1vZjdt7b0
3kwgIps+Qh2mN5UtS8ziDgKIGbSmk/Lq2IWiFopcfPWE3A2jKO9aYKjxga+cMQQrp5ms2WIU6T0U
oG5fOF9jQTwG8s0lnysGS7EjtuUYk6TcxhkXb8BxgWKowvQrC7FXXSigKEcXAk66ZvokBYsvdWkg
rSS30PnMGrctz2qiGt4sFrTsBXoEF9iT7kTb+GQhfkG/xkzd9RnKziFXv/vNF6x64uItcup2fAna
SPxjtx3Ke712Iqsk+4u99U5HTLwzNOSwyq3FoxLHPy0FMUAKOa8B+p/BZ847RJacNuW9ShEKv4Ib
LlekEhqOOm2ShM7WjM6pG3X6hLMeW5suDtnbjSM/bqA2kdGgFEX5m2i2p5W4bWEzLuQKhIVGs95Y
ImxKUD8NqcFiFtOXWU4j7rQtAJAT3LZ2kTyEemoC50UX5OH5gaAbo382RM3GajWJv5IO+pybiVzh
ZUTIlW010dfYhRYsjGoYwF+8cn7rUj60sUMvYv3BNmoDu7pv4rYf6awk4sGkTbGCt6Baa42I+Y3S
xsALsGyZDDtNVuyvgS8BGFsltFkWrPPJRGtCUbe/82XCPsaHA/+bCs6AK+CAjh6aUFtE2icEGVej
VaodKYVBXad4lNI5njaV8M9E5O0Sv199XZdNRUU4uFmXCITsRPAOqh4xTRSWme5vSezIA6SRbdev
+2D8XJ73NpN62BJZeKp7Ha4UONWDIKBBJbekbxmFp9nQnidh0Xm3rlsOwD/DDzojHqbzS/czXynS
UUbNeWYxAHr3uUvYhiSfMGY4hKGRxIg+GbDTnXFvKXQBdyl210sE8pAWmPraaDy4xOJOTAXza/oK
sZKceTu50D0pqDUfEoVETVUs4IeiauAQ7rZzA0zGumxqYL3/+nO9NXPywRIdotB2vMrF5QHXZlYD
os0ci1jM/40czIvn/2rvdvdWt9N5ukJbI/rKWSZXJtIClgGFgZzHCSDfGzb6wTV8ZgXXusjUmcFI
gae0mR9MPbCkyh+et9TA6xOmJsiAVx1Qvw6HEER3F6fQ13v3Y07lsaBnTzRN3O/0IXXx5VhwgK2o
+BgYbq2NUqIe7c8+Y/ynmejn5pTQQPXKZ3Cb2A6aViKhft14IMN0lSjolRe6r1F08BDoo6jvIOIN
tgMKZeitHAsA3/huvoupfoqrQliHncEimDajxONI/Biny06/bxu9gen/oFjyDKM8Cm9VMbppXbQE
MletY9cJ2ectp702hEth4+t0nntEEAtpMlwO6bYHyJQ3YJTj/cQBySrKUdbSDh8mz1hCV1SuaWQR
cc9+saaLfwBkMZWpLbHRnFnQNj18CC5vLwvw5nClMuSOZN58rwd3iCr6LctX7B2ONH0X9jbivTaK
8sB/vEtxFr1I8HKjMnO9NslBf3/XTZkudP5RPKE/arewQXM9uSh2iDS6SsMHdFJu/86VYkG0lHuj
oTLwWnr3O3vzgRaUJU15t8btHFBfbhVVFMvqGHR0L15bp4vxEDWlxLT9FOCswx885B/tbf74UxtX
aAKu+7tm3hRcJBzEhJqBx6V8hTDlY7UOB7CisU4E3wERk46ao0SkoREbgUwCc7WJvIqOgDRPvCC6
WCNHh7NVdaBd6PsI+SctxSqy++zz9xfi99We5RyRxpWKUHVHfp0rxTq0G3YU+VRbp/E4VYsPjdZ9
ItA1ly4X5mo5sOcDYH0EiFc0u12Mz8E7unWmEX7COV6vu7rDPQtuAklvCQv7IDLSB9cub//y6I7y
lR1FupRuQ6szC6vhKrRYfRsRoHuiA/fysDnNTno8w8uWkFGO21D2X2wixfDINvf62kfeA+hchvbw
OHyex0pi859UhzQwPIuBGo7+0P5C46mAEicNFuGBg4YYqwWI8lOT5Qj7xTwqCGy9d0Ko1HAEwLpx
Fs0YWx6Yqgh2E+RJwP10B2qmDn1kXfvTpIZS2QK1s/T/lmh8oXUpb7EwfuQXI+9OZrr6eEd8SvhL
JqfG+pozhJZoyUGyYckqXvmKPi+7UsNj4GMzDgYm4c9S1/YktrteDsommQUOqFeleA729VlxCar3
3vK5KIFRSyAmdrbzM/El6TZ1+XzGDlrf0MoCapspqkFM8xpCZiFlSkoMJAQa7tE6dLhF3rzTerhG
JPE4RWioQUrZ/r71Y4yq8eDohRh6yNMqNoKFWndVUc4yXGzPUOKx3uIFxmn6SWvKyKBVKcL7w+4K
3Xje64K/P1e39UuU7JKg8bpJPqlHOce2NtvnVX8GtUGYDlHgS1KwdvAAeHRtnSFf/bPF685MW/7I
nSCgtFgae7IfT/60JrqBskfauY3ZSb1x5EcpopeWZ4yFP67G75fEXAwqsnf/iYShEhCmPpwQh2u5
3h1GmgIMMU8j20ZVg2wIS/doqomcWttvKThaHo/2bZmaQw+0kGFIMxQaNJQ05PGyzWKXTzpgA4jC
8pdiL5NbaQz25rOIciHSffimqEQ3nOkT9BuU2yqqeLEAOTdBfwOndcdNAikYTv+3eJJp3GzjkNdx
UUClOrMd1J9wRlQBjjWksis6GROKqqYJt1+YYlpzxryLnGyuYrd6O806qfXUFKjGXYZHbCtyyrfx
4OPaUZoe0MvvO9w9EVdMZ7A7PVnrJDB9APei1JHOfzq9BcYluTq1lzSJkauatrht2LtwQAVJ0+E9
JcO4oAXz+u7elL3j64u2LxFXlyX1iRu28CSD8K3qIwv+dxmnKDrBG3hM2JcIal00677YQvpCO3LE
GNNOaV9uQaQUHEm4ykmF4M02n5RJNDiCZO45pb3ahyGveGYTnhb99fhYTI5l+tXtekp5OfLfewWJ
RvfuU57tyugbaCS33kYiwph7ilV8PF4DDGq8LJBy38V6KY+ZRt5z4Uzs98U2ypx7Iel95r4bGW89
7bpCnBGKPfYgdjEL64ijyDEsZeW21ZY5RjIXEYQto4aqxnjsqJV/1C9HI7GCD3oxBR1LGUF+P7nn
38eLxBK63Ewacqvw4rGisBG2mmKQsWdKnWSZJZbwu6TeWkdyFIdNUy4r/FKm4ZJV26l2taKtCPvV
gOuq5mowc9AmR3AknqaHwzoYcFuNZApPcz81eBsijQdYsXUGIFWoE0MnqBx+4Jam9Rr1NxGXBMmM
vM2yUX71RkFtpel4f3rASsyJz/FWfdv/vTEYFkPY/otZoN/wsx7lrmIK1CdlbR2P28bjNmPjRcHB
sKPtft07wp8rvf1knv9NkIn+8+Wfh4AmSv1PPNVWd3Nbsg18vKlsmnRmyRLKg4Gdy2xYcoDIpVor
bNQA7khVF+44zxZbJGHYj/9InIJ4lQGsM1uB4b6X/09SDShKoNmjWVrzkqRdopTXFg0+feXvkA+f
SdxdUNYDGrtvXVz9Y2nYeG0lM6uDicgKNLKd/oqKIJl7Le729Sns6d6dL0/bW3hULCWc11XgdjlH
ByCBfL/rBE7DJvI7E6p//cxwkSapOfBPWQFbSbonU4WQff/1AA5RuJK07j3Va9avJwOi9eJivjKk
xjNYZZqE5SPSMhSiRajLGmVmUFjkUGjquMKYfqQ/ybV5NY7vf9K1rXKcnQhALyX4y62Pqy7QtPGK
5pKqOAJGH1wKikK4VonMsohQL3kJ55WrBmf7aIR4TJN86hU55V5gICgO/kG+TPhu5SvW0Evzj7kV
e3HxNXX+QN14a9RijFv9DE5XuUyR8qOZqdytzhg/tePSknW35N9UuSDrR3r5x/uW8hPyWSHUbg2z
7WaAqb24C06Ex1fRziy9mmLCJgWf88NGtPScKUDuD4kwVTPKljOzSAWcRlyfhqsm8gWOvfCEyvur
caFxjcGowO/p7CnU/Rw1t6pNvhpDIqxm+D7xi1jVrPTMdpn+Aqis1YGPmg/TFiFiGrZW9PAjwCFu
cUIPQEhFXTGRZFr3xcnKvRPu7oltKjvBbIAMFQxePswPVVvERRVOijZSi5xv5K/fPcS/kppCFJII
4F4PehHRraFKrQ6f2OmluCV/5dp7d5To3JK9P5XN6ya9KNbs28oD9Y90oFXft3S0K65Cs/7zAlY5
DwtII5qGYaoCm/J8ULzyD406W3mU2mNb7BW6kuTnS9B1O9ZQSTiXeRrWWN4O7aKIeNJ+yHAQuOXk
U6vB/9u9W1NOMMjjbC2/Ubh3bceKZs3+PZ74x+GBBXuICYweShFvOP7N2WBv3WH29wkTefch2PJ4
jf0dekd+0uw2ZYzw9tfGmMe7X+ghWX4kUd0QxcZ6pN6fFyRsqZyeUS89DXCwvJhC/opeENNPbTNy
tgR/vdZdA/qfIP1XKI3qmkemrvUBO9GPVhe8LxVuaBXxexSxSNIejF4jViQPjHUP11XxN+1txzX9
u+io0Up0DqnvhsOQ5cy2fnzWg1NHOwdZZ9BjR3Do5qNvI7sWJ+oB9/Xq1IpcVjG5LeWtcDVYh+bw
6yXHeaa3fodkEsr70UV13zeAP1u6EhRtpWyCT7szQ5WN4KxC1xs+h8M8UKFP10kD1ILRzIJR6fYT
k1lkFzhBXJ7WDh3EsVvvZ61UGdLwT6mP9ZLxLXdmoz71bw8gp3Kxdnm8XdF7+c5I9QDzoWlx+G4v
7nBC0NYhPo8CSecSt5ZFe7RjEyeFRoRXt8bbwRk1ajBpKTJhiW0Y9TQVquI+6FbwON+BEOyK0lM4
9VNsPDvv/ACJB+tEaA9IekzM7I8vq7GspwPFrtRMSaqgPzVQJ6417rKgMoHLPosfkR+mdjuvwzEM
OiliEmDr035axm9pHjNEmSAe+nydk2nyfsC7TuczG0ePlHiRGf34dnwQFXQisxSEzHqZKBnjmAK6
msLpKgz/5Er/hlrqBlyTFcTu+idDQvT8CP2Penz0eVTcbY/MxWuUXOYVEfNFUQ1TqVlmAG1zCnRa
pxwslv6KLLu/RHKHkSdz1k2IGNJ+yInjjQtX9nSmOqXocMhLQnc5Tw66lnIhNjqPvk1NfSEcoBVL
TdATVvpmQswz8tIW3fR8eMp9WS0XnuxYbO3KkIOEVvH26FaIQFryr0/fvmeUprWa8wXu4m08gluC
4pZmwSobUujRQsCSEP9ZZvxoOvnqBUkFtlGizanutAD5G9tZF4pwg/PjPk9iSwKfT1WJc5sPTY6z
iY+li1Zncc/FQ8do9XMw2RmWZszSfAaXj5xH9ebY/+xdfattZTOfTgnpMmw6yLmzLJ/pxqtQMa1u
m4hfdck9EYHcY1Liz203qZ2Q+Rrv84FrV3o9gFGlX2lbsWE9xXP5bfVzwxFwn61+WU0Z5p4bTgGp
u6vwpalH5M092KMnfKzhLECudsKSFDhXlBKFObYpGOyWzURBxDuoLMdrRuWVmQ8m0uXErj66a/T2
rOw5Ft4deT+LF//03SSPnHqoW/znPALh0qdBQxsOzTGxv/LgwfNIBg79ATTbaFyc1skkbcBd3+tP
IBboZ1aflugxpkhh4bFZCL2b6MbOUZGPt4wELkrs8Dg8SCROYw1Qbxu53wSO169DwGvPRXpVTX2T
5Ekdtt4WQrQizRxk/c2bSiaFs1BPdwAC8ZQvRBPurARVTbJgakJV1/SpmAdeGli1BP9tSxcbcPd5
bwiCU+s/GozKNnrAZuLiQ9W10oNv9dmOJWWRpEm+kwr7jO9a340MJwy7+Qbla/tk2nhWz4ArUAVv
ZY89yhtLFczqqISGl+o/pJGAdCz05iSi02puXKr+6QZNFx8vqUNyOIzet6lNLbNd5ZpM6f3BnnI/
XmAmW1sxovW3zlD3KIxob3nCDRjb5k2iAIoa62+LUFrNx5eJCSOtHy7OQVl4vQ3HdVFzWHt2HBra
KkzkHdg0Ilh57W+5XjeSjrafB4Ls9ldJD+bcLgq1b1FKK/0XaYfNADIMisKHOw4pKeIpNCGcRw32
gkZOcA2zU7HXP5SDOyLjqgNznIkybl1kE5udB5nhgE9+ix33gRHS/ng7YZrxu/zzmU2fSGHS+rEf
SHhkadsvHnlDZLQ7aIRZjmL2NmAC/7ZDLGkGgiTM1p0xB5AW8CLrRQfRwzhEv9BST57AtNb6DlzN
XZHqvYcJN97UeYYqwcQi3IoxqPNCLOl/l90tZZlj26tEhX9LfUNzzkclSD8g9b2mFechsTibifmz
ornaZx7eg/yul6T52PIqLDXHpUWQRN/s1yJDxUR0yAX4LmBi/H5cfbWjxDyPQ5endK3YNKFlbjP0
RWzvper4/Ckd7ILRIMyeX5DKinKQ0VtnEL9GdHE3Q5UzGAz4udRyTtVhrrohA1okc1+dN8QDlrbk
FxfJmiRu4ldi2gBZYEe/GAk8NCPWWyCffxW6nu6vEBqDgG0+xRWLkFr6FcVwoPOdQUVZM2VuLG6a
FCPjivy6k1kbEFENEQxTiiGUgFwj+NgRNcunjnNI+mOFEkgqenYEHgJiK4z7s4KpI3dtXeLne91B
Y9EuXDfPtlqShJ6rypev7AGPblBrU/6O4csRD7AOnH3UsrAv/nomT67t6Nd8Vfi4uD20TntGYzMF
mmV+XKNHaAJIwrnRNro69s5VoS/0w6Nrvl6rcjE4S9BH0Mbs7QGUkpowQbJzsH324t0cMKqgyYRS
1kpel+02oBGy9E3ujnhf5R/Gpol0+COaGBGpfEV0TvRDGwhLdKLF1AA7bdxCJ2YSzkd4qX9drnjq
aPh/BRx3d/TPDRJkV7Sn5tuhrFaQNJlhKXrSWHn+M3pUT3NqSlnCXtLLpErA8cW3L9aeb3ev8sxy
QM2JE5DhRyrvfYYJhO3XnPnqthY1KQyjyGJR6kqsq9oitAPLZ6YpywmabpVKeRwfqqpWZAnO5IcA
Gl6OmPPW/Pzl9O5IIYH3oDKKFzBc2OM1QWx6qkIi0wKoixK+LQPjUezpqkzXhHWcA4gN/iSxIdqA
quKTk3Rh07LKiLPxNFCczbNRaxnh4rgrUCdMQLhyciY2lgC4O52dIl7uK67RrM5O+KY4lcARBust
34xLSrSOX2VuGkUvsy6HkTxUS8q6JXiIU/x6Wb5dgxjdOXbxLoWXWbMpGv4stZw+SxABcGc9XPrw
a2+6Y+A1xQYgxGcsQxfqjrRsMhjsCytpw4Rir+vlULMMR7ZR3Qg3uAv1ZiwNQPK0oMQ/huv7OJiV
aB3tQCHldlwaXonk4sURhHCNkktlDdel5Z1XmDegKuXeU1OVKYDJWUJGXFQrr36WmZ45vc9n8IDq
LwxPNZXT6wfaVpIl1iU226pSle3W2w3tQBGz4nT5JUPBrYAUdNDbQOJ6RACGHln8ieuF5oKfY0UY
efJCGB3xuBPO1xLWYcvHdycGMhE/LaTjJPk8uz1Ue0wbaOrb7s02jVJsGMXbLfze77TgnC0Kp+Ud
UkfOdeVHQBjkSgaUk/qXLsXejOVaokjIG4kU41yuY2zq6cZcT1QDzvSGqDXPPnOsdpG6jHE7GIrF
Hd7KSrKk+puAqmq8ll4uwAQpLqz1a36mP8foIb28wBc1bEpZiBGCYVHb/oXQ2CJB9L43uzXcCJTr
n653M9AVk8260uP2wKE16Iyc1wPoWSlJSPTa55glOVanC1f1FIP53iLatinPbERmd1BjAG4+gGVs
56yhE2BFrn51ZLMIZZ7lleQfu4bqvgV4J5+j8GvWOHpqGg+KtllJfReZl8lM8G4ve1ZQ2b7gCu4E
/FodZOhuHNVFGyj7iyhfHdTwCGRvWGycZzpde/aogSGRxqhizvduw2RYaWdJD+oqG8XXKQOavpMQ
6lLfOQEwaiKq5eOaeMB2jw40Qx0T+mXkVLVIukwV1kM+N0RxAAc9+2VjTN5E0suhovEKeil0NVUE
Uu72/JGfbnG3O3zJylVtYn1l+ubPFOq1XrCUVPMpvhVV+6BvCHoapcqFFc61jcPCm3kySkh/0wcT
O8mtTW9AnUnpyPLClqCZBA8NF9QrzLjB2DOasN2/OQBSzr5MDzU8jsfu/aEgWm3LOZgRDRIpVfpA
IiwiahxNQ6/d8ddPiMZbForjS15I9Rff5NRNNMXBIHL7H2UTWy/gTeJKNoS/3HSn2u2PlmVPENam
7JhlaAmrpTpSUUsjMikXQg8yp/NpRZMg7m2Xuj9MW/hTmprr5HKtUyx1pVseKCfSuS1ruFJmpbaT
PjF7eRtN0Am1blmwYfYqCJL/eBe2m9gq40dhKp1FlrL6oLytmVhqQ48YSawnUs/uEN2sOqXl5qzr
mTLaU/VQBCPjVLDBdfhR36khj5vspUu90DGk6TOz0qNsdFCR6+UPB4UJekiyC+IlDoErOtAiBXF+
AhSV9YqLL6RAEn7HnaSSS4x4q5HmM563SLsuDUhYF8c/KJUT8bo+uv4NG4+4PBoZE81W07bQLfkJ
OVnFHZlpQw/w6fuhGGL9y75wfaczpNy3e+9dy0nuuPWve9IwVAfh4sTWx+ZlisU0KqvpqDd0k7oY
97M+4Yg8D35QRExcAj7ezGeVQUA7wOsGZXcq9T6eB9+AkFUJQb0vv5v1an26vnUPSSwYtO6fLxMl
Fv8463FsZpBa4YbXN2yNoUr1SC1EhUgADaxIfpX4RkV1hCJHrXshZpPr75o85IJh+3GF/wPTr0gr
WXEnchfGJg0Kod/3HNTq1b8DUUl3OgqhFrK4b3HKmhx9mpvg9RNN3alSudza69lfJNEMZaGyoq1o
k42UEXH7fvHekt1S8TKAA1veQPob2Fwfmr8zKyKxsLro2/WMRUkYtm8dazHBjwvJwbqTWPNyLUOJ
O30bq4RmBVx+trJ4FI6CFWkPRuOGaTwXzTAIPqV58ncAPFGGxGiaPRmmGFjvPJZ8ls813JZAWUMr
7ylQK7V3NveUocQbLuD+dHZpHfxRwsjMu6PRvjb0FE8hZIcjK86can+Me3kUZB4jjuHjyOdqF6XU
15uUhHjYmSohGFpPYc5+SL7556DUY5YlBxW+04FMD1k004gv9xxfOWUTo+hS1ihq7eSiQv2j6/ov
YXAM4Mi1Y60Z8Xm/krrr9z5VHDj853iSjr9R1VuHouWdKKLMBtJosHFQnQHIJZT7s62xt4bkC0mn
+2Ap3/IcKgC6xUhPL2wKB8f+HnPPhMtIkcBTuNr7BzbwaewrDxpDhon1pIHcRP4vvG2hUEzHQDYD
OcbyUOSmqQz+mvZgFw+nb05tx6oC4SpRTnTsEcLn3OhUgZfu9gHW2JV4L7XKpUH1ZbaI8Aqa8fPe
IhXr97F85jGHzeQkkwcI6lx4BupFBAevywpDwIiX8TI4e30/OAW6IMnvv2IWBxYYCyd4mfzvrj40
wkwWZS8O5z539TWPYWiC7/8qFTXjU8cNgqwiHXTQQa30VJ+iXj8MD7m/h5eAD1ot+8U4hj7aFhQ6
gJPzVQ9Nx5H6XqDIn0CK1RT2HLfJkzK2Xr2E5uonB3sWnc03jp6vqrbQIyL5nyImVhdA3Nzdjd4g
uJRdgO6QhsQ1F79ZON0ycJ6Fiq6U89QLTN4VKyn5BBOY5klPuvNoTRxx8gJYT7nWK894OiqlQY1o
OuYuIVrnnndgDkpn3ujKh7L8GxB8ifYH3bLoUE4fprHhx3AXFN723JdBnVmznWfZ+1vWzunH/RcX
7salGStja3tFMveU66YexJ1W0nSqg7IRo60FQTr6Q6iUjd3U8q5GbJxFoQAzV4OGfa1y0N3ypoiL
isHCSGPVgA148RZxS/ydZsO7w/EBR84Nk+x8/OJWjeAT0wdzkX85gGfD8MvqHFSVsCscmC/Cvaom
P3cK3RhXh05BjB9sK5H8BcbvCsBPOhtrSmtwMBM4/DYhMVHfq2nzDYhqVwuyTpFem0F5gj4Sf6aR
xsDUfFZWxca8ByJfAQwvsxk3bRi+jQEGvjgYkac7QIqW52egXhB6sBuEtjiHooyTsnCcPzSYh1bw
0BanF/YEP++5mdomuKewAIjl1+4sL03Reg22P/S/BbUfsVs/TYuVwm0OG5jC2aD24aK+Bc98Wj/a
AsOvejA7JuhZO6/QTlKk7rCaVx2K/ervhxQUT2XMY7+bmZWZaknazgluit20YON9/ReRAoAvXH+N
SLbul7yz/SZkzoOq07qMqA87Zwi/2PDDl4YkB/dS6gAZcIQOXSRy/kYfSJ+txU8zVI+D6vzF0OU8
JqOQdBhsajTtgyrEiF6L2zWPmN/bWCHrzuDIxRUrHjpP4OK0dCNlzJkxTkdkmNEAqKicXP1giy/B
t6rlPkc7rT/ccvs3GEceZO8zUGVE2uJiJu9Kzdl510WUFfpVzMXpJnFN2gN4f6ZmTN2wwuRZ5RNW
0f55Sy290ElDDe7CbDNGvxvBChACsmX11PDbVfrKzwyYBwaUfZT1HAYhLywtgWQruve3xdSKCg6o
RAda4ro4omCsoM36yN4y+b+bUnNaGifcSu9VfABIhYtT0LvdkbpxcNNNQYe+b75Zh5lsYaPcGeiW
vxIGUg9ii89leTrXEUt3e0csV9N5AEsoC0N8EIZDIWbytmfwEW8ONXzFRnXvUWrflDutPDDfM15K
apEBIdEpQ/uy4uy1WYFg9ykHzgp8AJWBa7gFWl8aTyu7c9Z1w8dRzIfP9QYYLw6u5RFXT9ybJmBl
dgBYwQxEtKSfjU6kmCQgJ5REJXdHmus0q7uyYRKo4nLgC9csxH/mr3ckKr4bJqw+TTxz5O2n57+w
SmQseodhowymS4g881MQ3rEZl/YJjnAl43itgJaLXKyalFn8DggZW/bC7Xu5grgC3CsdCUdqnqK1
iY+WxH2Jv0NKENRUzrLzplto6tftKV6aNlWCrdVAVriygWWiKoeUvVidopPGhoaF2thwOpOJmAHN
vxXeqmtn5Z6sVZ4JM8FQuc3nNHJ/8ZlCanYoEooVOsdXi+tgbU50WX+bfCu40WJQQan26k+zi0Ls
Nyb9p72fuOTp7+5cEvYevxcY2rK5jiEf9RL+GuXxeMXUaUpqHFqaTpf6DngUtSpnF7bLnk/2KSbX
dsrewSVKjm5AooRXpdmzhJKjopxNjaaObxlZBQqv5OTcZTF7WfeoKvshO+9soGJR5MmoasCQgo1/
VooiY8UCZbpQ645ttWahwMp9JEReOkkZi1FsibU8YsITi5gv61R1xGZ3cJCgdIfwtMATiECT3tTg
m54E+gbKROovE4LzvvlMfpdjQ9gDsBbRcrmyYlMOrqbtZroZHjP5AG1dv96nQVFe411iM5zOZzcl
ehEW0OTMsCAFA8tVI+TZnmFVi94DfvApGM0vCvBACdQtQY+kQwdzIYIgd+zKPabjE70rtGZHTk1r
12EmOAVg5yQatHuwaNYUJgRF6RvYWUSRExuNIFLgEO3RW52pRKQJb0uqsM9W8p06BH+WdK9M75XJ
D2rma7XzBw5Rzf11yslyeXWKVyxWRU7gCG5d1lhXXqgHGtckfGXsPTMQO/b0gJ7+ACuy2D80Tw5Z
8OEnuhImotW5COSi7A9KCgRQ8GjafdNcafUQ9kF7GMLLTjiQKzgzphHBNJ50nIWbB+IWxCCQmsAP
P1jAHWJDKiKcvOn6fDxBlxngLPb6OY71Xa4qC6tT7CxbOl+cjcc6O2CbltxnrtASvQWkC2Es2u77
AYG49u6gIvypsXbyQBhIjuMakRQuBwr0uOBWL8+TvsyaUaxld/Euqt9VUGTlF5PdnAmrTWV6D4sb
6IQdIgM61wtLL63sSXvxMZoA8KW1Hr2zUWffhA2SNYCHsH3+Y+G9AsDAR6wOy1Ib5Jg6hHFv/JqE
bQqS89dkZ8lp2DwvycqZa0fVicb2MVSx8Z3lUn0ey/dXFA0D5+2JBSwleLezs5QTf51G1pcmr7GK
UmNrAUflTs1rJOyMrpH9j4WGkPJCj/nSyoeYGPFgjLqBSqOHI1JCKXerQKM9DHW7iP3KOBrM2A+U
fPJVMfaGqfn0rq39eIg9h9HfTCg9MlZX3BFOAluP7URGODYdiEzka3jek9rRVdT93aWWX41npbSI
ha0lSoYtoPtkJkIEyAK3pcRtwRSilpsoPGQ9fNWEB4TdDaF79hW4YjXIrjPLAmIr1/sMc2z+3oWD
VwkOj0VARqc8UFcwatGvjvvpSrwND0QNk0Y/pUuwfNpebxhKAUV29ddSSltDuy44ngsN1tNXlqTu
aXCamXS0k3l2z7Bvo1RZVfOaxZAfFeoXlNVcJoNrRD+6/uelme4LysGV+gJrF45ZooVeEDIFtgQz
ZIjMMsbkueVkA+s6iJer/HgNg0Rdp7yaw7PKVYC8KzGMiMbDs9cq9crCYWaOXWQQQeUxQqlaLhZ1
NfSHFkzaCUUhqar/0y2eG/jMQ06DcJv7+DoL8e1jr7+Hlm9BFhjMIJtJUM49BeHkgnoNO8belr1a
zrTC5jxsKDY/1UfrqhNZpoYKnN2bwKSRNGnDQWx9mFh+OeOV/j3/c6o9OMK2bRK7SoJRkOrrYR0g
osYPcQaxFA8Prbv+uuQDQjvLdV+w4drW7lYrFl2gnF5qLPbmbx1KJIK0bLod4lndtNm11L7yO46F
JzQ5UV37E41Qeo7FwpLumr0UNOdYLjMN27qu0X2YVa5C/jkX4LntIUyWdmLJVigNEApM16iOKcuV
ZHSt06MARN/zA3mcCFoiyAryBfLFE7XvBJUlHqLFFxOtgGzU0Zf8d4TVX9c5AUM7jmhKpVYcsjWL
lApGdmRSkmxuLQPFpYt0p03FOreyxs7KNPqXiPIG7VVASXcHkVi474cY4AvAbPIml5R47WuqW7xP
/rEAaVkcDHhiN+2Mk48w2Q+jVaQCPIVAudBdBzTV75CVf3NLHJXJyDr03iJs2g7gbh5I+9uwCxEF
ZxNMaOZaIPKn3zCsRAgPdY4VN4Oh+PP4ja+UpfWtKAVDulBgZMHn6mXy8Am7LGglXzJ+TugwfmTF
xTOge/vEzq5rQ8Zzl0KJy1IRoK5HzZkhlqfQYXIhZxj4SE+3F02pxnsgcfLxE31du5bs7YQOZfFs
Z3esHFG+eUizDBzUVuVYXZvWoFAQKlh0zx6PO+9uU0Ln5YG1kvlkyAscDAmX+Z8w4hOjGQhiFxRh
gJFv3ffdL/Np4PoYRFxj1B05+62gG7QKKQGDANXPa8ku8WZt7VqP9eMUOIqe2xesdVUpYIICNT0t
Z/dFmX8aRmSixNjyXL6wZnDSKddOMQnWJtMHrrOlAZGEBz1qECvtfVfbePUn5Z/EqB20KfaY2iMv
3mgK+eegN3f6rZOsWsq0+DsDfKqim26SgK4YqIPndE2yvdtLl6vIJiN94KrHquQQJnFlAq+ODAgn
uo7q7KE2QdRFhr+Z3bRe3TPDj9Ph3o9UszrzwsLxd0sOUu78UJQ5+qdwtRVuARUHxrY9qRTFHlZk
gQyfFP6Pr15g0lgMb86kDDvr+hPmJYGpxdCI63D2S9eomttYmfUkbBkdKUuJbW6L/0xVJnQri3el
gOA3O3sUMItopbgbdXaKnKoxr7CWpJxaQBdJ2qDfU6B+wyVqTD/A1ulfhZTeXK+JSbDcg+8xnOMY
MGB4T0whbD6HBnnoLZXhR7IFby2WuMASvQLmU73nHgDrEist/y6CSRcO1uuK3WBdEINEpPYLwB4F
ZcjZJzNrmtiHWFkDvbejCAoEm5QT0G8bwP1+Z0pc5Ts4A7gHrZHO0jkVA1XRXhGuxgFTDYwOD+Be
6ok6ZvruKVHDxDd/swPy9B9PYajn0q/VfoIJAtCMqvAAym+GrNbxKdjho/UWvHJTkazmjK7ju1RU
kBUN7UoPC7XRvdSPS7pmZsw99xcoiRlyRsAzennfEHs8zmsXPMvxKt9SzzJhJbfxEvyHGQTLQQhj
mWYGUG2/lBcAF3lYlJdEtzT9p/kV0DYTsxAhWT6O9MZ4VDgVz6+zPys/y9s54gnJKYlz7TDyfo8e
IEysT7WJKttcYRsxCKjwQ3P4pFQJsrbOs3dSfb3tc8Qma1CnFKENkTL+QzjN5j9ySCds217gxMFG
X2o+Do6a/izhspmBK8ppEdMuO0uY5nL1XL8XCNqLRKRvuTEj/ha4hh0v8M+rCBZRa3c+NU+3E9VY
U+9PuPKNGFtSu2dy4Y/dckfExCEIOLI8BRmQZDqZGRuoLti99QJtFIQ9ArLhyIuKp+GDXEeYZhKZ
SgW0he711by8syvFtmJbU8Hqx8USLdf0721ReLp5KZOrpwBOn6CavQmGVh0TledkSjKItYjYcQIc
FoKo7QF9bQ8vds/j/ZJ79FgJcTb2T/3vejuJnmBSF2vk0ezODO1Azvr8JcbosCU9MqgDs+T5Ypmt
xHSFkIDy2Jgc5K6DYWON0IxAnukS5ZklGfKHWVEa6A5ZUqPhJ1mRIl1mNHcynzvJY8Ui2JDSCct/
S9uxQQgRIztbxpicfddqULXDPhO915OFwRc+vxg6lEEJ8jFuDFhsIR1Cm5GEldiK9WFLD6IfKunL
3tvhVzG595YgrdeJqKAV7L5lJb6+PwvD9n/kCmXDsSK/lI0u2EcvuhE/CNFW3fyJ8lYCPYIgvZkn
OVUSaOa4XkKf7UOY7q8Y54ih3YBjcU/IQ1k3O9sQH34+UyH4/GB58JcuI+y+P+ZV92KoqdvtZQfL
AG8NWY1ENN1kFq2QAIDbRTF+CVszrA+bcwW7FdCeLaXoP+XDM9shotvdCq3keDOBv4UWgpjzUfIE
jNNBLwSVpPbUNdaDgnNraaKUCGrCFHUNIO8Eh6SByyNHNGPUw9KQh7Mes4hRGNePfz3vg7zQwRvm
8luuM/evRtbdChDRjvQCUVss3Awb/zaAL1HzQ3XPPa9/Uek9tV6tpDP7DMMns366KyiNHKX6rAqy
gURIB2RilmSyGbFMccHhjD3zGXNwnNVyUQXegTOPbUYpbE7+Y93XvvZe1ujUwDqxICyPHlb0rvZj
KOpCjBAv0GJIlFtretMa4GIeDeO/m8gTGky9XpIFg08ubGwX2g/rfxhi/Mfx3l5SJMr2vRoeIbWD
3QKkdBxcC31gGM0Uh/OveTtaHYXAHVbHztRW+dSWiBzleSQJ47TqMrU/LXB1kdv7Se0sZh1czdDf
GBKb6nGEIEtMFjrQI+1JfV9QxJT9qd9IMWcj1lDhGsrbuUG4h6c6YDsiJDhWRtXWBkLlwwAFi698
MskiZL7aS4CZNfrCXiqStpBDhTlgf0DHTqp8QJjtS0rzAA/QBwtNRzl+ggMtJlbyAsv9DS/D1+9K
w7S9sglFsbetJtbmnM5AU/KG4syFsVWiunT6o1KG6ODuxzTm6HhnHsUf7SlmjK0OdHwEMHkklFaN
8IuPho2n8O1bLuhvIuRSA08R5rywg0GbGmZ/b8XoSXwwNbN7BI97bPvIXd2v03YYTQIHe9BtXEDI
g+aigiVrmVSG7h+GQm/R9+ZDnE8sohr5EihQH6ZVtRNRXeGy0BmflZj97k3xrIy5kflPpA8fKqTy
96vH+UcOh+8xDNr4qti4/EEHGPIshIEbk+AUZ6r3J8Yp9fMUN32PT9oyO66pTibFX5y4HcVrG8Lj
FFFL9k6rgiGmv5yNc+IOaKGzkI9MgKXoyfFtw0ZsaupqfHWMR8fGiqbnfhGQ1d7uQ9oRvRxQclLA
QHPxeWpVLt5ahXkZl+wZUyjlFMqyLUO95j+JT7iojLPLvcONLd0YcGk/c2EVvqgpO23Ry6mMvb/G
LW407K3Sx9UmsGIKtd43Uq5qnpRXlPnK/zdqilbE8TRbCyRfBSp+wz1jaDOwCwjpT2KLi3tc+n7y
6rDVgrbAClyQF4Lp1K959caFevX1vGgI8KElpJ3Z//X3clySW4jqA4Mx6DqhS1sHzyfau2rsWB8X
/xUoL+7jtnc69Akn9F5ZROUkhP6ofK1JcHN9Hb4toMLWq+WW8j2sSOghO9S+TGLO6eMw5y6eMx9v
6UnKcIFSgEwlerzPeUU2vK+RFFsDcCSRZOxwdN/5uKaA609PBe/EBg+0RzCQH+69mnuy6PWBXz0v
sOOeqOLMYMEBkKN+XP69EnaK+vLNhsEvr37n4nY+x1nj8EhUlhjmQ5rn4b7R44xZb06N1iyEgL3h
+vuzIr6qTStuA36D620YsbYUobOQ5Zsknv4UAh6RMePAvatcIgWoSa9tSkkmJ/bd3DYAeHZEsFSw
oqmNcvBcYjJ1xPVXHGtMsKQ3RiSyJY06BFul5DOHIGDPb++IG0IcM9ZpS1Du0lXfW1nsXduN4uwC
RhLitU/nD7czpbcbkgIkFVR1FDamojfxGP2zuiY23vPacY2hPsDnhVPBig65EonVg697O/YrXU93
WJpFur77dZ6tOBnKmg3p7SIoYoR0IUMBZjF+kw5o8Jf47mOQwjF1/T8LgAdAIptYcWBIm1hxy0mc
Z/GP4PMf8ft7/DkSa4vJbcDu3c1b1ngGfeg9yA3RiCMEIGBr+IKDqIhyDK/IFAsw/vFCa/OAEJrw
polpkKWEJh7nNkdmx+cBFPyXg4dGxpr79BV3kq9lhCzCBd0/Ek5uwaStReBsJaNibwn64AcaC0wn
CxBNHeD2ytVEF2fNYd7CbPJ+cuE0JCmvS1SaDsNkddlPImFsjved3rZH5glV3FeVtyTW1nXi/Iz5
pOCXfDrJsDgtNucVmvPaRY3nlcq3801xGlm1ULWlu04Sljf2lCyA40Ama0x+AH1gM9LycM7b1bSK
y49SRjJYu1NarhgPUhTR2liNyX05a8l+oYb3ch1nZPmBHDOCT6RzzRvLq9c9Fk90bpJqaf+s8kxC
FkZWFN2mvucfWJBp36hRj4EABLUkoIzcjA0tnbpdJj6dAei5bBO9mNlvHJN1tzR8WzIBDQtdclcS
ytqee/pkB+v0iIMM9JIKE3tqlkofmFoKFSPLfXDjCPTPlANnFEux2uXZLkzhRvY5dWH8rxJQZcUr
zZOCb2FoSUyCzM9Iq1Mn74LXqMcGhPa3C+TJUudAMuVRyfj1omSZPLPy4cElrJIySt2Y6WPKhVYw
BtULDDsVf5pbP2FRzN75HFp5VLJrFEmPJ8IybEmh0rOghasIfDQUaR1V2ngHaJVPM1LjdX2l3lGr
1BDUxkKeZR9glza0MZYvvJ84CaStz1GAPTH8X6GFzBUMVJe4SpvT5fe/icU6rqwbT02A5j2xQH64
XG6AOr6rJMPp4OD1S5U6k2C2gNUSc64ZPUj0UYydlEI1zh6LXOUdl5xwkvQ+sY2Lmz0UIlIelMv6
J6pcI83Ghx3QWHSpjTXipfuhJdK1YHKcqEaR+xYYGH9CG2kn5rrTdoO4yJr1cusgML7rCQUosU++
x9eCKuvdEoLPLzaX2sokNa1aAksaTXNj6TTghNLsOW2EIYN8M/70wEXLewzuIFL7XEWTcZySR+i/
T1wiFALmsGNvYXPhz/2fJdwJVZ2PgPPtM292AGVo8tNxGqnC6bo1qScMcEYSwSVYkyMytPN+Z3hv
NKPxMATP8vRj9YTVxp+5QdKGxHdlrMSK2pSa/r/x//MOYufuSKgWQsn/d9CnI+GWNCm5me7bvXfP
Iuuzve85ESi4HAxlUu3rE6FHSa4DpCU/rDpFSIpXtjJBdNj/MnZd28KpGVQ44ot3zGAlkXOqUBMa
LEFn94Qsscg7ka1HRrQS9Q6BgM+VZOSTsbZCIL2es7tZpdov5f0j0mPnibE33rnJ6j157MTZSWR4
vPAqBEfoQyjftlpyoO9p/SBHXnLsXIWL4PY/XdXdb3Z/EUXC0CKpZnMeCaZh6FjsPkEtqw4jDO8b
a4AHXnz2Gd1QJzfIb0QdNYlydgn8Vc+nFiV8H0hToxgJdlgEVO3YYU8DIHqoxX/B7fT+3SIVxoUh
qCnKhwk4+QYGpi2585OrtOpf5MjKH0NYuoMjJICwo3401mm42loxEnnDi5dR8vd3lrdSMJTWqtcB
3yFt8hVBK50EDAHATskI/2Zjae1ABX98/NiS1iNHcKrlvk3ZKTlk2BwKULtDv8wmS0/nZ15orzWv
gbpdvPGky6/jXUhEVDyRwcBrVQ5m3p2IMXg1D0Vra/BtNf7ocLvnhKua2j5DaJMTAgEJe08Xykuo
2eNPB3J4FeaLXrEwogVxt9jX5FntVm+aU44uD/G6MZ9jL1NuUialKygIAQCecPbG5/5w8zalFjNu
fAkU+k1Pd8VnkRfpEdGvFfyDqtcJXUqi9z2TsJnpt5ANa50g9ISoYKjD7LfhihFj4zuhFAMUuVW+
gdF3KOT9GU/qlqhfQUZMdxJDVfSPRmEUmMJow6OTlDpQP9126hmI90AFJiA2I2s0n7e+kQAdumfs
9roow6GvoiWi1EuPXgGKeoVazHNCAIgPuGqW+lEDkTIVHJyHWFvLXWI4uZALHCkumwQWLEEpgc4v
omWqmcImY9BME5JkQP9uMiKXgy52W26uF/Vc7/dYt5i8Uggtw+7FTY4BEiWEjEMwZNvzvuGpS+rK
mlDFxuk8VjGAf9E2gH81uqWUPbCIO48VhZeYenKtP88OHYPTL9xFSIf7aPvE5p9hMvvoRgo8l+Hx
yUCWyo9W7805t+ySu6LYFmHRWLFjDtJeusmZj1GqzbCA1hdNdEcu1FwO8S2W9X8h91/1kdB36eWS
Jt+45IRqL6nzEc26UBTUWkh+owyAmGHYlruM+eGF3UqyaJfDUHakQHhzuA/HXc08vhLxB97EKC9l
ujeb+yZv1ai9xB1y9oADqH11ZQkYKAPsoUCodkSyGBfhtEWQMw7Scu0rcVO4Th9hrw9SfuHMuU7w
jn6hVa6Y54EsGJuaENfNSsOSJzWEuRBMqhHfyQDLCjtsVQRPfsJo9/4oG23Eyr2bamAhZ6OzmAzO
KT0yJAUsERSRHrSnXQ9TOMH60H15bHoJcMkLf/9KXxfG2zrxtlPxix72qyn8PPo88sd+ManZk0d/
rMHAv97KvhFh9KnqYj6Qie+UK0NbXd+hOB/3NHzRcv4nLjwTi+/DsaV6uWpJbHQX8RRz8K/j95TC
9/JIQDdXNaz1PpQLhgpoK3/lYZKAifcgPMVsBUblglnavNyk15PxMkVgV5I4oRVv1wZotaFVrEbY
2hSn+02dnoGkK2tm12ylpOkDB13/SvFewmID7I4I0t4t709VNH4UWoKRHfFJLCLbhndt0Fr0Ew3x
YF2JDOlBCVy9IHoVT0uxZJ8YPBsFeD1T0NvNSOsRpyq4DtpR/Jf6wNMTpUz+j6aaLQbGvQn0xld+
62V+kuSZ3jqusaevpoicyoSP/byndZDKwtuY08kxH8xsvIw2z8Q2ERJYSFBjIJmkQYLr0cW3HOBF
Q1ME5B3qCwRW/0WnUNU2kADyDq4jBeh+9RCX0q130cLnH8a17E3TrT2UkuNfg2Uq6z5OPl5o08Gu
HzdwTCJywoE0YWb8KZ8b0VTKd3OxjVhuxkBdf0UPHJkqmBd3/bcBavyReH9+0vwEK2V7/r/czA6B
BwoMV0kyLzYIceN+TQTLyqsik4HwvzH+kWHazCt2nemZJrG7hcXgutdsZnu6H4ZErGJ+oYaw1QSK
duBCx3Ah0ZuS857Qjwm10xR9dp6pnrMrAzaAW9RCFmr5Racal7/pQqY9GKfWGgfUGVSfTQq2M7Kj
4JEp7suIACnHajzmUaiFggst6PzUrM9h556yHp60ACNfUzQxOOEgJ936cpUYgaRmshVyxzEVapRd
C9RmJqvGvWlck9hau+tbXF2oTF0nFluMikCZ6HxE+JGpO/p0wlKAudoUzZ/8RHbfsHW94Z/0Y8Xe
qahuLU8bybNZ9vOh9KSrshc22N20QhdQX2p1ET3hKzpWfvuFe1POujmmt5wgMFK0FYQV8pqLYRXt
GcwFrtQuTqFdA/mUYGEFa5umj1ZXHPrZcPj9AGsaeNsnT6Jsk83upzPzO7SR1OvAarwqluNA5nn6
DOzIfBI01iJSRQqa2RyJz8HkcNhWoNiwBukwwnFxB32oB6+vobRwnf0EuHorwsuUw1YZ4fGwlHy9
LmlSgK2Sqed1jxzpXuVtRDygxlN8BkkCNwXG6fT9Zf0JkAQwTFiJh2O0aAlLj0dXvEgsuroDZUSI
RnxORk578qcvcsHhcrk45hkSQe7HvJ3KCFtOqwoCS7Oa+odhCASb6r/SHliYvGxNlamA07LR3mn7
ZYHMZ9qZ5LyBS8fU/+RteG3uIhJF2G5b5/zU+W+OhfNLP1wHY77TsxfnAHHSIQbStcCd750GbCHJ
9quMpFOhyYiG8LhAWyu8q+mCn4NHSsZcOyIYt/VlBNrTkVi0JH1zNwLvhyhGboxrtnnZs5HqI+HM
HjbKEj/HneYmzGepMqf2YbEcnHB5BDbIekmU534qoQmsEePmGhMOmVq/1o0wytunKVi2KcsQBCU1
sG39HZR936kpMhV5tTjuFSCnc9kgMYc0WC/zFcRq50OXOfLFp5tVAgepMHiyjSq8vzuQSJBcjusj
yodpuf0MravZxbFAspZ4+sikOCYOCZIxMAEAYCbBe8EKV+Khuns7m1LFzVL6z+cs7lMhHq1RMO07
qxLTLcQCpwSuWNQ2VCABXCntt7po7FwKs+a/3sdTfKgA22QJVcjo1LHyENVATjU4GY7qBtlExFEo
uif7fO2UJKw6crhD54bzzlIL3xJaQF3spEkX1XnbDyfuAn76hJRQ9bn06Qx2XqGe4rGS20KJQVqA
43j18hw5w2jwmEBGWubQrJw+cflR0vNW/oyu6cwJHRLnopJOZTAf3OUWU86zZtRvgW5FwswbgNCV
iw39mQiAoIK8c5r+AKanRz/Y3cqfLu8F8cdyk8FItn1PIgTdXbTpCzrN2XPiuRusOI3ThXNCjjHw
0z9hkcLbSvboNeRlSOztK3YTtuxmgxhiNc3gNi+DDlJBQC2xRU/oYoPgnOZpepd+CUc8Rwg/tlRB
I72dgY0QAJ/a8xBLeUr4Wy/1dr6AQUcnT8VUEFryo7q7pAuRgZ/wY+t3+F/6WPK/m/4df3kyFjhX
83dOwBlVuDq+vgehQHvf1LSEDZog9PtT8Gg3p0fpKqMNsDU7md+6GA35mLHzDViJxKyDAY/oPb5Q
uDBYCj8G/PzH3PHlRR9uhjrrv1X6vl9J3FqEX6E0D8yptwX7UIPPNmSUtoelNYBn9bYOWIqgvczq
epjSKh9/mqMG3LM6qkQ5h926zCGtFVfYAGMYXYWGR6MJjsfgBPgRBD27pj5x4uros5kOgkjJV7W/
nt6XpafGCKci8PwNYgliTwIfJYT+tlME2aejBTwG4JkUyzk+KJIIkahaOpEaaRWPqTrhRWk+5Y/n
NE3so5aAwz0BYPgTxKoy2T4rcH93cU+r8ej+jVIt1mSTMPud1z9MsiW3qcsS7sP7PMVMIIFQXrWF
F5K0OtnEwhLvE/eTAKbam9kGrZfddOp4yXu27Ts4RZ/rTkuElR7Poc1aa+CF5g/Fzmvxgqbq9LJY
0Ami5USRHqUqihZwthE3bGQLMvzWYjj4Zle6eMAXXYFwaZOjoBUK1qN5UYEyFiVoCyO64a75zHgu
by/fheZ0U4O0prJ+NH5Kth/EHhnC4R9UemnDIfhOSjsBeDDiRWpTOm5mKpzSbD+gHtKQYsry5vm8
C7dwZFnJkl44T7Up+4Zdrv6Bp5uE555qRJ6VnwJpE/UhaY/IwVphu0hj0eqYnNSf7vqUvh+nAUpw
CYsWsSrcQ75VoQKccjqEAIzaqJ633Eqk3u/QbI4X2FdoEtaAVCLvDxG1U2I4HR322fFUTUiFc8dY
789ynt0HAwtcI8LbhWTjgdGcFS0yOBq7bIji4TtSuyqtpQKTp9wIzdnVmft4/y788DJYD08mK7Pi
5Z6V5XyWvXmmT0oJ/Uqyt67acLjeTOUYWUBhbugjgv0AZcxcR9jrBs+q4QyLzLB83k0U+/cWjQrK
luNMFqrZRc/iW72Ltbv7O542WzD+JPKDw1fDWM9loIYj2vcbAj92qPPdxamErcdAuE/ddZVAupKj
LTqIBgwOCG8ExyYqeoy1LXarnlfYw3xEBUT3zQoQXAMpSNVWn+mZY0DaeSZ+S1o5O5Sj8bnjW4Eq
Gb3Y8p+YM+3WIG9H9X28TQ+tyFCNpjRW2n/kltICpApcM5KdgrCEyNKMp4J77Atd0GYIA8SkitKX
/TzrS1pN99o4ZXsKQI02Rq8D1xupxHtaT7QGYrH2vrQ3xDYPnA/w5cONYmzqg/naDNb2GWVz6Z9u
6ZJOWmkCvqf5vUYco5ntlHC089TUuAvgY0Ea4bl3LtIYzEBuMEKO0kq4o9DOYxWwq/i6lrrIADsp
kE4pMJjJOpJnHCRY1hrM9iVuOd6uWy8EeXwLMD9iDNGNl19WJ9n0ksBRnAJFvoc5tT7pvJ2tAQxu
yGiYVFBNL/Prhf/jyK0YrOYTlnyzGwCT9LLKYy6SsScDRthYnIDCAxHwAtOKMgGbjxBXlHThoi0t
ylcRK5UvmEM1gV52WkWtgD7aHfy0i1Mg+RnpvswI5EeTGW7P8jlnYgnzRFGKAupfnJwuHDAP8C0L
dbhf444xC97L7gbjD8FeLHr9ya+GDZBmhywwFEDkixkGIL40tgfdyjwivnInJP5foS+G4tZ2gyXP
L6gQlgzHuiibKmEZfG2bChFasKXjTa0UM5xBscR162VUQD/C5InkoW/XG/N8EFpZ8qMQ1No3xIbo
SiFfTO1cQ9YsxNP+KhwnksWIIZW+wQR3m92xoGdxsX95Lpa3gPFtbotTYc2JhTnmpNefp6vOWEu/
s/7MBSOd9XmECE22HzlEv1AGxkNwVxMdqehUJ+JJof4yo5/uYdMMV/1YHvSmk/wXQlOSKNHEMow8
MNcCv5b+NJcRmvtn6EhJr0qqaMqPyM+sjEZaiuOg+RPuDManO4wfKIruUCdtDGNw81wbXmkP7Mbh
n1scEDMhdIY6z33XKE6Kt7qYJBA6oVKAyfTKQUogjQzmdG4xDM1EUDntxh4WjzRGWDaJG6tuLJfg
VmNX0YAoUFOCkU5RDa940E2jIB+xpIy1BREuFnrqEorhZKPSL5yKs8GOyJcIFg5xtfc0ZHCjvorP
HBVAYu/n5bey6edoLC4Q9XfAL/eQ08oENArpthIpQzLJyG1daO2xUsLIZMiPikUwDpQ1kWD7feiB
zPHAYxvnT4Y4YDX9ISB7ZUY4Civy/rR0AfZGyc3i90ErQdzB/mR3CAoFUSh7cjT4Klu4yvFn0NHC
DLGQ7Q/7v/XvBslJ4XtF9HViW5rF2UjzByjTfRJVa86Wn/J4hpRnaFXZ0pr1Si9FvObv6Ts0HaJN
O2vGPoMy83nAphPNVugZiu0/PMIySGY9OOoG6UGEesJMQB/WhbaaH7+kZp37m/fafvZ9obcLZQJa
dTF8oMNgua0R7GBaDsRy9MTklIyDBZ4ha4IOd8fHS9jVqe5fAAawKw7p0h+xXItbhpU4stJOa3fr
pn7TENxlv8ot1ZaQIJlP+23TZ2qxnfZNWbxas0cyZ6CdqTSi967Wb9ZGvIBzv48tutItpXNtqxib
DvnbX6P6RY9igHNjhT9U2K+RUjy4+MXcnyUF6N9YhYtrNg2o8hixrEJPG+9YkFbhfX25zV1yOITN
xpsg+NS22DXv2f3+sNS8WHOZShLDjCAz5NbOGaXQ//NDq1/D+HRMdB/I3Va9bG3dbYt2PBPdF+ZS
QbBmBwc0FJk8oZ/j5j7yMfvBHuhdx2E+bvY83ZTVnPLNJrMZMYrdMceQ9xrNTlJfLraBVz8ZT42t
WFMObhwrJBSDRlgf7YHtpczh8w8Ogf2ZET4U0sUqt/KvKN35bgddDlfWr++4/wOpcJKN1eICb7f9
U/qr6rUZW06aV7lr4gvdJFLQWiJfkPsObPiIXnrP3aPwjzId4rTUS2cEqD7W7PBWo/Gk9RdFHvZr
OsiSJTUYl9y65tQtwA/7amgsVXNGK24vMJGWVB39zM/iyxahEHHEJMo3aN1X80Ytt4PzIT2t24Rz
131KCUhjj15jGVXn3KaISULdcdVxnvU1QsE0tW7eY8nZMoKt6kBZFSDxd1vot3mxqtoXYTfUc5Ye
daRiz/e8AZPul8LKhF1OqObTjx54XzNu+li5BSxyjTGgg3XGSuNeCWXrJKvO4vodWty7TcAUTQhk
+vBqxDk55jF9DkOpQelDKGK6ds89SiuSp26LkmDinSJc+nYjurdh7INIgMlqVMCWN/kBKUomIbaD
1CKEux2yl28q5jgOUhBlwfr1iaI40yXhUPM298iUgHp3FZsm4r96Ul45k9Wc851zpz73MirW7X6U
xbjkyXNAc0Cd5eTyIV6Rma7XZNZQQxB9DoAwzqcTWs47GsrF8TnRJfEgC2DVDEoSIpA+iCQ0B/7Y
jEoOd4IgJA+r1lgNFCEeqmq0wvhd4ok7kLPnMyvKwQWbNIBUfPrRrczcrdj7AGZbuS2NWVfyj78L
c60wAbTuwcn/ZPhESHaUJG4zvzgAeb6czzpyO9H47RU2rEn8UIxKm2ecOvsb0UqTiP+DoKhwC7iT
+e7HFzoF7pXijdtFMwPwxCaQ4kr8jV6/CjN/A1XkA4gDIcsSBen4lqMuffe+Ks0Pq2oMmpAjAvqb
Zj62mHniCzagFHdQaPyQm7i2e+wNPdk5zATkUCSC+Eq8EfzHmOk01WMkN/hfFKOlLJ4e1ZsjvHQm
hcyyu0cnG5s5vs4Et4+9wKaDTHCjigL51c6D2FfKQiroh9zdSbs4hfHGXvOlhNC79PTt+jRI9Aqb
7b8y+EfLXrqEnvtVszNgiAq27llMm2TdiY0y9rwB8Uq2l1BsFxccpqNWMaJ+AuHHNsFtueIEU5YT
hlFxuGpo1RkV4XbLdNItfBZ3IHpUWzkx/IXAxd5oBEhIOf9Le87rnJOgk5Iv9moFc9o57x1epYdY
WjoSEfT9P3s0OT0HGM5WT9E0T6a5/NvhmiB0sKsU2gsZOBgyawECrW9kzEVT2RAItqg0QlUuRd8/
pDcb2NN1A1DaHqvbO/FUuVEKjVpYP+Mlkn/EOK5xsrTVJggVLUi3rfkSUaYZ84ZuL21UiK/2IbM1
pdfRJ16wOGzjV3DPNH1pIFANZ+u/+/gZeqivkvcMMEcqJG0M6WbXuFgD7H70Aqy5PR8drPHV8qVR
7DKIq9eGVep5nc5/qDHpux/pnjqdF1wiceQoJ1ONyhjuY6XRuASyS0A4w+82584WL2pAiiy9jEtV
+Ip7knvDjw+ilQJ43DwvPK7fdStSjmwqiAph5HhempIaIiYImCAEnsq1iedEB25v1z+e03awmtEw
pBD8iuC+pTy/k8yeaef2gqsLVnclFgOu9qhN07nFuDDNZloHePUacpI1JQfQpe5RNOYMQb5QgoY5
P8CJDRgOumAHQnQQIi4u/Adz5lPI4DVHvxi56WDFgpJrdQ2I/bMeX2Na91cSniydSEKW4t3lWpgs
8okDCQrJfAWRef7wJQ/u61eBkO6K6x2APly3dFB2AiPVAFrvx3MVIj8uEXEJ9NrSTTHcwmAJb9s/
z2R3ILdB9njGEXXnwmXxpnFWFhzV7pkEt1pjHtQ2gU6BSVV7S9I+ERnvTOrZHDtBmDU0tTnz7ASn
ounzKA5HQblB/U+sSij3f/LBNeEU7BweCUqbnbDrnc+ze4IZ00K9a/GJzM1tUM3nQ6z8r/G9FzCj
1WSd9dCdzfLaFFJnDk/5LFgHYT5CWlOzKNL/QYBtAlpCtyLl+10oCkGT/3RaD1ZBOFj4z8ecSjdB
tqrxzbgFzwovkbDppN7+r+8c4Y2ORAtMQcoWLK5tEIbsTJCYOj9e0CieoLd3Y3D8nOGsE26UvbGl
BOB1kFwxSziU0gfgkS7/eGsC6cUVnezPfaelG2felW4/nJRseGcD1iybFVY4Nfz8wQqrYKJW6p9v
FRMRpkvRiobTqrqwFiAEY1Q6463fPtAoT45yCh8hqQZQEXOF1rHaw4Lshdbp4+TZKhfKkVvLHRm7
TSYUy1dKd7di8fORujahA4BjQ5CDVyj3Dh/PWqrPh4o1EbYKzLXAEhQJ2TgPllLZ3/o+vSc89jdA
vv+XDi3UANuTfvzjzLqK850IXAz1QAS0ZUFg14dbNjhM0KrX0hzXV9PKCWIfKCgCufZF0x/JaBaD
behU+2UhtZ90x+Q9e+Fd8i5xTT5m4cdWGPHA2Nut5QKB2vw/ffz0wp75vOmUj3rSZD40CfXFjzcw
d/li2ZndQFsMyErLx7dKtw8l+h95Cg9CC9VP/4r5R34EfBAWyUTvV8QkcNMQhRDgvubxBlM2MWap
oBeZz+laAZPJ0/ABnRyXKtkY/Mx7/BhOgtW7Iergip8Q1Y1HKG0ozyfOMex16vhnsfoqLP1DTNa1
r3yI/AaCiDiT6LGb1fNAIME/lcwkAQz2gFy/jfr3otUiO4E+igMj/ceBaSDpox+Km+0DTgiEFttb
pjF6uTkk4ifR3UNmQI6hh1sAmsP07upJh5keZ+DIA5APIe+e6/2+uFXq2ojgrJChXX48GFRdKcJR
6KGexU/GPAw5e+DQIJo7aJx5JaAdNFKM549vTeEjroHQkCGBt0pPfRn5kbCpMOzzB+4cBtxHzyCy
pbqGmDghXVoxPsapO20IfZpq3r9dtibYSIKDNuluPGwjrd6avwrBa4a3lHabM3v5ni5i7X+saZ2P
AvHxjRYPbW8hM5wCc5JB0mh6hsWs1dgI100486DJLT538Gia97qmzCUWY2s+RTL2bYDVvYyJq44U
/XX9C/zoAe5NnYSwdzQIo6uwstBwY1p18whhr4uvsMPU9YfgOubtluhdZPMiOJC5J7G1vRkjVrXK
Adb8+NljWQTJwSxMS9C/RtB6UasWAjjrZN5wxqoYhwXeErGL+yjCc/uTDiKJiWqBOZwe3sFSkerg
gODLbPEln+dowRXyun6tUvXJ2EhPQEP+cCUw2poEj97jiDbuKkqTEUyOkNDmUN+5/xS2Cgwa7K5O
5YGZ3D8Olh0LOdcSvqX5YeyDVeyOe3p72q82/JPKd0TwYwAV4+uXO61EnGlyNAIhkO3Hkx6jDRSq
H3+77v2HAVe/Zi2mAxYFhQ11knYC9h7afIikV9pUIF675Y3kfyaYTu7SqHHudEfXGZ7IdRKOgwll
VCAGDxgiCI5ex77ZtLrBCiti2Tx4rWJ1psRtsrCY5snfXbXpTeStA6XHJ0zD8TojdR0F/YICq8kF
2T/gnW/s44Uxq7fihr0t3CS1YJJnPXKBsLNtbbr5ANf95/1dv29faTO1SfXenA2EQupSMdOG2xTO
PrIKLk1vQhw9p8pCdLnjPaGd0uVl4t0KIjRNJ0TozfL0qTw7wKmgVfrLatTC8vXj/kJTY8UZx5A6
2L7YYdLykPEWkDCUF0GEzdA5dNdRt8VraO2ysraucjJkpfN3AsD2VAh1HmoBsRgjy33yCcUJM3gq
4e4zIBLQbccUnQbzoW0ogIBdkfnlrvnZcoVIxExsJQLJH8P1C5bg+1kUXhOQ14h1LsXPD9yoNNLi
S+Dyz5/U6YuQohJGySsdLdZTqtm5sJ3B+mytB6OTHITxb7yBheTjMTtPGPju/7vWgoNVgmrR3OTS
lwREnMRrNN9N/o3DMvb/tNh9nrIPrIG3C4zL3AK21k3Pxomn6ugmpv4udB7epODAb4Bf9QF3Wxjc
MfDpqhrtrv6nMMc6QuZucDw1/u3Fx/tdjSv2cubxdN+U3ml6v4272iiBl1iu42Iw7XpwWIEJWSA/
yqT7j9KF4Hgpnj8V2T7dLeOw9MVL9t4LMSac82eeFEOiTOT5PR3IC4rlTnnHM3JSkcqFTOHppdky
NBffs8fzPNXd7++qGttXPKdFHVOKPcscthZvUgFAJW7o/qJMZu7ZSBMMfgSsuCtwh2DI8SC2Igyv
EuZO2H//DISQlvGsEE8LlsxmTjpdfUhWKAbt8NXXlktDYCAhCXczTh/y9PUm1mFzyQxOr2NJ6gxr
hZk8dQxJymY5Bj+H57AdCzGjfYG90/D9v2dnpSndfShuRJ6alVs33jeiImDlbfLys15Ylj2ukfCV
4LDm3o397GkOyQmChY97AW3LbWp7z0K50fHML9//p87wx6EgnUn45ETmpZPVhBbig3PCvhk6ahKd
jjWOiim9JRkOC0rKn7vAScqnt2BCI69K4tPewHx5FPKDZXzAfmT2hQoCQK8gtPsBB6xowJ+j84id
nOGUzzw2c2btYw54fQkipU4IG1lDr7yDAUk9nJJiV6VNuap9kzdHf/DdTRfSzkCp6KEzwrcb0AgV
B/fsA/q00ekJcd3Je65aouq+qj5Z+i+i4+JdRJXWhZIzrG6Fq/xSANhLGwrLIc0qjB9auukFk9xG
1bLZMFaBa/JBq2xSesybaQmSN1XTNXHZjbC8oY8bHFxWvkBwzX72d1af9JZt7kQhmsyUuVTa00SA
310EKlGxOSE0qGVTZ+O0eeHOB0fEb9XlzZum5NUZlZvOvpVjUv111YKaOmQQtfsGDhHfGwgLIfxM
3OY0TX+bmY7vYUV3+Ut8Hv1yk+l/P01BAcWe+oPXs+PvbWmUJwQalj9VyccyJeVdEW/haDsTc9IP
UNQ1TKnjIT1r3MFObb/aAVwDDDVKpuR2suUqzf8urFyvO8taRMa6ue2LjKCXwjj6gbA1zmMWJ3U2
dmnFM8zJUgXDdjAm+2eaBlyF92lBCVO2QjEv87vzVZius3Z9xKMY1Pabh3S16n1cWj3ggft0vP4Y
sthfPVcfuED/Ipo3roD+EDwWLpY24pWBvcgQn/IiXzZcU3oELNtNAS05Dhr/MArFgVHiz15MJLXf
yfgVSGtVS/+FM12g2fbPSrmSp4RwpIj2ofbJi6zQMccRkcp+Q0Ht4PPBuYo2btabvTeAvMDHJUYj
GR0eiCIxdtZhOPKpAMVWS8MSIhsOhUKTodgWIbBHfRq6XZagCz7zGDKCrpMxWNtCDFS2pLShhreS
t/sq8ou3rN7hokjMByj3RlMMWFUkz5mNHDV+IagoRNs6P3Pzzi3BxZulG93kM5aOIEwR2bJktnHF
EYDaeEcNmkmLmT8fPQiFXnEXa1I3ZbKLHqSBCl/V5Kka0MNZx1N++85XJs1F/y/WXuarpRVTfeDG
fVQwt1DaWGdf9jhMygIQvrrsgQyixSPIdMMlBZHETQCwGSNmv3pZ2qCZV8Ec/7VYjNKukdaCeo7t
vgTgzPBymEuNRAK35u4vRweHP4HKgvXmnOPOFUMOERMYi9C52674TgzJ6gldRYEAyJ+ztGrm9I+F
MRq/l/cfBGsNsC6ycosCIxlCWB5/f+9PwIQqb80DiAY1Y1SuRs3GsiVi/69j4NseaMrv0kXP4XvY
H8X08rpgUnGMztmo6NcBHinkZ8mLf/8M8dh48LOhX4nB9KJyQimlvsuUHzekoZhYuR02LhE8G56K
Ct9I+pxrL57KytHex0FafNre7Aq26KJY8PArcINoNTJpKT6SNEjVB2tvTPQARFmgu8AREdl0liK2
ET1FslgvN1kdB/uWATOOv8lKUmqsaVcKRf6Sn4oDSG3F0CL/+q0YUSJXZw5jmqXMLNGx2pP8/klk
9Ow10xYeGBKyEaVSKUOgDVV46y3S6Z+1HS15Mhw0mIxtIXmy60KZ3Bz8EagEUK0XAxDJUive39mL
GoFfDLhfrB/7aNuI+ZcXAeBS9WSyArTR++MoqT4Bg6Sr/MaeukKCCabvM/W5EvtpNqkQhb1BqUa7
5LmR9JiSp45H19qNYuDw+CKorx2n+Nhe9yaERSU42M8PuHjxjDgjPe4GFv88RDX/xvLI/D9K2jPv
osNkCz900WJA8jwBj2Uj1NFW6YBcGIiuIRp4YVelb0TmeoYHQTlrRcoLGEbRwhV45UEDL79R+UVf
AVrNCGAY1QBcr1joyM6rGF5HI7ElMaPMjxrwxOwk6p8MbeQV7209hBk5YXEnpn6AyT8ahptUi5EG
f6ImbVq5U2WZM2ALUgAL1PdYX93OYnRB/PoBC8xPUUbTl8cX++Ji1lt3wYL6ileiiQ4usbUv6CJh
pe5+c0qOu9esdlrWhzW0B/hEJtxjnGv4GetXRamzHDi3eXxVO8Yh6xWxENQGdewo5FDTlNdbOvzY
EySF9qhqqLkye781fY1qbqkzxclOKB01ey4NM5lpdxHKHl4bP7FUQkZ9I8e3dqThMfxqaQCGIlmw
4vqXMEzrgoqQZcflHQECKIyQ2yM+V2+21rgR9adXI0HP5uQzkRNgtk8mQpC+KG138B94X1ncjueB
B0rZPX/oBB/OShnjFBoYAxuqRQinIuO2+XRdSTnHNxgubSemtoeAqLS91hMhTIMtKj3lughmm1ml
oUz3u42JRHOPnSUH66KIjmr2isu3YoYzYZ9LIUoXf9SWlbLa0/QSAtSRukIkwGiRSaeLKYH31A0Q
JTrXJS81i+zI/N5OtQOur6PevU/7o7Jsoqfqgv3l9/dcFlEeR6djSUbuAFtsQFWiiAtmTLVkIP1O
xjgFPdyqy77GvH6PrsLQTx/3GWsCI2g8Y6MIFWrXBtkdmquwqYAYPNMjmlOTfKzRaY17qRhtb18I
MrkuqBIHfyjtopvNwsjkBhB2yhwWZbXT7FFgVSF09dwy+2wJ48VV+ECmUDdxBaXtMKSsSd4TFSlb
1yYA4MP43B3CfwwEpka+x9HH5819+YNt/tiQUR5IQH9csMx++f67jLpQU8fbVB7hBndZBgXDTcm+
7UgUFt21+Qh1xlk4z14SxNUnCvBSHLkjDahhkcmJhNLpI4LFl0oqVt4ZV9tPEgO5bF0k11DZJcvl
xaqldAWIATyWgG6jDoRiq32hwrvouKi5D9LXtWR1iUtAF/HZww+MRmM9no/UYq90SzLqXe3H2/XM
v4ceNLXrDtO0Mass8YgtwneueE4HCCaopBQr3xaSmm2gjvAI1QmHwc1kjKFvGOAHbdCYkIcTGukx
PKcgUx/HEowGOcRMc8i8m6DO5O8Xp1ZInmzFE2i+2bLbWkkldiWQUNBjHGca7tG4ZHp1pq4nmlZN
cuZwdQ612We71K0jXDWet7PVEjzWJs4FZCwecQ6cTsI4Vp6Arx2VQieZoK2KdTKVUL7XEygOqNfc
ENXeqbAHAyZ0iLdcxqL5gUvULSIWgDm8pQl8b+u2/wFHvwKYCnFi3pwwBtr2pW4i+aDfEgQWkcSn
ZO+15KJ0T8b7GxKC6VVA3ZhP3ZeOLjSiqqCmI9Su+/n0cnNrjMSqHQchFT2wuqIWl3MXzyzmrkEG
ZblgecGpk3ESxLL2trKuVaU7rqTnzzMUbZGAHiDM1fn9BKBP6hVxKwqpXihbBZOUz9xP5nxgAl4H
8cwjhgpE+hAnwdq+yHDonIo5QKIGz1mByye3adZFBNsSSVM1tiLWA49MxjdvHHo2SBWxne4KUoVr
dV/TSL5a/yhsJPOCsJzIjQCOn7yVdSJH/GQ5QQkj7kibqF0mJw2xqItHiEmPHU85Y1SbofpDu2yN
01x6vlNW2UPmFCO63aRy799/2nYqWS+Wk2NAlr7lV2m4z5cxMHZ6jSlmhst7CTc39NxMLNbsRK/0
kxGjkUZJVnpZEHB3z1UBriQwZzwNilmzwfr6IgKh/w1Hck0k5WubYTX1Xw6lCC5jf8NoW/Toe+l3
tpUxiMn1wmFru1bP0FqDWMYqublTl1jKiCRd7s/luZ4h9St3lHzxBNQBLHT4O01PLb7jhJPy5Fvr
gbmn3oNH3Mw7V9BhBMNw2fGeStE/JUenIBNo9xNp1HBFCLDvE9h8EOR35g2TZqvnJuRdhMfQvSCb
o8+S2uD+cdGkhxCaztiLUlt7TQWj3ef0XGR2jpES8MZ1ECwWbvjtScHeJiVt9yZMhEHi1IX8jajd
oGnh2XwXWScq15TufRN4CLngO/LcJu+4A1XmHURnm03F+3hPIDjxGsl5gDFAEFXphznNBuMOburC
KgAnfiuC42z0D5uY7lZ9oXzLZi6kzYX9f8qTIZh+2JyDhduh/sF4NE/i511Feivrw3iCMIcXxOOG
JzF4JgNhBbDdT8qsROveZUB2C2aY+bhtPpJgoU/+1PeNUt9AAYSrJsSUC/s4iMpqPoaNoAKw3inV
m1HhClP+yGAOY8nDH0c0q3GwMYbcu0i4ktI5aFu4XV9KMXVdca4t3VkGlw/H7AMcQ5VrwvGtcM1d
WqYNFXhFlKpUsQpvSDwXZLsO1I+uwkOnbIpaAeSqI23WCx/NfGKFAT7ScdzYDfD2QeGpSnjmjNE9
oO/f+2Fj1489TTHeHw4zkugANk9pnTWltm7ugRJE9KLit3z+dq/wM/jHqE41sTEPuK0Kys9kHiIt
9iRVkbUNHB9PuPBK0KHanTmNMNb6rTrf1tRDqbY5Cb9+5v6DUmWv7LUvJikMbqe12xezC1rYq+Pl
+oaKgSU8Huc3t2ozIOzFgjBwYi9l9Mc4iPalzbkus7uCKfruFCpM7m3xNbpvprz3b8nI5U13o5h1
A4lzlA67iEyW7XnrJI5yhjsdOllwgzRvhfuXBw1GCyDV00J7BG9zTYJupD/bVw8i+tFVFO6/vcJJ
5ijV5YlvWsVK4L2QMfr0cotnEJknQd+6lMlMh5UaaKtdl53nelzGSNMRGXVVgraOx1fqrxFyNMMd
aOoHmsWWPKxZoC2fzG0T7Xr5MI7w8twH0PQcDU73EhMrQ6ukd1g+oyc1gKRs4mNcZGWqCvkhsMHE
rEv0usC9LDTxD3GDUToY1j38XiP53KQS7x7ML9MbgMScAx0IUYzNcHJn7D+/sXoCIru+gTNq4s9s
yWvWN0bDWA/EZOREnfVeJJvZu/j6RJqM+XQzDLHHDP9oNUN9DqV1W6rgZ3l3RPalpFIWyNpYmhfN
pCgJdlLmyL5KI7Wm03HER6bBqGCwOtCTG/DP5SlXAysCj1rVQNTLfare85k0TJeswHArvo/EC/Ky
mH6+lVAnwDtgzG876YkxtdGGikpRaXy1aOj5X0tSj9SRC+efkiE1S8U7Ca5W6UtRF1yRNFHe4fXs
50LB3sTbtORSyT6o0mi5SJ07JqANW72pPtrU7prpd0K9p7PY3s/1sLnuYvMMbW18DxnqdmHdNNcG
pe6LjZsnmljDp+65SqQPxZBMqAqQSi9HZiPi16mVa2fnkUSib+HMwNcArEzx1sGu7lR4si3Q04gm
imt7kyknv0mkSXa6Pc1owtUknq4026m6eZHKBPoKIrKNeidH5a35wpNXOdKdCv+KFcYcqMNlqOaR
h2GoXlkHK3nLnr7y+M6jRz5YqO5F7bC00QzaQm4+Ga03/wBVoIj+N8Da66vdYeuJSIOs/1gMBtaA
gA6ttENySjVXEGm7mJfWWtkZfUgDAme6Jap6oM8rPye79kqluKTeBLzFTGwaOl2qA9q51S+/BPgk
Ax0hSpYhyBZOQtIPIO+4PVl20cbUpCqxR7xCnvvbsIIl6xK4JRaJoE2UbisLxp/Mr5H08oDX0Ctl
wWteakJxTwbLzOGz0usKDC6IJZ5meUO+X3UfYNu+FsnMN9kPAHkQ9pEvy4lqhGfq2fEJ5m8/bcz1
VrtYk2SfHIUB9/NyaXpTe5gISXXYqF/YIrWnpjCt5NWc8MXw2wu3uum8MAPZ17pPbS71sz63fezf
f0TfG+tf+4abeyruYP0lI7+qlx4dzDeUY8ekEuHHVpwb4sO4ppml8hz5iUiV34EzXNR2FDLiUWq+
aXf53RPh/vOvEEp2hcORKlnlKhojwslniNtCKE5H7zUV3h4x5l9XWhDGAxqBuIdCbZdI8U22jBLu
69zSY6u8Be2uLEcXFpqmdDLWDQ2cIu/xwZpgYQ/nkhhFBNKoAGOVNrE1qx+rn6hWw2qCL3misbRj
MoBbel3kVlks5AtiOUkTYr9YMuqmkeJ/kqknd3Xh7gvUMrfXr0lwJMfW/dVSG9xWvjYLOhHAILei
M+K/yfiLruy189VeleVn4fGT7mmCQ8biz2w7P3hE6JnSZtqA7/rqDZazNiqrrY4dwslyx9Hh9uer
LQQc4TiH+2NL5tzHyiJgBpRQzIOpH223puSlmqAvcu91gPnxqdVg9NwEKrhGtdc+JVhXouyynzgr
bK/ItZLyD8oZsrojcbzMkSqx3dYjozZc4QJZOliVLsKXSZRXyE/VXMHULjvWnr7M8Kcv6jH8OcrA
ZVG7l4Jua1/uEdcObgKCpZT+wIZDgPZG7GGpvLEQbMxvB1RjpX6gOVVRfRyo+/YMh9z0NyVHBZQ8
R7X8EheVfltII1V3fvA4Bnm6Ont2bjJ3+ReRVbq56PgW83ff3UcpMMl02YVZptYl9SfXIe2AI5r3
wICpvqyHX7v1aMXqn23lqLlWGnJUNLLz5LBrcZoucufCUqUINVsjPOU/AWsFurtbXfwTs2gA4Fnw
PtWuJoLJuATgmhSAetLmzAHVYwU/za/oHJeKA64Q9MGq6nh0qTQef5476Ay+pX9P/unSdta/HCgN
lWO5w0QbZ51b95nrF1/8okmkGDgkoYtJrVfqJt1VuR77vey3kLTlcWc5gg1OmaowBRT0tKYRX3Za
timKX+69w/v5TyVGKvcDDhBQB8Mv1BoKgMAjPNfTvTEhSJS6GH2XqTOKfhE/dTe9YLboGVnjCwK4
zav2vOh+PCdURGpr1ERb8ILTk0Im/Y8sL3dojJTD2QTwiuEd/d5eYyKGtNxY/k9osIRodY0gP7fU
S6YxQ8xy0nrIfR27Um8HCTzp6ueXotEdPiY7CEPxf4MeRNvXNngUZVdIFW0GUh7/ylyDIyupSAj0
IkYZqWBlsSn/aYHilzqW9c8oAHb2doYQwXsrqIwQ87u974WZJ1tm8cvmcy/k5fMny2XRyvXVymRs
CP2qrDgfbPfZqXIGTLnLuTDyme1eM35uUIfLRufc3Ef/jL0rHp5QLe0Em8mY+tyDL/p6C2NQCcPo
HJS8pzjBIKuqK6BlNwNqQOtGDqQSMQLfwbXs9mV5HdLSM7mqJQHG3wAD/bDr0uwJmbg09n11AO2j
udncyatkdVQAKoKitdoLN3ANfbEVh/9YhxTl+Ep0YU9EmRQgQI5OTUR7EyHq2yB0b8HrbtZn1N8B
gx2DSG/gxJh+IKsLGos0S5Zn45Ybrgtt0ge+RzElWqUQ4ZXnxIG2HaWVJptuMelZRfuRHylXIdvj
zr9B6OVHKb6g6LtWH3c3DhoOKw5RQK/VPKmDQuBy8na+LX0rUDx8tkEwzxACqoUm26PNCLwcSEi/
81rDBse9HaRRalILAb9t7D+okshJAfRS8Jr+Owv7hb/6N+e4pOZ/o4RuVMYrLmk3Enx4S2lGjbXL
Z1gmm/q1YRWN0n2rqN5Htg2t27K43rCdKlQNW3Qwfz6xnMP5zTVhBluvgcUq5q1XVs85NWoeSmmd
js5hilycur+1RpeMgXWjbefMxvtrlyD2KqjQGbsOjlltrAd5koiifyBMkVpBM5cMbiAagcJuR1+7
Fsyj4dsVPYK6ij8Ui0XcqGflo3MDIispja84BnJECkIlHSPZhxR60DFVZQUfwi4Fo5sMTjufR0eq
vK3zD7xMiSoybisZfEx4XC/2NYNUITD7yldlMeVQ0PYgEFYO7aNqVRNe26j+dvUUug6wECyGQSyf
XRpIrydvOqsbchzqGfYHPLePP2dJgbcBXH+pwYBdoF9NEfmIihMZg8O7VmJwJppIeTrJ5Dntohpp
fWCXmynoAK7pVoi0H7dJvMVeizQqJC8j9CxMe50wnuq74sGyR59wPawRfpdWzDFIoitV/gbXy+yD
xNGBkneT/SvpGGKPIwcarz1W1kt875sHv2E1SPaEIKiIEIGjAGitNFR3OxL/UsWBB9H6CZfPKKE9
ddSFmpFnHPkYYpEByZ2tY0SaKhiEkcXQzRdxQsPNmHQ66JWU5LRJhvj3cKKaxvg5KHmrhHsfW7RB
ELbNtS2pI+6LZa9HoWVX2ukLP949kkvYHBxZChyjDgTPugDp1MZfQGPnLJXMNsCJohe9JOWHNruY
BnkvUGfbfu8YUyrsvaHzSnR6L67AXJBu40xBuSJUVEMaGhHRGZ93IGLizZQZEwBiqLfDxJ9/GT6B
HFXzZxL9CNbhTccHRn9LquHebictxUVlEH9sFajS9GiXvKMXwu6ZqcLDPA2bs5R6ezjT9G2IBCVz
21eg2V8ajFP3bN44IIqjMbi6PJwoAoLGhLcFAQAQHn8p9jZwCwU0blXZqEU/ckPVpgs5KPiS9W+h
f8P6B+n9zwYlB5Y6259FHVrT4riPG/scSmzJ+PK5jVKRSBcpjuUAxe3ixHfZLG9SY8lr4n+2lfMS
cpS4nkRsOx7JekKHT7GmlD5B0BM2IdxIfh15IuF4PRGWzZIIdz+t0rOJtTwIXJZ1fxq71K7oW9w6
UeIk0nRbitMRwwq8EeJ9ScGUgyogjZyQybDIRWnpmeVBA47mApi2HAky/k2+CM3xEtQzb/2nZyWV
FSeVhivjvISeysLcZoGEd3QhuUEWbOYYNjmkT2zQxlaz/uZnNm8JxpiLEBReZpWnJuSMZAHcicAE
8qQOL4sCcKm1z8NyLVqBoDs0NhXbJGLDqCLMlLOPsq0RaAWWolCGYWneIejbsKCiVyC0g0VeX6sB
RwXHilUsU2M2U9G2wx6hXfqwAGMUGnLTDb0lFyJClLwJ/BFgu+RvRD8o0f47i1THbfuMt5Acjsis
UU3jxGbr/FIAmW6hJGDUzzskizYJKGSjKH4nH2Cs9G+X/UNE/KVLENLwDBUGXeA1eaoLjS5gYGbn
0d4Fr/s622jCuldcLTb+eUgDmrlolZWIoz1f4kuusYQG4m5GYWLRjyiyBzsYj9Erih9Ez0KBYH+8
Q6TwuOw7kahEpie3HujfeDDepEwghyi0zZ8VbOmt5b/aR5bW7+MPHmEAQ5WIypHIGVgc4/NNaFKJ
1DcycBs9TAbKiz2Qf5g0fWs8WVdE2zKQ5TiwQM9UnRy2M2exB59vMSDru+vrCVwy0TunllQCGVRH
TUqDDoI8aq11hmFKeKyxKOdHlTytNMnl6Kjs1qiXs9DjffOqNoylLPgAePWIhakV/vk8IFcATUZs
PmTiBrEIvfEbxTvWaf/7h8oWKFWnvG/Mwv50d6Lsi0UUn1gKt1hiWyGTQPAUVBV6Mzj/lAVsjr+K
lUwmW3/GrItFhNOJS7/oHmsDHcr8eEj4MnDd+5GNF3hqcPT6LgTm0cW46Td266ZmpawECsdHX8Fc
R4ifmd1R9dswVgkmhU5IyPK5j9oc9d4yjNUlKySoP16tBj65byr7JfKUc4gZpERHCQbHw2aQEBrW
GpioIMGnI6J/P26hYLkVtCLLjtkANXDP9NDWROIMHJherqdMVIoMMd85TaXtVtUmQ8YdkYVR4Sgz
NTnicUXMQ7S20jb7rvtIJjldwQQgElXrsuQBE6ZIE5Y327t/G5lIFxIws62W6I92yPnIiucKGf+m
g25PN8F+QllBAtt/1h8NFOd7YdEpL4TUyUYNF2AXTHpuc4jT3QtPXh/5o06gF026nOTLWECH/+gi
+/whtF/Z1eZ28Eo0C8h2CRtl0zTtICdsJ85Kh00TO5NEmjz6/zxGwN2auPnyKcJoSU4+ybACFFcy
mJAj5XLeuzCO2rKYRbQTNyZ0Q20BEHmhtpf9fiGHsPKsGU2PecOsCPnp5ifz695LTt/6xlkTf3Oh
kHDurwYinwWiQ4gqaAckfXixFHbuoBvc+Bdl9SbRFueDpTyrQVmBV7eSYAcgCT4wFeORDGK3R99i
pZIYVU5NSRVQFdwrMRkOEL1wEr3OcyQfV2oiVn/6KjEsO5nc3HJnP/Pi9UcpboT0ZFmIKLZSqOMd
kpHg40IblFdCOXqqRkWtpCD51lbPjEDRp3SZaCdU68HetKAPB5tURhcpxgey2DESQWGqRPOQYfKg
TEbFai0uv4w/HnuW7aYYrKTs/wMNK1OsCAHB3dJcQUQyp405tz+vt2ZoW9zbBwrDDwr73yagcyV9
DfYgjvpyC2QqJlbKSpkByj8nxX6cHfa0aseEIL2MC3ArPFiM2jQX35I2zMgwQsHNJxp2h+RK6232
Xm0ibKT2w5RP9FcR7T8+JkLo+sVwWaHF475uUikpKKNcTrrcKKJ63QHnp6NxU0Vkg92NjoOhd5k1
vqZz7rEXp5RO3alH2Am0Ya19YnmMesCXstMGsrbJZvEzoTPb7b8d1PoXm9RrMcLmWiltoJyT1Txq
9cGxWla/egBHOI75NsDju3iNzi6RSG2ywSD8tl8Fy2Mxtb1IUrxGSYYKDuqj+byKtHGv0TZ8rq2V
7+XTsB2jj0VHoPmOE1kNhDjoJh+yRmdKbffcmk6CgEqz9S+tSuTt8HMTM4hW8eBOBLM30xQ7h0mG
/ay9CZt85c2GXgDZ6WuyPOPmru9Ht+o421Qpa8w3j1u5TQi4Z9eciVooWq1PFhaemGFt33S0h+XT
Mr4r3CPRDj7wCu+2eTwH6Ax5lUoTbVdCS8yY89xNMP+YA7FTJWWJDIzfx3G9MZveo++zFY1ptn8n
H/xT8TzU5wO0SjY6XmLJjSH5jvjB4gPdkbg2RW5xpkXR7PYqpr5ctCLmqohLGV4Nxnnfgkw5ZkCx
FgJPGuEiRBiSMzFk7JgrSApkxTjiqJuHAKc2rEtWUDvacz51+r/gdG7t9KM9skx98EePVZpmJLLp
47r2G23vJBY9XSXAkx1PayzBAm5ZXfKz8ELojrsuTto/to8i/NIp+R34Tnt863hXCjkIrMbgk1d5
/TWvKDtdcW4bYYQ3J3/QldQsiISdOwMU9RkVShf47AK1RGoCMsENZ/7dN4JdcFSFIW9F8JeFZRPM
ib9Ikg413UVxCkeD/abmCN7NqBsd9TjGtVz2MO2QMBnUI0nksbFYWLQFNMW9R/xN8J56UWcGaT9p
AsJDKNui0C5YBmEKwcbIwWVyWTwzZM/YsHIOll+CFHIajAsAfLVU4RftVhMA+qeKuZlUnt4d+VAr
Llh45b5cEXyJWGbhTK2z9d/cm1VUea3+3q2Ig+b7Kr6kfo9Bt5zU0Q97EcaVYbT7a5xlGK/9AB0p
oiSuFHkVHeG9ITEgHPij8qlZwwqOvUCmQnMNY7+LDJ7/J4wC86mmz+QUS4K10PjlOfvUjE3AzMc1
IbndFNEWXV9hqjqwMOSR8XcYwOA5dCWEJTdB8EUHSYndph7MLxe563n7fHtdUt23dUdj64IsmqIw
bsSbKw0tT2FE+zjVL3WPIfNdBNBCuqX5ELksyab/boSOOo1jvIW0lFo9ibp1Fm9YG9DnxvuLuyEq
1m0dQvUqwG9enDojCtgESIy+TYkkHcDKvY4EuI128J2JnqeuhhaQa/PZx2XKPV8ruYOo3B/sVmiN
b4qz+lZ5MfYsczaDJwjqdYR7CcK5SNM8Nl0O41oBXnOLOUkAWjCNidsNCh/+2mkwKepWWfWyD6i/
M4yy0zgyqlXk206nOyNe5o1kPIBuM9vjw8vQ7QPQFPsoSXVWyRJM32c7PWM9fIWVWPbmjzsY3Sme
qBUTqNVS79tnEF4fCG4Y7vihofjf3tRIxX2NOywe90cXNLHLHyYNRYpAFuAU5bXzc/1Jsq8zrRVW
qZQUppsTaKkAaYHUx5OFj3bNQLhAFSpxD1YWias3+Tuaz9nYrMliSMTFgbDx/JpOmYTPtUw5cjsq
8dr+NUs/qzQSknV3Jn+cv4Hz13g3q9Zc1BciaW56YcVsqyuSy0ayUr5ZD2OwZKHqCjdI7ZpMhoZ4
3kn8D5X/LV174yUKaLFey6jpBK/PxaAZpYisHfKoD76MTQjKU5jFJPgFO3JV6MlHXK409Bh9bmdi
tnGlJ0eaBokDY/2ljkS0R1KXXUGY3qVS0Kv2Df/Y3tXsIwsw+sO82WbR5bYyoyrfo9tMKkqRkw8N
XxR41nxxEGdRAnb517/IUDE5aJ55+qEjeIKfI+XXJCSOpHPgcqAZPqh8ej1KeQu8U5x4nZMeJS4d
+ALGKsQJSCY7A73IOTgS1dMGB/oCEv5dleZ1MlgEudqui3+tvGmWaRewgjv9ps8TxlFPrDWLSFl+
teoJkM4H/akoEUKaq12QrGJwKrla+sIbzDge6JtotPMX04tg1KJ+N9hh/8FIC7aRI8OWOgt3JHjG
5pFafqwKP/PXw9p+i7+9timagBkGLgxTv/LSpszgClpwonueS/PaNhaGpWnaJToklbbL6gfQWWnW
aUXRgBN9OD7ebH/jImXPCmQqFWlXd6Sk4bJK4MQfSKEnqNw1UyIojOSjXLKUPA0LL8w8flXy5fuJ
37fuHw1hDbG3SIm+GyvS8uugr+BNPPOVwNaSkrEXEMvVxwfMYr152ROmYPwjMg8uN3FTpjlUJ4JW
0ROo6XWfvDKhIIUVHlrimvoUgIf2MnZ6Me/E04E8n8HuIfdtJ2QkzPLfrUtO+q0BzjfqxDRpum7m
RiJHEEbBPB3XePlXdRAOq+ABx/enCKYzysTUEfCxyaxeCYzKQ7T8I0ny6ri5vQ5TO8SFAi90WaH6
M2/I5rqz29ekeoVDLB4F4onfkQ4G3vfmJHWr/LRRNHpdwGVQsM8mBcRz3nG9tJd860O8FnUFH3r2
l0U5lEImoZwB57oQ6bwF1++mvwmjG2tDrzXW8npQsqtssrJapRzYjgJdyhR+ndbt1F7g0OvGoUr6
wlanZhXcxgBspB2G2B5aScIRDYU7BAQLWGwW0lqi5UYHsLTu59IHXcIAzFSK47cYGEKZ4p0kkTDf
CevhpBdCsxj7DK51PN/1ApWESEjI9TXQNDLY8bDX32Aw6FpvXCOwwtoIDoJ76XouV60QDUm/dBX4
+EXMgUo8o5Y+j+SvN6fAA5P+k/nkoODyfFaAxvUc793fPLWgHwt3DXeJHOEPpG+IUFJvGG4cMCeq
cp8g7ABGMx97Ni3KJoOfiHMzvxfQfNLjbS+GRwfsLv73U4wbtXWZsR/8HE2c5vMNPGFNdoXb+bgQ
o9I6Befm3oAceldbtVD7I7eEPIi51Bfaxzho1C6XBXEJeKY6LHQqiMkJ91UZ1kqFcycCmbWi36kB
C4eNYw1WPD1O8W+jyTmizeBMTdYRVFzOEZTQE3Lm6sPGxy/epZfDEx0O2kM5MVzbm/hNsNNEMrup
0AThRJ0XRSBbahU6rg+Rpt/hsyr0E7fmE060xkYbmq+yZrXW06uzSS2ctlwdU4DP5xV/OWjZplBS
DqgrlUFnNDvjYaLvhA/xXbOgmjeeBexjSoc0GA7z+/pRVLbfQNHN6ePL2okpAuKCN/rieXGE6hvM
E/zuxa+6gmw6GGumNXTkWpb2NWEY8sEAI5kZvTTDGffKEls8sfgzkM0OezwD3yaSG+tuOfdERMsP
YG0JbR/jKkxo4LaHJm2gX7vcNjQpzVkkl+fTQTI9sQolcRb12npb/PLdbUf7x/x7tZTFPbuQRcjr
xqTWHDWCc1eJcD3Vq+fLOs0MWlPndu5HyQXwJ/gP2DNbe8EQngir2EpRllbsxDyJQshTtgKqH/iN
77Q0h40TK1hroG+9qmyanjxBoLO7MI8x0oMcTNgOID/Z3HAjIcvyGoALf7FMsKWtXmieO+CmWfvj
OjCAW2Cf/ZcbGiZGtQLK+xqDgvDB85uDz14zyynnXpDaYpkGX74Jqit0Fho7/ARRr9CPLeSx4+Rj
8Sp0VWoXvNsFDDzKdbCPKwVHGaZp+ZqalxSO2/5yU7J2IDkKr+Y507lF9K+cLxuOfH3QEDL1RpW6
+HqYiX/0pCMLNOamIWfSZTP4HybtlQGof22U4dDQrrjYPzFTPqx8aw1wUoLXl8reGNFStXMNUZH0
XeTg04mvH6h2nVsLx4HwDXOGtqYh01m5JI0NAeQLBwtDyoLSOnqbLdW92PXXCglLIl4DwzA4aBCS
mI8+bH0n3/ltLeWP7bFL0fwaCIJUyl+Z4tf6OzZIAmDFkWcN6umH7ZIUooU3XEYVvEwd9O09kx0V
z8faF1Iav4xDvIEo6AXNiXj17NEJRxX4tuzqkEnxF/7mW65OZ2wNygpuExCl5jdNW8id/i//3WqO
iKNmUlxH75VIsepuLIiv80kIifURXoiZXE2/F6kDX/loBoCfxFYukY7kVlv/PCgOen+HSShu6W7/
9iqe7PVnEMehkx233tTTA9qOjPM/1Nk7/78pQ74ygCiRwEKVBAU39B5qzfUDpx+MLz8Arcz5g689
GQub2Vgux4Yi4dfvz1JnpCwZWJefIc+V6s1djAkDW/H9hnf2cz1XY+Ftj3HrOt9ITafQwANsLgRr
Bej5+z3pBCAQ7ntBBHyB5f+T/ivwG/I19UnSh96287E64B4+1B//aaT5b3nnZ1tpM+TWolxbkHY8
fSFq6BPNrWJBqiqxp/vVUr37FhO8O+k3g4s2rtY1kDJUlXLpWkvoHydAnvU1NFkXp1BmsLq4H8KI
pXBueZpYgB6mHxkSChv6EHf6q9pvtArCYQlkpXJcggaxp8LZ7RqgboHszcwGJDYSgcOTausZB0Yp
VTSyiODSm8ML+pz9niOcVNPeJSlRPpWELaosu0KTuhGQQNAYMeUKJWyfNF6iYonhNaWT+9LtuahT
34qXmRcW83OyDdJvQCuj03AaRgEzCOYyR86W/EbE5Wbun/I8xROR7Lk/EtzeQiJ06sUu5wyYW9bA
AzwtLhadQq84Jvf9buHVURl0vFhkdPYA5Iv94EZjUvXln+O2wR2vjkdmnimegAHimpF7JKrMAXPM
iHDFO5Vw/J3o3j6j1ZwKVE2/Jt0iK6Yi+eIVuqvkG/TQsUyaKE5DBI/6PSSsAtN5fgvpirPrYkcj
8NWj9Ptj4fqN7AqrsUfvmko3k9rZLH66/l/p1ioYH2qiCVKBLPMRRZyxY61Fe1q8r7OdpRyKPcuh
lCMTeJDHY/8fRQEdz3PyNIPOgxIWkLmigKyfLypnifRPOJlZ4qx4LWi3pFB22nq3/uOH2byEtf7n
kJ0pBZwrhqL1uauu4Ndy0wZuXpp37drUXHBeuGiUgs60sjwSgZmoNv/MxaGT1Og2dRTrit1OiK+s
coVeCQurPS0NDibiXw76kurc6V745m+FTh92RR3evBSLERldXK90YdBanBBf2g6FbcUEmmMtAy8T
ANszEZuLrnHQIz7vlJNdU51ZZ+gK9rWI/YewzIRXp1rJdYORrBx7wvJqlcTwUspYUeQdhScLc9pm
EVhGTsZKvRYMJ5vs6WohfhTNIQ9UzUuEPinot20+LIZz6k6b9IvsSpHIs1KMP8DyYWNtMopC1MZY
EnKVH0r9SM6z5Vv82TBmrH+pB8MVt4v+8DtfLWEv3i73hxs4u7f+bSMEO2mfeGYZps3NrCtuu5ax
l5HCSzcFFMaYnau+JsE3gPOOIA7N1Dg+4pXQhVtWqjl6g61GX6ZLBiZaAB8WAVVBXF+IjMtL0Ou3
fkkqbV/2Lw0sylSldsQccJxYjr23gjATyGx5OxWCAYSdbyLvUQFsAZXS5j0Nm0H6iVH/x1C4YHtG
gtH6HBef3D4QfvVNN/haJcx/mErphBOEH5wx9crf/K5jU+NS577eysqKpuh4KhzEc4s7RMpsuFLq
5aoizTGoHugbLR/Ws6X24UykovP4tT7MqPK44sRiNQliRxF6D2BBr7SiAr6hop56xF9QfPZSxeZ+
pnjHzjQI6zEtNjB8RrOKqtA0hvv/+hosS18LUT2z2k4/7UDTwZlDHRyB0dGdibQSrJrmFeM/uh1/
5iWYdcEfDDcCzGZTNdxX+75qyKzuWPbHSHI4/9VDsRLLrXmRUBivYQ461qomcXlPwVXp9GoNMVa+
YIVS5mApLG9p32a/2D0U+KhdTXauByNXFJxwgZ/rjTPN+H9wLaRpKqVvMi4gi+Bha6dHZJ9mLTXS
0t63cjXLdNbqTXDnSDJ8EmrN3NdLwd4mLpIW7s1/pvK3V3xFEOGNYbOxZv/T8JZCJ8q/K+FGUF/v
6hZsy+8/+V3xxz3fqhcrNUSUHzJOCJmaTuk1B8mBh7d8oZwY7GQhwhIoxBe6jlevH8n8niL5M9tk
LfQgdQJJ4wKPyMlXFg96bYpeEABmZBGm/4uKxWWzGO4eArSd5K2JGIwisSt9Md7k2/12JkEmtcxf
U6kMNlWg0Q1gnQ4uT5lOd4JGhlhIo5oyNZ9gwMua3zAJ3Evp83jKTfWt92a0nWvj6+zb0jF+jd4u
Veuq8boRCXLy2a7jJxyp85/Gpg8jCSPWZf6NPxXaEMXKryK+0ZNYbAeIJ6tp5Y7Fyf1vVTyOPw6i
MMUpfOnFdp2V4iZIwxaEKC5syNUJgSfSMF/+xHuHsxC8pDbiYnEqBcg/hui2ychIRR2qrHfy7vzq
ibtVABlz2p6euNWtfRtmCi28c0iBFmLoGTfccVwmDzoV+JNeRb5oy8oEg66KCa7NzPm/lveH4/QR
NGuEb3LYZf+GPvENzYFKvRk5dU/kPT/NpCTMegUB6Ex5XEKyRbWGJvHHYV3pdF+vcuKQ7OypiSuX
78jAlfXnmrnGVMJl4RbZohC3AQQuGTrC1gPwSO1B0rTPGBer+I4WI5ViV9YzynqHhKUU3syFHpqX
DKH0tOgv/L5zCTC7ZU9GtMXmTeFBmsU8/NF1O3K68v+1vXh5C4mq7F1LDrTtDfxjwsuyh4xUhIC/
smNwEz4/dN33BioRDMfRJ04MU7WB6qDgwsIYVHV/Czgmo548RXXjrobW0+a+6aVbREZTeBSkSeVa
IPW06kY/LvZza/u/3MQ6B4WsIsYQrgIK0AAQcWwxInFmIBhsT+CPmLMCh0XvWzadS93ApmrTVXYV
rzuPAkpa1/DxNQKMH8aEsEOcPizEtxf2OFn5NsM/rD8gig/ManESBBRovchBfHBjUWZNJuLRjn6t
OuYJh94x7wC/sb/rlij+HzRkShdc2Jci78chaDohvM3DOPe4I8M429IbWpsBjE7OV13vuZh2Pk7N
3r5YbbnwHUVfkTeBZl9d19kaWMgrBFqobqK7UxDv0isPujkcAlljRnFghajMTto9tvg3DCKwygy7
h7msPkim6r7yn9W56RVlo0viR1fWFV5Kigg/Xx4UpxnV79XruJCkwlfQZVao9ZS5OINIg+eO507k
NE/owNZ47LeRf8hk1ZtgZ9pv1dvbjvz+PvlL/TZwWl3h1cF5zDvdd0cqZBUvLIiOcHLhLdhqA7Vt
OEoMaTche2BFFR4uBNoy7fqKjNcTEQMexA83/fyC3gq8VoQjSCxDIdW57FKhEiUTSkyHPz9+zgJq
sY7zWsS4+/Yeu2gipikNMQLlENUsggLxesA3+6kpeb9HBBh182VjdSdWpfNkNcZ+EG/XpqWNCaVe
c8PIC+NjjkATliG5yokTI3bPwU4Yp9jXERgRPi9pfxMyHZQ4as+Fp+O9+yoYvknzLUh1JHbup8x8
DBAyvn8cLCv4bmqGX9rPafIutVE/T2G3duCfCzqeTItdjp6iCKx9Y3/6LG4hTQWEoYyMTfdIgFet
0auzqHVUszF8+ONPx/9M1ROdZSEDbamTffki8OFqnjbUTB/oSQqOeeQciteBcre2sTX2qBySmshD
UJXJX1EVY18HlmmbdhfVWmhr1PctxlPlWZ4glt+XDEuhDss6kGAH2dai2gFzDtK3sMkT2h9vU/oS
LAeEj91WASbldZIPdeuQgYOxK1BIMKt4ipb3e+ZY9EMvxgsNNXQCRK9zwzsrApxxHcdqZQLhUSdq
EHM4qZ2QHIBtOIDE5hQZTDTVMkxTI/e7ELXPKd+iUGa2CE1bnViYkothCaSPh/JDRtT39Ya1w8Lg
qIFVrp/VeIuz3QP2O9p29srR2wX6atCDHEj5/VWQAvvuS3/ITgRgKGr4tx/9GYe++VrxKjH4ZlKo
lUJywpiBRwvpxzwKGA9xrW+42miJ7XQ29mqNpXfuoY+HUiZhoD5yeF7ekvU/JYMZSxq9dULsm/pL
IYHl90zi9qqSKNfxEpIMa4Lp5NN8wAtk12aCRsA1boSD4ts8DSbVjPNIPr5lDbu2U9sCtOvPjglo
RJ0pyv0Z40+MGDCvxnKtIgyXlfTBCvGTBPJB6wcg2q76bDIYp3YbhYbB/9De+iPIVIqESK+dROac
FUU2ClSJWESO8PkN1fsMY4D3d5hz021FOCv8HD5FoiRpaZKIRzVShcH7C+QUvsIJkw5zRyOcNQBH
MbWB51GCq82H7A9H+6UE3sPm+5lHgfl7/ewtnQysU2x5I0u3CFJgne+RGzkhZ0uSAISMIUHg7tDF
PKflRCGszExEy7U0SrmxdhWyunAbZU/IfJHOuNy+tnlBgT6qqQ1XYbwatq26bhFPXN738Mfs3u1L
9V4nCI8YJW5jFSc3gO2ljRXSozHdSbL2gCNdJ/rCEa1ZVOKsipP/sFNvMW/ZZgR3IggWL/U7lRhF
TtZstg8aEe1lw+J6KorHrhgGQot/ZcgMkUSq+3HUSx95c0UsT8x0RKgkxdcPVq59fKyY1PvtnLVk
BHm9MhX2Tz6a7tP/Cuvz9lAmjU0IoR62lS3DRhpd8a769p3lsfT8x1XuBoo7mUaELoKQeuYsjFZg
2KLdJ9Mbv4WQRNZCWd1CWZtY1s7rGAvUZuxu8OrRFwREPGFX5tK3aw8P+A1DED6/nIZEkU+t2LrE
nKK+9fy411EK4FvAYFWiTA2H3OAK3d+F5zvEjFU9cC1QROG+wsGe2H+ZfXMlEMizipTEuEIlVADz
nRlhBPD1Hnc7N0uGI+liWWgMjeOifhdcXeTjOnCdF8+UtukvzsOgIUCsrsZOQRb5Z4kKQVPlkZjg
/YpytnvsXBTd8eUpmxN34YF+RAJFxwPAvVRvfAlcxz6vczkObM1bXZ6wFHHO6qAux/L1s0lpSzur
sFnGZ0ZKtjzyeFo15dynYdKDqKqMiV/0XUSe3EIKHuhPmOUsDmgL2VOTY8ooaycwoz0dQxLr+Yv8
XZiGBtdHfwZm0SO5osC4tTHS+w11bOL8hGeQMfQe06D4EUI3FBOcjSbOXhUjaKMsAwR040YCYJlB
OeCigroaWAgtnueDQ4J4youND/uTzX/qwl1HSjSyMclvfqzO/8THxAcvEhCPh2svFmYc5Cxdv8Wh
329iWFZwptGeQrYOcA4ooFdGT/o4I1Fk1XZrzOvklp3WlSpgdQ8cpe/BIDvG09+5QmhBgGDRmEHe
j73LeQtU7HYJ3jgoXSYslwmvNPIJjNqbMMqzO62m7QNOtPbs96HOJtMFVp+iPIE/52tU22YYchfq
ijXPnECi6VLdDkuo59C/DHg8USXNYckE5ydrU0Iyg53Ee5Xx4X//687zTqDzNutvK6Qfs1QOguxV
+vIXlIEHCG55nQexfFInUP7z7fUqNBFZelzL6SE6N9O00UgtYGjnpGzB7rVO3CbMvTt2GsQg6Zir
7IUvtG/aZOoWQkhNmUN81uPxYlpDj41s0DLStojh06AMqzMNWe24Po4Qysin+oBdFTP2HAW5IbX/
vb69dF9fhGHgEuhWw0y73eg6xhcmnSle3IwGoVk0NLxAXcl9naEqFHg9qVnWHzpGfc2sg78CBqHM
PpMBmTvGGDhj3K5TR5/XlhmdshnxT5sChqjOge8uJ204F2iftObAk0IYNIfQJvtrXpe5VbQSeqFq
5fhULqQky+AwQreop9dd0ZQtbZ8IIZHrDlgu3yyN5xUsQDwT8KN5X9ESenJHCiQu0rH56MpET6PC
/aIDbaJKB5Aal/5h+JoEBI/PilFpif7rGlpvDApUDWvNnvB2jgp8Mx/FKgpYq377PSNHFeHXFUpP
UgInYWnf8sVSXQMIOZyzqiJkIWslS0uRSmryFFOuWuiOXOOO/1dQzwX6/0JMd+CUGq10p+vEc+bB
MYwa7YgImxUG82yIYuVLjQDgWZ1o6LW8YU2Et1m9dxloxxiGIV3DxYIeTyAelPum7NWgV3q0gzl+
h2omfZeX/iyHlX6BQe6TdT01J0nPemkqauXua1qmC3olXElaqD/Y0Cuselj0J8oMKG07nXP2nc9m
r/uQG7vnPawRN9vIKmEHEEXleImlzuq2wmfo2Gru6dLwt3+kPnRmcCLAM4pBPYyN0gCgOiSN/zWZ
KEWjC5R9rtj2XxDGUqSxlWh0v4wzx0HYBh/wv6Xf4Z3mDPIWQoJYBVBQ/gqcz22p65h5R9EeoFA6
kGG8V+D1tYeYdHbzp3I2NycjvwR8gme1PdptWocclrrTkkOEgsEh9i+Na6tsjkpCZISUQFx5/aK9
ur6cifCxL/FcxiNSpGshpK4mbC6GI5P1YMGgOpcDoOsDl6uAUuv0eIy0OgcVJGJZhBGDDpsVlMnE
9nUDHkgc7FOi8zNFL9ZZNWyojBNkH4SI2neT9+2bXOIQT3kwcYOfcNyq44xb7yxitpAogMK1V+lN
Xn2p4o8jV5CjBtYhNu7kIdNX3j3vVhzITjDosRW1e3sxmTX5zy5bBDuhkEvak3o204x7KyMw/dXt
iwnFrgwwwpNdbcRgSoa9kiERK/yEOXTfv+tevBqytVp8sqOjISc8qGjozc8PtifgqFQO6tSNNB+6
XmkskavT3MS0yp0ihmdz2J+/48sMCa/YFCni0htqdaHy6j/hDPLvlr1yg4iPYw/W2Wfyrcr1FoyO
F3BjO2IQvP7XQvhjTuXWTrzujYjV0ctrBEmQIKP7S5iJMmFkizREq0yCDPRZCedLFigLq+qyPu8O
DHp6gu00cDH+76V2p19sFUcHhQALB0+Y0o7sNfJpHfZpMBiNbpFYOUT8iKhlbnuuTXuppALiRWg8
+qgnYJA8eR61FIiOBqGvjr1D2J9MZ5SRAmaXODu10OQV797OdLZu6NMpQ23KAhAIVkf4DD0UggNY
/eTfxoo7LrpdWjRUJC3iHlXdmvXYaEhcmVoNSeIOfSS5bv1X3Z5Pr78bXL4qNh4TBBwW8Mc64aO6
3rnrlhlRa8tskfpND+TQJbXWS7mVt/aMZ9qQyKU/4OtMVIzOIO8vlJGtvuNjUSpL/hztsv1k+2TJ
jDDnUMb2c6AREV2jT876/VE2N2N2D8/L+zuOLvcZyrHFMQ7ab7XzMxCfPUze4tyNrUqjM379KQLs
2R0XW2+qcTdt8O/K6bs8jTrDfczawRHSWXdUve9i2nSn8IjoTsI5/IkYV5sodI3vh+UyucxPj5/k
D1XDFRiXjNTA0awSXVeOuIw9zr4IujIBe4XQQ5KLDM/FhVy33Rcsra4NI1CWYh5t0+/JCdjUeACd
kRviAV/VQLVJcNYBRka251Lq89yl9XAIgmoqg1QHzEDPxQ5vciWs+8Z3jqsiSnEyO5pb5WFf8wEj
hkaNVv9vZ2vS0We/Vx4YFPOGValiFDTlCOZL68An6qHqTN0VEgQgPN+TqGaIftu6901JZcWZymHL
wx6CIKYzkwDT1Yz6mhiB5hQ1ftQCWSaM92CAWisOJXU59Jc/pJMcaSqmwMFkmCJxd+OfnIsFrs/J
rUtF1fuINpyu08hvTHn+TrkWX6jDFVhCMgxug4Ziz/yJzFmI3NGa+U+ejLaMseBmXegVluFghbYC
kL8el4f4N/U/BS0y0twSa1pd4EWCGVR2usD5uKMwfwnYvQ1jwjp5gK28ly5iRiBAM7jGedljL/I3
74BVwLaH/j4WRAUeU3WcFWy6W1OOWI39KqhQrEODqSyU5NQsjkWDHVDY7FFY1jAQA9oTHYKjx/8m
1lr3CN6bH05oVR7zMWdMgdXOSRlgRn08+hKTpyC94xlE082mW/ppjwGqcM8ncNj38wA6rkH+abGQ
bT9k8+PTMT4phN1Mi0RibollM7oe2OUnLC9fp3CdYM5ob1eiJ8bsJSlhHyq9mnim2WhypGaGo2qZ
0xkgVARxCCE4qxNe1FS4237kMgYUZEH6bU+MH2Wn0GrFFRYHtkmEs32TIIJ+b3wV1wDdX+kVIw4C
bpjTBtED8ZaNzUR8mP5+nta2ZWbyqDo0hZ7osZKiqdL0OOj9+5sne3B7HsqjbtkvS80vQTBsU+Lh
Dsu2J79aQaMiO8WdUaxt0PXDApQlOVQJaBOxOmj+y7x5b4D5idnVPPM1CDDlN/6I33kpupSn5APM
bvywAkk4FYTHPEcd59XkYzmh5oobQhZcflLg/m8OQgg0EkIKUlVa25Pqj834iHnk66GMTLJXajpL
BSJFbXX0i8OATrxAox9IXPE4wqueFhdrwv+Me7eTSwmgOpjme+zXJ9VCUdo1AQc7uDrikIuINvGV
A3Hfs+G5bpIEuj096UcbvC4Fc2v1gtW3MJ7j5fT6fz2981EQDmQvi/zxIXxloDWbU87kfBMil/VJ
E9hFf//dip+q4YIYpv2PEY/cjx4adhOiPEdfdz4orLx8REAMq+Dv2vVrUzNd+ExNp9Ts0TXGpM9i
I6AF02OTu9e8GZ5McxT+h0YRtS6zY1fH7wucThxoIpvw9jyIDAfEcs3LUaFRTKqw3wPwkBXGVye+
sRuD9N4xWOLHVpN9aYcq3RMdlRQEjO7gbv6f2MOitY1ws4/+v2pU945C/1B8QGhJ7fBH0FumdSCd
eTBevgccHmsiK2T8MXpr8P2Z12y8StX7+A4RLTaSTMYYkDl5euIvhpb2cFuwcRa3j5wYLXCUbACu
Anatz/FgHpCNcND8Qml3t5uhi6Mq648gQsWv099DdhoaEogGF2RP0ix1YOu7gC6Oi82BnInk+6kT
cmRXhBeBZuI2kKg5M+iH7dNW+uugFpS9l/u/XqC+8melyE2cGuINxCNTPrehVCbWy3N5ZRV2d7bq
CtpSm8p/UJm027+MTU1Bc1Fp5geO9vw7alAkcEi5pX++6ynkvNi5TpfPC3cULP/GFdBmGTfiCBp/
IOLihB6+92HdXFRUKarevCoS4iqYVoOo9WusE1NS7BW5HXNkFJl1K2PwMO/zjrwV+YNcP1UdNao9
aDvh9hqiU2Lxc2xgTD96TxwPzCQzkqKWzU6MUMO2qRxy3cc+UsT6MIud+9ZvVfPrWbmEpQpQREx1
4mP4Vi5DvTNoNmBiGxqkQV0SLDcaQCRMH7j0YwqhpHiIATvIpUuab3wx2agLUpyFweKtLLSIV7i6
AOvGwtWNRv5utgxU4ZdbF7FvEpTO5swaXHny6b2V5wxz1a4w2hiVv8RhW92WN922MjIivYAB2Tau
JupelBV3494yVCxQzDrW/Hi9TbvXvJThtbim4lcAkyrGori1OrFSMfz9Yyl8KLQTS/U2CzmJR/25
RcMZwi7GiEpRxlF+THZ1UyLHFnkL1YB4jbo+Mjfd8VnF8EYi/EFvwsPJ5zrZL17x0SOuhVm2BREh
RJw1rKeWL6606xhezSjV69fMAHmVFxnwlL8PUYf2HqQxjh+gh/OrSWOeZdDDiQKIXQ8C2HWzKNJW
3LaIFlqlCKrR1dH7+2425B9oAxY8bzl0zSfNZnQSmQmqb8DZfQMSLBC/5OLZh0Zld7TeEmjMtkku
brs7QQjg61x4yUJsbEGkU81lZEnVP/kGf6eaNI+gIyKNi9cg/4dDBB3O3EbA898E2E5bXSkybka5
d0LEBr6X3zXsoz6t1wLZBJ5mJKX/XlnuHt/E2qA/H5qEnI0aeYyxP17aLZRqjDoZaAlVFlS8pvUc
ti7G4sfHUaCAh842eJgiYg+cD0PvSubIvbirzOA+l+GIOVjtVAC/Wqnw/TUehOac4y2r4sT9pZso
Sxyjy7Rx6Ut5IvxyJe5qY9WeTxXXHAa8tpFnkuqXGnpkD/635fzmH/c9tN+N5dBQaovR9ElO+eyi
xczO9RsMnORNFqMnM0AHRkZjE2w1Gf430+Cf8qkAPlGWkOCesewUKTgIdnSeR3oD/+hDJFpQ4fff
5TWgYsxG1kH0d2NIBdxucIiMK9WAlABFVpGMtJMlRft9lh0cfojIm8lmGoULen7zNh73JNzyJ5Ix
Ho2W9UKZI8hWd3EKe+irRZsueSJbk847KNY79IJ6+ltk9TjU01tt4uAt43lLce1olsz7X60PzD8s
Jjd//i6E9k9VsB4AK/+zdMN56+cifQM30/Fe78TUsYcsypRj/6uflMTnsk+EzT1vWZDMXz2CD4Vs
NrIRLFs9qY3lAoZmA3njDibl5xPSOXptjjKiGw3gQ+eqQvVfafnsu23yuCJKAVJ4wfz+iaqXOhek
If7XLgXo+Hsrdd/ttYLv1NfI3skcUMrBlpAKGpBS9plCUUV9yqOPWkCp9X/4TfHlMSGCuLCSJhb7
UP7U7wyKjKKrJerlgbumOFzl9TvrZLJ3MvzqGw54oV4V1kxTm9pEmU8BLyqjDZo4VOAGB5hvaxsa
mLt6xR4wqZKZMib9/vf8XmI3M9HRrAjr7n76/iJJ0qNRPOkmjBkdN8nebYOUt6fQio8oL5ViDA6u
aNRPA8qQnq/ed4F0CsU/v3TXNJ4anzE0k3kXl+605zyCzkdNKghmrL+el2RrPtH7cPam/qasGS1q
fKNXFW2suVMhhBuv1qcIkQ5MzpdWQ2LBLsPU79pGZ5HYjlq3tS/bqqHBCc9fO9rtD5Pnlav6e06w
2MZf9/D+U7chfOgprBgR8TIXuV3ilKn0cwzQSDGU4K3v9Re1hZDm0TrjHirFnHFdUtOH0ooyZnS/
+TxUkjmuibXuZfSPMCV9NXbbfWBoIrsZLrKE7mwkq5++YlzgjF4YbjxxIn4MAndDHofyR41k03oF
vcqGTu4/Q0hizYMSjgnaW+ZGJjip2YCnQWLz/xHmkI0y0rjf3cQ5LlUYtwzeuJnKc/FCoZZrXGZj
pZ4qMkXLU6CdTrRdkzN8z/QcABo1cDXQOqO5WVRZPcgYCfY61Vyu3C7AMHiKbal6IqEwc+eNcb1K
nlvjC842nkT1qw10iZj+gPfqxl1/uA32OGSgmdDPstEClNPMSzff5qQAANPaDPQVdJ/sdTveET0r
yQfOZOZ5sEcg1nYWHZrHtJUI7KQEgA9+CYBcngb7D9CgMPsrcjQOlGDvmvkm1115vlZugULerQbR
nTAyuMNXwzp1HktGCbMbXQmPJ6lGwjBJxVZ4SXqqy7F27s6CkYP7VkQfxwK9zw7cloFci38NCvG9
HzLSoYhCTmbwpBAevav+CwO7uPKBwm4MdfZhYYJz9s+QNpGy9lqxPUDxwraWMgUL2S5Ci51k7cm2
izzTI/zTrUnAXM2YQR9kUyCr5XK/JzRvdwiDsqe+7KdkSfTeWwcrpaRrtCVDP+9NPR7A4eB2LhNk
8QOLI2mR6k8TSiDdZ7ex95Qz++SDhFmDQEunmSYjiavmbSAW+rkMR6kxEuBhAUNvvxdDm1LJv4u4
wGBSGQZcXcsWcaYDTJCHvFO4L915Uf+RFKflRlyMpicXXUCmWOiTW3lC5vrXgxG8j9wzpSBYVUBr
dCK3yl82ZePaJN5iQp1EpOudNb9a+RpciOaBGFdc+st+bRkyT5MV1vRaMsdxnqW5Z8OyTNbHN6gz
O6C2Dh77xyoUhz+isQG6PjqrOLC3wLTk9UJ8qzWpEK4ILtXb3hxaxU5GNYk0ni3tkNAYobbU8K4d
7fQzwJaHNw5hQas5G2L/Xk7xT+dVkf3LRIjWQLs+JBOvtMj7qB2Y4QUxmZ9KbcaH58rHorh4ZcY6
Mm454wVpAScj9OW2MeGBD2EJi0wKtt9lXNP74my+s5KbWDlQzWQWe9JcjaayxpmspSz+ZDz5ABm7
6N6yazLXpjG1GosQe+czrcyo5UtPXdcc902haetLckOjI/Hy7X817fgUJsylJCXg1XROj1ke2X37
0rpbzVa0MHcjB4AmU6RYBevVLYdWy3ZcrlX3bSL3p/zPvPQtudwaQ2Qg+2LLrw9SGBsbxdyQ6weO
2q6wQhmhP2bKSkAyU/9+q15YsJzTyazOxDzd11YGX5wHx+C8BotkqIoa4CsVw9oG+8UcRmHIPPJj
At73CjjjfpL6LKfI3lr6BYSWnnN5DgmUqX35SDO187q7lqMkmAnvFLGt2bN/PzAn92tbYBVY3INf
iY3rhGuSl1RCTx/CK8iGeUp54/PF+6vimm2Z4HdlcNnhu5uWKVHL3MKC+jDCvDSLl2bdqHLXid5H
zTlcR2T4sKlFlEcQcD5d73I6G1uglXMGK99bn/Prgk4VPIrfD98M23ES03dUOcYFXNbR35SsPhbY
5x9IYPL/HI8f/mslCaQd15NWNYc2AD/ByMYK1gyHNilhft4caltkf7N9GeTlu3eNVrUZVLctcACh
O5ImGtz/AOT4iWE8rK9KYCk6Pa0NmU1NVU0hWiNQI5QkV0pp+OY+3jYmoX7J2UNCQMiW/TKFERTP
HdLy7AsP4H5/eT8w3EHxdHsZ+VVaQX+fSMb2Q/E4wd8x/e0jcEzogNUYgV6/rEXyassX+KpW9utl
DqSJkF8KAAOK23Yow7mykaAnTYQCySMgcyiA4jcULWWpRq5zyK+cGSKnwd8+SAR7g61sxXvehcmk
J219n5d9RhjZm2iLZSw0G1+kMvbdxVUtzUbwO/mfK3j61XKa2XRWdF3K1IuSo/BD1zlOjC80TCx7
a/3mmaWFuu6R79yvXA0A6UQv2zs2MwVYRs1CNbbZeGr04hPQVT2DJJOLOINSCai2h3c6jl4asHJE
Vo/igGuqCEooP8EnJ9r8NZaAhs9hN5JD8U/DUogxouOCkzbU/tRP1dxXct0qWrOBtHXttJTb6P/L
uHzECdQjTqiTGuCY0F+adeLiEclKFGMYnAA27qAUEspV06QpRVz1TYrYKbxPKUjrCDRE4zYkUCI+
gUqTxCNK0UAb4BiZM9Hz4f+zaVJrqSTLBPeTcGhObSo4hFeS5+qBCj9o7e/JIIRQajFzGmgbdXHF
MjbaURwBKSRHyNQEjAW0ESD1qWm3Xh6p9mKUi+4Vkcy5apBoLRPChg615AqVNs3TpEosfZr+rx/h
UnOV7aBozQHtTB/QufX/OP45k/BaAT5hyNi5FUfAmRMlAfakS3Zq6G5AGCafqmGvtBXFhRHDiCUM
aRLRZcX2bTyd+5I9JVzBNqY/Yxc+AFoCIXRHX+IndczqLePg+hp0qRSJHEB0oMQDMD5KJkfqrBCq
7SLzvFP8xCIzwdP7bSihDZBWAvG4XJgH2HUf9z1gWiiULt3WHNufLj3Lbh967QWfBeHAFaO+ivRy
VcdauFN72M5qJiJkIy5S0azQNt42Hz+UlGJHfcr3eiLwUJFw5Q0Kcdmu82ifamHFt/m0ujAlRVYS
2RFcRL7cOL8NM+mwgNsg2hMPRLPj60DYh3u/0OqAU07dRhI/nTbNRbqj/Z72Uoj2oRODmQJJuj/z
WR/GedqVBm2mlU0DxMronDdXzpSCiiTaoapHhu8RSDHWvmm6W7ecVpDUTLuetjc9x+aO+ajkWpYr
4fqO+3odnFq17282H+x4241dxa/2aXozm0FAdHLAtSnZaAZgGTMygV+sQOzFK6+0i2d8/j/45bU/
fQBXsVWtkFKw3uJ/iJwlGdsCRLM63KNsDXxAofLtJYMvonr6FpclPWhJbED9lh8Va6+UjfuYJ5eN
vpwti3S+R3c/abI5Ec+anTOCdV5yJrWzhrFGWFHsqUfawEzrhbe6WHL/5ZKopJYciLhhDsTZDJvM
9i/52GDfP8B++8ya1yxSjomoGjye6OVNXjkW+oWhSyuXEh1LbBpc1El6Gymz9a/a7sFH2LMDg+U/
TOI2Kxl1c2pS+RimQBuh7Tne4tixQw6n/RMuSPnWWpIyXiuOjpByouTU/ogyfGnx2YMpD6MOnCSG
T1nRT7gjTFilm8qlAV+8MVV2K79q0cBlIxn/c183rYVbaH+XqBNvpZQSDV8a0E5eqdS6IF8NBfKw
d421S6sIx6iMREUYjypmjmVTb0501vemLMKxpxpwaOtyrx76R5LwXyC7O75I7a0Zf1fuP9VpmQcC
IF6QWJIiTk6/I0xBkvjI8NE+azAw20RdE8cM6vO5VlZnPxmimL58ixaKdCkCW6X8hyjgo7UEC7Fk
NTl63cCHvX0eq7H5Yd0myQNwoEXkcBVUpaIdtBrnIYTKDHuC4jJ3cpDsdryI1763RNMZOdzfGich
Hv6O4yPJQUDjTe9/X7d9cDT0jm3+wKhI+PWJGdo010mViwREEeatHlIKbaXBItF0GCMI3QqcxPgh
GO+0W9dQHyQzJSlnLsslfZKmfhvy1pd2eghWiUw5DQTXJOK3osJxzxwDTVMyRZjBrJAWlJknTTDJ
KqCFyAI9vwKOuynnrDSFWw/5t7RBhXWu5xCpHUbJo8aGFm5q/Pu3yvnu5zI3swv36bJv8u2lq9zN
uuxoRnsSJQacxrvsDVTMKcwyn1myGUuhHxqtpwj3MX1/TaAm9Zapnjtz4cI04BH93ApNwJJGxn+T
7b0LvgjvRjnyP8fShMS8a1ANV2EVl0qSWVZo2oT0DjtVkqjKGBuCe9eZZsi7lSdoOpi1kvw2DmVJ
7tTgdB7XpTvXsmOomzpHIE/2bB6AGmTR0py+1YZN9jTKsYwtTlVqh3k3c0UsqiRGFY7/dS5ANX3J
vCAvQCb+HRzkjMdcADQ5vBns7xBUHnx6uYXwPy5sdBOAxoHv+ejrFR0YSMiCrGlazxtz62KWGQGg
8qrc+QrrFib8tY49alWv08jmnDiSGdZ1whlfdzxf9sQMUjUbxyF9oTfYhfDXYTlt4EScb5a7I4rN
bsf1C8Csah2wQgGXYWUNThlAEWGe2F7wKVwAo/8Yn1WgAo61pZdMm9nhkJyIAowOfg0V0oXmb4GT
T2KGVqe0+bxt7+hRjjbEysYl0yr1txgT7YJn1cYQGk3cgA/gHpI+m5+sufhUnq78S499hxO2hoZO
NvE/9OdS66jF9riT/2ziJ71n2FRBiogIHFVdUvMm6TFzb6jYUGly8xg7ySAtH8wYMLKuzA4fGN8f
2wP/biJC+OHrJSgXSxewRcvGVGenM52WBCEcUhEy9w9Av8NEh9UYBflSb6/9C+rM+z0qmiy8p6pG
jSsZg/326SXSbSlPMhGcJYW7BsBBSqOng54eoRK4ao7gh6MkzypntBoyZd5rTN2H+Zsla0cemTLV
QjE1quHSSt8JUhSsMzvzeNN1pG1e7XID5eptvNT4ZQfaChkczsTvSRhCmQP6bI6NFcZmUVIKPGuj
dQi2VdSZivKc4Tfd/l+r8KhtQXYxRw7EepabBWWCmbPQT4Eycwp9S9GEV0LbCDz30lNNhTVYXgOB
QS88bKGrHL3kY8HPOyJuFCrgm1Z0m9bE8jK25h5Mz80Z74ktiAeXgK9KXOU20K+KUVTaBPzAPA5i
clamryavc3dPJY3xiCCPh4kkTCeSFa3B4Bq8QcmmIYBVdjpebLp59TVaU4QFZB664thGaBvioziP
N2aoECrjcBlfNZQszbNAdSQUgOR7TgHaR3oebqqUq8FGfzTzFdspjQJbL03YHHtNbdXbaTV3dpSw
YOB9I2O2XN71qNrzl2xDwdfqWTYbx+Gdb5gAQc4WPalU7XjxN7igaymWDEgvCCWPUl/Of5+oRoA1
KitjXCIxlVciia6xNql6T9WfcYiq3ENOsVVeyMYRRzET5JXEgnNlZ5IVQFtaYH7MpnFmpQaq1cS+
reZPJKf+Rri8i/rbhXtrnt7Fd6tCCygQuEMxLNOB2yARzDXcjgsSWTbqZixhd+f9MDLy583O8/Ht
zi057K42f6pZaD85CWupUYZkz5C6HE6GE1FSvYGbRitQt5qhRm88R4ae2Tu/hTEgxG6H8SdBhUXB
QADRUKrOyYnyUimbAYKTstzt7nVGOg5ZH3GW+UlCeMKSxtGrSCTW8mBNRmazUYJRR8lWiXG2pu1d
Py6A4OvassVypc5KjDGBUeEQ6GzE/a+XlJDo5nAKtkmRPvIB12Ek32DdODmOvUqSk8f5AFAkJZve
hNSmuczR/UTG0VCXlpGw2yBIVmReV5X1jJgBM9q5tcgpXGbqJS1chF+X+8N+/duAEbf9Hdmz+gKi
MFRH/OWK+5FMfN7kp8h9cH1URqWVZWJCwPxKv/Bx1Z8EKh4G4fWL2AYfWe/2J0iSendKgxMOj0I2
lsEN4FCKfnYsWzlksXhZRigSstuLzkp0JiVrayFCN+LFXHCbtbBdqsStSwRo8FFWROQcWK1pXFNN
KrSbKAxbXMRqTe4YcyiioOB/BsGL07PTdXHPEtXssWVf+83E3ZGG/PAu24RNPFjwi7FI2BmzIyHm
mlJWN5Re/8gMVELluXqIEhjGm85AjhjH8x0kb907ctZoPogisAPm6qlo2OVqEQj40MMM8JwXTFlt
bvZa+nkoo4wUazlXlZ9wYmLdwyBrXmHIjPHGKFBM08U1a0r5McMCwJPrUBBRF6fSYKnilASqseQ3
lgOcOxwecXjrzaPDPGcwwSx3VkdA/hjHgGqlWXe+IolzXUB260RQ5BaJt0qXx5jQx4ueVznFbfuQ
moDa1cdcm/qhbfjxugn55FTtxwQ94j93W4TBpED/jMJbbvoONuSYzse7zxbe6s5oyl3kqluBJfg/
DkZBZlugPQyd/sJLz48tHkxcTYagzdVe77D0c8udiwC0xFEJGThr6z3syLyV7AhXSBM+J++Dk/qz
02LwdWQvD2DpPbohpj4c/egX2RESeRRibfx8u35wiWYivxC9SO4ZZeqmdOqgyFNNOOEPlMdEw2tV
+LLDc9u6QaOpeebp89t8qleIa7qJT7i/0zCUAy0sp9RhTrdSEGGcAojnVylQWsboZPA29SbFM0pt
+pTQUefiEO7KP4r9Fn3mYaVnnCJmqcy6mev6NjDfemEgOX4F+7t35L03kN/aunhCLNKHSLgaEOyZ
8kMm5uZ2zoWiwKgCpEts+ILOv+UYuiFDma5KpASV/PA2scxdx1l2ZeqjoYeNpPam2lfAferaiZ/9
AR6KnjAbSNnifRDL1TMdQRDYweGjclmw78Sz0VkJNq71mryg0Xqx2mD5w4WKdUFuKBhuRA9VKV3E
dFEe93e8jH4JR9RPSCddfkIyA06pFrDtvqbW6j8xZXgEUPjKWlfDrBcGFnI2yN8ZD7A4QMMcE9XZ
VcrRnhGmKQd1cAQ2MJNjPykSp9KOgX8uYm+HWLkMNLUuKrYbYJXJGzu5YjPkkqAd2dCpfz5tKfmm
r724SW0r1a4Hg8ax6Qn+uKEfujltt7ritrHdCeC0Ms1HWLhZA4zevom/17Kr6skXY9hABOjM8jUe
idF3G+4qDGzEx8SloNsayfimFmJPhCIkCyM1fAmqg/ZXUo7Gen5RZdrn9sOT4OPEZdDMn5dbXran
WcK6NALjTtpuKTcTn3QLUFn37h9ZFFgFhGtt+xGybFJvqPCYN/gikxPAElP/E6xMOHzWMzxzUxxi
FvlsTmiTdRVeSOW2yPFtrCMYpS+HSy5m5gAqvP/o4t8X5skSoSRWAVLeMxWqhcfld2T5w6v/HtQi
zypbXIxAtWQPXUgU2UCLjQGZQnNKP+Qf7bwk+kHgaGff+eXoP1spWB7IyhOMOBwrWFaoSGcJ4w0A
zRsS/pwTK3JFJsHQL1GLvJj2JwDWCy7EIN6A8+APaone80aMd61go8aJz3enikEcUJRqQu0O/uJR
uieLNBhN0TVk2RrFnDFPq/Ribws43Avp/CYFDfrI/sJ34ia6LqhpyhMh4Meqn8gstUpfJtZSMOHn
MeHH9k4Ilm4xGeLPgydt4Adkj9SrqYKtAhgFlgHM1N5vOY7FcwJvCbSemc+aWbdzbjbUYzULBxZR
12O/0uaX0ifUF3udo+QIY5lZt1E6NKMdaYwQMIEL7KZuMT9pvmdSshqicfeTiY+ONOSmw64pyiSN
OvywbFy9eogs/yT+LzIrXmK+JMKvyIZEln94gDU/luZTufZTMVAYc+zmAT/ClVsEdgQbrVicNPhW
dqbOIjLaPH7gMBsorIssVMMfQntabhHqGCWwf7l0kfd/J9ewvF3Pqf3qMaPClIhpgGJ2/ZQAI9nN
tmiGlTCcZqBriYm40PNQ/kR93/l6+bFzuJHX7G/OmCe+c4Px1fJF4McSxiEAg7OV4YiIZ4sXXEka
mECzBARTJMUPotT06BTRBmRC3K5oBPa7AarW8rVl/OYxAQPAEKd00EjMQRk0gKpX90kWvS+LM7j5
WxfEfD2JjAY2CrJ2xscIIbcwkCef9BRx6s31CE1yBuFq4hR/iRmxKMrIGPffl+8x+SMLgQgi6qeY
sUf0TwIxZSUHwP0tBHk+5EZgLjhX0s4/QVn47DUZKEnlvz9EZU/jWLIFq/L2P5fSKeiUZ/WWucKP
eSzCfNVaEwVlgyxmf+xM0hBV1yFtervtyg0q71hrzTu31PQ5TgMhYY8Bfg0mSaJxlqm49YH08Vq5
X5JQ2Hm5KbbPbRecl0BZ2An0FlkwnH9FUuXSMTlmhg8y8Me+5+x8WhmzyDqAa//AEAqwLlvM1ucc
/d60Ok7hqEG6ual2ZXOGnUOB3Fv4EFOupjm67C5JDKH1L7oRuQFXIj3iL/zAmNbBkplUs1oDb2nN
ic4672+fdeg3y1Qc4QtxjX3/PhT0jiNXKapJVY9cIAbKwFOQSTASPnH7MpH6/tjykCeNq9KJrURk
8GFEyY7JNXIIawP0JYi4Z/J1xnohFwb64Id2h+ZLiLId0iAxdWYDHBpChqWroCwPFg3dH/GiP/7B
RV+90+PX8SQs/KsrNQlcdXX5i9jKr+bO5+Qd1JiOAt3j54ES6GgDKeylfC4eeDA24FbLTySWEO/f
9/Y8lWkFLDKLkzEQ+0634biFty+0XrZuozpxcJHx+deRMwlsgUM3DKYkQsPSp1PVoVOYRr3XZOKV
JXdxQhGuC5Gyl60mUUEoC96/KO/6/4z+mUA6nYVb3WoJsT0XZwg3VFcMSMGWby2rkhKuS/MJNPqm
+bcH+wczD2nYaRJ6ghHYp8LnOXtwXAazvAgvSoqSiTbVTF0QhQH6kM87KocNeH2uc2HDmurQWjjJ
Ae5fnAPKZG6WRgPZzPxAh6vqN70mUnLbU8HzlVRS5SQcMrg1iM6tSliSTNsdN4dzCht84QhF+Cuj
WrpzuHNvVxMBO2ZPJOx5zlCa+xTNpKQvqHAtP7RQ3+XZDPal2415yIoEQOR+XFl0e3EoLW0ACCfN
dR4vrVvP2SvddtPJl31zOZDxED1OlKtzuuUzxO2WYsrsnQ8T403vAKCp0tclu1wBruwnGjCTFx5q
GvUlDX+lJSdcK9jpGgAXSmsFQWEnFyOU/5rdR8jbgaNQF9fN3h2i+WI5MOyHm+I+PmmLOMS9gIqu
uaoS1lNNozszVpqTjkKQV6Ux1nbvdYOCIOPI1VGJp9zIRVVkmrztXUJDrCoU12On160b/GiKDwBM
9ak5V4nXU1QFAqIr+3hvg4Q3ynBrAvf1zjn5BPiKceBnwiJZ7YKKcz/t4RKryM9mFT3LAJE95C3D
Ca9LJHUlyjjpWsYtDWbdYKolHCfjoDNPQlFHs7MOGzzdC8BG4XyBxyp2pTQpBUBwEcf+Sj64x1ro
own3CfYr2aoYznSsvjd60DrBj5nznvt+71VcKW6YYHbJdXZP+de/YfHZKBDC5Dy2Qh5fhHmXZMq/
FDGsACrhs7N2jvuYNaZL4Kc3XosGDDWA9LNwBjKpObfjsBJYoHtEnDHw4E2JbcKBhSPbpQdiVNbt
97VR0AZRL+/1gyJ/zckyWe/M1gzgr/NC/vzv0xpXS45Fmy+0rmpZI/f6jYEkx8b6rRgMTbOcVx3Y
0z9K3ZnTGn9qZBMa5KgtMHHcmHJA9ZzOKURNHXwpeMgdIMepIUqfGFenhnnYd4zSzopSQ0M8p5Fe
x2cRZeVFhusxxGlHNP2TVCKwVs/zCVBuuQLckRHk5CwMdDAg6Hl3mHXudKXgNeq6BJVFPFlRyx53
0dcrsxk/ZknMAa9cKLg3FE9jGNagn7gr2dO4iDbAs61VGW4Sqp/FyD/OdyizcHrRReyv8Q4sxflL
Z1jtucolEw6EY1Tz8mruzj5VoKruLLP1y1FAqgyEq4+h3tKVd4JqLJzQbL35g7TgHqL6ojnhnFLJ
73Gev1FlQ6YXDuS2iOxn8Ibc/mMxgnZMU7nkF+G9fh9vQi97oTGySOsYfATVwN5KuDe/3tcIh2fX
3afhN+ErAhts4L2mcU1AU/FYiSfiXYMDO233Qe14pYA7V/FpXkiln/OfGRkcrgWgZ5e6U0CnW1Cl
mncyk1jgDIRhkmDyr8nWunensqjtCejNinIdN7zk6ZULOMJBujdyrWij4U0yzPVjG5LgW/90HQ1a
higf9qh82tEIf/oIB+NLX23DxGpHHmOg/mOGaSKo9is1TNyX9qpB9GWEMPlEIpFut48LX5IkhvCD
2mhKEPQcKKNq/qhFqwf/L6Q2Hj97NZrc3YmRw+LScV6eO1lF2IANlkLhAsDi5FoJTBx0LKwlBCZg
7iSNyNOgEHerZMr73aP4mXQPwK/qMz2lDkzufGXZmNS9Ja5e4+dBSQltSanVimR9lU+0gozOE0ap
nPoLvXCNvn67KXk3Q81+GL6yr2x7QZ8DWTB3hEcxFX9BcwyqldKZlVIE9wo4b6ww+Wht+ovrJx6f
gXWE50puuY/r+hgW6+hWWSYFMgmf209dAusSmMQpZ9djXrCJeaE7Nr4KkBBP6aSu9kF9UeRIlCI1
xPSn69kgfq90rXgfNuWX+I5XRfYRn00ugZMHvQMk8v7D+OdC6qcvygYjFjeQqQb0c4QGG2gB9cot
iWvH5mBJxXGAcjA/5QpIwqyTaWqX7mZotF+wWFmK6e+D8mnqzAt/8/ViPuQ1qijq6Fyxv2wo4o7M
oTTd71eDCdY1/q0RLdTjXzPrYaaULT7pmQRF1710bUH+su+0IVW6b9hwH4eLNqi2vcZK4Iew4ovZ
gcUNZ7YMKh/u4H1Q68muDLL3wt+K/VH0c/qR6HDzNZ+NvEiZ4cVt82jBEiTm3Fx4Yjv2hwxm/4LL
9sKY5kk+4xMSfaYSe/nAONobwwYIggGw6lmLppEJRNSUV012sRBpHJFgQezgnSrv7dimsYdRVkr4
9HsHZ1sNlvnxQgzxe5Bp+WRtkD1ANQyCLh8ChG8K4jMcaoUki/VSvFCj7Pzjdi8dfcTNPA0uiHeJ
zdgt3OvqAj1OcF+jQW+8AXJ9I2xmxr6y9HE9M9ibQgK3/hEluqouh7b2FXRVJjyFDvMWYjvD4Via
evpIhgtS5CyOkwvpi3UD5ji1V2kVDxCW3rOGV6tXxmwK/y2WPiJoBUTXacUA4ctG02VhqwOqH2dg
U7+kqAICf5inrk4GWLnUlxn2QrPDrm2CrXzb1P43RbBpZlZ4TK7Wwqbd14xJ/uCHEscpFl3Glea7
t0rdE7Vi3pMrIC6W/PJomkw0mfQ8vK+pqJhqbxYboQtfgqoiTe9TPnT0u1EQDiWmyKFVdOaBwMj7
LCXznEJUQj42NCgNlitTDtcPDPiu6KZdLhG8VnINYVekexDZxtLz4QXgZ3M4Dop/K7F7tNJEgn36
wU/bMMu7+qZqXdSJzrsTRmjHXepLvjI/rZ4XT0tJUfASseKqYIiqj5o0R+HtC0s8Ljc3NWXiqKsa
llHULaYpCkid29+jNV39Wf5V+MhN5DjwP+P5V3WAOheRFC8jD10ObSKtwI2mu8sXfBUnoIPAeMPR
Y7yNZji42sJ20b+6YMAADJT2fJrwY/anq24AiS4BHJ27uIazGNmoKv4K9LNgT6zT6LrfQqt5cMIp
d4iEnO5MFvpDZ37PNI5LcHIou/CL1WMFTnSYbB1v4Gi7O4nh3iptr6T9mYLs6Z01tCmrkTLOrSK7
TXFYJnkwI+OfSXocmwzDJQRKpt2h2o8Jk9fbmBdMVY9cMrojxcyCSXwE4VRroVQHVJKdJzrNkDqH
ZWZcs+sIG1z1dnMGJwylNnkj6/A1RLSR2oyQhqSRkp6UZqmHwIfTyKWtcu53GDpLQAzaO+KSm1+9
OiQmYmewgnLrwC4/P1BOtBepAHNObrwugxse11rXDb4sOukjhteC5fHOV2qxoaftR+80mw3/RLN6
nJCAP4zsR+Mq61pTxqKYW+cwOyXVFc3v5NBanRrV+aQVDYd6+SmLOsdIDsBlUPLOqjuJkp33UbNf
xSxca1PJDj2yDJMK/B/xUki4RJIenuCQskPovdHOcIAXw7oa3cZezdwkgbJgRayyPA6e5xW7f9Rn
swvk1vBgT+g9+Us2yzBFwLeVB7+XGkJIctvZlAzm508LArFC9VPbA1uxzB5dmNOPLUbPfg95O8AV
Jqnuhakw2IVicO1H69qhSgcbzqUR3hmXQbaOgItj1Qn95LkeKArG4z0rfVXvTC4Gbn4eSIKEBgKh
NHGxHJbZYI3RfJqAu7oN2Zu36u3XCIEqkUZ2X3rZBhYOZU89HG+Ak2gyv/5U6918OoreGQ59YNKq
o/I0dIPlCuTSGW7kQs/mb5xbbqS2IGsaok0iGXIVRvuHMOLPVhhavyz0jRt4bq/HfM1bSlYgrI3P
EHWMuHiXacPCudsIVVVgjHd7uY49rNp6AkUNKdf1aZo5e8+CFQ5ZoghVeFXndP/beaDo1ZYuyMmX
btxfcWYkckV83ME+/Kh2WEOiYFteVxS/36/4mgGDK5WT4wDjPe18lakzttK7UEnxM3vQz/veL/7Y
eU4CHu5Q9ZDZVhIFrcdtv1yApgbtXJx5tI89QrCKbcOLLlGGzJKvrk/OYv/Bb13YPSBYG7JFlNZU
wENStW1KzLAyieJNV9///OdxHHb2tW8bbh6DkwTKyBRIxAUL30S+W/RP3iFm4lm4Hl45f/kTSpO1
QC4djqwrQS2wfzs1V/DitgFxfpwXJhwIJFR6CLteEwNPnxx7FsiELwgRJXqZPcwlTikXDb7EtK+b
YlSel3wNro400slzWxT09chUEl/5YvLuLknpkpjy/VU29qetTtvURG8GPIY0BePGCmwpW+/GcBad
wRIcQue2BDPUtuKbkIl5v+72AtFvPC2eYtw6y0Bse0P0VyLPlASrHg4JhDyHVJUSx6XQjWmxv4st
25gCVmFOgFyd/42PtGqgvxoBhE41PZwCN/ra3S92CQDgHLaPTAlXJF5qnt7kGBU4ro6J795r1q+1
Jtrk7QtleVbqjqqUsPcDGT1sWZrF0H9cOIq2nDDBN2oyrv9j858LzfdaDJTiXSQ9ivIQ4Fq4cHiL
VeAo8P0KwP2QfBUbtWCGCPvLc2KNkx2FoM+Tx2J3DsGjMDX0Od2dz74pLMYC7KWJh1HUtG5+O4Jv
wnIxu2zA+Lle+uqI/gXzQPXtNaouDcytbfsoaxpueIfxju6XUKXg6cFnP3T8kMfAACjyQUxW9QgA
CuNCwAUU0kxLzStmtwLWpfrS3sB3dBInRguYcIIrQ0+baBD7fv6X8Bq2WQznviFGExh8wgGDhzY9
LoEo+1xwlU6wFcGsnrpMb61lXlEtODk6mjm/VLYdvypXIvdVMMBrFGHtNJdM+dXMP36kUb7Hias1
2qVO/qRELcXZj2FKvYQVzvbMOw4iHPkPQ2k4nohjyYs6V+6NRhbmj6+HnGJWmEbdtEnZayK715dF
Y1cgzIoDrLIdV7LTgUB0xzgrSwtIvDtr7VC+ocmomkP2js7oVfOHaGcHMH6UIdIGS7BR65BH/u2Y
ZNtuNfwpXBRdlBaTpjFHH63/y69G4PfEA7VCVNm+CDIK6qA28DzY2h4A13hGR99NRRiRgeaiwLlh
nhrR+q67JcyRVZhjvCSwYlnfjFM7Sd212EG37HwhNnA0HWPz9AA0tJRFDmb7XMnCquCweJd38MBN
/AjF8h6urtzzWOySPy1LZ6DeO60dHzcI5iwD3dLyuR2gIIMArHlAbrYmKgG38nFhkzUH69INGTxu
ztazki6EoXsjz584ADEt7yt5nR/V6X5wPJfTjVGMkSMbDSD8MZqXMkbvuZkREpo7z4gezyqayEzF
v7QHBRDuw6qn3CSfN3Bu2kZ27QfG1Y9yaCvBuXpvrmKOGGtovBiyknqNyEmfjFMd+JgnYx4tJWnB
4tsMOlvvyJwhe4fAz9TjckESZzIAjTCgWHwxYUM6eqjzwvuucyu5eercBOGPy/HkaVWhhGq9M942
3p0kVex1Pvk+zpBOW9pxyTlnPTsHpT32e8mqcDEjNbluaz2v/0vDgvh7eEr6FOHIIvHx7KMA6jjZ
LfAasCDtpijTC2BG3kYKzVYvelCYIZW9Cm6JG2q2ijkPbFG1pmWifXP/ByyyrS3V4Qoz633PCTkE
iP4nwkOshy8Q+z9W+ntECUGnkmARS6SAK0pQSA69Vw7RrkUeHCL4jk2bBvnv6IfUOG8NvMqMTD50
HKGp2GLvicr1viiy0Ya7dhRLA3VhWDLn8c6emakg8dd3/V1h/2M4TZGt0olwnIcmgG6r9zAoEz9C
trkVyzZ18Xp/L0SiOOPbNfj6hHuBKl5wyhTWB5zFq/JJtHPEZjs4rPzwdSu2p2TqprFVYFjwiPwp
QSB1yGAZF+sq2pf07LfPzTPSo/D1Efeyt2gyZJVYXcOhbtZcpBihRQgyfTnRym34rcM3eBhQiBbI
Rq9zycG6D2lEtf/+9gfkAdwtbD+wyTLFzygDQVlLBwkrEUoYU+rQyjX4rzW3tn/w+KE1f5uyHH80
kCHlc9lXn+byI0Shlgf0kpCCR8xWgLOalJBCIRpSuHQ4AzpC+Dozr9yVFN5HxeLwkYHjLzBFPOMv
kxU+o9zfNhOC6QDjpk/F8TtKW6Par2DHaSkx7SXN3CzaS+WPBQWx73hHA+S3Stule0hI271LLfs3
0JRdVEwEmNcpXQv/lGQ8zCwI9tXTa8uWZ2ehxkro978977wxc/jVr3W9dt/3ISe1irzpTsLT3S5e
o/9C2k/F3XhBS3JnPbQa44sVjosweLYUdZPSUrZYhzQYefjmLDSpigz3NwtGxWSo54gsmShse2i0
b0j7kuVXSFgacigdTUHyA0M7QO9Uqisv4HMDnUK8tenrWSyXiAPatmlj1OgDscpVoPtW7GlQEObv
n3kM+r2uebgEZktuF6UECI6rdQ2fCSnfnfnwaIfdgprWBtsnimrP+dAI0N1eLxDUwG3GWUii7oxB
/d5yF5O5imNfhYv3lgMva02q7+zPrOtE/bU9nsF/78jiH8fDc5rMFU9QR7U1TrcnQsXPUbbn64iK
WDECVK/uYLpz8+cA0jcKNWUDMD/IAQWwXj9mJiUY3u2ise33sQJTMANqTNjQLRUGFDvHqry9HSk9
nwpS7j7ln8TTR/EaJJsFrOto49cp1kuiJRL15L96FRg3l2FQa2eE3ZPX3PZyILlkXxKLmEPx7bng
AgdP1pD7FwULTsFtSDw5bx0M6LsMOKSeqasgLQ3LVBXRXvvz5H8zIsA0cMGfYg42HUNfpsRYabgm
3AO9WL4oMVKizQu4VAZgPlrDO8zTiWcl+IiYathyGqHJwV+kHCMWLpkmIhhrXC68BURcE9eNeCqT
se/nCKTekbvr81yuMplXXRh7zZW1p+m1dOX+44C9HLO9TjGAq4s1JGA0If32aVWXsQraEsR/Dn7a
hTqwt37L1cHmN0XfGwRNYjGHi5wgqlgXpwpFLUQPlTyKic4yDCXHpM6yhEUZz3rms6DhlQ2/ajt3
kmRhr//RtMCnnJhc7Z6uRcvbh1fqxkO9rUEOqdesYcIhcS0ZVcIU55hHnWLwD4b9aWORclA+LFwM
hP3WqAdeS+b5CGod4lZ4LxCr6PqmYRR+PmqdOcg502PrgIj+pXziAooW/WcQRUkrCZGeJzE0L538
r0calXHu66OJbM45hWs6S24DcgPjUi5Kbu5E5UrjrHoS88I0oj56Vhru+Zda1sItk+n1v36hxn7Y
w614rsXiWBDAH1PVDCjhyCJYP8jID0B5pJWRWVK3/5dE5JVCIrxUCork62+86rD2J64sjvu92aER
84moUqLZXPGFRzKvYnougMCEQHbF2OAmRPjQ4rx26LvoVG8Rtyc++0DCmTyOfd00zeWvL804sEku
FWEQN+GKXYy0k3jZwzQSk7nV31AL/hMfQGfK3uIjeTSj/MvKkmAIACjgD58b4+KJSUJDjd8En0zX
t1kuDRPAprF29GXL3Yf0R1v6WEx9Rh1hx7BVCOeV8G4xBwv8zTsV8CWpzw/4yW/1HGbEOp9jrAJE
bFemPnNjFYEKJt3qx7Jx0hljXI2kyDd4jm6gTmVNrj/DLEWo1fzYfY11vG2+7eNpdXSZPbEB7Bbq
owg6O5s6mvKNS8ndEZOjfOXI9GBWjKrdNanCle1Ih9cBLrMgWZdup+C5AHJ9YreUMC26UmZ8aqpD
WFVP3BgOkcyk4igwxQsoPtuQ29cOEece8+/bdTOCcVzqNCpNLwmCF041/cO7yyGTnPfEaXK8QPpK
CmOReQrbituekiPR3tHTdMXfvuEDyE0FrjGL10QfEXhS4Z8EMDSuur1qa6MXTQ4wSklRA5I7rifC
tRIWaCXCus9yBu6jcgzJf6Eo4/1eQvUGM1J57NvQDJc6QQSz53rSLuqK38hkyqjwjzNx4qfC8AFe
Us9YRvmluy9nl4DHkP8P5R5jzbn/DwQJBJUHKbJOkOmh41XTA+apupHorJKm1HrUeGEbyI+r3bzf
tsM7mvJdzUmnSu/5K5xpETYbCPBOR2dGsey3ZMdOivV3XURETu2PuY8dkaQvh1gL8ihwsgvTi3TK
rNSDOLihePVXYMRuJ9rQ2B7SlQk7tCEW3o+LmjTK07k9j3Vc6HWwj+qjmImja9JX5aOeIpX68k9Y
3whj0/Wrx2cJYTrQOz+eTjY/SgiO7xqzHT6NDo05FJakkdfVHudb7k+yTv2b4nIJi47CKHYeE7Gp
as/ou/ijWt24XQEwea7M0Z1hnbvtnaQncEFoGjfBCC2ezoDQb/72R8eeq/AdklwRc56WHpvPYzl8
H53XaGAgHLOdxJekUnMTza+OvLZiShbwpUTP141475eYiQ851vQteji5kBwJrBeQxY0mRTmg+S+f
UL/tYJHaNhMo0+waRojNQ/7rYtRDH5vLyaZ+vWTExLarnBw5hwa5iUt+dnKEPzHiMmbhCTSA26aL
24lyAyohZR4EBJXxJwueRAHDMTT1SYg7IVacuelwof2lJ/OGC1G5CoTWG0sh4NcdADqIPCNEmR0n
Ki0B31L9AYNLBk9oca4lJy2FJHXc+jxcQS9pa40fo5CeYqHZ2FrfMpuh6epb4cY751kYP15c75WQ
As9UiORpAh+/ELet20WYIcXUIpyrsgKmYa9S469gF4sKUz78M/Xv5ckN5TnePRn7veywvK0l+uew
3y+tPaAMudk1joWSr68//OpSCEn5MTLgzhXa1B8NdtNUqICk0Zu6pPD+hZWRyovIzmW/SU8GVN8F
SWYJGc0J78yLWkJF1cMzme7iGR7CHU1nN/5fa/vo+pkJBwttvR/b7d8EZBLQta8DYTnATVgJNVtb
xh6g996TfGxpSqzjMQqNY8R7vWEjZ59UV3s91nJjM2EYhLal6gNDFhox1xVMIJ6IInwuyBgel3yB
iwpjJg7AJUJVmLUuMg3N400VJUFnETyT/M1oZZ1W+cp3j+NhlJ0K7JmSgE8u88KRsUaCx5oYGE/F
/aYI9mlQw4V4tZatAIFU2pE6WCfzdaYV4bkDCw9OXFXB8NhnjDj7jI5edrVbqxNLNFXl9XNQfb10
LgtgpON9Zinp9c8Ql1e4Vf3CBVv545Pn7+xMVSpMQ2BQNMPJT7VVfjvgcfkTnidPschbyF4XYX9U
B+mWPhptWvoVhoJk1lAJpvwCGkUy7C+FDPJP2awO9ZJC8Jj4hrQBaCWpA7VeDw5bSdroAC+o/bAL
3AZ6AWrOrDQ0RBw88a7zjDftiNcBU8lzN9/W+BJNw+oJTt1HKWgPXx52cSXVYQq79phl7rvEpcmk
Peqw1FP7s21QdcG+iUyE1+dJP2jqMojCRf2ASPeHfMbEaUO34mQVNDzsIhbySqYLcfH9UJWM2sqz
4gpCZgRSberubLqcugwxr3/rKWDJ7jmFHeZIjXqKuQjXxNmxrmPUoHBPeIPltZqnQTeIg7v7oDwf
aj9bbznDyLTw/xRuVthDv/VCPpZbXubbG3FtQr2sOpcXPC5tJVUUSpXc+G042VY6RR1P2PVBUTNO
LaiX+iyidtnJMARePMuBUj7JBENv9UTZwyIVCMOdlItzjdx90kFDu/tTtl1W3QcHSoe9u4P76YXJ
y9oXg0lAw9xZYpe7mYpzI4NfI8wnQfiiNogdspI+bGhjpt2m2gBvNVkRE1YIBeM5XOFylpqKaBxB
ik5p64dl5tiqzpbEH97yXCxcXBoe0zGSCt3psQw0yZUdqXMyACjwojUF+I7Wcy+03BbFB6uNk7N4
531IJoDl7V3Gt1AnQmR/2uGqfHrssh7/QpLJYzv0hi+PV6YoMGBMTdiI27VocbAeRokOvJdmibnZ
UEW8crE712PC78kal/m6Lt7dcAccxbjz91ySSCHoF9CSfaG8Ha1/yvDjxpjO+ngoKFHJ5aoEeTvY
fABrG7q/U55usaaCJY/orV1yQuXrKGHjnRyktDh3rdehtrTmmbN7wzLQDQSjKUHSCKOyMSH7HtCq
5EmWAAc8Pf+7htqJsb7KW1jfjpYXn1IWSHfsrfxDeqamFS0Fjd3JPaI9A2CTRtXLY1y0JXxyQXYt
pHIsxHpAV/6x8cWflraYwhykvxydr5XfEZQzqGChfobi4XDeuH+1wjKSaXh+1jFaGY7Xwb6qIXvD
xJSezq1dLa+DSZQzCva7L0EBLW4BIrR53WGR7PvkxxE/9Di8UXa1BFMNaOHA3oxgn37dxLOmF0Hh
HkrjHsczsKYCXKw0FuMpmDbZ17mzf/Y+rtWTPANViQXmot+DZk6xEXLA416R66zNLYMYcMgjGGPl
R4ILCBICKbvP7YffCTEtM630ijf/HzBSgu0Y88fGdLOebiKOE7SSqRx8ecE/OWWY8EvZNdA5IifR
M1ST3B0bcUPEBf+KcxbNWCITh3f+2Bf6gKcDA4nu6xP4pN0G5H4/gvSdDuEEy4L8QHIx521tx94V
HJ/61Tn+UKUG2ZmyP/a4t59QPhs3DCtKxYDLLvQljgPheyv2A7Bg0Y6N5TE7O4qDeY4Y4ME2J6Al
RVAwEdGIlTOLa/kwLNQCQmDlqKXO8NwIe1qi6qcTwmPCIjQwJESqy+pILR8Sc7U1BofjlZ+a3YUx
IpN/zCVMxca8uYhYq7GLewhkr/ZxlSTVzjFtWBTd4I8IP0JfOihPX137zv0gGrMMttazoLmIWunt
LJUVOppNuhBT9ql5M9WRXPA4Y0vgyZG4RT1Kr5hUVzUHGL/UgGiAYOGVPKb/djL/dAPzW0fsBTHb
Js41msFtPwcuc7oG8bdc7qDFzOTq6tPZhQTZ86TKFu9JJ4CRysdMtGzSsX/gzGvaMokTsORVfUaG
QtTnIs45jv1ZIgrV4c2wbefLqHH2s763zZ1PBIgPi6HWtfgeegZkiUwJdSxnghKT0vOyZYUjD1Gb
ylVUv1zpU05auz4OQFMag+wwssffsqt2MGVjIxWJF17g7nRedfLPgajea6KdbtxI1moNrpx3USPS
WVZ4+wHIff8lCiq89HoLcOO4J1H+w3dg8zJjp8e+Ndqetwyj307gDyspUNpLAVhgMPLis8iK6dNb
0z8L+kMye70ko1GIS0QxaBC6K7WDjLJpJ0Uz5v5PVlnizKfOsXAkshfU+d2VYQfsSqgz8eodozfd
tZNq1815xVZJHcyTxxhwBVzaNxGIX+nQivh5y9ejbY23vkP4tbTQ9TmG8s1hgxxyVsFz3lh9Uflt
PA/aWfE8aFsx+lmrmaKZTUj1ennnrX88Rkm841912muvwMqzH2sVUZmY7nBv2NLuoIQUAcKL6sTl
biKohIUzZrq/wIDv8Nwt7+gWlfpDu2NZ2Dl6OWXwKTA/6/Z9YbIxNBCS6Utq0WbGAvaMV7xoCCsV
T2/rZn9a5AoBonrlvKKywNXqENz2s9r+En6w+Csf0RVefXGkTz2dgairk0lJYTOfx+Mz0tbzKtUZ
D6N3BB/6CE2Fc9lJSLkTLiDInAxZtWK0hZvqmVqdBO0SAZYu51fxTt+hZb3lIwccaxrAbFoTftao
yO5dlRqUSaFQXAQ3FohS/Y6K2Hv4WoN6KuuMdLWOiDWcAKrkD+lqYWY69Ch/SEXRlEKwoPcl/SIJ
FEWYAlGSuNi8luU35ixI9YsHUXmIhY3MuaFzoSy4vrWsnpyB2tuh+8+BBwsP3DrO11vbfJPH/qxq
ral6q1Zp5Uzf0cg6FzhcoCSZGDUH9+iuDHIbqCRkzCzsYREjXqvlgOvOeJn1lfyoFf1D8SkNbo7o
an6JQUnFJz1oY9VO59EO+cVmIGBRrDHv0z/rcUy1fY1xMm+S9H91S9LiQ4+wHa4xeaIW21nyykSW
93/+l4iAvyw4kpN//uGrI9/SSe7pxEiTiE7HGtlyZwqkQQ5pzsiMnkwH/RuA72P4pXNGoQbmn/xp
ZbPmCS6gOBnlkMXAG2IxQcLuarTLyZ6SrKOHApqyHEiy8mOYQw3J0LH7+vI74egbGFLgOrteLmMX
vIywnn/NP/3JTXMbEhQ8N/O8fCuVkv+uJ7sn6cavceiTbvSG1JTG7kq7DN6rIEmssfYZ/VyzN1Lh
AwRh9i+59scKRjCTHp6h9Nvnr2JqII9wDV+6gRsQihbJUqXmokGgjwZo1GCyieG2RffzhRT1W5We
OpuuUsT50g0/cN9EWBWYfbkGH4o7zccoz+gDQXEASF8B8wme3uHuIx4MAIRR+ONyIIgpw7I6kXUp
9wA5ejPV913GvMl2DbKp74/JP2nG88ziin8oTB6WHqCUMgAxJd82yTTMZ697rpxSp29LhUjz4ewh
sPpHZQTyggDDwaxao85nYlVODkLSzYLVHL5aX4wzQmUK02zOgzoBWf4S6f2TyX+/fiuROlKtRF/x
Ew19SNTokO1GvMhI+R6twkksi4y17FkkhYCak20c1Kv99uqiAssFzX/+YlEf9CeiM8IqLi65Ckcm
Dy1D6wvVLDuj8RyFLuMHExF/47VHY/g0vyiCfa5vhyZGvA7BymCyySzQC9oiUQ49gSPLewKnGp4h
tQX8Uf/0bgBl57Tg8+gWOd5GPhlp/vMpL8+XdFcJZTpPgrykkUPKiOQs6FypJ6BFN2jQYaC+uTjs
7EQ4sg0YKv88i4E2KVlDRDIY1Bf9V6w2i6ZKnf2ax4CHLP6SojoW9XmngyAs5p9056dTW/wlndu7
7EUw/xZAFVFpg7a3ZzU23rsTvhvqwnEUw7nU4KLB76g5ub7WX/BfdvueGMjZ6/QSM1uVynpcCubS
uYrlt3XKBnTYOyGDHHTL3fmfKWoWj3F9MmYOiigiKv3dXXQr2KExKyJAER1dPgdehETwJnzOBvLZ
zRfvRCrrLIhFl4DEublIDPIHfTpb7GMITVAqTF8aMYkiJNNwWljEf2DoTaLbfOgOkVr4Tp+2zPoh
RDkbF2UhbeQtAO9Y35KqmL2qqmWcF4bqSkTsoZ+15C+Gfsd4ftBi3SBZFVLGyogamWwVIX0tsvGi
Xa22wq9oUid6y/xLoINIOabKpE8xHTVGQrzNjimImDujXEyxXrnYUIUU5ywV9YVfvjZxZhS/8MN+
IZeHxnAQYa9GzAo4jLS8QZOoePKFk8N/r+0ZtD+tgpqq94QPtngZOmPLfOZcSTfWHLlUkgTQO+dA
Bvhr3EvNRfIlnREcSdsOtfG2llSwOPxF+bL0n0y65LeP0bCyDxzhZWW3rilqFP1S4YcjcCHccGuJ
/80z0AKoiAqily5yWoEISavkEqhIqdbFcacitfqBc/19fqN/Bt1psIdmE+IW2NJbeTxXI1D+2Ur5
ZFNd6ACw326hxErwYm5KzmVWhnOjKw18hAY1bYqn0BUPJAyOiS0G+OFqhmfirf0wSEtTiMTo38sk
7KnNG2Y7o4ArbznHtJhXm5Lrw9QtRrfwP3xlDgOs2hZNuS1RAbEqRSyGlWXDgkADz7kWPEiGiXlC
so3nzvnNvjG2eEoaJn3kAu8k4H8D2TqIA7kMpPH7epG/i2bYLfxdv3CYeBBWbbTVdky8UnSVzdB1
gnsIjovb669llaOT0pkMYjM6iT2ty+MIhfCmDNH0ZLJhJcNJ8vTIsbYUawelenDKqEtQo3IfwQ0m
NGu0cL9xK+h/rS8a7xcoNttTstwjaKr6JH955TFjbbcqN5SyJowgafHdEf4Fvq7YMetHFWmWMtvm
4amZP8L9I9EZRb9qHVEbvNJv/YDQZHJ+WbN5fq8uSSgrtnLA7hmXME57NxB47KrMAdE/rCETp3wY
+eVJl+SrVm2jNCEygdfEBSIFsE2eWCUpe8NubNmP52OOa06mTLzH6kY/AlhbZHMkw6P9rFlgK1D3
NfiziDOpLYxrY35wTGP9BsI438+jXGB+qiq0ilKWaAn4pw3USiDe6EXycoW44M0ujcUc5Xf8gb8j
u6HKHusX4xEbNNVg27uhI+vYhfua7bA6m45nSh/XyQv3qeouc33Q0xiSjbTemONY9jRkzs2YIZ1e
T4hiBoF3+h/yAN6fOKMADffUgF9LUR74uKC0IAJh6npMkN2xaUGfZRhTEBwSj0IpDObKRF2IqumM
TcMOp+epB5iJBQsQfeyjqvLITBS7EEMlMpctdc0FbpVcVHwD7lFFZATjo3oBceKpaVa2i93PYEgT
aG5WwD+Uj+2OaG2jsutbNkyCppu1QpLQ4LNzXbIPWPvV9w/XyBfYzNvbL6Fyyc2EuhP7VBS+rnQL
bRYg7oc3GbfOG/4LpP/8rZ3Zp8xYuJn+DTXObFSAmX2BZCd9bNviGb2yeBFFykn6OgV8M9T5ityQ
LPrjJN2sr1mk3kUVBYIPWiKYivrR4U/BCgsWH5G/Y5prXirrT9kVp/0ZOU65zaKCTmcHs7LC0DlI
QCv37IsMYkNudvQsmsxPCSV846NVo0OCwvsE9Cj/dtIHQPU9ZkGz9V/K3ze+nNYDf8rKK1rRqzSr
XVNlLeHBFJVmzVc+7+wm4kCmISekm26TLoORpoQS1Vt9b8eETqjtyCXcQ3JPQLhNyCO/2Vlfferh
svdrLmVUJrYK1FudvezT7hDwFtKhb5sobGPp7b+3kTY8kUIQ5SnTwk+BopBAQ08Cvny1FAlw6jwF
8Uo2nmTiK6vqkAwE+0daoLH106FG6or2wkIOd64OUT/dX699gr0lsdYb//o1oRRUH860RougTbso
NpFpgIcV31MpaOV30hlUzO3UdYi0xpyVasBl7yabHmIiP8aBgu2WZvdOCQjEp0TOjEGSXGQC5qgI
F0UAu7OtPHc/NAPpx2O+CE4D9tNbfthX/fdso+Qts5lhE2WrMfBZkF4LZ+BaOs+OD8O0mb8NSxi7
iKkItLpBjgadbUXcRlc7z0B8x2Lv1lB1T/tCkU7xCGIrX4f54dlEJOCCs1qBjYLyeReH9v370jHG
PNIZ6yecNASwoCsnkzF57DyyH/BMbDDG71xtMm8+hTEkZizfjnDNumICWLNK4pggAKqNW4rIWaTK
Up6ZTju7x4CGdxrWDELHfmG0cnhVVkv/0UUuJ6Gv+AVGYs0fYIKYs07T2Wl+XKtJuX2lXIA6+1/e
5Ve3OrxmJ2DePc9m0mXq+ctTSMejSfAmx13Wu0hI5oB/JaAINSDoj7XcPRcL9/0VdTvuLn0ZiN49
HoAHfvkz+TDvT+SDH6d5lO/uhkcXvoJ7h+giuaOLB9vI3gUMyQHqvR+YtY0zN8hKdR7Yh6o/IcLf
kDApwFDqLOs/UNFid345tM9n7iaZiBV+MBKAYkqiU4ENpzVmbueOaqGzXd7lE8CwYbb0yLVBKjxz
XKsocXIqBauqpRr39/OlLjc9MdRIW4JgCedk91j7I5a3jvgub/47eRX7xvlscrYG/Hm/RFwuNC3F
sdZagEipFaeo1a7csKekisqJFesxZE1cK0hdiXedRr3fGc+fSSr9qotO7umq68hHiiPNkfsKKn0L
qCQinUBgcReHeq0RXtH+m6T6qVWSKhAksVzw6sPGKNtXkQe9HW+gT2RnZmyHr83dcaKnTQIUPJOR
XlZRkEf7EdJnyXr7lWVBwlA5ByoTuVwJAAjPTxJ+eEnoyRpaoePsssGHehiiykPJmYveCCWEnWzt
b47uqUyrOQRgXTOxNEiowCHREfSpBFD2rYk3hp/2nmU/WBrTefyuNDrpgJ7CKoOY0DoxnJfTFXGQ
lRiX8HqbTbKTAqPonuRXz/uodJouzmdvf0RO4Ba0pbGZhEQfv9m4QRNhdjDuesT6CCO1EAWcfn2F
H/g6T1uv5Xu91RhgrxXrHX3sWvKZamp7DZOIPCgGech0DlOB5unoVMGixkNrbhmogrhCflDJFpzT
DZmp5S/yqGQIMXMR3lXLCQ75WKTP/3iOWO1a9Z4SA4t8xGrU7CQ19U/JrhTmHsl7GXOIDCn0TzGH
Fa8bc9rybVRohAiq3FMlzggtLm7pR6wTbp8gNlHS/hdHFE5L/+oCbitVLZaqrmpbXSboL8QhaZXy
Tp5xqwjKYl8mNN+GDK7qPz/s309j0LMbpbGuB8I1UsV4ykunFuDUJS48X/vfBYx+UXdms3GZ2tSr
x8VT0Kft50DQiUq1Kf0arJSBZJkIEDpjL6V41/kzogDhCzYZxyaamL6JNCY8tT1v6yhfDCD72YIk
4Pr2BPEATriNDeIEdjttYOXHbDjCNWaqY4xo3VV9vsUx2QUqzZdrmp6qc1RZ6rClVSHguFU0pSiG
iBZUtULj/xq8VApavxvegfW/FPjtBzn/ygGO7JEo649/27LXEaR/yWlS+WdNDqTV/U/WS6FhCaFb
okhEn0kj3QYLIwMVQvioM2VA9ebKj7Is9l7tFheLFvnplEBf1Wjph0p2UoFjWDCjWMznsEw037MT
lAJ3mYsPCZxBksybkRzBtLbypVVGMc20uowhfPVjyosN8kVyJg59XGq1Di6i5ZsIx7IJyHrI//IG
PbWLNnfUYP7m30ZkVs0A40mOBz05uvKwMjDqb+aALNqJtWd3MzdWihv1ARQf/DsTtG0K/hgGIMX+
Jt8/cs1YT9UnaGuKIjx/UhqLj0DyKIWw4P9GswZSTI78CWOpIDDlKgYou9L43dnXoDMZIGVthXhx
QLJLBON1YVOwKpVhci6uee2gRz2i/EGlOmPe/+WVdtPuj87gYxD64Z5SpVvSI5L+CHbiNPuGJ9nu
Kf5WPe5TM7QOGZdufmJhkReZ3wX6kjh2NEQt+ZcdjPAEGvjTt/5AKgdCnVhQTPB7DwENJ/PPwcEA
zExkCISuzyHLAtYNKnwb28wTCLsPqCtgZBXdhcJbWfztUhUf3M77UO44rF7V/YzEH8E1BVmi+4ea
+KdtsRvHFWfw9Ed0F0xAI7Rh7EnbdSiENXex+ksY6yhkPOphoX/8lAlhxN3d8u/u+2Gn09dKBcLO
IGatpAUJ6fuXKQU58EqF3iOvBArsAEhAljQK+0U/EDQNsEKo3JTfoYm0D9XgglHBKY5oLvy8xmVk
yxXd6JFDZn42MG6dXIOMY/f1w4gA7wJil3N9RwJjbkyZ+vUXiZqMOcrFn49qWmyjWNbnjl9WU/+u
Ne3BjuCDqqxXJEAQgdi3QlUpJXwG454RP5Yxe304k6LsKztYZwLGFUXkDkxktaBhMCjAhhzIgubb
tn4n2qR3mDiY80CdYHUKjasuQ1FKFb2ptiH42f4mZxRw0cLiuNrL7YASdlTkOSYqna89ApM+OkcZ
Q54cp0JYRyDeppEfJNQO+FSbRn8wh4YkiQzNRpdkkD2rksi8gFmcy+gyhTVWlvIu6NQPoUphxX27
NooTu1Y1cud8SqMSL1sA1Fnkyww9TEyuV+nz3a0qQgEgZYGyTQxRnQcthwkFID4RhaS+4HjpssTk
Ro+HqlP+e6BBd+hf3NpGpklDH3H7M+3CTeyZec4uEQrzQKhFEWAYBFExJ+VQtVBpsX/a0Be7Lrxn
Vv8ntdfskqfpErWOZmZXDudWIOT82iKbDjuLaaqiw2/RF6SwzfIOTmYTSVGD2Yd0MPsWOtBBDRIY
5cj862mvptmfEvbnDHkkkpufKvw+5Okq4kYkvv+k5ayrpMY6hpDmm6hdXF/Lqyh8dbzvK+EKgFCP
XIF5BI4O63XYeXp/QmlCKqe5EDu8QOMXCHT9AegflNDp9yRn1Iji4AfeWJuIYNv1rm7nmmUyCAa6
9LNodI0rs1/+7qrf3fghZTZfjqFSZnoSlhpYC93PV/xi/suUYziFnQsqy1ovDkJP/cKnxQvHeOkd
M+AzjRZ/Yf9Q3BE9ZQbXUCBrUNzUnOXwG2PdOASWSOQ7YwK/QXAm9TKfWO+6CFQiFSbvGnwt+aWI
d7+geImV7muzawra05HnWHhf5zjU4L9peP6u6A5k6fzecbSAOqI7CU3qiiXB2zeat0nEvpIIfoY/
EezVCPDefEiEFhFpoBsqO7nIr4kbrnmXwqqxLyOqtZvkMgQBZCPnQayfbY1t0jypKkflRd3/Qm+N
OrMdX/C41P2xO1TdHVuo12g+Djchi9vye03bMF/r4sS8JZg6b3muQ7Wknm4604Im/DSAyUkQ4dgE
Ry38cwygOMtSOauXvDdvmskHLPafWilB/Lj+Q/8P/twv3jimS8gZlyqKyZ/IgKMQQcjmJMudCMnm
JQXL7GlaKMhFj4qmaPCcGQ4DnlHFqz5dsuU8EvttqUWU3itXjQxztCOhwl2yOAjyh/n6iLRDUwDJ
YzzV9I1OkQ8wVa8bCYYwO1hWIr0KRQrjjA7tVlDnDvyw/mU4lHSRye63lxu7DbTheo5sJd6qACLE
xdgItCYkBTJ2U9rQe4Qs1kVQsgv/SZsMKfo2X/fAW8HDJmUawnR6TJbfLNRy1pG++JFmWzxnmWOh
RVqV5XLu3w9ygW8DOA0TVOwbk3mvitQoqAngWBa/YaH0GmWxuu6Ey5b0Lb5X8+ZvfCITdsjtAjZV
dHNOLd0dODn40fqXR4LPkaZLSKl9s810KJDx4hHuaC5CupK11Mitr4otQSw4xKzySSb7jlzMNzbM
djMHZVGVg1o3kJfxQIUcR6iRujJYVXUkGR3K3uavM9Ng74vVHDY5kfGTXd2DzdKyS6dIwqtEK4F2
Pj6TG7E8GnBC6jHqi7w1s7u5+lImsTW3Uid6twajoteiMgJR+woIyjhquD7OGlh75ymGN9j7oETJ
zszNYPMBQ9nzDmaYDrOhwtME+K7HXV4bUK0KkPUY6OZWZ2q641qdD5YIi5tVM0uSkKUBjOd1iCkX
51dxBDdcgySbMTDGFomcE6kom9DnLrOl/Y7Wr1AYvtNuFBGLrgg6VOEaqM/ZOJK9Vj1CirQDq0a8
BFOkl1PNLlm84FclIiEdmDhU1MVXCF5G9vkX8zODinTFwqvn7tVZGNVTobLquWAMLZmqwoC7lKPM
sQGkVf8n58ZCJPVPp1TFoOSNWV/MKK5zFT38msgNs0CKTVhggYLDaMrvTTYvp3k7xaoquC/+nwyC
4BlhyUbPqOgrIPsodq93LcATaIGugYlKYbnInSDMVOrXPXWsAp3jfHiTLTJ89fpC5DQtALlbnt75
GsA16MDfWSf15kTzcAPKcnm5Sj8f3CeayaCYVMr8ANxRbJSDe+iBsfknH+8jTEDradbRgy/VKIMH
iTA8aIa0rSj21sHzEkr+FeJBjYBBk8CAiaZekXFl66onL2cl2Z+LR0TuBSZb5avFE/riU29LxOHZ
A9BMrjxtgC4ii8sABemnfrf0Qi49wrrHltI18Qr8lLp3IDoq9Ah9BZOkQz0b7NjshUHadBz4kN1e
5UOcRZOxiby0KvB7BQLQ7S28jaqZEzAG3OLeDpJW5G3z1R1FUnKlapsQW2l+nGmhdygm5OfF5K9s
2e5bhQEr4QSGuWpxxAUu5HJR9hCPb81AQtzV+3fE6sHSsJKe15r4pFiat55uEwL50ANWguPk93D/
4pANEoMKyUrTt0ASqcUlr7Ch6WoB9nqH4xz9RtbT0qQ4oc1RjBL2DT1s4YA0VzQObnz4zcCx8LyQ
oJ3HMaPjWDa0W/5kJ4r+d5lYGC34tVnrkDtjZj2WNQhKhqAB5fRp2to+PPj2Keb+vqF5vox9PNHt
yWCt0p0V42eoICh0BKKgcfKydZuvkyLOg0cfQlpshIjClCJytppFgeTVdewHcZ7vBL2TkPPO4L6F
CqdwR/JLB6AW+vSVhhrhyWdGfZe8oWFN9Rvltas1M5w1znAqaQ1gMI6OPE1nIL53/z0pV66ocmjY
iKCY+HpH/he/werWS2q7WnFRZM7iJB2/tq4O4MHmlrMlKOZKwyTH5n2sMKWKMii43ZiniHcPQY1s
r+yP89JAk0BN12Q6zEZYsI7aAbpeLocEhs+Xaw+YF2cJ/cOnLlhkEhMsZt714kbtC5cflYhLiLTC
/3RhAp0HDiW+lQ5pqYdZICgyYLi+aL5y2a4Hf3vVGMvxxWzbLqrGQMcsQb43h02IaYQ7dLe3fKGm
xpyI8brdemUmdB/csasxLGiGt4a7gBfT1rBVUX7vCYZ6axpK6zyTvptaF6V1ksfECzX9wTzXxglv
/mrcYN7kXOUDPGqsIAFUrSbPtG7zopqtOqHG7TKDX0qnps8mwr96B2Vnk5cbbs+0a8tQbJmlecfz
6mjqQDUcbmEcv1dmf3pM7CuGjmTOoIJ0Zg73kY4aXCpJ2rPJWXbSxU62j8h5dvAmac23VEaL9HEX
fr5DLSIJaU6Lf9jCgo6wVuiVM9OU2Ci7lQmATscWa5AprT1fPN7x4wfpv4+F4A149iiZEl5NiKIV
mALdpWGQ+PiaAvRomuVeJeYmvvkoBJqj/dRkbqXW7eCs9Da03P1JjdQ6Jkyw0WF/rKrYmkwmvtOL
Hq15LLTcEpj8ayIqH5y8GbgGzKaDmugV8hMAkKTKMWR/9RUCSXtG1ApMJdh5BHJBoDgIvqUVf+lT
p2Lj5X/5bmI56YrBebMFmu6C+XlBIUmE9s0ofiYVHWtMMw0B5ajzMA+Qo5sj2dwG/41jFk+F7Urs
43VUXWwWTVH6s/vhsi+kFyVBO/N+KbfztmA6BUd8pu0YvT85vDmm5MWZpk7NxqrnO2x7IloI/Re7
s74eqCVSv5Ol0zk67lH6rVDu2ZfrTAD7Av3gMcc1dYHx4U/TJ6e21o1Hq32oEjnEhqEq4qSJGYlC
yvl3RtY8T2yoiO9gUofGE/2IOlMe8hLBC++tM34dTONmB5x4xAXdjfdY+p/dJPiE/ZeKvBg3HAAw
iPTZ4UiUkdzbrPoV3sG4dZ1HNLllPnSmClE+I6ijGjRXVmXAomCPErfRv9laogss5QIcTw1mukPw
A5/jd5m0r0UkeP3hXAl+auAjEm0mDK7lq6KJpqh+jbI7HXVM3ngbYd690W8q+F12VtgELPysQyu8
LfAwnSPeyYs/7wz6X6kwWakx+oJCdJueJhg5OMkCwcvuShe09W8tOhDXfV5Xaip3TtX9CyqxLa+6
lJ3W9DE6X6+phOFUswFGvR3KFhP7VBEjIzA5a9gY4qDR2W4OXIPy3NyRE9Pr3dW1TAASMROX+Iwm
cJpKxt/RptuSVMAIxblMZApkJ407TmeklnvPLjkOBTGhqzjIh8JoE6U/sn4wf6g4DKQzcj7Vde8O
8w5H1wfDQfbELYNm6rSdNvnknvnS2c45RR8D3Xb/MHTKAAyacrDWyt6Y/J9VpBtE1KucTXCE8HJM
9AS8KNpd57e1q1GA5jTznIHCEIkMCophokQ4o2x/mEIMuMSllj9Wj0hTymVDewYoOQ2KliokFUvQ
o/n08vR6wCP/uG5NCka377Jo9bUINyNuPqsJAxptoUHVaNnvtwIqWp86F0PDUZ+bpQbB6IWkBTBP
VdUnKIdW3Tt/6yMPu9ObMgjKdmykumdNNJi5y3/PDpHgJu1/cGdds3ppDjr6WiPJzCye7obxUvkJ
MHCfiPhgkt5Ci/2TDCYn3dbshB8qFF4aAteg4is+ylxoifY862Jx0NBymuQubqoxRKHPrJuCBLF/
qOaoSkExZzbCeRdnc2t9rRQlh9e8sIOxgTlK8infyuiVK6sby+0JUQ3qGMVuvuvMwEUDb1Bbmn4r
kNh4k6BXKuRbKx55W6AxlWqjUwPWKIeQvcZb0h1Z7XHt1vqKkUqoZhFvejPyDJV3rXxGgdQ3CTo2
URT3YR5dcUrRhYA4QNS07XM3WvUd6AjyT0pjLRAmc/dgEQ1jkl+6FIhfTCw5qDRQ8opkPNDvZSsK
6LPY+OYEv1hK81GmlDUSQIkleTAUWkM7nDCE04vA/JX5O8uIeM9gP77yG3nFGqdcdsft37L10qmU
PC3oWGWGS7yaH6ThCjDYrXavu5j7PLh2vCyuQ9yV41uQSXZvVm1VUPkabRRIwAWePQIeDTLfYdjl
klpbV23VDpMDrgagBLWCldqkAEqc9KvwOo9h5sQBdgJukTNZqxrGiQuZvu1kjMs7nrRW9yf6sXB6
JsVdMQxMERjeStSMOtObgUkfDpWIB2uGovxNfu7xOx7HitHIg2xcuyDrEbODKRilnc0sUATYO4vf
gXNSc7FTNItgegjmo4voddZupPRgILQt5+FY/GKKBGwhxAhTrfhnxq2QrgBrl6Q3gML5j4SXyH1Z
x8syMJwby1sd3pGz+dmh7TXHrbJCE+ftXstb+EblHtN7psvB+yAo4C+J/ktU02b8aMBVc/eXTA1A
4Ha78NUgT3IiBqA+6f1TkcbKSFz6z9a65XSokGMbVW/KW5+2wYEvKGeWC8WIep92J0GuIIYF5AbS
Hane8555mP+Ik5MdqdGY8of44UJkgDJF0u6jRDh2/zyt29Z276KylijFXukq6oTE/HXzRS9IKnh/
I3wFONQ6F5Ghqps5I7PR2RdYH5jR39JCsSfq4hAkPXOyYvUPRNLLokFVZoy2mjwGIB4qi1JGET0x
q4aMmbMSzdrvFgJDhSS4DmbzBrd64pY+B7YXEBRj4lbRT1+a/wj/L8odrpHZ/LZ+QBMBx6vjHIOQ
LJf2LACooHLIZMiJH06xssFUmlE+UGveLKsJriU0ykMAyO7DYO4Odyb9cPDt5hfr2YfPudeLFJZy
Qehn4Gq/hXnoBX52EKybGUKoTn+ZLsBuhF2MVqKq7SU6mFGUyrH0IYafvqixc7Q7W10r7rjv2zbw
ZZDvpcG33CoLpa2+7LNuT7GARTRYoXYIY5RK0BnAEKEy2U9gPfObyTkxa2ZcN4ggYdWpi98qqUAl
5V/QFZGXzoLXaXFrVxspwLsLjOz7yB0qRR+nIZu6vHMgHLw0cKjkmnzRyDJ4PBJnqcvT9Hy0rZGg
FoOTo0v04PZut3/2XgKAUs8idVC0OCBQF8dRx7g6K4/RRF5ErqKe8VF7TwUt0mUUpAzbnYoDtqLS
9DhZtqzgdK/bRMwV5kQWvdz3iw+o4INo3IPbs1taV9lMOCAYcZlu9GgPm8h6tLkzaMFl9zrb8ATZ
3+zQYpJ1IqzHNw3GtMooMPoJJvMX6pH2n8FTnaVPcmrS6tpdSGAHtgVFH4WbWYbbX6Hw9fa2+WN2
JaJH/S61ELxcsBmYVUS9jRaiTcM3yGwyey9KdcXwP2Q7i5YqcbTG2AEmO+GRkYsyCcfJutXxFzfx
rmc4swXGFEUMiJY3UguqyS8DmSgzWTR49rOzAMDXbUPfVPkZiNCqV1a4A8RpmJe+CBimVoL3I9tZ
3zXdz01HYXeisFB+7pCqJhRSuLvViKB1w/iuplsNyZ2dAaMySdTI42CWgnhp4Dbnon5Yp5QI00JQ
WNOi/LB3jLfnNj1VoVK2I0u7ABgANLRBvp4Thp+76SFpopag28aH1g+K7tU5+RpO1MuWGin35HDG
BeXKDCEjZ1M5MmokOrPeJPF4NEf8+vETosqQxaJiYtv+Q/l3Ak7nTXHSIRZ3Xv/VFWbvUpuRZWKR
o/39o3mhfMZs1VvMfInu7/jh04XVGn0w+WE9Fw49zVPScArLku0M0kMc6wNJ13WYRzPNAxvYBp5r
QoJHcymV4lVMRS83AyoP1HQnQRM/O5+fVS0PMvCmnOXo9LaTdXSi1Ya5H8qdGBnD/wCN7e3MM5QO
YG9CoAOJ3Aq1fl8DVA5W77Q5U8PkNct08NeaVefq2jR5WMfZUnBeyc1wpDBzmvH63D5G6MbKgyqQ
wxyvXRXCjJmVGvjo+CW/W/ZV1CR5oKMtaCyLwWzpypXPu5KdI1BEPr2awRpdRbPVAlexACWG7OCe
R3voFT+hqNtgN3Cm1H2jH4eSch4y3OKMWZa48PM3nnFZBGm49cVlpGVv6CCNPGemgTL4kEFwuMq9
1EUVukf/3p7wU4upNE8zMPV30brRGIk+GKaylrrAlVstr+PFojhqFVxDu8NNF24G8idC2ipdh3Pi
9tnYR237wZj7vTEdj4QPXS2GzlXjVXKuwWjGtO7SG/GEoSTM6zcB0AAKdLt+Q+JlH8ZAHnzXAnvH
THVMcBCkB6nVXPWUjGspa+C6Ml7F3VVXC14CbxGl7bWGJZmowBeTLYczMY/aSiUXLa8tDCbggl6V
aGcY/zyDf/ZQn/GPiwNcFlceUnBmj7iYhpHrW7YzHaLMHX0soFEEJNg8pgJIup3BkiAwino2vJDC
IoEZKAj3Hsd4epw8g7U6nMfUGhphD0IMf0J/0i0QRoATRMFs5BHn3VqFopvI+xSwRsiKmp827tLk
T3C1C6FreyFaa9XQvU2g9oDA65+Y/jKCmPWHkz9deuP2pi62N+K9KBj2KW29WNrEzvDPgPlk3bAD
sPkC+EdiQLdUKrFKLNxH115wOCzrXEC0FxKfdWI8aIKSIZmBQEEgTM2cpq150HOswEb08mLZgK0C
tfAaQ0L+UTRMc5neAEL/I33wiaUZO7EMRQYfmrpBHyUarVS0uWaJoUmg/a8tz8UAc6Kd9vzhIpZ/
/VOBU/bgeUt5AoieZdOqFi1bHKvaZsqHLNyVcJRFCUhdup1pQWXaI5gLuTRMJbctu30KvstJWhA7
CrqnSovDH+561Nxwg1a80AjN2LYTtd4pLiV7EKYl8DBpOQ/YhLKSS9uHOXVmjWgIaR2C2+gJ/DmL
6tCXwT3tSrpuZLgXyg1mkSSp50PtASyEgiwrWlPo8m6g6TF7YUOi19RPbPQlmLvTCUjoxNTieqB8
kJtwdGZiA1nr5xElqhgF/WhYeqIY9K9/CoC938WRj8pIdJR+x4iX4gLD/DoxWSRkRSBZFGWJ+WrZ
2PE6zd01OoQdD3wqxrWchPdh5O04UasG30SokN4JxT7gkwBlt/sqStRXhtG7xVvx2YBsdYzjgXrA
ifWMtZBB7cXki+053UB2Ww19RuBDDgITik6t43UaXqmPzTiUr0PyiZ2FGqkvZl9TyEgZzmWYBL1R
/gsHFu6r/QonNrlkdJ8aaIhyvVza+9ENEZ1Y0Qoch2H8nvF9Hb74+jQvBtCxDQ99CTu7kJIyzzte
pAxdqgFbkMfnTIy8l6cSLNMuNt/UesGvwEopQfqTCWAFgrBJH0eSdIE4jUTqS767uHBUJwQyvrrC
rQpPFG/7KldQ7B/uu75cB5K/AtT7IED933aRqfhfIce/mboYyC90HXNRNwntNCRneNo4vxoYXMm9
yMb6OTpyN711/6vpFdcZAQUW09qDQ84neVPhhMrkN0U98VLc8FYGD2sr+NMQpVGRFXMAFvDN1ndy
SJuEXIsKLq/ncKobG4AdKcGRyw68Gv/wkugVv5NaKToyL5JQWihCfYPy3Y8pQXV1p7DNgS+zshGT
siPJnE4elfl8VoEXXP3+Rc2zEXeeuk/d96Yz4EgSTBXm0CvC+tTrv6yj7bym4X1l/QCl/Rn7svup
d86Ks+Ko4qn4QKHRk7gOFALh6hlX7jA6JK2Sq9O55FtqnWPuwyQhuSj9hWL3xkn3aUcat3/naObR
PE3POx3u1z1pmBrupVPSAzwtWJPAE7tM5ulTqNBx8Ki/UlJY1yYpktI1vFmsH4wpcHaijsMn996V
KHkY3pEdmDjC+DhdBXahILtM4T2wfSRORzhWYGauptlH7r8/jlw7Z4L+atscRyeroK3K6aUh9mBV
aLtwa4weQcHgUI6iLDqfNuAe6S+DDCngbefXVfRANVS749Es9IfVMDamk07iIh8gJRIl5IcvtrWt
sJVVvVuRUt6AYzNutT5RSZCEpcO6ek5tRmPM4ighT6vF5E6zG7WEhTUlWDP1jjbZQBi3attVcM80
XBe0lz39djk0cRnWgA9iTQ1vPy2JfGmZH1QSlQkRiT3cTJpPNpffrvzQo7aNPOMpAqIKFuRNFHOK
EaOgtdNZzsPHI2X9xRkazCk4kDniAc32iv8K6C9G4IyhBFdrgtWuoJGHZ236UWB+0kRbQYr43pU5
bOuX9jVUIddeOFIFdqvr1xNw5o8UYnDiMbeqjOHkkJH8KCskXKYQScr//7/ieLV8k37EoQKFETIq
iejhPWv5la3sF/XXXPYBTKEF3tGsz1xxnC7wCdpjEdz9RfhqRBTmcOiGGLqViWfoxB4CpWjQAZu8
uZ6GUL0LwGO6cPWf9jCa5pzMZtQykq204fzP06KB8+q6hRxl7dQFLWDCwPJLUZYiUKetcKHn6d2e
Gx1eQaB4Pc4XcYTuvuTX55vng72/rEoo/Y7pztEqeUT7nqCCasUOa04RqpJcSbt1wiiaYsfVQwei
PCWVBxMUNvPmkMgVgzaMUyDfV4g3O7HZf8lfA1dy8IRGDCo0Us526rvQietztfra9UpvaVpsonk/
lHE7e+jAT+Okgw7s/0dLw3jfwrhr5XFrNNeZGrymNphDoOTopfsVnojhKeZdd2SSca/ckGFDP1T8
x1Q4BtyisHVBVjZa7DEoph5q+Pw7vGJtVE7d/FuVqUpH9ZBvCjQnlCEZf+UPfvlHTQAiIiuHPfMK
HH6lwzj41/PuuScWLkzm1QLQSyMpcMy+UDS14BNpOu9/OjWh5/ZlKCiz5bt0oWVEgjz71DG626eo
unpmoprCyFxxpB3vxWldQXHueIWRlFoiGBTatRPi1o72gAHvWVewSlBbK0rYdfwcqJIxZ083fkJC
H9x9ys8H692PKKErK6h/A1gGiGdLwgmowzrKhEMxy05zN060+Tn/hAQM3aUoyCgqTg5DpJ0HQLnz
AWYn0ffOjAvzTk1kN0rDgoABzoCCCDbBRLiEdWZ4nWXDsP+aX0ip/xbEUU2HRAE0zF8p5WbvEORk
+H4skUpuERsvpoygAr4t6TcJea5Q7gZ1IElkhzApI8gbNoNv27ieSwaOEkoGjTR/cWSelZ7mCdI/
7R2BbTL0LEXOlqSD5L0Wr52PXJfVXSaw8W6tANHzsv5B7CGPoTXTYCutnDeQMf3GjUwRNrl60h05
TjPLDdeysq1+uMTDwkvoYDE+4VcN/Z6XprgzrQ7zc5Xn9I/rfq04cxYk5h5/DpeBcxVEOn2QiOX5
+zaDyVeS2iZEVOopMw3YFRcRpVd7u+2MwJ0a+sjm6DO5IK8g9942A6llVBLNG2TIcNSL6hBmPNtm
ID9OyzEvjd71ii98ATOZp9jNjrBDMRWWfavF/ZjLzwzSZ9auS/qFtCiORpNUPVX66cWE+//3Hdt+
9H7G8/cE6MfTXb8vhO3O1XlU4i9eJsGLvW5lVvXDIBFhScKYQaL4V7JofJ4Xj9/mjLP433OjnXIN
NP8OABCHRY3SVSaqGsebDFKIy/VndSTE6hkjBB3yqAdiZHNV9Dl6GB0mX3P9ggWZB5gQxbu3gIsZ
TVRtxgeq0ad49RthXG7V6U3pqvzbRuzf3mR0NqsNmlbi6s13Sa7s55tUMlEqyRIoGTu3VKwNEYoV
jIMPV7aWnGY0TwFTq79Kw+xy4DrPdLaqaLvBIavhSXIq63DWEIZVjaBh75fMCtaL2oZE139mZLHU
8z/QU+nFmkquJancHRulwxGUjg3+X/l5YAD8dvbxMZuZbEGEe2jLzllaZT4394zL2HHJ56M+DiaB
G2GiMTfJY9WHONJy+/8oMc3NkULBZH8d6IXDVttjyTfLFwFUxhcZQU6SC8AeCouRu+jkYZCkfW3Z
vBKaDTZri6EQmdL+YUZ0U1Rr4CGJilv4Ct0CNjGLIXyNuTV73NNp/BK26CZPTzqkZL3uMCuJ/G9M
7AG7BL1Q6tSkFdrl+EqJtS7GOsHYbdt+ji+AfK0rVdCQ8d66fGCoKH8IS9GbEDplHDATZaznSyYU
06zkUY3DRbDLT+SvSMBvSR2Q99Jj+l/KtsG4w8QMaK1olf8MhoJjEPz4K0+nL5mG1Fk5TrjCd9kG
DbA36AStkL7RZW2Da/fyH+MtHeEWUYK28YcaD67Hor1Es+URr2Cs5pcAeTSipZe11bJ0XL/VU3V1
sp6A/R8WPnqaIm7BBK8hfBB1X+lVC4L/K/oxd615H3saOkEGo7SBGL0BltSr/9D3KHgFmI96+yYv
hOoCCv2dlr+kd8Vp4jAyxmx+ulLwxW9AZhA/dKpYhT004hZgW10Te28mEa9eDNM9z6MeV6csG0JR
W7Mls52EIL0DhtHd62KIu9SXdtFDglzxEVtZwEHffNa9UnWsY2e7CEc7GdiZAxyVCRf6e6oAWyc5
oH39LerhugT11I3B6iMFUiJdevZrpcQMmgpt+jdXiysQVpc3mFXXcAgWY0AwGYvTofhsjthChvdX
g3z0TViksNd2ubVEgv11zokKdDzgCbsewteBpmVpD/8N7nr7kiy7RPOxsW0OdEuffLZ23BR3+Gpm
2nDSEJjg0/f0UiagdlTFFqvrniA7onjG4VM54/fCzNn1LKIGVr+gblfhsdLsrC8YsOAD7wetIpj/
KlH5xO3KHMVlTy2rJ+GMmTSwepIA8Rt+COilP1sg22Xg0ad0akmcvKL5KssmND4jDR3BGwIXwGRy
sev2JAzHxAyUtlJdecHm5z49N2/zzt5QLhOU4+j0v+Fn1cZWop8VimeTMhyYQoL1gUiWFMP7uJYM
dCc66RgoBcyf1F1HmBcevCLpn2Q+bz616XGPLtQPUKvlosnm6rpRvM1TXleF1nqpBmKVYXFbialR
Cfak9mAhp0FfKLSO+gWlcSY0FgAM8QwRVdwwsEc6WRvuMtdAYtvnLkBdkVQvhZE2/P6zo6uoRs0v
+gBXXKym5b9y/mFbyslZ8BdfHyJ/huxqmcnfC0G6inYvN+00z6y1lsreWT5D+ot15Bm3bYiWL+Rk
0eh5urzwi1yuLQ+TRhBXPbv+fYpoBPGps1PovGBOUtQ7wOM2m0K+Rc9Cj6MHJt81ieGqFgvSF4Uz
qoU4+sH+ExMv4V4Dwg5LZpSZ5SxjwGYI5XIGhslgNA8SGBubgSG4pLStt+kslBTJWhhGbTn4qPqj
y0P0ShCC+D0Cx+OFeNJ1Ia85vldNcuvkZ+kmfzC5swr54eKLJyoQ1WQxjWnzZBOh5fZUB85aDJrE
bp1WxQlAG9AkDfRFnamLF+JXvxFZXJuFy9vJDbVxODXtA1n31nMDsRD0bU8TsZ2hMx44nIAGerdQ
MTgSqd1k0DB7noemtM1+paGWERZ+ecvwqb7P34fISnaHnQ64yJCXiYLWu9azk1IFV7BCDv6JrkK1
Zh6WknGuTPrKLSOe09YoWV1MdCiHN8fujlJgXuwVGaG0WDhL8a8F+bryDrlXangOAvNUP2Um9F7r
8MxlS6lSv2rmszAlabPtwbd9MlgHd1DrYnIAy/hyP3VDeQBlAOtuDBMsD9hJerMnRvCf2nb1mqBe
QZpazNCV9YA0kGCmd1svBcBf/HaH63+17vjh6YlClRysCigpAtfWxsS/DJoYjUTu4laHVYUfS/bi
sZy0JrdsRtIs7GXW3CJIeIzGjDyOnNHNT2ran38HHOrE7kA3HCCcZ6RB8khZxisoa859Hi6rzzzt
XEXWYYu5LKK7TKp8+9Ykjy6W4QH3LfNdCX19s3NGrq5gQyNHc5diAI7Z8E4dvQg1npZQrK7jmi2o
sXpPFYvmjD/FzLEcaXF7+yvLI8//tUvVvfyjJ6WqWn9c9n9cPTP6seYArMfeG9zohjsXMqlsZroN
XZQ8bAZi/X0DotqCssO0vnrI0IHNlAXRDhNEJOqKceuoz9BmWfW8vJ7i4MR1F0r/V009Y89TceQS
QKF/MuTjh5upkzt7avOaJJ51aZP3CyzLbr8VrbhcDx8HCZjVD+IpgUixiiOghehgguKI865RDYmm
yHEz+2yb3JUOwbrylXweAc2W2RYaOTsL7hJysqrfYCeLLzj29kiTq00IyZK3zSBXFlfuHlJbexO5
3WvCj//115iBDO92KhYNC/8C6f8/9ai+n6urTCLkXaoP7/YUPliPqg5VyZBRgbi2TtjjXAAu2u4O
CU8tQH52BJ1Mf7GLUjVJX4iSEeUe+24FDOgfYxqvoAf28vxa3C6AhTbIGPslq/wnGCbpFvhKSQvB
BtdVCnEe9KrS7owGDPBSapFL2y+ICgxZ33Xcxef/OqS/syUqqZE5xWnKsH3Me16zSMeYByAXPz/m
7v/zhWTJNdbrsYgqI7e+pWIs2DP0/BwW6DqBcWJqYplnmsRBJzw4o2snETQD/dcQo+RfhqZAkmtK
0nkEDEoFx/FqLelvftN2V89DDyeWLHUeWKPm/gxhtPD/jaBXyFiqIMDb6NUuJR3OmNm4cuCM//nz
LvSOduOqBP9ljdp4U0/kol5QvQTpMqwgqNWP8C4QvRzkQ12pbJfPR2Lt1R3H02y+HOnxHfi1esTa
M7A63vjHMK+kjnrnpv6KvnM2u0Zw7QJfXFYjkK0i8D9EL6948hEHI5zBZhITKvBXERxCnROP1Ds1
EcOAtxMQVHxZDywv1SH0EmO6qS/Jy9F8g3pTHYJfALm1cjaQAZeTiLV8RDdrHrGlzJgZNTUg+MaR
gjZ3S3CosGk9WSAinbpd22fgJgK/aFc4KX1fhCHNW/OugcL6m0LxZkQA0GxYVVPcrMTzmY4SuziS
7PLOrpHJxkBJb7nxFg6j6z+O8wKZJZc2eUMUQqbqr8J6tsl5bTSfk/xtdCiINGuvB+omKrwwv2zM
kn++rnNGuULwUtlSpHP7dKukAbo7FTn3MtE/TfdDIT2vrrsLOKGjNpk5XjQZEA0EzScNgWBt+6Eg
K+YvkN25ueTgpfG9KGPvg4qxvbI62qpyqKsHb+qy0gU9maJjb3cnqIt3Y02c2bswObo1ZnKzlLrP
df+s/Y71b3MrnOMGj3eSEpU762HUbXVqCwFh6v4+FXyjP9fslcfWp7k3tPP73J+qHs/I7P/azxlr
z0lsmkZT0SjxwZhppiDb68X/wBMiXoKF8+4W8YDRmRuRZe42+TAnyb/C7OmtgTKBZUHxIzjkw1y2
fne/Z8IlHoLXILX1ya++vkWwHAbnUEt6tdpG8NlupOTfbd+cvYAFCz89CayKX921C269UTePLA4N
Dd9RZ2WPk0ytiKeTZN+/8fNuS2Y0Fm8lL1NLJDpIehQMGcHIPpSRQGBst7Tvjrp+8XntVcbXgd+X
Ibpi0kolwlSiWGyrt/vIVZGKhF1lrZlD3YgHaqLqw9+bkfDcRK8PFz4elHRjxkGS7kHjBpK80C4e
eKF6EcERZtm/xlJIVn2w6isikjtPGXLX8pVGaexbKTorucF4Jx27D8q+TQWWU8mmvawmBdiTLNd+
qHjppB50C9s3wS0rb0v6u6Hnkh1ldM1QaSazceZkjx7NdzyRsRB8tmod/rOs+IVEU9x3WfjHf21s
YJ1wbUlhY+vbi5uqrUHb36jEKNV/Q0KYWDebvfnx1mmXz8AyfbQTknliSIvwTDLrSCGDG5Kgsfxm
kwmBTVlvwlRoVbCdwPVFgPAp2p9mtWZA4ePlzDehsxcgG5eEpuuTr/GqOmTh6e1g897jABe+dzES
rsZq+E3gWRxPGAol35I/oZTB3iJdf62e7JwGxswGvpX0/bqhi2jlyZU28ViqgVTBP5fszJ/jLZUj
t0MZwExnqdaIMWvKs8eNEiqVoMS646Gy0C3jge1VQoNq3sf2goFvDrYIbGmeWIDwScdb5VGFuUIn
kch35usxlyZ/y2X7qM9BpvL1Jh9OFgkX6lg5Lgt6VyBr/pNwVKZpDX5pfCGSCSB5tzyaGgmV7PhA
um2e9n4PNe4pEF29wg2wnyrwDMxU5wwlNFmRKVJAgsEOnroQrklujff9KACNqc1nf4EiIZB+1lKJ
+3wJtlN55+Bdu0KYEuThzeIDO3xkYg2Co9gpi/hR6RePqeMYgkoeF5Eng26qqsyJ9lbzNmHX+Y4W
Ie00WKD/u62gBcF2ll921ZEU6oXjDBt8FXPs0Z9m1FZYlWcPzKFYItEWAs85faY+mg9XEezmw9C8
fasTEeRJJJ2Ii68f7TXvENu5jEqmS+nVFU4mcMaY0SxJXrBpd5OlU3MdD8YNMiJx/jMOkl5CiwYp
yINNMplWnBGc456BW//K1WGByWwnyNuxlY+srvlqUg9HctrfKCN/CpR8/KpflTK53oPj14XlU2OF
1TWGyUTsE9IfpE3L6LmwaHnhIHn6toZD9o9tiGs9tOm7Dk3aiy0uXiN939lkjU//ezjvtvAaUv2u
fKnB0owGSWCfCpEuBRCU09+S5RtxxxQjPxCB2zGO0Fa+KYIqk5UwJ4DcsRq8Ouh/l7s6oue1fUco
Fv93Tp70UG0zwjlI7zcmS14sbpMMMqA3BaGzcs/aq2pd2As0UA5YxwrLVT48F//P3QYG0z18Lxau
EX9TOIwRCEY7jWdTxADXR2smPTiNgTSqnYgS1ULSvWrzDC2Wlg9qKBvJ5Crj1jlypZyW3G7cWNMR
mgWCD/0MdY60/+28QIp/cp6ZzS+X+HjeWeeyEjEb+UD8YWswtemQuhgddLUEqJWloJkcbxCKfqZz
jzjMIDPDYiP7Mu860j5XQC+Dqv3bPRsYtkhOOD7NC1Bwy4MuTlqdwusyw+09/0JTyQEGqSIv02Z/
i7ullkn+9GQqCzM1/Zq0mVQQrE4Y1k6Ladv0FkZ2mI3Z5Tc0a+o4K+v4LB6gbIVFJ92/T8/HSZiS
4mcgYn6TCZFC0zXpArYV7jzjVGPl06/HBRffj5HbUHi98AP4nNF4cV3SVfQS4WSh04aEDm0w14Lb
uFtZOVa/x8+e6ixUbCO04FOph0M4Pfe4Fv52qi/YJDKPy7ICjbCh6xBAedpsvW5jQdr0oXvUWOeZ
bs+Fd+7KetREoiQYn9qLXQq8+sLUnLFAyq6GQWq0eVfZrOsTq1Y53gjthUvGVvsbJSSckMm9FkFh
Xs1hYrkxUflQQpcZlq4jaQe6jkCZWEfJaiBjTx7/zYP9m+c9xJ2oJbMmAsITiR0nlGU2xuDSnPji
IEmG1yEM2MRbnU9hM0Jtt332aGm+IytA25lmGy1MY/bjbRvEDCBEVvADaIBchn8rTTwSSAbBG7XV
mK3XD+DrAjHbCmKwE8A3VluImG81klAJey+gGxlrxYNksyfGO+61OfpVjt75ePwy/nb9p5uR1MPC
BGctE1/aPPWhU6pRn2PBS1gc0VETB5zL83AyGOUaCTNOiqAsm9wszdR0tVnPO22DFW1YFHyiNoeu
V4cstQ5aWNzDf4L4tSWbsY4DUt/TwgG39JBQ1aO2XM5B7D2uqKUR/eHYKhqli8k9Dnqp8YlNGhfD
64Op2YZOT+DC3KND0RrmFmC6KyefiVxyDMtwMgjN506HLXsErl42PAerUNrC93/P2hHZyrAPrzBX
530FL08ALMlBBalqs9a22UhPsIOVzUFCKZpaJXpL/13S7TySwqmNy0cOcwymsFAwD2yDZYN7Xncw
roj0nc1DXH1c2IswZ//cQgy83/WzF6o4euFwwmcUbZOwlaU60eC7vN+uH3vjnZRDApP36LeS+1tU
n/vZYmHqRcYBZmx1Y+t3Dn2BMDR8uiiTZCcvgPx3IMQWqdxIlwycGMjKSEPXNJ+ydVTDTx4WMA6l
6fbXf4IPjTl+Bnt7XSMftCtvuo0FXgjpxSzdLAfaTQHhePeT8a45wYjjpiKjCfljJjHHhYEpahSa
PbmE9AG/5wMGYFYXzaEE5AZiBJNz1EE187wUrj1NujM3LeHsTJba5OzR+LewfqN5GDgDbKsy1Sk1
hpBeZyODDo+A6nADZHqPH9jGIWm+9R/7NwJIK+5TTKD9eJ2PIFqeT+dFrI16rDVH3pzm/7Phl27V
mJ0f4WGE4bCKJ8Sz7BqeWX6kVa8J/cSGj5/74mhW5bgHNwGsQ1dy+gnhyDZbnA3eQsfd75q/HOni
m2Y4O1rZTS1yuRDS4EKYjuAtCsrM3BzXvimJuYnkpbtvnVnYBCDCo3VW8RHT141H7hyxuny70a9D
4BIwQtbLKxFAsFBgj2vWhw33QTsx7gsUKDP1CezZ9L6dkWRhtm3oTKeTALQtVHIue7Cof3Q83xyA
PWhj08vz6ar+HZmbyPweiAj/9eC/myb3E6u6zCGjcmmY8qCJsTQSIE451KHd1LkvYSlb3ovxfPi3
rUxOl5/TUeNPkDJoYOsp1GnAfnyuDhRldphS668PTT0JZSXXiO0+TFITCKspAQSHl8RPkAhyILcP
GUP0T67n+jVNzXQwur76P8snqCwJLh1ljH2bYdBQZwZ2XZnqdyvMCN43U0uqbhtsS1fOiRhm8HDj
cjRZPr81Ct46OLZgsIy4itK8Q32TZ2sA8h0rXFer+1sIOcrixGQ6y4xp6H9FjGmgREQnbhANzNlZ
KqKzKBCaLzqUvYoTDQYNAa2Mk4oo/5TeUzAIiTcu658AWb0OhyBktGhNEHHxTbxFu5xZA3uRYvMh
JbTMGQJVOqCU91KxE6SV5PEzC6T+bhcd5ZAgJQmwwoVjNKKGzDCnM2ufg+dKpe451AFS+Vxv5iOd
MRRrzZyMn+5NRc0h6NDo6FsKHRkxf9AnKG2vKtaNKandV9pynXgQ+Ph5UMiNQLj8uXkCQqchF4GA
y/B4ppaLBzEcD+FXjHRRZX1tUTdSBhvgZJrCqwRNj2OqqnvUfvzgUQJaXr6F03ItOandsAhG4hvP
cQxYDAKuw0lOpbT/5svBOU8zOAYvbYk/nhpEZ/RWANyK9PkWqxPDBEZYRzW58jfYz0M3Gq9zLf5S
MmlUaukQ9+3NX+VWgxY5/kkmcp47/S/fTtR8/HU2ZcjBKwiI0NHR0DqwcBf7dTJPBRLlyd9fot4U
eQwarSdpItxiLtFotNkkZd+cS5xOPdusTzvQjv5Gh43j6SNdU1/cKHGsnxQGPjxTp2bxoHb/7djC
VZNGjKkB1BvehcLZ/X43TtTfR3I5knkY6C3N1+VPyNMpQa0m3b/DR7/GHT2LyZiM/h6LgmbLqVxz
QrNfQP0zNRORxlsBI5In4N+KyolNcH7m3na/BeFvBTtEDPdWiXUm5DZkJqD9o1eiMQjshaA/L6c6
DsIVTe5s7SMvUvRiwjJQj6U5GUKERHEW1buZg8rzXnStW5H71hAGTNaMF1MHNO+ko+QGSQL5eRXm
JpbSS97KXYkfMyvitU2mxWWJjQ4vOILU5b0z2kXq+ABjm7zvnJyJv5dzn+FcIPxwQZUQxVoR6F/k
VxpYyKOdXykn9HUFEz9iwzgAksEQ9UW7O44Po+SxUONwcBYBKQf3FGRr/OwYmGP+NvuIBBqRfSOd
pt8kbF1b0j1xPfiwZgPSOPgTB9HpqaStlhI7scS0GgfFvhgPSRKT3cN/LSMEZAgHMDV55zKyJ8Ie
TmIsItlUIMb8wWF11cOsov2iJuAB0CmToAM1FkSMwVtkxBCegVgzEc0JcEYt2VPtvIug1m7ROeNs
nZCC853EDb7A/wNCkTV7ZgWj4dAGyqlPhyaQWL5QVyoMJN48DjV52VXLfiP5QuhUAY5WB02TLcZc
oyp95Vf/+ArE2GsniVMubzYqMEbWjQHd8IMYZQ2IPQrPyTueCGuZnfAwOeoBnFL+lXp5zicngSEZ
xeic0ulwmwMAONlDQIFuojpFTkD9+fhD0kk1qoZ74lFEuEDS3H4bO1kXhtVQkppfcSs3SmNYW8Ix
uTLdRk5WMGDhEbt7LPemudLH0thYUt9ZBuDiGmd/xD6O+deZAHyKvgsA8D47mDjDRMHI04lN9ONd
k8abPTPKpJ/VeVc+CDmbfnEILJ5mI/t/RJac8IqAFZjzEVW9xv9uL10ZrrCgdeLnZ9fC62k1rhgX
0QMI/U+SBStdEL7CgaW6q04YwPuh3FBnwVUGbiLJMCEbqI9UPGx6ybtq2z37N+CwSeVEzlmXzLEE
HesWxmwsiCVh90Zvzg4DYJKIJ+BofSgBuihzyEE/okJYkJcPBw+nf/S5JcLOvOBY8BDNV3BnH+ME
+Vt4Qmjo6rZIckF/rzBlv2NDF/xFAYlavgmMAtcPf5JriwbLc/Gz/Jx+WSEVCoSwNM27hfYrWA4W
0u6STWer2ajPR4Mcws8uDwtax3cHYvDRYIzGqugo7pR1zpJPT+JkRMJmwTVKpGypnMI+G78Y/Czr
vJrxfc48HbUUiNIMTb56lb26bZ8yvxQv7vSJLvjcEkFzWU0xn5/zC+gfy/+5YnLKQ1AQFxxr/d8z
UUZCsgiIbEo+lSRwo5ev5d3/ZUbPDDV4BSl6Bqn74XHulJfpUVo/rs3f6JaIo3olZ1QMFQYxpNb4
3/RfCZwd99p2uQr6rZovTfSyAS8BeO7gMnTCuVBqXUHo1JVxiDu6xtpq0mGt8JjD1UZuWGraOwex
aP9ryLmFlJAMrJGsuGNdGh73OolrlevmuE7kANVE3Si3VKnluvCrLeMOHNbMWof6GVMrPrga8kUv
ecU3HK6YyCEQjx+e6/UHZ8rLPfZyKRjAQwAOchHmM2E41guGAuCx0p1NBDEmoFh4oG2YyrD4TE4F
5Hf307voPgo66Qwj2LCVEBJavJ7ep5wGBcg9lHPuhdUPm2uAHL6pLuedjBCIgYlmZG0VYOFlFlxH
hKlEriYdHd68UY0axUQlAgXGQ2ALREJGIEIbBltFgnaTWGmF6fXJBwpt1FuLujNu+57FgFn5k/wK
ZVvmFUezt+wK/Wfw4Vh0wIGJAOE4wK+tTEPDYYCU/4qQU3u3zHc57JoteXQ6DmuSH1zQGTExwSOQ
HLMrf6r+hDSnREInOhLmM/qV/3qcfYNcrrArP2r01cSMqtaZLIqjAb1QJISvhHxvcBUNQO9Jsfyg
9XLTqx0hmfjuWMSbWc/x70Fr1WxD0hDCuiJaAlpEbRs1VwcBdNeYdLtXNNMoLSW4WuWIdiCjAqSc
RXC45WVE4HbjolXhMTbcDzIQi2raUvkG2E6zHunZdeuNVpnuTiuv6yt2XJbJhrvNpAz9ZUUe8wFL
FDTVUzW9spbPEZauzNGetm2rtkrDGUh3vQfPVKED3Iv4jeoHiUVxWDUgnHDTXExAUJrxjAxRT6G5
XEyksKEFxivbRQrQ/qqNphqxxZ0mLbVW0aX7Vqb4TFLAEwRduPqoWg4CdISIpTGNjM663Ke83+3u
3zXzEwcfU5QYouxrZr/6NatJgjl8sODCza3AhISsQeYMN+uwNUSn30Ck/Oz4XyFnutvwPpjDfmAA
vi7Hk6ZZk+sWmdlIIBFq5uxiKA16WxUYNS+X2+9MCUCtsursgiEJanwbRPJGvaM4NT5T8O52QR8n
Wz1SO4dLrausz8SijTwmulaDqmHldwau5zQlQbwcls5z89mHDZPvOONAnrl/vKejLV8+pE2Eeawi
H7qb3gWsk3Xc1Sm23RaTQzOco4W72DgrmajygVHPZpWZ116FL4dTcbSOLJZ502k850gJth2Hk/EX
KLJygMXbN6mRFqUiyJEG6EIlj4b1ylDTXMceerQn1x3M1GiIRqnQACqDJ+/yvxPocbXgYu3zIplW
lI9MtwlWJEmM4YB0r690CbZvjHf70p2Bx1HpnXDsIyoteZJQeU+w9TBJE/DSJwKq/yhtm0rMu7sb
8axwUaG9+M+V0HwgheW11R9rVfU+r00lXHpPxW8ho8xGL/xRnSNYeZ8hotMJgK20APPBlDzm2vOy
bZpChY4Xzvg63S9DjeesXEzVpQt40lcvgw/xoE5lAKgzjwo1L4wTA/FsFGxyuJQV43ZmLfAOdaAD
STCLtrXKEZPFo2c89nhZvXGmV+Q4B3n3CF7ohhngsJopCmOpdnooJ+ttDL4MCVIwiaH/TjFFE1d6
mHwtdhG6h0levrgJGF14Mp2UrjlsiUXjPDVAyGMMvvsNUmLuUJvHLfXZkTb0Swd4MWDAQcGmzTyS
REvG+Tifj0puCew8if7hJeuiPBnfyjTlpfGyGdjXj1G4lszadzrC3Sm+q8R4qXhk9N895YWaUXGG
R+6A0gihlZpu9KORNxN314x0/WZ5I18hJEQOvCAbQJdn4dthoYlJaJLAGWamn/xIeFiei2zEwIyh
6YlA2pbBSyXg0Kiath1P85AIzU7umpqYCbf4cMoBvana9X2RRa8nUlr2SOIMn09PxUzF56EHwq9G
QTweKUX6ZIthAc5MgAVwPNv5dzbN7HHRW/pdGg/dbnXwF2ki+O90KTpOxv8AA68g3YN155aa96Cm
8KBIE+UO3D64+t7piHqF2lcJfBOkXQGL59VioIfrxOhubMNJlNhT5drHqWcgL23LTWTQO5Qk6D03
4RVfbbO1z8DJrTvQj2yHcSQ50UW/IjD19Cyto4ojK9GY8Jo6q6hob84d1XdSZYuJHG6XkhxKvYGz
YwAmucgqC3yGDTekKY4QZzKWY4bDsO/KerFP/80hDHCaVcUZQPHFRt+bv1+ckh4CmUwg6zaXuKJQ
DIZwMTSfbLwB3gm1ZX+3ZpoDsCVaM7XMUCaSJNVx6Uymvx2/+ZQnUAl0fa32zs7NmL3cuQzoeKZR
vENmU/S+m6p4DEJ/06nM6XfJJWHQauZNupMbLmKL9Mb2Rj8Cjwv2C/J3Nm2E7NZv9f93U5WAWJCv
8A1Ny07VK4jbByvp68IG+kTvTdr0zx9lCzwIav+AXlB4oCpK2da7OYnC9wgPAjP4pgV+zbICZMl6
EdxkMFgXkxn19+eeIVyU9cbipIaRW6WOCN6qEW/8VgSL/deZLcwtvlx9z1a11iuh2fw0cB1PNFMO
sSkQZPMXkrucQzdC6PG+sEqpLYL6lmB2SFjF8/n3kwi+7XbmTQnrHFsd7iRVXglpMVEwlFzrqb28
1si0sEyVhTdmya1lOcHB31VWQY8S7QUchnQXB8YGLNzuZVQEMeuCx92+SZ9oEjLAK5TYj1jxTw3Q
hO7qupyWZpjU95ZHSoDjJ1a8m2/DWM+a6gNUTed3wb96gSqeq5t9Of7nxuvoYOv/zZJDtFpBgZ+t
lP5D0GsfMg/RSGG77M5TQ55C8sVCJh+czRS2+bun9OGuY63rcqGuNOrLNJMxlVsoStt9AKiyIMb1
FOUK/hler27WA5fGUv9sNc51BchBAnLUbKJ1x+vVThLSDCuZZa6RtA12aTdz9V/nVqCcpvJ9cNcN
jWa7t0vypdgrISfrC+ToT1MpCl/Q0Etw5S1tilBvYyejJLt3wP7fKPd83hiH4exi7NdokqSwD1qE
UbCzN6hwD97/LciU360RSjZZDmHP3d8J1gU61GjZ3w1JcA9y5JBAO/AeQIcgIsqXMq8aPqN5cGif
xrtTrdh56EemtHOmsI/pZ5S6Lvd2Cc2JVXaSgZ2aC6dqEKQur+165Kbr/YFdCG7HusUXJusOkEfn
Re4ZedzQOYETxbKevFGMguFoGYvwohgZyGsPYAv/Zc+vcICha43lA79o9Rd1dYZ8MWCNZSI9TeKY
2mph70tQkb8yrXUj0Naqi5W1Tcqt+Vis6Ab11/xIzThj0j0eoX8NA2xsEv3jWaJ2BwJ48xfjZez1
NmbEMbadkgVEb7WSIzl4Bjv56pi8ZDkJNH9kRQTLxMGwxu0oy1FzL8ME21/jr1SiNGAZ1bQs04Sw
EB5+yMbKayhZcQWe/DPVSP/TVkRVTTqZuy4B+JeZr0/CldMAcW8x6KnuVluKwOk2oxCckBPKnuOO
7E+Psi1WSJexDSqg1+V4QbPC7j9Cn1dHtsxhkkQDsLCuJRGCeIXIq72100XPycswBW0rcewTywXr
8bXCp94g1lNqRtJT8kfqdnIeHBr+M8jiEyuLxc3Y/so5vkm7OBjuBiF6BKJHYCqZE6jtjdmeGKGd
vkYP4q4OZianiQvLgXyILrPlidi/V7kWNvjuczonhWR+z76upuYsDoIiQEGqsN3g97yxITqMtk9p
nr75g2A2vljRglmPbYk1OVhFXGJvpxgrKlLk32AUYx8Ng45yg4TT2P+zKigj3mtZJI3hlA0E28F6
szdvabarRk1DeaPVghE8pdkKLpvOz42yHId8SBV+QMOE4IQ3PrPAVI9LBZKWTnyTQc/Mu48vLZvM
Z4tZDX1RVvIU3oDKNBCEX1sDI3uitjNzH0vc5WnNg8Lv72G27YUV9Lfa2pgN71c0zb0Hj5tV3OQQ
GcZP/C09hnvx3PwK9LQRv87/bOxhDEGAz3Hz+0nWPjMpeeGIeSXl+bT0poeDnZN8XSKBMLWaCEOx
PWCFcAn6A0kXsGIgR3zmrzUvIH02Qz9gBFIG97FcApmN1HfaEPfbxndUDpGx8QTVPd4drtAJDNsq
wrJ+sZZNDzEoa/z1l0vdKmADgdgCk6dlWc+b/JfdHUSnzkQH0Y2kU7fnAocS9hOsf/a0PoJqw3Lx
OSAI3T+fz+iT8oOykmB5Hr5lDnJbc1332xTslL/4LW9T7O3SqZYloTZNkERYKtbVxzTu5MVamm2y
pDITHzYqECaNTcXbDNoMUdu6w/IHpNCjLaBtjovDjf1y/V60KDhBL6saVaL1pX6oQFzclxFUkzaq
f7AoeiShQ1Ilizy9cdB7ggnBmISnEwBglJJkHbzVkosxcwHddyDMC/BBLq0R72ILBRdY4jsWmnlS
vxfrlk8abMIe3D8L9wWYtIjLHwcBis/DwsoT9ZLSBnsFm2mHrF0E5oM/Su0gaChdnBm1XM/rE/Ez
fdGx2LJn5pB39yvxmeRZ7AOJC7VeMnptaTOL4jyaDRSckwYEbKtt7NKFrxOJbrxEfV2mx1dZmuh/
Ioe+TJks7FAKvu3sUMDHEIawX2qHXhuxgGytJA1hoVij81nOCKeJXeYBzuLo3L8gN3ssH/MMynpB
L3lMWHYHw3wdsHDKzAUX5Mx3gZAo4u1tYqFkqNj0zbGYK+M+xVdfZS9nkoeK9YgA2LZH2s1EDYVP
PfN63Et4ofh/ZfHQXJZWNyHBBLhrnf3QIJYrOQEyRdfRXC6v8TeXS76Lmi7W7+0IkMufgJ/OlVxr
Cwc9Z/0cfe7XO8XXVDHBI/FH8CC82kPFdkQRUWM31nspTAFq/IDStsUfH6yQI+BvVlw0P31ZE3aA
gZv5SGvWAH0hfmoKy1MXaZXD74ZUk8/QVg8QkHhoyD5/doeXcvMyrdq/6+8USX2xelR3LN6LjvZB
Tjx7OiP+M68kf/ZX0ND8ajOe3LTsLxez3//pYTiki58NSls+fgIfJQNjv7wqBFAt2zGo1mnAteuR
i+LdpCEZArxdPZUBM8+fIjxCwB1Z1czViRQD07C6sJOfavk6KAw3gSyjvJZH6DZLz2ZpDP2qAVxm
UbhdISvifyZ+M3zGmlz8cvuNoRrBm5hWSx4Nwe7BHv8ANM+v81cqp1SIYfCTzzYgEn2hRBHxr33D
5QPG0QvvPrhwRT7NSBK11RJxsW1nQ91rMiWcuAXkaKxdCKT8fGqoE/E4jYtApZPs1e1/ja/rX+Vp
GuveVICykNhkiUodVoD5PXZYRggId01umQaKzUeVP+4Ug17aXw1MUVkPL7BDlbvYaftmPheTdmm+
3iiE2i+HU7tZSN/G2ZXxS4k9jc2TNhKhLwklDYH4h+cJA1J3RJd/Ri18l8PdtihL/zwa/S3qBcKo
U/HXHaj+FIoQCQZXsqkMP6Bu5xjAcS9WpaXTTydHPgkkhEQt4bTYJaTInDtx+WW4cIJXdAdHhLEn
/E+FdfQPBHwkdi2pDsXXmzdMP7tibzdUH7Fmn5wYc8DmoofkVeb8qoLJi2AEOCbHH/Iz5aY5Xe5b
HDi4r0H+CpiLtLzqvkeDAPHkX6MxiDIhvPrFzJc68sDzmCkYUpqW+/ySI9zZp34onHf+wnu7thLW
/Mfr0uSXxqwGR52DCS0QBZpIohUHn5gSRJQCr9wG08JICGJGuU+Vi6eUX+8oTpETJb4l32ePgVTc
sdQs2QXX2YeDsVg/cao+75h351w9pyCUG7pY/jCEVtXexkN1EwNSs9kzhfismw71+PXqVVvOcRzP
6dVoLETSAAmpWXg9qEBePG7Bjjnp73FKj9JjYzMAwAsAj/kWiI2TFadCSaOOQBxVvhWyZlOzCDN9
jAQ5Niir4ZckXuuYypgOhVk605QR2Z/Loi4xLKKnaHvfFuMUcGyBZxXkmouvAApcZqBb49YlKG5x
tvFKDCcAG6oF/cpMRJHtBDhIB/Djdhjk0Aljk/quw95ARgEqntS1iYUHEBrrvo8GmDKPxt3sMdQk
X0mcYWzuf5O5v0381eVIFrY8ZiT1w0G2u9X3Z3RIb6Vyx4uF1DPRsMgm2nD01Fk72rNIXafyv0j1
FMt3z15Howq+xCtW2ZAu0OrArIK3Upify5ChTNUu/SOfYiTeAhYQNZvDjjcUv5j17YDh3nt80gVf
QgiH4oFs7huhpab7jAX0ZT2GIA3STJoD46qDyforB/5ljAC+V5FY7Ove3tjJK8RE2MqPq77jFBSu
UmG2rAZ6tdK2JMN7X6if/9ErDFqSvDZAuybIAd173U6/GspwOe2rLRn31AAS9s2QVRSVyI1HX2x3
RMCp39kgDqI/LXJ1YpHw7ZPOusnc6kjHXiXIuDIMyT9BjNVdpGX1xu/phPNURzcXUSzLkHCKmVjs
h1ULj8mgxOq6g+whHjhbwaLcJ+3Uftz4hKmgeS4vg17RtogfUkSk3ecBMYabtrXhu5J0+4yz9d5H
tAE+rrBxwyhDgGo5NnaxpRuJH4rYsPeKqgarq3afiRxt82kiLn7gWv/L19Uy38USMnF6FE64BsTG
DlOV25jp+6vxeW2jIinHrF/Qmq5I9yGdcjd6nwnE6HMBpjhE2eSwG3NSirzm1Ig/cHjdLbnWup8X
MS2Gs5+16rzU6ZMpxyAOhbxDUG8aSRUOQ48sbrtYsFFuwfCErEHc/Yzyr8y14Pt+piCU6+EtO5HF
1vCpY9vC/QO+Heka/oDWsdl4oznEpOsCcYI3XlAiJj8NYU6GReqPcUk+3TG7GQ1lnuw6bBqh20xe
kPoTBlhTg0kO9p0mTkLgZWAHzTfvT4C1tKqsL7VnTzs/Naazze+bWtKLUEsx4N/bYdAIXcvSZF0d
VhmlSiRlj/iRbUOwBGrtTP8mKexzoafVN62BVUfGQ81MBav3pGTN/uTdC17EAAMW/BKj8z4mqO4F
C0VQPvlWCo4hJz9L0EAjYjzrizLCHVxRKI6T5BhG0zl2u35lpNte1tC7udJ5TRp5pZpF7H14YyDW
8u1OQkGz+lD+V6BeGBpbuc6sLMfyVz5iQl4XPUiG7Pw8f8K6qpCBLutEtE/o2IihA1XFdcCAqzHo
2j5tAo1Q+VsROfc98SrEEX3OoEjXqr09D9XxK4tUvMqkKquAru+aAx01YOk3fccaOl4TnnEoJukX
KM2uhgYiWYSlA1P2Me0/AP02/Q+7Aq0tQ/5HMB7hAW0oqLsv0kqhthDxyGBt55xCnt1w8HvWlAIc
5UWc7OkrXIY2Zy6kDO9mrUA1XGVf8ifjm53p0rg3HDp11bCSFv6OP1JNgJNpDgHN0cGNwCXFBi43
aDBL3rKttwyH+ZvvT37jnVahEM26N2lGEJR7CqeU03N7+1f7uubhJ20620awNMEc5yw4pNa0+jtG
IWkT3Kcrz3th+NsJgYLtJ2T598Jv9sNN4anHpMDL/GN2I2tUsuLDWSO4/eggFJ8kV0iNK8e3ExRF
SAw6tI78R+ANUPK9otPXJN7Jfs0PjxeZ7F7ez/QTI/ONL8HBxuHxXIN9N2Xi9DV1RqZEq1JUeKHe
ltbIqbcsDalya075xPYkQ/vGvu3jbNaCNKf7ZEbZDyDYRfiJBQpmydoxh/twEUO3mLKGcdvtfcFU
sHIT/i5sSaPan08RfE+Iw5eiqfBmJ7Daz0TcrGdvZOZ0V9nm3KePeJ6E00KrrivR+JkQobxikDsu
PiqrKIm4EaRmPlNcMgAwfyOmHUGnUfTDi85rvobkEkWgPlVTiO30Z8RlphbyJy/Al6AoRPxIqCGl
ZsHvAY5rcAoknMbfYOnNis7AQWaDBU/sBEh+YXeNSM1WbUlQDqupJ/jVrYiZtvlYlYe1JiDoNPes
2fYWfG9dQOQ+6ekd8j9G5cNQuXRGURYgdceMv4Xqww5Jk8vqxnBopn/fNcokgoasmZGF32zWo1uT
T4h3jssquVT/AljwX+rUGiTJRL1fFRFH7W9YzwQfVOc7pRUdpenRKFtMvoOXPiqbPgm7HoyJSxWP
B9mLXFiIV6ucbZ9zyJ9UJQYLJaefb2R3mhf3NGAsQPsdhQY5Y5qxK/JB/csLTHWmQpc8pyIrIjdZ
iDOVAfL/n1ShZWG37iNxvZuhrA/+ZNYkmSEtcFIcLvxt9qlc+Y1wNT3+nzF3kuzyWfAz3r07AbZb
6pR7AkhDoqIvP3SjYPPX+xMgoMRMc7t53NsfoFkn2nZ9hOc2vmYdaOS0ogd+3mfjODT4eSEsBSAg
wtF/AjOacxUmvjjbIzLdSaBlbWvcobu0NJ5ZdNLK9Ei4H1EtsNr8GsIDCNgsr8uGeXsPWZrwM/3R
97owqe6U6O/NooRQNnO+G6PJQePL9yWvZ0jbT1Jndr9igA634O13t7/aVMvvuKpRAsH6t9QnZO+0
tXhHiSZnlmTuJy/F1JgrdveHUSpK3Wqlxo95vr4ANICy3B4KnK/77/A0ypDe6ovMXJGz+yPc4mqF
8UzZxHMXGi0lmy6nLw5emSF7RtU2Zkef3D+xK0vup/9RZaUaBiQo/ZlMRndE93oOyi4QwaPQngiD
GimP6Er02fhWs1mK1OLORzyMYy7qMRQE9oKwfbJdpVggW+72M17UGjRYV6V4uGQ45WrNh4dbPzX4
nEmn10ggIzihreztkmUgmrBAanFEUJC7E8Og81ZlibI3T8kUsz9NnUXaYb4VSGvMht/EfPNJ7mJp
VTUaometgGxnf05Th2H9fr94DnMSzbWLaOYwJWt3XU5TKMRz74/9x/PzXih7AHzEhWmvT2vBvzRr
K59Avz8zGSw+GBiKGEW76xTOcrlGWrDzEJ3yzv78tDJzY6Z+DKOY0qksN91kGw890rh3JgnTRAcX
PSYq3kTFhaiT0eo2y3OT/99m78oXAuZdB5QrxhmDV2qxLZbcEUuUxIBxyIjjGC4Qq3vZ1Xt6FQ1M
nAUMj5MurtjgfAB6cnXnwMTN+qubNbq+/eF7zox3vIOH6O7t4sKtSLrbMApx8DfeHf8VvE9azUNT
vCYeGqpaLYIs8U2jCbSCWoqPebz5T8TtEekxohgeB9P1l4yfq1TXLVXoFd6fuRREKMzl+l+JwBkh
VYgQ5bJocJ9DqsuXuNCuUsgfVrc8xnXtoh9iiRX/ctyfQu7FKa5/7M2zwu2b4oYx1FaraSrfWhZf
jsWo6Q3QgByZEgGwV0r5hg3qDEWkZA2L4IcBDCj8WjDC0xTudj2DL8hjwfvmAfAa7N6NpZA0jh9m
cPFGnECLuZqQdEe2SfyChnRz56zTRIxUTnx0vqwBmEUUNbR/MdfGdg0mVbvlJrN05xAyUtvPVdjR
VvyO8FUnqyb/OV4WMDL/Bgy4l1YaTsC/6+seu3f/MfJ0ZfotBuZJ3O0GddlSKLmstF6L02ZmsRhF
TROpc+WOkmhQF5pxP9cDK9hwlp16AEj0GrdObkiQnn2PZww2JPclSoB+Egz4EZQRqnaMrYq/M96Z
4FWK7a062o4O5aUxuaaJxDvN6R6M/AHs9Ayxw9I6pTmOXqhLJx6/Nj7iIt3Pm1q9JhGeDlUnElhY
EUo1H8p17I2V2Q4/aUGafU5Es+x9Lkh0UEi6qSE/jy62AifvSES8w8ddeRAjLpHWn9tIna6phXnJ
6cF1hwJZ4LfIBEuCBTR1tzIvdmKunAo7IpIIQsmNvh8s9EacykmImItoLJMQSTk4BGEdTPG93IGU
IPhTv2ABGtPqdUUcutTNm4SDM6Kd1u4G9vpQtVg7oWV6x6ThIc1pKNX0hQQ6P9M3JD/y4Hkb5CQZ
jJsESZaLnW2RvCHmMrDsy/IayQ7SevqNyG5EvT78gGdTF2m3owLooUJPNnFTglouLgddWO5RdXyb
luav5+pUAKNKuHTWqIoi4uXfYgZk3EBs50p8fnR5w1bEjlDotCOxX+GR4uySs6hHz9GTU9q/f2H4
dql8j6yd+5IkRvCC1qv6FY7b9RI900xEaLeJKVn51KVv2Q9fGpWDF29nDpU+lqHS/TlCIgdumE7H
TL3jPAsxik92tlgpN541mRoa33yIBE3opdraMUKeeK3vXHXD/D+kyukEcdTyWV10LZ5dpBN2URBE
fkqf+APhi8JigMZlYGl7Ly6LfLp+7LSlh/ESQ3/m+G0kAPNTFa6EEwlA+JG6fcwdVlntWSGPoia4
c/8nUKwYyufr2lkg7LHC1xVzRsIGVdO0qnvRKa2BoAe3cdvw/wkWXDayrjF71/p6nVJfKDWPMwwg
MIELl9v7SnES9oKlHPTfhPuTQaYw7CiLKB4PL61uhDDM58QTh+3TUxRiNgveX1EQQPMs87XbOWZ+
/PPwXMfhqSsIzdiWjBHIK0ci7ffXeanKWn2hGAiMyqnfxKxH9zRFSxj/sv6ANsi29oy0jSSpzBfJ
AsTwbVBW8frEuDYUltqCl3qgfXDi7o9Qc8Ad94oVzkDvo++r63XXypPhrJpBPymcFqJAK4kZHA3h
UEquHRQTMdwXU+wHvDoIcA841A9mlFKIuTUsW8BVWn8GQTcidO/VPDO3h+9pxIyuG7cQNS/RTATg
pGAH4FXclE7ddtBaJKzG6WM+OAxhAMXYHbuYvQ7QmFye/cMBXLfRPgkO1SSduuwHJX5/v8ANG19d
rK16ZrhvJh96kALHrNz3x66LVixDMdpfbfmgm+3KApazwGYTKkUOUgqc0h6cyJSIbvi61h8cLml4
ywp4BHKvGNhwnFDaJU+cZwYrT+sqXaT4n3UHXETsBADxs6gogY39eVka9TDgQWClSuRsAYtgZ+kZ
l0g8nPuGvS84ydOGxXlYvaFh6z/l6/SRg4xcdF12I27zXFNBIoXkKAs5VshyzGP8qNHBBj7ItPDd
b6A3B7U+KOqzpdm4iEwx7g4YRLpH1fxLawGjzWY8MRlEuAk1ltWg9xi9iVOHd8zZkZxyIIE8l0CW
xmb2pQJq57rHafKIxfjRaNCoHC9K610JXXdhRa71MKn5zl0xakmn3OTuB7yVfDjf2kniSx9QCvO/
vt1u7zH4LDgNp01MrcHV8OHQcHJYAEwnTyYyXB9F83JDFBd2NU/YKr70vwVbsAdGDDq1+uh7yUac
iBLngXEXwSTAYkirTp6PwHWfiAjriYLEAhuCTbImB9N0HDGHH8I07p/13Zm2o21zzwUrG40XzZFY
PghTXRc0VUUsVVyO2fQn/ioCuh8Gzqv4+88vCHP+LQKvuA99PwYpo+OMDMPP7Abu/AIPtlzPEcvK
bGtrtQRFhNM8ep/jZ/kc/g/xTyJmXGfWyGK+XVAVQ59ZIDJr40jgAV/loqCgCBPyj4VGaQkx6Dcx
zUjEb3r2T5472P0tBkNTesi74v2mNn0ODcPSjWoOrLQF24LMTAoJE5Qvco/EhkkH5WmAUQaozcGi
V9mgWBWRv0Zt10gSbH/jOOwhZ0Rtf76KL/sE9MEwP3FZu0vCzUJueltS99eLRBDH1MLiT3ySbzBK
AiFUOJCZaEmEdH/n8rgs6f9v2lprZ5p8g81jb+eBH/62Jxk2/TpkT1k4BmtYEq1niChsV4lXotg3
Tn0C7eRVHhAZPKwfymhULgE0D/Jm2jj02xZv3gelJeWYil58oG8jpR9eoeLaPvDcXDfWr7cUPTkl
xIa6SaNjkODjGje8fWJa0M7O3slQHoqjrFTpZFYA6HbObRxD3IMWUm8Jyd7Ro5kk+Rl6sglci3fU
geXL9y+PAMz5BRvXvGGu1SbiVmPj+QZTlY/Yf299voC6MuUDyk3vNi5jG7X4Ct8NyNESfkvtwiwc
LFQNw9iB87CsIn0kgf+8Y4HgjtK4IohbP/6npGjnj2CpQ7odedraCrvrND6fegBAL+Po7nDqGHmq
Nan/QWxvW6I9YOhW+z8dTzImAr1edb5s99W26fly5wJUEN5+AOyW7kBe+u09fKqGjIVqB97IGbXA
9Rql1grXDC1FOb5lcgRMt5rdfCcfSFAHV+qX3OMH71kbIdGOmLbOCOcU5Nj7evr+sL+1IMw27rvd
++csgZegUPRfVfeAhLFpjWgMNh/EcrGKdehVtrOqIDEXEr6tHG/1EBiOnJhpXVlAVCSSD7FLLXz7
G4kQcy1lDoqu1crJPcaIu8KQr6ZDj7EUzbjhrN76zc7Hr6nGYqmNachHXtNwVvo8Db2agDmmNN/z
udqUfdmV1YFVh614VHMixYORKZ7dwI1OXSS9f3ypvRmV99uWofJfEKpkUZGudqdoCKgdf8qdIbve
wZ0FEBdVx121FhGhLUC40rqLNUy/zdwouFZCkmEPsa0oJT9l1yXshDeb1wJQGOKFp6b6iiUUvQyx
/TGNKKbgkMbPCDm2idDJMVhAKASbvU9cQ+McjIiJV9rUoQUzrvr6+2JLbxixxHrYTM79avmdTfbn
RfrUEFKJmkeVLitbbU+IOjj06Twq91uCp+WtxAwEr/mtykNJFHLRcBVL/q2x3toD2UYDCLpu1681
c4uABl3JCNjZafdU8NU3HOMaKFXRkMWwPXTeBQ7a8jGCWfF+X69NhP5l5nLN6sgfv4LQcl7QNxzz
q9FzrezwO4EB0AepJsbEe3SfKZFuczVPNJDXtV4VpNFoVmADkBtXOYJx+POJZWPU5gBCS4QLlVjE
QbG8r0qrOHa/3sWcWDtKUaKm3muluAZUUwIXHbkiSN9LhTH3u2mvB5m8JbEryCFv8K6hjRylJB0l
RaeVMcUXsWM+JAnItqX7PNtjpRKp3IzFP/7bw7goDLPOXx3hsNsm8CzTBPuoes/srmblJxJdWyqm
SEKTz0Mx8ZT7CtX2Qw9WJCzCB0opC99/KYUlzlxdINOpuxfPrFBrkZZGKTHxOebJBgtwPxFyMVJG
lDRXg4OlLhc4/nY0Kk+9rGC8NGBe0ksNV2VK0NLZdjTmQVyf1rJM9tPflLO66NuARI4poeeV5R+z
lKzmeXvb0eFzzNA5dw4KRsYudHcvbgn6jqjsy9pPyuZJ3f3G2TIS7W54h2Yed/Y6Ou+kBUddAmiC
VnT4Is18CFHEpDxf13qKSzcoDjBmVU8r6GpdnH5XWpm/DGsCyA2nCDB7eoqgFCEez+PpTO/tPK7P
xnt1GlMyuVzj8wsNxz10tjddP+5SV8TwXa4RKN46uJGJtbVbXxOZKMCXEStwthkYY8DISnPIpIjk
8EYw4hnbAKEPDHJ9nnlc9XXQr2/srG+xeLAXR1DSjbqUOfKIj1OejmuZzR8777ILVrCRfHS+DPY9
0X+/E6E5DQIQ8mN52olqnrGDe+AjMXNIoNomidH5265bsJYDi1XnYUatA04Asu9t60o+Upn/NPFq
H1TF/9Rgde+H1IzBtfMBeKCzeISH+afVNQi3tX49PUa8NESOxV5mRRLZN9NtpY8e5ZN+/MOpw9us
KST8amRdyugLHca0FbPSEsOl3BqUeqIHnHF5obKRjYwtdtqqwMIXSFnihUmum8zuQJr4i6ep6paA
wj/dHM/eHHiVu2ErgvwWjyhddyoEkBkkA9QUraPUPKXSej00D1GDWo4cedQKzn1NG3oQAiLxT3Z1
D5iQ/27YKd346nWWW6fIRqWJ46qDR38DitdUDaPaPSrkPjUIx65sL3QFUNF6Bu5k96cW6Ggz/nuB
R5G8VYro7TBd8+6nl77TFfiKJtP0tra+fkST1axIrnWlDqYoc7oHg/qwG2qfXYztozDjfhXLyrlY
kyopNlFvcoM38V4XMoQVWZDATpJVN79hmz6Yqn7mNxcrMq+9HvRpcytXg1yIke+nhlmrdos+hP4b
YtJA5l68aihVXLMimDI3T5ZmVHCl9uPoIneSZ4fCOjEXkrVE+eA7sL0r/6dWeOXx5uuzm4KkS94y
8FMeZQ7HKWbgp/Aj6b6AQysVZ6d6J7ntIZ9YCqRU77elwpA+yR9fbR+qhnlD5tRpPsjERwGH77Hj
fiMFyNptJclBS3NjKNFGJqVd/flpAqlQ+JCPqLKSSQS3fQlsfQP2dquW342TnE59K93zsQVqpRWY
bWUFf1nkCDq1Fq8sSmkYq2vY5JscJvGSMOcXWBWs/cHb0mq0t1C70hys8YPqxXaLUWhtvo5GKnMq
UnfP0te5PABlY5tss6Mej4/e1KIvw8NsGP6FNdWgFYxwbZJKNIoyaZW9VcCVM8HxRxhQARCGkcik
s0wmwhkwmLcbLnGA6nyJBWQELWKWOK1nQVZRvD2c9YVcg+Xv7y+uTGtut3BZth1/+1pypcCbFSB7
Jc/xPxhUF+dPTP+ijptHuPmohNl/71yXBz+AbIOUnpppV2h0iTJqjrPuisDdgojqSKYeM1XMOJ7h
srcun1UyFePoqSGqj7SWB8doeQ25g/JnhNREUL+mOibVVd6ttu06tQBh1uhf2TtCoGbVxddcZOfs
9fLi5cG1/B9trG266JoNP6tuoA893jZwPZWo8B3FOVgXctpzmh/YvcNaNyc1mkpgtL954Tpg7LA8
uEtokMLb5VG7R/5Y8rhkY0vo8YJWymfLvqXu+Y32T2XgpkYnRbWxMB27VDyFnMFhbur8HSmvg5Rv
mA3RqktLNC8HsrwsbqGoEdTDMp2DPxgtQ1HvlYlnOQTgi9+tsnJXtnTkKxJNiLwvXrtozxT4iuxG
VMJXGYWL6HBxfgO2JeY9OYvd81M+9tQAgRaYtL3QjQTXYxwQqsQ81p7nmfgQmCzxRIh1jESBeFvO
B3YdQib4fEFuQ79Cij3sGtO+HDh1y9B1D1elbmPs/k8//Zs5lcqWzDMdUBPIIp4y/H4NW/zzRk7p
n/oC4I18RA8xpy6SHnOL6lqIf7H/mHdbY9WHh6TMNdIdwL++rRCEoq2mfCMP2ANIBfZl4ENI7bJp
uWqPTDxmSVOHt2coGI0z5YT8t5R0O7mdQZjSLqAbW7A6A+l4KL9WDUNS7cmQFTzM711TggZddRiy
8uZRLwt8sHB/6gHrLCYYEpRx8yZrHnT9dIYD+8HMHgrdw/6VAYxV3erf9h7CC53noDO09futpd5V
q+5pxCdjtJFVY+/tpVm1xsW2S2aOShTRRpZB4uNUAjoIz66LEB5+iJR4gfs1hLE4k3AqhKDU/mdD
SbaJcBcqGIXTXD15zMM/ctvv+1dxvCYnN6F96IxA3YnrzExrGjRMqcM0uOURuPgryrp9OoU36Tg8
GVHilkC8jB1u/6xlVhSGF8NbRBCGr0F+/6WN6WtiCJr5/R2CM0vkiBbZNR6xow7WoPAtZmYSdkUH
yBnUtVEJyAvnHh1/RHHbKcQlOu2lLJdhb7ADorRDmGrU7NI/uwZDyCVbHUptsPY/lKS4bcWlIJvW
Fxqw2v9duL3Jf0zGcrA/oVNEYYJ9kGSSmSNYr4wDlpIzs5MP94wJJtfFRmipiuBNxDC5htoBB3l9
FKQJ55bInK10h1GpG3hEzi7DIrJ5TQbTHFCkwk46vIG9K3RgSGDRn/peakHoTS9w/cHVZtpwJ/ff
7Q9B6yqWq2Sdqy5ty2giKzcKneH+Xo0wIpgepI6sE91OozXD1v6ICK8CeJENWe4mt8B2h2OPprMm
olkeLzqq7sgrtych/prLd+uzkKXQlq42lRqvBzZ9alKwABgrI9v39CbX9aHKA+FBAgvKucFZokKU
8dkWjd6KHTdpzCy8vlDIkhQaNldx9TgN9g0Tl4BgmN7I3WnpSZSjfBBP4dXo6xuDcT57z3bROpNB
QsXJiSbkyN8FHPBIc1jr1TdckY/6bfX94NVdPTkMlWTfZBvH3kgfgVJaOcBEyK5SvMMh/Bh1bCPP
ZrcMML7IkPAtl9sJZEta8qM6FfUyRhkrgQ1b1UiBIRenozhAObL02H3IZRdDp1eQlnL9Diwkccte
UNvL6vBES3qdztTZ+TRY5aUIZLyDdg4vAcKuXbkjh+8XZ69f7Yq5azaA11L/0gyXZiCX/zR+BCrZ
NaciHsygSrKvqouFJE66fQu//Wbhwt/3x4oWffmof9JHsPmfS+wuaIp2i9ZIvBT7wpF8rElzNLRp
PN7byDgzULNhzLal9ZTTHXel6T3VXdDGg8srz1fCqAqe67Hg/bWCRLUxyLj9jRNyKRUzrM/oKAxY
hUs7otH3fpqE5ZLlgyNOGAE/iUiBtfSJsJW2RfhIUDRJcA3mQSW+5YMg4dDCWxCopI2urBEoF89m
ynjA2d2nIueFc58kKAf+tAMz6Hb0h5mD5cpBNouR/uROp+J8tXdYhUOqJyLLu+9qxYypx/7qPgZ/
4QTRm431ZIP7Et+RhIRFNqKQm7wQ1oocEADaQLZs02fZKcODG52k3AUXXoKEw7biioEozNZXBZgh
UWocfGtOBBls+V1VAUzz0oT4J93lgdgamXNuRiz8JHBDy1ZvJOA5gwNUrK/3ZPSwTwUmhZ3JdKk3
m85Zf0uju8MQZemonx+hZ7T54DtNESRzbFjbfXQpe4DrdJuK48KiMcPiasn5hiHlUYX5niK5BzBi
NmVINBKrV58TYiIG5lqDsDvprXPjkN1q9stEPP5JAnVk+/HAiSVQSRErEwH2K/i29CXTswoN764p
uvJ20HBt/MQb2VIctUVu5PmiwqHQZxc9fGeLY4EQxL5bL8yodzOKVmQRboo04rffhYIWotNYsBmi
ZakgbphGRyxeQxL6HnVz9UAfqKOJKw6PtBJUJKYsyrcDOUBS2oRyHoXkk5GDTTYrjrrDOUh1Pc+Y
ahuhFBq2hSN674GVRq+V9xuwdHU2W10t0KhmqdroKCCdJ2EGm7O9XVRJ3nFwqG3IKS3ShiynRzGx
EjtEJZdK4EFg90VyUFHu51rkyNdNW5W3NnzolO49Pt6Fb0ycj4q3WZfjHRxjtu6g/48tyzuNgkQe
5Ptxl08fnT6IywvGN3axpMbokahiY3HOBnkKHauicpGeU6JA09NfRRRdiQwqm9hxriLnVcxrOX2/
THtZO2h1m/kPonFlPT/oBvcFu2QT+18npF69TmeGlhhMVMhXMDFn7GqcGQLSeQToGead+nHt1w5m
hiDsJmyUX0DBZ995hYpDn5gAkoPMPciAwI5meK/ppmGO2VDbbK1CEz22ml1oPBrpdh58owsJwZjh
agjiXo+W/aywm5j/fG8QkmtEWI7UuTXAf/dfSCOAMvxCiCdxfguu1U+A2lzF2xt0pBFmVopHFVcS
E8+gp6Bko1nmhHXqO1scSOWy00/v1znIu/v7wUlQqRU4q95e3lT0sizyasdVOoiAMh2Je3cFhV/u
2wx8l1iYbzPh7fZnivKbwns+SH7OMvUKjX+jXGPnxjQ0ZouaVumwZUmk2Tu+0PvDZxATc2v4+zXl
TpclXjsKIQXcj0yTNgfXCfRtcth4lJWtMl4nsbk6yEjv+Cqsn8inmjJkKfTIOUNcJBuFxaw6iZgl
GoEjqSORt/4UHlN1Qr6FIv9xOuZoIvfAqYwcqDWOjEGbNhQxo5ksxFzBD3p0aA3RzdsSiWUCiY9W
RvedrXKljd31LyfjYMiA9KnoNQd9fBUJtMtwKQ51R69ACVJn/xO6TS89avPIDh2WAc5tKMkqPC+f
Ejjajo8kq5YGINXDITDWCmdKd/pZS6FdPmfOEOULviSS/T8ZtIDv4jZzljM3/SdRmvTABedhQ++q
oOxfsf+fkWgFG3APRdG4SKeozmekdn9qvLJ0WN8nYIHTS9WtqhVkXM6WSqPOJSaI6R9J5lnK2st5
NvKIahRHntU8NQi75Q6SEXjp14Gmhlw5MLExvUq/Na8c23Sj+JAvt/qDD9OoWMzWZg/GNQMKyl+M
bOg/qk0MwQImA9Qc1Vwv8/BW+rTUWHUrW6/Bh2KlgWNOYR18vHwAZiR68yXu1LDZ4l+xD8TLmGYq
kf2Mmu+82LthIDD0cClMjsIR1wLNCkE953/hY9I/0M6ZHV3hQBUlmV2+IKVjok+RBcmu4mF8O3XV
RYDgkQNXVY4A2c16oYhUSc/QEK2kfq1Kc+Gs0WGxW4ooLiDlbo1yg7/olD3uwWUNawko7bRlMlLy
MQ3gmmIf+JfDw4bjH+QXLKlFgi3xqVzfXspNps4dqSok9//seYXY8ZBSz4w2CRGR9DR3uQ2M75gD
JaJF6HIjFeM5+2UJZk2LIAzKVOO2aD/hOX/3G1RUM/uEfktD8EdMmHsAzXKrxfBrlPrFAfvWSUMV
/GOLVv6J0yJihG1sKaEOrNGw5vf/GjiSvILtCiZLKwAYiqRmFNq8GYAlKuYDfTr4IP4fR0lyuf4M
eR+vs+T1FDO5VNfFOsGUhIwGIq7NkRzYlS55BXmJ7Mnwl450S0W4r+OCJGY6r77hj3BK0sgEgbLV
hldvzILJ/2aPQZHnWUGNDdRDm/uwwchKe2yPybvTP+JuFyLyqctuG05uBytLXoHcKzsvatjLmTs8
4aBBL3RI2J6FtfsfTpjMwRszV9snwJbLWxDENjFx+qaA47+h8CDFyfjaMAkJAYTl0aB7ok0uw6uJ
vL3IQEJkIcbLr+1JDMdtka8/e1YW8zYQ0GKPPARnY7yr5UwPxl1qEIY+YeVhfXZSWOMQvLYmGURE
e5mvfDGlzsxNTG3Kkw98ptJO12y10Bxf8wjcv1TjsPv+TiC+c4Oh8aiIDOkYo+VGw8zFGmZEvr0e
KUnojp9Q4h+ArQN2ohdz5mbiiH4Kc46b8FTU2BF0usC8XynCt+MRFagIc0LJXtjtSLUWAyiFET4L
f1V4MXah8AvQQtsURcc7eAVW8T5VVoI30aMrEEH8Mbq+HJ5qVsQA1g6D9qhHGSvLW1jtVbX02HPX
2Q39dvU4Q5cdnjXQ34M7XrBNDWnsy1W7fdTyVe+0Bd3hIbXm+gmMIWuyWC1JgSe00+v05kauFOX3
ykrIsKdBycS6oi763hx6e4MKwQn3iYHrOQgEL0ZbM5lX5J6uRfjFY0QbMBBc+jMVUJ1HKC/syucT
apZ8QzQb3xD+eAKjBrk/ZjbhyTEtIm2CevaZOFnG7YUWtK1xm+CXAxBHSaK/Ra/5tIBr+tNinqoh
XwxD7P+9Y3HfAXs6Nspx1BLUwLdSUSZo2aAoS2F8do584qINu+w8wQ8ILU8+AcedU03+JTk+mscD
3T3O6K9eWWAmsFgPgytZLiLj9RFMQRHnrYI/fkDW/0ub3kxYmSwVSvRWbjUyVDcc/1zewQc+lbRe
vMyu7cAM9PUqm0+nyZB0rKO1674nknt5LufP61gVbC4g287HP+DN8RJLu9xdGXgtn02Zhhfdhaa2
6terJ9Ajdmy51HiFDtNUopNbqYoJvknu7zuhD+3RZiF06U8T08whAVra/g9t0adKmJhFV/+ECVyb
U8hG+yV6vsyu+6pOTURRLMh/3cvAVHTjpqCmI9oLEwQGfdkwYXl3zwBZFPI9rj8bggrEGaBEUNhd
JKKrDFwPaA4DON+vAixhlhyluVVjiD1ysm0vxuoETPl6rK1jLNZXspzDzcTWAVjiimaNGTtrjKwD
1j7p23A4O55LtpM5sR9gH51dEISrarl4yErjfrAaas1riXdl6miYtgM1kiBXxFOLEa4CRw9f/79H
R/vXOk4l4grl9284k462QzuRAnBEhya+K1nrLizRgSqCuDNzKMIpHKQTMBVrhsEbdUKnhL5esPov
s6DB+jdUu9T3rakMx/6omeigEOThyClsJM4syNPqRf4qAAdOgsA8vDXUeSE9Q1Aby92tb2D2LceS
79JffSUx3kod1lKd20Tqll3SNzYH2N3NfF0CqQ5ntFoIMCV9LyURgTtGLT2BdN7+YCatzjVBxBnm
/QQ=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0blk_mem_gen_v8_3_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0blk_mem_gen_v8_3_1 : entity is "blk_mem_gen_v8_3_1";
end axi_vfifo_ctrl_0blk_mem_gen_v8_3_1;

architecture STRUCTURE of axi_vfifo_ctrl_0blk_mem_gen_v8_3_1 is
begin
inst_blk_mem_gen: entity work.axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth
     port map (
      D(64 downto 0) => D(64 downto 0),
      E(0) => E(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[65]\(64 downto 0) => \gfwd_mode.storage_data1_reg[65]\(64 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized1\ : entity is "blk_mem_gen_v8_3_1";
end \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(30 downto 0) => \gfwd_mode.storage_data1_reg[30]\(30 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized3\ : entity is "blk_mem_gen_v8_3_1";
end \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized3\ is
begin
inst_blk_mem_gen: entity work.\axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(28 downto 0) => \gfwd_mode.storage_data1_reg[28]\(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized5\ : entity is "blk_mem_gen_v8_3_1";
end \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized5\;

architecture STRUCTURE of \axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized5\ is
begin
inst_blk_mem_gen: entity work.\axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      E(0) => E(0),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0c_addsub_v12_0_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0c_addsub_v12_0_8 : entity is "c_addsub_v12_0_8";
end axi_vfifo_ctrl_0c_addsub_v12_0_8;

architecture STRUCTURE of axi_vfifo_ctrl_0c_addsub_v12_0_8 is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__3\
     port map (
      A(12 downto 10) => B"000",
      A(9) => A(0),
      A(8 downto 0) => B"000000000",
      ADD => '0',
      B(12 downto 0) => i_primitive(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(12 downto 0) => S(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0c_addsub_v12_0_8_47 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0c_addsub_v12_0_8_47 : entity is "c_addsub_v12_0_8";
end axi_vfifo_ctrl_0c_addsub_v12_0_8_47;

architecture STRUCTURE of axi_vfifo_ctrl_0c_addsub_v12_0_8_47 is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__2\
     port map (
      A(12 downto 0) => Q(12 downto 0),
      ADD => '0',
      B(12 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[12]\(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(12 downto 0) => S(12 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0c_addsub_v12_0_8_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0c_addsub_v12_0_8_48 : entity is "c_addsub_v12_0_8";
end axi_vfifo_ctrl_0c_addsub_v12_0_8_48;

architecture STRUCTURE of axi_vfifo_ctrl_0c_addsub_v12_0_8_48 is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__1\
     port map (
      A(12 downto 0) => Q(12 downto 0),
      ADD => '0',
      B(12 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(12 downto 0) => D(12 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0c_addsub_v12_0_8_65 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0c_addsub_v12_0_8_65 : entity is "c_addsub_v12_0_8";
end axi_vfifo_ctrl_0c_addsub_v12_0_8_65;

architecture STRUCTURE of axi_vfifo_ctrl_0c_addsub_v12_0_8_65 is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.axi_vfifo_ctrl_0c_addsub_v12_0_8_viv
     port map (
      A(12 downto 10) => B"000",
      A(9) => A(0),
      A(8 downto 0) => B"000000000",
      ADD => '0',
      B(12 downto 0) => i_primitive(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(12 downto 0) => S(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0c_addsub_v12_0_8_66 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0c_addsub_v12_0_8_66 : entity is "c_addsub_v12_0_8";
end axi_vfifo_ctrl_0c_addsub_v12_0_8_66;

architecture STRUCTURE of axi_vfifo_ctrl_0c_addsub_v12_0_8_66 is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__5\
     port map (
      A(12 downto 0) => Q(12 downto 0),
      ADD => '0',
      B(12 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[12]\(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(12 downto 0) => S(12 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0c_addsub_v12_0_8_67 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0c_addsub_v12_0_8_67 : entity is "c_addsub_v12_0_8";
end axi_vfifo_ctrl_0c_addsub_v12_0_8_67;

architecture STRUCTURE of axi_vfifo_ctrl_0c_addsub_v12_0_8_67 is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__4\
     port map (
      A(12 downto 0) => Q(12 downto 0),
      ADD => '0',
      B(12 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(12 downto 0) => D(12 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized10\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized10\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized10\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized10\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized5\
     port map (
      A(15) => A(0),
      A(14 downto 0) => B"000000000000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => S(15 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized12\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized12\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized12\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized12\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized7\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => D(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized14\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized14\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized14\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized14\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized9\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized16\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized16\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized16\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized16\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized11\
     port map (
      A(15) => A(0),
      A(14 downto 0) => B"000000000000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => S(15 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized18\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized18\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized18\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized18\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized13\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => D(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized20\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized20\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized20\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized20\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized15\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized22\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized22\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized22\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized22\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized17\
     port map (
      A(15) => A(0),
      A(14 downto 0) => B"000000000000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => S(15 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized24\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized24\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized24\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized24\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized19\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => D(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized26\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized26\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized26\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized26\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized21\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized28\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized28\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized28\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized28\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized23\
     port map (
      A(15) => A(0),
      A(14 downto 0) => B"000000000000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => S(15 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized6\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized6\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized6\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized1\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => D(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized8\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized8\ : entity is "c_addsub_v12_0_8";
end \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized8\;

architecture STRUCTURE of \axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized8\ is
  signal xst_addsub_n_0 : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "virtex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized3\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => xst_addsub_n_0,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_generator_v13_0_1 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_generator_v13_0_1 : entity is "fifo_generator_v13_0_1";
end axi_vfifo_ctrl_0fifo_generator_v13_0_1;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_generator_v13_0_1 is
begin
inst_fifo_gen: entity work.axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[45]\(40 downto 0) => \gfwd_mode.storage_data1_reg[45]\(40 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_generator_v13_0_1_101 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    I126 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_generator_v13_0_1_101 : entity is "fifo_generator_v13_0_1";
end axi_vfifo_ctrl_0fifo_generator_v13_0_1_101;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_generator_v13_0_1_101 is
begin
inst_fifo_gen: entity work.axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth_102
     port map (
      E(0) => E(0),
      I126(40 downto 0) => I126(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized3\ is
  port (
    rst_full_gen_i : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \FSM_onehot_gfwd_rev.state_reg[0]\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized3\ : entity is "fifo_generator_v13_0_1";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized3\ is
begin
inst_fifo_gen: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      \FSM_onehot_gfwd_rev.state_reg[0]\ => \FSM_onehot_gfwd_rev.state_reg[0]\,
      Q(0) => Q(0),
      aclk => aclk,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \greg.ram_rd_en_i_reg\ => \greg.ram_rd_en_i_reg\,
      next_state => next_state,
      p_0_out(6 downto 0) => p_0_out(6 downto 0),
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rd_en_i => ram_rd_en_i,
      ram_wr_en_i => ram_wr_en_i,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized7\ is
  port (
    rst_full_gen_i_9 : out STD_LOGIC;
    dout_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i_10 : out STD_LOGIC;
    ram_wr_en_i_11 : out STD_LOGIC;
    empty_fwft_i_12 : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    prog_full_i_16 : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_id_r_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[0]_1\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized7\ : entity is "fifo_generator_v13_0_1";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized7\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized7\ is
begin
inst_fifo_gen: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized3\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      aclk => aclk,
      addr_ready_reg(0) => addr_ready_reg(0),
      \aw_id_r_reg[0]\ => \aw_id_r_reg[0]\,
      dout_i(0) => dout_i(0),
      empty_fwft_i_12 => empty_fwft_i_12,
      empty_fwft_i_reg(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \goreg_dm.dout_i_reg[0]\(0) => \goreg_dm.dout_i_reg[0]\(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]\(5 downto 0),
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      prog_full_i_16 => prog_full_i_16,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rd_en_i_10 => ram_rd_en_i_10,
      ram_wr_en_i_11 => ram_wr_en_i_11,
      rst_full_gen_i_9 => rst_full_gen_i_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    CHANNEL_DEPTH : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pntr_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss : entity is "axi_vfifo_ctrl_v2_0_9_wr_pf_ss";
end axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss;

architecture STRUCTURE of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \^gclr.prog_full_i_reg\ : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_12_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_13_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_14_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_15_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_5__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1_n_3\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0]_0\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \pf_thresh_dly_reg[1]_1\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal \NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  A(0) <= \^a\(0);
  \gclr.prog_full_i_reg\ <= \^gclr.prog_full_i_reg\;
ch_dpth_rd_wr: entity work.axi_vfifo_ctrl_0c_addsub_v12_0_8
     port map (
      A(0) => \^a\(0),
      Q(0) => Q(1),
      S(12 downto 0) => ch_depth_minus_rd_m_wr(12 downto 0),
      aclk => aclk,
      i_primitive(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => diff_pntr(0),
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => diff_pntr(10),
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => diff_pntr(11),
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => diff_pntr(12),
      R => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => diff_pntr(1),
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => diff_pntr(2),
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => diff_pntr(3),
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => diff_pntr(4),
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => diff_pntr(5),
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => diff_pntr(6),
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => diff_pntr(7),
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => diff_pntr(8),
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => diff_pntr(9),
      R => Q(1)
    );
\gclr.prog_full_i_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gclr.prog_full_i_reg\,
      I1 => \diff_pntr_reg[9]_0\(0),
      O => \gclr.prog_full_i_reg_0\(0)
    );
\gin_reg.channel_depth_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => CHANNEL_DEPTH(0),
      Q => \^a\(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => Q(1)
    );
\gset.prog_full_i_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_10_n_0\
    );
\gset.prog_full_i_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \gset.prog_full_i_i_11_n_0\
    );
\gset.prog_full_i_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      O => \gset.prog_full_i_i_12_n_0\
    );
\gset.prog_full_i_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      O => \gset.prog_full_i_i_13_n_0\
    );
\gset.prog_full_i_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_14_n_0\
    );
\gset.prog_full_i_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \gset.prog_full_i_i_15_n_0\
    );
\gset.prog_full_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      O => \gset.prog_full_i_i_3_n_0\
    );
\gset.prog_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \^gclr.prog_full_i_reg\,
      I2 => diff_pntr(9),
      O => \gset.prog_full_i_i_4_n_0\
    );
\gset.prog_full_i_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(12),
      O => \gset.prog_full_i_i_5__1_n_0\
    );
\gset.prog_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      O => \gset.prog_full_i_i_6_n_0\
    );
\gset.prog_full_i_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => diff_pntr(9),
      I2 => \^gclr.prog_full_i_reg\,
      O => \gset.prog_full_i_i_7_n_0\
    );
\gset.prog_full_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      O => \gset.prog_full_i_i_8_n_0\
    );
\gset.prog_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      O => \gset.prog_full_i_i_9_n_0\
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out,
      R => Q(1)
    );
\gset.prog_full_i_reg_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gset.prog_full_i_reg_i_2_n_0\,
      CO(3) => \NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED\(3),
      CO(2) => geqOp,
      CO(1) => \gset.prog_full_i_reg_i_1_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => diff_pntr(12),
      DI(1) => \gset.prog_full_i_i_3_n_0\,
      DI(0) => \gset.prog_full_i_i_4_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gset.prog_full_i_i_5__1_n_0\,
      S(1) => \gset.prog_full_i_i_6_n_0\,
      S(0) => \gset.prog_full_i_i_7_n_0\
    );
\gset.prog_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gset.prog_full_i_reg_i_2_n_0\,
      CO(2) => \gset.prog_full_i_reg_i_2_n_1\,
      CO(1) => \gset.prog_full_i_reg_i_2_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \gset.prog_full_i_i_8_n_0\,
      DI(2) => \gset.prog_full_i_i_9_n_0\,
      DI(1) => \gset.prog_full_i_i_10_n_0\,
      DI(0) => \gset.prog_full_i_i_11_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gset.prog_full_i_i_12_n_0\,
      S(2) => \gset.prog_full_i_i_13_n_0\,
      S(1) => \gset.prog_full_i_i_14_n_0\,
      S(0) => \gset.prog_full_i_i_15_n_0\
    );
\pf_thresh_dly_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => CHANNEL_DEPTH(0),
      Q => \pf_thresh_dly_reg[0]_0\(9),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_0\(9),
      Q => \pf_thresh_dly_reg[1]_1\(9),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_1\(9),
      Q => \^gclr.prog_full_i_reg\,
      R => Q(0)
    );
rd_minus_wr: entity work.axi_vfifo_ctrl_0c_addsub_v12_0_8_47
     port map (
      Q(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      S(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[12]\(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => Q(1)
    );
wr_minus_rd: entity work.axi_vfifo_ctrl_0c_addsub_v12_0_8_48
     port map (
      D(12 downto 0) => s(12 downto 0),
      Q(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => wr_minus_rd_dly(12),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized0\ is
  port (
    p_0_out_0 : out STD_LOGIC;
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    \pf_thresh_dly_reg[2][9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pf_thresh_dly_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_9_wr_pf_ss";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized0\ is
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_inv_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg[12]_inv_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_9_n_0\ : STD_LOGIC;
  signal \^gclr.prog_full_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gclr.prog_full_i_reg_i_1_n_1\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1_n_3\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wr_minus_rd_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal \NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \gclr.prog_full_i_reg_0\(0) <= \^gclr.prog_full_i_reg_0\(0);
ch_dpth_rd_wr: entity work.axi_vfifo_ctrl_0c_addsub_v12_0_8_65
     port map (
      A(0) => A(0),
      Q(0) => Q(0),
      S(12 downto 0) => ch_depth_minus_rd_m_wr(12 downto 0),
      aclk => aclk,
      i_primitive(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => \wr_minus_rd_dly_reg_n_0_[0]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3553"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_inv_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => \wr_minus_rd_dly_reg_n_0_[1]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => \wr_minus_rd_dly_reg_n_0_[2]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => \wr_minus_rd_dly_reg_n_0_[3]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[0]\,
      R => Q(0)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(0)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(0)
    );
\diff_pntr_reg[12]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_inv_i_1_n_0\,
      Q => \diff_pntr_reg[12]_inv_n_0\,
      S => Q(0)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[1]\,
      R => Q(0)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[2]\,
      R => Q(0)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[3]\,
      R => Q(0)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(0)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(0)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(0)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(0)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(0)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(0),
      R => Q(0)
    );
\gclr.prog_full_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \diff_pntr_reg_n_0_[11]\,
      O => \gclr.prog_full_i_i_4_n_0\
    );
\gclr.prog_full_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \pf_thresh_dly_reg[2]_2\(0),
      I2 => \^gclr.prog_full_i_reg_0\(0),
      O => \gclr.prog_full_i_i_5_n_0\
    );
\gclr.prog_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[6]\,
      I1 => \diff_pntr_reg_n_0_[7]\,
      O => \gclr.prog_full_i_i_6_n_0\
    );
\gclr.prog_full_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \diff_pntr_reg_n_0_[5]\,
      O => \gclr.prog_full_i_i_7_n_0\
    );
\gclr.prog_full_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[2]\,
      I1 => \diff_pntr_reg_n_0_[3]\,
      O => \gclr.prog_full_i_i_8_n_0\
    );
\gclr.prog_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[0]\,
      I1 => \diff_pntr_reg_n_0_[1]\,
      O => \gclr.prog_full_i_i_9_n_0\
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gclr.prog_full_i_reg_i_1_n_1\,
      Q => p_0_out_0,
      R => Q(0)
    );
\gclr.prog_full_i_reg_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gclr.prog_full_i_reg_i_2_n_0\,
      CO(3) => \NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gclr.prog_full_i_reg_i_1_n_1\,
      CO(1) => \gclr.prog_full_i_reg_i_1_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \pf_thresh_dly_reg[2][9]\(0),
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \diff_pntr_reg[12]_inv_n_0\,
      S(1) => \gclr.prog_full_i_i_4_n_0\,
      S(0) => \gclr.prog_full_i_i_5_n_0\
    );
\gclr.prog_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gclr.prog_full_i_reg_i_2_n_0\,
      CO(2) => \gclr.prog_full_i_reg_i_2_n_1\,
      CO(1) => \gclr.prog_full_i_reg_i_2_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gclr.prog_full_i_i_6_n_0\,
      S(2) => \gclr.prog_full_i_i_7_n_0\,
      S(1) => \gclr.prog_full_i_i_8_n_0\,
      S(0) => \gclr.prog_full_i_i_9_n_0\
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(0)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(0)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(0)
    );
rd_minus_wr: entity work.axi_vfifo_ctrl_0c_addsub_v12_0_8_66
     port map (
      Q(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      S(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[12]\(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(0)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(0)
    );
wr_minus_rd: entity work.axi_vfifo_ctrl_0c_addsub_v12_0_8_67
     port map (
      D(12 downto 0) => s(12 downto 0),
      Q(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => \wr_minus_rd_dly_reg_n_0_[0]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => \wr_minus_rd_dly_reg_n_0_[1]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => \wr_minus_rd_dly_reg_n_0_[2]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => \wr_minus_rd_dly_reg_n_0_[3]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(0)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(0)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized1\ is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    \pf_thresh_dly_reg[2][4]_0\ : out STD_LOGIC;
    \gset.prog_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    QSPO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg_out.QSPO_reg_r\ : in STD_LOGIC;
    pntr_rchd_end_addr1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pntr_reg[13]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \diff_pntr_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pf_thresh_dly_reg[2][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized1\ : entity is "axi_vfifo_ctrl_v2_0_9_wr_pf_ss";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized1\ is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_12_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_14_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_4__0_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_5__0_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_6__0_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_8__0_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_9__0_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1__0_n_1\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1__0_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2__0_n_3\ : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_10__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_11__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_12__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_13__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_14__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_15__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_16_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_17_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_18_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_3__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_4__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_6__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_7__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_8__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_9__0_n_0\ : STD_LOGIC;
  signal \^gset.prog_full_i_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gset.prog_full_i_reg_i_1__0_n_1\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1__0_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \^pf_thresh_dly_reg[2][4]_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[2]_10\ : STD_LOGIC_VECTOR ( 13 downto 4 );
  signal \pf_thresh_dly_reg_gate__0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__1_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__2_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__3_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__4_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__5_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__6_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__7_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__8_n_0\ : STD_LOGIC;
  signal pf_thresh_dly_reg_gate_n_0 : STD_LOGIC;
  signal pf_thresh_dly_reg_r_n_0 : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal \^s\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal \NLW_gclr.prog_full_i_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gclr.prog_full_i_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gset.prog_full_i_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gset.prog_full_i_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pf_thresh_dly_reg_gate : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__4\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__5\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__7\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__8\ : label is "soft_lutpair63";
begin
  A(0) <= \^a\(0);
  \gset.prog_full_i_reg_0\(1 downto 0) <= \^gset.prog_full_i_reg_0\(1 downto 0);
  \pf_thresh_dly_reg[2][4]_0\ <= \^pf_thresh_dly_reg[2][4]_0\;
ch_dpth_rd_wr: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized10\
     port map (
      A(0) => \^a\(0),
      Q(0) => Q(1),
      S(15 downto 0) => ch_depth_minus_rd_m_wr(15 downto 0),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => wr_minus_rd_dly(13),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[13]_i_1_n_0\
    );
\diff_pntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => wr_minus_rd_dly(14),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[14]_i_1_n_0\
    );
\diff_pntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => wr_minus_rd_dly(15),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[15]_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => diff_pntr(0),
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => diff_pntr(10),
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => diff_pntr(11),
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => diff_pntr(12),
      R => Q(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[13]_i_1_n_0\,
      Q => diff_pntr(13),
      R => Q(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[14]_i_1_n_0\,
      Q => diff_pntr(14),
      R => Q(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[15]_i_1_n_0\,
      Q => diff_pntr(15),
      R => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => diff_pntr(1),
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => diff_pntr(2),
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => diff_pntr(3),
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => diff_pntr(4),
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => diff_pntr(5),
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => diff_pntr(6),
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => diff_pntr(7),
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => diff_pntr(8),
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => diff_pntr(9),
      R => Q(1)
    );
\gclr.prog_full_i_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_10\(8),
      I1 => \diff_pntr_reg[13]_0\(3),
      I2 => \pf_thresh_dly_reg[2]_10\(9),
      I3 => \diff_pntr_reg[13]_0\(4),
      O => \gclr.prog_full_i_i_10_n_0\
    );
\gclr.prog_full_i_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gset.prog_full_i_reg_0\(0),
      I1 => \diff_pntr_reg[13]_0\(2),
      O => \gclr.prog_full_i_i_11_n_0\
    );
\gclr.prog_full_i_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_10\(4),
      I1 => \diff_pntr_reg[13]_0\(0),
      I2 => \diff_pntr_reg[13]_0\(1),
      I3 => \pf_thresh_dly_reg[2]_10\(5),
      O => \gclr.prog_full_i_i_12_n_0\
    );
\gclr.prog_full_i_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_10\(4),
      I1 => \diff_pntr_reg[13]_0\(0),
      I2 => \pf_thresh_dly_reg[2]_10\(5),
      I3 => \diff_pntr_reg[13]_0\(1),
      O => \gclr.prog_full_i_i_14_n_0\
    );
\gclr.prog_full_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_10\(12),
      I1 => \diff_pntr_reg[13]_0\(7),
      I2 => \diff_pntr_reg[13]_0\(8),
      I3 => \pf_thresh_dly_reg[2]_10\(13),
      O => \gclr.prog_full_i_i_4__0_n_0\
    );
\gclr.prog_full_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_10\(10),
      I1 => \diff_pntr_reg[13]_0\(5),
      I2 => \diff_pntr_reg[13]_0\(6),
      I3 => \pf_thresh_dly_reg[2]_10\(11),
      O => \gclr.prog_full_i_i_5__0_n_0\
    );
\gclr.prog_full_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_10\(8),
      I1 => \diff_pntr_reg[13]_0\(3),
      I2 => \diff_pntr_reg[13]_0\(4),
      I3 => \pf_thresh_dly_reg[2]_10\(9),
      O => \gclr.prog_full_i_i_6__0_n_0\
    );
\gclr.prog_full_i_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_10\(12),
      I1 => \diff_pntr_reg[13]_0\(7),
      I2 => \pf_thresh_dly_reg[2]_10\(13),
      I3 => \diff_pntr_reg[13]_0\(8),
      O => \gclr.prog_full_i_i_8__0_n_0\
    );
\gclr.prog_full_i_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_10\(10),
      I1 => \diff_pntr_reg[13]_0\(5),
      I2 => \pf_thresh_dly_reg[2]_10\(11),
      I3 => \diff_pntr_reg[13]_0\(6),
      O => \gclr.prog_full_i_i_9__0_n_0\
    );
\gclr.prog_full_i_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gclr.prog_full_i_reg_i_2__0_n_0\,
      CO(3) => \gclr.prog_full_i_reg\(0),
      CO(2) => \gclr.prog_full_i_reg_i_1__0_n_1\,
      CO(1) => \gclr.prog_full_i_reg_i_1__0_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \gclr.prog_full_i_i_4__0_n_0\,
      DI(1) => \gclr.prog_full_i_i_5__0_n_0\,
      DI(0) => \gclr.prog_full_i_i_6__0_n_0\,
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pf_thresh_dly_reg[2][14]_0\(0),
      S(2) => \gclr.prog_full_i_i_8__0_n_0\,
      S(1) => \gclr.prog_full_i_i_9__0_n_0\,
      S(0) => \gclr.prog_full_i_i_10_n_0\
    );
\gclr.prog_full_i_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gclr.prog_full_i_reg_i_2__0_n_0\,
      CO(2) => \gclr.prog_full_i_reg_i_2__0_n_1\,
      CO(1) => \gclr.prog_full_i_reg_i_2__0_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \gclr.prog_full_i_i_11_n_0\,
      DI(2) => \gclr.prog_full_i_i_12_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \diff_pntr_reg[6]_0\(2),
      S(2) => \gclr.prog_full_i_i_14_n_0\,
      S(1 downto 0) => \diff_pntr_reg[6]_0\(1 downto 0)
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => QSPO(0),
      Q => \^a\(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => Q(1)
    );
\gset.prog_full_i_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2]_10\(8),
      I2 => diff_pntr(9),
      I3 => \pf_thresh_dly_reg[2]_10\(9),
      O => \gset.prog_full_i_i_10__0_n_0\
    );
\gset.prog_full_i_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \^gset.prog_full_i_reg_0\(0),
      I2 => diff_pntr(7),
      O => \gset.prog_full_i_i_11__0_n_0\
    );
\gset.prog_full_i_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => \pf_thresh_dly_reg[2]_10\(4),
      I2 => \pf_thresh_dly_reg[2]_10\(5),
      I3 => diff_pntr(5),
      O => \gset.prog_full_i_i_12__0_n_0\
    );
\gset.prog_full_i_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_13__0_n_0\
    );
\gset.prog_full_i_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \gset.prog_full_i_i_14__0_n_0\
    );
\gset.prog_full_i_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      I2 => \^gset.prog_full_i_reg_0\(0),
      O => \gset.prog_full_i_i_15__0_n_0\
    );
\gset.prog_full_i_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => \pf_thresh_dly_reg[2]_10\(4),
      I2 => diff_pntr(5),
      I3 => \pf_thresh_dly_reg[2]_10\(5),
      O => \gset.prog_full_i_i_16_n_0\
    );
\gset.prog_full_i_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_17_n_0\
    );
\gset.prog_full_i_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \gset.prog_full_i_i_18_n_0\
    );
\gset.prog_full_i_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \^gset.prog_full_i_reg_0\(1),
      I2 => diff_pntr(15),
      O => \gset.prog_full_i_i_3__0_n_0\
    );
\gset.prog_full_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => \pf_thresh_dly_reg[2]_10\(12),
      I2 => \pf_thresh_dly_reg[2]_10\(13),
      I3 => diff_pntr(13),
      O => \gset.prog_full_i_i_4__0_n_0\
    );
\gset.prog_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2]_10\(10),
      I2 => \pf_thresh_dly_reg[2]_10\(11),
      I3 => diff_pntr(11),
      O => \gset.prog_full_i_i_5_n_0\
    );
\gset.prog_full_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2]_10\(8),
      I2 => \pf_thresh_dly_reg[2]_10\(9),
      I3 => diff_pntr(9),
      O => \gset.prog_full_i_i_6__0_n_0\
    );
\gset.prog_full_i_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \^gset.prog_full_i_reg_0\(1),
      I2 => diff_pntr(15),
      O => \gset.prog_full_i_i_7__0_n_0\
    );
\gset.prog_full_i_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => \pf_thresh_dly_reg[2]_10\(12),
      I2 => diff_pntr(13),
      I3 => \pf_thresh_dly_reg[2]_10\(13),
      O => \gset.prog_full_i_i_8__0_n_0\
    );
\gset.prog_full_i_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2]_10\(10),
      I2 => diff_pntr(11),
      I3 => \pf_thresh_dly_reg[2]_10\(11),
      O => \gset.prog_full_i_i_9__0_n_0\
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out,
      R => Q(1)
    );
\gset.prog_full_i_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gset.prog_full_i_reg_i_2__0_n_0\,
      CO(3) => geqOp,
      CO(2) => \gset.prog_full_i_reg_i_1__0_n_1\,
      CO(1) => \gset.prog_full_i_reg_i_1__0_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \gset.prog_full_i_i_3__0_n_0\,
      DI(2) => \gset.prog_full_i_i_4__0_n_0\,
      DI(1) => \gset.prog_full_i_i_5_n_0\,
      DI(0) => \gset.prog_full_i_i_6__0_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gset.prog_full_i_i_7__0_n_0\,
      S(2) => \gset.prog_full_i_i_8__0_n_0\,
      S(1) => \gset.prog_full_i_i_9__0_n_0\,
      S(0) => \gset.prog_full_i_i_10__0_n_0\
    );
\gset.prog_full_i_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gset.prog_full_i_reg_i_2__0_n_0\,
      CO(2) => \gset.prog_full_i_reg_i_2__0_n_1\,
      CO(1) => \gset.prog_full_i_reg_i_2__0_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_2__0_n_3\,
      CYINIT => '1',
      DI(3) => \gset.prog_full_i_i_11__0_n_0\,
      DI(2) => \gset.prog_full_i_i_12__0_n_0\,
      DI(1) => \gset.prog_full_i_i_13__0_n_0\,
      DI(0) => \gset.prog_full_i_i_14__0_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gset.prog_full_i_i_15__0_n_0\,
      S(2) => \gset.prog_full_i_i_16_n_0\,
      S(1) => \gset.prog_full_i_i_17_n_0\,
      S(0) => \gset.prog_full_i_i_18_n_0\
    );
\pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__3_n_0\,
      Q => \pf_thresh_dly_reg[2]_10\(10),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__2_n_0\,
      Q => \pf_thresh_dly_reg[2]_10\(11),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__1_n_0\,
      Q => \pf_thresh_dly_reg[2]_10\(12),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__0_n_0\,
      Q => \pf_thresh_dly_reg[2]_10\(13),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => pf_thresh_dly_reg_gate_n_0,
      Q => \^gset.prog_full_i_reg_0\(1),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__8_n_0\,
      Q => \pf_thresh_dly_reg[2]_10\(4),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__7_n_0\,
      Q => \pf_thresh_dly_reg[2]_10\(5),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__6_n_0\,
      Q => \^gset.prog_full_i_reg_0\(0),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__5_n_0\,
      Q => \pf_thresh_dly_reg[2]_10\(8),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__4_n_0\,
      Q => \pf_thresh_dly_reg[2]_10\(9),
      R => Q(0)
    );
pf_thresh_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => \^pf_thresh_dly_reg[2][4]_0\,
      O => pf_thresh_dly_reg_gate_n_0
    );
\pf_thresh_dly_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => \^pf_thresh_dly_reg[2][4]_0\,
      O => \pf_thresh_dly_reg_gate__0_n_0\
    );
\pf_thresh_dly_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => \^pf_thresh_dly_reg[2][4]_0\,
      O => \pf_thresh_dly_reg_gate__1_n_0\
    );
\pf_thresh_dly_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => \^pf_thresh_dly_reg[2][4]_0\,
      O => \pf_thresh_dly_reg_gate__2_n_0\
    );
\pf_thresh_dly_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => \^pf_thresh_dly_reg[2][4]_0\,
      O => \pf_thresh_dly_reg_gate__3_n_0\
    );
\pf_thresh_dly_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => \^pf_thresh_dly_reg[2][4]_0\,
      O => \pf_thresh_dly_reg_gate__4_n_0\
    );
\pf_thresh_dly_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => \^pf_thresh_dly_reg[2][4]_0\,
      O => \pf_thresh_dly_reg_gate__5_n_0\
    );
\pf_thresh_dly_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => \^pf_thresh_dly_reg[2][4]_0\,
      O => \pf_thresh_dly_reg_gate__6_n_0\
    );
\pf_thresh_dly_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => \^pf_thresh_dly_reg[2][4]_0\,
      O => \pf_thresh_dly_reg_gate__7_n_0\
    );
\pf_thresh_dly_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => \^pf_thresh_dly_reg[2][4]_0\,
      O => \pf_thresh_dly_reg_gate__8_n_0\
    );
pf_thresh_dly_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \greg_out.QSPO_reg_r\,
      Q => pf_thresh_dly_reg_r_n_0,
      R => Q(0)
    );
pf_thresh_dly_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => pf_thresh_dly_reg_r_n_0,
      Q => \^pf_thresh_dly_reg[2][4]_0\,
      R => Q(0)
    );
\ram_reg_0_1_0_0_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pntr_rchd_end_addr1(0),
      O => S(0)
    );
rd_minus_wr: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized8\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => Q(1)
    );
wr_minus_rd: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized6\
     port map (
      D(15 downto 0) => \^s\(15 downto 0),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(0),
      Q => wr_minus_rd_dly(0),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(10),
      Q => wr_minus_rd_dly(10),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(11),
      Q => wr_minus_rd_dly(11),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(12),
      Q => wr_minus_rd_dly(12),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(13),
      Q => wr_minus_rd_dly(13),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(14),
      Q => wr_minus_rd_dly(14),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(15),
      Q => wr_minus_rd_dly(15),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(1),
      Q => wr_minus_rd_dly(1),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(2),
      Q => wr_minus_rd_dly(2),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(3),
      Q => wr_minus_rd_dly(3),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(4),
      Q => wr_minus_rd_dly(4),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(5),
      Q => wr_minus_rd_dly(5),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(6),
      Q => wr_minus_rd_dly(6),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(7),
      Q => wr_minus_rd_dly(7),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(8),
      Q => wr_minus_rd_dly(8),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(9),
      Q => wr_minus_rd_dly(9),
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized2\ is
  port (
    p_0_out_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gclr.prog_full_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pf_thresh_dly_reg[2]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized2\ : entity is "axi_vfifo_ctrl_v2_0_9_wr_pf_ss";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized2\ is
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \^gclr.prog_full_i_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal \^s\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wr_minus_rd_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[15]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
begin
  \gclr.prog_full_i_reg_0\(8 downto 0) <= \^gclr.prog_full_i_reg_0\(8 downto 0);
ch_dpth_rd_wr: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized16\
     port map (
      A(0) => A(0),
      Q(0) => Q(0),
      S(15 downto 0) => ch_depth_minus_rd_m_wr(15 downto 0),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => \wr_minus_rd_dly_reg_n_0_[0]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => \wr_minus_rd_dly_reg_n_0_[13]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[13]_i_1_n_0\
    );
\diff_pntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => \wr_minus_rd_dly_reg_n_0_[14]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[14]_i_1_n_0\
    );
\diff_pntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => \wr_minus_rd_dly_reg_n_0_[15]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[15]_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => \wr_minus_rd_dly_reg_n_0_[1]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => \wr_minus_rd_dly_reg_n_0_[2]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => \wr_minus_rd_dly_reg_n_0_[3]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[0]\,
      R => Q(0)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(5),
      R => Q(0)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(6),
      R => Q(0)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(7),
      R => Q(0)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[13]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(8),
      R => Q(0)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[14]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[14]\,
      R => Q(0)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[15]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[15]\,
      R => Q(0)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[1]\,
      R => Q(0)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[2]\,
      R => Q(0)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[3]\,
      R => Q(0)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(0),
      R => Q(0)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(1),
      R => Q(0)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(0)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(2),
      R => Q(0)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(3),
      R => Q(0)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(4),
      R => Q(0)
    );
\gclr.prog_full_i_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[6]\,
      I1 => \pf_thresh_dly_reg[2]_10\(0),
      I2 => \^gclr.prog_full_i_reg_0\(2),
      O => S(2)
    );
\gclr.prog_full_i_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[2]\,
      I1 => \diff_pntr_reg_n_0_[3]\,
      O => S(1)
    );
\gclr.prog_full_i_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[0]\,
      I1 => \diff_pntr_reg_n_0_[1]\,
      O => S(0)
    );
\gclr.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[14]\,
      I1 => \pf_thresh_dly_reg[2]_10\(1),
      I2 => \diff_pntr_reg_n_0_[15]\,
      O => DI(0)
    );
\gclr.prog_full_i_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_10\(1),
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \diff_pntr_reg_n_0_[15]\,
      O => \gclr.prog_full_i_reg_1\(0)
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => CO(0),
      Q => p_0_out_0,
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(0)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(0)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(0)
    );
rd_minus_wr: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized14\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(0)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(0)
    );
wr_minus_rd: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized12\
     port map (
      D(15 downto 0) => \^s\(15 downto 0),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(0),
      Q => \wr_minus_rd_dly_reg_n_0_[0]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(13),
      Q => \wr_minus_rd_dly_reg_n_0_[13]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(14),
      Q => \wr_minus_rd_dly_reg_n_0_[14]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(15),
      Q => \wr_minus_rd_dly_reg_n_0_[15]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(1),
      Q => \wr_minus_rd_dly_reg_n_0_[1]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(2),
      Q => \wr_minus_rd_dly_reg_n_0_[2]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(3),
      Q => \wr_minus_rd_dly_reg_n_0_[3]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(0)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(0)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized3\ is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    \gset.prog_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    QSPO : in STD_LOGIC_VECTOR ( 0 to 0 );
    pf_thresh_dly_reg_r_0 : in STD_LOGIC;
    pntr_rchd_end_addr1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pntr_reg[13]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \diff_pntr_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pf_thresh_dly_reg[2][14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized3\ : entity is "axi_vfifo_ctrl_v2_0_9_wr_pf_ss";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized3\ is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_10__0_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_11__0_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_12__0_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_14__0_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_4__1_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_5__1_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_6__1_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_8__1_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_9__1_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1__1_n_1\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1__1_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1__1_n_3\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2__1_n_1\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2__1_n_3\ : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_10__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_11__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_12__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_13__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_14__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_15__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_16__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_17__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_18__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_3__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_4__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_5__0_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_6__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_7__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_8__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_9__1_n_0\ : STD_LOGIC;
  signal \^gset.prog_full_i_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gset.prog_full_i_reg_i_1__1_n_1\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1__1_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1__1_n_3\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2__1_n_1\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2__1_n_3\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[2]_11\ : STD_LOGIC_VECTOR ( 13 downto 4 );
  signal \pf_thresh_dly_reg_gate__0_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__1_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__2_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__3_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__4_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__5_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__6_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__7_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_gate__8_n_0\ : STD_LOGIC;
  signal pf_thresh_dly_reg_gate_n_0 : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal \^s\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal \NLW_gclr.prog_full_i_reg_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gclr.prog_full_i_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gset.prog_full_i_reg_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gset.prog_full_i_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute srl_bus_name of \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name of \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pf_thresh_dly_reg_gate : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__7\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pf_thresh_dly_reg_gate__8\ : label is "soft_lutpair54";
begin
  A(0) <= \^a\(0);
  \gset.prog_full_i_reg_0\(1 downto 0) <= \^gset.prog_full_i_reg_0\(1 downto 0);
ch_dpth_rd_wr: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized22\
     port map (
      A(0) => \^a\(0),
      Q(0) => Q(1),
      S(15 downto 0) => ch_depth_minus_rd_m_wr(15 downto 0),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => wr_minus_rd_dly(13),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[13]_i_1_n_0\
    );
\diff_pntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => wr_minus_rd_dly(14),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[14]_i_1_n_0\
    );
\diff_pntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => wr_minus_rd_dly(15),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[15]_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => diff_pntr(0),
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => diff_pntr(10),
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => diff_pntr(11),
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => diff_pntr(12),
      R => Q(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[13]_i_1_n_0\,
      Q => diff_pntr(13),
      R => Q(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[14]_i_1_n_0\,
      Q => diff_pntr(14),
      R => Q(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[15]_i_1_n_0\,
      Q => diff_pntr(15),
      R => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => diff_pntr(1),
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => diff_pntr(2),
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => diff_pntr(3),
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => diff_pntr(4),
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => diff_pntr(5),
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => diff_pntr(6),
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => diff_pntr(7),
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => diff_pntr(8),
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => diff_pntr(9),
      R => Q(1)
    );
\gclr.prog_full_i_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_11\(8),
      I1 => \diff_pntr_reg[13]_0\(3),
      I2 => \pf_thresh_dly_reg[2]_11\(9),
      I3 => \diff_pntr_reg[13]_0\(4),
      O => \gclr.prog_full_i_i_10__0_n_0\
    );
\gclr.prog_full_i_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gset.prog_full_i_reg_0\(0),
      I1 => \diff_pntr_reg[13]_0\(2),
      O => \gclr.prog_full_i_i_11__0_n_0\
    );
\gclr.prog_full_i_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_11\(4),
      I1 => \diff_pntr_reg[13]_0\(0),
      I2 => \diff_pntr_reg[13]_0\(1),
      I3 => \pf_thresh_dly_reg[2]_11\(5),
      O => \gclr.prog_full_i_i_12__0_n_0\
    );
\gclr.prog_full_i_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_11\(4),
      I1 => \diff_pntr_reg[13]_0\(0),
      I2 => \pf_thresh_dly_reg[2]_11\(5),
      I3 => \diff_pntr_reg[13]_0\(1),
      O => \gclr.prog_full_i_i_14__0_n_0\
    );
\gclr.prog_full_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_11\(12),
      I1 => \diff_pntr_reg[13]_0\(7),
      I2 => \diff_pntr_reg[13]_0\(8),
      I3 => \pf_thresh_dly_reg[2]_11\(13),
      O => \gclr.prog_full_i_i_4__1_n_0\
    );
\gclr.prog_full_i_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_11\(10),
      I1 => \diff_pntr_reg[13]_0\(5),
      I2 => \diff_pntr_reg[13]_0\(6),
      I3 => \pf_thresh_dly_reg[2]_11\(11),
      O => \gclr.prog_full_i_i_5__1_n_0\
    );
\gclr.prog_full_i_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_11\(8),
      I1 => \diff_pntr_reg[13]_0\(3),
      I2 => \diff_pntr_reg[13]_0\(4),
      I3 => \pf_thresh_dly_reg[2]_11\(9),
      O => \gclr.prog_full_i_i_6__1_n_0\
    );
\gclr.prog_full_i_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_11\(12),
      I1 => \diff_pntr_reg[13]_0\(7),
      I2 => \pf_thresh_dly_reg[2]_11\(13),
      I3 => \diff_pntr_reg[13]_0\(8),
      O => \gclr.prog_full_i_i_8__1_n_0\
    );
\gclr.prog_full_i_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_11\(10),
      I1 => \diff_pntr_reg[13]_0\(5),
      I2 => \pf_thresh_dly_reg[2]_11\(11),
      I3 => \diff_pntr_reg[13]_0\(6),
      O => \gclr.prog_full_i_i_9__1_n_0\
    );
\gclr.prog_full_i_reg_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gclr.prog_full_i_reg_i_2__1_n_0\,
      CO(3) => \gclr.prog_full_i_reg\(0),
      CO(2) => \gclr.prog_full_i_reg_i_1__1_n_1\,
      CO(1) => \gclr.prog_full_i_reg_i_1__1_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \gclr.prog_full_i_i_4__1_n_0\,
      DI(1) => \gclr.prog_full_i_i_5__1_n_0\,
      DI(0) => \gclr.prog_full_i_i_6__1_n_0\,
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_1__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pf_thresh_dly_reg[2][14]_0\(0),
      S(2) => \gclr.prog_full_i_i_8__1_n_0\,
      S(1) => \gclr.prog_full_i_i_9__1_n_0\,
      S(0) => \gclr.prog_full_i_i_10__0_n_0\
    );
\gclr.prog_full_i_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gclr.prog_full_i_reg_i_2__1_n_0\,
      CO(2) => \gclr.prog_full_i_reg_i_2__1_n_1\,
      CO(1) => \gclr.prog_full_i_reg_i_2__1_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \gclr.prog_full_i_i_11__0_n_0\,
      DI(2) => \gclr.prog_full_i_i_12__0_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \diff_pntr_reg[6]_0\(2),
      S(2) => \gclr.prog_full_i_i_14__0_n_0\,
      S(1 downto 0) => \diff_pntr_reg[6]_0\(1 downto 0)
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => QSPO(0),
      Q => \^a\(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => Q(1)
    );
\gset.prog_full_i_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2]_11\(8),
      I2 => diff_pntr(9),
      I3 => \pf_thresh_dly_reg[2]_11\(9),
      O => \gset.prog_full_i_i_10__1_n_0\
    );
\gset.prog_full_i_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \^gset.prog_full_i_reg_0\(0),
      I2 => diff_pntr(7),
      O => \gset.prog_full_i_i_11__1_n_0\
    );
\gset.prog_full_i_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => \pf_thresh_dly_reg[2]_11\(4),
      I2 => \pf_thresh_dly_reg[2]_11\(5),
      I3 => diff_pntr(5),
      O => \gset.prog_full_i_i_12__1_n_0\
    );
\gset.prog_full_i_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_13__1_n_0\
    );
\gset.prog_full_i_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \gset.prog_full_i_i_14__1_n_0\
    );
\gset.prog_full_i_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      I2 => \^gset.prog_full_i_reg_0\(0),
      O => \gset.prog_full_i_i_15__1_n_0\
    );
\gset.prog_full_i_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => \pf_thresh_dly_reg[2]_11\(4),
      I2 => diff_pntr(5),
      I3 => \pf_thresh_dly_reg[2]_11\(5),
      O => \gset.prog_full_i_i_16__0_n_0\
    );
\gset.prog_full_i_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_17__0_n_0\
    );
\gset.prog_full_i_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \gset.prog_full_i_i_18__0_n_0\
    );
\gset.prog_full_i_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \^gset.prog_full_i_reg_0\(1),
      I2 => diff_pntr(15),
      O => \gset.prog_full_i_i_3__1_n_0\
    );
\gset.prog_full_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => \pf_thresh_dly_reg[2]_11\(12),
      I2 => \pf_thresh_dly_reg[2]_11\(13),
      I3 => diff_pntr(13),
      O => \gset.prog_full_i_i_4__1_n_0\
    );
\gset.prog_full_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2]_11\(10),
      I2 => \pf_thresh_dly_reg[2]_11\(11),
      I3 => diff_pntr(11),
      O => \gset.prog_full_i_i_5__0_n_0\
    );
\gset.prog_full_i_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2]_11\(8),
      I2 => \pf_thresh_dly_reg[2]_11\(9),
      I3 => diff_pntr(9),
      O => \gset.prog_full_i_i_6__1_n_0\
    );
\gset.prog_full_i_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \^gset.prog_full_i_reg_0\(1),
      I2 => diff_pntr(15),
      O => \gset.prog_full_i_i_7__1_n_0\
    );
\gset.prog_full_i_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => \pf_thresh_dly_reg[2]_11\(12),
      I2 => diff_pntr(13),
      I3 => \pf_thresh_dly_reg[2]_11\(13),
      O => \gset.prog_full_i_i_8__1_n_0\
    );
\gset.prog_full_i_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2]_11\(10),
      I2 => diff_pntr(11),
      I3 => \pf_thresh_dly_reg[2]_11\(11),
      O => \gset.prog_full_i_i_9__1_n_0\
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out,
      R => Q(1)
    );
\gset.prog_full_i_reg_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gset.prog_full_i_reg_i_2__1_n_0\,
      CO(3) => geqOp,
      CO(2) => \gset.prog_full_i_reg_i_1__1_n_1\,
      CO(1) => \gset.prog_full_i_reg_i_1__1_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \gset.prog_full_i_i_3__1_n_0\,
      DI(2) => \gset.prog_full_i_i_4__1_n_0\,
      DI(1) => \gset.prog_full_i_i_5__0_n_0\,
      DI(0) => \gset.prog_full_i_i_6__1_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_1__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gset.prog_full_i_i_7__1_n_0\,
      S(2) => \gset.prog_full_i_i_8__1_n_0\,
      S(1) => \gset.prog_full_i_i_9__1_n_0\,
      S(0) => \gset.prog_full_i_i_10__1_n_0\
    );
\gset.prog_full_i_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gset.prog_full_i_reg_i_2__1_n_0\,
      CO(2) => \gset.prog_full_i_reg_i_2__1_n_1\,
      CO(1) => \gset.prog_full_i_reg_i_2__1_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_2__1_n_3\,
      CYINIT => '1',
      DI(3) => \gset.prog_full_i_i_11__1_n_0\,
      DI(2) => \gset.prog_full_i_i_12__1_n_0\,
      DI(1) => \gset.prog_full_i_i_13__1_n_0\,
      DI(0) => \gset.prog_full_i_i_14__1_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gset.prog_full_i_i_15__1_n_0\,
      S(2) => \gset.prog_full_i_i_16__0_n_0\,
      S(1) => \gset.prog_full_i_i_17__0_n_0\,
      S(0) => \gset.prog_full_i_i_18__0_n_0\
    );
\pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__3_n_0\,
      Q => \pf_thresh_dly_reg[2]_11\(10),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__2_n_0\,
      Q => \pf_thresh_dly_reg[2]_11\(11),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__1_n_0\,
      Q => \pf_thresh_dly_reg[2]_11\(12),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__0_n_0\,
      Q => \pf_thresh_dly_reg[2]_11\(13),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => pf_thresh_dly_reg_gate_n_0,
      Q => \^gset.prog_full_i_reg_0\(1),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__8_n_0\,
      Q => \pf_thresh_dly_reg[2]_11\(4),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__7_n_0\,
      Q => \pf_thresh_dly_reg[2]_11\(5),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__6_n_0\,
      Q => \^gset.prog_full_i_reg_0\(0),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__5_n_0\,
      Q => \pf_thresh_dly_reg[2]_11\(8),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_gate__4_n_0\,
      Q => \pf_thresh_dly_reg[2]_11\(9),
      R => Q(0)
    );
pf_thresh_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0,
      O => pf_thresh_dly_reg_gate_n_0
    );
\pf_thresh_dly_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0,
      O => \pf_thresh_dly_reg_gate__0_n_0\
    );
\pf_thresh_dly_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0,
      O => \pf_thresh_dly_reg_gate__1_n_0\
    );
\pf_thresh_dly_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0,
      O => \pf_thresh_dly_reg_gate__2_n_0\
    );
\pf_thresh_dly_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0,
      O => \pf_thresh_dly_reg_gate__3_n_0\
    );
\pf_thresh_dly_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0,
      O => \pf_thresh_dly_reg_gate__4_n_0\
    );
\pf_thresh_dly_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0,
      O => \pf_thresh_dly_reg_gate__5_n_0\
    );
\pf_thresh_dly_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0,
      O => \pf_thresh_dly_reg_gate__6_n_0\
    );
\pf_thresh_dly_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0,
      O => \pf_thresh_dly_reg_gate__7_n_0\
    );
\pf_thresh_dly_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0,
      O => \pf_thresh_dly_reg_gate__8_n_0\
    );
\ram_reg_0_1_0_0_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pntr_rchd_end_addr1(0),
      O => S(0)
    );
rd_minus_wr: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized20\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => Q(1)
    );
wr_minus_rd: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized18\
     port map (
      D(15 downto 0) => \^s\(15 downto 0),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(0),
      Q => wr_minus_rd_dly(0),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(10),
      Q => wr_minus_rd_dly(10),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(11),
      Q => wr_minus_rd_dly(11),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(12),
      Q => wr_minus_rd_dly(12),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(13),
      Q => wr_minus_rd_dly(13),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(14),
      Q => wr_minus_rd_dly(14),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(15),
      Q => wr_minus_rd_dly(15),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(1),
      Q => wr_minus_rd_dly(1),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(2),
      Q => wr_minus_rd_dly(2),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(3),
      Q => wr_minus_rd_dly(3),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(4),
      Q => wr_minus_rd_dly(4),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(5),
      Q => wr_minus_rd_dly(5),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(6),
      Q => wr_minus_rd_dly(6),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(7),
      Q => wr_minus_rd_dly(7),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(8),
      Q => wr_minus_rd_dly(8),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(9),
      Q => wr_minus_rd_dly(9),
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized4\ is
  port (
    p_0_out_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gclr.prog_full_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pf_thresh_dly_reg[2]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized4\ : entity is "axi_vfifo_ctrl_v2_0_9_wr_pf_ss";
end \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized4\;

architecture STRUCTURE of \axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized4\ is
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \^gclr.prog_full_i_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal \^s\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wr_minus_rd_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[15]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
begin
  \gclr.prog_full_i_reg_0\(8 downto 0) <= \^gclr.prog_full_i_reg_0\(8 downto 0);
ch_dpth_rd_wr: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized28\
     port map (
      A(0) => A(0),
      Q(0) => Q(0),
      S(15 downto 0) => ch_depth_minus_rd_m_wr(15 downto 0),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => \wr_minus_rd_dly_reg_n_0_[0]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => \wr_minus_rd_dly_reg_n_0_[13]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[13]_i_1_n_0\
    );
\diff_pntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => \wr_minus_rd_dly_reg_n_0_[14]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[14]_i_1_n_0\
    );
\diff_pntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => \wr_minus_rd_dly_reg_n_0_[15]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[15]_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => \wr_minus_rd_dly_reg_n_0_[1]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => \wr_minus_rd_dly_reg_n_0_[2]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => \wr_minus_rd_dly_reg_n_0_[3]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[0]\,
      R => Q(0)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(5),
      R => Q(0)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(6),
      R => Q(0)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(7),
      R => Q(0)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[13]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(8),
      R => Q(0)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[14]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[14]\,
      R => Q(0)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[15]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[15]\,
      R => Q(0)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[1]\,
      R => Q(0)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[2]\,
      R => Q(0)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[3]\,
      R => Q(0)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(0),
      R => Q(0)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(1),
      R => Q(0)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(0)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(2),
      R => Q(0)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(3),
      R => Q(0)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \^gclr.prog_full_i_reg_0\(4),
      R => Q(0)
    );
\gclr.prog_full_i_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[6]\,
      I1 => \pf_thresh_dly_reg[2]_11\(0),
      I2 => \^gclr.prog_full_i_reg_0\(2),
      O => S(2)
    );
\gclr.prog_full_i_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[2]\,
      I1 => \diff_pntr_reg_n_0_[3]\,
      O => S(1)
    );
\gclr.prog_full_i_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[0]\,
      I1 => \diff_pntr_reg_n_0_[1]\,
      O => S(0)
    );
\gclr.prog_full_i_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[14]\,
      I1 => \pf_thresh_dly_reg[2]_11\(1),
      I2 => \diff_pntr_reg_n_0_[15]\,
      O => DI(0)
    );
\gclr.prog_full_i_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2]_11\(1),
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \diff_pntr_reg_n_0_[15]\,
      O => \gclr.prog_full_i_reg_1\(0)
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => CO(0),
      Q => p_0_out_0,
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(0)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(0)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(0)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(0)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(0)
    );
rd_minus_wr: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized26\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(0)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(0)
    );
wr_minus_rd: entity work.\axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized24\
     port map (
      D(15 downto 0) => \^s\(15 downto 0),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(0),
      Q => \wr_minus_rd_dly_reg_n_0_[0]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(13),
      Q => \wr_minus_rd_dly_reg_n_0_[13]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(14),
      Q => \wr_minus_rd_dly_reg_n_0_[14]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(15),
      Q => \wr_minus_rd_dly_reg_n_0_[15]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(1),
      Q => \wr_minus_rd_dly_reg_n_0_[1]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(2),
      Q => \wr_minus_rd_dly_reg_n_0_[2]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(3),
      Q => \wr_minus_rd_dly_reg_n_0_[3]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(0)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^s\(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(0)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(0)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0bram_top is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0bram_top : entity is "bram_top";
end axi_vfifo_ctrl_0bram_top;

architecture STRUCTURE of axi_vfifo_ctrl_0bram_top is
begin
bmg: entity work.\axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized1\
     port map (
      D(14 downto 0) => D(14 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[30]\(30 downto 0) => \gfwd_mode.storage_data1_reg[30]\(30 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0bram_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    enb_array : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_wr_en : in STD_LOGIC;
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0bram_top__parameterized0\ : entity is "bram_top";
end \axi_vfifo_ctrl_0bram_top__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0bram_top__parameterized0\ is
begin
bmg: entity work.\axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized3\
     port map (
      D(12 downto 0) => D(12 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\(28 downto 0) => \gfwd_mode.storage_data1_reg[28]\(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_top is
  port (
    p_2_out : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_i : in STD_LOGIC;
    I126 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_top : entity is "fifo_top";
end axi_vfifo_ctrl_0fifo_top;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_top is
begin
fifo_gen: entity work.axi_vfifo_ctrl_0fifo_generator_v13_0_1_101
     port map (
      E(0) => E(0),
      I126(40 downto 0) => I126(40 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => p_2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0fifo_top_0 is
  port (
    p_2_out : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0fifo_top_0 : entity is "fifo_top";
end axi_vfifo_ctrl_0fifo_top_0;

architecture STRUCTURE of axi_vfifo_ctrl_0fifo_top_0 is
begin
fifo_gen: entity work.axi_vfifo_ctrl_0fifo_generator_v13_0_1
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[45]\(40 downto 0) => \gfwd_mode.storage_data1_reg[45]\(40 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => p_2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_top__parameterized1\ is
  port (
    rst_full_gen_i : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \FSM_onehot_gfwd_rev.state_reg[0]\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_top__parameterized1\ : entity is "fifo_top";
end \axi_vfifo_ctrl_0fifo_top__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_top__parameterized1\ is
begin
fifo_gen: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized3\
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      \FSM_onehot_gfwd_rev.state_reg[0]\ => \FSM_onehot_gfwd_rev.state_reg[0]\,
      Q(0) => Q(0),
      aclk => aclk,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \greg.ram_rd_en_i_reg\ => \greg.ram_rd_en_i_reg\,
      next_state => next_state,
      p_0_out(6 downto 0) => p_0_out(6 downto 0),
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rd_en_i => ram_rd_en_i,
      ram_wr_en_i => ram_wr_en_i,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_top__parameterized3\ is
  port (
    rst_full_gen_i_9 : out STD_LOGIC;
    dout_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC;
    ram_rd_en_i_10 : out STD_LOGIC;
    ram_wr_en_i_11 : out STD_LOGIC;
    empty_fwft_i_12 : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    prog_full_i_16 : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_id_r_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[0]_1\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_top__parameterized3\ : entity is "fifo_top";
end \axi_vfifo_ctrl_0fifo_top__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_top__parameterized3\ is
begin
fifo_gen: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized7\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      aclk => aclk,
      addr_ready_reg(0) => addr_ready_reg(0),
      \aw_id_r_reg[0]\ => \aw_id_r_reg[0]\,
      dout_i(0) => dout_i(0),
      empty_fwft_i_12 => empty_fwft_i_12,
      empty_fwft_i_reg(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \goreg_dm.dout_i_reg[0]\(0) => \goreg_dm.dout_i_reg[0]\(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]\(5 downto 0),
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      prog_full_i_16 => prog_full_i_16,
      ram_empty_fb_i_reg => p_2_out,
      ram_rd_en_i_10 => ram_rd_en_i_10,
      ram_wr_en_i_11 => ram_wr_en_i_11,
      rst_full_gen_i_9 => rst_full_gen_i_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0memory__parameterized0\ is
  port (
    \m_axi_wdata[63]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0memory__parameterized0\ : entity is "memory";
end \axi_vfifo_ctrl_0memory__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0memory__parameterized0\ is
  signal doutb : STD_LOGIC_VECTOR ( 64 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.axi_vfifo_ctrl_0blk_mem_gen_v8_3_1
     port map (
      D(64 downto 0) => doutb(64 downto 0),
      E(0) => E(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[65]\(64 downto 0) => \gfwd_mode.storage_data1_reg[65]\(64 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(0),
      Q => \m_axi_wdata[63]\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(10),
      Q => \m_axi_wdata[63]\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(11),
      Q => \m_axi_wdata[63]\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(12),
      Q => \m_axi_wdata[63]\(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(13),
      Q => \m_axi_wdata[63]\(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(14),
      Q => \m_axi_wdata[63]\(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(15),
      Q => \m_axi_wdata[63]\(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(16),
      Q => \m_axi_wdata[63]\(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(17),
      Q => \m_axi_wdata[63]\(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(18),
      Q => \m_axi_wdata[63]\(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(19),
      Q => \m_axi_wdata[63]\(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(1),
      Q => \m_axi_wdata[63]\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(20),
      Q => \m_axi_wdata[63]\(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(21),
      Q => \m_axi_wdata[63]\(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(22),
      Q => \m_axi_wdata[63]\(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(23),
      Q => \m_axi_wdata[63]\(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(24),
      Q => \m_axi_wdata[63]\(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(25),
      Q => \m_axi_wdata[63]\(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(26),
      Q => \m_axi_wdata[63]\(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(27),
      Q => \m_axi_wdata[63]\(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(28),
      Q => \m_axi_wdata[63]\(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(29),
      Q => \m_axi_wdata[63]\(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(2),
      Q => \m_axi_wdata[63]\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(30),
      Q => \m_axi_wdata[63]\(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(31),
      Q => \m_axi_wdata[63]\(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(32),
      Q => \m_axi_wdata[63]\(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(33),
      Q => \m_axi_wdata[63]\(33),
      R => '0'
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(34),
      Q => \m_axi_wdata[63]\(34),
      R => '0'
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(35),
      Q => \m_axi_wdata[63]\(35),
      R => '0'
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(36),
      Q => \m_axi_wdata[63]\(36),
      R => '0'
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(37),
      Q => \m_axi_wdata[63]\(37),
      R => '0'
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(38),
      Q => \m_axi_wdata[63]\(38),
      R => '0'
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(39),
      Q => \m_axi_wdata[63]\(39),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(3),
      Q => \m_axi_wdata[63]\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(40),
      Q => \m_axi_wdata[63]\(40),
      R => '0'
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(41),
      Q => \m_axi_wdata[63]\(41),
      R => '0'
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(42),
      Q => \m_axi_wdata[63]\(42),
      R => '0'
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(43),
      Q => \m_axi_wdata[63]\(43),
      R => '0'
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(44),
      Q => \m_axi_wdata[63]\(44),
      R => '0'
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(45),
      Q => \m_axi_wdata[63]\(45),
      R => '0'
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(46),
      Q => \m_axi_wdata[63]\(46),
      R => '0'
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(47),
      Q => \m_axi_wdata[63]\(47),
      R => '0'
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(48),
      Q => \m_axi_wdata[63]\(48),
      R => '0'
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(49),
      Q => \m_axi_wdata[63]\(49),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(4),
      Q => \m_axi_wdata[63]\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(50),
      Q => \m_axi_wdata[63]\(50),
      R => '0'
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(51),
      Q => \m_axi_wdata[63]\(51),
      R => '0'
    );
\goreg_bm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(52),
      Q => \m_axi_wdata[63]\(52),
      R => '0'
    );
\goreg_bm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(53),
      Q => \m_axi_wdata[63]\(53),
      R => '0'
    );
\goreg_bm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(54),
      Q => \m_axi_wdata[63]\(54),
      R => '0'
    );
\goreg_bm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(55),
      Q => \m_axi_wdata[63]\(55),
      R => '0'
    );
\goreg_bm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(56),
      Q => \m_axi_wdata[63]\(56),
      R => '0'
    );
\goreg_bm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(57),
      Q => \m_axi_wdata[63]\(57),
      R => '0'
    );
\goreg_bm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(58),
      Q => \m_axi_wdata[63]\(58),
      R => '0'
    );
\goreg_bm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(59),
      Q => \m_axi_wdata[63]\(59),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(5),
      Q => \m_axi_wdata[63]\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(60),
      Q => \m_axi_wdata[63]\(60),
      R => '0'
    );
\goreg_bm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(61),
      Q => \m_axi_wdata[63]\(61),
      R => '0'
    );
\goreg_bm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(62),
      Q => \m_axi_wdata[63]\(62),
      R => '0'
    );
\goreg_bm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(63),
      Q => \m_axi_wdata[63]\(63),
      R => '0'
    );
\goreg_bm.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(64),
      Q => \m_axi_wdata[63]\(64),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(6),
      Q => \m_axi_wdata[63]\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(7),
      Q => \m_axi_wdata[63]\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(8),
      Q => \m_axi_wdata[63]\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => doutb(9),
      Q => \m_axi_wdata[63]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0memory__parameterized2\ is
  port (
    s_axis_payload_wr_out_i : out STD_LOGIC_VECTOR ( 11 downto 0 );
    curr_state_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[2]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 );
    curr_state_reg_0 : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0memory__parameterized2\ : entity is "memory";
end \axi_vfifo_ctrl_0memory__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0memory__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal doutb : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tdest_fifo_dout : STD_LOGIC_VECTOR ( 14 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[65]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[66]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[67]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[68]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[69]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[70]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[71]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[71]_i_5\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[75]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[2]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[3]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[4]_i_3\ : label is "soft_lutpair83";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\curr_state_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tdest_fifo_dout(12),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => tdest_fifo_dout(10),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => curr_state_reg
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized5\
     port map (
      D(13) => doutb(14),
      D(12 downto 0) => doutb(12 downto 0),
      E(0) => E(0),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg
    );
\gfwd_mode.storage_data1[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => tdest_fifo_dout(4),
      I1 => tdest_fifo_dout(6),
      I2 => curr_state_reg_0,
      I3 => tdest_fifo_dout(3),
      I4 => tdest_fifo_dout(5),
      O => s_axis_payload_wr_out_i(0)
    );
\gfwd_mode.storage_data1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => tdest_fifo_dout(5),
      I1 => tdest_fifo_dout(3),
      I2 => curr_state_reg_0,
      I3 => tdest_fifo_dout(6),
      O => s_axis_payload_wr_out_i(1)
    );
\gfwd_mode.storage_data1[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8FFF"
    )
        port map (
      I0 => tdest_fifo_dout(5),
      I1 => tdest_fifo_dout(4),
      I2 => tdest_fifo_dout(3),
      I3 => curr_state_reg_0,
      I4 => tdest_fifo_dout(6),
      O => s_axis_payload_wr_out_i(2)
    );
\gfwd_mode.storage_data1[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => tdest_fifo_dout(6),
      I1 => curr_state_reg_0,
      I2 => tdest_fifo_dout(3),
      O => s_axis_payload_wr_out_i(3)
    );
\gfwd_mode.storage_data1[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFF8FFF"
    )
        port map (
      I0 => tdest_fifo_dout(6),
      I1 => tdest_fifo_dout(4),
      I2 => curr_state_reg_0,
      I3 => tdest_fifo_dout(3),
      I4 => tdest_fifo_dout(5),
      O => s_axis_payload_wr_out_i(4)
    );
\gfwd_mode.storage_data1[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => tdest_fifo_dout(6),
      I1 => tdest_fifo_dout(5),
      I2 => tdest_fifo_dout(3),
      I3 => curr_state_reg_0,
      O => s_axis_payload_wr_out_i(5)
    );
\gfwd_mode.storage_data1[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7777777"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => tdest_fifo_dout(3),
      I2 => tdest_fifo_dout(4),
      I3 => tdest_fifo_dout(5),
      I4 => tdest_fifo_dout(6),
      O => s_axis_payload_wr_out_i(6)
    );
\gfwd_mode.storage_data1[71]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => tdest_fifo_dout(10),
      O => \gfwd_mode.storage_data1_reg[76]\
    );
\gfwd_mode.storage_data1[75]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tdest_fifo_dout(3),
      I1 => curr_state_reg_0,
      O => s_axis_payload_wr_out_i(10)
    );
\gfwd_mode.storage_data1[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tdest_fifo_dout(14),
      I1 => curr_state_reg_0,
      O => s_axis_payload_wr_out_i(11)
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(0),
      Q => s_axis_payload_wr_out_i(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(10),
      Q => tdest_fifo_dout(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(11),
      Q => \^q\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(12),
      Q => tdest_fifo_dout(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(14),
      Q => tdest_fifo_dout(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(1),
      Q => s_axis_payload_wr_out_i(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(2),
      Q => s_axis_payload_wr_out_i(9),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(3),
      Q => tdest_fifo_dout(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(4),
      Q => tdest_fifo_dout(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(5),
      Q => tdest_fifo_dout(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(6),
      Q => tdest_fifo_dout(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(7),
      Q => \^q\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(8),
      Q => \^q\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(9),
      Q => \^q\(2),
      R => '0'
    );
\tlen_cntr_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \tlen_cntr_reg_reg[2]\
    );
\tlen_cntr_reg[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tdest_fifo_dout(10),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \tlen_cntr_reg_reg[3]\
    );
\tlen_cntr_reg[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tdest_fifo_dout(10),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \tlen_cntr_reg_reg[4]\
    );
\tlen_cntr_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tdest_fifo_dout(12),
      I1 => tdest_fifo_dout(10),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \tlen_cntr_reg_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[63]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized0\ is
  signal dout_i : STD_LOGIC;
  signal \grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \gwss.gpf.wrpf/p_3_out\ : STD_LOGIC;
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal p_6_out : STD_LOGIC;
  signal \^ram_full_fb_i_reg\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
begin
  ram_full_fb_i_reg <= \^ram_full_fb_i_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_vfifo_ctrl_0rd_logic__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => p_6_out,
      Q(1) => rstblk_n_3,
      Q(0) => rd_rst_i(0),
      aclk => aclk,
      \gc0.count_d1_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      \gcc0.gc0.count_d1_reg[8]\(2) => p_10_out(8),
      \gcc0.gc0.count_d1_reg[8]\(1 downto 0) => p_10_out(1 downto 0),
      \gcc0.gc0.count_reg[8]\(6 downto 0) => p_11_out(8 downto 2),
      \goreg_bm.dout_i_reg[64]\(0) => dout_i,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      ram_full_fb_i_reg(0) => \grss.rsts/c1/v1_reg\(4),
      ram_full_fb_i_reg_0 => \^ram_full_fb_i_reg\,
      ram_rd_en_i => ram_rd_en_i,
      v1_reg(3 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 1),
      v1_reg_0(3 downto 0) => \grss.rsts/c1/v1_reg\(3 downto 0),
      wr_pntr_plus1_pad(0) => \gwss.gpf.wrpf/p_3_out\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_vfifo_ctrl_0wr_logic__parameterized0\
     port map (
      AR(0) => rstblk_n_2,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_10_out(8 downto 0),
      E(0) => p_6_out,
      Q(6 downto 0) => p_11_out(8 downto 2),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(0) => \grss.rsts/c1/v1_reg\(4),
      \gc0.count_d1_reg[8]_0\(3 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 1),
      \gc0.count_d1_reg[8]_1\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gfwd_mode.m_valid_i_reg\(0) => E(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      m_axi_wvalid_i => m_axi_wvalid_i,
      ram_empty_fb_i_reg(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      ram_full_fb_i_reg => \^ram_full_fb_i_reg\,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(3 downto 0) => \grss.rsts/c1/v1_reg\(3 downto 0),
      wr_pntr_plus1_pad(0) => \gwss.gpf.wrpf/p_3_out\
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_vfifo_ctrl_0memory__parameterized0\
     port map (
      E(0) => E(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_10_out(8 downto 0),
      \gfwd_mode.storage_data1_reg[65]\(64 downto 0) => \gfwd_mode.storage_data1_reg[65]\(64 downto 0),
      \m_axi_wdata[63]\(64 downto 0) => \m_axi_wdata[63]\(64 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0) => dout_i,
      ram_rd_en_i => ram_rd_en_i
    );
rstblk: entity work.\axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized2\
     port map (
      AR(0) => rstblk_n_2,
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(1) => rstblk_n_3,
      \gc0.count_d1_reg[8]\(0) => rd_rst_i(0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized2\ is
  port (
    rst_full_gen_i_4 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    ram_rd_en_i_5 : out STD_LOGIC;
    ram_wr_en_i_6 : out STD_LOGIC;
    empty_fwft_i_7 : out STD_LOGIC;
    prog_full_i_15 : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_payload_wr_out_i : out STD_LOGIC_VECTOR ( 11 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]_0\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[2]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_wr_en_i_reg\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    argen_to_tdf_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized2\ is
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal adjusted_rd_pntr_wr_inv_pad : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_29\ : STD_LOGIC;
  signal \grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_2_out\ : STD_LOGIC;
  signal p_2_out_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
begin
  p_2_out <= \^p_2_out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_vfifo_ctrl_0rd_logic__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_0_out(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ => \gntv_or_sync_fifo.gl0.rd_n_27\,
      E(0) => E(0),
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      aclk => aclk,
      argen_to_tdf_tvalid => argen_to_tdf_tvalid,
      curr_state_reg => curr_state_reg_0,
      empty_fwft_i_7 => empty_fwft_i_7,
      empty_fwft_i_reg(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gc0.count_d1_reg[8]\(0) => \gntv_or_sync_fifo.gl0.rd_n_28\,
      \gcc0.gc0.count_d1_reg[8]\(0) => p_10_out(8),
      \gcc0.gc0.count_reg[7]\(7 downto 0) => p_11_out(7 downto 0),
      \goreg_bm.dout_i_reg[14]\(0) => dout_i,
      p_2_out => \^p_2_out\,
      p_2_out_0 => p_2_out_0,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_29\,
      v1_reg(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \grss.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0),
      wr_pntr_plus1_pad(0) => adjusted_rd_pntr_wr_inv_pad(0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_vfifo_ctrl_0wr_logic__parameterized1\
     port map (
      AR(0) => WR_RST,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_10_out(8 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => p_11_out(7 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.rd_n_29\,
      \gc0.count_d1_reg[8]_0\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \greg.ram_wr_en_i_reg\ => \greg.ram_wr_en_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_3,
      p_2_out => \^p_2_out\,
      p_2_out_0 => p_2_out_0,
      prog_full_i_15 => prog_full_i_15,
      ram_empty_fb_i_reg(0) => \gntv_or_sync_fifo.gl0.rd_n_28\,
      ram_rd_en_i_5 => ram_rd_en_i_5,
      ram_wr_en_i_6 => ram_wr_en_i_6,
      rst_full_ff_i => rst_full_ff_i,
      v1_reg(3 downto 0) => \grss.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      wr_pntr_plus1_pad(0) => adjusted_rd_pntr_wr_inv_pad(0)
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_vfifo_ctrl_0memory__parameterized2\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => \tlen_cntr_reg_reg[4]\(3 downto 0),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_10_out(8 downto 0),
      \gfwd_mode.storage_data1_reg[76]\ => \gfwd_mode.storage_data1_reg[76]\,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => dout_i,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_27\,
      s_axis_payload_wr_out_i(11 downto 0) => s_axis_payload_wr_out_i(11 downto 0),
      \tlen_cntr_reg_reg[2]\ => \tlen_cntr_reg_reg[2]\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]_0\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\
    );
rstblk: entity work.\axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized5\
     port map (
      AR(0) => WR_RST,
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_reg[1]\(1) => RD_RST,
      \gc0.count_reg[1]\(0) => rd_rst_i(0),
      p_2_out => \^p_2_out\,
      ram_full_fb_i_reg => rstblk_n_3,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i_4 => rst_full_gen_i_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0mcf_data_flow_logic is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1_0 : out STD_LOGIC;
    \pf_thresh_dly_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_7\ : out STD_LOGIC;
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC;
    \burst_count_reg[0]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \aw_addr_r_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    \gclr.prog_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_id_r_reg[0]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    addr_rollover_r_reg : out STD_LOGIC_VECTOR ( 97 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    pntr_roll_over_reg : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    addr_ready : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \diff_pntr_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1_3 : in STD_LOGIC;
    \aw_id_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1][0]_0\ : in STD_LOGIC;
    pntrs_eql_dly : in STD_LOGIC;
    vfifo_idle : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[64]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0mcf_data_flow_logic : entity is "mcf_data_flow_logic";
end axi_vfifo_ctrl_0mcf_data_flow_logic;

architecture STRUCTURE of axi_vfifo_ctrl_0mcf_data_flow_logic is
  signal CHANNEL_DEPTH : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal D_0 : STD_LOGIC_VECTOR ( 27 downto 15 );
  signal \active_ch_dly_reg[0]_3\ : STD_LOGIC;
  signal \active_ch_dly_reg[1]_4\ : STD_LOGIC;
  signal \active_ch_dly_reg[2]_5\ : STD_LOGIC;
  signal \active_ch_dly_reg[3]_6\ : STD_LOGIC;
  signal active_ch_valid_dly : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \gfwd_mode.storage_data1_reg[98]_i_17_n_3\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_18_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_18_n_1\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_18_n_2\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_18_n_3\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_24_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_24_n_1\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_24_n_2\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1_reg[98]_i_24_n_3\ : STD_LOGIC;
  signal \^gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \^gstage1.q_dly_reg[1]\ : STD_LOGIC;
  signal m_axis_payload_wr_out_i : STD_LOGIC_VECTOR ( 97 downto 1 );
  signal p_0_out_0 : STD_LOGIC;
  signal pntr_rchd_end_addr1_1 : STD_LOGIC_VECTOR ( 29 downto 20 );
  signal pntr_roll_over : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_47 : STD_LOGIC;
  signal \NLW_gfwd_mode.storage_data1_reg[98]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gfwd_mode.storage_data1_reg[98]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0\(0) <= \^gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0\(0);
  \gstage1.q_dly_reg[1]\ <= \^gstage1.q_dly_reg[1]\;
\Q_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => active_ch_valid_dly(1),
      I1 => \active_ch_dly_reg[1]_4\,
      I2 => pntrs_eql_dly,
      I3 => \active_ch_dly_reg[1][0]_0\,
      I4 => vfifo_idle(1),
      O => Q_reg_0
    );
\Q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B00"
    )
        port map (
      I0 => \active_ch_dly_reg[1]_4\,
      I1 => active_ch_valid_dly(1),
      I2 => \active_ch_dly_reg[1][0]_0\,
      I3 => pntrs_eql_dly,
      I4 => vfifo_idle(0),
      O => Q_reg
    );
\active_ch_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^d\(0),
      Q => \active_ch_dly_reg[0]_3\,
      R => Q(1)
    );
\active_ch_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[0]_3\,
      Q => \active_ch_dly_reg[1]_4\,
      R => Q(1)
    );
\active_ch_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[1]_4\,
      Q => \active_ch_dly_reg[2]_5\,
      R => Q(1)
    );
\active_ch_dly_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2]_5\,
      Q => \active_ch_dly_reg[3]_6\,
      R => Q(1)
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[3]_6\,
      Q => \active_ch_dly_reg[4]_7\,
      R => Q(1)
    );
depth_rom_inst: entity work.\axi_vfifo_ctrl_0rom__parameterized0\
     port map (
      CHANNEL_DEPTH(0) => CHANNEL_DEPTH(9),
      Q(0) => Q(0),
      aclk => aclk
    );
\gfwd_mode.storage_data1_reg[98]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \gfwd_mode.storage_data1_reg[98]_i_18_n_0\,
      CO(3 downto 1) => \NLW_gfwd_mode.storage_data1_reg[98]_i_17_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gfwd_mode.storage_data1_reg[98]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \NLW_gfwd_mode.storage_data1_reg[98]_i_17_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => pntr_rchd_end_addr1_1(29 downto 28),
      S(3 downto 0) => B"0010"
    );
\gfwd_mode.storage_data1_reg[98]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \gfwd_mode.storage_data1_reg[98]_i_24_n_0\,
      CO(3) => \gfwd_mode.storage_data1_reg[98]_i_18_n_0\,
      CO(2) => \gfwd_mode.storage_data1_reg[98]_i_18_n_1\,
      CO(1) => \gfwd_mode.storage_data1_reg[98]_i_18_n_2\,
      CO(0) => \gfwd_mode.storage_data1_reg[98]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pntr_rchd_end_addr1_1(27 downto 24),
      S(3 downto 0) => B"1111"
    );
\gfwd_mode.storage_data1_reg[98]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gfwd_mode.storage_data1_reg[98]_i_24_n_0\,
      CO(2) => \gfwd_mode.storage_data1_reg[98]_i_24_n_1\,
      CO(1) => \gfwd_mode.storage_data1_reg[98]_i_24_n_2\,
      CO(0) => \gfwd_mode.storage_data1_reg[98]_i_24_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => sdpram_top_inst_n_46,
      DI(0) => '1',
      O(3 downto 0) => pntr_rchd_end_addr1_1(23 downto 20),
      S(3 downto 2) => B"11",
      S(1) => sdpram_top_inst_n_47,
      S(0) => '0'
    );
\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0\(0),
      Q => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\,
      R => Q(1)
    );
\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\,
      Q => active_ch_valid_dly(1),
      R => Q(1)
    );
\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst\: entity work.axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss
     port map (
      A(0) => A(0),
      CHANNEL_DEPTH(0) => CHANNEL_DEPTH(9),
      D(12 downto 0) => D_0(27 downto 15),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \diff_pntr_reg[9]_0\(0) => \diff_pntr_reg[9]\(0),
      \gclr.prog_full_i_reg\ => \pf_thresh_dly_reg[2]_2\(0),
      \gclr.prog_full_i_reg_0\(0) => \gclr.prog_full_i_reg\(0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[0]_0\(12 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(12 downto 0),
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized4\
     port map (
      CO(0) => \^d\(1),
      D(97) => m_axis_payload_wr_out_i(97),
      D(96 downto 65) => sdpo_int(31 downto 0),
      D(64 downto 1) => m_axis_payload_wr_out_i(64 downto 1),
      D(0) => \^d\(0),
      E(0) => p_0_out_0,
      aclk => aclk,
      addr_ready => addr_ready,
      addr_rollover_r_reg(97 downto 0) => addr_rollover_r_reg(97 downto 0),
      areset_d1_3 => areset_d1_3,
      \aw_addr_r_reg[31]\(0) => \aw_addr_r_reg[31]\(0),
      \aw_id_r_reg[0]\ => \aw_id_r_reg[0]\,
      \aw_id_r_reg[0]_0\(0) => \aw_id_r_reg[0]_0\(0),
      \burst_count_reg[0]\ => \burst_count_reg[0]\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.m_valid_i_reg_1\ => \gfwd_mode.m_valid_i_reg_1\,
      \gfwd_mode.storage_data1_reg[10]_0\(0) => \gfwd_mode.storage_data1_reg[10]\(0),
      \gfwd_mode.storage_data1_reg[1]_0\(0) => \gfwd_mode.storage_data1_reg[1]\(0),
      \packet_cnt_reg[5]\(0) => \packet_cnt_reg[5]\(0)
    );
s2mm_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized3\
     port map (
      E(0) => p_0_out_0,
      Q(0) => Q(1),
      aclk => aclk,
      areset_d1_0 => areset_d1_0,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[64]_0\(64 downto 1) => m_axis_payload_wr_out_i(64 downto 1),
      \gfwd_mode.storage_data1_reg[64]_0\(0) => \^d\(0),
      \gfwd_mode.storage_data1_reg[64]_1\(64 downto 0) => \gfwd_mode.storage_data1_reg[64]\(64 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\(0) => E(0),
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\ => \^gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0\(0),
      ram_init_done_i_reg => \^gstage1.q_dly_reg[1]\,
      we_int => we_int
    );
sdpram_top_inst: entity work.axi_vfifo_ctrl_0sdpram_top
     port map (
      CO(0) => \^d\(1),
      CONV_INTEGER(0) => sdpram_top_inst_n_46,
      D(29 downto 1) => sdpo_int(31 downto 3),
      D(0) => \^d\(0),
      Q(0) => Q(0),
      S(0) => sdpram_top_inst_n_47,
      WR_DATA(27 downto 0) => WR_DATA(27 downto 0),
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\ => \^gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0\(0),
      \gfwd_mode.storage_data1_reg[0]\(27 downto 0) => \gfwd_mode.storage_data1_reg[0]_0\(27 downto 0),
      \gfwd_mode.storage_data1_reg[97]\(0) => m_axis_payload_wr_out_i(97),
      \gin_reg.wr_pntr_pf_dly_reg[12]\(12 downto 0) => D_0(27 downto 15),
      \gstage1.q_dly_reg[1]\ => \^gstage1.q_dly_reg[1]\,
      \gstage1.q_dly_reg[1]_0\(0) => \gstage1.q_dly_reg[1]_0\(0),
      pntr_rchd_end_addr1(9 downto 0) => pntr_rchd_end_addr1_1(29 downto 20),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized0\ is
  port (
    p_0_out_0 : out STD_LOGIC;
    pntrs_eql_dly : out STD_LOGIC;
    \active_ch_dly_reg[0][0]_0\ : out STD_LOGIC;
    \active_ch_dly_reg[2][0]_0\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[0]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[9]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_rchd_end_addr1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int_8 : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[72]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_12 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \pf_thresh_dly_reg[2][9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pf_thresh_dly_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized0\ : entity is "mcf_data_flow_logic";
end \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized0\ is
  signal \^active_ch_dly_reg[0][0]_0\ : STD_LOGIC;
  signal \^active_ch_dly_reg[2][0]_0\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \^gin_reg.rd_pntr_pf_dly_reg[0]\ : STD_LOGIC;
  signal \^gin_reg.rd_pntr_pf_dly_reg[9]\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\ : STD_LOGIC;
  signal lsb_eql : STD_LOGIC;
  signal msb_eql : STD_LOGIC;
  signal \^pntr_rchd_end_addr1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pntr_roll_over : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_19_n_3 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_19_n_6 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_19_n_7 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_20_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_20_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_20_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_20_n_3 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_26_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_26_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_26_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_26_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_42 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_47 : STD_LOGIC;
  signal sdpram_top_inst_n_48 : STD_LOGIC;
  signal sdpram_top_inst_n_49 : STD_LOGIC;
  signal sdpram_top_inst_n_50 : STD_LOGIC;
  signal sdpram_top_inst_n_51 : STD_LOGIC;
  signal sdpram_top_inst_n_52 : STD_LOGIC;
  signal sdpram_top_inst_n_53 : STD_LOGIC;
  signal sdpram_top_inst_n_54 : STD_LOGIC;
  signal sdpram_top_inst_n_55 : STD_LOGIC;
  signal sdpram_top_inst_n_56 : STD_LOGIC;
  signal sdpram_top_inst_n_57 : STD_LOGIC;
  signal sdpram_top_inst_n_58 : STD_LOGIC;
  signal sdpram_top_inst_n_59 : STD_LOGIC;
  signal sdpram_top_inst_n_62 : STD_LOGIC;
  signal sdpram_top_inst_n_63 : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_i_19_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_1_0_0_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  \active_ch_dly_reg[0][0]_0\ <= \^active_ch_dly_reg[0][0]_0\;
  \active_ch_dly_reg[2][0]_0\ <= \^active_ch_dly_reg[2][0]_0\;
  \gin_reg.rd_pntr_pf_dly_reg[0]\ <= \^gin_reg.rd_pntr_pf_dly_reg[0]\;
  \gin_reg.rd_pntr_pf_dly_reg[9]\ <= \^gin_reg.rd_pntr_pf_dly_reg[9]\;
  pntr_rchd_end_addr1(7 downto 0) <= \^pntr_rchd_end_addr1\(7 downto 0);
\active_ch_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg[0][0]_0\,
      Q => \active_ch_dly_reg_n_0_[0][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[0][0]\,
      Q => \^active_ch_dly_reg[2][0]_0\,
      R => Q(1)
    );
\active_ch_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg[2][0]_0\,
      Q => \active_ch_dly_reg_n_0_[2][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[2][0]\,
      Q => \active_ch_dly_reg_n_0_[3][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[3][0]\,
      Q => Q_reg,
      R => Q(1)
    );
\gptr_mcdf.gch_idle.pntr_eql_inst\: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized1\
     port map (
      CO(0) => msb_eql,
      Q(0) => Q(1),
      aclk => aclk,
      \gstage1.q_dly_reg[15]\(0) => lsb_eql,
      pntrs_eql_dly => pntrs_eql_dly
    );
\gptr_mcdf.gch_idle.rdp_dly_inst\: entity work.axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay
     port map (
      Q(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\,
      Q(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\,
      S(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(31 downto 0) => \gfwd_mode.storage_data1_reg[0]_3\(31 downto 0),
      \gstage1.q_dly_reg[0]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      \gstage1.q_dly_reg[0]_1\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      \gstage1.q_dly_reg[0]_2\(26) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      \gstage1.q_dly_reg[0]_2\(25) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      \gstage1.q_dly_reg[0]_2\(24) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      \gstage1.q_dly_reg[0]_2\(23) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      \gstage1.q_dly_reg[0]_2\(22) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      \gstage1.q_dly_reg[0]_2\(21) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      \gstage1.q_dly_reg[0]_2\(20) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      \gstage1.q_dly_reg[0]_2\(19) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      \gstage1.q_dly_reg[0]_2\(18) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      \gstage1.q_dly_reg[0]_2\(17) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\,
      \gstage1.q_dly_reg[0]_2\(16) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\,
      \gstage1.q_dly_reg[0]_2\(15) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\,
      \gstage1.q_dly_reg[0]_2\(14) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\,
      \gstage1.q_dly_reg[0]_2\(13) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\,
      \gstage1.q_dly_reg[0]_2\(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\,
      \gstage1.q_dly_reg[0]_2\(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\,
      \gstage1.q_dly_reg[0]_2\(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\,
      \gstage1.q_dly_reg[0]_2\(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\,
      \gstage1.q_dly_reg[0]_2\(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\,
      \gstage1.q_dly_reg[0]_2\(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\,
      \gstage1.q_dly_reg[0]_2\(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\,
      \gstage1.q_dly_reg[0]_2\(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\,
      \gstage1.q_dly_reg[0]_2\(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\,
      \gstage1.q_dly_reg[0]_2\(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\,
      \gstage1.q_dly_reg[0]_2\(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\,
      \gstage1.q_dly_reg[0]_2\(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\,
      \gstage1.q_dly_reg[0]_2\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\gptr_mcdf.gch_idle.wrp_dly_inst\: entity work.axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay_63
     port map (
      CO(0) => msb_eql,
      D(28) => sdpram_top_inst_n_31,
      D(27) => sdpram_top_inst_n_32,
      D(26) => sdpram_top_inst_n_33,
      D(25) => sdpram_top_inst_n_34,
      D(24) => sdpram_top_inst_n_35,
      D(23) => sdpram_top_inst_n_36,
      D(22) => sdpram_top_inst_n_37,
      D(21) => sdpram_top_inst_n_38,
      D(20) => sdpram_top_inst_n_39,
      D(19) => sdpram_top_inst_n_40,
      D(18) => sdpram_top_inst_n_41,
      D(17) => sdpram_top_inst_n_42,
      D(16) => sdpram_top_inst_n_43,
      D(15) => sdpram_top_inst_n_44,
      D(14) => sdpram_top_inst_n_45,
      D(13) => sdpram_top_inst_n_46,
      D(12) => sdpram_top_inst_n_47,
      D(11) => sdpram_top_inst_n_48,
      D(10) => sdpram_top_inst_n_49,
      D(9) => sdpram_top_inst_n_50,
      D(8) => sdpram_top_inst_n_51,
      D(7) => sdpram_top_inst_n_52,
      D(6) => sdpram_top_inst_n_53,
      D(5) => sdpram_top_inst_n_54,
      D(4) => sdpram_top_inst_n_55,
      D(3) => sdpram_top_inst_n_56,
      D(2) => sdpram_top_inst_n_57,
      D(1) => sdpram_top_inst_n_58,
      D(0) => sdpram_top_inst_n_59,
      Q(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\,
      Q(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\,
      S(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      aclk => aclk,
      \gstage1.q_dly_reg[0]\(0) => lsb_eql,
      \gstage1.q_dly_reg[0]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      \gstage1.q_dly_reg[30]_0\(26) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      \gstage1.q_dly_reg[30]_0\(25) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      \gstage1.q_dly_reg[30]_0\(24) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      \gstage1.q_dly_reg[30]_0\(23) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      \gstage1.q_dly_reg[30]_0\(22) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      \gstage1.q_dly_reg[30]_0\(21) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      \gstage1.q_dly_reg[30]_0\(20) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      \gstage1.q_dly_reg[30]_0\(19) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      \gstage1.q_dly_reg[30]_0\(18) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      \gstage1.q_dly_reg[30]_0\(17) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\,
      \gstage1.q_dly_reg[30]_0\(16) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\,
      \gstage1.q_dly_reg[30]_0\(15) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\,
      \gstage1.q_dly_reg[30]_0\(14) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\,
      \gstage1.q_dly_reg[30]_0\(13) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\,
      \gstage1.q_dly_reg[30]_0\(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\,
      \gstage1.q_dly_reg[30]_0\(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\,
      \gstage1.q_dly_reg[30]_0\(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\,
      \gstage1.q_dly_reg[30]_0\(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\,
      \gstage1.q_dly_reg[30]_0\(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\,
      \gstage1.q_dly_reg[30]_0\(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\,
      \gstage1.q_dly_reg[30]_0\(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\,
      \gstage1.q_dly_reg[30]_0\(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\,
      \gstage1.q_dly_reg[30]_0\(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\,
      \gstage1.q_dly_reg[30]_0\(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\,
      \gstage1.q_dly_reg[30]_0\(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\,
      \gstage1.q_dly_reg[30]_0\(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\,
      \gstage1.q_dly_reg[30]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\,
      \gstage1.q_dly_reg[31]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst\: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized0\
     port map (
      A(0) => A(0),
      D(12) => sdpram_top_inst_n_35,
      D(11) => sdpram_top_inst_n_36,
      D(10) => sdpram_top_inst_n_37,
      D(9) => sdpram_top_inst_n_38,
      D(8) => sdpram_top_inst_n_39,
      D(7) => sdpram_top_inst_n_40,
      D(6) => sdpram_top_inst_n_41,
      D(5) => sdpram_top_inst_n_42,
      D(4) => sdpram_top_inst_n_43,
      D(3) => sdpram_top_inst_n_44,
      D(2) => sdpram_top_inst_n_45,
      D(1) => sdpram_top_inst_n_46,
      D(0) => sdpram_top_inst_n_47,
      Q(0) => Q(1),
      aclk => aclk,
      \gclr.prog_full_i_reg_0\(0) => \gclr.prog_full_i_reg\(0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[0]_0\(12 downto 0) => \gfwd_mode.storage_data1_reg[0]_3\(27 downto 15),
      p_0_out_0 => p_0_out_0,
      \pf_thresh_dly_reg[2][9]\(0) => \pf_thresh_dly_reg[2][9]\(0),
      \pf_thresh_dly_reg[2]_2\(0) => \pf_thresh_dly_reg[2]_2\(0),
      pntr_roll_over => pntr_roll_over
    );
ram_reg_0_1_0_0_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_0_i_20_n_0,
      CO(3 downto 1) => NLW_ram_reg_0_1_0_0_i_19_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_1_0_0_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => NLW_ram_reg_0_1_0_0_i_19_O_UNCONNECTED(3 downto 2),
      O(1) => ram_reg_0_1_0_0_i_19_n_6,
      O(0) => ram_reg_0_1_0_0_i_19_n_7,
      S(3 downto 0) => B"0010"
    );
ram_reg_0_1_0_0_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_0_i_26_n_0,
      CO(3) => ram_reg_0_1_0_0_i_20_n_0,
      CO(2) => ram_reg_0_1_0_0_i_20_n_1,
      CO(1) => ram_reg_0_1_0_0_i_20_n_2,
      CO(0) => ram_reg_0_1_0_0_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^pntr_rchd_end_addr1\(7 downto 4),
      S(3 downto 0) => B"1111"
    );
ram_reg_0_1_0_0_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_0_i_26_n_0,
      CO(2) => ram_reg_0_1_0_0_i_26_n_1,
      CO(1) => ram_reg_0_1_0_0_i_26_n_2,
      CO(0) => ram_reg_0_1_0_0_i_26_n_3,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => sdpram_top_inst_n_62,
      DI(0) => '1',
      O(3 downto 0) => \^pntr_rchd_end_addr1\(3 downto 0),
      S(3 downto 2) => B"11",
      S(1) => sdpram_top_inst_n_63,
      S(0) => '0'
    );
s2mm_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized5\
     port map (
      aclk => aclk,
      \active_ch_dly_reg[0][0]\ => \^active_ch_dly_reg[0][0]_0\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[72]\ => \gfwd_mode.storage_data1_reg[72]\,
      \gin_reg.rd_pntr_pf_dly_reg[9]\ => \^gin_reg.rd_pntr_pf_dly_reg[9]\,
      ram_init_done_i_reg => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      we_int_8 => we_int_8
    );
sdpram_top_inst: entity work.axi_vfifo_ctrl_0sdpram_top_64
     port map (
      CONV_INTEGER(0) => sdpram_top_inst_n_62,
      D(28) => sdpram_top_inst_n_31,
      D(27) => sdpram_top_inst_n_32,
      D(26) => sdpram_top_inst_n_33,
      D(25) => sdpram_top_inst_n_34,
      D(24) => sdpram_top_inst_n_35,
      D(23) => sdpram_top_inst_n_36,
      D(22) => sdpram_top_inst_n_37,
      D(21) => sdpram_top_inst_n_38,
      D(20) => sdpram_top_inst_n_39,
      D(19) => sdpram_top_inst_n_40,
      D(18) => sdpram_top_inst_n_41,
      D(17) => sdpram_top_inst_n_42,
      D(16) => sdpram_top_inst_n_43,
      D(15) => sdpram_top_inst_n_44,
      D(14) => sdpram_top_inst_n_45,
      D(13) => sdpram_top_inst_n_46,
      D(12) => sdpram_top_inst_n_47,
      D(11) => sdpram_top_inst_n_48,
      D(10) => sdpram_top_inst_n_49,
      D(9) => sdpram_top_inst_n_50,
      D(8) => sdpram_top_inst_n_51,
      D(7) => sdpram_top_inst_n_52,
      D(6) => sdpram_top_inst_n_53,
      D(5) => sdpram_top_inst_n_54,
      D(4) => sdpram_top_inst_n_55,
      D(3) => sdpram_top_inst_n_56,
      D(2) => sdpram_top_inst_n_57,
      D(1) => sdpram_top_inst_n_58,
      D(0) => sdpram_top_inst_n_59,
      DI(0) => DI(0),
      Q(0) => Q(0),
      S(0) => S(0),
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\ => \^gin_reg.rd_pntr_pf_dly_reg[9]\,
      \gfwd_mode.storage_data1_reg[0]\ => \^active_ch_dly_reg[0][0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gfwd_mode.storage_data1_reg[0]_1\(28 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(28 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(28 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(28 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[0]\ => \^gin_reg.rd_pntr_pf_dly_reg[0]\,
      \gin_reg.rd_pntr_pf_dly_reg[0]_0\(0) => \gin_reg.rd_pntr_pf_dly_reg[0]_0\(0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_63,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => \gin_reg.wr_pntr_roll_over_dly_reg\(0),
      \gstage1.q_dly_reg[31]\(27 downto 0) => \gstage1.q_dly_reg[31]\(27 downto 0),
      pntr_rchd_end_addr1(3) => ram_reg_0_1_0_0_i_19_n_6,
      pntr_rchd_end_addr1(2) => ram_reg_0_1_0_0_i_19_n_7,
      pntr_rchd_end_addr1(1 downto 0) => \^pntr_rchd_end_addr1\(3 downto 2),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg_12 => pntr_roll_over_reg_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized1\ is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[28]\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    \pf_thresh_dly_reg[2][4]\ : out STD_LOGIC;
    \gset.prog_full_i_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    active_ch_dly_reg_r_3_0 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]_0\ : out STD_LOGIC;
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[4]_12\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int_9 : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_13 : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \diff_pntr_reg[13]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized1\ : entity is "mcf_data_flow_logic";
end \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized1\ is
  signal QSPO : STD_LOGIC_VECTOR ( 15 to 15 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \^active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal \^active_ch_dly_reg[4][0]_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal active_ch_dly_reg_r_1_n_0 : STD_LOGIC;
  signal \^active_ch_dly_reg_r_3_0\ : STD_LOGIC;
  signal active_ch_dly_reg_r_n_0 : STD_LOGIC;
  signal \^gfwd_mode.m_valid_i_reg\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[28]\ : STD_LOGIC;
  signal \gmcpf_pf_gen.mcpf_pf_gen_inst_n_5\ : STD_LOGIC;
  signal \gmcpf_pf_gen.thresh_rom_inst_n_0\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal pntr_rchd_end_addr1 : STD_LOGIC_VECTOR ( 16 downto 12 );
  signal pntr_roll_over : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_3 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal wr_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
begin
  \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0) <= \^active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0);
  \active_ch_dly_reg[4][0]_0\ <= \^active_ch_dly_reg[4][0]_0\;
  active_ch_dly_reg_r_3_0 <= \^active_ch_dly_reg_r_3_0\;
  \gfwd_mode.m_valid_i_reg\ <= \^gfwd_mode.m_valid_i_reg\;
  \gfwd_mode.storage_data1_reg[28]\ <= \^gfwd_mode.storage_data1_reg[28]\;
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0),
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg[4]_12\,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => \^active_ch_dly_reg[4][0]_0\,
      O => active_ch_dly_reg_gate_n_0
    );
active_ch_dly_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => active_ch_dly_reg_r_n_0,
      R => Q(1)
    );
active_ch_dly_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_r_n_0,
      Q => active_ch_dly_reg_r_1_n_0,
      R => Q(1)
    );
active_ch_dly_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_r_1_n_0,
      Q => \^active_ch_dly_reg_r_3_0\,
      R => Q(1)
    );
active_ch_dly_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg_r_3_0\,
      Q => \^active_ch_dly_reg[4][0]_0\,
      R => Q(1)
    );
depth_rom_inst: entity work.\axi_vfifo_ctrl_0rom__parameterized3\
     port map (
      Q(0) => Q(0),
      QSPO(0) => QSPO(15),
      aclk => aclk
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized1\
     port map (
      A(0) => A(0),
      D(15 downto 0) => wr_data_i(15 downto 0),
      DI(0) => DI(0),
      Q(1 downto 0) => Q(1 downto 0),
      QSPO(0) => QSPO(15),
      S(0) => \gmcpf_pf_gen.mcpf_pf_gen_inst_n_5\,
      aclk => aclk,
      \diff_pntr_reg[13]_0\(8 downto 0) => \diff_pntr_reg[13]\(8 downto 0),
      \diff_pntr_reg[6]_0\(2 downto 0) => S(2 downto 0),
      \gclr.prog_full_i_reg\(0) => \gclr.prog_full_i_reg\(0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0),
      \greg_out.QSPO_reg_r\ => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      \gset.prog_full_i_reg_0\(1 downto 0) => \gset.prog_full_i_reg\(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]_0\(0) => \pf_thresh_dly_reg[2][14]\(0),
      \pf_thresh_dly_reg[2][4]_0\ => \pf_thresh_dly_reg[2][4]\,
      pntr_rchd_end_addr1(0) => pntr_rchd_end_addr1(16),
      pntr_roll_over => pntr_roll_over
    );
\gmcpf_pf_gen.thresh_rom_inst\: entity work.\axi_vfifo_ctrl_0rom__parameterized4\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      pf_thresh_dly_reg_r => \gmcpf_pf_gen.thresh_rom_inst_n_0\
    );
mcf2awgen_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized8\
     port map (
      D(30 downto 15) => \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0),
      D(14 downto 0) => S_PAYLOAD_DATA(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\,
      E(0) => p_0_out_0,
      Q(30 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(30 downto 0),
      aclk => aclk,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      \gfwd_mode.areset_d1_reg\ => \^gfwd_mode.m_valid_i_reg\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
ram_reg_0_1_0_0_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_0_i_15_n_0,
      CO(2) => ram_reg_0_1_0_0_i_15_n_1,
      CO(1) => ram_reg_0_1_0_0_i_15_n_2,
      CO(0) => ram_reg_0_1_0_0_i_15_n_3,
      CYINIT => '1',
      DI(3) => sdpram_top_inst_n_37,
      DI(2 downto 0) => B"111",
      O(3 downto 0) => pntr_rchd_end_addr1(15 downto 12),
      S(3) => sdpram_top_inst_n_38,
      S(2 downto 0) => B"000"
    );
ram_reg_0_1_0_0_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_0_i_15_n_0,
      CO(3 downto 0) => NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED(3 downto 1),
      O(0) => pntr_rchd_end_addr1(16),
      S(3 downto 0) => B"0001"
    );
s2mm_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized7\
     port map (
      E(0) => p_0_out_0,
      Q(0) => Q(1),
      aclk => aclk,
      addr_ready_reg(0) => addr_ready_reg(0),
      addr_rollover_r_reg(15 downto 0) => addr_rollover_r_reg(15 downto 0),
      \gfwd_mode.areset_d1_reg_0\(0) => \gfwd_mode.areset_d1_reg\(0),
      \gfwd_mode.m_valid_i_reg_0\ => \^gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[14]_0\(15 downto 1) => S_PAYLOAD_DATA(14 downto 0),
      \gfwd_mode.storage_data1_reg[14]_0\(0) => \^active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0),
      ram_init_done_i_reg => \^gfwd_mode.storage_data1_reg[28]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      we_int_9 => we_int_9
    );
sdpram_top_inst: entity work.\axi_vfifo_ctrl_0sdpram_top__parameterized0\
     port map (
      CO(0) => CO(0),
      CONV_INTEGER(0) => sdpram_top_inst_n_37,
      D(15 downto 0) => wr_data_i(15 downto 0),
      Q(0) => Q(0),
      S(0) => \gmcpf_pf_gen.mcpf_pf_gen_inst_n_5\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \^active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0),
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\ => \^gfwd_mode.storage_data1_reg[28]\,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[14]\(0) => sdpram_top_inst_n_38,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(0),
      p_0_in0_out(15 downto 0) => p_0_in0_out(15 downto 0),
      pntr_rchd_end_addr1(4 downto 0) => pntr_rchd_end_addr1(16 downto 12),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg_13 => pntr_roll_over_reg_13,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      wr_addr_int(0) => wr_addr_int(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized2\ is
  port (
    p_0_out_0 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[14]\ : out STD_LOGIC;
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    we_int_10 : out STD_LOGIC;
    enb_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_14 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pf_thresh_dly_reg[2]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized2\ : entity is "mcf_data_flow_logic";
end \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized2\ is
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[14]\ : STD_LOGIC;
  signal \^gin_reg.rd_pntr_pf_dly_reg[14]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_3 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
begin
  \gfwd_mode.storage_data1_reg[0]\ <= \^gfwd_mode.storage_data1_reg[0]\;
  \gfwd_mode.storage_data1_reg[14]\ <= \^gfwd_mode.storage_data1_reg[14]\;
  \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0);
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^gfwd_mode.storage_data1_reg[0]\,
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => Q_reg,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized2\
     port map (
      A(0) => A(0),
      CO(0) => CO(0),
      D(15) => sdpram_top_inst_n_19,
      D(14) => sdpram_top_inst_n_20,
      D(13) => sdpram_top_inst_n_21,
      D(12) => sdpram_top_inst_n_22,
      D(11) => sdpram_top_inst_n_23,
      D(10) => sdpram_top_inst_n_24,
      D(9) => sdpram_top_inst_n_25,
      D(8) => sdpram_top_inst_n_26,
      D(7) => sdpram_top_inst_n_27,
      D(6) => sdpram_top_inst_n_28,
      D(5) => sdpram_top_inst_n_29,
      D(4) => sdpram_top_inst_n_30,
      D(3) => sdpram_top_inst_n_31,
      D(2) => sdpram_top_inst_n_32,
      D(1) => sdpram_top_inst_n_33,
      D(0) => sdpram_top_inst_n_34,
      DI(0) => DI(0),
      Q(0) => Q(1),
      S(2 downto 0) => S(2 downto 0),
      aclk => aclk,
      \gclr.prog_full_i_reg_0\(8 downto 0) => \gclr.prog_full_i_reg\(8 downto 0),
      \gclr.prog_full_i_reg_1\(0) => \gclr.prog_full_i_reg_0\(0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(15 downto 0),
      p_0_out_0 => p_0_out_0,
      \pf_thresh_dly_reg[2]_10\(1 downto 0) => \pf_thresh_dly_reg[2]_10\(1 downto 0),
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized10\
     port map (
      D(16 downto 1) => \gfwd_mode.storage_data1_reg[0]_3\(15 downto 0),
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => p_0_out,
      Q(16 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\(16 downto 0),
      aclk => aclk,
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gfwd_mode.areset_d1_reg\ => \gfwd_mode.areset_d1_reg\,
      \gnstage1.q_dly_reg[0][0]\ => \gnstage1.q_dly_reg[0][0]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
ram_reg_0_1_0_0_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_0_i_15_n_0,
      CO(2) => ram_reg_0_1_0_0_i_15_n_1,
      CO(1) => ram_reg_0_1_0_0_i_15_n_2,
      CO(0) => ram_reg_0_1_0_0_i_15_n_3,
      CYINIT => '1',
      DI(3) => sdpram_top_inst_n_37,
      DI(2 downto 0) => B"111",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[14]_0\(3 downto 0),
      S(3) => sdpram_top_inst_n_38,
      S(2 downto 0) => B"000"
    );
ram_reg_0_1_0_0_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_0_i_15_n_0,
      CO(3 downto 0) => NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED(3 downto 1),
      O(0) => \^gin_reg.rd_pntr_pf_dly_reg[14]_0\(4),
      S(3 downto 0) => B"0001"
    );
s2mm_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized9\
     port map (
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => p_0_out,
      Q_reg => Q_reg_0,
      aclk => aclk,
      \gfwd_mode.areset_d1_reg\ => \gfwd_mode.areset_d1_reg\,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      ram_init_done_i_reg => \^gfwd_mode.storage_data1_reg[14]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      we_int_10 => we_int_10
    );
sdpram_top_inst: entity work.\axi_vfifo_ctrl_0sdpram_top__parameterized1\
     port map (
      CONV_INTEGER(0) => sdpram_top_inst_n_37,
      D(16 downto 1) => \gfwd_mode.storage_data1_reg[0]_3\(15 downto 0),
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      Q(0) => Q(0),
      S(0) => sdpram_top_inst_n_38,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(1 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[14]_0\(1 downto 0),
      \gfwd_mode.storage_data1_reg[14]\ => \^gfwd_mode.storage_data1_reg[14]\,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[14]\(0) => \gin_reg.rd_pntr_pf_dly_reg[14]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15) => sdpram_top_inst_n_19,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(14) => sdpram_top_inst_n_20,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(13) => sdpram_top_inst_n_21,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(12) => sdpram_top_inst_n_22,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(11) => sdpram_top_inst_n_23,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(10) => sdpram_top_inst_n_24,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(9) => sdpram_top_inst_n_25,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(8) => sdpram_top_inst_n_26,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(7) => sdpram_top_inst_n_27,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(6) => sdpram_top_inst_n_28,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(5) => sdpram_top_inst_n_29,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(4) => sdpram_top_inst_n_30,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(3) => sdpram_top_inst_n_31,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(2) => sdpram_top_inst_n_32,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(1) => sdpram_top_inst_n_33,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(0) => sdpram_top_inst_n_34,
      \gin_reg.rd_pntr_pf_dly_reg[15]_0\(0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[1]\(0) => \gin_reg.rd_pntr_pf_dly_reg[1]\(0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg_14 => pntr_roll_over_reg_14,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized3\ is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[26]\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    \gset.prog_full_i_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[4]_13\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[1]_0\ : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    valid_pkt_r_reg : in STD_LOGIC;
    pf_thresh_dly_reg_r_0 : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    pntr_roll_over_reg_15 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \diff_pntr_reg[13]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_pkt_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized3\ : entity is "mcf_data_flow_logic";
end \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized3\;

architecture STRUCTURE of \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized3\ is
  signal QSPO : STD_LOGIC_VECTOR ( 15 to 15 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \^active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal \^gfwd_mode.m_valid_i_reg\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[26]\ : STD_LOGIC;
  signal \gmcpf_pf_gen.mcpf_pf_gen_inst_n_4\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal pntr_rchd_end_addr1 : STD_LOGIC_VECTOR ( 16 downto 12 );
  signal pntr_roll_over : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_3 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal wr_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
begin
  \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0) <= \^active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0);
  \gfwd_mode.m_valid_i_reg\ <= \^gfwd_mode.m_valid_i_reg\;
  \gfwd_mode.storage_data1_reg[26]\ <= \^gfwd_mode.storage_data1_reg[26]\;
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0),
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg[4]_13\,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\axi_vfifo_ctrl_0rom__parameterized9\
     port map (
      Q(0) => Q(0),
      QSPO(0) => QSPO(15),
      aclk => aclk
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized3\
     port map (
      A(0) => A(0),
      D(15 downto 0) => wr_data_i(15 downto 0),
      DI(0) => DI(0),
      Q(1 downto 0) => Q(1 downto 0),
      QSPO(0) => QSPO(15),
      S(0) => \gmcpf_pf_gen.mcpf_pf_gen_inst_n_4\,
      aclk => aclk,
      \diff_pntr_reg[13]_0\(8 downto 0) => \diff_pntr_reg[13]\(8 downto 0),
      \diff_pntr_reg[6]_0\(2 downto 0) => S(2 downto 0),
      \gclr.prog_full_i_reg\(0) => \gclr.prog_full_i_reg\(0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0),
      \gset.prog_full_i_reg_0\(1 downto 0) => \gset.prog_full_i_reg\(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]_0\(0) => \pf_thresh_dly_reg[2][14]\(0),
      pf_thresh_dly_reg_r_0 => pf_thresh_dly_reg_r_0,
      pntr_rchd_end_addr1(0) => pntr_rchd_end_addr1(16),
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized12\
     port map (
      D(28 downto 13) => \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0),
      D(12 downto 0) => S_PAYLOAD_DATA(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\,
      E(0) => p_0_out_0,
      Q(28 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(28 downto 0),
      aclk => aclk,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      \gfwd_mode.areset_d1_reg\ => \^gfwd_mode.m_valid_i_reg\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
ram_reg_0_1_0_0_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_0_i_15_n_0,
      CO(2) => ram_reg_0_1_0_0_i_15_n_1,
      CO(1) => ram_reg_0_1_0_0_i_15_n_2,
      CO(0) => ram_reg_0_1_0_0_i_15_n_3,
      CYINIT => '1',
      DI(3) => sdpram_top_inst_n_37,
      DI(2 downto 0) => B"111",
      O(3 downto 0) => pntr_rchd_end_addr1(15 downto 12),
      S(3) => sdpram_top_inst_n_38,
      S(2 downto 0) => B"000"
    );
ram_reg_0_1_0_0_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_0_i_15_n_0,
      CO(3 downto 0) => NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED(3 downto 1),
      O(0) => pntr_rchd_end_addr1(16),
      S(3 downto 0) => B"0001"
    );
s2mm_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized11\
     port map (
      E(0) => p_0_out_0,
      Q(0) => Q(1),
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg_0\ => \^gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[12]_0\(13 downto 1) => S_PAYLOAD_DATA(12 downto 0),
      \gfwd_mode.storage_data1_reg[12]_0\(0) => \^active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0),
      \gin_reg.wr_pntr_pf_dly_reg[1]\ => \gin_reg.wr_pntr_pf_dly_reg[1]_0\,
      ram_init_done_i_reg => \^gfwd_mode.storage_data1_reg[26]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      tstart_reg(13 downto 0) => tstart_reg(13 downto 0),
      valid_pkt_r_reg => valid_pkt_r_reg,
      valid_pkt_r_reg_0(0) => valid_pkt_r_reg_0(0)
    );
sdpram_top_inst: entity work.\axi_vfifo_ctrl_0sdpram_top__parameterized2\
     port map (
      CO(0) => CO(0),
      CONV_INTEGER(0) => sdpram_top_inst_n_37,
      D(15 downto 0) => wr_data_i(15 downto 0),
      Q(0) => Q(0),
      S(0) => \gmcpf_pf_gen.mcpf_pf_gen_inst_n_4\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \^active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0),
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0),
      \gfwd_mode.storage_data1_reg[26]\ => \^gfwd_mode.storage_data1_reg[26]\,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[14]\(0) => sdpram_top_inst_n_38,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[1]\(0) => \gin_reg.wr_pntr_pf_dly_reg[1]\(0),
      pntr_rchd_end_addr1(4 downto 0) => pntr_rchd_end_addr1(16 downto 12),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg_15 => pntr_roll_over_reg_15,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized4\ is
  port (
    p_0_out_0 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[14]\ : out STD_LOGIC;
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    we_int_11 : out STD_LOGIC;
    enb_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gclr.prog_full_i_reg\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_16 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pf_thresh_dly_reg[2]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized4\ : entity is "mcf_data_flow_logic";
end \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized4\;

architecture STRUCTURE of \axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized4\ is
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[14]\ : STD_LOGIC;
  signal \^gin_reg.rd_pntr_pf_dly_reg[14]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pntr_roll_over : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_15_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
begin
  \gfwd_mode.storage_data1_reg[0]\ <= \^gfwd_mode.storage_data1_reg[0]\;
  \gfwd_mode.storage_data1_reg[14]\ <= \^gfwd_mode.storage_data1_reg[14]\;
  \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0);
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^gfwd_mode.storage_data1_reg[0]\,
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => Q_reg,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized4\
     port map (
      A(0) => A(0),
      CO(0) => CO(0),
      D(15) => sdpram_top_inst_n_19,
      D(14) => sdpram_top_inst_n_20,
      D(13) => sdpram_top_inst_n_21,
      D(12) => sdpram_top_inst_n_22,
      D(11) => sdpram_top_inst_n_23,
      D(10) => sdpram_top_inst_n_24,
      D(9) => sdpram_top_inst_n_25,
      D(8) => sdpram_top_inst_n_26,
      D(7) => sdpram_top_inst_n_27,
      D(6) => sdpram_top_inst_n_28,
      D(5) => sdpram_top_inst_n_29,
      D(4) => sdpram_top_inst_n_30,
      D(3) => sdpram_top_inst_n_31,
      D(2) => sdpram_top_inst_n_32,
      D(1) => sdpram_top_inst_n_33,
      D(0) => sdpram_top_inst_n_34,
      DI(0) => DI(0),
      Q(0) => Q(1),
      S(2 downto 0) => S(2 downto 0),
      aclk => aclk,
      \gclr.prog_full_i_reg_0\(8 downto 0) => \gclr.prog_full_i_reg\(8 downto 0),
      \gclr.prog_full_i_reg_1\(0) => \gclr.prog_full_i_reg_0\(0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(15 downto 0),
      p_0_out_0 => p_0_out_0,
      \pf_thresh_dly_reg[2]_11\(1 downto 0) => \pf_thresh_dly_reg[2]_11\(1 downto 0),
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized14\
     port map (
      D(16 downto 1) => \gfwd_mode.storage_data1_reg[0]_3\(15 downto 0),
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => s2mm_reg_slice_inst_n_3,
      Q(16 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\(16 downto 0),
      aclk => aclk,
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gfwd_mode.areset_d1_reg\ => \gfwd_mode.areset_d1_reg\,
      \gnstage1.q_dly_reg[0][0]\ => \gnstage1.q_dly_reg[0][0]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
ram_reg_0_1_0_0_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_0_i_15_n_0,
      CO(2) => ram_reg_0_1_0_0_i_15_n_1,
      CO(1) => ram_reg_0_1_0_0_i_15_n_2,
      CO(0) => ram_reg_0_1_0_0_i_15_n_3,
      CYINIT => '1',
      DI(3) => sdpram_top_inst_n_37,
      DI(2 downto 0) => B"111",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[14]_0\(3 downto 0),
      S(3) => sdpram_top_inst_n_38,
      S(2 downto 0) => B"000"
    );
ram_reg_0_1_0_0_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_0_i_15_n_0,
      CO(3 downto 0) => NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED(3 downto 1),
      O(0) => \^gin_reg.rd_pntr_pf_dly_reg[14]_0\(4),
      S(3 downto 0) => B"0001"
    );
s2mm_reg_slice_inst: entity work.\axi_vfifo_ctrl_0axic_register_slice__parameterized13\
     port map (
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => s2mm_reg_slice_inst_n_3,
      aclk => aclk,
      \gfwd_mode.areset_d1_reg\ => \gfwd_mode.areset_d1_reg\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      ram_init_done_i_reg => \^gfwd_mode.storage_data1_reg[14]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      we_int_11 => we_int_11
    );
sdpram_top_inst: entity work.\axi_vfifo_ctrl_0sdpram_top__parameterized3\
     port map (
      CONV_INTEGER(0) => sdpram_top_inst_n_37,
      D(16 downto 1) => \gfwd_mode.storage_data1_reg[0]_3\(15 downto 0),
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      Q(0) => Q(0),
      S(0) => sdpram_top_inst_n_38,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(1 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[14]_0\(1 downto 0),
      \gfwd_mode.storage_data1_reg[14]\ => \^gfwd_mode.storage_data1_reg[14]\,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[14]\(0) => \gin_reg.rd_pntr_pf_dly_reg[14]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15) => sdpram_top_inst_n_19,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(14) => sdpram_top_inst_n_20,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(13) => sdpram_top_inst_n_21,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(12) => sdpram_top_inst_n_22,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(11) => sdpram_top_inst_n_23,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(10) => sdpram_top_inst_n_24,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(9) => sdpram_top_inst_n_25,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(8) => sdpram_top_inst_n_26,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(7) => sdpram_top_inst_n_27,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(6) => sdpram_top_inst_n_28,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(5) => sdpram_top_inst_n_29,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(4) => sdpram_top_inst_n_30,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(3) => sdpram_top_inst_n_31,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(2) => sdpram_top_inst_n_32,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(1) => sdpram_top_inst_n_33,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(0) => sdpram_top_inst_n_34,
      \gin_reg.rd_pntr_pf_dly_reg[15]_0\(0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[1]\(0) => \gin_reg.rd_pntr_pf_dly_reg[1]\(0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg_16 => pntr_roll_over_reg_16,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0vfifo_ar_mpf is
  port (
    rst_full_gen_i : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    curr_state_reg_0 : out STD_LOGIC;
    \pkt_cnt_reg_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_gfwd_rev.state_reg[0]\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0vfifo_ar_mpf : entity is "vfifo_ar_mpf";
end axi_vfifo_ctrl_0vfifo_ar_mpf;

architecture STRUCTURE of axi_vfifo_ctrl_0vfifo_ar_mpf is
  signal next_state : STD_LOGIC;
  signal pkt_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^pkt_cnt_reg_reg[1]_0\ : STD_LOGIC;
  signal pkt_cntr : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  \pkt_cnt_reg_reg[1]_0\ <= \^pkt_cnt_reg_reg[1]_0\;
ar_fifo_inst: entity work.\axi_vfifo_ctrl_0fifo_top__parameterized1\
     port map (
      D(5 downto 0) => pkt_cntr(5 downto 0),
      E(0) => E(0),
      \FSM_onehot_gfwd_rev.state_reg[0]\ => \FSM_onehot_gfwd_rev.state_reg[0]\,
      Q(0) => Q(0),
      aclk => aclk,
      curr_state_reg => curr_state_reg_0,
      curr_state_reg_0 => \^pkt_cnt_reg_reg[1]_0\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \greg.ram_rd_en_i_reg\ => \greg.ram_rd_en_i_reg\,
      next_state => next_state,
      p_0_out(6 downto 0) => p_0_out(6 downto 0),
      \pkt_cnt_reg_reg[5]\(5 downto 0) => pkt_cnt_reg(5 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rd_en_i => ram_rd_en_i,
      ram_wr_en_i => ram_wr_en_i,
      rst_full_gen_i => rst_full_gen_i
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => \^pkt_cnt_reg_reg[1]_0\,
      R => Q(0)
    );
\pkt_cnt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(0),
      Q => pkt_cnt_reg(0),
      R => Q(0)
    );
\pkt_cnt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(1),
      Q => pkt_cnt_reg(1),
      R => Q(0)
    );
\pkt_cnt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(2),
      Q => pkt_cnt_reg(2),
      R => Q(0)
    );
\pkt_cnt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(3),
      Q => pkt_cnt_reg(3),
      R => Q(0)
    );
\pkt_cnt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(4),
      Q => pkt_cnt_reg(4),
      R => Q(0)
    );
\pkt_cnt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(5),
      Q => pkt_cnt_reg(5),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_top__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[63]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \axi_vfifo_ctrl_0fifo_generator_top__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[65]\(64 downto 0) => \gfwd_mode.storage_data1_reg[65]\(64 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[63]\(64 downto 0) => \m_axi_wdata[63]\(64 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_top__parameterized2\ is
  port (
    rst_full_gen_i_4 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    ram_rd_en_i_5 : out STD_LOGIC;
    ram_wr_en_i_6 : out STD_LOGIC;
    empty_fwft_i_7 : out STD_LOGIC;
    prog_full_i_15 : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_payload_wr_out_i : out STD_LOGIC_VECTOR ( 11 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]_0\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[2]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_wr_en_i_reg\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    argen_to_tdf_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \axi_vfifo_ctrl_0fifo_generator_top__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized2\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      argen_to_tdf_tvalid => argen_to_tdf_tvalid,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      empty_fwft_i_7 => empty_fwft_i_7,
      empty_fwft_i_reg(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \gfwd_mode.storage_data1_reg[76]\ => \gfwd_mode.storage_data1_reg[76]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \greg.ram_wr_en_i_reg\ => \greg.ram_wr_en_i_reg\,
      p_2_out => p_2_out,
      prog_full_i_15 => prog_full_i_15,
      ram_rd_en_i_5 => ram_rd_en_i_5,
      ram_wr_en_i_6 => ram_wr_en_i_6,
      rst_full_gen_i_4 => rst_full_gen_i_4,
      s_axis_payload_wr_out_i(11 downto 0) => s_axis_payload_wr_out_i(11 downto 0),
      \tlen_cntr_reg_reg[2]\ => \tlen_cntr_reg_reg[2]\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\(3 downto 0) => \tlen_cntr_reg_reg[4]\(3 downto 0),
      \tlen_cntr_reg_reg[4]_0\ => \tlen_cntr_reg_reg[4]_0\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0multi_channel_fifo is
  port (
    areset_d1_0 : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[4]_7\ : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC;
    \active_ch_dly_reg[0][0]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC;
    \burst_count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[0]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[9]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_rchd_end_addr1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_addr_r_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    we_int_8 : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \aw_id_r_reg[0]\ : out STD_LOGIC;
    addr_rollover_r_reg : out STD_LOGIC_VECTOR ( 97 downto 0 );
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[72]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    pntr_roll_over_reg : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_12 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.m_valid_i_reg_2\ : in STD_LOGIC;
    addr_ready : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    vfifo_idle : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[64]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_6\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0multi_channel_fifo : entity is "multi_channel_fifo";
end axi_vfifo_ctrl_0multi_channel_fifo;

architecture STRUCTURE of axi_vfifo_ctrl_0multi_channel_fifo is
  signal \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal mcf_dfl_rd_inst_n_3 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_48 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_42 : STD_LOGIC;
  signal \pf_thresh_dly_reg[2]_2\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal pntrs_eql_dly : STD_LOGIC;
begin
mcf_dfl_rd_inst: entity work.\axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized0\
     port map (
      A(0) => \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a\(9),
      DI(0) => DI(0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      S(0) => S(0),
      aclk => aclk,
      \active_ch_dly_reg[0][0]_0\ => \active_ch_dly_reg[0][0]\,
      \active_ch_dly_reg[2][0]_0\ => mcf_dfl_rd_inst_n_3,
      \gclr.prog_full_i_reg\(0) => mcf_dfl_rd_inst_n_48,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg_1\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_3\(0),
      \gfwd_mode.storage_data1_reg[0]_1\(28 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(28 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(28 downto 0) => \gfwd_mode.storage_data1_reg[0]_5\(28 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(31 downto 0) => \gfwd_mode.storage_data1_reg[0]_7\(31 downto 0),
      \gfwd_mode.storage_data1_reg[72]\ => \gfwd_mode.storage_data1_reg[72]\,
      \gin_reg.rd_pntr_pf_dly_reg[0]\ => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      \gin_reg.rd_pntr_pf_dly_reg[0]_0\(0) => \gin_reg.rd_pntr_pf_dly_reg[0]_0\(0),
      \gin_reg.rd_pntr_pf_dly_reg[9]\ => \gin_reg.rd_pntr_pf_dly_reg[9]\,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => \gin_reg.wr_pntr_roll_over_dly_reg\(0),
      \gstage1.q_dly_reg[31]\(27 downto 0) => \gstage1.q_dly_reg[31]\(27 downto 0),
      p_0_out_0 => p_0_out_0,
      \pf_thresh_dly_reg[2][9]\(0) => mcf_dfl_wr_inst_n_42,
      \pf_thresh_dly_reg[2]_2\(0) => \pf_thresh_dly_reg[2]_2\(9),
      pntr_rchd_end_addr1(7 downto 0) => pntr_rchd_end_addr1(7 downto 0),
      pntr_roll_over_reg_12 => pntr_roll_over_reg_12,
      pntrs_eql_dly => pntrs_eql_dly,
      we_int_8 => we_int_8
    );
mcf_dfl_wr_inst: entity work.axi_vfifo_ctrl_0mcf_data_flow_logic
     port map (
      A(0) => \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a\(9),
      D(1) => CO(0),
      D(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg_0,
      Q_reg_0 => Q_reg_1,
      WR_DATA(27 downto 0) => WR_DATA(27 downto 0),
      aclk => aclk,
      \active_ch_dly_reg[1][0]_0\ => mcf_dfl_rd_inst_n_3,
      \active_ch_dly_reg[4]_7\ => \active_ch_dly_reg[4]_7\,
      addr_ready => addr_ready,
      addr_rollover_r_reg(97 downto 0) => addr_rollover_r_reg(97 downto 0),
      areset_d1_0 => areset_d1_0,
      areset_d1_3 => areset_d1_3,
      \aw_addr_r_reg[31]\(0) => \aw_addr_r_reg[31]\(0),
      \aw_id_r_reg[0]\ => \aw_id_r_reg[0]\,
      \aw_id_r_reg[0]_0\(0) => D(0),
      \burst_count_reg[0]\ => \burst_count_reg[0]\(0),
      \diff_pntr_reg[9]\(0) => mcf_dfl_rd_inst_n_48,
      \gclr.prog_full_i_reg\(0) => mcf_dfl_wr_inst_n_42,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.m_valid_i_reg_1\ => \gfwd_mode.m_valid_i_reg_2\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(27 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(27 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(12 downto 0) => \gfwd_mode.storage_data1_reg[0]_6\(12 downto 0),
      \gfwd_mode.storage_data1_reg[10]\(0) => \gfwd_mode.storage_data1_reg[10]\(0),
      \gfwd_mode.storage_data1_reg[1]\(0) => \gfwd_mode.storage_data1_reg[1]\(0),
      \gfwd_mode.storage_data1_reg[64]\(64 downto 0) => \gfwd_mode.storage_data1_reg[64]\(64 downto 0),
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0\(0) => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\,
      \gstage1.q_dly_reg[1]\ => \gstage1.q_dly_reg[1]\,
      \gstage1.q_dly_reg[1]_0\(0) => \gstage1.q_dly_reg[1]_0\(0),
      p_0_out => p_0_out,
      \packet_cnt_reg[5]\(0) => \packet_cnt_reg[5]\(0),
      \pf_thresh_dly_reg[2]_2\(0) => \pf_thresh_dly_reg[2]_2\(9),
      pntr_roll_over_reg => pntr_roll_over_reg,
      pntrs_eql_dly => pntrs_eql_dly,
      sdpo_int(31 downto 0) => sdpo_int(31 downto 0),
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0multi_channel_fifo__parameterized0\ is
  port (
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : out STD_LOGIC;
    bram_wr_en : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[14]\ : out STD_LOGIC;
    bram_rd_en : out STD_LOGIC;
    \pf_thresh_dly_reg[2][4]\ : out STD_LOGIC;
    active_ch_dly_reg_r_3 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[4]_12\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    we_int_9 : out STD_LOGIC;
    we_int_10 : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    enb_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    pntr_roll_over_reg_13 : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_14 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0multi_channel_fifo__parameterized0\ : entity is "multi_channel_fifo";
end \axi_vfifo_ctrl_0multi_channel_fifo__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0multi_channel_fifo__parameterized0\ is
  signal \^active_ch_dly_reg[4][0]\ : STD_LOGIC;
  signal \^gfwd_mode.m_valid_i_reg\ : STD_LOGIC;
  signal \gmcpf_pf_gen.mcpf_pf_gen_inst/a\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal mcf_dfl_rd_inst_n_63 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_64 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_65 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_66 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_67 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_68 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_69 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_70 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_71 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_72 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_73 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_74 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_75 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_76 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_79 : STD_LOGIC;
  signal \pf_thresh_dly_reg[2]_10\ : STD_LOGIC_VECTOR ( 14 downto 7 );
begin
  \active_ch_dly_reg[4][0]\ <= \^active_ch_dly_reg[4][0]\;
  \gfwd_mode.m_valid_i_reg\ <= \^gfwd_mode.m_valid_i_reg\;
mcf_dfl_rd_inst: entity work.\axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized2\
     port map (
      A(0) => \gmcpf_pf_gen.mcpf_pf_gen_inst/a\(15),
      CO(0) => mcf_dfl_wr_inst_n_79,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\(16 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(16 downto 0),
      DI(0) => mcf_dfl_rd_inst_n_76,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      S(2) => mcf_dfl_rd_inst_n_63,
      S(1) => mcf_dfl_rd_inst_n_64,
      S(0) => mcf_dfl_rd_inst_n_65,
      aclk => aclk,
      active_ch_dly_reg_r_3 => \^active_ch_dly_reg[4][0]\,
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gclr.prog_full_i_reg\(8) => mcf_dfl_rd_inst_n_66,
      \gclr.prog_full_i_reg\(7) => mcf_dfl_rd_inst_n_67,
      \gclr.prog_full_i_reg\(6) => mcf_dfl_rd_inst_n_68,
      \gclr.prog_full_i_reg\(5) => mcf_dfl_rd_inst_n_69,
      \gclr.prog_full_i_reg\(4) => mcf_dfl_rd_inst_n_70,
      \gclr.prog_full_i_reg\(3) => mcf_dfl_rd_inst_n_71,
      \gclr.prog_full_i_reg\(2) => mcf_dfl_rd_inst_n_72,
      \gclr.prog_full_i_reg\(1) => mcf_dfl_rd_inst_n_73,
      \gclr.prog_full_i_reg\(0) => mcf_dfl_rd_inst_n_74,
      \gclr.prog_full_i_reg_0\(0) => mcf_dfl_rd_inst_n_75,
      \gfwd_mode.areset_d1_reg\ => \^gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => D(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \gfwd_mode.storage_data1_reg[0]_2\(0),
      \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_3\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_4\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_6\(15 downto 0),
      \gfwd_mode.storage_data1_reg[14]\ => \gfwd_mode.storage_data1_reg[14]\,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[14]\(0) => \gin_reg.rd_pntr_pf_dly_reg[14]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[1]\(0) => \gin_reg.rd_pntr_pf_dly_reg[1]\(0),
      \gnstage1.q_dly_reg[0][0]\ => bram_rd_en,
      p_0_out_0 => p_0_out_0,
      \pf_thresh_dly_reg[2]_10\(1) => \pf_thresh_dly_reg[2]_10\(14),
      \pf_thresh_dly_reg[2]_10\(0) => \pf_thresh_dly_reg[2]_10\(7),
      pntr_roll_over_reg_14 => pntr_roll_over_reg_14,
      we_int_10 => we_int_10
    );
mcf_dfl_wr_inst: entity work.\axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized1\
     port map (
      A(0) => \gmcpf_pf_gen.mcpf_pf_gen_inst/a\(15),
      CO(0) => CO(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ => bram_wr_en,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(30 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\(30 downto 0),
      DI(0) => mcf_dfl_rd_inst_n_76,
      Q(1 downto 0) => Q(1 downto 0),
      S(2) => mcf_dfl_rd_inst_n_63,
      S(1) => mcf_dfl_rd_inst_n_64,
      S(0) => mcf_dfl_rd_inst_n_65,
      aclk => aclk,
      \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0) => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0),
      \active_ch_dly_reg[4][0]_0\ => \^active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4]_12\ => \active_ch_dly_reg[4]_12\,
      active_ch_dly_reg_r_3_0 => active_ch_dly_reg_r_3,
      addr_ready_reg(0) => addr_ready_reg(0),
      addr_rollover_r_reg(15 downto 0) => addr_rollover_r_reg(15 downto 0),
      \diff_pntr_reg[13]\(8) => mcf_dfl_rd_inst_n_66,
      \diff_pntr_reg[13]\(7) => mcf_dfl_rd_inst_n_67,
      \diff_pntr_reg[13]\(6) => mcf_dfl_rd_inst_n_68,
      \diff_pntr_reg[13]\(5) => mcf_dfl_rd_inst_n_69,
      \diff_pntr_reg[13]\(4) => mcf_dfl_rd_inst_n_70,
      \diff_pntr_reg[13]\(3) => mcf_dfl_rd_inst_n_71,
      \diff_pntr_reg[13]\(2) => mcf_dfl_rd_inst_n_72,
      \diff_pntr_reg[13]\(1) => mcf_dfl_rd_inst_n_73,
      \diff_pntr_reg[13]\(0) => mcf_dfl_rd_inst_n_74,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      \gclr.prog_full_i_reg\(0) => mcf_dfl_wr_inst_n_79,
      \gfwd_mode.areset_d1_reg\(0) => \gfwd_mode.areset_d1_reg\(0),
      \gfwd_mode.m_valid_i_reg\ => \^gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_5\(15 downto 0),
      \gfwd_mode.storage_data1_reg[28]\ => \gfwd_mode.storage_data1_reg[28]\,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(0),
      \gset.prog_full_i_reg\(1) => \pf_thresh_dly_reg[2]_10\(14),
      \gset.prog_full_i_reg\(0) => \pf_thresh_dly_reg[2]_10\(7),
      p_0_in0_out(15 downto 0) => p_0_in0_out(15 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\(0) => mcf_dfl_rd_inst_n_75,
      \pf_thresh_dly_reg[2][4]\ => \pf_thresh_dly_reg[2][4]\,
      pntr_roll_over_reg_13 => pntr_roll_over_reg_13,
      we_int_9 => we_int_9,
      wr_addr_int(0) => wr_addr_int(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0multi_channel_fifo__parameterized1\ is
  port (
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : out STD_LOGIC;
    bram_wr_en : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[14]\ : out STD_LOGIC;
    bram_rd_en : out STD_LOGIC;
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[4]_13\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[1]_0\ : out STD_LOGIC;
    we_int_11 : out STD_LOGIC;
    ena_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    enb_array : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    valid_pkt_r_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    pf_thresh_dly_reg_r_0 : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    pntr_roll_over_reg_15 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_16 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    valid_pkt_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0multi_channel_fifo__parameterized1\ : entity is "multi_channel_fifo";
end \axi_vfifo_ctrl_0multi_channel_fifo__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0multi_channel_fifo__parameterized1\ is
  signal \^gfwd_mode.m_valid_i_reg\ : STD_LOGIC;
  signal \gmcpf_pf_gen.mcpf_pf_gen_inst/a\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal mcf_dfl_rd_inst_n_63 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_64 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_65 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_66 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_67 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_68 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_69 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_70 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_71 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_72 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_73 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_74 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_75 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_76 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_74 : STD_LOGIC;
  signal \pf_thresh_dly_reg[2]_11\ : STD_LOGIC_VECTOR ( 14 downto 7 );
begin
  \gfwd_mode.m_valid_i_reg\ <= \^gfwd_mode.m_valid_i_reg\;
mcf_dfl_rd_inst: entity work.\axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized4\
     port map (
      A(0) => \gmcpf_pf_gen.mcpf_pf_gen_inst/a\(15),
      CO(0) => mcf_dfl_wr_inst_n_74,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\(16 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(16 downto 0),
      DI(0) => mcf_dfl_rd_inst_n_76,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      S(2) => mcf_dfl_rd_inst_n_63,
      S(1) => mcf_dfl_rd_inst_n_64,
      S(0) => mcf_dfl_rd_inst_n_65,
      aclk => aclk,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      enb_array(15 downto 0) => enb_array(15 downto 0),
      \gclr.prog_full_i_reg\(8) => mcf_dfl_rd_inst_n_66,
      \gclr.prog_full_i_reg\(7) => mcf_dfl_rd_inst_n_67,
      \gclr.prog_full_i_reg\(6) => mcf_dfl_rd_inst_n_68,
      \gclr.prog_full_i_reg\(5) => mcf_dfl_rd_inst_n_69,
      \gclr.prog_full_i_reg\(4) => mcf_dfl_rd_inst_n_70,
      \gclr.prog_full_i_reg\(3) => mcf_dfl_rd_inst_n_71,
      \gclr.prog_full_i_reg\(2) => mcf_dfl_rd_inst_n_72,
      \gclr.prog_full_i_reg\(1) => mcf_dfl_rd_inst_n_73,
      \gclr.prog_full_i_reg\(0) => mcf_dfl_rd_inst_n_74,
      \gclr.prog_full_i_reg_0\(0) => mcf_dfl_rd_inst_n_75,
      \gfwd_mode.areset_d1_reg\ => \^gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => D(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \gfwd_mode.storage_data1_reg[0]_3\(0),
      \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_5\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_4\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_7\(15 downto 0),
      \gfwd_mode.storage_data1_reg[14]\ => \gfwd_mode.storage_data1_reg[14]\,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[14]\(0) => \gin_reg.rd_pntr_pf_dly_reg[14]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[1]\(0) => \gin_reg.rd_pntr_pf_dly_reg[1]\(0),
      \gnstage1.q_dly_reg[0][0]\ => bram_rd_en,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      p_0_out_0 => p_0_out_0,
      \pf_thresh_dly_reg[2]_11\(1) => \pf_thresh_dly_reg[2]_11\(14),
      \pf_thresh_dly_reg[2]_11\(0) => \pf_thresh_dly_reg[2]_11\(7),
      pntr_roll_over_reg_16 => pntr_roll_over_reg_16,
      we_int_11 => we_int_11
    );
mcf_dfl_wr_inst: entity work.\axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized3\
     port map (
      A(0) => \gmcpf_pf_gen.mcpf_pf_gen_inst/a\(15),
      CO(0) => CO(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ => bram_wr_en,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(28 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\(28 downto 0),
      DI(0) => mcf_dfl_rd_inst_n_76,
      Q(1 downto 0) => Q(1 downto 0),
      S(2) => mcf_dfl_rd_inst_n_63,
      S(1) => mcf_dfl_rd_inst_n_64,
      S(0) => mcf_dfl_rd_inst_n_65,
      aclk => aclk,
      \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0) => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0),
      \active_ch_dly_reg[4]_13\ => \active_ch_dly_reg[4]_13\,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      \diff_pntr_reg[13]\(8) => mcf_dfl_rd_inst_n_66,
      \diff_pntr_reg[13]\(7) => mcf_dfl_rd_inst_n_67,
      \diff_pntr_reg[13]\(6) => mcf_dfl_rd_inst_n_68,
      \diff_pntr_reg[13]\(5) => mcf_dfl_rd_inst_n_69,
      \diff_pntr_reg[13]\(4) => mcf_dfl_rd_inst_n_70,
      \diff_pntr_reg[13]\(3) => mcf_dfl_rd_inst_n_71,
      \diff_pntr_reg[13]\(2) => mcf_dfl_rd_inst_n_72,
      \diff_pntr_reg[13]\(1) => mcf_dfl_rd_inst_n_73,
      \diff_pntr_reg[13]\(0) => mcf_dfl_rd_inst_n_74,
      ena_array(15 downto 0) => ena_array(15 downto 0),
      \gclr.prog_full_i_reg\(0) => mcf_dfl_wr_inst_n_74,
      \gfwd_mode.m_valid_i_reg\ => \^gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_6\(15 downto 0),
      \gfwd_mode.storage_data1_reg[26]\ => \gfwd_mode.storage_data1_reg[26]\,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[1]\(0) => \gin_reg.wr_pntr_pf_dly_reg[1]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[1]_0\ => \gin_reg.wr_pntr_pf_dly_reg[1]_0\,
      \gset.prog_full_i_reg\(1) => \pf_thresh_dly_reg[2]_11\(14),
      \gset.prog_full_i_reg\(0) => \pf_thresh_dly_reg[2]_11\(7),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\(0) => mcf_dfl_rd_inst_n_75,
      pf_thresh_dly_reg_r_0 => pf_thresh_dly_reg_r_0,
      pntr_roll_over_reg_15 => pntr_roll_over_reg_15,
      tstart_reg(13 downto 0) => tstart_reg(13 downto 0),
      valid_pkt_r_reg => valid_pkt_r_reg,
      valid_pkt_r_reg_0(0) => valid_pkt_r_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0vfifo_ar_top is
  port (
    counts_matched : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \pkt_cnt_reg_reg[1]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    \reset_addr_reg[0]\ : out STD_LOGIC;
    \reset_addr_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_gfwd_rev.state_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    argen_to_mcpf_payload : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    we_bcnt : out STD_LOGIC;
    \gpr1.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_arcnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_bcnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    we_arcnt : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC;
    \reset_addr_reg[0]_1\ : in STD_LOGIC;
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    empty_fwft_i_12 : in STD_LOGIC;
    ar_address_inc : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I126 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gpfs.prog_full_i_reg_2\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0vfifo_ar_top : entity is "vfifo_ar_top";
end axi_vfifo_ctrl_0vfifo_ar_top;

architecture STRUCTURE of axi_vfifo_ctrl_0vfifo_ar_top is
  signal \^fsm_onehot_gfwd_rev.state_reg[0]\ : STD_LOGIC;
begin
  \FSM_onehot_gfwd_rev.state_reg[0]\ <= \^fsm_onehot_gfwd_rev.state_reg[0]\;
ar_mpf_inst: entity work.axi_vfifo_ctrl_0vfifo_ar_mpf
     port map (
      E(0) => E(0),
      \FSM_onehot_gfwd_rev.state_reg[0]\ => \^fsm_onehot_gfwd_rev.state_reg[0]\,
      Q(0) => Q(0),
      aclk => aclk,
      curr_state_reg_0 => curr_state_reg,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_1\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => argen_to_mcpf_payload(0),
      \greg.ram_rd_en_i_reg\ => \greg.ram_rd_en_i_reg\,
      p_0_out(6 downto 0) => p_0_out(6 downto 0),
      \pkt_cnt_reg_reg[1]_0\ => \pkt_cnt_reg_reg[1]\,
      ram_empty_fb_i_reg => p_2_out,
      ram_rd_en_i => ram_rd_en_i,
      ram_wr_en_i => ram_wr_en_i,
      rst_full_gen_i => rst_full_gen_i
    );
ar_txn_inst: entity work.axi_vfifo_ctrl_0vfifo_ar_txn
     port map (
      I126(0) => I126(0),
      Q(0) => Q(0),
      Q_reg(15 downto 0) => Q_reg(15 downto 0),
      Q_reg_0(15 downto 0) => Q_reg_0(15 downto 0),
      aclk => aclk,
      ar_address_inc(0) => ar_address_inc(0),
      counts_matched => counts_matched,
      empty_fwft_i_12 => empty_fwft_i_12,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \gfwd_rev.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_rev.storage_data1_reg[0]_0\(15 downto 0),
      \gfwd_rev.storage_data1_reg[0]_1\(15 downto 0) => \gfwd_rev.storage_data1_reg[0]_1\(15 downto 0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \goreg_dm.dout_i_reg[0]_0\(15 downto 0) => \goreg_dm.dout_i_reg[0]_0\(15 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_0\,
      \gpfs.prog_full_i_reg_0\ => \^fsm_onehot_gfwd_rev.state_reg[0]\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_2\,
      \gpr1.dout_i_reg[31]\(0) => \gpr1.dout_i_reg[31]\(0),
      \gpr1.dout_i_reg[7]\(0) => \gpr1.dout_i_reg[7]\(0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done_reg_0 => mem_init_done_reg,
      \reset_addr_reg[0]_0\ => \reset_addr_reg[0]\,
      \reset_addr_reg[0]_1\ => \reset_addr_reg[0]_0\,
      \reset_addr_reg[0]_2\ => \reset_addr_reg[0]_1\,
      \vfifo_mm2s_channel_empty[0]\ => \vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \vfifo_mm2s_channel_empty[1]\,
      we_arcnt => we_arcnt,
      we_bcnt => we_bcnt,
      wr_addr_arcnt(0) => wr_addr_arcnt(0),
      wr_addr_bcnt(0) => wr_addr_bcnt(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[63]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized0\ : entity is "fifo_generator_v13_0_1_synth";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\axi_vfifo_ctrl_0fifo_generator_top__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[65]\(64 downto 0) => \gfwd_mode.storage_data1_reg[65]\(64 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[63]\(64 downto 0) => \m_axi_wdata[63]\(64 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized2\ is
  port (
    rst_full_gen_i_4 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    ram_rd_en_i_5 : out STD_LOGIC;
    ram_wr_en_i_6 : out STD_LOGIC;
    empty_fwft_i_7 : out STD_LOGIC;
    prog_full_i_15 : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_payload_wr_out_i : out STD_LOGIC_VECTOR ( 11 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]_0\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[2]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_wr_en_i_reg\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    argen_to_tdf_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized2\ : entity is "fifo_generator_v13_0_1_synth";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\axi_vfifo_ctrl_0fifo_generator_top__parameterized2\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      argen_to_tdf_tvalid => argen_to_tdf_tvalid,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      empty_fwft_i_7 => empty_fwft_i_7,
      empty_fwft_i_reg(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \gfwd_mode.storage_data1_reg[76]\ => \gfwd_mode.storage_data1_reg[76]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \greg.ram_wr_en_i_reg\ => \greg.ram_wr_en_i_reg\,
      p_2_out => p_2_out,
      prog_full_i_15 => prog_full_i_15,
      ram_rd_en_i_5 => ram_rd_en_i_5,
      ram_wr_en_i_6 => ram_wr_en_i_6,
      rst_full_gen_i_4 => rst_full_gen_i_4,
      s_axis_payload_wr_out_i(11 downto 0) => s_axis_payload_wr_out_i(11 downto 0),
      \tlen_cntr_reg_reg[2]\ => \tlen_cntr_reg_reg[2]\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\(3 downto 0) => \tlen_cntr_reg_reg[4]\(3 downto 0),
      \tlen_cntr_reg_reg[4]_0\ => \tlen_cntr_reg_reg[4]_0\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0mcf_txn_top is
  port (
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC;
    I126 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[28]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[14]\ : out STD_LOGIC;
    \pf_thresh_dly_reg[2][4]\ : out STD_LOGIC;
    active_ch_dly_reg_r_3 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[4]_12\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    we_ar_txn : out STD_LOGIC;
    we_int_9 : out STD_LOGIC;
    we_int_10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \gpr1.dout_i_reg[37]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    pntr_roll_over_reg_13 : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_14 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    ar_address_inc : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p_2_out_18 : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0mcf_txn_top : entity is "mcf_txn_top";
end axi_vfifo_ctrl_0mcf_txn_top;

architecture STRUCTURE of axi_vfifo_ctrl_0mcf_txn_top is
  signal \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_14\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal bram_payload : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal bram_rd_addr : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal bram_rd_en : STD_LOGIC;
  signal bram_wr_en : STD_LOGIC;
  signal mcf_inst_n_138 : STD_LOGIC;
begin
bram_inst: entity work.axi_vfifo_ctrl_0bram_top
     port map (
      D(14 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_14\(14 downto 0),
      Q(0) => Q(1),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(15 downto 0),
      enb_array(15 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(15 downto 0),
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => bram_rd_addr(16 downto 1),
      \gfwd_mode.storage_data1_reg[30]\(30 downto 0) => bram_payload(30 downto 0)
    );
\gbmg_do.bram_dout_dly_inst\: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized4\
     port map (
      D(14 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_14\(14 downto 0),
      Q(14) => \gpr1.dout_i_reg[37]_0\(6),
      Q(13 downto 6) => I126(7 downto 0),
      Q(5 downto 0) => \gpr1.dout_i_reg[37]_0\(5 downto 0),
      aclk => aclk,
      ar_address_inc(27 downto 0) => ar_address_inc(27 downto 0),
      \gpr1.dout_i_reg[37]\(27 downto 0) => \gpr1.dout_i_reg[37]\(27 downto 0),
      mem_init_done_reg => mem_init_done_reg,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
mcf_inst: entity work.\axi_vfifo_ctrl_0multi_channel_fifo__parameterized0\
     port map (
      CO(0) => CO(0),
      D(0) => \gfwd_mode.storage_data1_reg[0]\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\(30 downto 0) => bram_payload(30 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(16 downto 1) => bram_rd_addr(16 downto 1),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(0) => mcf_inst_n_138,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0) => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0),
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4]_12\ => \active_ch_dly_reg[4]_12\,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      addr_ready_reg(0) => addr_ready_reg(0),
      addr_rollover_r_reg(15 downto 0) => D(15 downto 0),
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(15 downto 0),
      enb_array(15 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(15 downto 0),
      \gfwd_mode.areset_d1_reg\(0) => \gfwd_mode.areset_d1_reg\(0),
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \gfwd_mode.storage_data1_reg[0]_3\(0),
      \gfwd_mode.storage_data1_reg[0]_3\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_4\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_5\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_5\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_6\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_6\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_7\(15 downto 0),
      \gfwd_mode.storage_data1_reg[14]\ => \gfwd_mode.storage_data1_reg[14]\,
      \gfwd_mode.storage_data1_reg[28]\ => \gfwd_mode.storage_data1_reg[28]\,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[14]\(0) => \gin_reg.rd_pntr_pf_dly_reg[14]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[1]\(0) => \gin_reg.rd_pntr_pf_dly_reg[1]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(0),
      p_0_in0_out(15 downto 0) => p_0_in0_out(15 downto 0),
      p_0_out => p_0_out,
      p_0_out_0 => p_0_out_0,
      \pf_thresh_dly_reg[2][4]\ => \pf_thresh_dly_reg[2][4]\,
      pntr_roll_over_reg_13 => pntr_roll_over_reg_13,
      pntr_roll_over_reg_14 => pntr_roll_over_reg_14,
      we_int_10 => we_int_10,
      we_int_9 => we_int_9,
      wr_addr_int(0) => wr_addr_int(0)
    );
tid_dly_inst: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized3\
     port map (
      I126(0) => I126(8),
      Q(0) => Q(1),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => mcf_inst_n_138
    );
vld_dly_inst: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized2\
     port map (
      E(0) => E(0),
      Q(0) => Q(1),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \gcc0.gc0.count_d1_reg[3]_0\(0) => \gcc0.gc0.count_d1_reg[3]_0\(0),
      mem_init_done_reg => mem_init_done_reg,
      p_2_out => p_2_out,
      p_2_out_18 => p_2_out_18,
      we_ar_txn => we_ar_txn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0mcf_txn_top__parameterized0\ is
  port (
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC;
    argen_to_tdf_payload : out STD_LOGIC_VECTOR ( 14 downto 0 );
    argen_to_tdf_tvalid : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[26]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[14]\ : out STD_LOGIC;
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[4]_13\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[1]_0\ : out STD_LOGIC;
    we_int_11 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    valid_pkt_r_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    pf_thresh_dly_reg_r_0 : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    argen_to_mcpf_payload : in STD_LOGIC_VECTOR ( 0 to 0 );
    active_ch_dly_reg_r_2 : in STD_LOGIC;
    pntr_roll_over_reg_15 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_16 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_2_out : in STD_LOGIC;
    valid_pkt_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_8\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0mcf_txn_top__parameterized0\ : entity is "mcf_txn_top";
end \axi_vfifo_ctrl_0mcf_txn_top__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0mcf_txn_top__parameterized0\ is
  signal \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_15\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal bram_payload : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal bram_rd_addr : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal bram_rd_en : STD_LOGIC;
  signal bram_wr_en : STD_LOGIC;
  signal mcf_inst_n_133 : STD_LOGIC;
begin
bram_inst: entity work.\axi_vfifo_ctrl_0bram_top__parameterized0\
     port map (
      D(12 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_15\(12 downto 0),
      Q(0) => Q(1),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(15 downto 0),
      enb_array(15 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(15 downto 0),
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => bram_rd_addr(16 downto 1),
      \gfwd_mode.storage_data1_reg[28]\(28 downto 0) => bram_payload(28 downto 0)
    );
\gbmg_do.bram_dout_dly_inst\: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized8\
     port map (
      D(12 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_15\(12 downto 0),
      Q(0) => Q(1),
      aclk => aclk,
      argen_to_tdf_payload(12 downto 0) => argen_to_tdf_payload(13 downto 1)
    );
mcf_inst: entity work.\axi_vfifo_ctrl_0multi_channel_fifo__parameterized1\
     port map (
      CO(0) => CO(0),
      D(0) => \gfwd_mode.storage_data1_reg[0]\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\(28 downto 0) => bram_payload(28 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(16 downto 1) => bram_rd_addr(16 downto 1),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(0) => mcf_inst_n_133,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      aclk => aclk,
      \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0) => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0),
      \active_ch_dly_reg[4]_13\ => \active_ch_dly_reg[4]_13\,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      bram_rd_en => bram_rd_en,
      bram_wr_en => bram_wr_en,
      ena_array(15 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array\(15 downto 0),
      enb_array(15 downto 0) => \bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array\(15 downto 0),
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_3\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \gfwd_mode.storage_data1_reg[0]_4\(0),
      \gfwd_mode.storage_data1_reg[0]_4\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_5\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_5\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_6\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_6\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_7\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_7\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_8\(15 downto 0),
      \gfwd_mode.storage_data1_reg[14]\ => \gfwd_mode.storage_data1_reg[14]\,
      \gfwd_mode.storage_data1_reg[26]\ => \gfwd_mode.storage_data1_reg[26]\,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[14]\(0) => \gin_reg.rd_pntr_pf_dly_reg[14]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[1]\(0) => \gin_reg.rd_pntr_pf_dly_reg[1]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[1]\(0) => \gin_reg.wr_pntr_pf_dly_reg[1]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[1]_0\ => \gin_reg.wr_pntr_pf_dly_reg[1]_0\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      p_0_out => p_0_out,
      p_0_out_0 => p_0_out_0,
      pf_thresh_dly_reg_r_0 => pf_thresh_dly_reg_r_0,
      pntr_roll_over_reg_15 => pntr_roll_over_reg_15,
      pntr_roll_over_reg_16 => pntr_roll_over_reg_16,
      tstart_reg(13 downto 0) => D(13 downto 0),
      valid_pkt_r_reg => valid_pkt_r_reg,
      valid_pkt_r_reg_0(0) => valid_pkt_r_reg_0(0),
      we_int_11 => we_int_11
    );
tid_dly_inst: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized7\
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      argen_to_tdf_payload(0) => argen_to_tdf_payload(0),
      \gfwd_mode.storage_data1_reg[0]\(0) => mcf_inst_n_133
    );
trans_dly_inst: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized9\
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      active_ch_dly_reg_r_2 => active_ch_dly_reg_r_2,
      argen_to_mcpf_payload(0) => argen_to_mcpf_payload(0),
      argen_to_tdf_payload(0) => argen_to_tdf_payload(14)
    );
vld_dly_inst: entity work.\axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized6\
     port map (
      E(0) => E(0),
      Q(0) => Q(1),
      aclk => aclk,
      argen_to_tdf_tvalid => argen_to_tdf_tvalid,
      bram_rd_en => bram_rd_en,
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized1\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[63]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized1\ : entity is "fifo_generator_v13_0_1";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized1\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized1\ is
begin
inst_fifo_gen: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[65]\(64 downto 0) => \gfwd_mode.storage_data1_reg[65]\(64 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[63]\(64 downto 0) => \m_axi_wdata[63]\(64 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized5\ is
  port (
    rst_full_gen_i_4 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    ram_rd_en_i_5 : out STD_LOGIC;
    ram_wr_en_i_6 : out STD_LOGIC;
    empty_fwft_i_7 : out STD_LOGIC;
    prog_full_i_15 : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_payload_wr_out_i : out STD_LOGIC_VECTOR ( 11 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]_0\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[2]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_wr_en_i_reg\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    argen_to_tdf_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized5\ : entity is "fifo_generator_v13_0_1";
end \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized5\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized5\ is
begin
inst_fifo_gen: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized2\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      argen_to_tdf_tvalid => argen_to_tdf_tvalid,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      empty_fwft_i_7 => empty_fwft_i_7,
      empty_fwft_i_reg(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \gfwd_mode.storage_data1_reg[76]\ => \gfwd_mode.storage_data1_reg[76]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \greg.ram_wr_en_i_reg\ => \greg.ram_wr_en_i_reg\,
      p_2_out => p_2_out,
      prog_full_i_15 => prog_full_i_15,
      ram_rd_en_i_5 => ram_rd_en_i_5,
      ram_wr_en_i_6 => ram_wr_en_i_6,
      rst_full_gen_i_4 => rst_full_gen_i_4,
      s_axis_payload_wr_out_i(11 downto 0) => s_axis_payload_wr_out_i(11 downto 0),
      \tlen_cntr_reg_reg[2]\ => \tlen_cntr_reg_reg[2]\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\(3 downto 0) => \tlen_cntr_reg_reg[4]\(3 downto 0),
      \tlen_cntr_reg_reg[4]_0\ => \tlen_cntr_reg_reg[4]_0\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_top__parameterized0\ is
  port (
    p_2_out : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[63]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 64 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_top__parameterized0\ : entity is "fifo_top";
end \axi_vfifo_ctrl_0fifo_top__parameterized0\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_top__parameterized0\ is
begin
fifo_gen: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized1\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[65]\(64 downto 0) => \gfwd_mode.storage_data1_reg[65]\(64 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[63]\(64 downto 0) => \m_axi_wdata[63]\(64 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      ram_full_fb_i_reg => p_2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_vfifo_ctrl_0fifo_top__parameterized2\ is
  port (
    rst_full_gen_i_4 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    ram_rd_en_i_5 : out STD_LOGIC;
    ram_wr_en_i_6 : out STD_LOGIC;
    empty_fwft_i_7 : out STD_LOGIC;
    prog_full_i_15 : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_payload_wr_out_i : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[76]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]_0\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[2]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    argen_to_tdf_payload : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.ram_wr_en_i_reg\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    argen_to_tdf_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_vfifo_ctrl_0fifo_top__parameterized2\ : entity is "fifo_top";
end \axi_vfifo_ctrl_0fifo_top__parameterized2\;

architecture STRUCTURE of \axi_vfifo_ctrl_0fifo_top__parameterized2\ is
begin
fifo_gen: entity work.\axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized5\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      argen_to_tdf_tvalid => argen_to_tdf_tvalid,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      empty_fwft_i_7 => empty_fwft_i_7,
      empty_fwft_i_reg(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \gfwd_mode.storage_data1_reg[76]\ => \gfwd_mode.storage_data1_reg[76]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \greg.ram_wr_en_i_reg\ => \greg.ram_wr_en_i_reg\,
      p_2_out => p_2_out,
      prog_full_i_15 => prog_full_i_15,
      ram_rd_en_i_5 => ram_rd_en_i_5,
      ram_wr_en_i_6 => ram_wr_en_i_6,
      rst_full_gen_i_4 => rst_full_gen_i_4,
      s_axis_payload_wr_out_i(11 downto 0) => s_axis_payload_wr_out_i(11 downto 0),
      \tlen_cntr_reg_reg[2]\ => \tlen_cntr_reg_reg[2]\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\(3 downto 0) => \tlen_cntr_reg_reg[4]\(3 downto 0),
      \tlen_cntr_reg_reg[4]_0\ => \tlen_cntr_reg_reg[4]_0\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0axi_vfifo_top is
  port (
    areset_d1 : out STD_LOGIC;
    s_axis_tready_i : out STD_LOGIC;
    areset_d1_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[0][0]\ : out STD_LOGIC;
    areset_d1_1 : out STD_LOGIC;
    I126 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_arvalid_i : out STD_LOGIC;
    areset_d1_2 : out STD_LOGIC;
    areset_d1_3 : out STD_LOGIC;
    mcdf_to_awgen_tvalid : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i : out STD_LOGIC;
    curr_state : out STD_LOGIC;
    rst_full_gen_i_4 : out STD_LOGIC;
    ram_rd_en_i_5 : out STD_LOGIC;
    ram_wr_en_i_6 : out STD_LOGIC;
    empty_fwft_i_7 : out STD_LOGIC;
    areset_d1_8 : out STD_LOGIC;
    rst_full_gen_i_9 : out STD_LOGIC;
    dout_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i_10 : out STD_LOGIC;
    ram_wr_en_i_11 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_12 : out STD_LOGIC;
    reset_addr : out STD_LOGIC;
    mem_init_done_reg : out STD_LOGIC;
    valid_s2mm_awg2 : out STD_LOGIC;
    p_0_out_13 : out STD_LOGIC;
    tid_r : out STD_LOGIC;
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[0]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[9]\ : out STD_LOGIC;
    awgen_to_mctf_tvalid : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[28]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[14]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[26]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[14]_0\ : out STD_LOGIC;
    m_axi_awvalid_i : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[13]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_wvalid_i : out STD_LOGIC;
    \packet_cnt_reg[5]\ : out STD_LOGIC;
    \burst_count_reg[5]\ : out STD_LOGIC;
    addr_ready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[2]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    reset_addr_14 : out STD_LOGIC;
    mem_init_done : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    prog_full_i_15 : out STD_LOGIC;
    m_axis_tvalid_wr_in_i : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    prog_full_i_16 : out STD_LOGIC;
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_rev.storage_data1_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 75 downto 0 );
    s_axis_tready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    payload_s2mm_awg1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_rchd_end_addr1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mcpf_tvalid : out STD_LOGIC;
    \no_of_bytes_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_fwft_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_addr_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[13]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[13]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    we_ar_txn : out STD_LOGIC;
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_arcnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_bcnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    we_int : out STD_LOGIC;
    we_int_8 : out STD_LOGIC;
    we_int_9 : out STD_LOGIC;
    we_int_10 : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[1]_0\ : out STD_LOGIC;
    we_int_11 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpfs.prog_full_i_reg_1\ : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_arcnt : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    Q_reg_7 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[37]_0\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    \gpfs.prog_full_i_reg_2\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_6\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_7\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_8\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_9\ : in STD_LOGIC;
    \aw_id_r_reg[0]\ : in STD_LOGIC;
    mem_init_done_reg_0 : in STD_LOGIC;
    \reset_addr_reg[0]\ : in STD_LOGIC;
    \end_of_txn_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_10\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[72]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_3\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_0\ : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    valid_pkt_r_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_3\ : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_4\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[10]\ : in STD_LOGIC;
    first_txn_byte_reg : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_5\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[9]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_11\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[10]_0\ : in STD_LOGIC;
    tstart_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC;
    mem_init_done_reg_1 : in STD_LOGIC;
    \reset_addr_reg[0]_0\ : in STD_LOGIC;
    \greg.ram_rd_en_i_reg\ : in STD_LOGIC;
    \greg.ram_wr_en_i_reg\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_6\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_7\ : in STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    rd_data_mm2s_gcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpfs.prog_full_i_reg_4\ : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    pntr_roll_over_reg : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_12\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_12 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_14\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_15\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    pntr_roll_over_reg_13 : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_16\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_rev.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_14 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_18\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_19\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pntr_roll_over_reg_15 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_20\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_21\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_16 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_23\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_24\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ar_address_inc : in STD_LOGIC_VECTOR ( 28 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \goreg_dm.dout_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gpfs.prog_full_i_reg_5\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_2_out : in STD_LOGIC;
    p_2_out_17 : in STD_LOGIC;
    p_2_out_18 : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axis_tid[0]\ : in STD_LOGIC_VECTOR ( 75 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_25\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_26\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_27\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_28\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_29\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_30\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0axi_vfifo_top : entity is "axi_vfifo_top";
end axi_vfifo_ctrl_0axi_vfifo_top;

architecture STRUCTURE of axi_vfifo_ctrl_0axi_vfifo_top is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i126\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q_reg\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_12\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_13\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_7\ : STD_LOGIC;
  signal \^addr_ready\ : STD_LOGIC;
  signal \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out\ : STD_LOGIC;
  signal \ar_txn_inst/counts_matched\ : STD_LOGIC;
  signal \^areset_d1_0\ : STD_LOGIC;
  signal \^areset_d1_1\ : STD_LOGIC;
  signal \^areset_d1_2\ : STD_LOGIC;
  signal \^areset_d1_3\ : STD_LOGIC;
  signal argen_to_mcpf_payload : STD_LOGIC_VECTOR ( 1 to 1 );
  signal argen_to_tdf_payload : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal argen_to_tdf_tvalid : STD_LOGIC;
  signal aw_addr_r : STD_LOGIC;
  signal awgen_inst_n_15 : STD_LOGIC;
  signal awgen_inst_n_37 : STD_LOGIC;
  signal awgen_inst_n_42 : STD_LOGIC;
  signal awgen_to_mcpf_payload : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal awgen_to_mctf_payload : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \^awgen_to_mctf_tvalid\ : STD_LOGIC;
  signal \^empty_fwft_i_12\ : STD_LOGIC;
  signal \^empty_fwft_i_7\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gfwd_mode.storage_data1_reg[0]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gfwd_mode.storage_data1_reg[0]_3\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[13]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gfwd_rev.state_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gfwd_rev.storage_data1_reg[0]\ : STD_LOGIC;
  signal gs2mm_n_73 : STD_LOGIC;
  signal gs2mm_n_86 : STD_LOGIC;
  signal \^m_axi_arvalid_i\ : STD_LOGIC;
  signal \^m_axis_tlast\ : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal mcdf_inst_n_186 : STD_LOGIC;
  signal mcdf_inst_n_187 : STD_LOGIC;
  signal mcdf_inst_n_6 : STD_LOGIC;
  signal mcdf_inst_n_86 : STD_LOGIC;
  signal mcdf_inst_n_87 : STD_LOGIC;
  signal mcdf_to_awgen_payload : STD_LOGIC_VECTOR ( 98 downto 1 );
  signal \^mcdf_to_awgen_tvalid\ : STD_LOGIC;
  signal \mcf_dfl_rd_inst/p_0_out\ : STD_LOGIC;
  signal \mcf_dfl_wr_inst/p_0_out\ : STD_LOGIC;
  signal \mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_rd_inst/p_0_out\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_rd_inst/p_0_out_1\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/p_0_out\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/p_0_out_2\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0\ : STD_LOGIC;
  signal mcpf_inst_n_24 : STD_LOGIC;
  signal mctf_inst_n_16 : STD_LOGIC;
  signal mctf_inst_n_17 : STD_LOGIC;
  signal mctf_inst_n_18 : STD_LOGIC;
  signal mctf_inst_n_21 : STD_LOGIC;
  signal mctf_to_argen_payload : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^mem_init_done\ : STD_LOGIC;
  signal \^mem_init_done_reg\ : STD_LOGIC;
  signal mm2s_inst_n_3 : STD_LOGIC;
  signal mm2s_inst_n_4 : STD_LOGIC;
  signal mm2s_inst_n_5 : STD_LOGIC;
  signal \^no_of_bytes_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^prog_full_i\ : STD_LOGIC;
  signal \^prog_full_i_15\ : STD_LOGIC;
  signal s2mm_to_awgen_payload : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal s2mm_to_mcdf_payload : STD_LOGIC_VECTOR ( 64 downto 1 );
  signal s_axis_payload_wr_out_i : STD_LOGIC_VECTOR ( 76 downto 65 );
  signal tdest_fifo_dout : STD_LOGIC_VECTOR ( 11 downto 7 );
  signal tdest_fifo_inst_n_24 : STD_LOGIC;
  signal tdest_fifo_inst_n_26 : STD_LOGIC;
  signal tdest_fifo_inst_n_27 : STD_LOGIC;
  signal tdest_fifo_inst_n_28 : STD_LOGIC;
  signal tdest_fifo_inst_n_29 : STD_LOGIC;
  signal tdest_fifo_inst_n_30 : STD_LOGIC;
  signal tdest_fifo_inst_n_6 : STD_LOGIC;
  signal valid_pkt_r : STD_LOGIC;
  signal \^vfifo_idle\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  I126(8 downto 0) <= \^i126\(8 downto 0);
  Q_reg <= \^q_reg\;
  addr_ready <= \^addr_ready\;
  areset_d1_0 <= \^areset_d1_0\;
  areset_d1_1 <= \^areset_d1_1\;
  areset_d1_2 <= \^areset_d1_2\;
  areset_d1_3 <= \^areset_d1_3\;
  awgen_to_mctf_tvalid <= \^awgen_to_mctf_tvalid\;
  empty_fwft_i_12 <= \^empty_fwft_i_12\;
  empty_fwft_i_7 <= \^empty_fwft_i_7\;
  \gcc0.gc0.count_d1_reg[5]\(0) <= \^gcc0.gc0.count_d1_reg[5]\(0);
  \gfwd_mode.storage_data1_reg[0]_2\(0) <= \^gfwd_mode.storage_data1_reg[0]_2\(0);
  \gfwd_mode.storage_data1_reg[0]_3\ <= \^gfwd_mode.storage_data1_reg[0]_3\;
  \gfwd_mode.storage_data1_reg[13]\(4 downto 0) <= \^gfwd_mode.storage_data1_reg[13]\(4 downto 0);
  \gfwd_rev.state_reg[1]\(0) <= \^gfwd_rev.state_reg[1]\(0);
  \gfwd_rev.storage_data1_reg[0]\ <= \^gfwd_rev.storage_data1_reg[0]\;
  m_axi_arvalid_i <= \^m_axi_arvalid_i\;
  m_axis_tlast(75 downto 0) <= \^m_axis_tlast\(75 downto 0);
  mcdf_to_awgen_tvalid <= \^mcdf_to_awgen_tvalid\;
  mem_init_done <= \^mem_init_done\;
  mem_init_done_reg <= \^mem_init_done_reg\;
  \no_of_bytes_reg[3]\(3 downto 0) <= \^no_of_bytes_reg[3]\(3 downto 0);
  prog_full_i <= \^prog_full_i\;
  prog_full_i_15 <= \^prog_full_i_15\;
  vfifo_idle(1 downto 0) <= \^vfifo_idle\(1 downto 0);
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
argen_inst: entity work.axi_vfifo_ctrl_0vfifo_ar_top
     port map (
      E(0) => \^e\(0),
      \FSM_onehot_gfwd_rev.state_reg[0]\ => \^prog_full_i\,
      I126(0) => \^i126\(8),
      Q(0) => Q(0),
      Q_reg(15 downto 0) => Q_reg_3(15 downto 0),
      Q_reg_0(15 downto 0) => Q_reg_4(15 downto 0),
      aclk => aclk,
      ar_address_inc(0) => ar_address_inc(21),
      argen_to_mcpf_payload(0) => argen_to_mcpf_payload(1),
      counts_matched => \ar_txn_inst/counts_matched\,
      curr_state_reg => empty_fwft_i,
      empty_fwft_i_12 => \^empty_fwft_i_12\,
      empty_fwft_i_reg => empty_fwft_i_reg_0,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_1,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]\ => \^gfwd_mode.storage_data1_reg[0]_3\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      \gfwd_rev.state_reg[0]\(0) => \^gfwd_rev.state_reg[1]\(0),
      \gfwd_rev.storage_data1_reg[0]\ => \^gfwd_rev.storage_data1_reg[0]\,
      \gfwd_rev.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_rev.storage_data1_reg[0]_2\(15 downto 0),
      \gfwd_rev.storage_data1_reg[0]_1\(15 downto 0) => \gfwd_rev.storage_data1_reg[0]_3\(15 downto 0),
      \gnstage1.q_dly_reg[1][0]\ => \^m_axi_arvalid_i\,
      \goreg_dm.dout_i_reg[0]\ => \^q_reg\,
      \goreg_dm.dout_i_reg[0]_0\(15 downto 0) => \goreg_dm.dout_i_reg[0]_1\(15 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_4\,
      \gpfs.prog_full_i_reg_1\ => \^prog_full_i_15\,
      \gpfs.prog_full_i_reg_2\ => \gpfs.prog_full_i_reg_5\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[31]\(0) => \gpr1.dout_i_reg[37]\(21),
      \gpr1.dout_i_reg[7]\(0) => \gpr1.dout_i_reg[7]\(0),
      \greg.ram_rd_en_i_reg\ => \greg.ram_rd_en_i_reg\,
      \gstage1.q_dly_reg[14]\(0) => mctf_to_argen_payload(15),
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done_reg => mem_init_done_reg_1,
      p_0_out(6 downto 0) => p_0_out(6 downto 0),
      p_2_out => \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out\,
      \pkt_cnt_reg_reg[1]\ => curr_state,
      ram_rd_en_i => ram_rd_en_i,
      ram_wr_en_i => ram_wr_en_i,
      \reset_addr_reg[0]\ => reset_addr_14,
      \reset_addr_reg[0]_0\ => \^mem_init_done\,
      \reset_addr_reg[0]_1\ => \reset_addr_reg[0]_0\,
      rst_full_gen_i => rst_full_gen_i,
      \vfifo_mm2s_channel_empty[0]\ => \^vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \^vfifo_mm2s_channel_empty[1]\,
      we_arcnt => we_arcnt,
      we_bcnt => we_bcnt,
      wr_addr_arcnt(0) => wr_addr_arcnt(0),
      wr_addr_bcnt(0) => wr_addr_bcnt(0)
    );
awgen_inst: entity work.axi_vfifo_ctrl_0vfifo_awgen
     port map (
      D(15 downto 2) => awgen_to_mctf_payload(15 downto 2),
      D(1) => awgen_inst_n_15,
      D(0) => \^gfwd_mode.storage_data1_reg[13]\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(64 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(64 downto 0),
      E(0) => \^mcdf_to_awgen_tvalid\,
      Q(0) => Q(1),
      aclk => aclk,
      \aw_addr_r_reg[31]_0\ => awgen_inst_n_42,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      \burst_count_reg[5]_0\ => \burst_count_reg[5]\,
      first_txn_byte_reg_0 => first_txn_byte_reg,
      \gcc0.gc0.count_d1_reg[3]\(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      \gcc0.gc0.count_d1_reg[5]\(0) => \^gcc0.gc0.count_d1_reg[5]\(0),
      \gfwd_mode.areset_d1_reg\ => \gfwd_mode.areset_d1_reg\,
      \gfwd_mode.areset_d1_reg_0\ => \^areset_d1_1\,
      \gfwd_mode.areset_d1_reg_1\ => \^areset_d1_2\,
      \gfwd_mode.m_valid_i_reg\ => mcdf_inst_n_87,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_4\,
      \gfwd_mode.m_valid_i_reg_1\ => \gfwd_mode.m_valid_i_reg_5\,
      \gfwd_mode.m_valid_i_reg_2\ => gs2mm_n_73,
      \gfwd_mode.m_valid_i_reg_3\(0) => aw_addr_r,
      \gfwd_mode.m_valid_i_reg_4\(0) => mcdf_inst_n_86,
      \gfwd_mode.m_valid_i_reg_5\(0) => valid_pkt_r,
      \gfwd_mode.storage_data1_reg[0]\(0) => \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\,
      \gfwd_mode.storage_data1_reg[0]_1\ => \gfwd_mode.storage_data1_reg[0]_11\,
      \gfwd_mode.storage_data1_reg[10]\ => \gfwd_mode.storage_data1_reg[10]\,
      \gfwd_mode.storage_data1_reg[10]_0\ => \gfwd_mode.storage_data1_reg[10]_0\,
      \gfwd_mode.storage_data1_reg[11]\(9 downto 8) => \^no_of_bytes_reg[3]\(3 downto 2),
      \gfwd_mode.storage_data1_reg[11]\(7 downto 0) => s2mm_to_awgen_payload(8 downto 1),
      \gfwd_mode.storage_data1_reg[11]_0\ => gs2mm_n_86,
      \gfwd_mode.storage_data1_reg[13]\(12) => \^gfwd_mode.storage_data1_reg[13]\(4),
      \gfwd_mode.storage_data1_reg[13]\(11 downto 3) => awgen_to_mcpf_payload(12 downto 4),
      \gfwd_mode.storage_data1_reg[13]\(2 downto 0) => \^gfwd_mode.storage_data1_reg[13]\(3 downto 1),
      \gfwd_mode.storage_data1_reg[1]\ => \^areset_d1_3\,
      \gfwd_mode.storage_data1_reg[2]\ => \gfwd_mode.storage_data1_reg[2]\,
      \gfwd_mode.storage_data1_reg[65]\ => \^addr_ready\,
      \gfwd_mode.storage_data1_reg[65]_0\(0) => \^awgen_to_mctf_tvalid\,
      \gfwd_mode.storage_data1_reg[6]\ => awgen_inst_n_37,
      \gfwd_mode.storage_data1_reg[98]\(96) => mcdf_to_awgen_payload(98),
      \gfwd_mode.storage_data1_reg[98]\(95 downto 0) => mcdf_to_awgen_payload(96 downto 1),
      \gfwd_mode.storage_data1_reg[9]\ => \gfwd_mode.storage_data1_reg[9]\,
      \gpr1.dout_i_reg[37]\(43 downto 0) => \gpr1.dout_i_reg[37]_0\(43 downto 0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      m_axi_wvalid_i => m_axi_wvalid_i,
      p_2_out => p_2_out,
      p_2_out_0 => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3\,
      p_2_out_17 => p_2_out_17,
      \packet_cnt_reg[5]_0\ => \packet_cnt_reg[5]\,
      tstart_reg_0 => tstart_reg
    );
flag_gen_inst: entity work.axi_vfifo_ctrl_0flag_gen
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => mcdf_inst_n_6,
      \active_ch_dly_reg[4][0]_0\ => mcpf_inst_n_24,
      \active_ch_dly_reg[4][0]_1\ => mctf_inst_n_21,
      \active_ch_dly_reg[4]_12\ => \active_ch_dly_reg[4]_12\,
      \active_ch_dly_reg[4]_13\ => \active_ch_dly_reg[4]_13\,
      \active_ch_dly_reg[4]_7\ => \active_ch_dly_reg[4]_7\,
      p_0_out => \mcf_dfl_wr_inst/p_0_out\,
      p_0_out_0 => \mcf_dfl_rd_inst/p_0_out\,
      p_0_out_1 => \mcf_inst/mcf_dfl_wr_inst/p_0_out\,
      p_0_out_2 => \mcf_inst/mcf_dfl_rd_inst/p_0_out\,
      p_0_out_3 => \mcf_inst/mcf_dfl_wr_inst/p_0_out_2\,
      p_0_out_4 => \mcf_inst/mcf_dfl_rd_inst/p_0_out_1\,
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
garb: entity work.axi_vfifo_ctrl_0vfifo_arbiter
     port map (
      ADDRD(0) => ADDRD(0),
      DIA(0) => DIA(0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      Q(0) => Q(0),
      Q_reg(0) => Q_reg_0(0),
      Q_reg_0(1 downto 0) => Q_reg_1(1 downto 0),
      Q_reg_1 => Q_reg_2,
      Q_reg_2 => Q_reg_6,
      Q_reg_3 => Q_reg_7,
      Q_reg_4 => \^vfifo_mm2s_channel_empty[0]\,
      Q_reg_5 => \^vfifo_mm2s_channel_empty[1]\,
      aclk => aclk,
      counts_matched => \ar_txn_inst/counts_matched\,
      \gfwd_mode.storage_data1_reg[72]\(0) => \^m_axis_tlast\(72),
      \gfwd_mode.storage_data1_reg[76]\ => mm2s_inst_n_3,
      \gfwd_rev.state_reg[0]\ => \^gfwd_mode.storage_data1_reg[0]_3\,
      \gfwd_rev.state_reg[1]\(0) => \^gfwd_rev.state_reg[1]\(0),
      \gfwd_rev.storage_data1_reg[0]\ => \^gfwd_rev.storage_data1_reg[0]\,
      \gfwd_rev.storage_data1_reg[0]_0\(1 downto 0) => \gfwd_rev.storage_data1_reg[0]_1\(1 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_4\,
      \gpfs.prog_full_i_reg_0\ => \^prog_full_i\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_5\,
      mem_init_done_reg_0 => \^mem_init_done_reg\,
      mem_init_done_reg_1 => mem_init_done_reg_0,
      rd_data_mm2s_gcnt(3 downto 0) => rd_data_mm2s_gcnt(3 downto 0),
      reset_addr => reset_addr,
      \reset_addr_reg[0]_0\ => \reset_addr_reg[0]\,
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0)
    );
gs2mm: entity work.axi_vfifo_ctrl_0vfifo_s2mm
     port map (
      D(0) => payload_s2mm_awg1(0),
      E(0) => \mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\,
      Q(0) => Q(1),
      aclk => aclk,
      addr_ready_reg(0) => \^awgen_to_mctf_tvalid\,
      areset_d1_0 => \^areset_d1_0\,
      \aw_addr_r_reg[31]\ => gs2mm_n_73,
      \burst_count_reg[4]\ => awgen_inst_n_42,
      \end_of_txn_reg[0]_0\ => \end_of_txn_reg[0]\,
      \end_of_txn_reg[1]_0\ => s_axis_tready_i,
      \end_of_txn_reg[1]_1\ => p_0_out_13,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.m_valid_i_reg_1\(0) => \^mcdf_to_awgen_tvalid\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_10\,
      \gfwd_mode.storage_data1_reg[13]\ => areset_d1,
      \gfwd_mode.storage_data1_reg[64]\(64 downto 1) => s2mm_to_mcdf_payload(64 downto 1),
      \gfwd_mode.storage_data1_reg[64]\(0) => \^gfwd_mode.storage_data1_reg[0]_2\(0),
      \gfwd_mode.storage_data1_reg[97]\(0) => mcdf_to_awgen_payload(97),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_2\,
      \no_of_bytes_reg[3]\(11 downto 9) => \^no_of_bytes_reg[3]\(3 downto 1),
      \no_of_bytes_reg[3]\(8 downto 1) => s2mm_to_awgen_payload(8 downto 1),
      \no_of_bytes_reg[3]\(0) => \^no_of_bytes_reg[3]\(0),
      \no_of_bytes_reg[6]\ => gs2mm_n_86,
      \packet_cnt_reg[2]\ => awgen_inst_n_37,
      \s_axis_tid[0]\(75 downto 0) => \s_axis_tid[0]\(75 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      tid_r => tid_r,
      valid_s2mm_awg2 => valid_s2mm_awg2
    );
mcdf_inst: entity work.axi_vfifo_ctrl_0multi_channel_fifo
     port map (
      CO(0) => D(1),
      D(0) => \^gfwd_mode.storage_data1_reg[13]\(0),
      DI(0) => DI(0),
      E(0) => \mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcdf_inst_n_6,
      Q_reg_0 => mcdf_inst_n_186,
      Q_reg_1 => mcdf_inst_n_187,
      S(0) => S(0),
      WR_DATA(27 downto 0) => WR_DATA(27 downto 0),
      aclk => aclk,
      \active_ch_dly_reg[0][0]\ => \active_ch_dly_reg[0][0]\,
      \active_ch_dly_reg[4]_7\ => \active_ch_dly_reg[4]_7\,
      addr_ready => \^addr_ready\,
      addr_rollover_r_reg(97 downto 0) => mcdf_to_awgen_payload(98 downto 1),
      areset_d1_0 => \^areset_d1_0\,
      areset_d1_3 => \^areset_d1_3\,
      \aw_addr_r_reg[31]\(0) => aw_addr_r,
      \aw_id_r_reg[0]\ => mcdf_inst_n_87,
      \burst_count_reg[0]\(0) => \^mcdf_to_awgen_tvalid\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg_1\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_2\,
      \gfwd_mode.m_valid_i_reg_1\ => \gfwd_mode.m_valid_i_reg_3\,
      \gfwd_mode.m_valid_i_reg_2\ => gs2mm_n_73,
      \gfwd_mode.storage_data1_reg[0]\(0) => D(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_4\,
      \gfwd_mode.storage_data1_reg[0]_1\ => \gfwd_mode.storage_data1_reg[0]_5\,
      \gfwd_mode.storage_data1_reg[0]_2\(27 downto 0) => \gfwd_mode.storage_data1_reg[0]_12\(27 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \gfwd_mode.storage_data1_reg[0]_13\(0),
      \gfwd_mode.storage_data1_reg[0]_4\(28 downto 0) => \gfwd_mode.storage_data1_reg[0]_14\(28 downto 0),
      \gfwd_mode.storage_data1_reg[0]_5\(28 downto 0) => \gfwd_mode.storage_data1_reg[0]_15\(28 downto 0),
      \gfwd_mode.storage_data1_reg[0]_6\(12 downto 0) => \gfwd_mode.storage_data1_reg[0]_25\(12 downto 0),
      \gfwd_mode.storage_data1_reg[0]_7\(31 downto 0) => \gfwd_mode.storage_data1_reg[0]_26\(31 downto 0),
      \gfwd_mode.storage_data1_reg[10]\(0) => \^no_of_bytes_reg[3]\(2),
      \gfwd_mode.storage_data1_reg[1]\(0) => mcdf_inst_n_86,
      \gfwd_mode.storage_data1_reg[64]\(64 downto 1) => s2mm_to_mcdf_payload(64 downto 1),
      \gfwd_mode.storage_data1_reg[64]\(0) => \^gfwd_mode.storage_data1_reg[0]_2\(0),
      \gfwd_mode.storage_data1_reg[72]\ => \gfwd_mode.storage_data1_reg[72]\,
      \gin_reg.rd_pntr_pf_dly_reg[0]\ => \gin_reg.rd_pntr_pf_dly_reg[0]\,
      \gin_reg.rd_pntr_pf_dly_reg[0]_0\(0) => \gin_reg.rd_pntr_pf_dly_reg[0]_0\(0),
      \gin_reg.rd_pntr_pf_dly_reg[9]\ => \gin_reg.rd_pntr_pf_dly_reg[9]\,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => \gin_reg.wr_pntr_roll_over_dly_reg\(0),
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\ => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\(0),
      \gstage1.q_dly_reg[1]\ => \gstage1.q_dly_reg[1]\,
      \gstage1.q_dly_reg[1]_0\(0) => \gstage1.q_dly_reg[1]_0\(0),
      \gstage1.q_dly_reg[31]\(27 downto 0) => \gstage1.q_dly_reg[31]\(27 downto 0),
      p_0_out => \mcf_dfl_wr_inst/p_0_out\,
      p_0_out_0 => \mcf_dfl_rd_inst/p_0_out\,
      \packet_cnt_reg[5]\(0) => valid_pkt_r,
      pntr_rchd_end_addr1(7 downto 0) => pntr_rchd_end_addr1(7 downto 0),
      pntr_roll_over_reg => pntr_roll_over_reg,
      pntr_roll_over_reg_12 => pntr_roll_over_reg_12,
      sdpo_int(31 downto 0) => sdpo_int(31 downto 0),
      vfifo_idle(1 downto 0) => \^vfifo_idle\(1 downto 0),
      we_int => we_int,
      we_int_8 => we_int_8
    );
mcpf_inst: entity work.\axi_vfifo_ctrl_0mcf_txn_top__parameterized0\
     port map (
      CO(0) => \gin_reg.wr_pntr_pf_dly_reg[14]\(0),
      D(13) => \^gfwd_mode.storage_data1_reg[13]\(4),
      D(12 downto 4) => awgen_to_mcpf_payload(12 downto 4),
      D(3 downto 0) => \^gfwd_mode.storage_data1_reg[13]\(3 downto 0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcpf_inst_n_24,
      aclk => aclk,
      \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0) => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0),
      \active_ch_dly_reg[4]_13\ => \active_ch_dly_reg[4]_13\,
      active_ch_dly_reg_r_2 => mctf_inst_n_17,
      active_ch_dly_reg_r_3 => mctf_inst_n_18,
      argen_to_mcpf_payload(0) => argen_to_mcpf_payload(1),
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      argen_to_tdf_tvalid => argen_to_tdf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => \^areset_d1_2\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_8\,
      \gfwd_mode.storage_data1_reg[0]_1\ => \gfwd_mode.storage_data1_reg[0]_9\,
      \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_20\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_21\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_4\(0) => \gfwd_mode.storage_data1_reg[0]_22\(0),
      \gfwd_mode.storage_data1_reg[0]_5\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_23\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_6\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_24\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_7\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_29\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_8\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_30\(15 downto 0),
      \gfwd_mode.storage_data1_reg[14]\ => \gfwd_mode.storage_data1_reg[14]_0\,
      \gfwd_mode.storage_data1_reg[26]\ => \gfwd_mode.storage_data1_reg[26]\,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[13]_0\(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[14]\(0) => \gin_reg.rd_pntr_pf_dly_reg[14]_1\(0),
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[14]_2\(4 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(0) => \gin_reg.rd_pntr_pf_dly_reg[15]_0\(0),
      \gin_reg.rd_pntr_pf_dly_reg[1]\(0) => \gin_reg.rd_pntr_pf_dly_reg[1]_0\(0),
      \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[13]_0\(15 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => \gin_reg.wr_pntr_pf_dly_reg[15]_0\(0),
      \gin_reg.wr_pntr_pf_dly_reg[1]\(0) => \gin_reg.wr_pntr_pf_dly_reg[1]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[1]_0\ => \gin_reg.wr_pntr_pf_dly_reg[1]_0\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]_0\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_3\,
      p_0_out => \mcf_inst/mcf_dfl_wr_inst/p_0_out\,
      p_0_out_0 => \mcf_inst/mcf_dfl_rd_inst/p_0_out\,
      p_2_out => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out\,
      pf_thresh_dly_reg_r_0 => mctf_inst_n_16,
      pntr_roll_over_reg_15 => pntr_roll_over_reg_15,
      pntr_roll_over_reg_16 => pntr_roll_over_reg_16,
      valid_pkt_r_reg => valid_pkt_r_reg,
      valid_pkt_r_reg_0(0) => \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out\,
      we_int_11 => we_int_11
    );
mctf_inst: entity work.axi_vfifo_ctrl_0mcf_txn_top
     port map (
      CO(0) => CO(0),
      D(15 downto 2) => awgen_to_mctf_payload(15 downto 2),
      D(1) => awgen_inst_n_15,
      D(0) => \^gfwd_mode.storage_data1_reg[13]\(0),
      E(0) => \^e\(0),
      I126(8 downto 0) => \^i126\(8 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mctf_inst_n_21,
      Q_reg_0 => Q_reg_8,
      aclk => aclk,
      \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0) => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0),
      \active_ch_dly_reg[4][0]\ => mctf_inst_n_18,
      \active_ch_dly_reg[4]_12\ => \active_ch_dly_reg[4]_12\,
      active_ch_dly_reg_r_3 => mctf_inst_n_17,
      addr_ready_reg(0) => \^awgen_to_mctf_tvalid\,
      ar_address_inc(27 downto 21) => ar_address_inc(28 downto 22),
      ar_address_inc(20 downto 0) => ar_address_inc(20 downto 0),
      \gcc0.gc0.count_d1_reg[3]\ => \^m_axi_arvalid_i\,
      \gcc0.gc0.count_d1_reg[3]_0\(0) => \gcc0.gc0.count_d1_reg[3]_0\(0),
      \gfwd_mode.areset_d1_reg\(0) => \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0\,
      \gfwd_mode.m_valid_i_reg\ => \^areset_d1_1\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_6\,
      \gfwd_mode.storage_data1_reg[0]_1\ => \gfwd_mode.storage_data1_reg[0]_7\,
      \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_16\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \gfwd_mode.storage_data1_reg[0]_17\(0),
      \gfwd_mode.storage_data1_reg[0]_4\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_18\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_5\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_19\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_6\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_27\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_7\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_28\(15 downto 0),
      \gfwd_mode.storage_data1_reg[14]\ => \gfwd_mode.storage_data1_reg[14]\,
      \gfwd_mode.storage_data1_reg[28]\ => \gfwd_mode.storage_data1_reg[28]\,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]_0\,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[14]\(0) => \gin_reg.rd_pntr_pf_dly_reg[14]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[1]\(0) => \gin_reg.rd_pntr_pf_dly_reg[1]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(0),
      \gpr1.dout_i_reg[37]\(27 downto 21) => \gpr1.dout_i_reg[37]\(28 downto 22),
      \gpr1.dout_i_reg[37]\(20 downto 0) => \gpr1.dout_i_reg[37]\(20 downto 0),
      \gpr1.dout_i_reg[37]_0\(6) => mctf_to_argen_payload(15),
      \gpr1.dout_i_reg[37]_0\(5 downto 0) => \gpr1.dout_i_reg[6]\(5 downto 0),
      mem_init_done_reg => \^mem_init_done\,
      p_0_in0_out(15 downto 0) => p_0_in0_out(15 downto 0),
      p_0_out => \mcf_inst/mcf_dfl_wr_inst/p_0_out_2\,
      p_0_out_0 => \mcf_inst/mcf_dfl_rd_inst/p_0_out_1\,
      p_2_out => \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out\,
      p_2_out_18 => p_2_out_18,
      \pf_thresh_dly_reg[2][4]\ => mctf_inst_n_16,
      pntr_roll_over_reg_13 => pntr_roll_over_reg_13,
      pntr_roll_over_reg_14 => pntr_roll_over_reg_14,
      we_ar_txn => we_ar_txn,
      we_int_10 => we_int_10,
      we_int_9 => we_int_9,
      wr_addr_int(0) => wr_addr_int(0)
    );
mm2s_inst: entity work.axi_vfifo_ctrl_0vfifo_mm2s
     port map (
      D(8 downto 7) => s_axis_payload_wr_out_i(76 downto 75),
      D(6 downto 0) => s_axis_payload_wr_out_i(71 downto 65),
      Q(0) => Q(1),
      Q_reg => mm2s_inst_n_3,
      Q_reg_0 => Q_reg_5,
      aclk => aclk,
      empty_fwft_i_reg => \^empty_fwft_i_7\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg_6\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_7\,
      \gfwd_mode.storage_data1_reg[76]\ => areset_d1_8,
      \gfwd_mode.storage_data1_reg[76]_0\ => m_axis_tvalid_wr_in_i,
      \gfwd_mode.storage_data1_reg[76]_1\ => mm2s_inst_n_5,
      \goreg_bm.dout_i_reg[10]\ => tdest_fifo_inst_n_26,
      \goreg_bm.dout_i_reg[10]_0\ => tdest_fifo_inst_n_29,
      \goreg_bm.dout_i_reg[11]\ => tdest_fifo_inst_n_27,
      \goreg_bm.dout_i_reg[11]_0\(6) => tdest_fifo_dout(11),
      \goreg_bm.dout_i_reg[11]_0\(5 downto 3) => tdest_fifo_dout(9 downto 7),
      \goreg_bm.dout_i_reg[11]_0\(2 downto 0) => s_axis_payload_wr_out_i(74 downto 72),
      \goreg_bm.dout_i_reg[12]\ => tdest_fifo_inst_n_24,
      \goreg_bm.dout_i_reg[12]_0\ => tdest_fifo_inst_n_28,
      \goreg_bm.dout_i_reg[8]\ => tdest_fifo_inst_n_30,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => tdest_fifo_inst_n_6,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state\(0),
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tlast(75 downto 0) => \^m_axis_tlast\(75 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      mem_init_done_reg => \^mem_init_done_reg\,
      ram_full_fb_i_reg => mm2s_inst_n_4
    );
tdest_fifo_inst: entity work.\axi_vfifo_ctrl_0fifo_top__parameterized2\
     port map (
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\,
      Q(0) => Q(1),
      aclk => aclk,
      argen_to_tdf_payload(14 downto 0) => argen_to_tdf_payload(14 downto 0),
      argen_to_tdf_tvalid => argen_to_tdf_tvalid,
      curr_state_reg => tdest_fifo_inst_n_24,
      curr_state_reg_0 => mm2s_inst_n_5,
      empty_fwft_i_7 => \^empty_fwft_i_7\,
      empty_fwft_i_reg(1) => tdest_fifo_inst_n_6,
      empty_fwft_i_reg(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state\(0),
      \gfwd_mode.storage_data1_reg[76]\ => tdest_fifo_inst_n_27,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_0\,
      \gpregsm1.curr_fwft_state_reg[1]\ => mm2s_inst_n_4,
      \greg.ram_wr_en_i_reg\ => \greg.ram_wr_en_i_reg\,
      p_2_out => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out\,
      prog_full_i_15 => \^prog_full_i_15\,
      ram_rd_en_i_5 => ram_rd_en_i_5,
      ram_wr_en_i_6 => ram_wr_en_i_6,
      rst_full_gen_i_4 => rst_full_gen_i_4,
      s_axis_payload_wr_out_i(11 downto 0) => s_axis_payload_wr_out_i(76 downto 65),
      \tlen_cntr_reg_reg[2]\ => tdest_fifo_inst_n_30,
      \tlen_cntr_reg_reg[3]\ => tdest_fifo_inst_n_26,
      \tlen_cntr_reg_reg[4]\(3) => tdest_fifo_dout(11),
      \tlen_cntr_reg_reg[4]\(2 downto 0) => tdest_fifo_dout(9 downto 7),
      \tlen_cntr_reg_reg[4]_0\ => tdest_fifo_inst_n_29,
      \tlen_cntr_reg_reg[5]\ => tdest_fifo_inst_n_28
    );
tid_fifo_inst: entity work.\axi_vfifo_ctrl_0fifo_top__parameterized3\
     port map (
      E(0) => \^gcc0.gc0.count_d1_reg[5]\(0),
      Q(0) => Q(1),
      Q_reg => \^q_reg\,
      aclk => aclk,
      addr_ready_reg(0) => \^awgen_to_mctf_tvalid\,
      \aw_id_r_reg[0]\ => \aw_id_r_reg[0]\,
      dout_i(0) => dout_i(0),
      empty_fwft_i_12 => \^empty_fwft_i_12\,
      empty_fwft_i_reg(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \goreg_dm.dout_i_reg[0]\(0) => \goreg_dm.dout_i_reg[0]\(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_1\,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]\(5 downto 0),
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      p_2_out => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3\,
      prog_full_i_16 => prog_full_i_16,
      ram_rd_en_i_10 => ram_rd_en_i_10,
      ram_wr_en_i_11 => ram_wr_en_i_11,
      rst_full_gen_i_9 => rst_full_gen_i_9
    );
vfifo_idle_gen_inst: entity work.\axi_vfifo_ctrl_0set_clr_ff_top__parameterized4\
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => mcdf_inst_n_186,
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ => mcdf_inst_n_187,
      vfifo_idle(1 downto 0) => \^vfifo_idle\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_synth is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i : out STD_LOGIC;
    I126 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 75 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    s_axis_tid_arb_i : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    sdp_rd_addr_in_i_0 : out STD_LOGIC;
    sdp_rd_addr_in_i_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tid_fifo_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    mem_init_done : out STD_LOGIC;
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    ram_init_done_i : out STD_LOGIC;
    ram_init_done_i_2 : out STD_LOGIC;
    s_axis_tvalid_wr_in_i_3 : out STD_LOGIC;
    ram_init_done_i_4 : out STD_LOGIC;
    ram_init_done_i_5 : out STD_LOGIC;
    ram_init_done_i_6 : out STD_LOGIC;
    ram_init_done_i_7 : out STD_LOGIC;
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready : out STD_LOGIC;
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_rchd_end_addr1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.wr_pntr_pf_dly_reg[13]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[13]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_pf_dly_reg[14]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    we_bcnt : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    we_ar_txn : out STD_LOGIC;
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_arcnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_bcnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    we_int : out STD_LOGIC;
    we_int_8 : out STD_LOGIC;
    we_int_9 : out STD_LOGIC;
    we_int_10 : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[1]_0\ : out STD_LOGIC;
    we_int_11 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_arcnt : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    \m_axi_awsize[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \m_axi_wdata[63]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC;
    \aw_id_r_reg[0]\ : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    rd_data_mm2s_gcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_12 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_7\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_8\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    pntr_roll_over_reg_13 : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_9\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_14 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_11\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_12\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pntr_roll_over_reg_15 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_13\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_14\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg_16 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_16\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_17\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ar_address_inc : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gfwd_rev.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aresetn : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axis_tid[0]\ : in STD_LOGIC_VECTOR ( 75 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_18\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_19\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_20\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_21\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_22\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_23\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_synth : entity is "axi_vfifo_ctrl_v2_0_9_synth";
end axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_synth;

architecture STRUCTURE of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_synth is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^i126\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \Q_i_1__0_n_0\ : STD_LOGIC;
  signal Q_i_1_n_0 : STD_LOGIC;
  signal ar_fifo_inst_n_1 : STD_LOGIC;
  signal ar_fifo_inst_n_3 : STD_LOGIC;
  signal \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i\ : STD_LOGIC;
  signal \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i\ : STD_LOGIC;
  signal \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\ : STD_LOGIC;
  signal \argen_inst/ar_mpf_inst/curr_state\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/mem_init_done\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/reset_addr\ : STD_LOGIC;
  signal \argen_inst/empty_fwft_i\ : STD_LOGIC;
  signal \argen_inst/prog_full_i\ : STD_LOGIC;
  signal argen_to_mcpf_payload : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^argen_to_mctf_tvalid\ : STD_LOGIC;
  signal aw_fifo_inst_n_2 : STD_LOGIC;
  signal \awgen_inst/addr_ready\ : STD_LOGIC;
  signal \awgen_inst/wdata_rslice2/areset_d1\ : STD_LOGIC;
  signal awgen_to_mcpf_payload : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal awgen_to_mcpf_tvalid : STD_LOGIC;
  signal awgen_to_mctf_tvalid : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2\ : STD_LOGIC;
  signal first_txn_byte_i_1_n_0 : STD_LOGIC;
  signal first_txn_i_1_n_0 : STD_LOGIC;
  signal \garb/reset_addr\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__10_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__11_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__1_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__2_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__3_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__4_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__5_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__6_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__7_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__8_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__9_n_0\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[0]_i_1_n_0\ : STD_LOGIC;
  signal \goreg_dm.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1\ : STD_LOGIC;
  signal \gs2mm/p_0_out\ : STD_LOGIC;
  signal \gs2mm/payload_s2mm_awg1\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \gs2mm/s_axis_tready_i\ : STD_LOGIC;
  signal \gs2mm/tid_r\ : STD_LOGIC;
  signal \gs2mm/valid_s2mm_awg2\ : STD_LOGIC;
  signal gvfifo_top_n_238 : STD_LOGIC;
  signal gvfifo_top_n_331 : STD_LOGIC;
  signal gvfifo_top_n_394 : STD_LOGIC;
  signal gvfifo_top_n_411 : STD_LOGIC;
  signal gvfifo_top_n_424 : STD_LOGIC;
  signal gvfifo_top_n_428 : STD_LOGIC;
  signal gvfifo_top_n_60 : STD_LOGIC;
  signal gvfifo_top_n_61 : STD_LOGIC;
  signal gvfifo_top_n_63 : STD_LOGIC;
  signal m_axi_arvalid_i : STD_LOGIC;
  signal m_axi_awaddr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_awid_i : STD_LOGIC;
  signal m_axi_awlen_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_awvalid_i : STD_LOGIC;
  signal m_axi_wdata_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m_axi_wlast_i : STD_LOGIC;
  signal m_axi_wvalid_i : STD_LOGIC;
  signal \^m_axis_tlast\ : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\ : STD_LOGIC;
  signal mcdf_to_awgen_tvalid : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\ : STD_LOGIC;
  signal \^mem_init_done\ : STD_LOGIC;
  signal \mem_init_done_i_1__0_n_0\ : STD_LOGIC;
  signal mem_init_done_i_1_n_0 : STD_LOGIC;
  signal \mm2s_inst/m_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \mm2s_inst/mm2s_out_reg_slice_inst/areset_d1\ : STD_LOGIC;
  signal \reset_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \reset_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal s2mm_to_awgen_payload : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s2mm_to_mcdf_payload : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axis_tid_arb_i\ : STD_LOGIC;
  signal s_axis_tvalid_arb_i : STD_LOGIC;
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \^sdp_rd_addr_in_i\ : STD_LOGIC;
  signal \^sdp_rd_addr_in_i_0\ : STD_LOGIC;
  signal \^sdp_rd_addr_in_i_1\ : STD_LOGIC;
  signal \tdest_fifo_inst/empty_fwft_i\ : STD_LOGIC;
  signal \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i\ : STD_LOGIC;
  signal \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i\ : STD_LOGIC;
  signal \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\ : STD_LOGIC;
  signal \tdest_fifo_inst/prog_full_i\ : STD_LOGIC;
  signal \tdest_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \^tid_fifo_dout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tid_fifo_inst/dout_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tid_fifo_inst/empty_fwft_i\ : STD_LOGIC;
  signal \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i\ : STD_LOGIC;
  signal \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i\ : STD_LOGIC;
  signal \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\ : STD_LOGIC;
  signal \tid_fifo_inst/prog_full_i\ : STD_LOGIC;
  signal \tid_r[0]_i_1_n_0\ : STD_LOGIC;
  signal tstart_i_1_n_0 : STD_LOGIC;
  signal \tuser_r[0]_i_1_n_0\ : STD_LOGIC;
  signal valid_pkt_chk_i_1_n_0 : STD_LOGIC;
  signal valid_pkt_r_i_1_n_0 : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
  signal w_fifo_inst_n_1 : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 15 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of first_txn_byte_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of first_txn_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__10\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__6\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__7\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__8\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of mem_init_done_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mem_init_done_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \reset_addr[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \reset_addr[0]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tid_r[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of valid_pkt_chk_i_1 : label is "soft_lutpair103";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  I126(8 downto 0) <= \^i126\(8 downto 0);
  argen_to_mctf_tvalid <= \^argen_to_mctf_tvalid\;
  m_axis_tlast(75 downto 0) <= \^m_axis_tlast\(75 downto 0);
  m_axis_tvalid <= \^m_axis_tvalid\;
  mem_init_done <= \^mem_init_done\;
  s_axis_tid_arb_i <= \^s_axis_tid_arb_i\;
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
  sdp_rd_addr_in_i <= \^sdp_rd_addr_in_i\;
  sdp_rd_addr_in_i_0 <= \^sdp_rd_addr_in_i_0\;
  sdp_rd_addr_in_i_1 <= \^sdp_rd_addr_in_i_1\;
  tid_fifo_dout(0) <= \^tid_fifo_dout\(0);
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
Q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFB00"
    )
        port map (
      I0 => \tid_fifo_inst/empty_fwft_i\,
      I1 => m_axi_bvalid,
      I2 => \^tid_fifo_dout\(0),
      I3 => gvfifo_top_n_428,
      I4 => \^vfifo_mm2s_channel_empty[0]\,
      O => Q_i_1_n_0
    );
\Q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF00"
    )
        port map (
      I0 => \tid_fifo_inst/empty_fwft_i\,
      I1 => m_axi_bvalid,
      I2 => \^tid_fifo_dout\(0),
      I3 => gvfifo_top_n_331,
      I4 => \^vfifo_mm2s_channel_empty[1]\,
      O => \Q_i_1__0_n_0\
    );
ar_fifo_inst: entity work.axi_vfifo_ctrl_0fifo_top
     port map (
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\,
      I126(40) => \^i126\(8),
      I126(39 downto 8) => \gnstage1.q_dly_reg[1][0]\(31 downto 0),
      I126(7 downto 0) => \^i126\(7 downto 0),
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => ar_fifo_inst_n_3,
      \gpfs.prog_full_i_reg\ => ar_fifo_inst_n_1,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_i => m_axi_arvalid_i,
      p_2_out => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out\,
      prog_full_i => \argen_inst/prog_full_i\
    );
aw_fifo_inst: entity work.axi_vfifo_ctrl_0fifo_top_0
     port map (
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2\,
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[45]\(40) => m_axi_awid_i,
      \gfwd_mode.storage_data1_reg[45]\(39 downto 8) => m_axi_awaddr_i(31 downto 0),
      \gfwd_mode.storage_data1_reg[45]\(7 downto 0) => m_axi_awlen_i(7 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => aw_fifo_inst_n_2,
      \gpfs.prog_full_i_reg\ => w_fifo_inst_n_1,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      p_2_out => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0\,
      prog_full_i => \tid_fifo_inst/prog_full_i\
    );
first_txn_byte_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => gvfifo_top_n_61,
      I1 => mcdf_to_awgen_tvalid,
      I2 => awgen_to_mctf_tvalid,
      O => first_txn_byte_i_1_n_0
    );
first_txn_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => awgen_to_mctf_tvalid,
      I1 => s2mm_to_awgen_payload(10),
      I2 => mcdf_to_awgen_tvalid,
      I3 => gvfifo_top_n_60,
      O => first_txn_i_1_n_0
    );
\gfwd_mode.m_valid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CE"
    )
        port map (
      I0 => \gs2mm/p_0_out\,
      I1 => s_axis_tvalid,
      I2 => \gs2mm/s_axis_tready_i\,
      I3 => \gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      O => \gfwd_mode.m_valid_i_i_1_n_0\
    );
\gfwd_mode.m_valid_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAA20"
    )
        port map (
      I0 => \mm2s_inst/m_axis_tvalid_wr_in_i\,
      I1 => m_axis_tready,
      I2 => \^m_axis_tvalid\,
      I3 => \tdest_fifo_inst/empty_fwft_i\,
      I4 => m_axi_rvalid,
      I5 => \mm2s_inst/mm2s_out_reg_slice_inst/areset_d1\,
      O => \gfwd_mode.m_valid_i_i_1__0_n_0\
    );
\gfwd_mode.m_valid_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F2"
    )
        port map (
      I0 => \mm2s_inst/m_axis_tvalid_wr_in_i\,
      I1 => \tdest_fifo_inst/empty_fwft_i\,
      I2 => \^m_axis_tvalid\,
      I3 => m_axis_tready,
      I4 => \mm2s_inst/mm2s_out_reg_slice_inst/areset_d1\,
      O => \gfwd_mode.m_valid_i_i_1__1_n_0\
    );
\gfwd_mode.m_valid_i_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => awgen_to_mcpf_payload(3),
      I1 => awgen_to_mctf_tvalid,
      I2 => gvfifo_top_n_63,
      O => \gfwd_mode.m_valid_i_i_1__10_n_0\
    );
\gfwd_mode.m_valid_i_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \tdest_fifo_inst/prog_full_i\,
      I1 => \argen_inst/ar_mpf_inst/curr_state\,
      I2 => \argen_inst/empty_fwft_i\,
      O => \gfwd_mode.m_valid_i_i_1__11_n_0\
    );
\gfwd_mode.m_valid_i_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => awgen_to_mctf_tvalid,
      I1 => \awgen_inst/wdata_rslice2/areset_d1\,
      O => \gfwd_mode.m_valid_i_i_1__2_n_0\
    );
\gfwd_mode.m_valid_i_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => awgen_to_mctf_tvalid,
      I2 => \awgen_inst/addr_ready\,
      I3 => \awgen_inst/wdata_rslice2/areset_d1\,
      O => \gfwd_mode.m_valid_i_i_1__3_n_0\
    );
\gfwd_mode.m_valid_i_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gs2mm/valid_s2mm_awg2\,
      I1 => \gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      O => \gfwd_mode.m_valid_i_i_1__4_n_0\
    );
\gfwd_mode.m_valid_i_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\,
      O => \gfwd_mode.m_valid_i_i_1__5_n_0\
    );
\gfwd_mode.m_valid_i_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \gs2mm/payload_s2mm_awg1\(12),
      I1 => \gs2mm/s_axis_tready_i\,
      I2 => \gs2mm/p_0_out\,
      I3 => \gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      O => \gfwd_mode.m_valid_i_i_1__6_n_0\
    );
\gfwd_mode.m_valid_i_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \gs2mm/p_0_out\,
      I1 => \gs2mm/s_axis_tready_i\,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\,
      O => \gfwd_mode.m_valid_i_i_1__7_n_0\
    );
\gfwd_mode.m_valid_i_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\,
      O => \gfwd_mode.m_valid_i_i_1__8_n_0\
    );
\gfwd_mode.m_valid_i_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47000000"
    )
        port map (
      I0 => \^vfifo_mm2s_channel_empty[1]\,
      I1 => \^s_axis_tid_arb_i\,
      I2 => \^vfifo_mm2s_channel_empty[0]\,
      I3 => ar_fifo_inst_n_3,
      I4 => s_axis_tvalid_arb_i,
      O => \gfwd_mode.m_valid_i_i_1__9_n_0\
    );
\gfwd_mode.storage_data1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^m_axis_tlast\(72),
      I1 => \^m_axis_tvalid\,
      I2 => m_axis_tready,
      I3 => \mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\,
      I4 => \^sdp_rd_addr_in_i\,
      O => \gfwd_mode.storage_data1[0]_i_1_n_0\
    );
\gfwd_mode.storage_data1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^s_axis_tid_arb_i\,
      I1 => \^argen_to_mctf_tvalid\,
      I2 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\,
      I3 => \^sdp_rd_addr_in_i_0\,
      O => \gfwd_mode.storage_data1[0]_i_1__0_n_0\
    );
\gfwd_mode.storage_data1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFE02000202"
    )
        port map (
      I0 => argen_to_mcpf_payload(0),
      I1 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\,
      I2 => \tdest_fifo_inst/prog_full_i\,
      I3 => \argen_inst/ar_mpf_inst/curr_state\,
      I4 => \argen_inst/empty_fwft_i\,
      I5 => \^sdp_rd_addr_in_i_1\,
      O => \gfwd_mode.storage_data1[0]_i_1__1_n_0\
    );
\goreg_dm.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEF20002020"
    )
        port map (
      I0 => \tid_fifo_inst/dout_i\(0),
      I1 => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i\(0),
      I2 => gvfifo_top_n_238,
      I3 => m_axi_bvalid,
      I4 => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state\(0),
      I5 => \^tid_fifo_dout\(0),
      O => \goreg_dm.dout_i[0]_i_1_n_0\
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F70020"
    )
        port map (
      I0 => gvfifo_top_n_394,
      I1 => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i\,
      I2 => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i\,
      I3 => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\,
      I4 => \argen_inst/prog_full_i\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0002"
    )
        port map (
      I0 => \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i\,
      I1 => \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i\,
      I2 => gvfifo_top_n_411,
      I3 => \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\,
      I4 => \tdest_fifo_inst/prog_full_i\,
      O => \gpfs.prog_full_i_i_1__0_n_0\
    );
\gpfs.prog_full_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550400"
    )
        port map (
      I0 => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\,
      I1 => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i\,
      I2 => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i\,
      I3 => gvfifo_top_n_424,
      I4 => \tid_fifo_inst/prog_full_i\,
      O => \gpfs.prog_full_i_i_1__1_n_0\
    );
gvfifo_top: entity work.axi_vfifo_ctrl_0axi_vfifo_top
     port map (
      ADDRD(0) => ADDRD(0),
      CO(0) => \gin_reg.wr_pntr_pf_dly_reg[14]\(0),
      D(1) => CO(0),
      D(0) => Q(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(64) => m_axi_wlast_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(63 downto 0) => m_axi_wdata_i(63 downto 0),
      DI(0) => DI(0),
      DIA(0) => DIA(0),
      DIB(1 downto 0) => DIB(1 downto 0),
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      E(0) => E(0),
      I126(8 downto 0) => \^i126\(8 downto 0),
      Q(1) => wr_rst_i(15),
      Q(0) => wr_rst_i(1),
      Q_reg => \^tid_fifo_dout\(0),
      Q_reg_0(0) => Q_reg(0),
      Q_reg_1(1 downto 0) => Q_reg_0(1 downto 0),
      Q_reg_2 => gvfifo_top_n_331,
      Q_reg_3(15 downto 0) => Q_reg_1(15 downto 0),
      Q_reg_4(15 downto 0) => Q_reg_2(15 downto 0),
      Q_reg_5 => Q_reg_3,
      Q_reg_6 => gvfifo_top_n_428,
      Q_reg_7 => Q_reg_4,
      Q_reg_8 => \gfwd_mode.m_valid_i_i_1__9_n_0\,
      S(0) => S(0),
      WR_DATA(27 downto 0) => WR_DATA(27 downto 0),
      aclk => aclk,
      \active_ch_dly_reg[0][0]\ => \^sdp_rd_addr_in_i\,
      \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0) => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0),
      \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0) => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0),
      addr_ready => \awgen_inst/addr_ready\,
      ar_address_inc(28 downto 0) => ar_address_inc(28 downto 0),
      areset_d1 => \gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      areset_d1_0 => \mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\,
      areset_d1_1 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\,
      areset_d1_2 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1\,
      areset_d1_3 => \awgen_inst/wdata_rslice2/areset_d1\,
      areset_d1_8 => \mm2s_inst/mm2s_out_reg_slice_inst/areset_d1\,
      \aw_id_r_reg[0]\ => \aw_id_r_reg[0]\,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \burst_count_reg[5]\ => gvfifo_top_n_61,
      curr_state => \argen_inst/ar_mpf_inst/curr_state\,
      dout_i(0) => \tid_fifo_inst/dout_i\(0),
      empty_fwft_i => \argen_inst/empty_fwft_i\,
      empty_fwft_i_12 => \tid_fifo_inst/empty_fwft_i\,
      empty_fwft_i_7 => \tdest_fifo_inst/empty_fwft_i\,
      empty_fwft_i_reg(1) => gvfifo_top_n_238,
      empty_fwft_i_reg(0) => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state\(0),
      empty_fwft_i_reg_0 => Q_i_1_n_0,
      empty_fwft_i_reg_1 => \Q_i_1__0_n_0\,
      \end_of_txn_reg[0]\ => \gfwd_mode.m_valid_i_i_1__6_n_0\,
      first_txn_byte_reg => first_txn_byte_i_1_n_0,
      \gcc0.gc0.count_d1_reg[3]\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2\,
      \gcc0.gc0.count_d1_reg[3]_0\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\,
      \gcc0.gc0.count_d1_reg[5]\(0) => \gcc0.gc0.count_d1_reg[5]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      \gfwd_mode.areset_d1_reg\ => \gfwd_mode.m_valid_i_i_1__2_n_0\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_i_1__4_n_0\,
      \gfwd_mode.m_valid_i_reg_1\ => \gfwd_mode.m_valid_i_i_1__7_n_0\,
      \gfwd_mode.m_valid_i_reg_2\ => \gfwd_mode.m_valid_i_i_1__5_n_0\,
      \gfwd_mode.m_valid_i_reg_3\ => \gfwd_mode.m_valid_i_i_1__8_n_0\,
      \gfwd_mode.m_valid_i_reg_4\ => \gfwd_mode.m_valid_i_i_1__3_n_0\,
      \gfwd_mode.m_valid_i_reg_5\ => valid_pkt_chk_i_1_n_0,
      \gfwd_mode.m_valid_i_reg_6\ => \gfwd_mode.m_valid_i_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg_7\ => \gfwd_mode.m_valid_i_i_1__1_n_0\,
      \gfwd_mode.storage_data1_reg[0]\(0) => \^sdp_rd_addr_in_i_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \^sdp_rd_addr_in_i_1\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => argen_to_mcpf_payload(0),
      \gfwd_mode.storage_data1_reg[0]_10\ => \tid_r[0]_i_1_n_0\,
      \gfwd_mode.storage_data1_reg[0]_11\ => \tdest_r[0]_i_1_n_0\,
      \gfwd_mode.storage_data1_reg[0]_12\(27 downto 0) => \gfwd_mode.storage_data1_reg[0]_5\(27 downto 0),
      \gfwd_mode.storage_data1_reg[0]_13\(0) => \gfwd_mode.storage_data1_reg[0]_6\(0),
      \gfwd_mode.storage_data1_reg[0]_14\(28 downto 0) => \gfwd_mode.storage_data1_reg[0]_7\(28 downto 0),
      \gfwd_mode.storage_data1_reg[0]_15\(28 downto 0) => \gfwd_mode.storage_data1_reg[0]_8\(28 downto 0),
      \gfwd_mode.storage_data1_reg[0]_16\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_9\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_17\(0) => \gfwd_mode.storage_data1_reg[0]_10\(0),
      \gfwd_mode.storage_data1_reg[0]_18\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_11\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_19\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_12\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(0) => s2mm_to_mcdf_payload(0),
      \gfwd_mode.storage_data1_reg[0]_20\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_13\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_21\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_14\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_22\(0) => \gfwd_mode.storage_data1_reg[0]_15\(0),
      \gfwd_mode.storage_data1_reg[0]_23\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_16\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_24\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_17\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_25\(12 downto 0) => \gfwd_mode.storage_data1_reg[0]_18\(12 downto 0),
      \gfwd_mode.storage_data1_reg[0]_26\(31 downto 0) => \gfwd_mode.storage_data1_reg[0]_19\(31 downto 0),
      \gfwd_mode.storage_data1_reg[0]_27\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_20\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_28\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_21\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_29\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_22\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\ => \^argen_to_mctf_tvalid\,
      \gfwd_mode.storage_data1_reg[0]_30\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_23\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_4\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[0]_5\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_6\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_7\ => \gfwd_mode.storage_data1_reg[0]_2\,
      \gfwd_mode.storage_data1_reg[0]_8\ => \gfwd_mode.storage_data1_reg[0]_3\,
      \gfwd_mode.storage_data1_reg[0]_9\ => \gfwd_mode.storage_data1_reg[0]_4\,
      \gfwd_mode.storage_data1_reg[10]\ => first_txn_i_1_n_0,
      \gfwd_mode.storage_data1_reg[10]_0\ => valid_pkt_r_i_1_n_0,
      \gfwd_mode.storage_data1_reg[13]\(4) => awgen_to_mcpf_payload(13),
      \gfwd_mode.storage_data1_reg[13]\(3) => awgen_to_mcpf_payload(3),
      \gfwd_mode.storage_data1_reg[13]\(2) => \^d\(1),
      \gfwd_mode.storage_data1_reg[13]\(1) => awgen_to_mcpf_payload(1),
      \gfwd_mode.storage_data1_reg[13]\(0) => \^d\(0),
      \gfwd_mode.storage_data1_reg[14]\ => ram_init_done_i_5,
      \gfwd_mode.storage_data1_reg[14]_0\ => ram_init_done_i_7,
      \gfwd_mode.storage_data1_reg[26]\ => ram_init_done_i_6,
      \gfwd_mode.storage_data1_reg[28]\ => ram_init_done_i_4,
      \gfwd_mode.storage_data1_reg[2]\ => gvfifo_top_n_63,
      \gfwd_mode.storage_data1_reg[72]\ => \gfwd_mode.storage_data1[0]_i_1_n_0\,
      \gfwd_mode.storage_data1_reg[9]\ => \tuser_r[0]_i_1_n_0\,
      \gfwd_rev.state_reg[1]\(0) => s_axis_tvalid_arb_i,
      \gfwd_rev.storage_data1_reg[0]\ => \^s_axis_tid_arb_i\,
      \gfwd_rev.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1[0]_i_1__0_n_0\,
      \gfwd_rev.storage_data1_reg[0]_1\(1 downto 0) => \gfwd_rev.storage_data1_reg[0]\(1 downto 0),
      \gfwd_rev.storage_data1_reg[0]_2\(15 downto 0) => \gfwd_rev.storage_data1_reg[0]_0\(15 downto 0),
      \gfwd_rev.storage_data1_reg[0]_3\(15 downto 0) => \gfwd_rev.storage_data1_reg[0]_1\(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[0]\ => ram_init_done_i_2,
      \gin_reg.rd_pntr_pf_dly_reg[0]_0\(0) => \gin_reg.rd_pntr_pf_dly_reg[0]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[13]_0\(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[14]\(0) => \gin_reg.rd_pntr_pf_dly_reg[14]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[14]_1\(0) => \gin_reg.rd_pntr_pf_dly_reg[14]_1\(0),
      \gin_reg.rd_pntr_pf_dly_reg[14]_2\(4 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[14]_2\(4 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[15]_0\(0) => \gin_reg.rd_pntr_pf_dly_reg[15]_0\(0),
      \gin_reg.rd_pntr_pf_dly_reg[1]\(0) => \gin_reg.rd_pntr_pf_dly_reg[1]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[1]_0\(0) => \gin_reg.rd_pntr_pf_dly_reg[1]_0\(0),
      \gin_reg.rd_pntr_pf_dly_reg[9]\ => s_axis_tvalid_wr_in_i_3,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[13]\(15 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[13]_0\(15 downto 0),
      \gin_reg.wr_pntr_pf_dly_reg[14]\(0) => \gin_reg.wr_pntr_pf_dly_reg[14]_0\(0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[15]_0\(0) => \gin_reg.wr_pntr_pf_dly_reg[15]_0\(0),
      \gin_reg.wr_pntr_pf_dly_reg[1]\(0) => \gin_reg.wr_pntr_pf_dly_reg[1]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[1]_0\ => \gin_reg.wr_pntr_pf_dly_reg[1]_0\,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => \gin_reg.wr_pntr_roll_over_dly_reg\(0),
      \goreg_dm.dout_i_reg[0]\(0) => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i\(0),
      \goreg_dm.dout_i_reg[0]_0\ => \gfwd_mode.storage_data1[0]_i_1__1_n_0\,
      \goreg_dm.dout_i_reg[0]_1\(15 downto 0) => \goreg_dm.dout_i_reg[0]\(15 downto 0),
      \gpfs.prog_full_i_reg\ => gvfifo_top_n_394,
      \gpfs.prog_full_i_reg_0\ => gvfifo_top_n_411,
      \gpfs.prog_full_i_reg_1\ => gvfifo_top_n_424,
      \gpfs.prog_full_i_reg_2\ => aw_fifo_inst_n_2,
      \gpfs.prog_full_i_reg_3\ => \gfwd_mode.m_valid_i_i_1__11_n_0\,
      \gpfs.prog_full_i_reg_4\ => ar_fifo_inst_n_1,
      \gpfs.prog_full_i_reg_5\ => ar_fifo_inst_n_3,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]\(5 downto 0),
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \gpr1.dout_i_reg[0]_1\ => \goreg_dm.dout_i[0]_i_1_n_0\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[37]\(28 downto 0) => \gpr1.dout_i_reg[37]\(28 downto 0),
      \gpr1.dout_i_reg[37]_0\(43) => m_axi_awid_i,
      \gpr1.dout_i_reg[37]_0\(42 downto 11) => m_axi_awaddr_i(31 downto 0),
      \gpr1.dout_i_reg[37]_0\(10 downto 3) => m_axi_awlen_i(7 downto 0),
      \gpr1.dout_i_reg[37]_0\(2 downto 0) => \m_axi_awsize[1]\(2 downto 0),
      \gpr1.dout_i_reg[6]\(5 downto 0) => \gpr1.dout_i_reg[6]\(5 downto 0),
      \gpr1.dout_i_reg[7]\(0) => \gpr1.dout_i_reg[7]\(0),
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\(0) => \^s_axis_tvalid_wr_in_i\,
      \greg.ram_rd_en_i_reg\ => \gpfs.prog_full_i_i_1_n_0\,
      \greg.ram_wr_en_i_reg\ => \gpfs.prog_full_i_i_1__0_n_0\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \gpfs.prog_full_i_i_1__1_n_0\,
      \gstage1.q_dly_reg[1]\ => ram_init_done_i,
      \gstage1.q_dly_reg[1]_0\(0) => \gstage1.q_dly_reg[1]\(0),
      \gstage1.q_dly_reg[31]\(27 downto 0) => \gstage1.q_dly_reg[31]\(27 downto 0),
      m_axi_arvalid_i => m_axi_arvalid_i,
      m_axi_awvalid_i => m_axi_awvalid_i,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      m_axis_tlast(75 downto 0) => \^m_axis_tlast\(75 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => \^m_axis_tvalid\,
      m_axis_tvalid_wr_in_i => \mm2s_inst/m_axis_tvalid_wr_in_i\,
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      mem_init_done => \argen_inst/ar_txn_inst/mem_init_done\,
      mem_init_done_reg => \^mem_init_done\,
      mem_init_done_reg_0 => \reset_addr[0]_i_1_n_0\,
      mem_init_done_reg_1 => \reset_addr[0]_i_1__0_n_0\,
      \no_of_bytes_reg[3]\(3 downto 1) => s2mm_to_awgen_payload(11 downto 9),
      \no_of_bytes_reg[3]\(0) => s2mm_to_awgen_payload(0),
      p_0_in0_out(15 downto 0) => p_0_in0_out(15 downto 0),
      p_0_out(6 downto 0) => p_0_out(6 downto 0),
      p_0_out_13 => \gs2mm/p_0_out\,
      p_2_out => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0\,
      p_2_out_17 => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3\,
      p_2_out_18 => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out\,
      \packet_cnt_reg[5]\ => gvfifo_top_n_60,
      payload_s2mm_awg1(0) => \gs2mm/payload_s2mm_awg1\(12),
      pntr_rchd_end_addr1(7 downto 0) => pntr_rchd_end_addr1(7 downto 0),
      pntr_roll_over_reg => pntr_roll_over_reg,
      pntr_roll_over_reg_12 => pntr_roll_over_reg_12,
      pntr_roll_over_reg_13 => pntr_roll_over_reg_13,
      pntr_roll_over_reg_14 => pntr_roll_over_reg_14,
      pntr_roll_over_reg_15 => pntr_roll_over_reg_15,
      pntr_roll_over_reg_16 => pntr_roll_over_reg_16,
      prog_full_i => \argen_inst/prog_full_i\,
      prog_full_i_15 => \tdest_fifo_inst/prog_full_i\,
      prog_full_i_16 => \tid_fifo_inst/prog_full_i\,
      ram_rd_en_i => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i\,
      ram_rd_en_i_10 => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i\,
      ram_rd_en_i_5 => \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i\,
      ram_wr_en_i => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i\,
      ram_wr_en_i_11 => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i\,
      ram_wr_en_i_6 => \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i\,
      rd_data_mm2s_gcnt(3 downto 0) => rd_data_mm2s_gcnt(3 downto 0),
      reset_addr => \garb/reset_addr\,
      reset_addr_14 => \argen_inst/ar_txn_inst/reset_addr\,
      \reset_addr_reg[0]\ => mem_init_done_i_1_n_0,
      \reset_addr_reg[0]_0\ => \mem_init_done_i_1__0_n_0\,
      rst_full_gen_i => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\,
      rst_full_gen_i_4 => \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\,
      rst_full_gen_i_9 => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i\,
      \s_axis_tid[0]\(75 downto 0) => \s_axis_tid[0]\(75 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tready_i => \gs2mm/s_axis_tready_i\,
      s_axis_tvalid => s_axis_tvalid,
      sdpo_int(31 downto 0) => sdpo_int(31 downto 0),
      tid_r => \gs2mm/tid_r\,
      tstart_reg => tstart_i_1_n_0,
      valid_pkt_r_reg => \gfwd_mode.m_valid_i_i_1__10_n_0\,
      valid_s2mm_awg2 => \gs2mm/valid_s2mm_awg2\,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      \vfifo_mm2s_channel_empty[0]\ => \^vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \^vfifo_mm2s_channel_empty[1]\,
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0),
      we_ar_txn => we_ar_txn,
      we_arcnt => we_arcnt,
      we_bcnt => we_bcnt,
      we_int => we_int,
      we_int_10 => we_int_10,
      we_int_11 => we_int_11,
      we_int_8 => we_int_8,
      we_int_9 => we_int_9,
      wr_addr_arcnt(0) => wr_addr_arcnt(0),
      wr_addr_bcnt(0) => wr_addr_bcnt(0),
      wr_addr_int(0) => wr_addr_int(0)
    );
mem_init_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \garb/reset_addr\,
      I1 => \^mem_init_done\,
      O => mem_init_done_i_1_n_0
    );
\mem_init_done_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \argen_inst/ar_txn_inst/reset_addr\,
      I1 => \argen_inst/ar_txn_inst/mem_init_done\,
      O => \mem_init_done_i_1__0_n_0\
    );
\reset_addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mem_init_done\,
      I1 => \garb/reset_addr\,
      O => \reset_addr[0]_i_1_n_0\
    );
\reset_addr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \argen_inst/ar_txn_inst/mem_init_done\,
      I1 => \argen_inst/ar_txn_inst/reset_addr\,
      O => \reset_addr[0]_i_1__0_n_0\
    );
rstblk: entity work.axi_vfifo_ctrl_0vfifo_reset_blk
     port map (
      Q(1) => wr_rst_i(15),
      Q(0) => wr_rst_i(1),
      aclk => aclk,
      aresetn => aresetn
    );
\tdest_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => s2mm_to_awgen_payload(0),
      I1 => mcdf_to_awgen_tvalid,
      I2 => awgen_to_mctf_tvalid,
      I3 => s2mm_to_awgen_payload(11),
      I4 => \^d\(1),
      O => \tdest_r[0]_i_1_n_0\
    );
\tid_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s2mm_to_mcdf_payload(0),
      I1 => \gs2mm/p_0_out\,
      I2 => \gs2mm/s_axis_tready_i\,
      I3 => \gs2mm/tid_r\,
      O => \tid_r[0]_i_1_n_0\
    );
tstart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => awgen_to_mcpf_tvalid,
      I1 => awgen_to_mcpf_payload(13),
      I2 => mcdf_to_awgen_tvalid,
      I3 => s2mm_to_awgen_payload(11),
      I4 => wr_rst_i(15),
      O => tstart_i_1_n_0
    );
\tuser_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => s2mm_to_awgen_payload(9),
      I1 => mcdf_to_awgen_tvalid,
      I2 => awgen_to_mctf_tvalid,
      I3 => s2mm_to_awgen_payload(11),
      I4 => awgen_to_mcpf_payload(1),
      O => \tuser_r[0]_i_1_n_0\
    );
valid_pkt_chk_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => awgen_to_mcpf_payload(3),
      I2 => awgen_to_mctf_tvalid,
      I3 => gvfifo_top_n_63,
      O => valid_pkt_chk_i_1_n_0
    );
valid_pkt_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => s2mm_to_awgen_payload(10),
      I1 => mcdf_to_awgen_tvalid,
      I2 => awgen_to_mcpf_payload(3),
      I3 => gvfifo_top_n_63,
      O => valid_pkt_r_i_1_n_0
    );
w_fifo_inst: entity work.\axi_vfifo_ctrl_0fifo_top__parameterized0\
     port map (
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1\,
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[65]\(64) => m_axi_wlast_i,
      \gfwd_mode.storage_data1_reg[65]\(63 downto 0) => m_axi_wdata_i(63 downto 0),
      \gpfs.prog_full_i_reg\ => w_fifo_inst_n_1,
      \m_axi_wdata[63]\(64 downto 0) => \m_axi_wdata[63]\(64 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      p_2_out => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_channel_empty : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_rresp_err_intr : out STD_LOGIC;
    vfifo_s2mm_bresp_err_intr : out STD_LOGIC;
    vfifo_s2mm_overrun_err_intr : out STD_LOGIC;
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_AR_WEIGHT_CH0 : integer;
  attribute C_AR_WEIGHT_CH0 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_AR_WEIGHT_CH1 : integer;
  attribute C_AR_WEIGHT_CH1 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_AR_WEIGHT_CH2 : integer;
  attribute C_AR_WEIGHT_CH2 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_AR_WEIGHT_CH3 : integer;
  attribute C_AR_WEIGHT_CH3 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_AR_WEIGHT_CH4 : integer;
  attribute C_AR_WEIGHT_CH4 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_AR_WEIGHT_CH5 : integer;
  attribute C_AR_WEIGHT_CH5 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_AR_WEIGHT_CH6 : integer;
  attribute C_AR_WEIGHT_CH6 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_AR_WEIGHT_CH7 : integer;
  attribute C_AR_WEIGHT_CH7 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 64;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 1;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 32;
  attribute C_AXI_BURST_SIZE : integer;
  attribute C_AXI_BURST_SIZE of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 512;
  attribute C_DEASSERT_TREADY : integer;
  attribute C_DEASSERT_TREADY of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 0;
  attribute C_DRAM_BASE_ADDR : string;
  attribute C_DRAM_BASE_ADDR of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is "80000000";
  attribute C_ENABLE_INTERRUPT : integer;
  attribute C_ENABLE_INTERRUPT of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is "virtex7";
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 1;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 1;
  attribute C_NUM_CHANNEL : integer;
  attribute C_NUM_CHANNEL of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 2;
  attribute C_NUM_PAGE_CH0 : integer;
  attribute C_NUM_PAGE_CH0 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 4096;
  attribute C_NUM_PAGE_CH1 : integer;
  attribute C_NUM_PAGE_CH1 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 4096;
  attribute C_NUM_PAGE_CH2 : integer;
  attribute C_NUM_PAGE_CH2 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_NUM_PAGE_CH3 : integer;
  attribute C_NUM_PAGE_CH3 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_NUM_PAGE_CH4 : integer;
  attribute C_NUM_PAGE_CH4 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_NUM_PAGE_CH5 : integer;
  attribute C_NUM_PAGE_CH5 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_NUM_PAGE_CH6 : integer;
  attribute C_NUM_PAGE_CH6 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_NUM_PAGE_CH7 : integer;
  attribute C_NUM_PAGE_CH7 of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 8;
  attribute C_S2MM_TXN_TIMEOUT_VAL : integer;
  attribute C_S2MM_TXN_TIMEOUT_VAL of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is 64;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 : entity is "axi_vfifo_ctrl_v2_0_9";
end axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9;

architecture STRUCTURE of axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_4\ : STD_LOGIC;
  signal \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_5\ : STD_LOGIC;
  signal \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_4\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_5\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_6\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_7\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_4\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_5\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_6\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_7\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_4\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_5\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_6\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_7\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_4\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_5\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_6\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_7\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_4\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_5\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_0\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_1\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_2\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_3\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_4\ : STD_LOGIC;
  signal \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_5\ : STD_LOGIC;
  signal \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0\ : STD_LOGIC;
  signal \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1\ : STD_LOGIC;
  signal \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_2\ : STD_LOGIC;
  signal \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3\ : STD_LOGIC;
  signal \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0\ : STD_LOGIC;
  signal \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1\ : STD_LOGIC;
  signal \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_2\ : STD_LOGIC;
  signal \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_3\ : STD_LOGIC;
  signal \gvfifo_top/argen_inst/ar_address_inc\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\ : STD_LOGIC;
  signal \gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i\ : STD_LOGIC;
  signal \gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn\ : STD_LOGIC;
  signal \gvfifo_top/argen_inst/ar_txn_inst/we_bcnt\ : STD_LOGIC;
  signal \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt\ : STD_LOGIC;
  signal \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt\ : STD_LOGIC;
  signal \gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gvfifo_top/argen_inst/sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gvfifo_top/argen_to_mctf_tvalid\ : STD_LOGIC;
  signal \gvfifo_top/awgen_to_mcpf_payload\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gvfifo_top/garb/mem_init_done\ : STD_LOGIC;
  signal \gvfifo_top/garb/rd_data_mm2s_gcnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gvfifo_top/garb/wr_addr_gcnt\ : STD_LOGIC;
  signal \gvfifo_top/garb/wr_addr_mm2s_cnt\ : STD_LOGIC;
  signal \gvfifo_top/garb/wr_data_gcnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gvfifo_top/garb/wr_data_mm2s_cnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gvfifo_top/mcdf_inst/WR_DATA\ : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i\ : STD_LOGIC_VECTOR ( 98 downto 65 );
  signal \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/rd_pntr_pf\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\ : STD_LOGIC;
  signal \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\ : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal \gvfifo_top/mcpf_inst/WR_DATA\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\ : STD_LOGIC;
  signal \gvfifo_top/mcpf_inst/p_0_in1_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\ : STD_LOGIC_VECTOR ( 30 downto 15 );
  signal \gvfifo_top/mctf_inst/WR_DATA\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\ : STD_LOGIC;
  signal \gvfifo_top/mctf_inst/p_0_in1_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gvfifo_top/mctf_to_argen_payload\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \gvfifo_top/s_axis_tid_arb_i\ : STD_LOGIC;
  signal \gvfifo_top/tid_fifo_dout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\ : STD_LOGIC;
  signal inst_vfifo_n_114 : STD_LOGIC;
  signal inst_vfifo_n_120 : STD_LOGIC;
  signal inst_vfifo_n_121 : STD_LOGIC;
  signal inst_vfifo_n_122 : STD_LOGIC;
  signal inst_vfifo_n_123 : STD_LOGIC;
  signal inst_vfifo_n_124 : STD_LOGIC;
  signal inst_vfifo_n_125 : STD_LOGIC;
  signal inst_vfifo_n_127 : STD_LOGIC;
  signal inst_vfifo_n_128 : STD_LOGIC;
  signal inst_vfifo_n_129 : STD_LOGIC;
  signal inst_vfifo_n_130 : STD_LOGIC;
  signal inst_vfifo_n_131 : STD_LOGIC;
  signal inst_vfifo_n_132 : STD_LOGIC;
  signal inst_vfifo_n_133 : STD_LOGIC;
  signal inst_vfifo_n_134 : STD_LOGIC;
  signal inst_vfifo_n_135 : STD_LOGIC;
  signal inst_vfifo_n_136 : STD_LOGIC;
  signal inst_vfifo_n_137 : STD_LOGIC;
  signal inst_vfifo_n_138 : STD_LOGIC;
  signal inst_vfifo_n_139 : STD_LOGIC;
  signal inst_vfifo_n_140 : STD_LOGIC;
  signal inst_vfifo_n_141 : STD_LOGIC;
  signal inst_vfifo_n_142 : STD_LOGIC;
  signal inst_vfifo_n_143 : STD_LOGIC;
  signal inst_vfifo_n_144 : STD_LOGIC;
  signal inst_vfifo_n_145 : STD_LOGIC;
  signal inst_vfifo_n_146 : STD_LOGIC;
  signal inst_vfifo_n_147 : STD_LOGIC;
  signal inst_vfifo_n_149 : STD_LOGIC;
  signal inst_vfifo_n_150 : STD_LOGIC;
  signal inst_vfifo_n_151 : STD_LOGIC;
  signal inst_vfifo_n_152 : STD_LOGIC;
  signal inst_vfifo_n_153 : STD_LOGIC;
  signal inst_vfifo_n_154 : STD_LOGIC;
  signal inst_vfifo_n_155 : STD_LOGIC;
  signal inst_vfifo_n_156 : STD_LOGIC;
  signal inst_vfifo_n_157 : STD_LOGIC;
  signal inst_vfifo_n_158 : STD_LOGIC;
  signal inst_vfifo_n_159 : STD_LOGIC;
  signal inst_vfifo_n_160 : STD_LOGIC;
  signal inst_vfifo_n_161 : STD_LOGIC;
  signal inst_vfifo_n_162 : STD_LOGIC;
  signal inst_vfifo_n_163 : STD_LOGIC;
  signal inst_vfifo_n_164 : STD_LOGIC;
  signal inst_vfifo_n_165 : STD_LOGIC;
  signal inst_vfifo_n_166 : STD_LOGIC;
  signal inst_vfifo_n_167 : STD_LOGIC;
  signal inst_vfifo_n_168 : STD_LOGIC;
  signal inst_vfifo_n_169 : STD_LOGIC;
  signal inst_vfifo_n_170 : STD_LOGIC;
  signal inst_vfifo_n_171 : STD_LOGIC;
  signal inst_vfifo_n_172 : STD_LOGIC;
  signal inst_vfifo_n_173 : STD_LOGIC;
  signal inst_vfifo_n_174 : STD_LOGIC;
  signal inst_vfifo_n_175 : STD_LOGIC;
  signal inst_vfifo_n_176 : STD_LOGIC;
  signal inst_vfifo_n_177 : STD_LOGIC;
  signal inst_vfifo_n_178 : STD_LOGIC;
  signal inst_vfifo_n_179 : STD_LOGIC;
  signal inst_vfifo_n_180 : STD_LOGIC;
  signal inst_vfifo_n_181 : STD_LOGIC;
  signal inst_vfifo_n_182 : STD_LOGIC;
  signal inst_vfifo_n_183 : STD_LOGIC;
  signal inst_vfifo_n_184 : STD_LOGIC;
  signal inst_vfifo_n_185 : STD_LOGIC;
  signal inst_vfifo_n_186 : STD_LOGIC;
  signal inst_vfifo_n_189 : STD_LOGIC;
  signal inst_vfifo_n_190 : STD_LOGIC;
  signal inst_vfifo_n_191 : STD_LOGIC;
  signal inst_vfifo_n_192 : STD_LOGIC;
  signal inst_vfifo_n_193 : STD_LOGIC;
  signal inst_vfifo_n_194 : STD_LOGIC;
  signal inst_vfifo_n_195 : STD_LOGIC;
  signal inst_vfifo_n_196 : STD_LOGIC;
  signal inst_vfifo_n_197 : STD_LOGIC;
  signal inst_vfifo_n_198 : STD_LOGIC;
  signal inst_vfifo_n_199 : STD_LOGIC;
  signal inst_vfifo_n_200 : STD_LOGIC;
  signal inst_vfifo_n_201 : STD_LOGIC;
  signal inst_vfifo_n_202 : STD_LOGIC;
  signal inst_vfifo_n_203 : STD_LOGIC;
  signal inst_vfifo_n_204 : STD_LOGIC;
  signal inst_vfifo_n_208 : STD_LOGIC;
  signal inst_vfifo_n_209 : STD_LOGIC;
  signal inst_vfifo_n_210 : STD_LOGIC;
  signal inst_vfifo_n_211 : STD_LOGIC;
  signal inst_vfifo_n_212 : STD_LOGIC;
  signal inst_vfifo_n_213 : STD_LOGIC;
  signal inst_vfifo_n_214 : STD_LOGIC;
  signal inst_vfifo_n_215 : STD_LOGIC;
  signal inst_vfifo_n_216 : STD_LOGIC;
  signal inst_vfifo_n_217 : STD_LOGIC;
  signal inst_vfifo_n_218 : STD_LOGIC;
  signal inst_vfifo_n_219 : STD_LOGIC;
  signal inst_vfifo_n_220 : STD_LOGIC;
  signal inst_vfifo_n_221 : STD_LOGIC;
  signal inst_vfifo_n_222 : STD_LOGIC;
  signal inst_vfifo_n_223 : STD_LOGIC;
  signal inst_vfifo_n_224 : STD_LOGIC;
  signal inst_vfifo_n_225 : STD_LOGIC;
  signal inst_vfifo_n_226 : STD_LOGIC;
  signal inst_vfifo_n_227 : STD_LOGIC;
  signal inst_vfifo_n_228 : STD_LOGIC;
  signal inst_vfifo_n_229 : STD_LOGIC;
  signal inst_vfifo_n_230 : STD_LOGIC;
  signal inst_vfifo_n_233 : STD_LOGIC;
  signal inst_vfifo_n_234 : STD_LOGIC;
  signal inst_vfifo_n_235 : STD_LOGIC;
  signal inst_vfifo_n_236 : STD_LOGIC;
  signal inst_vfifo_n_237 : STD_LOGIC;
  signal inst_vfifo_n_238 : STD_LOGIC;
  signal inst_vfifo_n_239 : STD_LOGIC;
  signal inst_vfifo_n_240 : STD_LOGIC;
  signal inst_vfifo_n_241 : STD_LOGIC;
  signal inst_vfifo_n_242 : STD_LOGIC;
  signal inst_vfifo_n_243 : STD_LOGIC;
  signal inst_vfifo_n_244 : STD_LOGIC;
  signal inst_vfifo_n_245 : STD_LOGIC;
  signal inst_vfifo_n_246 : STD_LOGIC;
  signal inst_vfifo_n_247 : STD_LOGIC;
  signal inst_vfifo_n_248 : STD_LOGIC;
  signal inst_vfifo_n_254 : STD_LOGIC;
  signal inst_vfifo_n_255 : STD_LOGIC;
  signal inst_vfifo_n_256 : STD_LOGIC;
  signal inst_vfifo_n_257 : STD_LOGIC;
  signal inst_vfifo_n_258 : STD_LOGIC;
  signal inst_vfifo_n_259 : STD_LOGIC;
  signal inst_vfifo_n_260 : STD_LOGIC;
  signal inst_vfifo_n_261 : STD_LOGIC;
  signal inst_vfifo_n_262 : STD_LOGIC;
  signal inst_vfifo_n_263 : STD_LOGIC;
  signal inst_vfifo_n_264 : STD_LOGIC;
  signal inst_vfifo_n_265 : STD_LOGIC;
  signal inst_vfifo_n_266 : STD_LOGIC;
  signal inst_vfifo_n_267 : STD_LOGIC;
  signal inst_vfifo_n_268 : STD_LOGIC;
  signal inst_vfifo_n_269 : STD_LOGIC;
  signal inst_vfifo_n_270 : STD_LOGIC;
  signal inst_vfifo_n_271 : STD_LOGIC;
  signal inst_vfifo_n_272 : STD_LOGIC;
  signal inst_vfifo_n_273 : STD_LOGIC;
  signal inst_vfifo_n_274 : STD_LOGIC;
  signal inst_vfifo_n_275 : STD_LOGIC;
  signal inst_vfifo_n_276 : STD_LOGIC;
  signal inst_vfifo_n_280 : STD_LOGIC;
  signal inst_vfifo_n_281 : STD_LOGIC;
  signal inst_vfifo_n_282 : STD_LOGIC;
  signal inst_vfifo_n_283 : STD_LOGIC;
  signal inst_vfifo_n_284 : STD_LOGIC;
  signal inst_vfifo_n_285 : STD_LOGIC;
  signal inst_vfifo_n_286 : STD_LOGIC;
  signal inst_vfifo_n_287 : STD_LOGIC;
  signal inst_vfifo_n_288 : STD_LOGIC;
  signal inst_vfifo_n_289 : STD_LOGIC;
  signal inst_vfifo_n_290 : STD_LOGIC;
  signal inst_vfifo_n_291 : STD_LOGIC;
  signal inst_vfifo_n_292 : STD_LOGIC;
  signal inst_vfifo_n_293 : STD_LOGIC;
  signal inst_vfifo_n_294 : STD_LOGIC;
  signal inst_vfifo_n_295 : STD_LOGIC;
  signal inst_vfifo_n_296 : STD_LOGIC;
  signal inst_vfifo_n_297 : STD_LOGIC;
  signal inst_vfifo_n_298 : STD_LOGIC;
  signal inst_vfifo_n_299 : STD_LOGIC;
  signal inst_vfifo_n_300 : STD_LOGIC;
  signal inst_vfifo_n_301 : STD_LOGIC;
  signal inst_vfifo_n_302 : STD_LOGIC;
  signal inst_vfifo_n_303 : STD_LOGIC;
  signal inst_vfifo_n_304 : STD_LOGIC;
  signal inst_vfifo_n_305 : STD_LOGIC;
  signal inst_vfifo_n_306 : STD_LOGIC;
  signal inst_vfifo_n_307 : STD_LOGIC;
  signal inst_vfifo_n_308 : STD_LOGIC;
  signal inst_vfifo_n_345 : STD_LOGIC;
  signal inst_vfifo_n_346 : STD_LOGIC;
  signal inst_vfifo_n_347 : STD_LOGIC;
  signal inst_vfifo_n_348 : STD_LOGIC;
  signal inst_vfifo_n_349 : STD_LOGIC;
  signal inst_vfifo_n_350 : STD_LOGIC;
  signal inst_vfifo_n_351 : STD_LOGIC;
  signal inst_vfifo_n_352 : STD_LOGIC;
  signal inst_vfifo_n_353 : STD_LOGIC;
  signal inst_vfifo_n_354 : STD_LOGIC;
  signal inst_vfifo_n_355 : STD_LOGIC;
  signal inst_vfifo_n_356 : STD_LOGIC;
  signal inst_vfifo_n_357 : STD_LOGIC;
  signal inst_vfifo_n_358 : STD_LOGIC;
  signal inst_vfifo_n_359 : STD_LOGIC;
  signal inst_vfifo_n_360 : STD_LOGIC;
  signal inst_vfifo_n_376 : STD_LOGIC;
  signal inst_vfifo_n_377 : STD_LOGIC;
  signal inst_vfifo_n_378 : STD_LOGIC;
  signal inst_vfifo_n_379 : STD_LOGIC;
  signal m_axi_araddr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_arid_i : STD_LOGIC;
  signal m_axi_arlen_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axi_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axis_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_7\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_5\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\ : STD_LOGIC;
  signal \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\ : STD_LOGIC;
  signal \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_10__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_10_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_11__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_12_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_12_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_12_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_13__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_13__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_13_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_14__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_14__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_16__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_16_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_17__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_17__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_17_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_18__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_18__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_18_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_19__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_19__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_1__4_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_20__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_20__2_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_21_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_21_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_21_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_21_n_3 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_22_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_23_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_24_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_25_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_27_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_28_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_29_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_30_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_31_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_4_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_4_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_5__3_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_5_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_5_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_5_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_5_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_7__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_0_i_7_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_8__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_0_i_9__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_3_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_3_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_10__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_10_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_11_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_12_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_13_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_15_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_16_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_17_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_18_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_5__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_6__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_10__2_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_12_15_i_10_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_6__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_7__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_8__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_12_15_i_8_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_9__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_9__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_15_i_9__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_12_15_i_9_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_10__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_10_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_11__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_11_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_8__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_8_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_12_17_i_9__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_9_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_10__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_10_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_11__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_11_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_12__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_12_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_13__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_13_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_14__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_15__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_15_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_16__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_16_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_18_23_i_9__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_9_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_10__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_10_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_11__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_11_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_12__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_8_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_9__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_9_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_30_31_i_1__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_30_31_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_30_31_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_30_31_i_4__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_30_31_i_4_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_10_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_11_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_12__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_12_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_13__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_13_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_14__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_15__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_15_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_16__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_16_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_0 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_9_n_0 : STD_LOGIC;
  signal \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_0\ : STD_LOGIC;
  signal \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_1\ : STD_LOGIC;
  signal \NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_0_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_0_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_0_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_1_0_0_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_1_0_0_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_1_0_0_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_1_0_0_i_4__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_1_0_0_i_4__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_0_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_1_0_0_i_5__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_1_0_0_i_5__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_1_0_0_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_1_0_0_i_8__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOD_UNCONNECTED\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \garb/sdpram_gcnt/ram_reg_0_1_0_3\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3\ : label is "";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29\ : label is "";
  attribute XILINX_LEGACY_PRIM of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute XILINX_LEGACY_PRIM of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute XILINX_LEGACY_PRIM of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute XILINX_LEGACY_PRIM of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute XILINX_LEGACY_PRIM of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1\ : label is "";
begin
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const1>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const1>\;
  m_axi_arsize(0) <= \<const1>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_awburst\(0);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1 downto 0) <= \^m_axi_awsize\(1 downto 0);
  m_axi_awuser(0) <= \<const0>\;
  m_axi_wstrb(7) <= \<const1>\;
  m_axi_wstrb(6) <= \<const1>\;
  m_axi_wstrb(5) <= \<const1>\;
  m_axi_wstrb(4) <= \<const1>\;
  m_axi_wstrb(3) <= \<const1>\;
  m_axi_wstrb(2) <= \<const1>\;
  m_axi_wstrb(1) <= \<const1>\;
  m_axi_wstrb(0) <= \<const1>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axis_tdest(0) <= \^m_axis_tdest\(0);
  m_axis_tstrb(7) <= \<const1>\;
  m_axis_tstrb(6) <= \<const1>\;
  m_axis_tstrb(5) <= \<const1>\;
  m_axis_tstrb(4) <= \<const1>\;
  m_axis_tstrb(3) <= \<const1>\;
  m_axis_tstrb(2) <= \<const1>\;
  m_axis_tstrb(1) <= \<const1>\;
  m_axis_tstrb(0) <= \<const1>\;
  vfifo_mm2s_rresp_err_intr <= \<const0>\;
  vfifo_s2mm_bresp_err_intr <= \<const0>\;
  vfifo_s2mm_overrun_err_intr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out\(3 downto 0),
      DIA(1) => \gvfifo_top/mctf_to_argen_payload\(1),
      DIA(0) => m_axi_arid_i,
      DIB(1 downto 0) => \gvfifo_top/mctf_to_argen_payload\(3 downto 2),
      DIC(1 downto 0) => \gvfifo_top/mctf_to_argen_payload\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_0\,
      DOA(0) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_1\,
      DOB(1) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_2\,
      DOB(0) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3\,
      DOC(1) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_4\,
      DOC(0) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_5\,
      DOD(1 downto 0) => \NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\
    );
\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => \gvfifo_top/mctf_to_argen_payload\(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOA_UNCONNECTED\(1),
      DOA(0) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_n_1\,
      DOB(1 downto 0) => \NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_0\,
      CO(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_0\,
      CO(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_1\,
      CO(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_2\,
      CO(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_4\,
      O(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_5\,
      O(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_6\,
      O(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_15__3_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_16__3_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_17__3_n_0\,
      S(0) => ram_reg_0_1_0_5_i_18_n_0
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_axi_araddr_i(3),
      I1 => m_axi_arlen_i(0),
      O => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_0\,
      CO(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_1\,
      CO(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_2\,
      CO(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => m_axi_araddr_i(6 downto 3),
      O(3 downto 0) => \gvfifo_top/argen_inst/ar_address_inc\(3 downto 0),
      S(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_0\,
      S(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8_n_0\,
      S(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0_n_0\,
      S(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_axi_araddr_i(6),
      I1 => m_axi_arlen_i(3),
      O => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_axi_araddr_i(5),
      I1 => m_axi_arlen_i(2),
      O => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_0\,
      CO(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_1\,
      CO(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_2\,
      CO(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gvfifo_top/argen_inst/sdpo_int\(0),
      O(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_4\,
      O(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_5\,
      O(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_6\,
      O(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_11__3_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_12__3_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_13__3_n_0\,
      S(0) => ram_reg_0_1_0_5_i_14_n_0
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_axi_araddr_i(4),
      I1 => m_axi_arlen_i(1),
      O => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(3) => \NLW_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED\(3),
      CO(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_1\,
      CO(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_2\,
      CO(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_4\,
      O(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_5\,
      O(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_6\,
      O(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_7\,
      S(3) => \ram_reg_0_1_12_15_i_6__3_n_0\,
      S(2) => \ram_reg_0_1_12_15_i_7__3_n_0\,
      S(1) => \ram_reg_0_1_12_15_i_8__3_n_0\,
      S(0) => \ram_reg_0_1_12_15_i_9__3_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_0\,
      CO(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_0\,
      CO(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_1\,
      CO(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_2\,
      CO(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gvfifo_top/argen_inst/ar_address_inc\(15 downto 12),
      S(3) => \ram_reg_0_1_12_17_i_8__1_n_0\,
      S(2) => \ram_reg_0_1_12_17_i_9__1_n_0\,
      S(1) => \ram_reg_0_1_12_17_i_10__1_n_0\,
      S(0) => \ram_reg_0_1_12_17_i_11__1_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_0\,
      CO(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_0\,
      CO(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_1\,
      CO(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_2\,
      CO(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gvfifo_top/argen_inst/ar_address_inc\(19 downto 16),
      S(3) => \ram_reg_0_1_18_23_i_9__1_n_0\,
      S(2) => \ram_reg_0_1_18_23_i_10__1_n_0\,
      S(1) => \ram_reg_0_1_18_23_i_11__1_n_0\,
      S(0) => \ram_reg_0_1_18_23_i_12__1_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_0\,
      CO(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_0\,
      CO(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_1\,
      CO(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_2\,
      CO(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gvfifo_top/argen_inst/ar_address_inc\(23 downto 20),
      S(3) => \ram_reg_0_1_18_23_i_13__1_n_0\,
      S(2) => \ram_reg_0_1_18_23_i_14__1_n_0\,
      S(1) => \ram_reg_0_1_18_23_i_15__1_n_0\,
      S(0) => \ram_reg_0_1_18_23_i_16__1_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_0\,
      CO(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_0\,
      CO(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_1\,
      CO(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_2\,
      CO(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gvfifo_top/argen_inst/ar_address_inc\(27 downto 24),
      S(3) => ram_reg_0_1_24_29_i_8_n_0,
      S(2) => \ram_reg_0_1_24_29_i_9__1_n_0\,
      S(1) => \ram_reg_0_1_24_29_i_10__1_n_0\,
      S(0) => \ram_reg_0_1_24_29_i_11__1_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_0\,
      CO(3 downto 0) => \NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \gvfifo_top/argen_inst/ar_address_inc\(28),
      S(3 downto 1) => B"000",
      S(0) => \ram_reg_0_1_30_31_i_4__1_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_axi_araddr_i(9),
      I1 => m_axi_arlen_i(6),
      O => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_axi_araddr_i(8),
      I1 => m_axi_arlen_i(5),
      O => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_axi_araddr_i(7),
      I1 => m_axi_arlen_i(4),
      O => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_0\,
      CO(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_1\,
      CO(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_2\,
      CO(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_4\,
      O(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_5\,
      O(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_6\,
      O(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_7\,
      S(3) => \ram_reg_0_1_6_11_i_8__3_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__5_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__5_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__5_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_0\,
      CO(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_0\,
      CO(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_1\,
      CO(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_2\,
      CO(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => m_axi_araddr_i(10 downto 7),
      O(3 downto 0) => \gvfifo_top/argen_inst/ar_address_inc\(7 downto 4),
      S(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9_n_0\,
      S(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10_n_0\,
      S(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11_n_0\,
      S(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_0\,
      CO(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_0\,
      CO(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_1\,
      CO(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_2\,
      CO(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gvfifo_top/argen_inst/ar_address_inc\(11 downto 8),
      S(3) => \ram_reg_0_1_6_11_i_13__1_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_14__1_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_15__1_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_16__1_n_0\
    );
\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_axi_araddr_i(10),
      I1 => m_axi_arlen_i(7),
      O => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9_n_0\
    );
\argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => m_axi_arid_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => m_axi_arid_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => m_axi_arid_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i\,
      DIA(1 downto 0) => B"00",
      DIB(1) => inst_vfifo_n_308,
      DIB(0) => '0',
      DIC(1) => inst_vfifo_n_306,
      DIC(0) => inst_vfifo_n_307,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_axi_araddr_i(1 downto 0),
      DOB(1 downto 0) => m_axi_araddr_i(3 downto 2),
      DOC(1 downto 0) => m_axi_araddr_i(5 downto 4),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn\
    );
\argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => m_axi_arid_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => m_axi_arid_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => m_axi_arid_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i\,
      DIA(1) => inst_vfifo_n_298,
      DIA(0) => inst_vfifo_n_299,
      DIB(1) => inst_vfifo_n_296,
      DIB(0) => inst_vfifo_n_297,
      DIC(1) => inst_vfifo_n_294,
      DIC(0) => inst_vfifo_n_295,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_axi_araddr_i(13 downto 12),
      DOB(1 downto 0) => m_axi_araddr_i(15 downto 14),
      DOC(1 downto 0) => m_axi_araddr_i(17 downto 16),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn\
    );
\argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => m_axi_arid_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => m_axi_arid_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => m_axi_arid_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i\,
      DIA(1) => inst_vfifo_n_292,
      DIA(0) => inst_vfifo_n_293,
      DIB(1) => inst_vfifo_n_290,
      DIB(0) => inst_vfifo_n_291,
      DIC(1) => inst_vfifo_n_288,
      DIC(0) => inst_vfifo_n_289,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_axi_araddr_i(19 downto 18),
      DOB(1 downto 0) => m_axi_araddr_i(21 downto 20),
      DOC(1 downto 0) => m_axi_araddr_i(23 downto 22),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn\
    );
\argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => m_axi_arid_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => m_axi_arid_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => m_axi_arid_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i\,
      DIA(1) => inst_vfifo_n_286,
      DIA(0) => inst_vfifo_n_287,
      DIB(1) => inst_vfifo_n_284,
      DIB(0) => inst_vfifo_n_285,
      DIC(1) => inst_vfifo_n_282,
      DIC(0) => inst_vfifo_n_283,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_axi_araddr_i(25 downto 24),
      DOB(1 downto 0) => m_axi_araddr_i(27 downto 26),
      DOC(1 downto 0) => m_axi_araddr_i(29 downto 28),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn\
    );
\argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => m_axi_arid_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => m_axi_arid_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => m_axi_arid_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i\,
      DIA(1) => inst_vfifo_n_280,
      DIA(0) => inst_vfifo_n_281,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_axi_araddr_i(31 downto 30),
      DOB(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn\
    );
\argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => m_axi_arid_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => m_axi_arid_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => m_axi_arid_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i\,
      DIA(1) => inst_vfifo_n_304,
      DIA(0) => inst_vfifo_n_305,
      DIB(1) => inst_vfifo_n_302,
      DIB(0) => inst_vfifo_n_303,
      DIC(1) => inst_vfifo_n_300,
      DIC(0) => inst_vfifo_n_301,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_axi_araddr_i(7 downto 6),
      DOB(1 downto 0) => m_axi_araddr_i(9 downto 8),
      DOC(1 downto 0) => m_axi_araddr_i(11 downto 10),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn\
    );
\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt\,
      DIA(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt\(1 downto 0),
      DIB(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt\(3 downto 2),
      DIC(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_0\,
      DOA(0) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_1\,
      DOB(1) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_2\,
      DOB(0) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_3\,
      DOC(1) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_4\,
      DOC(0) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_5\,
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => inst_vfifo_n_378
    );
\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt\,
      DIA(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt\(13 downto 12),
      DIB(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt\(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_0\,
      DOA(0) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_1\,
      DOB(1) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_2\,
      DOB(0) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_3\,
      DOC(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => inst_vfifo_n_378
    );
\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt\,
      DIA(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt\(7 downto 6),
      DIB(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt\(9 downto 8),
      DIC(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_0\,
      DOA(0) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_1\,
      DOB(1) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_2\,
      DOB(0) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_3\,
      DOC(1) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_4\,
      DOC(0) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_5\,
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => inst_vfifo_n_378
    );
\argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/tid_fifo_dout\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/tid_fifo_dout\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/tid_fifo_dout\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt\,
      DIA(1) => inst_vfifo_n_359,
      DIA(0) => inst_vfifo_n_360,
      DIB(1) => inst_vfifo_n_357,
      DIB(0) => inst_vfifo_n_358,
      DIC(1) => inst_vfifo_n_355,
      DIC(0) => inst_vfifo_n_356,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/argen_inst/sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \gvfifo_top/argen_inst/sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \gvfifo_top/argen_inst/sdpo_int\(5 downto 4),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_bcnt\
    );
\argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/tid_fifo_dout\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/tid_fifo_dout\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/tid_fifo_dout\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt\,
      DIA(1) => inst_vfifo_n_347,
      DIA(0) => inst_vfifo_n_348,
      DIB(1) => inst_vfifo_n_345,
      DIB(0) => inst_vfifo_n_346,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/argen_inst/sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \gvfifo_top/argen_inst/sdpo_int\(15 downto 14),
      DOC(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_bcnt\
    );
\argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/tid_fifo_dout\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/tid_fifo_dout\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/tid_fifo_dout\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt\,
      DIA(1) => inst_vfifo_n_353,
      DIA(0) => inst_vfifo_n_354,
      DIB(1) => inst_vfifo_n_351,
      DIB(0) => inst_vfifo_n_352,
      DIC(1) => inst_vfifo_n_349,
      DIC(0) => inst_vfifo_n_350,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/argen_inst/sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \gvfifo_top/argen_inst/sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \gvfifo_top/argen_inst/sdpo_int\(11 downto 10),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_bcnt\
    );
\argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt\,
      DIA(1) => inst_vfifo_n_359,
      DIA(0) => inst_vfifo_n_360,
      DIB(1) => inst_vfifo_n_357,
      DIB(0) => inst_vfifo_n_358,
      DIC(1) => inst_vfifo_n_355,
      DIC(0) => inst_vfifo_n_356,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb\(1 downto 0),
      DOB(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb\(3 downto 2),
      DOC(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb\(5 downto 4),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_bcnt\
    );
\argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt\,
      DIA(1) => inst_vfifo_n_347,
      DIA(0) => inst_vfifo_n_348,
      DIB(1) => inst_vfifo_n_345,
      DIB(0) => inst_vfifo_n_346,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb\(13 downto 12),
      DOB(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb\(15 downto 14),
      DOC(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_bcnt\
    );
\argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt\,
      DIA(1) => inst_vfifo_n_353,
      DIA(0) => inst_vfifo_n_354,
      DIB(1) => inst_vfifo_n_351,
      DIB(0) => inst_vfifo_n_352,
      DIC(1) => inst_vfifo_n_349,
      DIC(0) => inst_vfifo_n_350,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb\(7 downto 6),
      DOB(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb\(9 downto 8),
      DOC(1 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb\(11 downto 10),
      DOD(1 downto 0) => \NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/argen_inst/ar_txn_inst/we_bcnt\
    );
\garb/sdpram_gcnt/ram_reg_0_1_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/s_axis_tid_arb_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/garb/wr_addr_gcnt\,
      DIA(1 downto 0) => \gvfifo_top/garb/wr_data_gcnt\(1 downto 0),
      DIB(1) => \gvfifo_top/garb/wr_data_gcnt\(3),
      DIB(0) => \ram_reg_0_1_0_3_i_5__0_n_0\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0\,
      DOA(0) => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1\,
      DOB(1) => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_2\,
      DOB(0) => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3\,
      DOC(1 downto 0) => \NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => inst_vfifo_n_379
    );
\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^m_axis_tdest\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^m_axis_tdest\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^m_axis_tdest\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/garb/wr_addr_mm2s_cnt\,
      DIA(1) => \ram_reg_0_1_0_3_i_2__0_n_0\,
      DIA(0) => \gvfifo_top/garb/wr_data_mm2s_cnt\(0),
      DIB(1) => \gvfifo_top/garb/wr_data_mm2s_cnt\(3),
      DIB(0) => inst_vfifo_n_114,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0\,
      DOA(0) => \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1\,
      DOB(1) => \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_2\,
      DOB(0) => \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_3\,
      DOC(1 downto 0) => \NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => inst_vfifo_n_376
    );
\garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^m_axis_tdest\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^m_axis_tdest\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^m_axis_tdest\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/garb/wr_addr_gcnt\,
      DIA(1 downto 0) => \gvfifo_top/garb/wr_data_gcnt\(1 downto 0),
      DIB(1) => \gvfifo_top/garb/wr_data_gcnt\(3),
      DIB(0) => \ram_reg_0_1_0_3_i_5__0_n_0\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/garb/rd_data_mm2s_gcnt\(1 downto 0),
      DOB(1 downto 0) => \gvfifo_top/garb/rd_data_mm2s_gcnt\(3 downto 2),
      DOC(1 downto 0) => \NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => inst_vfifo_n_379
    );
inst_vfifo: entity work.axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_synth
     port map (
      ADDRD(0) => \gvfifo_top/garb/wr_addr_gcnt\,
      CO(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i\(98),
      D(1) => \gvfifo_top/awgen_to_mcpf_payload\(2),
      D(0) => \gvfifo_top/awgen_to_mcpf_payload\(0),
      DI(0) => inst_vfifo_n_186,
      DIA(0) => \gvfifo_top/garb/wr_data_mm2s_cnt\(0),
      DIB(1) => \gvfifo_top/garb/wr_data_mm2s_cnt\(3),
      DIB(0) => inst_vfifo_n_114,
      DOA(1) => \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0\,
      DOA(0) => \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1\,
      DOB(1) => \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_2\,
      DOB(0) => \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_3\,
      E(0) => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\,
      I126(8) => m_axi_arid_i,
      I126(7 downto 0) => m_axi_arlen_i(7 downto 0),
      Q(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      Q_reg(0) => \gvfifo_top/garb/wr_addr_mm2s_cnt\,
      Q_reg_0(1 downto 0) => \gvfifo_top/garb/wr_data_gcnt\(1 downto 0),
      Q_reg_1(15 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt\(15 downto 0),
      Q_reg_2(15) => inst_vfifo_n_345,
      Q_reg_2(14) => inst_vfifo_n_346,
      Q_reg_2(13) => inst_vfifo_n_347,
      Q_reg_2(12) => inst_vfifo_n_348,
      Q_reg_2(11) => inst_vfifo_n_349,
      Q_reg_2(10) => inst_vfifo_n_350,
      Q_reg_2(9) => inst_vfifo_n_351,
      Q_reg_2(8) => inst_vfifo_n_352,
      Q_reg_2(7) => inst_vfifo_n_353,
      Q_reg_2(6) => inst_vfifo_n_354,
      Q_reg_2(5) => inst_vfifo_n_355,
      Q_reg_2(4) => inst_vfifo_n_356,
      Q_reg_2(3) => inst_vfifo_n_357,
      Q_reg_2(2) => inst_vfifo_n_358,
      Q_reg_2(1) => inst_vfifo_n_359,
      Q_reg_2(0) => inst_vfifo_n_360,
      Q_reg_3 => inst_vfifo_n_376,
      Q_reg_4 => inst_vfifo_n_379,
      S(0) => inst_vfifo_n_177,
      WR_DATA(27) => inst_vfifo_n_120,
      WR_DATA(26) => inst_vfifo_n_121,
      WR_DATA(25) => inst_vfifo_n_122,
      WR_DATA(24) => inst_vfifo_n_123,
      WR_DATA(23) => inst_vfifo_n_124,
      WR_DATA(22) => inst_vfifo_n_125,
      WR_DATA(21) => \gvfifo_top/mcdf_inst/WR_DATA\(24),
      WR_DATA(20) => inst_vfifo_n_127,
      WR_DATA(19) => inst_vfifo_n_128,
      WR_DATA(18) => inst_vfifo_n_129,
      WR_DATA(17) => inst_vfifo_n_130,
      WR_DATA(16) => inst_vfifo_n_131,
      WR_DATA(15) => inst_vfifo_n_132,
      WR_DATA(14) => inst_vfifo_n_133,
      WR_DATA(13) => inst_vfifo_n_134,
      WR_DATA(12) => inst_vfifo_n_135,
      WR_DATA(11) => inst_vfifo_n_136,
      WR_DATA(10) => inst_vfifo_n_137,
      WR_DATA(9) => inst_vfifo_n_138,
      WR_DATA(8) => inst_vfifo_n_139,
      WR_DATA(7) => inst_vfifo_n_140,
      WR_DATA(6) => inst_vfifo_n_141,
      WR_DATA(5) => inst_vfifo_n_142,
      WR_DATA(4) => inst_vfifo_n_143,
      WR_DATA(3) => inst_vfifo_n_144,
      WR_DATA(2) => inst_vfifo_n_145,
      WR_DATA(1) => inst_vfifo_n_146,
      WR_DATA(0) => inst_vfifo_n_147,
      aclk => aclk,
      \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0\(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ar_address_inc(28 downto 0) => \gvfifo_top/argen_inst/ar_address_inc\(28 downto 0),
      aresetn => aresetn,
      argen_to_mctf_tvalid => \gvfifo_top/argen_to_mctf_tvalid\,
      \aw_id_r_reg[0]\ => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_0\,
      \gcc0.gc0.count_d1_reg[5]\(0) => \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]\ => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_0\ => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_1\ => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_10\(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      \gfwd_mode.storage_data1_reg[0]_11\(15) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_11\(14) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_11\(13) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6\,
      \gfwd_mode.storage_data1_reg[0]_11\(12) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7\,
      \gfwd_mode.storage_data1_reg[0]_11\(11) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4\,
      \gfwd_mode.storage_data1_reg[0]_11\(10) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5\,
      \gfwd_mode.storage_data1_reg[0]_11\(9) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6\,
      \gfwd_mode.storage_data1_reg[0]_11\(8) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7\,
      \gfwd_mode.storage_data1_reg[0]_11\(7) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4\,
      \gfwd_mode.storage_data1_reg[0]_11\(6) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5\,
      \gfwd_mode.storage_data1_reg[0]_11\(5) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6\,
      \gfwd_mode.storage_data1_reg[0]_11\(4) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7\,
      \gfwd_mode.storage_data1_reg[0]_11\(3) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4\,
      \gfwd_mode.storage_data1_reg[0]_11\(2) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5\,
      \gfwd_mode.storage_data1_reg[0]_11\(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6\,
      \gfwd_mode.storage_data1_reg[0]_11\(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7\,
      \gfwd_mode.storage_data1_reg[0]_12\(15) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2\,
      \gfwd_mode.storage_data1_reg[0]_12\(14) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\,
      \gfwd_mode.storage_data1_reg[0]_12\(13) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0\,
      \gfwd_mode.storage_data1_reg[0]_12\(12) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1\,
      \gfwd_mode.storage_data1_reg[0]_12\(11) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      \gfwd_mode.storage_data1_reg[0]_12\(10) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      \gfwd_mode.storage_data1_reg[0]_12\(9) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      \gfwd_mode.storage_data1_reg[0]_12\(8) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      \gfwd_mode.storage_data1_reg[0]_12\(7) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      \gfwd_mode.storage_data1_reg[0]_12\(6) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      \gfwd_mode.storage_data1_reg[0]_12\(5) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_12\(4) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_12\(3) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      \gfwd_mode.storage_data1_reg[0]_12\(2) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\,
      \gfwd_mode.storage_data1_reg[0]_12\(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\,
      \gfwd_mode.storage_data1_reg[0]_12\(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      \gfwd_mode.storage_data1_reg[0]_13\(15 downto 0) => \gvfifo_top/mcpf_inst/p_0_in1_in\(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]_14\(15 downto 0) => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(28 downto 13),
      \gfwd_mode.storage_data1_reg[0]_15\(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      \gfwd_mode.storage_data1_reg[0]_16\(15) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_16\(14) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_16\(13) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6\,
      \gfwd_mode.storage_data1_reg[0]_16\(12) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7\,
      \gfwd_mode.storage_data1_reg[0]_16\(11) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4\,
      \gfwd_mode.storage_data1_reg[0]_16\(10) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5\,
      \gfwd_mode.storage_data1_reg[0]_16\(9) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6\,
      \gfwd_mode.storage_data1_reg[0]_16\(8) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7\,
      \gfwd_mode.storage_data1_reg[0]_16\(7) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4\,
      \gfwd_mode.storage_data1_reg[0]_16\(6) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5\,
      \gfwd_mode.storage_data1_reg[0]_16\(5) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6\,
      \gfwd_mode.storage_data1_reg[0]_16\(4) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7\,
      \gfwd_mode.storage_data1_reg[0]_16\(3) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4\,
      \gfwd_mode.storage_data1_reg[0]_16\(2) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5\,
      \gfwd_mode.storage_data1_reg[0]_16\(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6\,
      \gfwd_mode.storage_data1_reg[0]_16\(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7\,
      \gfwd_mode.storage_data1_reg[0]_17\(15) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2\,
      \gfwd_mode.storage_data1_reg[0]_17\(14) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\,
      \gfwd_mode.storage_data1_reg[0]_17\(13) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0\,
      \gfwd_mode.storage_data1_reg[0]_17\(12) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1\,
      \gfwd_mode.storage_data1_reg[0]_17\(11) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      \gfwd_mode.storage_data1_reg[0]_17\(10) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      \gfwd_mode.storage_data1_reg[0]_17\(9) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      \gfwd_mode.storage_data1_reg[0]_17\(8) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      \gfwd_mode.storage_data1_reg[0]_17\(7) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      \gfwd_mode.storage_data1_reg[0]_17\(6) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      \gfwd_mode.storage_data1_reg[0]_17\(5) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_17\(4) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_17\(3) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      \gfwd_mode.storage_data1_reg[0]_17\(2) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\,
      \gfwd_mode.storage_data1_reg[0]_17\(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\,
      \gfwd_mode.storage_data1_reg[0]_17\(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      \gfwd_mode.storage_data1_reg[0]_18\(12 downto 0) => \gvfifo_top/mcdf_inst/rd_pntr_pf\(12 downto 0),
      \gfwd_mode.storage_data1_reg[0]_19\(31) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_0\,
      \gfwd_mode.storage_data1_reg[0]_19\(30) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_1\,
      \gfwd_mode.storage_data1_reg[0]_19\(29) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_4\,
      \gfwd_mode.storage_data1_reg[0]_19\(28) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_5\,
      \gfwd_mode.storage_data1_reg[0]_19\(27) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_2\,
      \gfwd_mode.storage_data1_reg[0]_19\(26) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_3\,
      \gfwd_mode.storage_data1_reg[0]_19\(25) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_0\,
      \gfwd_mode.storage_data1_reg[0]_19\(24) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_1\,
      \gfwd_mode.storage_data1_reg[0]_19\(23) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_4\,
      \gfwd_mode.storage_data1_reg[0]_19\(22) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_5\,
      \gfwd_mode.storage_data1_reg[0]_19\(21) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_2\,
      \gfwd_mode.storage_data1_reg[0]_19\(20) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_3\,
      \gfwd_mode.storage_data1_reg[0]_19\(19) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_0\,
      \gfwd_mode.storage_data1_reg[0]_19\(18) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_1\,
      \gfwd_mode.storage_data1_reg[0]_19\(17) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_4\,
      \gfwd_mode.storage_data1_reg[0]_19\(16) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_5\,
      \gfwd_mode.storage_data1_reg[0]_19\(15) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_2\,
      \gfwd_mode.storage_data1_reg[0]_19\(14) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_3\,
      \gfwd_mode.storage_data1_reg[0]_19\(13) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_0\,
      \gfwd_mode.storage_data1_reg[0]_19\(12) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_1\,
      \gfwd_mode.storage_data1_reg[0]_19\(11) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\,
      \gfwd_mode.storage_data1_reg[0]_19\(10) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\,
      \gfwd_mode.storage_data1_reg[0]_19\(9) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\,
      \gfwd_mode.storage_data1_reg[0]_19\(8) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\,
      \gfwd_mode.storage_data1_reg[0]_19\(7) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\,
      \gfwd_mode.storage_data1_reg[0]_19\(6) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\,
      \gfwd_mode.storage_data1_reg[0]_19\(5) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_19\(4) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_19\(3) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\,
      \gfwd_mode.storage_data1_reg[0]_19\(2) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\,
      \gfwd_mode.storage_data1_reg[0]_19\(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\,
      \gfwd_mode.storage_data1_reg[0]_19\(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\,
      \gfwd_mode.storage_data1_reg[0]_2\ => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_20\(15) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\,
      \gfwd_mode.storage_data1_reg[0]_20\(14) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\,
      \gfwd_mode.storage_data1_reg[0]_20\(13) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\,
      \gfwd_mode.storage_data1_reg[0]_20\(12) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\,
      \gfwd_mode.storage_data1_reg[0]_20\(11) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\,
      \gfwd_mode.storage_data1_reg[0]_20\(10) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\,
      \gfwd_mode.storage_data1_reg[0]_20\(9) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\,
      \gfwd_mode.storage_data1_reg[0]_20\(8) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\,
      \gfwd_mode.storage_data1_reg[0]_20\(7) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\,
      \gfwd_mode.storage_data1_reg[0]_20\(6) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\,
      \gfwd_mode.storage_data1_reg[0]_20\(5) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_20\(4) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_20\(3) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\,
      \gfwd_mode.storage_data1_reg[0]_20\(2) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\,
      \gfwd_mode.storage_data1_reg[0]_20\(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\,
      \gfwd_mode.storage_data1_reg[0]_20\(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\,
      \gfwd_mode.storage_data1_reg[0]_21\(15) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\,
      \gfwd_mode.storage_data1_reg[0]_21\(14) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\,
      \gfwd_mode.storage_data1_reg[0]_21\(13) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\,
      \gfwd_mode.storage_data1_reg[0]_21\(12) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\,
      \gfwd_mode.storage_data1_reg[0]_21\(11) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\,
      \gfwd_mode.storage_data1_reg[0]_21\(10) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\,
      \gfwd_mode.storage_data1_reg[0]_21\(9) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\,
      \gfwd_mode.storage_data1_reg[0]_21\(8) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\,
      \gfwd_mode.storage_data1_reg[0]_21\(7) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\,
      \gfwd_mode.storage_data1_reg[0]_21\(6) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\,
      \gfwd_mode.storage_data1_reg[0]_21\(5) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_21\(4) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_21\(3) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\,
      \gfwd_mode.storage_data1_reg[0]_21\(2) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\,
      \gfwd_mode.storage_data1_reg[0]_21\(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\,
      \gfwd_mode.storage_data1_reg[0]_21\(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\,
      \gfwd_mode.storage_data1_reg[0]_22\(15) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\,
      \gfwd_mode.storage_data1_reg[0]_22\(14) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\,
      \gfwd_mode.storage_data1_reg[0]_22\(13) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\,
      \gfwd_mode.storage_data1_reg[0]_22\(12) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\,
      \gfwd_mode.storage_data1_reg[0]_22\(11) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\,
      \gfwd_mode.storage_data1_reg[0]_22\(10) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\,
      \gfwd_mode.storage_data1_reg[0]_22\(9) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\,
      \gfwd_mode.storage_data1_reg[0]_22\(8) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\,
      \gfwd_mode.storage_data1_reg[0]_22\(7) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\,
      \gfwd_mode.storage_data1_reg[0]_22\(6) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\,
      \gfwd_mode.storage_data1_reg[0]_22\(5) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_22\(4) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_22\(3) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\,
      \gfwd_mode.storage_data1_reg[0]_22\(2) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\,
      \gfwd_mode.storage_data1_reg[0]_22\(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\,
      \gfwd_mode.storage_data1_reg[0]_22\(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\,
      \gfwd_mode.storage_data1_reg[0]_23\(15) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\,
      \gfwd_mode.storage_data1_reg[0]_23\(14) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\,
      \gfwd_mode.storage_data1_reg[0]_23\(13) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\,
      \gfwd_mode.storage_data1_reg[0]_23\(12) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\,
      \gfwd_mode.storage_data1_reg[0]_23\(11) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\,
      \gfwd_mode.storage_data1_reg[0]_23\(10) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\,
      \gfwd_mode.storage_data1_reg[0]_23\(9) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\,
      \gfwd_mode.storage_data1_reg[0]_23\(8) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\,
      \gfwd_mode.storage_data1_reg[0]_23\(7) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\,
      \gfwd_mode.storage_data1_reg[0]_23\(6) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\,
      \gfwd_mode.storage_data1_reg[0]_23\(5) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_23\(4) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_23\(3) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\,
      \gfwd_mode.storage_data1_reg[0]_23\(2) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\,
      \gfwd_mode.storage_data1_reg[0]_23\(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\,
      \gfwd_mode.storage_data1_reg[0]_23\(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\,
      \gfwd_mode.storage_data1_reg[0]_3\ => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_4\ => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_5\(27) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(26) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(25) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(24) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(23) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(22) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(21) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(20) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(19) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(18) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(17) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(16) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(15) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(14) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(13) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(12) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(11) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(10) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(9) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(8) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(7) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(6) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(5) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(4) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_7\,
      \gfwd_mode.storage_data1_reg[0]_6\(0) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      \gfwd_mode.storage_data1_reg[0]_7\(28) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_7\(27) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_4\,
      \gfwd_mode.storage_data1_reg[0]_7\(26) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_5\,
      \gfwd_mode.storage_data1_reg[0]_7\(25) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_6\,
      \gfwd_mode.storage_data1_reg[0]_7\(24) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_7\,
      \gfwd_mode.storage_data1_reg[0]_7\(23) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_4\,
      \gfwd_mode.storage_data1_reg[0]_7\(22) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_5\,
      \gfwd_mode.storage_data1_reg[0]_7\(21) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_6\,
      \gfwd_mode.storage_data1_reg[0]_7\(20) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_7\,
      \gfwd_mode.storage_data1_reg[0]_7\(19) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_4\,
      \gfwd_mode.storage_data1_reg[0]_7\(18) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_5\,
      \gfwd_mode.storage_data1_reg[0]_7\(17) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_6\,
      \gfwd_mode.storage_data1_reg[0]_7\(16) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_7\,
      \gfwd_mode.storage_data1_reg[0]_7\(15) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_4\,
      \gfwd_mode.storage_data1_reg[0]_7\(14) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_5\,
      \gfwd_mode.storage_data1_reg[0]_7\(13) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_6\,
      \gfwd_mode.storage_data1_reg[0]_7\(12) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_7\,
      \gfwd_mode.storage_data1_reg[0]_7\(11) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_4\,
      \gfwd_mode.storage_data1_reg[0]_7\(10) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_5\,
      \gfwd_mode.storage_data1_reg[0]_7\(9) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_6\,
      \gfwd_mode.storage_data1_reg[0]_7\(8) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_7\,
      \gfwd_mode.storage_data1_reg[0]_7\(7) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4\,
      \gfwd_mode.storage_data1_reg[0]_7\(6) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5\,
      \gfwd_mode.storage_data1_reg[0]_7\(5) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6\,
      \gfwd_mode.storage_data1_reg[0]_7\(4) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7\,
      \gfwd_mode.storage_data1_reg[0]_7\(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_4\,
      \gfwd_mode.storage_data1_reg[0]_7\(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_5\,
      \gfwd_mode.storage_data1_reg[0]_7\(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_6\,
      \gfwd_mode.storage_data1_reg[0]_7\(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_7\,
      \gfwd_mode.storage_data1_reg[0]_8\(28) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0\,
      \gfwd_mode.storage_data1_reg[0]_8\(27) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1\,
      \gfwd_mode.storage_data1_reg[0]_8\(26) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4\,
      \gfwd_mode.storage_data1_reg[0]_8\(25) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5\,
      \gfwd_mode.storage_data1_reg[0]_8\(24) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2\,
      \gfwd_mode.storage_data1_reg[0]_8\(23) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3\,
      \gfwd_mode.storage_data1_reg[0]_8\(22) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0\,
      \gfwd_mode.storage_data1_reg[0]_8\(21) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1\,
      \gfwd_mode.storage_data1_reg[0]_8\(20) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4\,
      \gfwd_mode.storage_data1_reg[0]_8\(19) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5\,
      \gfwd_mode.storage_data1_reg[0]_8\(18) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2\,
      \gfwd_mode.storage_data1_reg[0]_8\(17) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3\,
      \gfwd_mode.storage_data1_reg[0]_8\(16) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0\,
      \gfwd_mode.storage_data1_reg[0]_8\(15) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1\,
      \gfwd_mode.storage_data1_reg[0]_8\(14) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4\,
      \gfwd_mode.storage_data1_reg[0]_8\(13) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5\,
      \gfwd_mode.storage_data1_reg[0]_8\(12) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2\,
      \gfwd_mode.storage_data1_reg[0]_8\(11) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3\,
      \gfwd_mode.storage_data1_reg[0]_8\(10) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0\,
      \gfwd_mode.storage_data1_reg[0]_8\(9) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1\,
      \gfwd_mode.storage_data1_reg[0]_8\(8) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      \gfwd_mode.storage_data1_reg[0]_8\(7) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      \gfwd_mode.storage_data1_reg[0]_8\(6) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      \gfwd_mode.storage_data1_reg[0]_8\(5) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      \gfwd_mode.storage_data1_reg[0]_8\(4) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      \gfwd_mode.storage_data1_reg[0]_8\(3) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      \gfwd_mode.storage_data1_reg[0]_8\(2) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_8\(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_8\(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      \gfwd_mode.storage_data1_reg[0]_9\(15 downto 0) => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(30 downto 15),
      \gfwd_rev.storage_data1_reg[0]\(1) => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0\,
      \gfwd_rev.storage_data1_reg[0]\(0) => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1\,
      \gfwd_rev.storage_data1_reg[0]_0\(15 downto 0) => \gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb\(15 downto 0),
      \gfwd_rev.storage_data1_reg[0]_1\(15) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_2\,
      \gfwd_rev.storage_data1_reg[0]_1\(14) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_3\,
      \gfwd_rev.storage_data1_reg[0]_1\(13) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_0\,
      \gfwd_rev.storage_data1_reg[0]_1\(12) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_1\,
      \gfwd_rev.storage_data1_reg[0]_1\(11) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_4\,
      \gfwd_rev.storage_data1_reg[0]_1\(10) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_5\,
      \gfwd_rev.storage_data1_reg[0]_1\(9) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_2\,
      \gfwd_rev.storage_data1_reg[0]_1\(8) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_3\,
      \gfwd_rev.storage_data1_reg[0]_1\(7) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_0\,
      \gfwd_rev.storage_data1_reg[0]_1\(6) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_1\,
      \gfwd_rev.storage_data1_reg[0]_1\(5) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_4\,
      \gfwd_rev.storage_data1_reg[0]_1\(4) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_5\,
      \gfwd_rev.storage_data1_reg[0]_1\(3) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_2\,
      \gfwd_rev.storage_data1_reg[0]_1\(2) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_3\,
      \gfwd_rev.storage_data1_reg[0]_1\(1) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_0\,
      \gfwd_rev.storage_data1_reg[0]_1\(0) => \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_1\,
      \gin_reg.rd_pntr_pf_dly_reg[0]\(0) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(15) => inst_vfifo_n_208,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(14) => inst_vfifo_n_209,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(13) => inst_vfifo_n_210,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(12) => inst_vfifo_n_211,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(11) => inst_vfifo_n_212,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(10) => inst_vfifo_n_213,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(9) => inst_vfifo_n_214,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(8) => inst_vfifo_n_215,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(7) => inst_vfifo_n_216,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(6) => inst_vfifo_n_217,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(5) => inst_vfifo_n_218,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(4) => inst_vfifo_n_219,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(3) => inst_vfifo_n_220,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(2) => inst_vfifo_n_221,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(1) => inst_vfifo_n_222,
      \gin_reg.rd_pntr_pf_dly_reg[13]\(0) => inst_vfifo_n_223,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(15) => inst_vfifo_n_254,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(14) => inst_vfifo_n_255,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(13) => inst_vfifo_n_256,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(12) => inst_vfifo_n_257,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(11) => inst_vfifo_n_258,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(10) => inst_vfifo_n_259,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(9) => inst_vfifo_n_260,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(8) => inst_vfifo_n_261,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(7) => inst_vfifo_n_262,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(6) => inst_vfifo_n_263,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(5) => inst_vfifo_n_264,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(4) => inst_vfifo_n_265,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(3) => inst_vfifo_n_266,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(2) => inst_vfifo_n_267,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(1) => inst_vfifo_n_268,
      \gin_reg.rd_pntr_pf_dly_reg[13]_0\(0) => inst_vfifo_n_269,
      \gin_reg.rd_pntr_pf_dly_reg[14]\(0) => inst_vfifo_n_225,
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(4) => inst_vfifo_n_226,
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(3) => inst_vfifo_n_227,
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(2) => inst_vfifo_n_228,
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(1) => inst_vfifo_n_229,
      \gin_reg.rd_pntr_pf_dly_reg[14]_0\(0) => inst_vfifo_n_230,
      \gin_reg.rd_pntr_pf_dly_reg[14]_1\(0) => inst_vfifo_n_271,
      \gin_reg.rd_pntr_pf_dly_reg[14]_2\(4) => inst_vfifo_n_272,
      \gin_reg.rd_pntr_pf_dly_reg[14]_2\(3) => inst_vfifo_n_273,
      \gin_reg.rd_pntr_pf_dly_reg[14]_2\(2) => inst_vfifo_n_274,
      \gin_reg.rd_pntr_pf_dly_reg[14]_2\(1) => inst_vfifo_n_275,
      \gin_reg.rd_pntr_pf_dly_reg[14]_2\(0) => inst_vfifo_n_276,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(0) => inst_vfifo_n_224,
      \gin_reg.rd_pntr_pf_dly_reg[15]_0\(0) => inst_vfifo_n_270,
      \gin_reg.rd_pntr_pf_dly_reg[1]\(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      \gin_reg.rd_pntr_pf_dly_reg[1]_0\(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(15) => \gvfifo_top/mctf_inst/WR_DATA\(15),
      \gin_reg.wr_pntr_pf_dly_reg[13]\(14) => inst_vfifo_n_189,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(13) => inst_vfifo_n_190,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(12) => inst_vfifo_n_191,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(11) => inst_vfifo_n_192,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(10) => inst_vfifo_n_193,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(9) => inst_vfifo_n_194,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(8) => inst_vfifo_n_195,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(7) => inst_vfifo_n_196,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(6) => inst_vfifo_n_197,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(5) => inst_vfifo_n_198,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(4) => inst_vfifo_n_199,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(3) => inst_vfifo_n_200,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(2) => inst_vfifo_n_201,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(1) => inst_vfifo_n_202,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(0) => inst_vfifo_n_203,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(15) => \gvfifo_top/mcpf_inst/WR_DATA\(15),
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(14) => inst_vfifo_n_233,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(13) => inst_vfifo_n_234,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(12) => inst_vfifo_n_235,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(11) => inst_vfifo_n_236,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(10) => inst_vfifo_n_237,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(9) => inst_vfifo_n_238,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(8) => inst_vfifo_n_239,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(7) => inst_vfifo_n_240,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(6) => inst_vfifo_n_241,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(5) => inst_vfifo_n_242,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(4) => inst_vfifo_n_243,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(3) => inst_vfifo_n_244,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(2) => inst_vfifo_n_245,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(1) => inst_vfifo_n_246,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0) => inst_vfifo_n_247,
      \gin_reg.wr_pntr_pf_dly_reg[14]\(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      \gin_reg.wr_pntr_pf_dly_reg[14]_0\(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => inst_vfifo_n_204,
      \gin_reg.wr_pntr_pf_dly_reg[15]_0\(0) => inst_vfifo_n_248,
      \gin_reg.wr_pntr_pf_dly_reg[1]\(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      \gin_reg.wr_pntr_pf_dly_reg[1]_0\ => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => inst_vfifo_n_377,
      \gnstage1.q_dly_reg[1][0]\(31 downto 0) => m_axi_araddr_i(31 downto 0),
      \goreg_dm.dout_i_reg[0]\(15) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_4\,
      \goreg_dm.dout_i_reg[0]\(14) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_5\,
      \goreg_dm.dout_i_reg[0]\(13) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_6\,
      \goreg_dm.dout_i_reg[0]\(12) => \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_7\,
      \goreg_dm.dout_i_reg[0]\(11) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_4\,
      \goreg_dm.dout_i_reg[0]\(10) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_5\,
      \goreg_dm.dout_i_reg[0]\(9) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_6\,
      \goreg_dm.dout_i_reg[0]\(8) => \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_7\,
      \goreg_dm.dout_i_reg[0]\(7) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_4\,
      \goreg_dm.dout_i_reg[0]\(6) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_5\,
      \goreg_dm.dout_i_reg[0]\(5) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_6\,
      \goreg_dm.dout_i_reg[0]\(4) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_7\,
      \goreg_dm.dout_i_reg[0]\(3) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_4\,
      \goreg_dm.dout_i_reg[0]\(2) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_5\,
      \goreg_dm.dout_i_reg[0]\(1) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_6\,
      \goreg_dm.dout_i_reg[0]\(0) => \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_7\,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out\(5 downto 0),
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(5 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out\(3 downto 0),
      \gpr1.dout_i_reg[37]\(28) => inst_vfifo_n_280,
      \gpr1.dout_i_reg[37]\(27) => inst_vfifo_n_281,
      \gpr1.dout_i_reg[37]\(26) => inst_vfifo_n_282,
      \gpr1.dout_i_reg[37]\(25) => inst_vfifo_n_283,
      \gpr1.dout_i_reg[37]\(24) => inst_vfifo_n_284,
      \gpr1.dout_i_reg[37]\(23) => inst_vfifo_n_285,
      \gpr1.dout_i_reg[37]\(22) => inst_vfifo_n_286,
      \gpr1.dout_i_reg[37]\(21) => inst_vfifo_n_287,
      \gpr1.dout_i_reg[37]\(20) => inst_vfifo_n_288,
      \gpr1.dout_i_reg[37]\(19) => inst_vfifo_n_289,
      \gpr1.dout_i_reg[37]\(18) => inst_vfifo_n_290,
      \gpr1.dout_i_reg[37]\(17) => inst_vfifo_n_291,
      \gpr1.dout_i_reg[37]\(16) => inst_vfifo_n_292,
      \gpr1.dout_i_reg[37]\(15) => inst_vfifo_n_293,
      \gpr1.dout_i_reg[37]\(14) => inst_vfifo_n_294,
      \gpr1.dout_i_reg[37]\(13) => inst_vfifo_n_295,
      \gpr1.dout_i_reg[37]\(12) => inst_vfifo_n_296,
      \gpr1.dout_i_reg[37]\(11) => inst_vfifo_n_297,
      \gpr1.dout_i_reg[37]\(10) => inst_vfifo_n_298,
      \gpr1.dout_i_reg[37]\(9) => inst_vfifo_n_299,
      \gpr1.dout_i_reg[37]\(8) => inst_vfifo_n_300,
      \gpr1.dout_i_reg[37]\(7) => inst_vfifo_n_301,
      \gpr1.dout_i_reg[37]\(6) => inst_vfifo_n_302,
      \gpr1.dout_i_reg[37]\(5) => inst_vfifo_n_303,
      \gpr1.dout_i_reg[37]\(4) => inst_vfifo_n_304,
      \gpr1.dout_i_reg[37]\(3) => inst_vfifo_n_305,
      \gpr1.dout_i_reg[37]\(2) => inst_vfifo_n_306,
      \gpr1.dout_i_reg[37]\(1) => inst_vfifo_n_307,
      \gpr1.dout_i_reg[37]\(0) => inst_vfifo_n_308,
      \gpr1.dout_i_reg[6]\(5 downto 0) => \gvfifo_top/mctf_to_argen_payload\(6 downto 1),
      \gpr1.dout_i_reg[7]\(0) => \gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i\,
      \gstage1.q_dly_reg[1]\(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      \gstage1.q_dly_reg[31]\(27) => inst_vfifo_n_149,
      \gstage1.q_dly_reg[31]\(26) => inst_vfifo_n_150,
      \gstage1.q_dly_reg[31]\(25) => inst_vfifo_n_151,
      \gstage1.q_dly_reg[31]\(24) => inst_vfifo_n_152,
      \gstage1.q_dly_reg[31]\(23) => inst_vfifo_n_153,
      \gstage1.q_dly_reg[31]\(22) => inst_vfifo_n_154,
      \gstage1.q_dly_reg[31]\(21) => inst_vfifo_n_155,
      \gstage1.q_dly_reg[31]\(20) => inst_vfifo_n_156,
      \gstage1.q_dly_reg[31]\(19) => inst_vfifo_n_157,
      \gstage1.q_dly_reg[31]\(18) => inst_vfifo_n_158,
      \gstage1.q_dly_reg[31]\(17) => inst_vfifo_n_159,
      \gstage1.q_dly_reg[31]\(16) => inst_vfifo_n_160,
      \gstage1.q_dly_reg[31]\(15) => inst_vfifo_n_161,
      \gstage1.q_dly_reg[31]\(14) => inst_vfifo_n_162,
      \gstage1.q_dly_reg[31]\(13) => inst_vfifo_n_163,
      \gstage1.q_dly_reg[31]\(12) => inst_vfifo_n_164,
      \gstage1.q_dly_reg[31]\(11) => inst_vfifo_n_165,
      \gstage1.q_dly_reg[31]\(10) => inst_vfifo_n_166,
      \gstage1.q_dly_reg[31]\(9) => inst_vfifo_n_167,
      \gstage1.q_dly_reg[31]\(8) => inst_vfifo_n_168,
      \gstage1.q_dly_reg[31]\(7) => inst_vfifo_n_169,
      \gstage1.q_dly_reg[31]\(6) => inst_vfifo_n_170,
      \gstage1.q_dly_reg[31]\(5) => inst_vfifo_n_171,
      \gstage1.q_dly_reg[31]\(4) => inst_vfifo_n_172,
      \gstage1.q_dly_reg[31]\(3) => inst_vfifo_n_173,
      \gstage1.q_dly_reg[31]\(2) => inst_vfifo_n_174,
      \gstage1.q_dly_reg[31]\(1) => inst_vfifo_n_175,
      \gstage1.q_dly_reg[31]\(0) => inst_vfifo_n_176,
      \m_axi_arid[0]\(40) => m_axi_arid(0),
      \m_axi_arid[0]\(39 downto 8) => m_axi_araddr(31 downto 0),
      \m_axi_arid[0]\(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      \m_axi_awid[0]\(40) => m_axi_awid(0),
      \m_axi_awid[0]\(39 downto 8) => m_axi_awaddr(31 downto 0),
      \m_axi_awid[0]\(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      \m_axi_awsize[1]\(2 downto 1) => \^m_axi_awsize\(1 downto 0),
      \m_axi_awsize[1]\(0) => \^m_axi_awburst\(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \m_axi_wdata[63]\(64 downto 1) => m_axi_wdata(63 downto 0),
      \m_axi_wdata[63]\(0) => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axis_tlast(75) => m_axis_tlast,
      m_axis_tlast(74) => m_axis_tid(0),
      m_axis_tlast(73) => m_axis_tuser(0),
      m_axis_tlast(72) => \^m_axis_tdest\(0),
      m_axis_tlast(71 downto 64) => m_axis_tkeep(7 downto 0),
      m_axis_tlast(63 downto 0) => m_axis_tdata(63 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      mem_init_done => \gvfifo_top/garb/mem_init_done\,
      p_0_in0_out(15 downto 0) => \gvfifo_top/mctf_inst/p_0_in1_in\(15 downto 0),
      p_0_out(6) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_n_1\,
      p_0_out(5) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_4\,
      p_0_out(4) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_5\,
      p_0_out(3) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_2\,
      p_0_out(2) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3\,
      p_0_out(1) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_0\,
      p_0_out(0) => \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_1\,
      pntr_rchd_end_addr1(7) => inst_vfifo_n_178,
      pntr_rchd_end_addr1(6) => inst_vfifo_n_179,
      pntr_rchd_end_addr1(5) => inst_vfifo_n_180,
      pntr_rchd_end_addr1(4) => inst_vfifo_n_181,
      pntr_rchd_end_addr1(3) => inst_vfifo_n_182,
      pntr_rchd_end_addr1(2) => inst_vfifo_n_183,
      pntr_rchd_end_addr1(1) => inst_vfifo_n_184,
      pntr_rchd_end_addr1(0) => inst_vfifo_n_185,
      pntr_roll_over_reg => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\,
      pntr_roll_over_reg_12 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\,
      pntr_roll_over_reg_13 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\,
      pntr_roll_over_reg_14 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\,
      pntr_roll_over_reg_15 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\,
      pntr_roll_over_reg_16 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\,
      ram_init_done_i => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i\,
      ram_init_done_i_2 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i\,
      ram_init_done_i_4 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i\,
      ram_init_done_i_5 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i\,
      ram_init_done_i_6 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i\,
      ram_init_done_i_7 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i\,
      rd_data_mm2s_gcnt(3 downto 0) => \gvfifo_top/garb/rd_data_mm2s_gcnt\(3 downto 0),
      \s_axis_tid[0]\(75) => s_axis_tid(0),
      \s_axis_tid[0]\(74 downto 67) => s_axis_tkeep(7 downto 0),
      \s_axis_tid[0]\(66) => s_axis_tuser(0),
      \s_axis_tid[0]\(65) => s_axis_tlast,
      \s_axis_tid[0]\(64 downto 1) => s_axis_tdata(63 downto 0),
      \s_axis_tid[0]\(0) => s_axis_tdest(0),
      s_axis_tid_arb_i => \gvfifo_top/s_axis_tid_arb_i\,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      s_axis_tvalid_wr_in_i => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i\,
      s_axis_tvalid_wr_in_i_3 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i\,
      sdp_rd_addr_in_i => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      sdp_rd_addr_in_i_0 => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      sdp_rd_addr_in_i_1 => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      sdpo_int(31 downto 3) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(31 downto 3),
      sdpo_int(2 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i\(67 downto 65),
      tid_fifo_dout(0) => \gvfifo_top/tid_fifo_dout\(0),
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      \vfifo_mm2s_channel_empty[0]\ => vfifo_mm2s_channel_empty(0),
      \vfifo_mm2s_channel_empty[1]\ => vfifo_mm2s_channel_empty(1),
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0),
      we_ar_txn => \gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn\,
      we_arcnt => inst_vfifo_n_378,
      we_bcnt => \gvfifo_top/argen_inst/ar_txn_inst/we_bcnt\,
      we_int => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\,
      we_int_10 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\,
      we_int_11 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\,
      we_int_8 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\,
      we_int_9 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\,
      wr_addr_arcnt(0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt\,
      wr_addr_bcnt(0) => \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt\,
      wr_addr_int(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\
    );
\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      O(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_5__7_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_6__5_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_7__2_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_8__1_n_0\
    );
\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_7\,
      S(3) => \ram_reg_0_1_12_17_i_8__0_n_0\,
      S(2) => \ram_reg_0_1_12_17_i_9__0_n_0\,
      S(1) => \ram_reg_0_1_12_17_i_10__0_n_0\,
      S(0) => \ram_reg_0_1_12_17_i_11__0_n_0\
    );
\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_7\,
      S(3) => \ram_reg_0_1_18_23_i_9__0_n_0\,
      S(2) => \ram_reg_0_1_18_23_i_10__0_n_0\,
      S(1) => \ram_reg_0_1_18_23_i_11__0_n_0\,
      S(0) => \ram_reg_0_1_18_23_i_12__0_n_0\
    );
\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_7\,
      S(3) => \ram_reg_0_1_18_23_i_13__0_n_0\,
      S(2) => \ram_reg_0_1_18_23_i_14__0_n_0\,
      S(1) => \ram_reg_0_1_18_23_i_15__0_n_0\,
      S(0) => \ram_reg_0_1_18_23_i_16__0_n_0\
    );
\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_7\,
      S(3) => \ram_reg_0_1_24_29_i_9__0_n_0\,
      S(2) => \ram_reg_0_1_24_29_i_10__0_n_0\,
      S(1) => \ram_reg_0_1_24_29_i_11__0_n_0\,
      S(0) => \ram_reg_0_1_24_29_i_12__0_n_0\
    );
\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_0\,
      CO(3 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \ram_reg_0_1_30_31_i_4__0_n_0\
    );
\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7\,
      S(3) => \ram_reg_0_1_6_11_i_9__4_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_10__4_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_11__4_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_12__0_n_0\
    );
\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_7\,
      S(3) => \ram_reg_0_1_6_11_i_13__0_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_14__0_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_15__0_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_16__0_n_0\
    );
\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_1_0_0_i_1__0_n_0\,
      DPO => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\,
      DPRA0 => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_1_0_0_i_1__0_n_0\,
      DPO => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      DPRA0 => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1 downto 0) => B"00",
      DIB(1) => inst_vfifo_n_176,
      DIB(0) => '0',
      DIC(1) => inst_vfifo_n_174,
      DIC(0) => inst_vfifo_n_175,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      DOB(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      DOB(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\,
      DOC(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      DOC(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_166,
      DIA(0) => inst_vfifo_n_167,
      DIB(1) => inst_vfifo_n_164,
      DIB(0) => inst_vfifo_n_165,
      DIC(1) => inst_vfifo_n_162,
      DIC(0) => inst_vfifo_n_163,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1\,
      DOB(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2\,
      DOB(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3\,
      DOC(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4\,
      DOC(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5\,
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_160,
      DIA(0) => inst_vfifo_n_161,
      DIB(1) => inst_vfifo_n_158,
      DIB(0) => inst_vfifo_n_159,
      DIC(1) => inst_vfifo_n_156,
      DIC(0) => inst_vfifo_n_157,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1\,
      DOB(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2\,
      DOB(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3\,
      DOC(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4\,
      DOC(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5\,
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_154,
      DIA(0) => inst_vfifo_n_155,
      DIB(1) => inst_vfifo_n_152,
      DIB(0) => inst_vfifo_n_153,
      DIC(1) => inst_vfifo_n_150,
      DIC(0) => inst_vfifo_n_151,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1\,
      DOB(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2\,
      DOB(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3\,
      DOC(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4\,
      DOC(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5\,
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => \ram_reg_0_1_30_31_i_1__0_n_0\,
      DIA(0) => inst_vfifo_n_149,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1\,
      DOB(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_172,
      DIA(0) => inst_vfifo_n_173,
      DIB(1) => inst_vfifo_n_170,
      DIB(0) => inst_vfifo_n_171,
      DIC(1) => inst_vfifo_n_168,
      DIC(0) => inst_vfifo_n_169,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      DOB(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      DOB(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      DOC(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      DOC(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_166,
      DIA(0) => inst_vfifo_n_167,
      DIB(1) => inst_vfifo_n_164,
      DIB(0) => inst_vfifo_n_165,
      DIC(1) => inst_vfifo_n_162,
      DIC(0) => inst_vfifo_n_163,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_1\,
      DOB(1) => \gvfifo_top/mcdf_inst/rd_pntr_pf\(0),
      DOB(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_3\,
      DOC(1 downto 0) => \gvfifo_top/mcdf_inst/rd_pntr_pf\(2 downto 1),
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_160,
      DIA(0) => inst_vfifo_n_161,
      DIB(1) => inst_vfifo_n_158,
      DIB(0) => inst_vfifo_n_159,
      DIC(1) => inst_vfifo_n_156,
      DIC(0) => inst_vfifo_n_157,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mcdf_inst/rd_pntr_pf\(4 downto 3),
      DOB(1 downto 0) => \gvfifo_top/mcdf_inst/rd_pntr_pf\(6 downto 5),
      DOC(1 downto 0) => \gvfifo_top/mcdf_inst/rd_pntr_pf\(8 downto 7),
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_154,
      DIA(0) => inst_vfifo_n_155,
      DIB(1) => inst_vfifo_n_152,
      DIB(0) => inst_vfifo_n_153,
      DIC(1) => inst_vfifo_n_150,
      DIC(0) => inst_vfifo_n_151,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mcdf_inst/rd_pntr_pf\(10 downto 9),
      DOB(1 downto 0) => \gvfifo_top/mcdf_inst/rd_pntr_pf\(12 downto 11),
      DOC(1) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_4\,
      DOC(0) => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_5\,
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(3),
      O(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_7__1_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_8__2_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_9__3_n_0\,
      S(0) => ram_reg_0_1_0_5_i_10_n_0
    );
\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_7\,
      S(3) => ram_reg_0_1_12_17_i_8_n_0,
      S(2) => ram_reg_0_1_12_17_i_9_n_0,
      S(1) => ram_reg_0_1_12_17_i_10_n_0,
      S(0) => ram_reg_0_1_12_17_i_11_n_0
    );
\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_7\,
      S(3) => ram_reg_0_1_18_23_i_9_n_0,
      S(2) => ram_reg_0_1_18_23_i_10_n_0,
      S(1) => ram_reg_0_1_18_23_i_11_n_0,
      S(0) => ram_reg_0_1_18_23_i_12_n_0
    );
\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_7\,
      S(3) => ram_reg_0_1_18_23_i_13_n_0,
      S(2) => ram_reg_0_1_18_23_i_14_n_0,
      S(1) => ram_reg_0_1_18_23_i_15_n_0,
      S(0) => ram_reg_0_1_18_23_i_16_n_0
    );
\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_7\,
      S(3) => ram_reg_0_1_24_29_i_9_n_0,
      S(2) => ram_reg_0_1_24_29_i_10_n_0,
      S(1) => ram_reg_0_1_24_29_i_11_n_0,
      S(0) => ram_reg_0_1_24_29_i_12_n_0
    );
\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_0\,
      CO(3 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => ram_reg_0_1_30_31_i_4_n_0
    );
\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_7\,
      S(3) => \ram_reg_0_1_6_11_i_9__3_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_10__3_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_11__3_n_0\,
      S(0) => ram_reg_0_1_6_11_i_12_n_0
    );
\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_0\,
      CO(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_1\,
      CO(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_2\,
      CO(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_4\,
      O(2) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_5\,
      O(1) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_6\,
      O(0) => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_7\,
      S(3) => ram_reg_0_1_6_11_i_13_n_0,
      S(2) => ram_reg_0_1_6_11_i_14_n_0,
      S(1) => ram_reg_0_1_6_11_i_15_n_0,
      S(0) => ram_reg_0_1_6_11_i_16_n_0
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => ram_reg_0_1_0_0_i_1_n_0,
      DPO => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\,
      DPRA0 => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => ram_reg_0_1_0_0_i_1_n_0,
      DPO => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      DPRA0 => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1 downto 0) => B"00",
      DIB(1) => inst_vfifo_n_147,
      DIB(0) => '0',
      DIC(1) => inst_vfifo_n_145,
      DIC(0) => inst_vfifo_n_146,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i\(66 downto 65),
      DOB(1) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(3),
      DOB(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i\(67),
      DOC(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(5 downto 4),
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_137,
      DIA(0) => inst_vfifo_n_138,
      DIB(1) => inst_vfifo_n_135,
      DIB(0) => inst_vfifo_n_136,
      DIC(1) => inst_vfifo_n_133,
      DIC(0) => inst_vfifo_n_134,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(13 downto 12),
      DOB(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(15 downto 14),
      DOC(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(17 downto 16),
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_131,
      DIA(0) => inst_vfifo_n_132,
      DIB(1) => inst_vfifo_n_129,
      DIB(0) => inst_vfifo_n_130,
      DIC(1) => inst_vfifo_n_127,
      DIC(0) => inst_vfifo_n_128,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(19 downto 18),
      DOB(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(21 downto 20),
      DOC(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(23 downto 22),
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_125,
      DIA(0) => \gvfifo_top/mcdf_inst/WR_DATA\(24),
      DIB(1) => inst_vfifo_n_123,
      DIB(0) => inst_vfifo_n_124,
      DIC(1) => inst_vfifo_n_121,
      DIC(0) => inst_vfifo_n_122,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(25 downto 24),
      DOB(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(27 downto 26),
      DOC(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(29 downto 28),
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => ram_reg_0_1_30_31_i_1_n_0,
      DIA(0) => inst_vfifo_n_120,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(31 downto 30),
      DOB(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_143,
      DIA(0) => inst_vfifo_n_144,
      DIB(1) => inst_vfifo_n_141,
      DIB(0) => inst_vfifo_n_142,
      DIC(1) => inst_vfifo_n_139,
      DIC(0) => inst_vfifo_n_140,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(7 downto 6),
      DOB(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(9 downto 8),
      DOC(1 downto 0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(11 downto 10),
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1 downto 0) => B"00",
      DIB(1) => inst_vfifo_n_147,
      DIB(0) => '0',
      DIC(1) => inst_vfifo_n_145,
      DIC(0) => inst_vfifo_n_146,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\,
      DOB(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\,
      DOB(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\,
      DOC(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\,
      DOC(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\,
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_137,
      DIA(0) => inst_vfifo_n_138,
      DIB(1) => inst_vfifo_n_135,
      DIB(0) => inst_vfifo_n_136,
      DIC(1) => inst_vfifo_n_133,
      DIC(0) => inst_vfifo_n_134,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_1\,
      DOB(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_2\,
      DOB(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_3\,
      DOC(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_4\,
      DOC(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_5\,
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_131,
      DIA(0) => inst_vfifo_n_132,
      DIB(1) => inst_vfifo_n_129,
      DIB(0) => inst_vfifo_n_130,
      DIC(1) => inst_vfifo_n_127,
      DIC(0) => inst_vfifo_n_128,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_1\,
      DOB(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_2\,
      DOB(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_3\,
      DOC(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_4\,
      DOC(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_5\,
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_125,
      DIA(0) => \gvfifo_top/mcdf_inst/WR_DATA\(24),
      DIB(1) => inst_vfifo_n_123,
      DIB(0) => inst_vfifo_n_124,
      DIC(1) => inst_vfifo_n_121,
      DIC(0) => inst_vfifo_n_122,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_1\,
      DOB(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_2\,
      DOB(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_3\,
      DOC(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_4\,
      DOC(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_5\,
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => ram_reg_0_1_30_31_i_1_n_0,
      DIA(0) => inst_vfifo_n_120,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_1\,
      DOB(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_143,
      DIA(0) => inst_vfifo_n_144,
      DIB(1) => inst_vfifo_n_141,
      DIB(0) => inst_vfifo_n_142,
      DIC(1) => inst_vfifo_n_139,
      DIC(0) => inst_vfifo_n_140,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\,
      DOA(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\,
      DOB(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\,
      DOB(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\,
      DOC(1) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\,
      DOC(0) => \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\,
      DOD(1 downto 0) => \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0\,
      CO(2) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1\,
      CO(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2\,
      CO(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_1_0_5_i_9__2_n_0\,
      O(3) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4\,
      O(2) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5\,
      O(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6\,
      O(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_10__3_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__2_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__2_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__2_n_0\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0\,
      CO(3) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0\,
      CO(2) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1\,
      CO(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2\,
      CO(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4\,
      O(2) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5\,
      O(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6\,
      O(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_14__3_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__2_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__2_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__2_n_0\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(3) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED\(3),
      CO(2) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1\,
      CO(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2\,
      CO(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4\,
      O(2) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5\,
      O(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6\,
      O(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7\,
      S(3) => inst_vfifo_n_270,
      S(2) => \ram_reg_0_1_12_15_i_8__2_n_0\,
      S(1) => \ram_reg_0_1_12_15_i_9__2_n_0\,
      S(0) => \ram_reg_0_1_12_15_i_10__2_n_0\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0\,
      CO(3) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(2) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1\,
      CO(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2\,
      CO(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4\,
      O(2) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5\,
      O(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6\,
      O(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7\,
      S(3) => \ram_reg_0_1_6_11_i_8__2_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__2_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__2_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__2_n_0\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_1_0_0_i_1__4_n_0\,
      DPO => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\,
      DPRA0 => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_1_0_0_i_1__4_n_0\,
      DPO => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      DPRA0 => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_268,
      DIA(0) => inst_vfifo_n_269,
      DIB(1) => inst_vfifo_n_266,
      DIB(0) => inst_vfifo_n_267,
      DIC(1) => inst_vfifo_n_264,
      DIC(0) => inst_vfifo_n_265,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\,
      DOA(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      DOB(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      DOB(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\,
      DOC(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      DOC(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_256,
      DIA(0) => inst_vfifo_n_257,
      DIB(1) => inst_vfifo_n_254,
      DIB(0) => inst_vfifo_n_255,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0\,
      DOA(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1\,
      DOB(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2\,
      DOB(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\,
      DOC(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_262,
      DIA(0) => inst_vfifo_n_263,
      DIB(1) => inst_vfifo_n_260,
      DIB(0) => inst_vfifo_n_261,
      DIC(1) => inst_vfifo_n_258,
      DIC(0) => inst_vfifo_n_259,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      DOA(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      DOB(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      DOB(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      DOC(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      DOC(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_268,
      DIA(0) => inst_vfifo_n_269,
      DIB(1) => inst_vfifo_n_266,
      DIB(0) => inst_vfifo_n_267,
      DIC(1) => inst_vfifo_n_264,
      DIC(0) => inst_vfifo_n_265,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\,
      DOA(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\,
      DOB(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\,
      DOB(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\,
      DOC(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\,
      DOC(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\,
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_256,
      DIA(0) => inst_vfifo_n_257,
      DIB(1) => inst_vfifo_n_254,
      DIB(0) => inst_vfifo_n_255,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\,
      DOA(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\,
      DOB(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\,
      DOB(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\,
      DOC(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_262,
      DIA(0) => inst_vfifo_n_263,
      DIB(1) => inst_vfifo_n_260,
      DIB(0) => inst_vfifo_n_261,
      DIC(1) => inst_vfifo_n_258,
      DIC(0) => inst_vfifo_n_259,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\,
      DOA(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\,
      DOB(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\,
      DOB(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\,
      DOC(1) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\,
      DOC(0) => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\,
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0\,
      CO(2) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_1\,
      CO(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_2\,
      CO(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_1_0_5_i_9__1_n_0\,
      O(3 downto 0) => \gvfifo_top/mcpf_inst/p_0_in1_in\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_10__2_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__1_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__1_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__1_n_0\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0\,
      CO(3) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0\,
      CO(2) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_1\,
      CO(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_2\,
      CO(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gvfifo_top/mcpf_inst/p_0_in1_in\(7 downto 4),
      S(3) => \ram_reg_0_1_0_5_i_14__2_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__1_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__1_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__1_n_0\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(3) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED\(3),
      CO(2) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_1\,
      CO(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_2\,
      CO(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gvfifo_top/mcpf_inst/p_0_in1_in\(15 downto 12),
      S(3) => inst_vfifo_n_248,
      S(2) => \ram_reg_0_1_12_15_i_8__1_n_0\,
      S(1) => \ram_reg_0_1_12_15_i_9__1_n_0\,
      S(0) => \ram_reg_0_1_12_15_i_10__1_n_0\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0\,
      CO(3) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(2) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1\,
      CO(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2\,
      CO(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gvfifo_top/mcpf_inst/p_0_in1_in\(11 downto 8),
      S(3) => \ram_reg_0_1_6_11_i_8__1_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__1_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__1_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__1_n_0\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_1_0_0_i_1__3_n_0\,
      DPO => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\,
      DPRA0 => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_1_0_0_i_1__3_n_0\,
      DPO => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      DPRA0 => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_246,
      DIA(0) => inst_vfifo_n_247,
      DIB(1) => inst_vfifo_n_244,
      DIB(0) => inst_vfifo_n_245,
      DIC(1) => inst_vfifo_n_242,
      DIC(0) => inst_vfifo_n_243,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(14 downto 13),
      DOB(1 downto 0) => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(16 downto 15),
      DOC(1 downto 0) => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(18 downto 17),
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_234,
      DIA(0) => inst_vfifo_n_235,
      DIB(1) => \gvfifo_top/mcpf_inst/WR_DATA\(15),
      DIB(0) => inst_vfifo_n_233,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(26 downto 25),
      DOB(1 downto 0) => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(28 downto 27),
      DOC(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_240,
      DIA(0) => inst_vfifo_n_241,
      DIB(1) => inst_vfifo_n_238,
      DIB(0) => inst_vfifo_n_239,
      DIC(1) => inst_vfifo_n_236,
      DIC(0) => inst_vfifo_n_237,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(20 downto 19),
      DOB(1 downto 0) => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(22 downto 21),
      DOC(1 downto 0) => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(24 downto 23),
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_246,
      DIA(0) => inst_vfifo_n_247,
      DIB(1) => inst_vfifo_n_244,
      DIB(0) => inst_vfifo_n_245,
      DIC(1) => inst_vfifo_n_242,
      DIC(0) => inst_vfifo_n_243,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\,
      DOA(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\,
      DOB(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\,
      DOB(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\,
      DOC(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\,
      DOC(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\,
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_234,
      DIA(0) => inst_vfifo_n_235,
      DIB(1) => \gvfifo_top/mcpf_inst/WR_DATA\(15),
      DIB(0) => inst_vfifo_n_233,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\,
      DOA(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\,
      DOB(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\,
      DOB(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\,
      DOC(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_240,
      DIA(0) => inst_vfifo_n_241,
      DIB(1) => inst_vfifo_n_238,
      DIB(0) => inst_vfifo_n_239,
      DIC(1) => inst_vfifo_n_236,
      DIC(0) => inst_vfifo_n_237,
      DID(1 downto 0) => B"00",
      DOA(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\,
      DOA(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\,
      DOB(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\,
      DOB(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\,
      DOC(1) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\,
      DOC(0) => \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\,
      DOD(1 downto 0) => \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0\,
      CO(2) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1\,
      CO(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2\,
      CO(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_1_0_5_i_9__0_n_0\,
      O(3) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4\,
      O(2) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5\,
      O(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6\,
      O(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_10__1_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__0_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__0_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__0_n_0\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0\,
      CO(3) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0\,
      CO(2) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1\,
      CO(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2\,
      CO(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4\,
      O(2) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5\,
      O(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6\,
      O(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7\,
      S(3) => \ram_reg_0_1_0_5_i_14__1_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__0_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__0_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__0_n_0\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(3) => \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED\(3),
      CO(2) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1\,
      CO(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2\,
      CO(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4\,
      O(2) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5\,
      O(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6\,
      O(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7\,
      S(3) => inst_vfifo_n_224,
      S(2) => \ram_reg_0_1_12_15_i_8__0_n_0\,
      S(1) => \ram_reg_0_1_12_15_i_9__0_n_0\,
      S(0) => \ram_reg_0_1_12_15_i_10__0_n_0\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0\,
      CO(3) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(2) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1\,
      CO(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2\,
      CO(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4\,
      O(2) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5\,
      O(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6\,
      O(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7\,
      S(3) => \ram_reg_0_1_6_11_i_8__0_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__0_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__0_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__0_n_0\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_1_0_0_i_1__2_n_0\,
      DPO => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\,
      DPRA0 => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_1_0_0_i_1__2_n_0\,
      DPO => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      DPRA0 => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_222,
      DIA(0) => inst_vfifo_n_223,
      DIB(1) => inst_vfifo_n_220,
      DIB(0) => inst_vfifo_n_221,
      DIC(1) => inst_vfifo_n_218,
      DIC(0) => inst_vfifo_n_219,
      DID(1 downto 0) => B"00",
      DOA(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\,
      DOA(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      DOB(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      DOB(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\,
      DOC(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      DOC(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_210,
      DIA(0) => inst_vfifo_n_211,
      DIB(1) => inst_vfifo_n_208,
      DIB(0) => inst_vfifo_n_209,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0\,
      DOA(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1\,
      DOB(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2\,
      DOB(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\,
      DOC(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_216,
      DIA(0) => inst_vfifo_n_217,
      DIB(1) => inst_vfifo_n_214,
      DIB(0) => inst_vfifo_n_215,
      DIC(1) => inst_vfifo_n_212,
      DIC(0) => inst_vfifo_n_213,
      DID(1 downto 0) => B"00",
      DOA(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      DOA(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      DOB(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      DOB(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      DOC(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      DOC(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_222,
      DIA(0) => inst_vfifo_n_223,
      DIB(1) => inst_vfifo_n_220,
      DIB(0) => inst_vfifo_n_221,
      DIC(1) => inst_vfifo_n_218,
      DIC(0) => inst_vfifo_n_219,
      DID(1 downto 0) => B"00",
      DOA(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\,
      DOA(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\,
      DOB(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\,
      DOB(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\,
      DOC(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\,
      DOC(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\,
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_210,
      DIA(0) => inst_vfifo_n_211,
      DIB(1) => inst_vfifo_n_208,
      DIB(0) => inst_vfifo_n_209,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\,
      DOA(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\,
      DOB(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\,
      DOB(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\,
      DOC(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_216,
      DIA(0) => inst_vfifo_n_217,
      DIB(1) => inst_vfifo_n_214,
      DIB(0) => inst_vfifo_n_215,
      DIC(1) => inst_vfifo_n_212,
      DIC(0) => inst_vfifo_n_213,
      DID(1 downto 0) => B"00",
      DOA(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\,
      DOA(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\,
      DOB(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\,
      DOB(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\,
      DOC(1) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\,
      DOC(0) => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\,
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0\,
      CO(2) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_1\,
      CO(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_2\,
      CO(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ram_reg_0_1_0_5_i_9_n_0,
      O(3 downto 0) => \gvfifo_top/mctf_inst/p_0_in1_in\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_10__0_n_0\,
      S(2) => ram_reg_0_1_0_5_i_11_n_0,
      S(1) => ram_reg_0_1_0_5_i_12_n_0,
      S(0) => ram_reg_0_1_0_5_i_13_n_0
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0\,
      CO(3) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0\,
      CO(2) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_1\,
      CO(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_2\,
      CO(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gvfifo_top/mctf_inst/p_0_in1_in\(7 downto 4),
      S(3) => \ram_reg_0_1_0_5_i_14__0_n_0\,
      S(2) => ram_reg_0_1_0_5_i_15_n_0,
      S(1) => ram_reg_0_1_0_5_i_16_n_0,
      S(0) => ram_reg_0_1_0_5_i_17_n_0
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(3) => \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED\(3),
      CO(2) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_1\,
      CO(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_2\,
      CO(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gvfifo_top/mctf_inst/p_0_in1_in\(15 downto 12),
      S(3) => inst_vfifo_n_204,
      S(2) => ram_reg_0_1_12_15_i_8_n_0,
      S(1) => ram_reg_0_1_12_15_i_9_n_0,
      S(0) => ram_reg_0_1_12_15_i_10_n_0
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0\,
      CO(3) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0\,
      CO(2) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1\,
      CO(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2\,
      CO(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gvfifo_top/mctf_inst/p_0_in1_in\(11 downto 8),
      S(3) => ram_reg_0_1_6_11_i_8_n_0,
      S(2) => ram_reg_0_1_6_11_i_9_n_0,
      S(1) => ram_reg_0_1_6_11_i_10_n_0,
      S(0) => ram_reg_0_1_6_11_i_11_n_0
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_1_0_0_i_1__1_n_0\,
      DPO => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\,
      DPRA0 => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_1_0_0_i_1__1_n_0\,
      DPO => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0\,
      DPRA0 => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_202,
      DIA(0) => inst_vfifo_n_203,
      DIB(1) => inst_vfifo_n_200,
      DIB(0) => inst_vfifo_n_201,
      DIC(1) => inst_vfifo_n_198,
      DIC(0) => inst_vfifo_n_199,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(16 downto 15),
      DOB(1 downto 0) => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(18 downto 17),
      DOC(1 downto 0) => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(20 downto 19),
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_190,
      DIA(0) => inst_vfifo_n_191,
      DIB(1) => \gvfifo_top/mctf_inst/WR_DATA\(15),
      DIB(0) => inst_vfifo_n_189,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(28 downto 27),
      DOB(1 downto 0) => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(30 downto 29),
      DOC(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_196,
      DIA(0) => inst_vfifo_n_197,
      DIB(1) => inst_vfifo_n_194,
      DIB(0) => inst_vfifo_n_195,
      DIC(1) => inst_vfifo_n_192,
      DIC(0) => inst_vfifo_n_193,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(22 downto 21),
      DOB(1 downto 0) => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(24 downto 23),
      DOC(1 downto 0) => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(26 downto 25),
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_202,
      DIA(0) => inst_vfifo_n_203,
      DIB(1) => inst_vfifo_n_200,
      DIB(0) => inst_vfifo_n_201,
      DIC(1) => inst_vfifo_n_198,
      DIC(0) => inst_vfifo_n_199,
      DID(1 downto 0) => B"00",
      DOA(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0\,
      DOA(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1\,
      DOB(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2\,
      DOB(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3\,
      DOC(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4\,
      DOC(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5\,
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_190,
      DIA(0) => inst_vfifo_n_191,
      DIB(1) => \gvfifo_top/mctf_inst/WR_DATA\(15),
      DIB(0) => inst_vfifo_n_189,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0\,
      DOA(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1\,
      DOB(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2\,
      DOB(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3\,
      DOC(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int\,
      DIA(1) => inst_vfifo_n_196,
      DIA(0) => inst_vfifo_n_197,
      DIB(1) => inst_vfifo_n_194,
      DIB(0) => inst_vfifo_n_195,
      DIC(1) => inst_vfifo_n_192,
      DIC(0) => inst_vfifo_n_193,
      DID(1 downto 0) => B"00",
      DOA(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0\,
      DOA(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1\,
      DOB(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2\,
      DOB(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3\,
      DOC(1) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4\,
      DOC(0) => \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5\,
      DOD(1 downto 0) => \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int\
    );
ram_reg_0_1_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\,
      I1 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i\(98),
      I2 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i\,
      O => ram_reg_0_1_0_0_i_1_n_0
    );
ram_reg_0_1_0_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => inst_vfifo_n_178,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1\,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4\,
      I3 => inst_vfifo_n_179,
      O => ram_reg_0_1_0_0_i_10_n_0
    );
\ram_reg_0_1_0_0_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0\,
      I1 => inst_vfifo_n_229,
      I2 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1\,
      I3 => inst_vfifo_n_230,
      O => \ram_reg_0_1_0_0_i_10__1_n_0\
    );
\ram_reg_0_1_0_0_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0\,
      I1 => inst_vfifo_n_275,
      I2 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1\,
      I3 => inst_vfifo_n_276,
      O => \ram_reg_0_1_0_0_i_10__3_n_0\
    );
ram_reg_0_1_0_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => inst_vfifo_n_180,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5\,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2\,
      I3 => inst_vfifo_n_181,
      O => ram_reg_0_1_0_0_i_11_n_0
    );
\ram_reg_0_1_0_0_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => inst_vfifo_n_227,
      I1 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2\,
      I2 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\,
      I3 => inst_vfifo_n_228,
      O => \ram_reg_0_1_0_0_i_11__1_n_0\
    );
\ram_reg_0_1_0_0_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => inst_vfifo_n_273,
      I1 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2\,
      I2 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\,
      I3 => inst_vfifo_n_274,
      O => \ram_reg_0_1_0_0_i_11__3_n_0\
    );
ram_reg_0_1_0_0_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_0_i_21_n_0,
      CO(3) => ram_reg_0_1_0_0_i_12_n_0,
      CO(2) => ram_reg_0_1_0_0_i_12_n_1,
      CO(1) => ram_reg_0_1_0_0_i_12_n_2,
      CO(0) => ram_reg_0_1_0_0_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ram_reg_0_1_0_0_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_0_1_0_0_i_22_n_0,
      S(2) => ram_reg_0_1_0_0_i_23_n_0,
      S(1) => ram_reg_0_1_0_0_i_24_n_0,
      S(0) => ram_reg_0_1_0_0_i_25_n_0
    );
ram_reg_0_1_0_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3\,
      I1 => inst_vfifo_n_182,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0\,
      I3 => inst_vfifo_n_183,
      O => ram_reg_0_1_0_0_i_13_n_0
    );
\ram_reg_0_1_0_0_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      I1 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      O => \ram_reg_0_1_0_0_i_13__1_n_0\
    );
\ram_reg_0_1_0_0_i_13__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      I1 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      O => \ram_reg_0_1_0_0_i_13__3_n_0\
    );
ram_reg_0_1_0_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1\,
      I1 => inst_vfifo_n_184,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4\,
      I3 => inst_vfifo_n_185,
      O => ram_reg_0_1_0_0_i_14_n_0
    );
\ram_reg_0_1_0_0_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      I1 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      O => \ram_reg_0_1_0_0_i_14__1_n_0\
    );
\ram_reg_0_1_0_0_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      I1 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      O => \ram_reg_0_1_0_0_i_14__3_n_0\
    );
ram_reg_0_1_0_0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => inst_vfifo_n_184,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1\,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4\,
      I3 => inst_vfifo_n_185,
      O => ram_reg_0_1_0_0_i_16_n_0
    );
\ram_reg_0_1_0_0_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\,
      I1 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      O => \ram_reg_0_1_0_0_i_16__1_n_0\
    );
\ram_reg_0_1_0_0_i_16__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\,
      I1 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      O => \ram_reg_0_1_0_0_i_16__3_n_0\
    );
ram_reg_0_1_0_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2\,
      O => ram_reg_0_1_0_0_i_17_n_0
    );
\ram_reg_0_1_0_0_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      I1 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      O => \ram_reg_0_1_0_0_i_17__1_n_0\
    );
\ram_reg_0_1_0_0_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      I1 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      O => \ram_reg_0_1_0_0_i_17__3_n_0\
    );
ram_reg_0_1_0_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0\,
      O => ram_reg_0_1_0_0_i_18_n_0
    );
\ram_reg_0_1_0_0_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      I1 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      O => \ram_reg_0_1_0_0_i_18__1_n_0\
    );
\ram_reg_0_1_0_0_i_18__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      I1 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      O => \ram_reg_0_1_0_0_i_18__3_n_0\
    );
\ram_reg_0_1_0_0_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      I1 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\,
      O => \ram_reg_0_1_0_0_i_19__0_n_0\
    );
\ram_reg_0_1_0_0_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      I1 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\,
      O => \ram_reg_0_1_0_0_i_19__2_n_0\
    );
\ram_reg_0_1_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\,
      I1 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      I2 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i\,
      O => \ram_reg_0_1_0_0_i_1__0_n_0\
    );
\ram_reg_0_1_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      I2 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i\,
      O => \ram_reg_0_1_0_0_i_1__1_n_0\
    );
\ram_reg_0_1_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      I2 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i\,
      O => \ram_reg_0_1_0_0_i_1__2_n_0\
    );
\ram_reg_0_1_0_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      I2 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i\,
      O => \ram_reg_0_1_0_0_i_1__3_n_0\
    );
\ram_reg_0_1_0_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      I2 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i\,
      O => \ram_reg_0_1_0_0_i_1__4_n_0\
    );
\ram_reg_0_1_0_0_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\,
      I1 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      O => \ram_reg_0_1_0_0_i_20__0_n_0\
    );
\ram_reg_0_1_0_0_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\,
      I1 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      O => \ram_reg_0_1_0_0_i_20__2_n_0\
    );
ram_reg_0_1_0_0_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_0_i_21_n_0,
      CO(2) => ram_reg_0_1_0_0_i_21_n_1,
      CO(1) => ram_reg_0_1_0_0_i_21_n_2,
      CO(0) => ram_reg_0_1_0_0_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ram_reg_0_1_0_0_i_27_n_0,
      O(3 downto 0) => NLW_ram_reg_0_1_0_0_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_0_1_0_0_i_28_n_0,
      S(2) => ram_reg_0_1_0_0_i_29_n_0,
      S(1) => ram_reg_0_1_0_0_i_30_n_0,
      S(0) => ram_reg_0_1_0_0_i_31_n_0
    );
ram_reg_0_1_0_0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4\,
      O => ram_reg_0_1_0_0_i_22_n_0
    );
ram_reg_0_1_0_0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2\,
      O => ram_reg_0_1_0_0_i_23_n_0
    );
ram_reg_0_1_0_0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0\,
      O => ram_reg_0_1_0_0_i_24_n_0
    );
ram_reg_0_1_0_0_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      O => ram_reg_0_1_0_0_i_25_n_0
    );
ram_reg_0_1_0_0_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      O => ram_reg_0_1_0_0_i_27_n_0
    );
ram_reg_0_1_0_0_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      O => ram_reg_0_1_0_0_i_28_n_0
    );
ram_reg_0_1_0_0_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      O => ram_reg_0_1_0_0_i_29_n_0
    );
ram_reg_0_1_0_0_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      O => ram_reg_0_1_0_0_i_30_n_0
    );
ram_reg_0_1_0_0_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      I1 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      O => ram_reg_0_1_0_0_i_31_n_0
    );
ram_reg_0_1_0_0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_0_i_5_n_0,
      CO(3) => NLW_ram_reg_0_1_0_0_i_4_CO_UNCONNECTED(3),
      CO(2) => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      CO(1) => ram_reg_0_1_0_0_i_4_n_2,
      CO(0) => ram_reg_0_1_0_0_i_4_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => inst_vfifo_n_186,
      DI(1) => ram_reg_0_1_0_0_i_7_n_0,
      DI(0) => \ram_reg_0_1_0_0_i_8__3_n_0\,
      O(3 downto 0) => NLW_ram_reg_0_1_0_0_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => inst_vfifo_n_377,
      S(1) => ram_reg_0_1_0_0_i_10_n_0,
      S(0) => ram_reg_0_1_0_0_i_11_n_0
    );
\ram_reg_0_1_0_0_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_0_i_5__1_n_0\,
      CO(3 downto 1) => \NLW_ram_reg_0_1_0_0_i_4__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => inst_vfifo_n_226,
      O(3 downto 0) => \NLW_ram_reg_0_1_0_0_i_4__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ram_reg_0_1_0_0_i_7__1_n_0\
    );
\ram_reg_0_1_0_0_i_4__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_0_i_5__3_n_0\,
      CO(3 downto 1) => \NLW_ram_reg_0_1_0_0_i_4__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => inst_vfifo_n_272,
      O(3 downto 0) => \NLW_ram_reg_0_1_0_0_i_4__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ram_reg_0_1_0_0_i_7__3_n_0\
    );
ram_reg_0_1_0_0_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_0_i_12_n_0,
      CO(3) => ram_reg_0_1_0_0_i_5_n_0,
      CO(2) => ram_reg_0_1_0_0_i_5_n_1,
      CO(1) => ram_reg_0_1_0_0_i_5_n_2,
      CO(0) => ram_reg_0_1_0_0_i_5_n_3,
      CYINIT => '0',
      DI(3) => ram_reg_0_1_0_0_i_13_n_0,
      DI(2) => ram_reg_0_1_0_0_i_14_n_0,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => NLW_ram_reg_0_1_0_0_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => inst_vfifo_n_177,
      S(2) => ram_reg_0_1_0_0_i_16_n_0,
      S(1) => ram_reg_0_1_0_0_i_17_n_0,
      S(0) => ram_reg_0_1_0_0_i_18_n_0
    );
\ram_reg_0_1_0_0_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_0_i_8__0_n_0\,
      CO(3) => \ram_reg_0_1_0_0_i_5__1_n_0\,
      CO(2) => \ram_reg_0_1_0_0_i_5__1_n_1\,
      CO(1) => \ram_reg_0_1_0_0_i_5__1_n_2\,
      CO(0) => \ram_reg_0_1_0_0_i_5__1_n_3\,
      CYINIT => '0',
      DI(3) => \ram_reg_0_1_0_0_i_9__0_n_0\,
      DI(2) => \ram_reg_0_1_0_0_i_10__1_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_ram_reg_0_1_0_0_i_5__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_0_1_0_0_i_11__1_n_0\,
      S(2) => inst_vfifo_n_225,
      S(1) => \ram_reg_0_1_0_0_i_13__1_n_0\,
      S(0) => \ram_reg_0_1_0_0_i_14__1_n_0\
    );
\ram_reg_0_1_0_0_i_5__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_0_i_8__2_n_0\,
      CO(3) => \ram_reg_0_1_0_0_i_5__3_n_0\,
      CO(2) => \ram_reg_0_1_0_0_i_5__3_n_1\,
      CO(1) => \ram_reg_0_1_0_0_i_5__3_n_2\,
      CO(0) => \ram_reg_0_1_0_0_i_5__3_n_3\,
      CYINIT => '0',
      DI(3) => \ram_reg_0_1_0_0_i_9__2_n_0\,
      DI(2) => \ram_reg_0_1_0_0_i_10__3_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_ram_reg_0_1_0_0_i_5__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_0_1_0_0_i_11__3_n_0\,
      S(2) => inst_vfifo_n_271,
      S(1) => \ram_reg_0_1_0_0_i_13__3_n_0\,
      S(0) => \ram_reg_0_1_0_0_i_14__3_n_0\
    );
ram_reg_0_1_0_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1\,
      I1 => inst_vfifo_n_178,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4\,
      I3 => inst_vfifo_n_179,
      O => ram_reg_0_1_0_0_i_7_n_0
    );
\ram_reg_0_1_0_0_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_vfifo_n_226,
      O => \ram_reg_0_1_0_0_i_7__1_n_0\
    );
\ram_reg_0_1_0_0_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_vfifo_n_272,
      O => \ram_reg_0_1_0_0_i_7__3_n_0\
    );
\ram_reg_0_1_0_0_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_0_i_8__0_n_0\,
      CO(2) => \ram_reg_0_1_0_0_i_8__0_n_1\,
      CO(1) => \ram_reg_0_1_0_0_i_8__0_n_2\,
      CO(0) => \ram_reg_0_1_0_0_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_1_0_0_i_16__1_n_0\,
      O(3 downto 0) => \NLW_ram_reg_0_1_0_0_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_0_1_0_0_i_17__1_n_0\,
      S(2) => \ram_reg_0_1_0_0_i_18__1_n_0\,
      S(1) => \ram_reg_0_1_0_0_i_19__0_n_0\,
      S(0) => \ram_reg_0_1_0_0_i_20__0_n_0\
    );
\ram_reg_0_1_0_0_i_8__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_0_i_8__2_n_0\,
      CO(2) => \ram_reg_0_1_0_0_i_8__2_n_1\,
      CO(1) => \ram_reg_0_1_0_0_i_8__2_n_2\,
      CO(0) => \ram_reg_0_1_0_0_i_8__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_1_0_0_i_16__3_n_0\,
      O(3 downto 0) => \NLW_ram_reg_0_1_0_0_i_8__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_0_1_0_0_i_17__3_n_0\,
      S(2) => \ram_reg_0_1_0_0_i_18__3_n_0\,
      S(1) => \ram_reg_0_1_0_0_i_19__2_n_0\,
      S(0) => \ram_reg_0_1_0_0_i_20__2_n_0\
    );
\ram_reg_0_1_0_0_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5\,
      I1 => inst_vfifo_n_180,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2\,
      I3 => inst_vfifo_n_181,
      O => \ram_reg_0_1_0_0_i_8__3_n_0\
    );
\ram_reg_0_1_0_0_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2\,
      I1 => inst_vfifo_n_227,
      I2 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\,
      I3 => inst_vfifo_n_228,
      O => \ram_reg_0_1_0_0_i_9__0_n_0\
    );
\ram_reg_0_1_0_0_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2\,
      I1 => inst_vfifo_n_273,
      I2 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\,
      I3 => inst_vfifo_n_274,
      O => \ram_reg_0_1_0_0_i_9__2_n_0\
    );
\ram_reg_0_1_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0\,
      I1 => \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1\,
      I2 => \gvfifo_top/garb/mem_init_done\,
      O => \ram_reg_0_1_0_3_i_2__0_n_0\
    );
\ram_reg_0_1_0_3_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \gvfifo_top/garb/mem_init_done\,
      I1 => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3\,
      I2 => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0\,
      I3 => \gvfifo_top/argen_to_mctf_tvalid\,
      I4 => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1\,
      I5 => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_2\,
      O => \gvfifo_top/garb/wr_data_gcnt\(3)
    );
\ram_reg_0_1_0_3_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1\,
      I1 => \gvfifo_top/argen_to_mctf_tvalid\,
      I2 => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0\,
      I3 => \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3\,
      I4 => \gvfifo_top/garb/mem_init_done\,
      O => \ram_reg_0_1_0_3_i_5__0_n_0\
    );
ram_reg_0_1_0_5_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(3),
      O => ram_reg_0_1_0_5_i_10_n_0
    );
\ram_reg_0_1_0_5_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(18),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_10__0_n_0\
    );
\ram_reg_0_1_0_5_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_10__1_n_0\
    );
\ram_reg_0_1_0_5_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(16),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_10__2_n_0\
    );
\ram_reg_0_1_0_5_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_10__3_n_0\
    );
ram_reg_0_1_0_5_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(17),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_0_5_i_11_n_0
    );
\ram_reg_0_1_0_5_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_11__0_n_0\
    );
\ram_reg_0_1_0_5_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(15),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_11__1_n_0\
    );
\ram_reg_0_1_0_5_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_11__2_n_0\
    );
\ram_reg_0_1_0_5_i_11__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(3),
      O => \ram_reg_0_1_0_5_i_11__3_n_0\
    );
ram_reg_0_1_0_5_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(16),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_0_5_i_12_n_0
    );
\ram_reg_0_1_0_5_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_12__0_n_0\
    );
\ram_reg_0_1_0_5_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(14),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_12__1_n_0\
    );
\ram_reg_0_1_0_5_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_12__2_n_0\
    );
\ram_reg_0_1_0_5_i_12__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(2),
      O => \ram_reg_0_1_0_5_i_12__3_n_0\
    );
ram_reg_0_1_0_5_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      I1 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(15),
      O => ram_reg_0_1_0_5_i_13_n_0
    );
\ram_reg_0_1_0_5_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      I1 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      O => \ram_reg_0_1_0_5_i_13__0_n_0\
    );
\ram_reg_0_1_0_5_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      I1 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(13),
      O => \ram_reg_0_1_0_5_i_13__1_n_0\
    );
\ram_reg_0_1_0_5_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      I1 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      O => \ram_reg_0_1_0_5_i_13__2_n_0\
    );
\ram_reg_0_1_0_5_i_13__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(1),
      O => \ram_reg_0_1_0_5_i_13__3_n_0\
    );
ram_reg_0_1_0_5_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(0),
      O => ram_reg_0_1_0_5_i_14_n_0
    );
\ram_reg_0_1_0_5_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(22),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_14__0_n_0\
    );
\ram_reg_0_1_0_5_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_14__1_n_0\
    );
\ram_reg_0_1_0_5_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(20),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_14__2_n_0\
    );
\ram_reg_0_1_0_5_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_14__3_n_0\
    );
ram_reg_0_1_0_5_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(21),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_0_5_i_15_n_0
    );
\ram_reg_0_1_0_5_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_15__0_n_0\
    );
\ram_reg_0_1_0_5_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(19),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_15__1_n_0\
    );
\ram_reg_0_1_0_5_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_15__2_n_0\
    );
\ram_reg_0_1_0_5_i_15__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(7),
      O => \ram_reg_0_1_0_5_i_15__3_n_0\
    );
ram_reg_0_1_0_5_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(20),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_0_5_i_16_n_0
    );
\ram_reg_0_1_0_5_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_16__0_n_0\
    );
\ram_reg_0_1_0_5_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(18),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_16__1_n_0\
    );
\ram_reg_0_1_0_5_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_16__2_n_0\
    );
\ram_reg_0_1_0_5_i_16__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(6),
      O => \ram_reg_0_1_0_5_i_16__3_n_0\
    );
ram_reg_0_1_0_5_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(19),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_0_5_i_17_n_0
    );
\ram_reg_0_1_0_5_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_17__0_n_0\
    );
\ram_reg_0_1_0_5_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(17),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_17__1_n_0\
    );
\ram_reg_0_1_0_5_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_17__2_n_0\
    );
\ram_reg_0_1_0_5_i_17__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(5),
      O => \ram_reg_0_1_0_5_i_17__3_n_0\
    );
ram_reg_0_1_0_5_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(4),
      O => ram_reg_0_1_0_5_i_18_n_0
    );
\ram_reg_0_1_0_5_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1\,
      O => \ram_reg_0_1_0_5_i_5__7_n_0\
    );
\ram_reg_0_1_0_5_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4\,
      O => \ram_reg_0_1_0_5_i_6__5_n_0\
    );
\ram_reg_0_1_0_5_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(6),
      O => \ram_reg_0_1_0_5_i_7__1_n_0\
    );
\ram_reg_0_1_0_5_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5\,
      O => \ram_reg_0_1_0_5_i_7__2_n_0\
    );
\ram_reg_0_1_0_5_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2\,
      O => \ram_reg_0_1_0_5_i_8__1_n_0\
    );
\ram_reg_0_1_0_5_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(5),
      O => \ram_reg_0_1_0_5_i_8__2_n_0\
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(15),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_0_5_i_9_n_0
    );
\ram_reg_0_1_0_5_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_9__0_n_0\
    );
\ram_reg_0_1_0_5_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(13),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_9__1_n_0\
    );
\ram_reg_0_1_0_5_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_0_5_i_9__2_n_0\
    );
\ram_reg_0_1_0_5_i_9__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(4),
      O => \ram_reg_0_1_0_5_i_9__3_n_0\
    );
ram_reg_0_1_12_15_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(27),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_12_15_i_10_n_0
    );
\ram_reg_0_1_12_15_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_12_15_i_10__0_n_0\
    );
\ram_reg_0_1_12_15_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(25),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_12_15_i_10__1_n_0\
    );
\ram_reg_0_1_12_15_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_12_15_i_10__2_n_0\
    );
\ram_reg_0_1_12_15_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(15),
      O => \ram_reg_0_1_12_15_i_6__3_n_0\
    );
\ram_reg_0_1_12_15_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(14),
      O => \ram_reg_0_1_12_15_i_7__3_n_0\
    );
ram_reg_0_1_12_15_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(29),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_12_15_i_8_n_0
    );
\ram_reg_0_1_12_15_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_12_15_i_8__0_n_0\
    );
\ram_reg_0_1_12_15_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(27),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_12_15_i_8__1_n_0\
    );
\ram_reg_0_1_12_15_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_12_15_i_8__2_n_0\
    );
\ram_reg_0_1_12_15_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(13),
      O => \ram_reg_0_1_12_15_i_8__3_n_0\
    );
ram_reg_0_1_12_15_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(28),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_12_15_i_9_n_0
    );
\ram_reg_0_1_12_15_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_12_15_i_9__0_n_0\
    );
\ram_reg_0_1_12_15_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(26),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_12_15_i_9__1_n_0\
    );
\ram_reg_0_1_12_15_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_12_15_i_9__2_n_0\
    );
\ram_reg_0_1_12_15_i_9__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(12),
      O => \ram_reg_0_1_12_15_i_9__3_n_0\
    );
ram_reg_0_1_12_17_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(16),
      O => ram_reg_0_1_12_17_i_10_n_0
    );
\ram_reg_0_1_12_17_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5\,
      O => \ram_reg_0_1_12_17_i_10__0_n_0\
    );
\ram_reg_0_1_12_17_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(16),
      O => \ram_reg_0_1_12_17_i_10__1_n_0\
    );
ram_reg_0_1_12_17_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(15),
      O => ram_reg_0_1_12_17_i_11_n_0
    );
\ram_reg_0_1_12_17_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2\,
      O => \ram_reg_0_1_12_17_i_11__0_n_0\
    );
\ram_reg_0_1_12_17_i_11__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(15),
      O => \ram_reg_0_1_12_17_i_11__1_n_0\
    );
ram_reg_0_1_12_17_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(18),
      O => ram_reg_0_1_12_17_i_8_n_0
    );
\ram_reg_0_1_12_17_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1\,
      O => \ram_reg_0_1_12_17_i_8__0_n_0\
    );
\ram_reg_0_1_12_17_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(18),
      O => \ram_reg_0_1_12_17_i_8__1_n_0\
    );
ram_reg_0_1_12_17_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(17),
      O => ram_reg_0_1_12_17_i_9_n_0
    );
\ram_reg_0_1_12_17_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4\,
      O => \ram_reg_0_1_12_17_i_9__0_n_0\
    );
\ram_reg_0_1_12_17_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(17),
      O => \ram_reg_0_1_12_17_i_9__1_n_0\
    );
ram_reg_0_1_18_23_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(21),
      O => ram_reg_0_1_18_23_i_10_n_0
    );
\ram_reg_0_1_18_23_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2\,
      O => \ram_reg_0_1_18_23_i_10__0_n_0\
    );
\ram_reg_0_1_18_23_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(21),
      O => \ram_reg_0_1_18_23_i_10__1_n_0\
    );
ram_reg_0_1_18_23_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(20),
      O => ram_reg_0_1_18_23_i_11_n_0
    );
\ram_reg_0_1_18_23_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3\,
      O => \ram_reg_0_1_18_23_i_11__0_n_0\
    );
\ram_reg_0_1_18_23_i_11__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(20),
      O => \ram_reg_0_1_18_23_i_11__1_n_0\
    );
ram_reg_0_1_18_23_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(19),
      O => ram_reg_0_1_18_23_i_12_n_0
    );
\ram_reg_0_1_18_23_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0\,
      O => \ram_reg_0_1_18_23_i_12__0_n_0\
    );
\ram_reg_0_1_18_23_i_12__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(19),
      O => \ram_reg_0_1_18_23_i_12__1_n_0\
    );
ram_reg_0_1_18_23_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(26),
      O => ram_reg_0_1_18_23_i_13_n_0
    );
\ram_reg_0_1_18_23_i_13__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3\,
      O => \ram_reg_0_1_18_23_i_13__0_n_0\
    );
\ram_reg_0_1_18_23_i_13__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(26),
      O => \ram_reg_0_1_18_23_i_13__1_n_0\
    );
ram_reg_0_1_18_23_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(25),
      O => ram_reg_0_1_18_23_i_14_n_0
    );
\ram_reg_0_1_18_23_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0\,
      O => \ram_reg_0_1_18_23_i_14__0_n_0\
    );
\ram_reg_0_1_18_23_i_14__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(25),
      O => \ram_reg_0_1_18_23_i_14__1_n_0\
    );
ram_reg_0_1_18_23_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(24),
      O => ram_reg_0_1_18_23_i_15_n_0
    );
\ram_reg_0_1_18_23_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1\,
      O => \ram_reg_0_1_18_23_i_15__0_n_0\
    );
\ram_reg_0_1_18_23_i_15__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(24),
      O => \ram_reg_0_1_18_23_i_15__1_n_0\
    );
ram_reg_0_1_18_23_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(23),
      O => ram_reg_0_1_18_23_i_16_n_0
    );
\ram_reg_0_1_18_23_i_16__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4\,
      O => \ram_reg_0_1_18_23_i_16__0_n_0\
    );
\ram_reg_0_1_18_23_i_16__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(23),
      O => \ram_reg_0_1_18_23_i_16__1_n_0\
    );
ram_reg_0_1_18_23_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(22),
      O => ram_reg_0_1_18_23_i_9_n_0
    );
\ram_reg_0_1_18_23_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5\,
      O => \ram_reg_0_1_18_23_i_9__0_n_0\
    );
\ram_reg_0_1_18_23_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(22),
      O => \ram_reg_0_1_18_23_i_9__1_n_0\
    );
ram_reg_0_1_24_29_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(29),
      O => ram_reg_0_1_24_29_i_10_n_0
    );
\ram_reg_0_1_24_29_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4\,
      O => \ram_reg_0_1_24_29_i_10__0_n_0\
    );
\ram_reg_0_1_24_29_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(28),
      O => \ram_reg_0_1_24_29_i_10__1_n_0\
    );
ram_reg_0_1_24_29_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(28),
      O => ram_reg_0_1_24_29_i_11_n_0
    );
\ram_reg_0_1_24_29_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5\,
      O => \ram_reg_0_1_24_29_i_11__0_n_0\
    );
\ram_reg_0_1_24_29_i_11__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(27),
      O => \ram_reg_0_1_24_29_i_11__1_n_0\
    );
ram_reg_0_1_24_29_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(27),
      O => ram_reg_0_1_24_29_i_12_n_0
    );
\ram_reg_0_1_24_29_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2\,
      O => \ram_reg_0_1_24_29_i_12__0_n_0\
    );
ram_reg_0_1_24_29_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(30),
      O => ram_reg_0_1_24_29_i_8_n_0
    );
ram_reg_0_1_24_29_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(30),
      O => ram_reg_0_1_24_29_i_9_n_0
    );
\ram_reg_0_1_24_29_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1\,
      O => \ram_reg_0_1_24_29_i_9__0_n_0\
    );
\ram_reg_0_1_24_29_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(29),
      O => \ram_reg_0_1_24_29_i_9__1_n_0\
    );
ram_reg_0_1_30_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECEFFFF"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(31),
      I1 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i\(98),
      I2 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i\,
      I3 => \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_7\,
      I4 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i\,
      O => ram_reg_0_1_30_31_i_1_n_0
    );
\ram_reg_0_1_30_31_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECEFFFF"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0\,
      I1 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      I2 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i\,
      I3 => \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7\,
      I4 => \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i\,
      O => \ram_reg_0_1_30_31_i_1__0_n_0\
    );
ram_reg_0_1_30_31_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(31),
      O => ram_reg_0_1_30_31_i_4_n_0
    );
\ram_reg_0_1_30_31_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0\,
      O => \ram_reg_0_1_30_31_i_4__0_n_0\
    );
\ram_reg_0_1_30_31_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(31),
      O => \ram_reg_0_1_30_31_i_4__1_n_0\
    );
ram_reg_0_1_6_11_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(24),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_6_11_i_10_n_0
    );
\ram_reg_0_1_6_11_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_10__0_n_0\
    );
\ram_reg_0_1_6_11_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(22),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_10__1_n_0\
    );
\ram_reg_0_1_6_11_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_10__2_n_0\
    );
\ram_reg_0_1_6_11_i_10__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(9),
      O => \ram_reg_0_1_6_11_i_10__3_n_0\
    );
\ram_reg_0_1_6_11_i_10__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2\,
      O => \ram_reg_0_1_6_11_i_10__4_n_0\
    );
\ram_reg_0_1_6_11_i_10__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(9),
      O => \ram_reg_0_1_6_11_i_10__5_n_0\
    );
ram_reg_0_1_6_11_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(23),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_6_11_i_11_n_0
    );
\ram_reg_0_1_6_11_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_11__0_n_0\
    );
\ram_reg_0_1_6_11_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(21),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_11__1_n_0\
    );
\ram_reg_0_1_6_11_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_11__2_n_0\
    );
\ram_reg_0_1_6_11_i_11__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(8),
      O => \ram_reg_0_1_6_11_i_11__3_n_0\
    );
\ram_reg_0_1_6_11_i_11__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3\,
      O => \ram_reg_0_1_6_11_i_11__4_n_0\
    );
\ram_reg_0_1_6_11_i_11__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(8),
      O => \ram_reg_0_1_6_11_i_11__5_n_0\
    );
ram_reg_0_1_6_11_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(7),
      O => ram_reg_0_1_6_11_i_12_n_0
    );
\ram_reg_0_1_6_11_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0\,
      O => \ram_reg_0_1_6_11_i_12__0_n_0\
    );
ram_reg_0_1_6_11_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(14),
      O => ram_reg_0_1_6_11_i_13_n_0
    );
\ram_reg_0_1_6_11_i_13__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3\,
      O => \ram_reg_0_1_6_11_i_13__0_n_0\
    );
\ram_reg_0_1_6_11_i_13__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(14),
      O => \ram_reg_0_1_6_11_i_13__1_n_0\
    );
ram_reg_0_1_6_11_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(13),
      O => ram_reg_0_1_6_11_i_14_n_0
    );
\ram_reg_0_1_6_11_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0\,
      O => \ram_reg_0_1_6_11_i_14__0_n_0\
    );
\ram_reg_0_1_6_11_i_14__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(13),
      O => \ram_reg_0_1_6_11_i_14__1_n_0\
    );
ram_reg_0_1_6_11_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(12),
      O => ram_reg_0_1_6_11_i_15_n_0
    );
\ram_reg_0_1_6_11_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1\,
      O => \ram_reg_0_1_6_11_i_15__0_n_0\
    );
\ram_reg_0_1_6_11_i_15__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(12),
      O => \ram_reg_0_1_6_11_i_15__1_n_0\
    );
ram_reg_0_1_6_11_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(11),
      O => ram_reg_0_1_6_11_i_16_n_0
    );
\ram_reg_0_1_6_11_i_16__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      O => \ram_reg_0_1_6_11_i_16__0_n_0\
    );
\ram_reg_0_1_6_11_i_16__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_araddr_i(11),
      O => \ram_reg_0_1_6_11_i_16__1_n_0\
    );
ram_reg_0_1_6_11_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(26),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_6_11_i_8_n_0
    );
\ram_reg_0_1_6_11_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_8__0_n_0\
    );
\ram_reg_0_1_6_11_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(24),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_8__1_n_0\
    );
\ram_reg_0_1_6_11_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_8__2_n_0\
    );
\ram_reg_0_1_6_11_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(11),
      O => \ram_reg_0_1_6_11_i_8__3_n_0\
    );
ram_reg_0_1_6_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mctf_inst/S_PAYLOAD_DATA\(25),
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => ram_reg_0_1_6_11_i_9_n_0
    );
\ram_reg_0_1_6_11_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      I1 => \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_9__0_n_0\
    );
\ram_reg_0_1_6_11_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcpf_inst/S_PAYLOAD_DATA\(23),
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_9__1_n_0\
    );
\ram_reg_0_1_6_11_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      I1 => \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr\,
      O => \ram_reg_0_1_6_11_i_9__2_n_0\
    );
\ram_reg_0_1_6_11_i_9__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i\(10),
      O => \ram_reg_0_1_6_11_i_9__3_n_0\
    );
\ram_reg_0_1_6_11_i_9__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5\,
      O => \ram_reg_0_1_6_11_i_9__4_n_0\
    );
\ram_reg_0_1_6_11_i_9__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gvfifo_top/argen_inst/sdpo_int\(10),
      O => \ram_reg_0_1_6_11_i_9__5_n_0\
    );
\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1\: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(5 downto 0),
      ADDRB(5 downto 0) => \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(5 downto 0),
      ADDRC(5 downto 0) => \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(5 downto 0),
      ADDRD(5 downto 0) => \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out\(5 downto 0),
      DIA => \gvfifo_top/awgen_to_mcpf_payload\(0),
      DIB => \gvfifo_top/awgen_to_mcpf_payload\(2),
      DIC => '0',
      DID => '0',
      DOA => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_0\,
      DOB => \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_1\,
      DOC => \NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOC_UNCONNECTED\,
      DOD => \NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOD_UNCONNECTED\,
      WCLK => aclk,
      WE => \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_vfifo_ctrl_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_channel_empty : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of axi_vfifo_ctrl_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_vfifo_ctrl_0 : entity is "axi_vfifo_ctrl_0,axi_vfifo_ctrl_v2_0_9,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of axi_vfifo_ctrl_0 : entity is "axi_vfifo_ctrl_0,axi_vfifo_ctrl_v2_0_9,{x_ipProduct=Vivado 2015.4.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_vfifo_ctrl,x_ipVersion=2.0,x_ipCoreRevision=9,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=virtex7,C_DRAM_BASE_ADDR=80000000,C_HAS_AXIS_TUSER=0,C_AXIS_TDATA_WIDTH=64,C_AXIS_TUSER_WIDTH=1,C_AXIS_TID_WIDTH=1,C_AXI_BURST_SIZE=512,C_AXI_ADDR_WIDTH=32,C_NUM_CHANNEL=2,C_NUM_PAGE_CH0=4096,C_NUM_PAGE_CH1=4096,C_NUM_PAGE_CH2=8,C_NUM_PAGE_CH3=8,C_NUM_PAGE_CH4=8,C_NUM_PAGE_CH5=8,C_NUM_PAGE_CH6=8,C_NUM_PAGE_CH7=8,C_IMPLEMENTATION_TYPE=1,C_HAS_AXIS_TID=1,C_ENABLE_INTERRUPT=0,C_AR_WEIGHT_CH0=8,C_AR_WEIGHT_CH1=8,C_AR_WEIGHT_CH2=8,C_AR_WEIGHT_CH3=8,C_AR_WEIGHT_CH4=8,C_AR_WEIGHT_CH5=8,C_AR_WEIGHT_CH6=8,C_AR_WEIGHT_CH7=8,C_DEASSERT_TREADY=0,C_S2MM_TXN_TIMEOUT_VAL=64}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_vfifo_ctrl_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_vfifo_ctrl_0 : entity is "axi_vfifo_ctrl_v2_0_9,Vivado 2015.4.1";
end axi_vfifo_ctrl_0;

architecture STRUCTURE of axi_vfifo_ctrl_0 is
  signal NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AR_WEIGHT_CH0 : integer;
  attribute C_AR_WEIGHT_CH0 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH1 : integer;
  attribute C_AR_WEIGHT_CH1 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH2 : integer;
  attribute C_AR_WEIGHT_CH2 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH3 : integer;
  attribute C_AR_WEIGHT_CH3 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH4 : integer;
  attribute C_AR_WEIGHT_CH4 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH5 : integer;
  attribute C_AR_WEIGHT_CH5 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH6 : integer;
  attribute C_AR_WEIGHT_CH6 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH7 : integer;
  attribute C_AR_WEIGHT_CH7 of U0 : label is 8;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 64;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_BURST_SIZE : integer;
  attribute C_AXI_BURST_SIZE of U0 : label is 512;
  attribute C_DEASSERT_TREADY : integer;
  attribute C_DEASSERT_TREADY of U0 : label is 0;
  attribute C_DRAM_BASE_ADDR : string;
  attribute C_DRAM_BASE_ADDR of U0 : label is "80000000";
  attribute C_ENABLE_INTERRUPT : integer;
  attribute C_ENABLE_INTERRUPT of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 1;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 1;
  attribute C_NUM_CHANNEL : integer;
  attribute C_NUM_CHANNEL of U0 : label is 2;
  attribute C_NUM_PAGE_CH0 : integer;
  attribute C_NUM_PAGE_CH0 of U0 : label is 4096;
  attribute C_NUM_PAGE_CH1 : integer;
  attribute C_NUM_PAGE_CH1 of U0 : label is 4096;
  attribute C_NUM_PAGE_CH2 : integer;
  attribute C_NUM_PAGE_CH2 of U0 : label is 8;
  attribute C_NUM_PAGE_CH3 : integer;
  attribute C_NUM_PAGE_CH3 of U0 : label is 8;
  attribute C_NUM_PAGE_CH4 : integer;
  attribute C_NUM_PAGE_CH4 of U0 : label is 8;
  attribute C_NUM_PAGE_CH5 : integer;
  attribute C_NUM_PAGE_CH5 of U0 : label is 8;
  attribute C_NUM_PAGE_CH6 : integer;
  attribute C_NUM_PAGE_CH6 of U0 : label is 8;
  attribute C_NUM_PAGE_CH7 : integer;
  attribute C_NUM_PAGE_CH7 of U0 : label is 8;
  attribute C_S2MM_TXN_TIMEOUT_VAL : integer;
  attribute C_S2MM_TXN_TIMEOUT_VAL of U0 : label is 64;
begin
U0: entity work.axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => m_axi_arid(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_aruser(0) => m_axi_aruser(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => m_axi_awid(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awuser(0) => m_axi_awuser(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => m_axi_bid(0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => m_axi_buser(0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rid(0) => m_axi_rid(0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => m_axi_ruser(0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(63 downto 0) => m_axi_wdata(63 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(7 downto 0) => m_axi_wstrb(7 downto 0),
      m_axi_wuser(0) => m_axi_wuser(0),
      m_axi_wvalid => m_axi_wvalid,
      m_axis_tdata(63 downto 0) => m_axis_tdata(63 downto 0),
      m_axis_tdest(0) => m_axis_tdest(0),
      m_axis_tid(0) => m_axis_tid(0),
      m_axis_tkeep(7 downto 0) => m_axis_tkeep(7 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(7 downto 0) => m_axis_tstrb(7 downto 0),
      m_axis_tuser(0) => NLW_U0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(63 downto 0) => s_axis_tdata(63 downto 0),
      s_axis_tdest(0) => s_axis_tdest(0),
      s_axis_tid(0) => s_axis_tid(0),
      s_axis_tkeep(7 downto 0) => s_axis_tkeep(7 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(7 downto 0) => s_axis_tstrb(7 downto 0),
      s_axis_tuser(0) => '1',
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      vfifo_mm2s_channel_empty(1 downto 0) => vfifo_mm2s_channel_empty(1 downto 0),
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_mm2s_rresp_err_intr => NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED,
      vfifo_s2mm_bresp_err_intr => NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED,
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0),
      vfifo_s2mm_overrun_err_intr => NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED
    );
end STRUCTURE;
