## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sun Jan 31 20:30:15 India Standard Time 2021
##
vlib work
vlog +acc  "trafficcontrol.v"
vlog +acc  "timer.v"
vlog +acc  "C:/Xilinx/11.1/ISE/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work timerr glbl
do {timerr_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {timerr.udo}
