#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Aug 31 20:29:35 2024
# Process ID: 145285
# Current directory: /home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.runs/impl_1/vivado.jou
# Running On: prince-ThinkPad-E14-Gen-5, OS: Linux, CPU Frequency: 400.785 MHz, CPU Physical cores: 14, Host memory: 16411 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prince/Documents/capstone/Gesture-AI/vitis_test'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_0_1/design_1_gesture_model_0_0.dcp' for cell 'design_1_i/gesture_model_0'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axis_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2144.312 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7259
INFO: [Netlist 29-17] Analyzing 1556 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-1714] 4 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2413.969 ; gain = 0.000 ; free physical = 635 ; free virtual = 6768
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 221 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 11 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 37 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 17 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances

18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2413.969 ; gain = 1124.117 ; free physical = 643 ; free virtual = 6771
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2413.969 ; gain = 0.000 ; free physical = 556 ; free virtual = 6727

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ddf779ba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.293 ; gain = 316.324 ; free physical = 431 ; free virtual = 6369

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1__0 into driver instance design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/batch_normalization_1_U0/batch_norm_1_variance_V_U/p_Result_33_reg_872[19]_i_2 into driver instance design_1_i/gesture_model_0/inst/batch_normalization_1_U0/batch_norm_1_variance_V_U/p_Result_33_reg_872[53]_i_2, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/batch_normalization_1_U0/batch_norm_1_variance_V_U/p_Result_33_reg_872[19]_i_4 into driver instance design_1_i/gesture_model_0/inst/batch_normalization_1_U0/batch_norm_1_variance_V_U/p_Result_33_reg_872[54]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_0_U0/flow_control_loop_pipe_U/i_fu_76[4]_i_1 into driver instance design_1_i/gesture_model_0/inst/dense_0_U0/flow_control_loop_pipe_U/i_fu_76[4]_i_2, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_0_U0/flow_control_loop_pipe_U/ram_reg_bram_0_i_17__1 into driver instance design_1_i/gesture_model_0/inst/dense_0_U0/flow_control_loop_pipe_U/ram_reg_bram_0_i_26__1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/flow_control_loop_pipe_sequential_init_U/i_cast_reg_1090[4]_i_1 into driver instance design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/flow_control_loop_pipe_sequential_init_U/i_fu_106[4]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291/select_ln1040_reg_801[51]_i_14 into driver instance design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291/select_ln1040_reg_801[62]_i_6, which resulted in an inversion of 52 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/flow_control_loop_pipe_sequential_init_U/output_addr_reg_776[4]_i_1 into driver instance design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/flow_control_loop_pipe_sequential_init_U/i_fu_124[4]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/select_ln1040_reg_799[51]_i_15 into driver instance design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/select_ln1040_reg_799[62]_i_4, which resulted in an inversion of 52 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/max_pooling1d_0_U0/flow_control_loop_pipe_U/i_fu_60[1]_i_1__0 into driver instance design_1_i/gesture_model_0/inst/max_pooling1d_0_U0/flow_control_loop_pipe_U/ram_reg_bram_0_i_46, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/max_pooling1d_0_U0/flow_control_loop_pipe_U/i_fu_60[2]_i_1__0 into driver instance design_1_i/gesture_model_0/inst/max_pooling1d_0_U0/flow_control_loop_pipe_U/ram_reg_bram_0_i_51, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/max_pooling1d_0_U0/flow_control_loop_pipe_U/i_fu_60[4]_i_2 into driver instance design_1_i/gesture_model_0/inst/max_pooling1d_0_U0/flow_control_loop_pipe_U/ram_reg_bram_0_i_42, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/max_pooling1d_0_U0/i_fu_60[3]_i_1 into driver instance design_1_i/gesture_model_0/inst/max_pooling1d_0_U0/ram_reg_bram_0_i_44, which resulted in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 27 inverter(s) to 1493 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18526f18b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3007.184 ; gain = 0.000 ; free physical = 434 ; free virtual = 6026
INFO: [Opt 31-389] Phase Retarget created 146 cells and removed 507 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 28 load pin(s).
Phase 2 Constant propagation | Checksum: 1deb50cb8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3007.184 ; gain = 0.000 ; free physical = 439 ; free virtual = 6031
INFO: [Opt 31-389] Phase Constant propagation created 543 cells and removed 2060 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1871109a3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3007.184 ; gain = 0.000 ; free physical = 372 ; free virtual = 5992
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1902 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1871109a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.199 ; gain = 32.016 ; free physical = 372 ; free virtual = 5992
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1871109a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.199 ; gain = 32.016 ; free physical = 371 ; free virtual = 5992
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f66a906f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.199 ; gain = 32.016 ; free physical = 367 ; free virtual = 5987
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             146  |             507  |                                              0  |
|  Constant propagation         |             543  |            2060  |                                              0  |
|  Sweep                        |               0  |            1902  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3039.199 ; gain = 0.000 ; free physical = 299 ; free virtual = 5892
Ending Logic Optimization Task | Checksum: 122867ab6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3039.199 ; gain = 32.016 ; free physical = 299 ; free virtual = 5892

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 4 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 19d9be0f6

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3645.457 ; gain = 0.000 ; free physical = 610 ; free virtual = 4935
Ending Power Optimization Task | Checksum: 19d9be0f6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3645.457 ; gain = 606.258 ; free physical = 633 ; free virtual = 4958

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19d9be0f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3645.457 ; gain = 0.000 ; free physical = 633 ; free virtual = 4958

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3645.457 ; gain = 0.000 ; free physical = 636 ; free virtual = 4961
Ending Netlist Obfuscation Task | Checksum: 180920b39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3645.457 ; gain = 0.000 ; free physical = 636 ; free virtual = 4961
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3645.457 ; gain = 1231.488 ; free physical = 636 ; free virtual = 4962
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3653.461 ; gain = 0.000 ; free physical = 397 ; free virtual = 4718
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c0a0fcdd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3653.461 ; gain = 0.000 ; free physical = 397 ; free virtual = 4718
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3653.461 ; gain = 0.000 ; free physical = 394 ; free virtual = 4719

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 111ffaf48

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4127.578 ; gain = 474.117 ; free physical = 443 ; free virtual = 4456

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19472498b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 4159.594 ; gain = 506.133 ; free physical = 360 ; free virtual = 4377

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19472498b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 4159.594 ; gain = 506.133 ; free physical = 360 ; free virtual = 4377
Phase 1 Placer Initialization | Checksum: 19472498b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 4159.594 ; gain = 506.133 ; free physical = 359 ; free virtual = 4377

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1aacb65f4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 4175.602 ; gain = 522.141 ; free physical = 330 ; free virtual = 4350

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1aacb65f4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 4175.602 ; gain = 522.141 ; free physical = 329 ; free virtual = 4350

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 14b7f3e00

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 4175.602 ; gain = 522.141 ; free physical = 329 ; free virtual = 4350

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 14b7f3e00

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 4205.957 ; gain = 552.496 ; free physical = 351 ; free virtual = 4331

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1c4512ea6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 4205.957 ; gain = 552.496 ; free physical = 347 ; free virtual = 4335

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1c03c615d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 4235.973 ; gain = 582.512 ; free physical = 350 ; free virtual = 4339

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1c03c615d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 4235.973 ; gain = 582.512 ; free physical = 347 ; free virtual = 4337
Phase 2.1.1 Partition Driven Placement | Checksum: 1c03c615d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 4235.973 ; gain = 582.512 ; free physical = 349 ; free virtual = 4338
Phase 2.1 Floorplanning | Checksum: 2181b8e1f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 4235.973 ; gain = 582.512 ; free physical = 348 ; free virtual = 4338

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2181b8e1f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 4235.973 ; gain = 582.512 ; free physical = 348 ; free virtual = 4338

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2181b8e1f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 4235.973 ; gain = 582.512 ; free physical = 348 ; free virtual = 4338

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 236a85a3d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:31 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 362 ; free virtual = 4353

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 665 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 275 nets or LUTs. Breaked 0 LUT, combined 275 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 14 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 350 ; free virtual = 4344

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            275  |                   275  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            275  |                   275  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16e2dd988

Time (s): cpu = 00:01:15 ; elapsed = 00:00:33 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 308 ; free virtual = 4353
Phase 2.4 Global Placement Core | Checksum: 169f1d5de

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 376 ; free virtual = 4360
Phase 2 Global Placement | Checksum: 169f1d5de

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 383 ; free virtual = 4367

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1997872e8

Time (s): cpu = 00:01:20 ; elapsed = 00:00:34 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 348 ; free virtual = 4331

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16ff4d08a

Time (s): cpu = 00:01:23 ; elapsed = 00:00:35 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 354 ; free virtual = 4335

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: d8d6c346

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 340 ; free virtual = 4321

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 15190eeba

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 348 ; free virtual = 4329

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: dc2074b1

Time (s): cpu = 00:01:25 ; elapsed = 00:00:37 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 352 ; free virtual = 4333
Phase 3.3.3 Slice Area Swap | Checksum: dc2074b1

Time (s): cpu = 00:01:25 ; elapsed = 00:00:37 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 352 ; free virtual = 4333
Phase 3.3 Small Shape DP | Checksum: 173b59fa3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:38 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 358 ; free virtual = 4343

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1948da08c

Time (s): cpu = 00:01:29 ; elapsed = 00:00:39 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 360 ; free virtual = 4344

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 13c12c692

Time (s): cpu = 00:01:29 ; elapsed = 00:00:39 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 366 ; free virtual = 4351
Phase 3 Detail Placement | Checksum: 13c12c692

Time (s): cpu = 00:01:29 ; elapsed = 00:00:39 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 367 ; free virtual = 4352

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 217f94d6d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.500 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 252d67495

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 375 ; free virtual = 4359
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e5915f9f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 375 ; free virtual = 4359
Phase 4.1.1.1 BUFG Insertion | Checksum: 217f94d6d

Time (s): cpu = 00:01:46 ; elapsed = 00:00:43 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 375 ; free virtual = 4359

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.500. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fe29f463

Time (s): cpu = 00:01:47 ; elapsed = 00:00:43 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 375 ; free virtual = 4359

Time (s): cpu = 00:01:47 ; elapsed = 00:00:43 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 375 ; free virtual = 4359
Phase 4.1 Post Commit Optimization | Checksum: 1fe29f463

Time (s): cpu = 00:01:47 ; elapsed = 00:00:44 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 375 ; free virtual = 4359
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 367 ; free virtual = 4352

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26b617f9e

Time (s): cpu = 00:01:49 ; elapsed = 00:00:45 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 368 ; free virtual = 4352

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26b617f9e

Time (s): cpu = 00:01:50 ; elapsed = 00:00:46 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 373 ; free virtual = 4358
Phase 4.3 Placer Reporting | Checksum: 26b617f9e

Time (s): cpu = 00:01:50 ; elapsed = 00:00:46 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 373 ; free virtual = 4358

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 373 ; free virtual = 4358

Time (s): cpu = 00:01:50 ; elapsed = 00:00:46 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 373 ; free virtual = 4358
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 213ba6e27

Time (s): cpu = 00:01:50 ; elapsed = 00:00:46 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 373 ; free virtual = 4358
Ending Placer Task | Checksum: 13b30cb07

Time (s): cpu = 00:01:50 ; elapsed = 00:00:46 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 373 ; free virtual = 4357
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:00:47 . Memory (MB): peak = 4251.980 ; gain = 598.520 ; free physical = 427 ; free virtual = 4411
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 376 ; free virtual = 4400
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 417 ; free virtual = 4362
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 348 ; free virtual = 4342
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 393 ; free virtual = 4295
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 354 ; free virtual = 4285
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8513e734 ConstDB: 0 ShapeSum: 48e55898 RouteDB: 6d378b3b
Nodegraph reading from file.  Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 297 ; free virtual = 4170
Post Restoration Checksum: NetGraph: f1cfb3ca NumContArr: 3448bf16 Constraints: e5773e2b Timing: 0
Phase 1 Build RT Design | Checksum: 20b8fb10b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 346 ; free virtual = 4184

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20b8fb10b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 305 ; free virtual = 4143

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20b8fb10b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 306 ; free virtual = 4144

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 205252b44

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 367 ; free virtual = 4142

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 29cc65ea7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 354 ; free virtual = 4126
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.676  | TNS=0.000  | WHS=-0.087 | THS=-1.766 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21709
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19720
  Number of Partially Routed Nets     = 1989
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 225273225

Time (s): cpu = 00:00:39 ; elapsed = 00:00:10 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 337 ; free virtual = 4109

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 225273225

Time (s): cpu = 00:00:39 ; elapsed = 00:00:10 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 340 ; free virtual = 4113
Phase 3 Initial Routing | Checksum: 196421a9c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:12 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 340 ; free virtual = 4113

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3531
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.273  | TNS=0.000  | WHS=-0.015 | THS=-0.032 |

Phase 4.1 Global Iteration 0 | Checksum: 2bc63a25d

Time (s): cpu = 00:01:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 359 ; free virtual = 4132

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2e74c7415

Time (s): cpu = 00:01:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 358 ; free virtual = 4132
Phase 4 Rip-up And Reroute | Checksum: 2e74c7415

Time (s): cpu = 00:01:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 358 ; free virtual = 4131

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 300fdba50

Time (s): cpu = 00:01:30 ; elapsed = 00:00:27 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 354 ; free virtual = 4127
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.273  | TNS=0.000  | WHS=0.011  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 303e1412f

Time (s): cpu = 00:01:35 ; elapsed = 00:00:28 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 354 ; free virtual = 4128
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.273  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 303e1412f

Time (s): cpu = 00:01:35 ; elapsed = 00:00:28 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 357 ; free virtual = 4131

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 303e1412f

Time (s): cpu = 00:01:35 ; elapsed = 00:00:28 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 357 ; free virtual = 4130
Phase 5 Delay and Skew Optimization | Checksum: 303e1412f

Time (s): cpu = 00:01:35 ; elapsed = 00:00:29 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 357 ; free virtual = 4130

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3056b176e

Time (s): cpu = 00:01:40 ; elapsed = 00:00:30 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 356 ; free virtual = 4130
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.273  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2fcfc59b0

Time (s): cpu = 00:01:40 ; elapsed = 00:00:30 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 355 ; free virtual = 4129
Phase 6 Post Hold Fix | Checksum: 2fcfc59b0

Time (s): cpu = 00:01:40 ; elapsed = 00:00:30 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 355 ; free virtual = 4129

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.68593 %
  Global Horizontal Routing Utilization  = 3.49693 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2a3951e3c

Time (s): cpu = 00:01:40 ; elapsed = 00:00:30 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 354 ; free virtual = 4128

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2a3951e3c

Time (s): cpu = 00:01:40 ; elapsed = 00:00:30 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 348 ; free virtual = 4122

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a3951e3c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:31 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 345 ; free virtual = 4120

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2a3951e3c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:31 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 347 ; free virtual = 4121

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.273  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2a3951e3c

Time (s): cpu = 00:01:45 ; elapsed = 00:00:32 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 349 ; free virtual = 4123
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:45 ; elapsed = 00:00:32 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 408 ; free virtual = 4181

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:49 ; elapsed = 00:00:33 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 408 ; free virtual = 4181
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4251.980 ; gain = 0.000 ; free physical = 360 ; free virtual = 4178
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/prince/Documents/capstone/Gesture-AI/CNN_PYNQ/CNN_PYNQ.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
130 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4371.820 ; gain = 40.027 ; free physical = 322 ; free virtual = 3996
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/conv1d_0_U0/mac_muladd_16s_8s_24ns_24_4_1_U17/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1_U/p_reg_reg input design_1_i/gesture_model_0/inst/conv1d_0_U0/mac_muladd_16s_8s_24ns_24_4_1_U17/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/conv1d_0_U0/mac_muladd_16s_8s_24ns_24_4_1_U18/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1_U/p_reg_reg input design_1_i/gesture_model_0/inst/conv1d_0_U0/mac_muladd_16s_8s_24ns_24_4_1_U18/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_0_U0/mac_muladd_16s_8s_24ns_24_4_1_U44/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_0_U0/mac_muladd_16s_8s_24ns_24_4_1_U44/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U72/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U72/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U73/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U73/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U74/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U74/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U75/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mac_muladd_16s_9s_24ns_24_4_1_U75/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_5_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U120/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 70 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4459.988 ; gain = 88.168 ; free physical = 468 ; free virtual = 3886
INFO: [Common 17-206] Exiting Vivado at Sat Aug 31 20:32:46 2024...
