#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61bdf6a0fd20 .scope module, "decodeTB" "decodeTB" 2 2;
 .timescale -9 -12;
v0x61bdf6a28a30_0 .var "clk", 0 0;
v0x61bdf6a28af0_0 .net "id_ex_instr_bits_1511", 4 0, v0x61bdf6a269a0_0;  1 drivers
v0x61bdf6a28bb0_0 .net "id_ex_instr_bits_2016", 4 0, v0x61bdf6a26b60_0;  1 drivers
v0x61bdf6a28ca0_0 .net "id_ex_mem", 2 0, v0x61bdf6a26630_0;  1 drivers
v0x61bdf6a28db0_0 .net "id_ex_npc", 31 0, v0x61bdf6a26d20_0;  1 drivers
v0x61bdf6a28f10_0 .net "id_ex_readdat1", 31 0, v0x61bdf6a26ef0_0;  1 drivers
v0x61bdf6a29020_0 .net "id_ex_readdat2", 31 0, v0x61bdf6a270a0_0;  1 drivers
v0x61bdf6a29130_0 .net "id_ex_sign_ext", 31 0, v0x61bdf6a272c0_0;  1 drivers
v0x61bdf6a29240_0 .net "id_ex_wb", 1 0, v0x61bdf6a26800_0;  1 drivers
v0x61bdf6a29300_0 .net "if_ex_execute", 3 0, v0x61bdf6a264a0_0;  1 drivers
v0x61bdf6a29410_0 .var "if_id_instr", 31 0;
v0x61bdf6a294d0_0 .var "if_id_npc", 31 0;
v0x61bdf6a295c0_0 .var "mem_wb_write_data", 31 0;
v0x61bdf6a296d0_0 .var "rst", 0 0;
v0x61bdf6a29800_0 .var "wb_reg_write", 0 0;
v0x61bdf6a298a0_0 .var "wb_write_reg_location", 4 0;
S_0x61bdf69ccf50 .scope module, "ll1" "decode" 2 13, 3 1 0, S_0x61bdf6a0fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wb_reg_write";
    .port_info 3 /INPUT 5 "wb_write_reg_location";
    .port_info 4 /INPUT 32 "mem_wb_write_data";
    .port_info 5 /INPUT 32 "if_id_instr";
    .port_info 6 /INPUT 32 "if_id_npc";
    .port_info 7 /OUTPUT 2 "id_ex_wb";
    .port_info 8 /OUTPUT 3 "id_ex_mem";
    .port_info 9 /OUTPUT 4 "id_ex_execute";
    .port_info 10 /OUTPUT 32 "id_ex_npc";
    .port_info 11 /OUTPUT 32 "id_ex_readdat1";
    .port_info 12 /OUTPUT 32 "id_ex_readdat2";
    .port_info 13 /OUTPUT 32 "id_ex_sign_ext";
    .port_info 14 /OUTPUT 5 "id_ex_instr_bits_2016";
    .port_info 15 /OUTPUT 5 "id_ex_instr_bits_1511";
v0x61bdf6a27600_0 .net "clk", 0 0, v0x61bdf6a28a30_0;  1 drivers
v0x61bdf6a276c0_0 .net "execute", 3 0, v0x61bdf69f8da0_0;  1 drivers
v0x61bdf6a277d0_0 .net "id_ex_execute", 3 0, v0x61bdf6a264a0_0;  alias, 1 drivers
v0x61bdf6a278a0_0 .net "id_ex_instr_bits_1511", 4 0, v0x61bdf6a269a0_0;  alias, 1 drivers
v0x61bdf6a27970_0 .net "id_ex_instr_bits_2016", 4 0, v0x61bdf6a26b60_0;  alias, 1 drivers
v0x61bdf6a27a60_0 .net "id_ex_mem", 2 0, v0x61bdf6a26630_0;  alias, 1 drivers
v0x61bdf6a27b30_0 .net "id_ex_npc", 31 0, v0x61bdf6a26d20_0;  alias, 1 drivers
v0x61bdf6a27c00_0 .net "id_ex_readdat1", 31 0, v0x61bdf6a26ef0_0;  alias, 1 drivers
v0x61bdf6a27cd0_0 .net "id_ex_readdat2", 31 0, v0x61bdf6a270a0_0;  alias, 1 drivers
v0x61bdf6a27da0_0 .net "id_ex_sign_ext", 31 0, v0x61bdf6a272c0_0;  alias, 1 drivers
v0x61bdf6a27e70_0 .net "id_ex_wb", 1 0, v0x61bdf6a26800_0;  alias, 1 drivers
v0x61bdf6a27f40_0 .net "if_id_instr", 31 0, v0x61bdf6a29410_0;  1 drivers
v0x61bdf6a28000_0 .net "if_id_npc", 31 0, v0x61bdf6a294d0_0;  1 drivers
v0x61bdf6a280f0_0 .net "mem", 2 0, v0x61bdf69e3ae0_0;  1 drivers
v0x61bdf6a28190_0 .net "mem_wb_write_data", 31 0, v0x61bdf6a295c0_0;  1 drivers
v0x61bdf6a28250_0 .net "readdat1", 31 0, v0x61bdf6a25660_0;  1 drivers
v0x61bdf6a28340_0 .net "readdat2", 31 0, v0x61bdf6a25720_0;  1 drivers
v0x61bdf6a28450_0 .net "rst", 0 0, v0x61bdf6a296d0_0;  1 drivers
v0x61bdf6a284f0_0 .net "sign_ext", 31 0, L_0x61bdf6a4e3b0;  1 drivers
v0x61bdf6a28600_0 .net "wb", 1 0, v0x61bdf6a24ef0_0;  1 drivers
v0x61bdf6a28710_0 .net "wb_reg_write", 0 0, v0x61bdf6a29800_0;  1 drivers
v0x61bdf6a287b0_0 .net "wb_write_reg_location", 4 0, v0x61bdf6a298a0_0;  1 drivers
L_0x61bdf6a4dd90 .part v0x61bdf6a29410_0, 26, 6;
L_0x61bdf6a4e450 .part v0x61bdf6a29410_0, 0, 16;
L_0x61bdf6a4e4f0 .part v0x61bdf6a29410_0, 21, 5;
L_0x61bdf6a4e590 .part v0x61bdf6a29410_0, 16, 5;
L_0x61bdf6a4e660 .part v0x61bdf6a29410_0, 16, 5;
L_0x61bdf6a4e700 .part v0x61bdf6a29410_0, 11, 5;
S_0x61bdf69e72b0 .scope module, "u1" "control" 3 14, 3 20 0, S_0x61bdf69ccf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /OUTPUT 2 "wb";
    .port_info 4 /OUTPUT 3 "mem";
    .port_info 5 /OUTPUT 4 "ex";
P_0x61bdf6a0d070 .param/l "BEQ" 0 3 29, C4<000100>;
P_0x61bdf6a0d0b0 .param/l "LW" 0 3 27, C4<100011>;
P_0x61bdf6a0d0f0 .param/l "NOP" 0 3 30, C4<100000>;
P_0x61bdf6a0d130 .param/l "RTYPE" 0 3 26, C4<000000>;
P_0x61bdf6a0d170 .param/l "SW" 0 3 28, C4<101011>;
v0x61bdf6a042e0_0 .net "clk", 0 0, v0x61bdf6a28a30_0;  alias, 1 drivers
v0x61bdf69f8da0_0 .var "ex", 3 0;
v0x61bdf69e3ae0_0 .var "mem", 2 0;
v0x61bdf69e1a50_0 .net "opcode", 5 0, L_0x61bdf6a4dd90;  1 drivers
v0x61bdf695d8a0_0 .net "rst", 0 0, v0x61bdf6a296d0_0;  alias, 1 drivers
v0x61bdf6a24ef0_0 .var "wb", 1 0;
E_0x61bdf694ecb0 .event posedge, v0x61bdf6a042e0_0;
S_0x61bdf69a0640 .scope module, "u2" "signExt" 3 15, 3 73 0, S_0x61bdf69ccf50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /OUTPUT 32 "extended";
v0x61bdf6a25100_0 .net *"_ivl_1", 0 0, L_0x61bdf6a4de30;  1 drivers
v0x61bdf6a25200_0 .net *"_ivl_2", 15 0, L_0x61bdf6a4ded0;  1 drivers
v0x61bdf6a252e0_0 .net "extended", 31 0, L_0x61bdf6a4e3b0;  alias, 1 drivers
v0x61bdf6a253a0_0 .net "immediate", 15 0, L_0x61bdf6a4e450;  1 drivers
L_0x61bdf6a4de30 .part L_0x61bdf6a4e450, 15, 1;
LS_0x61bdf6a4ded0_0_0 .concat [ 1 1 1 1], L_0x61bdf6a4de30, L_0x61bdf6a4de30, L_0x61bdf6a4de30, L_0x61bdf6a4de30;
LS_0x61bdf6a4ded0_0_4 .concat [ 1 1 1 1], L_0x61bdf6a4de30, L_0x61bdf6a4de30, L_0x61bdf6a4de30, L_0x61bdf6a4de30;
LS_0x61bdf6a4ded0_0_8 .concat [ 1 1 1 1], L_0x61bdf6a4de30, L_0x61bdf6a4de30, L_0x61bdf6a4de30, L_0x61bdf6a4de30;
LS_0x61bdf6a4ded0_0_12 .concat [ 1 1 1 1], L_0x61bdf6a4de30, L_0x61bdf6a4de30, L_0x61bdf6a4de30, L_0x61bdf6a4de30;
L_0x61bdf6a4ded0 .concat [ 4 4 4 4], LS_0x61bdf6a4ded0_0_0, LS_0x61bdf6a4ded0_0_4, LS_0x61bdf6a4ded0_0_8, LS_0x61bdf6a4ded0_0_12;
L_0x61bdf6a4e3b0 .concat [ 16 16 0 0], L_0x61bdf6a4e450, L_0x61bdf6a4ded0;
S_0x61bdf69a8e90 .scope module, "u3" "regfile" 3 16, 3 79 0, S_0x61bdf69ccf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rt";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "A_readdat1";
    .port_info 8 /OUTPUT 32 "B_readdat2";
v0x61bdf6a25660_0 .var "A_readdat1", 31 0;
v0x61bdf6a25720_0 .var "B_readdat2", 31 0;
v0x61bdf6a25800 .array "REG", 0 31, 31 0;
v0x61bdf6a258a0_0 .net "clk", 0 0, v0x61bdf6a28a30_0;  alias, 1 drivers
v0x61bdf6a25940_0 .net "rd", 4 0, v0x61bdf6a298a0_0;  alias, 1 drivers
v0x61bdf6a25a50_0 .net "regwrite", 0 0, v0x61bdf6a29800_0;  alias, 1 drivers
v0x61bdf6a25b10_0 .net "rs", 4 0, L_0x61bdf6a4e4f0;  1 drivers
v0x61bdf6a25bf0_0 .net "rst", 0 0, v0x61bdf6a296d0_0;  alias, 1 drivers
v0x61bdf6a25c90_0 .net "rt", 4 0, L_0x61bdf6a4e590;  1 drivers
v0x61bdf6a25d50_0 .net "writedata", 31 0, v0x61bdf6a295c0_0;  alias, 1 drivers
S_0x61bdf6a25f50 .scope module, "u4" "idExLatch" 3 17, 3 115 0, S_0x61bdf69ccf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctl_wb";
    .port_info 3 /INPUT 3 "ctl_mem";
    .port_info 4 /INPUT 4 "ctl_ex";
    .port_info 5 /INPUT 32 "npc";
    .port_info 6 /INPUT 32 "readdat1";
    .port_info 7 /INPUT 32 "readdat2";
    .port_info 8 /INPUT 32 "sign_ext";
    .port_info 9 /INPUT 5 "instr_bits_2016";
    .port_info 10 /INPUT 5 "instr_bits_1511";
    .port_info 11 /OUTPUT 2 "ctl_wb_out";
    .port_info 12 /OUTPUT 3 "ctl_mem_out";
    .port_info 13 /OUTPUT 4 "ctl_ex_out";
    .port_info 14 /OUTPUT 32 "npc_out";
    .port_info 15 /OUTPUT 32 "readdat1_out";
    .port_info 16 /OUTPUT 32 "readdat2_out";
    .port_info 17 /OUTPUT 32 "sign_ext_out";
    .port_info 18 /OUTPUT 5 "instr_bits_2016_out";
    .port_info 19 /OUTPUT 5 "instr_bits_1511_out";
v0x61bdf6a262d0_0 .net "clk", 0 0, v0x61bdf6a28a30_0;  alias, 1 drivers
v0x61bdf6a263e0_0 .net "ctl_ex", 3 0, v0x61bdf69f8da0_0;  alias, 1 drivers
v0x61bdf6a264a0_0 .var "ctl_ex_out", 3 0;
v0x61bdf6a26540_0 .net "ctl_mem", 2 0, v0x61bdf69e3ae0_0;  alias, 1 drivers
v0x61bdf6a26630_0 .var "ctl_mem_out", 2 0;
v0x61bdf6a26740_0 .net "ctl_wb", 1 0, v0x61bdf6a24ef0_0;  alias, 1 drivers
v0x61bdf6a26800_0 .var "ctl_wb_out", 1 0;
v0x61bdf6a268c0_0 .net "instr_bits_1511", 4 0, L_0x61bdf6a4e700;  1 drivers
v0x61bdf6a269a0_0 .var "instr_bits_1511_out", 4 0;
v0x61bdf6a26a80_0 .net "instr_bits_2016", 4 0, L_0x61bdf6a4e660;  1 drivers
v0x61bdf6a26b60_0 .var "instr_bits_2016_out", 4 0;
v0x61bdf6a26c40_0 .net "npc", 31 0, v0x61bdf6a294d0_0;  alias, 1 drivers
v0x61bdf6a26d20_0 .var "npc_out", 31 0;
v0x61bdf6a26e00_0 .net "readdat1", 31 0, v0x61bdf6a25660_0;  alias, 1 drivers
v0x61bdf6a26ef0_0 .var "readdat1_out", 31 0;
v0x61bdf6a26fb0_0 .net "readdat2", 31 0, v0x61bdf6a25720_0;  alias, 1 drivers
v0x61bdf6a270a0_0 .var "readdat2_out", 31 0;
v0x61bdf6a27160_0 .net "rst", 0 0, v0x61bdf6a296d0_0;  alias, 1 drivers
v0x61bdf6a27200_0 .net "sign_ext", 31 0, L_0x61bdf6a4e3b0;  alias, 1 drivers
v0x61bdf6a272c0_0 .var "sign_ext_out", 31 0;
S_0x61bdf69e75d0 .scope module, "executeTB" "executeTB" 4 1;
 .timescale -9 -12;
v0x61bdf6a301b0_0 .net "addOUT", 31 0, v0x61bdf6a2d510_0;  1 drivers
v0x61bdf6a302e0_0 .net "aluOUT", 31 0, v0x61bdf6a2d800_0;  1 drivers
v0x61bdf6a303f0_0 .net "branch", 0 0, v0x61bdf6a2d990_0;  1 drivers
v0x61bdf6a304e0_0 .var "clk", 0 0;
v0x61bdf6a305d0_0 .var "execute", 3 0;
v0x61bdf6a306c0_0 .var "instr_1511", 4 0;
v0x61bdf6a307b0_0 .var "instr_2016", 4 0;
v0x61bdf6a308c0_0 .var "mem", 2 0;
v0x61bdf6a30980_0 .net "memread", 0 0, v0x61bdf6a2de20_0;  1 drivers
v0x61bdf6a30a20_0 .net "memwrite", 0 0, v0x61bdf6a2dee0_0;  1 drivers
v0x61bdf6a30b10_0 .net "mux5OUT", 4 0, v0x61bdf6a2dd40_0;  1 drivers
v0x61bdf6a30c00_0 .var "npc", 31 0;
v0x61bdf6a30d10_0 .var "readdat1", 31 0;
v0x61bdf6a30e20_0 .var "readdat2", 31 0;
v0x61bdf6a30ee0_0 .net "readdat2OUT", 31 0, v0x61bdf6a2e090_0;  1 drivers
v0x61bdf6a30ff0_0 .var "rst", 0 0;
v0x61bdf6a310e0_0 .var "sign_ext", 31 0;
v0x61bdf6a312b0_0 .var "wb", 1 0;
v0x61bdf6a31370_0 .net "wb_out", 1 0, v0x61bdf6a2e2e0_0;  1 drivers
v0x61bdf6a31460_0 .net "zero", 0 0, v0x61bdf6a2e4d0_0;  1 drivers
S_0x61bdf6a299b0 .scope module, "uut" "execute" 4 15, 5 1 0, S_0x61bdf69e75d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "wb";
    .port_info 3 /INPUT 3 "mem";
    .port_info 4 /INPUT 4 "execute";
    .port_info 5 /INPUT 32 "npc";
    .port_info 6 /INPUT 32 "readdat1";
    .port_info 7 /INPUT 32 "readdat2";
    .port_info 8 /INPUT 32 "sign_ext";
    .port_info 9 /INPUT 5 "instr_2016";
    .port_info 10 /INPUT 5 "instr_1511";
    .port_info 11 /OUTPUT 2 "wb_out";
    .port_info 12 /OUTPUT 1 "branch";
    .port_info 13 /OUTPUT 1 "memread";
    .port_info 14 /OUTPUT 1 "memwrite";
    .port_info 15 /OUTPUT 32 "addOUT";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 32 "aluOUT";
    .port_info 18 /OUTPUT 32 "readdat2OUT";
    .port_info 19 /OUTPUT 5 "mux5OUT";
L_0x61bdf6a4e7e0 .functor BUFZ 2, v0x61bdf6a312b0_0, C4<00>, C4<00>, C4<00>;
L_0x61bdf6a4e850 .functor BUFZ 3, v0x61bdf6a308c0_0, C4<000>, C4<000>, C4<000>;
v0x61bdf6a2d290_0 .net "ALC_wire", 2 0, v0x61bdf6a2b260_0;  1 drivers
v0x61bdf6a2e8b0_0 .net "ALU_in_wire", 31 0, L_0x61bdf6a4ebd0;  1 drivers
v0x61bdf6a2e9c0_0 .net "addOUT", 31 0, v0x61bdf6a2d510_0;  alias, 1 drivers
v0x61bdf6a2ea60_0 .net "add_wire", 31 0, L_0x61bdf6a5f4b0;  1 drivers
v0x61bdf6a2eb50_0 .net "aluOUT", 31 0, v0x61bdf6a2d800_0;  alias, 1 drivers
v0x61bdf6a2ec60_0 .net "alu_wire", 31 0, v0x61bdf6a2c870_0;  1 drivers
v0x61bdf6a2ed50_0 .net "branch", 0 0, v0x61bdf6a2d990_0;  alias, 1 drivers
v0x61bdf6a2edf0_0 .net "clk", 0 0, v0x61bdf6a304e0_0;  1 drivers
v0x61bdf6a2ee90_0 .net "execute", 3 0, v0x61bdf6a305d0_0;  1 drivers
v0x61bdf6a2ef30_0 .net "instr_1511", 4 0, v0x61bdf6a306c0_0;  1 drivers
v0x61bdf6a2f020_0 .net "instr_2016", 4 0, v0x61bdf6a307b0_0;  1 drivers
v0x61bdf6a2f0e0_0 .net "mem", 2 0, v0x61bdf6a308c0_0;  1 drivers
v0x61bdf6a2f1c0_0 .net "mem_wire", 2 0, L_0x61bdf6a4e850;  1 drivers
v0x61bdf6a2f280_0 .net "memread", 0 0, v0x61bdf6a2de20_0;  alias, 1 drivers
v0x61bdf6a2f350_0 .net "memwrite", 0 0, v0x61bdf6a2dee0_0;  alias, 1 drivers
v0x61bdf6a2f420_0 .net "mux5OUT", 4 0, v0x61bdf6a2dd40_0;  alias, 1 drivers
v0x61bdf6a2f4f0_0 .net "mux5_wire", 4 0, L_0x61bdf6a4e8c0;  1 drivers
v0x61bdf6a2f6a0_0 .net "npc", 31 0, v0x61bdf6a30c00_0;  1 drivers
v0x61bdf6a2f740_0 .net "readdat1", 31 0, v0x61bdf6a30d10_0;  1 drivers
v0x61bdf6a2f810_0 .net "readdat2", 31 0, v0x61bdf6a30e20_0;  1 drivers
v0x61bdf6a2f900_0 .net "readdat2OUT", 31 0, v0x61bdf6a2e090_0;  alias, 1 drivers
v0x61bdf6a2f9a0_0 .net "rst", 0 0, v0x61bdf6a30ff0_0;  1 drivers
v0x61bdf6a2fa70_0 .net "sign_ext", 31 0, v0x61bdf6a310e0_0;  1 drivers
v0x61bdf6a2fb60_0 .net "wb", 1 0, v0x61bdf6a312b0_0;  1 drivers
v0x61bdf6a2fc20_0 .net "wb_out", 1 0, v0x61bdf6a2e2e0_0;  alias, 1 drivers
v0x61bdf6a2fce0_0 .net "wb_wire", 1 0, L_0x61bdf6a4e7e0;  1 drivers
v0x61bdf6a2fdb0_0 .net "zero", 0 0, v0x61bdf6a2e4d0_0;  alias, 1 drivers
v0x61bdf6a2fe80_0 .net "zero_wire", 0 0, L_0x61bdf6a5f3c0;  1 drivers
L_0x61bdf6a4e960 .part v0x61bdf6a305d0_0, 1, 1;
L_0x61bdf6a4ea00 .part v0x61bdf6a310e0_0, 0, 6;
L_0x61bdf6a4eb30 .part v0x61bdf6a305d0_0, 2, 2;
L_0x61bdf6a4ed00 .part v0x61bdf6a305d0_0, 0, 1;
S_0x61bdf6a29da0 .scope module, "u1" "mux5" 5 23, 5 173 0, S_0x61bdf6a299b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0x61bdf6a29fa0_0 .net "A", 4 0, v0x61bdf6a307b0_0;  alias, 1 drivers
v0x61bdf6a2a040_0 .net "B", 4 0, v0x61bdf6a306c0_0;  alias, 1 drivers
v0x61bdf6a2a0e0_0 .net "out", 4 0, L_0x61bdf6a4e8c0;  alias, 1 drivers
v0x61bdf6a2a1a0_0 .net "sel", 0 0, L_0x61bdf6a4e960;  1 drivers
L_0x61bdf6a4e8c0 .functor MUXZ 5, v0x61bdf6a307b0_0, v0x61bdf6a306c0_0, L_0x61bdf6a4e960, C4<>;
S_0x61bdf6a2a2e0 .scope module, "u2" "alucontrol" 5 24, 5 39 0, S_0x61bdf6a299b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "sel";
P_0x61bdf6a2a4e0 .param/l "ALUADD" 0 5 48, C4<010>;
P_0x61bdf6a2a520 .param/l "ALUAND" 0 5 50, C4<000>;
P_0x61bdf6a2a560 .param/l "ALUOR" 0 5 51, C4<001>;
P_0x61bdf6a2a5a0 .param/l "ALUSLT" 0 5 52, C4<111>;
P_0x61bdf6a2a5e0 .param/l "ALUSUB" 0 5 49, C4<110>;
P_0x61bdf6a2a620 .param/l "ALUx" 0 5 54, C4<011>;
P_0x61bdf6a2a660 .param/l "FUNCTADD" 0 5 55, C4<100000>;
P_0x61bdf6a2a6a0 .param/l "FUNCTAND" 0 5 58, C4<100100>;
P_0x61bdf6a2a6e0 .param/l "FUNCTOR" 0 5 59, C4<100101>;
P_0x61bdf6a2a720 .param/l "FUNCTSLT" 0 5 60, C4<101010>;
P_0x61bdf6a2a760 .param/l "FUNCTSUB" 0 5 56, C4<100010>;
P_0x61bdf6a2a7a0 .param/l "Itype" 0 5 46, C4<01>;
P_0x61bdf6a2a7e0 .param/l "Rtype" 0 5 44, C4<10>;
P_0x61bdf6a2a820 .param/l "lwsw" 0 5 45, C4<00>;
P_0x61bdf6a2a860 .param/l "unknown" 0 5 53, C4<11>;
P_0x61bdf6a2a8a0 .param/l "xis" 0 5 47, C4<xxxxxx>;
v0x61bdf6a2b080_0 .net "aluop", 1 0, L_0x61bdf6a4eb30;  1 drivers
v0x61bdf6a2b180_0 .net "funct", 5 0, L_0x61bdf6a4ea00;  1 drivers
v0x61bdf6a2b260_0 .var "sel", 2 0;
E_0x61bdf694f3b0 .event anyedge, v0x61bdf6a2b080_0, v0x61bdf6a2b180_0, v0x61bdf6a2b260_0;
S_0x61bdf6a2b3a0 .scope module, "u3" "mux32" 5 25, 5 166 0, S_0x61bdf6a299b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x61bdf6a2b580_0 .net "A", 31 0, v0x61bdf6a30e20_0;  alias, 1 drivers
v0x61bdf6a2b640_0 .net "B", 31 0, v0x61bdf6a310e0_0;  alias, 1 drivers
v0x61bdf6a2b720_0 .net "out", 31 0, L_0x61bdf6a4ebd0;  alias, 1 drivers
v0x61bdf6a2b7e0_0 .net "sel", 0 0, L_0x61bdf6a4ed00;  1 drivers
L_0x61bdf6a4ebd0 .functor MUXZ 32, v0x61bdf6a310e0_0, v0x61bdf6a30e20_0, L_0x61bdf6a4ed00, C4<>;
S_0x61bdf6a2b920 .scope module, "u4" "alu" 5 26, 5 85 0, S_0x61bdf6a299b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0x61bdf6a2bb00 .param/l "ALUADD" 0 5 92, C4<010>;
P_0x61bdf6a2bb40 .param/l "ALUAND" 0 5 94, C4<000>;
P_0x61bdf6a2bb80 .param/l "ALUOR" 0 5 95, C4<001>;
P_0x61bdf6a2bbc0 .param/l "ALUSLT" 0 5 96, C4<111>;
P_0x61bdf6a2bc00 .param/l "ALUSUB" 0 5 93, C4<110>;
L_0x61bdf6a4f030 .functor XOR 1, L_0x61bdf6a4ee60, L_0x61bdf6a4ef00, C4<0>, C4<0>;
v0x61bdf6a2bf20_0 .net *"_ivl_10", 0 0, L_0x61bdf6a5f0b0;  1 drivers
L_0x708be61c10a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x61bdf6a2c000_0 .net/2s *"_ivl_12", 1 0, L_0x708be61c10a8;  1 drivers
L_0x708be61c10f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61bdf6a2c0e0_0 .net/2s *"_ivl_14", 1 0, L_0x708be61c10f0;  1 drivers
v0x61bdf6a2c1a0_0 .net *"_ivl_16", 1 0, L_0x61bdf6a5f1d0;  1 drivers
v0x61bdf6a2c280_0 .net *"_ivl_3", 0 0, L_0x61bdf6a4ee60;  1 drivers
v0x61bdf6a2c3b0_0 .net *"_ivl_5", 0 0, L_0x61bdf6a4ef00;  1 drivers
L_0x708be61c1060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61bdf6a2c490_0 .net/2u *"_ivl_8", 31 0, L_0x708be61c1060;  1 drivers
v0x61bdf6a2c570_0 .net "a", 31 0, v0x61bdf6a30d10_0;  alias, 1 drivers
v0x61bdf6a2c650_0 .net "b", 31 0, L_0x61bdf6a4ebd0;  alias, 1 drivers
v0x61bdf6a2c7a0_0 .net "control", 2 0, v0x61bdf6a2b260_0;  alias, 1 drivers
v0x61bdf6a2c870_0 .var "result", 31 0;
L_0x708be61c1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x708be6681578 .resolv tri, L_0x708be61c1018, L_0x61bdf6a4f030;
v0x61bdf6a2c930_0 .net8 "sign_mismatch", 0 0, RS_0x708be6681578;  2 drivers
v0x61bdf6a2c9f0_0 .net "zero", 0 0, L_0x61bdf6a5f3c0;  alias, 1 drivers
E_0x61bdf690e530 .event anyedge, v0x61bdf6a2b260_0, v0x61bdf6a2c570_0, v0x61bdf6a2b720_0, v0x61bdf6a2c930_0;
L_0x61bdf6a4ee60 .part v0x61bdf6a30d10_0, 31, 1;
L_0x61bdf6a4ef00 .part L_0x61bdf6a4ebd0, 31, 1;
L_0x61bdf6a5f0b0 .cmp/eq 32, v0x61bdf6a2c870_0, L_0x708be61c1060;
L_0x61bdf6a5f1d0 .functor MUXZ 2, L_0x708be61c10f0, L_0x708be61c10a8, L_0x61bdf6a5f0b0, C4<>;
L_0x61bdf6a5f3c0 .part L_0x61bdf6a5f1d0, 0, 1;
S_0x61bdf6a2cb80 .scope module, "u5" "adder" 5 27, 5 31 0, S_0x61bdf6a299b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "add_in1";
    .port_info 1 /INPUT 32 "add_in2";
    .port_info 2 /OUTPUT 32 "add_out";
v0x61bdf6a2cdd0_0 .net "add_in1", 31 0, v0x61bdf6a30c00_0;  alias, 1 drivers
v0x61bdf6a2ced0_0 .net "add_in2", 31 0, v0x61bdf6a310e0_0;  alias, 1 drivers
v0x61bdf6a2cf90_0 .net "add_out", 31 0, L_0x61bdf6a5f4b0;  alias, 1 drivers
L_0x61bdf6a5f4b0 .arith/sum 32, v0x61bdf6a30c00_0, v0x61bdf6a310e0_0;
S_0x61bdf6a2d0b0 .scope module, "u6" "ex_mem_latch" 5 28, 5 114 0, S_0x61bdf6a299b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctlwb_out";
    .port_info 3 /INPUT 3 "ctlm_out";
    .port_info 4 /INPUT 32 "adder_out";
    .port_info 5 /INPUT 1 "aluzero";
    .port_info 6 /INPUT 32 "alu_out";
    .port_info 7 /INPUT 32 "readdat2";
    .port_info 8 /INPUT 5 "muxout";
    .port_info 9 /OUTPUT 2 "wb_ctlout";
    .port_info 10 /OUTPUT 1 "branch";
    .port_info 11 /OUTPUT 1 "memread";
    .port_info 12 /OUTPUT 1 "memwrite";
    .port_info 13 /OUTPUT 32 "add_result";
    .port_info 14 /OUTPUT 1 "zero";
    .port_info 15 /OUTPUT 32 "alu_result";
    .port_info 16 /OUTPUT 32 "rdata2out";
    .port_info 17 /OUTPUT 5 "five_bit_muxout";
v0x61bdf6a2d510_0 .var "add_result", 31 0;
v0x61bdf6a2d610_0 .net "adder_out", 31 0, L_0x61bdf6a5f4b0;  alias, 1 drivers
v0x61bdf6a2d700_0 .net "alu_out", 31 0, v0x61bdf6a2c870_0;  alias, 1 drivers
v0x61bdf6a2d800_0 .var "alu_result", 31 0;
v0x61bdf6a2d8a0_0 .net "aluzero", 0 0, L_0x61bdf6a5f3c0;  alias, 1 drivers
v0x61bdf6a2d990_0 .var "branch", 0 0;
v0x61bdf6a2da30_0 .net "clk", 0 0, v0x61bdf6a304e0_0;  alias, 1 drivers
v0x61bdf6a2daf0_0 .net "ctlm_out", 2 0, L_0x61bdf6a4e850;  alias, 1 drivers
v0x61bdf6a2dbd0_0 .net "ctlwb_out", 1 0, L_0x61bdf6a4e7e0;  alias, 1 drivers
v0x61bdf6a2dd40_0 .var "five_bit_muxout", 4 0;
v0x61bdf6a2de20_0 .var "memread", 0 0;
v0x61bdf6a2dee0_0 .var "memwrite", 0 0;
v0x61bdf6a2dfa0_0 .net "muxout", 4 0, L_0x61bdf6a4e8c0;  alias, 1 drivers
v0x61bdf6a2e090_0 .var "rdata2out", 31 0;
v0x61bdf6a2e150_0 .net "readdat2", 31 0, v0x61bdf6a30e20_0;  alias, 1 drivers
v0x61bdf6a2e240_0 .net "rst", 0 0, v0x61bdf6a30ff0_0;  alias, 1 drivers
v0x61bdf6a2e2e0_0 .var "wb_ctlout", 1 0;
v0x61bdf6a2e4d0_0 .var "zero", 0 0;
E_0x61bdf6a1c5c0 .event posedge, v0x61bdf6a2da30_0;
S_0x61bdf69ab810 .scope module, "fetchTB" "fetchTB" 6 2;
 .timescale -9 -12;
v0x61bdf6a34a80_0 .var "PCSrc", 0 0;
v0x61bdf6a34b40_0 .var "PC_from_ExMrm", 31 0;
v0x61bdf6a34c00_0 .net "address", 31 0, v0x61bdf6a33b60_0;  1 drivers
v0x61bdf6a34cf0_0 .var "clk", 0 0;
v0x61bdf6a34d90_0 .net "instruction", 31 0, v0x61bdf6a33c60_0;  1 drivers
v0x61bdf6a34ef0_0 .var "rst", 0 0;
S_0x61bdf6a31550 .scope module, "u1" "fetch" 6 6, 7 1 0, S_0x61bdf69ab810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ex_mem_pc_src";
    .port_info 3 /INPUT 32 "ex_mem_npc";
    .port_info 4 /OUTPUT 32 "address_out";
    .port_info 5 /OUTPUT 32 "instr_out";
v0x61bdf6a34160_0 .net "add_out", 31 0, L_0x61bdf6a5f820;  1 drivers
v0x61bdf6a34240_0 .net "address_out", 31 0, v0x61bdf6a33b60_0;  alias, 1 drivers
v0x61bdf6a34300_0 .net "clk", 0 0, v0x61bdf6a34cf0_0;  1 drivers
v0x61bdf6a343a0_0 .net "ex_mem_npc", 31 0, v0x61bdf6a34b40_0;  1 drivers
v0x61bdf6a34440_0 .net "ex_mem_pc_src", 0 0, v0x61bdf6a34a80_0;  1 drivers
v0x61bdf6a344e0_0 .net "instr_out", 31 0, v0x61bdf6a33c60_0;  alias, 1 drivers
v0x61bdf6a34580_0 .net "instructLatch", 31 0, v0x61bdf6a33160_0;  1 drivers
v0x61bdf6a34670_0 .net "pc_in", 31 0, L_0x61bdf6a5f5c0;  1 drivers
v0x61bdf6a34760_0 .net "pc_out", 31 0, v0x61bdf6a32070_0;  1 drivers
v0x61bdf6a34890_0 .net "rst", 0 0, v0x61bdf6a34ef0_0;  1 drivers
S_0x61bdf6a31830 .scope module, "u1" "mux" 7 7, 7 27 0, S_0x61bdf6a31550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x61bdf6a31a30_0 .net "A", 31 0, v0x61bdf6a34b40_0;  alias, 1 drivers
v0x61bdf6a31b30_0 .net "B", 31 0, L_0x61bdf6a5f820;  alias, 1 drivers
v0x61bdf6a31c10_0 .net "out", 31 0, L_0x61bdf6a5f5c0;  alias, 1 drivers
v0x61bdf6a31cd0_0 .net "sel", 0 0, v0x61bdf6a34a80_0;  alias, 1 drivers
L_0x61bdf6a5f5c0 .functor MUXZ 32, L_0x61bdf6a5f820, v0x61bdf6a34b40_0, v0x61bdf6a34a80_0, C4<>;
S_0x61bdf6a31e10 .scope module, "u2" "pc" 7 8, 7 15 0, S_0x61bdf6a31550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "muxed";
    .port_info 1 /OUTPUT 32 "address";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v0x61bdf6a32070_0 .var "address", 31 0;
v0x61bdf6a32170_0 .net "clk", 0 0, v0x61bdf6a34cf0_0;  alias, 1 drivers
v0x61bdf6a32230_0 .net "muxed", 31 0, L_0x61bdf6a5f5c0;  alias, 1 drivers
v0x61bdf6a322d0_0 .net "rst", 0 0, v0x61bdf6a34ef0_0;  alias, 1 drivers
E_0x61bdf6a32010 .event posedge, v0x61bdf6a32170_0;
S_0x61bdf6a323f0 .scope module, "u3" "incrementer" 7 9, 7 51 0, S_0x61bdf6a31550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "sum";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x61bdf6a32650_0 .net "A", 31 0, v0x61bdf6a32070_0;  alias, 1 drivers
L_0x708be61c1180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x61bdf6a32710_0 .net "B", 31 0, L_0x708be61c1180;  1 drivers
L_0x708be61c1138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61bdf6a327d0_0 .net/2u *"_ivl_0", 31 0, L_0x708be61c1138;  1 drivers
v0x61bdf6a32890_0 .net *"_ivl_2", 31 0, L_0x61bdf6a5f6f0;  1 drivers
v0x61bdf6a32970_0 .net "clk", 0 0, v0x61bdf6a34cf0_0;  alias, 1 drivers
v0x61bdf6a32a60_0 .net "rst", 0 0, v0x61bdf6a34ef0_0;  alias, 1 drivers
v0x61bdf6a32b00_0 .net "sum", 31 0, L_0x61bdf6a5f820;  alias, 1 drivers
L_0x61bdf6a5f6f0 .arith/sum 32, v0x61bdf6a32070_0, L_0x708be61c1180;
L_0x61bdf6a5f820 .functor MUXZ 32, L_0x61bdf6a5f6f0, L_0x708be61c1138, v0x61bdf6a34ef0_0, C4<>;
S_0x61bdf6a32c00 .scope module, "u4" "instrMem" 7 10, 7 35 0, S_0x61bdf6a31550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v0x61bdf6a32f20_0 .net "address", 31 0, v0x61bdf6a32070_0;  alias, 1 drivers
v0x61bdf6a33050_0 .net "clk", 0 0, v0x61bdf6a34cf0_0;  alias, 1 drivers
v0x61bdf6a33160_0 .var "instruction", 31 0;
v0x61bdf6a33200 .array "memory", 0 23, 31 0;
v0x61bdf6a33690_0 .net "rst", 0 0, v0x61bdf6a34ef0_0;  alias, 1 drivers
v0x61bdf6a33200_0 .array/port v0x61bdf6a33200, 0;
v0x61bdf6a33200_1 .array/port v0x61bdf6a33200, 1;
E_0x61bdf6a32de0/0 .event anyedge, v0x61bdf6a322d0_0, v0x61bdf6a32070_0, v0x61bdf6a33200_0, v0x61bdf6a33200_1;
v0x61bdf6a33200_2 .array/port v0x61bdf6a33200, 2;
v0x61bdf6a33200_3 .array/port v0x61bdf6a33200, 3;
v0x61bdf6a33200_4 .array/port v0x61bdf6a33200, 4;
v0x61bdf6a33200_5 .array/port v0x61bdf6a33200, 5;
E_0x61bdf6a32de0/1 .event anyedge, v0x61bdf6a33200_2, v0x61bdf6a33200_3, v0x61bdf6a33200_4, v0x61bdf6a33200_5;
v0x61bdf6a33200_6 .array/port v0x61bdf6a33200, 6;
v0x61bdf6a33200_7 .array/port v0x61bdf6a33200, 7;
v0x61bdf6a33200_8 .array/port v0x61bdf6a33200, 8;
v0x61bdf6a33200_9 .array/port v0x61bdf6a33200, 9;
E_0x61bdf6a32de0/2 .event anyedge, v0x61bdf6a33200_6, v0x61bdf6a33200_7, v0x61bdf6a33200_8, v0x61bdf6a33200_9;
v0x61bdf6a33200_10 .array/port v0x61bdf6a33200, 10;
v0x61bdf6a33200_11 .array/port v0x61bdf6a33200, 11;
v0x61bdf6a33200_12 .array/port v0x61bdf6a33200, 12;
v0x61bdf6a33200_13 .array/port v0x61bdf6a33200, 13;
E_0x61bdf6a32de0/3 .event anyedge, v0x61bdf6a33200_10, v0x61bdf6a33200_11, v0x61bdf6a33200_12, v0x61bdf6a33200_13;
v0x61bdf6a33200_14 .array/port v0x61bdf6a33200, 14;
v0x61bdf6a33200_15 .array/port v0x61bdf6a33200, 15;
v0x61bdf6a33200_16 .array/port v0x61bdf6a33200, 16;
v0x61bdf6a33200_17 .array/port v0x61bdf6a33200, 17;
E_0x61bdf6a32de0/4 .event anyedge, v0x61bdf6a33200_14, v0x61bdf6a33200_15, v0x61bdf6a33200_16, v0x61bdf6a33200_17;
v0x61bdf6a33200_18 .array/port v0x61bdf6a33200, 18;
v0x61bdf6a33200_19 .array/port v0x61bdf6a33200, 19;
v0x61bdf6a33200_20 .array/port v0x61bdf6a33200, 20;
v0x61bdf6a33200_21 .array/port v0x61bdf6a33200, 21;
E_0x61bdf6a32de0/5 .event anyedge, v0x61bdf6a33200_18, v0x61bdf6a33200_19, v0x61bdf6a33200_20, v0x61bdf6a33200_21;
v0x61bdf6a33200_22 .array/port v0x61bdf6a33200, 22;
v0x61bdf6a33200_23 .array/port v0x61bdf6a33200, 23;
E_0x61bdf6a32de0/6 .event anyedge, v0x61bdf6a33200_22, v0x61bdf6a33200_23;
E_0x61bdf6a32de0 .event/or E_0x61bdf6a32de0/0, E_0x61bdf6a32de0/1, E_0x61bdf6a32de0/2, E_0x61bdf6a32de0/3, E_0x61bdf6a32de0/4, E_0x61bdf6a32de0/5, E_0x61bdf6a32de0/6;
S_0x61bdf6a33850 .scope module, "u5" "ifIdLatch" 7 11, 7 57 0, S_0x61bdf6a31550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "Oaddress";
    .port_info 3 /OUTPUT 32 "Oinstruction";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
v0x61bdf6a33b60_0 .var "Oaddress", 31 0;
v0x61bdf6a33c60_0 .var "Oinstruction", 31 0;
v0x61bdf6a33d40_0 .net "address", 31 0, L_0x61bdf6a5f820;  alias, 1 drivers
v0x61bdf6a33e30_0 .net "clk", 0 0, v0x61bdf6a34cf0_0;  alias, 1 drivers
v0x61bdf6a33ed0_0 .net "instruction", 31 0, v0x61bdf6a33160_0;  alias, 1 drivers
v0x61bdf6a33fe0_0 .net "rst", 0 0, v0x61bdf6a34ef0_0;  alias, 1 drivers
S_0x61bdf69b29a0 .scope module, "memTB" "memTB" 8 2;
 .timescale -9 -12;
v0x61bdf6a37b10_0 .net "PCSrc", 0 0, L_0x61bdf6a5f550;  1 drivers
v0x61bdf6a37c00_0 .var "address", 31 0;
v0x61bdf6a37ca0_0 .net "address_out", 31 0, v0x61bdf6a36400_0;  1 drivers
v0x61bdf6a37dc0_0 .var "clk", 0 0;
v0x61bdf6a37eb0_0 .var "ex_mem_latch", 0 0;
v0x61bdf6a37fa0_0 .var "ex_mem_wb", 1 0;
v0x61bdf6a38090_0 .var "ex_mem_zero", 0 0;
v0x61bdf6a38130_0 .var "ex_mux", 4 0;
v0x61bdf6a38220_0 .net "ex_mux_out", 4 0, v0x61bdf6a36610_0;  1 drivers
v0x61bdf6a382e0_0 .var "memRead", 0 0;
v0x61bdf6a383d0_0 .net "memReg", 0 0, L_0x61bdf6a5fa50;  1 drivers
v0x61bdf6a38470_0 .var "memWrite", 0 0;
v0x61bdf6a38560_0 .net "readData", 31 0, v0x61bdf6a366f0_0;  1 drivers
v0x61bdf6a38650_0 .net "regWrite", 0 0, L_0x61bdf6a5fb40;  1 drivers
v0x61bdf6a386f0_0 .var "rst", 0 0;
v0x61bdf6a387e0_0 .var "writeData", 31 0;
S_0x61bdf6a34f90 .scope module, "u1" "mem" 8 14, 9 1 0, S_0x61bdf69b29a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ex_mem_latch";
    .port_info 3 /INPUT 1 "ex_mem_zero";
    .port_info 4 /INPUT 1 "memWrite";
    .port_info 5 /INPUT 1 "memRead";
    .port_info 6 /INPUT 2 "ex_mem_wb";
    .port_info 7 /INPUT 5 "ex_mux";
    .port_info 8 /INPUT 32 "address";
    .port_info 9 /INPUT 32 "writeData";
    .port_info 10 /OUTPUT 1 "PCSrc";
    .port_info 11 /OUTPUT 1 "wb_mem_reg";
    .port_info 12 /OUTPUT 1 "wb_write_reg";
    .port_info 13 /OUTPUT 5 "ex_mux_out";
    .port_info 14 /OUTPUT 32 "readData";
    .port_info 15 /OUTPUT 32 "address_out";
L_0x61bdf6a5f550 .functor AND 1, v0x61bdf6a37eb0_0, v0x61bdf6a38090_0, C4<1>, C4<1>;
v0x61bdf6a36b60_0 .net "PCSrc", 0 0, L_0x61bdf6a5f550;  alias, 1 drivers
v0x61bdf6a36c40_0 .net "address", 31 0, v0x61bdf6a37c00_0;  1 drivers
v0x61bdf6a36d00_0 .net "address_out", 31 0, v0x61bdf6a36400_0;  alias, 1 drivers
v0x61bdf6a36da0_0 .net "clk", 0 0, v0x61bdf6a37dc0_0;  1 drivers
v0x61bdf6a36e40_0 .net "ex_mem_latch", 0 0, v0x61bdf6a37eb0_0;  1 drivers
v0x61bdf6a36f30_0 .net "ex_mem_wb", 1 0, v0x61bdf6a37fa0_0;  1 drivers
v0x61bdf6a36fd0_0 .net "ex_mem_zero", 0 0, v0x61bdf6a38090_0;  1 drivers
v0x61bdf6a37070_0 .net "ex_mux", 4 0, v0x61bdf6a38130_0;  1 drivers
v0x61bdf6a37130_0 .net "ex_mux_out", 4 0, v0x61bdf6a36610_0;  alias, 1 drivers
v0x61bdf6a37260_0 .net "memRead", 0 0, v0x61bdf6a382e0_0;  1 drivers
v0x61bdf6a37330_0 .net "memWrite", 0 0, v0x61bdf6a38470_0;  1 drivers
v0x61bdf6a37400_0 .net "readData", 31 0, v0x61bdf6a366f0_0;  alias, 1 drivers
v0x61bdf6a374d0_0 .net "readData_wire", 31 0, v0x61bdf6a35a70_0;  1 drivers
v0x61bdf6a37570_0 .net "rst", 0 0, v0x61bdf6a386f0_0;  1 drivers
v0x61bdf6a37610_0 .net "wb_mem_reg", 0 0, L_0x61bdf6a5fb40;  alias, 1 drivers
v0x61bdf6a376b0_0 .net "wb_write_reg", 0 0, L_0x61bdf6a5fa50;  alias, 1 drivers
v0x61bdf6a37750_0 .net "writeData", 31 0, v0x61bdf6a387e0_0;  1 drivers
L_0x61bdf6a5fa50 .part v0x61bdf6a36260_0, 1, 1;
L_0x61bdf6a5fb40 .part v0x61bdf6a36260_0, 0, 1;
S_0x61bdf6a353b0 .scope module, "u1" "datamemory" 9 11, 9 17 0, S_0x61bdf6a34f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "memWrite";
    .port_info 1 /INPUT 1 "memRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x61bdf6a35650 .array "MEMORY", 0 5, 31 0;
v0x61bdf6a35830_0 .net "address", 31 0, v0x61bdf6a37c00_0;  alias, 1 drivers
v0x61bdf6a35910_0 .net "memRead", 0 0, v0x61bdf6a382e0_0;  alias, 1 drivers
v0x61bdf6a359b0_0 .net "memWrite", 0 0, v0x61bdf6a38470_0;  alias, 1 drivers
v0x61bdf6a35a70_0 .var "readData", 31 0;
v0x61bdf6a35ba0_0 .net "writeData", 31 0, v0x61bdf6a387e0_0;  alias, 1 drivers
E_0x61bdf6a31750/0 .event anyedge, v0x61bdf6a359b0_0, v0x61bdf6a35ba0_0, v0x61bdf6a35830_0, v0x61bdf6a35910_0;
v0x61bdf6a35650_0 .array/port v0x61bdf6a35650, 0;
v0x61bdf6a35650_1 .array/port v0x61bdf6a35650, 1;
v0x61bdf6a35650_2 .array/port v0x61bdf6a35650, 2;
v0x61bdf6a35650_3 .array/port v0x61bdf6a35650, 3;
E_0x61bdf6a31750/1 .event anyedge, v0x61bdf6a35650_0, v0x61bdf6a35650_1, v0x61bdf6a35650_2, v0x61bdf6a35650_3;
v0x61bdf6a35650_4 .array/port v0x61bdf6a35650, 4;
v0x61bdf6a35650_5 .array/port v0x61bdf6a35650, 5;
E_0x61bdf6a31750/2 .event anyedge, v0x61bdf6a35650_4, v0x61bdf6a35650_5;
E_0x61bdf6a31750 .event/or E_0x61bdf6a31750/0, E_0x61bdf6a31750/1, E_0x61bdf6a31750/2;
S_0x61bdf6a35d20 .scope module, "u2" "latch" 9 13, 9 38 0, S_0x61bdf6a34f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "control_wb_in";
    .port_info 3 /INPUT 32 "readData_in";
    .port_info 4 /INPUT 32 "alu_in";
    .port_info 5 /INPUT 5 "memWrite";
    .port_info 6 /OUTPUT 2 "control";
    .port_info 7 /OUTPUT 32 "readData";
    .port_info 8 /OUTPUT 32 "memALU";
    .port_info 9 /OUTPUT 5 "memWrite_out";
v0x61bdf6a360e0_0 .net "alu_in", 31 0, v0x61bdf6a37c00_0;  alias, 1 drivers
v0x61bdf6a361c0_0 .net "clk", 0 0, v0x61bdf6a37dc0_0;  alias, 1 drivers
v0x61bdf6a36260_0 .var "control", 1 0;
v0x61bdf6a36320_0 .net "control_wb_in", 1 0, v0x61bdf6a37fa0_0;  alias, 1 drivers
v0x61bdf6a36400_0 .var "memALU", 31 0;
v0x61bdf6a36530_0 .net "memWrite", 4 0, v0x61bdf6a38130_0;  alias, 1 drivers
v0x61bdf6a36610_0 .var "memWrite_out", 4 0;
v0x61bdf6a366f0_0 .var "readData", 31 0;
v0x61bdf6a367d0_0 .net "readData_in", 31 0, v0x61bdf6a35a70_0;  alias, 1 drivers
v0x61bdf6a36920_0 .net "rst", 0 0, v0x61bdf6a386f0_0;  alias, 1 drivers
E_0x61bdf6a36080 .event posedge, v0x61bdf6a361c0_0;
S_0x61bdf69c1190 .scope module, "testbench" "testbench" 10 2;
 .timescale -9 -12;
v0x61bdf6a4d040_0 .var "clk", 0 0;
v0x61bdf6a4d0e0_0 .var "rst", 0 0;
S_0x61bdf6a388d0 .scope module, "u22" "top" 10 4, 11 1 0, S_0x61bdf69c1190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x61bdf6a4b400_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  1 drivers
v0x61bdf6a4b4c0_0 .net "ex_mem_alu", 31 0, v0x61bdf6a45580_0;  1 drivers
v0x61bdf6a4b580_0 .net "ex_mem_branch", 0 0, v0x61bdf6a45710_0;  1 drivers
v0x61bdf6a4b620_0 .net "ex_mem_mem_read", 0 0, v0x61bdf6a45af0_0;  1 drivers
v0x61bdf6a4b6c0_0 .net "ex_mem_mem_write", 0 0, v0x61bdf6a45bb0_0;  1 drivers
v0x61bdf6a4b7f0_0 .net "ex_mem_mux", 4 0, v0x61bdf6a45a10_0;  1 drivers
v0x61bdf6a4b920_0 .net "ex_mem_npc", 31 0, v0x61bdf6a45310_0;  1 drivers
v0x61bdf6a4ba70_0 .net "ex_mem_readdat2", 31 0, v0x61bdf6a45d60_0;  1 drivers
v0x61bdf6a4bbc0_0 .net "ex_mem_wb", 1 0, v0x61bdf6a45f80_0;  1 drivers
v0x61bdf6a4bda0_0 .net "ex_mem_zero", 0 0, v0x61bdf6a46170_0;  1 drivers
v0x61bdf6a4be40_0 .net "id_ex_1511", 4 0, v0x61bdf6a3eef0_0;  1 drivers
v0x61bdf6a4bf90_0 .net "id_ex_2016", 4 0, v0x61bdf6a3f140_0;  1 drivers
v0x61bdf6a4c0e0_0 .net "id_ex_ex", 3 0, v0x61bdf6a3e9c0_0;  1 drivers
v0x61bdf6a4c1a0_0 .net "id_ex_mem", 2 0, v0x61bdf6a3eb80_0;  1 drivers
v0x61bdf6a4c260_0 .net "id_ex_npc", 31 0, v0x61bdf6a3f2e0_0;  1 drivers
v0x61bdf6a4c3b0_0 .net "id_ex_readdat1", 31 0, v0x61bdf6a3f480_0;  1 drivers
v0x61bdf6a4c500_0 .net "id_ex_readdat2", 31 0, v0x61bdf6a3f630_0;  1 drivers
v0x61bdf6a4c6d0_0 .net "id_ex_sign", 31 0, v0x61bdf6a3f990_0;  1 drivers
v0x61bdf6a4c790_0 .net "id_ex_wb", 1 0, v0x61bdf6a3ed50_0;  1 drivers
v0x61bdf6a4c850_0 .net "if_id_instr", 31 0, v0x61bdf6a3b3a0_0;  1 drivers
v0x61bdf6a4c910_0 .net "if_id_npc", 31 0, v0x61bdf6a3b2a0_0;  1 drivers
v0x61bdf6a4c9d0_0 .net "mem_branch", 0 0, L_0x61bdf6a61920;  1 drivers
v0x61bdf6a4ca70_0 .net "mem_wb_alu", 31 0, v0x61bdf6a492d0_0;  1 drivers
v0x61bdf6a4cb30_0 .net "mem_wb_mem_reg", 0 0, L_0x61bdf6a61b50;  1 drivers
v0x61bdf6a4cbd0_0 .net "mem_wb_read_data", 31 0, v0x61bdf6a49620_0;  1 drivers
v0x61bdf6a4cc90_0 .net "mem_wb_reg_write", 0 0, L_0x61bdf6a61a20;  1 drivers
v0x61bdf6a4cd30_0 .net "mem_wb_write_data", 31 0, L_0x61bdf6a61bf0;  1 drivers
v0x61bdf6a4cdf0_0 .net "mem_wb_write_reg", 4 0, v0x61bdf6a49510_0;  1 drivers
v0x61bdf6a4cf40_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  1 drivers
S_0x61bdf6a38b30 .scope module, "s1" "fetch" 11 21, 7 1 0, S_0x61bdf6a388d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ex_mem_pc_src";
    .port_info 3 /INPUT 32 "ex_mem_npc";
    .port_info 4 /OUTPUT 32 "address_out";
    .port_info 5 /OUTPUT 32 "instr_out";
v0x61bdf6a3b8a0_0 .net "add_out", 31 0, L_0x61bdf6a5ffe0;  1 drivers
v0x61bdf6a3b980_0 .net "address_out", 31 0, v0x61bdf6a3b2a0_0;  alias, 1 drivers
v0x61bdf6a3ba40_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a3bb70_0 .net "ex_mem_npc", 31 0, v0x61bdf6a45310_0;  alias, 1 drivers
v0x61bdf6a3bc10_0 .net "ex_mem_pc_src", 0 0, L_0x61bdf6a61920;  alias, 1 drivers
v0x61bdf6a3bcb0_0 .net "instr_out", 31 0, v0x61bdf6a3b3a0_0;  alias, 1 drivers
v0x61bdf6a3bd50_0 .net "instructLatch", 31 0, v0x61bdf6a3a8a0_0;  1 drivers
v0x61bdf6a3be40_0 .net "pc_in", 31 0, L_0x61bdf6a5fc80;  1 drivers
v0x61bdf6a3bf30_0 .net "pc_out", 31 0, v0x61bdf6a39650_0;  1 drivers
v0x61bdf6a3c060_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
S_0x61bdf6a38e10 .scope module, "u1" "mux" 7 7, 7 27 0, S_0x61bdf6a38b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x61bdf6a39010_0 .net "A", 31 0, v0x61bdf6a45310_0;  alias, 1 drivers
v0x61bdf6a39110_0 .net "B", 31 0, L_0x61bdf6a5ffe0;  alias, 1 drivers
v0x61bdf6a391f0_0 .net "out", 31 0, L_0x61bdf6a5fc80;  alias, 1 drivers
v0x61bdf6a392b0_0 .net "sel", 0 0, L_0x61bdf6a61920;  alias, 1 drivers
L_0x61bdf6a5fc80 .functor MUXZ 32, L_0x61bdf6a5ffe0, v0x61bdf6a45310_0, L_0x61bdf6a61920, C4<>;
S_0x61bdf6a393f0 .scope module, "u2" "pc" 7 8, 7 15 0, S_0x61bdf6a38b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "muxed";
    .port_info 1 /OUTPUT 32 "address";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v0x61bdf6a39650_0 .var "address", 31 0;
v0x61bdf6a39750_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a39810_0 .net "muxed", 31 0, L_0x61bdf6a5fc80;  alias, 1 drivers
v0x61bdf6a398b0_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
E_0x61bdf6a395f0 .event posedge, v0x61bdf6a39750_0;
S_0x61bdf6a399d0 .scope module, "u3" "incrementer" 7 9, 7 51 0, S_0x61bdf6a38b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "sum";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x61bdf6a39c30_0 .net "A", 31 0, v0x61bdf6a39650_0;  alias, 1 drivers
L_0x708be61c1210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x61bdf6a39d20_0 .net "B", 31 0, L_0x708be61c1210;  1 drivers
L_0x708be61c11c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61bdf6a39de0_0 .net/2u *"_ivl_0", 31 0, L_0x708be61c11c8;  1 drivers
v0x61bdf6a39ed0_0 .net *"_ivl_2", 31 0, L_0x61bdf6a5fe40;  1 drivers
v0x61bdf6a39fb0_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a3a0a0_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
v0x61bdf6a3a170_0 .net "sum", 31 0, L_0x61bdf6a5ffe0;  alias, 1 drivers
L_0x61bdf6a5fe40 .arith/sum 32, v0x61bdf6a39650_0, L_0x708be61c1210;
L_0x61bdf6a5ffe0 .functor MUXZ 32, L_0x61bdf6a5fe40, L_0x708be61c11c8, v0x61bdf6a4d0e0_0, C4<>;
S_0x61bdf6a3a2d0 .scope module, "u4" "instrMem" 7 10, 7 35 0, S_0x61bdf6a38b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v0x61bdf6a3a660_0 .net "address", 31 0, v0x61bdf6a39650_0;  alias, 1 drivers
v0x61bdf6a3a790_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a3a8a0_0 .var "instruction", 31 0;
v0x61bdf6a3a940 .array "memory", 0 23, 31 0;
v0x61bdf6a3add0_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
v0x61bdf6a3a940_0 .array/port v0x61bdf6a3a940, 0;
v0x61bdf6a3a940_1 .array/port v0x61bdf6a3a940, 1;
E_0x61bdf6a3a520/0 .event anyedge, v0x61bdf6a398b0_0, v0x61bdf6a39650_0, v0x61bdf6a3a940_0, v0x61bdf6a3a940_1;
v0x61bdf6a3a940_2 .array/port v0x61bdf6a3a940, 2;
v0x61bdf6a3a940_3 .array/port v0x61bdf6a3a940, 3;
v0x61bdf6a3a940_4 .array/port v0x61bdf6a3a940, 4;
v0x61bdf6a3a940_5 .array/port v0x61bdf6a3a940, 5;
E_0x61bdf6a3a520/1 .event anyedge, v0x61bdf6a3a940_2, v0x61bdf6a3a940_3, v0x61bdf6a3a940_4, v0x61bdf6a3a940_5;
v0x61bdf6a3a940_6 .array/port v0x61bdf6a3a940, 6;
v0x61bdf6a3a940_7 .array/port v0x61bdf6a3a940, 7;
v0x61bdf6a3a940_8 .array/port v0x61bdf6a3a940, 8;
v0x61bdf6a3a940_9 .array/port v0x61bdf6a3a940, 9;
E_0x61bdf6a3a520/2 .event anyedge, v0x61bdf6a3a940_6, v0x61bdf6a3a940_7, v0x61bdf6a3a940_8, v0x61bdf6a3a940_9;
v0x61bdf6a3a940_10 .array/port v0x61bdf6a3a940, 10;
v0x61bdf6a3a940_11 .array/port v0x61bdf6a3a940, 11;
v0x61bdf6a3a940_12 .array/port v0x61bdf6a3a940, 12;
v0x61bdf6a3a940_13 .array/port v0x61bdf6a3a940, 13;
E_0x61bdf6a3a520/3 .event anyedge, v0x61bdf6a3a940_10, v0x61bdf6a3a940_11, v0x61bdf6a3a940_12, v0x61bdf6a3a940_13;
v0x61bdf6a3a940_14 .array/port v0x61bdf6a3a940, 14;
v0x61bdf6a3a940_15 .array/port v0x61bdf6a3a940, 15;
v0x61bdf6a3a940_16 .array/port v0x61bdf6a3a940, 16;
v0x61bdf6a3a940_17 .array/port v0x61bdf6a3a940, 17;
E_0x61bdf6a3a520/4 .event anyedge, v0x61bdf6a3a940_14, v0x61bdf6a3a940_15, v0x61bdf6a3a940_16, v0x61bdf6a3a940_17;
v0x61bdf6a3a940_18 .array/port v0x61bdf6a3a940, 18;
v0x61bdf6a3a940_19 .array/port v0x61bdf6a3a940, 19;
v0x61bdf6a3a940_20 .array/port v0x61bdf6a3a940, 20;
v0x61bdf6a3a940_21 .array/port v0x61bdf6a3a940, 21;
E_0x61bdf6a3a520/5 .event anyedge, v0x61bdf6a3a940_18, v0x61bdf6a3a940_19, v0x61bdf6a3a940_20, v0x61bdf6a3a940_21;
v0x61bdf6a3a940_22 .array/port v0x61bdf6a3a940, 22;
v0x61bdf6a3a940_23 .array/port v0x61bdf6a3a940, 23;
E_0x61bdf6a3a520/6 .event anyedge, v0x61bdf6a3a940_22, v0x61bdf6a3a940_23;
E_0x61bdf6a3a520 .event/or E_0x61bdf6a3a520/0, E_0x61bdf6a3a520/1, E_0x61bdf6a3a520/2, E_0x61bdf6a3a520/3, E_0x61bdf6a3a520/4, E_0x61bdf6a3a520/5, E_0x61bdf6a3a520/6;
S_0x61bdf6a3af90 .scope module, "u5" "ifIdLatch" 7 11, 7 57 0, S_0x61bdf6a38b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "Oaddress";
    .port_info 3 /OUTPUT 32 "Oinstruction";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
v0x61bdf6a3b2a0_0 .var "Oaddress", 31 0;
v0x61bdf6a3b3a0_0 .var "Oinstruction", 31 0;
v0x61bdf6a3b480_0 .net "address", 31 0, L_0x61bdf6a5ffe0;  alias, 1 drivers
v0x61bdf6a3b570_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a3b610_0 .net "instruction", 31 0, v0x61bdf6a3a8a0_0;  alias, 1 drivers
v0x61bdf6a3b720_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
S_0x61bdf6a3c250 .scope module, "s2" "decode" 11 23, 3 1 0, S_0x61bdf6a388d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wb_reg_write";
    .port_info 3 /INPUT 5 "wb_write_reg_location";
    .port_info 4 /INPUT 32 "mem_wb_write_data";
    .port_info 5 /INPUT 32 "if_id_instr";
    .port_info 6 /INPUT 32 "if_id_npc";
    .port_info 7 /OUTPUT 2 "id_ex_wb";
    .port_info 8 /OUTPUT 3 "id_ex_mem";
    .port_info 9 /OUTPUT 4 "id_ex_execute";
    .port_info 10 /OUTPUT 32 "id_ex_npc";
    .port_info 11 /OUTPUT 32 "id_ex_readdat1";
    .port_info 12 /OUTPUT 32 "id_ex_readdat2";
    .port_info 13 /OUTPUT 32 "id_ex_sign_ext";
    .port_info 14 /OUTPUT 5 "id_ex_instr_bits_2016";
    .port_info 15 /OUTPUT 5 "id_ex_instr_bits_1511";
v0x61bdf6a3fd80_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a3ff50_0 .net "execute", 3 0, v0x61bdf6a3cc90_0;  1 drivers
v0x61bdf6a40060_0 .net "id_ex_execute", 3 0, v0x61bdf6a3e9c0_0;  alias, 1 drivers
v0x61bdf6a40130_0 .net "id_ex_instr_bits_1511", 4 0, v0x61bdf6a3eef0_0;  alias, 1 drivers
v0x61bdf6a40200_0 .net "id_ex_instr_bits_2016", 4 0, v0x61bdf6a3f140_0;  alias, 1 drivers
v0x61bdf6a402f0_0 .net "id_ex_mem", 2 0, v0x61bdf6a3eb80_0;  alias, 1 drivers
v0x61bdf6a403c0_0 .net "id_ex_npc", 31 0, v0x61bdf6a3f2e0_0;  alias, 1 drivers
v0x61bdf6a40490_0 .net "id_ex_readdat1", 31 0, v0x61bdf6a3f480_0;  alias, 1 drivers
v0x61bdf6a40560_0 .net "id_ex_readdat2", 31 0, v0x61bdf6a3f630_0;  alias, 1 drivers
v0x61bdf6a40630_0 .net "id_ex_sign_ext", 31 0, v0x61bdf6a3f990_0;  alias, 1 drivers
v0x61bdf6a40700_0 .net "id_ex_wb", 1 0, v0x61bdf6a3ed50_0;  alias, 1 drivers
v0x61bdf6a407d0_0 .net "if_id_instr", 31 0, v0x61bdf6a3b3a0_0;  alias, 1 drivers
v0x61bdf6a40870_0 .net "if_id_npc", 31 0, v0x61bdf6a3b2a0_0;  alias, 1 drivers
v0x61bdf6a40930_0 .net "mem", 2 0, v0x61bdf6a3cd70_0;  1 drivers
v0x61bdf6a40a40_0 .net "mem_wb_write_data", 31 0, L_0x61bdf6a61bf0;  alias, 1 drivers
v0x61bdf6a40b00_0 .net "readdat1", 31 0, v0x61bdf6a3dad0_0;  1 drivers
v0x61bdf6a40bf0_0 .net "readdat2", 31 0, v0x61bdf6a3db90_0;  1 drivers
v0x61bdf6a40e10_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
v0x61bdf6a40fc0_0 .net "sign_ext", 31 0, L_0x61bdf6a60830;  1 drivers
v0x61bdf6a410d0_0 .net "wb", 1 0, v0x61bdf6a3d000_0;  1 drivers
v0x61bdf6a411e0_0 .net "wb_reg_write", 0 0, L_0x61bdf6a61a20;  alias, 1 drivers
v0x61bdf6a41280_0 .net "wb_write_reg_location", 4 0, v0x61bdf6a49510_0;  alias, 1 drivers
L_0x61bdf6a60290 .part v0x61bdf6a3b3a0_0, 26, 6;
L_0x61bdf6a60920 .part v0x61bdf6a3b3a0_0, 0, 16;
L_0x61bdf6a609c0 .part v0x61bdf6a3b3a0_0, 21, 5;
L_0x61bdf6a60a60 .part v0x61bdf6a3b3a0_0, 16, 5;
L_0x61bdf6a60b00 .part v0x61bdf6a3b3a0_0, 16, 5;
L_0x61bdf6a60ba0 .part v0x61bdf6a3b3a0_0, 11, 5;
S_0x61bdf6a3c620 .scope module, "u1" "control" 3 14, 3 20 0, S_0x61bdf6a3c250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /OUTPUT 2 "wb";
    .port_info 4 /OUTPUT 3 "mem";
    .port_info 5 /OUTPUT 4 "ex";
P_0x61bdf6a3c7b0 .param/l "BEQ" 0 3 29, C4<000100>;
P_0x61bdf6a3c7f0 .param/l "LW" 0 3 27, C4<100011>;
P_0x61bdf6a3c830 .param/l "NOP" 0 3 30, C4<100000>;
P_0x61bdf6a3c870 .param/l "RTYPE" 0 3 26, C4<000000>;
P_0x61bdf6a3c8b0 .param/l "SW" 0 3 28, C4<101011>;
v0x61bdf6a3cbf0_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a3cc90_0 .var "ex", 3 0;
v0x61bdf6a3cd70_0 .var "mem", 2 0;
v0x61bdf6a3ce30_0 .net "opcode", 5 0, L_0x61bdf6a60290;  1 drivers
v0x61bdf6a3cf10_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
v0x61bdf6a3d000_0 .var "wb", 1 0;
S_0x61bdf6a3d1e0 .scope module, "u2" "signExt" 3 15, 3 73 0, S_0x61bdf6a3c250;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /OUTPUT 32 "extended";
v0x61bdf6a3d3e0_0 .net *"_ivl_1", 0 0, L_0x61bdf6a603c0;  1 drivers
v0x61bdf6a3d4e0_0 .net *"_ivl_2", 15 0, L_0x61bdf6a60460;  1 drivers
v0x61bdf6a3d5c0_0 .net "extended", 31 0, L_0x61bdf6a60830;  alias, 1 drivers
v0x61bdf6a3d680_0 .net "immediate", 15 0, L_0x61bdf6a60920;  1 drivers
L_0x61bdf6a603c0 .part L_0x61bdf6a60920, 15, 1;
LS_0x61bdf6a60460_0_0 .concat [ 1 1 1 1], L_0x61bdf6a603c0, L_0x61bdf6a603c0, L_0x61bdf6a603c0, L_0x61bdf6a603c0;
LS_0x61bdf6a60460_0_4 .concat [ 1 1 1 1], L_0x61bdf6a603c0, L_0x61bdf6a603c0, L_0x61bdf6a603c0, L_0x61bdf6a603c0;
LS_0x61bdf6a60460_0_8 .concat [ 1 1 1 1], L_0x61bdf6a603c0, L_0x61bdf6a603c0, L_0x61bdf6a603c0, L_0x61bdf6a603c0;
LS_0x61bdf6a60460_0_12 .concat [ 1 1 1 1], L_0x61bdf6a603c0, L_0x61bdf6a603c0, L_0x61bdf6a603c0, L_0x61bdf6a603c0;
L_0x61bdf6a60460 .concat [ 4 4 4 4], LS_0x61bdf6a60460_0_0, LS_0x61bdf6a60460_0_4, LS_0x61bdf6a60460_0_8, LS_0x61bdf6a60460_0_12;
L_0x61bdf6a60830 .concat [ 16 16 0 0], L_0x61bdf6a60920, L_0x61bdf6a60460;
S_0x61bdf6a3d7c0 .scope module, "u3" "regfile" 3 16, 3 79 0, S_0x61bdf6a3c250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rt";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "A_readdat1";
    .port_info 8 /OUTPUT 32 "B_readdat2";
v0x61bdf6a3dad0_0 .var "A_readdat1", 31 0;
v0x61bdf6a3db90_0 .var "B_readdat2", 31 0;
v0x61bdf6a3dc70 .array "REG", 0 31, 31 0;
v0x61bdf6a3dd40_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a3dde0_0 .net "rd", 4 0, v0x61bdf6a49510_0;  alias, 1 drivers
v0x61bdf6a3df10_0 .net "regwrite", 0 0, L_0x61bdf6a61a20;  alias, 1 drivers
v0x61bdf6a3dfd0_0 .net "rs", 4 0, L_0x61bdf6a609c0;  1 drivers
v0x61bdf6a3e0b0_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
v0x61bdf6a3e150_0 .net "rt", 4 0, L_0x61bdf6a60a60;  1 drivers
v0x61bdf6a3e2c0_0 .net "writedata", 31 0, L_0x61bdf6a61bf0;  alias, 1 drivers
S_0x61bdf6a3e4c0 .scope module, "u4" "idExLatch" 3 17, 3 115 0, S_0x61bdf6a3c250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctl_wb";
    .port_info 3 /INPUT 3 "ctl_mem";
    .port_info 4 /INPUT 4 "ctl_ex";
    .port_info 5 /INPUT 32 "npc";
    .port_info 6 /INPUT 32 "readdat1";
    .port_info 7 /INPUT 32 "readdat2";
    .port_info 8 /INPUT 32 "sign_ext";
    .port_info 9 /INPUT 5 "instr_bits_2016";
    .port_info 10 /INPUT 5 "instr_bits_1511";
    .port_info 11 /OUTPUT 2 "ctl_wb_out";
    .port_info 12 /OUTPUT 3 "ctl_mem_out";
    .port_info 13 /OUTPUT 4 "ctl_ex_out";
    .port_info 14 /OUTPUT 32 "npc_out";
    .port_info 15 /OUTPUT 32 "readdat1_out";
    .port_info 16 /OUTPUT 32 "readdat2_out";
    .port_info 17 /OUTPUT 32 "sign_ext_out";
    .port_info 18 /OUTPUT 5 "instr_bits_2016_out";
    .port_info 19 /OUTPUT 5 "instr_bits_1511_out";
v0x61bdf6a3e840_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a3e900_0 .net "ctl_ex", 3 0, v0x61bdf6a3cc90_0;  alias, 1 drivers
v0x61bdf6a3e9c0_0 .var "ctl_ex_out", 3 0;
v0x61bdf6a3ea90_0 .net "ctl_mem", 2 0, v0x61bdf6a3cd70_0;  alias, 1 drivers
v0x61bdf6a3eb80_0 .var "ctl_mem_out", 2 0;
v0x61bdf6a3ec90_0 .net "ctl_wb", 1 0, v0x61bdf6a3d000_0;  alias, 1 drivers
v0x61bdf6a3ed50_0 .var "ctl_wb_out", 1 0;
v0x61bdf6a3ee10_0 .net "instr_bits_1511", 4 0, L_0x61bdf6a60ba0;  1 drivers
v0x61bdf6a3eef0_0 .var "instr_bits_1511_out", 4 0;
v0x61bdf6a3f060_0 .net "instr_bits_2016", 4 0, L_0x61bdf6a60b00;  1 drivers
v0x61bdf6a3f140_0 .var "instr_bits_2016_out", 4 0;
v0x61bdf6a3f220_0 .net "npc", 31 0, v0x61bdf6a3b2a0_0;  alias, 1 drivers
v0x61bdf6a3f2e0_0 .var "npc_out", 31 0;
v0x61bdf6a3f3c0_0 .net "readdat1", 31 0, v0x61bdf6a3dad0_0;  alias, 1 drivers
v0x61bdf6a3f480_0 .var "readdat1_out", 31 0;
v0x61bdf6a3f540_0 .net "readdat2", 31 0, v0x61bdf6a3db90_0;  alias, 1 drivers
v0x61bdf6a3f630_0 .var "readdat2_out", 31 0;
v0x61bdf6a3f800_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
v0x61bdf6a3f8a0_0 .net "sign_ext", 31 0, L_0x61bdf6a60830;  alias, 1 drivers
v0x61bdf6a3f990_0 .var "sign_ext_out", 31 0;
S_0x61bdf6a41500 .scope module, "s3" "execute" 11 28, 5 1 0, S_0x61bdf6a388d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "wb";
    .port_info 3 /INPUT 3 "mem";
    .port_info 4 /INPUT 4 "execute";
    .port_info 5 /INPUT 32 "npc";
    .port_info 6 /INPUT 32 "readdat1";
    .port_info 7 /INPUT 32 "readdat2";
    .port_info 8 /INPUT 32 "sign_ext";
    .port_info 9 /INPUT 5 "instr_2016";
    .port_info 10 /INPUT 5 "instr_1511";
    .port_info 11 /OUTPUT 2 "wb_out";
    .port_info 12 /OUTPUT 1 "branch";
    .port_info 13 /OUTPUT 1 "memread";
    .port_info 14 /OUTPUT 1 "memwrite";
    .port_info 15 /OUTPUT 32 "addOUT";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 32 "aluOUT";
    .port_info 18 /OUTPUT 32 "readdat2OUT";
    .port_info 19 /OUTPUT 5 "mux5OUT";
L_0x61bdf6a5fee0 .functor BUFZ 2, v0x61bdf6a3ed50_0, C4<00>, C4<00>, C4<00>;
L_0x61bdf6a60cd0 .functor BUFZ 3, v0x61bdf6a3eb80_0, C4<000>, C4<000>, C4<000>;
v0x61bdf6a450b0_0 .net "ALC_wire", 2 0, v0x61bdf6a42f20_0;  1 drivers
v0x61bdf6a46550_0 .net "ALU_in_wire", 31 0, L_0x61bdf6a61050;  1 drivers
v0x61bdf6a46660_0 .net "addOUT", 31 0, v0x61bdf6a45310_0;  alias, 1 drivers
v0x61bdf6a46700_0 .net "add_wire", 31 0, L_0x61bdf6a61880;  1 drivers
v0x61bdf6a46810_0 .net "aluOUT", 31 0, v0x61bdf6a45580_0;  alias, 1 drivers
v0x61bdf6a46920_0 .net "alu_wire", 31 0, v0x61bdf6a44640_0;  1 drivers
v0x61bdf6a46a10_0 .net "branch", 0 0, v0x61bdf6a45710_0;  alias, 1 drivers
v0x61bdf6a46ab0_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a46b50_0 .net "execute", 3 0, v0x61bdf6a3e9c0_0;  alias, 1 drivers
v0x61bdf6a46bf0_0 .net "instr_1511", 4 0, v0x61bdf6a3eef0_0;  alias, 1 drivers
v0x61bdf6a46cb0_0 .net "instr_2016", 4 0, v0x61bdf6a3f140_0;  alias, 1 drivers
v0x61bdf6a46d70_0 .net "mem", 2 0, v0x61bdf6a3eb80_0;  alias, 1 drivers
v0x61bdf6a46e80_0 .net "mem_wire", 2 0, L_0x61bdf6a60cd0;  1 drivers
v0x61bdf6a46f40_0 .net "memread", 0 0, v0x61bdf6a45af0_0;  alias, 1 drivers
v0x61bdf6a46fe0_0 .net "memwrite", 0 0, v0x61bdf6a45bb0_0;  alias, 1 drivers
v0x61bdf6a47080_0 .net "mux5OUT", 4 0, v0x61bdf6a45a10_0;  alias, 1 drivers
v0x61bdf6a47120_0 .net "mux5_wire", 4 0, L_0x61bdf6a60d40;  1 drivers
v0x61bdf6a47320_0 .net "npc", 31 0, v0x61bdf6a3f2e0_0;  alias, 1 drivers
v0x61bdf6a473c0_0 .net "readdat1", 31 0, v0x61bdf6a3f480_0;  alias, 1 drivers
v0x61bdf6a47460_0 .net "readdat2", 31 0, v0x61bdf6a3f630_0;  alias, 1 drivers
v0x61bdf6a47520_0 .net "readdat2OUT", 31 0, v0x61bdf6a45d60_0;  alias, 1 drivers
v0x61bdf6a475e0_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
v0x61bdf6a47680_0 .net "sign_ext", 31 0, v0x61bdf6a3f990_0;  alias, 1 drivers
v0x61bdf6a47720_0 .net "wb", 1 0, v0x61bdf6a3ed50_0;  alias, 1 drivers
v0x61bdf6a477e0_0 .net "wb_out", 1 0, v0x61bdf6a45f80_0;  alias, 1 drivers
v0x61bdf6a478a0_0 .net "wb_wire", 1 0, L_0x61bdf6a5fee0;  1 drivers
v0x61bdf6a47970_0 .net "zero", 0 0, v0x61bdf6a46170_0;  alias, 1 drivers
v0x61bdf6a47a40_0 .net "zero_wire", 0 0, L_0x61bdf6a61790;  1 drivers
L_0x61bdf6a60de0 .part v0x61bdf6a3e9c0_0, 1, 1;
L_0x61bdf6a60f10 .part v0x61bdf6a3f990_0, 0, 6;
L_0x61bdf6a60fb0 .part v0x61bdf6a3e9c0_0, 2, 2;
L_0x61bdf6a610f0 .part v0x61bdf6a3e9c0_0, 0, 1;
S_0x61bdf6a418d0 .scope module, "u1" "mux5" 5 23, 5 173 0, S_0x61bdf6a41500;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0x61bdf6a41b20_0 .net "A", 4 0, v0x61bdf6a3f140_0;  alias, 1 drivers
v0x61bdf6a41c50_0 .net "B", 4 0, v0x61bdf6a3eef0_0;  alias, 1 drivers
v0x61bdf6a41d60_0 .net "out", 4 0, L_0x61bdf6a60d40;  alias, 1 drivers
v0x61bdf6a41e20_0 .net "sel", 0 0, L_0x61bdf6a60de0;  1 drivers
L_0x61bdf6a60d40 .functor MUXZ 5, v0x61bdf6a3f140_0, v0x61bdf6a3eef0_0, L_0x61bdf6a60de0, C4<>;
S_0x61bdf6a41f60 .scope module, "u2" "alucontrol" 5 24, 5 39 0, S_0x61bdf6a41500;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "sel";
P_0x61bdf6a42160 .param/l "ALUADD" 0 5 48, C4<010>;
P_0x61bdf6a421a0 .param/l "ALUAND" 0 5 50, C4<000>;
P_0x61bdf6a421e0 .param/l "ALUOR" 0 5 51, C4<001>;
P_0x61bdf6a42220 .param/l "ALUSLT" 0 5 52, C4<111>;
P_0x61bdf6a42260 .param/l "ALUSUB" 0 5 49, C4<110>;
P_0x61bdf6a422a0 .param/l "ALUx" 0 5 54, C4<011>;
P_0x61bdf6a422e0 .param/l "FUNCTADD" 0 5 55, C4<100000>;
P_0x61bdf6a42320 .param/l "FUNCTAND" 0 5 58, C4<100100>;
P_0x61bdf6a42360 .param/l "FUNCTOR" 0 5 59, C4<100101>;
P_0x61bdf6a423a0 .param/l "FUNCTSLT" 0 5 60, C4<101010>;
P_0x61bdf6a423e0 .param/l "FUNCTSUB" 0 5 56, C4<100010>;
P_0x61bdf6a42420 .param/l "Itype" 0 5 46, C4<01>;
P_0x61bdf6a42460 .param/l "Rtype" 0 5 44, C4<10>;
P_0x61bdf6a424a0 .param/l "lwsw" 0 5 45, C4<00>;
P_0x61bdf6a424e0 .param/l "unknown" 0 5 53, C4<11>;
P_0x61bdf6a42520 .param/l "xis" 0 5 47, C4<xxxxxx>;
v0x61bdf6a42d40_0 .net "aluop", 1 0, L_0x61bdf6a60fb0;  1 drivers
v0x61bdf6a42e40_0 .net "funct", 5 0, L_0x61bdf6a60f10;  1 drivers
v0x61bdf6a42f20_0 .var "sel", 2 0;
E_0x61bdf6a42cc0 .event anyedge, v0x61bdf6a42d40_0, v0x61bdf6a42e40_0, v0x61bdf6a42f20_0;
S_0x61bdf6a43060 .scope module, "u3" "mux32" 5 25, 5 166 0, S_0x61bdf6a41500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x61bdf6a432e0_0 .net "A", 31 0, v0x61bdf6a3f630_0;  alias, 1 drivers
v0x61bdf6a433d0_0 .net "B", 31 0, v0x61bdf6a3f990_0;  alias, 1 drivers
v0x61bdf6a434e0_0 .net "out", 31 0, L_0x61bdf6a61050;  alias, 1 drivers
v0x61bdf6a435a0_0 .net "sel", 0 0, L_0x61bdf6a610f0;  1 drivers
L_0x61bdf6a61050 .functor MUXZ 32, v0x61bdf6a3f990_0, v0x61bdf6a3f630_0, L_0x61bdf6a610f0, C4<>;
S_0x61bdf6a436e0 .scope module, "u4" "alu" 5 26, 5 85 0, S_0x61bdf6a41500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0x61bdf6a438c0 .param/l "ALUADD" 0 5 92, C4<010>;
P_0x61bdf6a43900 .param/l "ALUAND" 0 5 94, C4<000>;
P_0x61bdf6a43940 .param/l "ALUOR" 0 5 95, C4<001>;
P_0x61bdf6a43980 .param/l "ALUSLT" 0 5 96, C4<111>;
P_0x61bdf6a439c0 .param/l "ALUSUB" 0 5 93, C4<110>;
L_0x61bdf6a61420 .functor XOR 1, L_0x61bdf6a61250, L_0x61bdf6a612f0, C4<0>, C4<0>;
v0x61bdf6a43d50_0 .net *"_ivl_10", 0 0, L_0x61bdf6a614e0;  1 drivers
L_0x708be61c12e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x61bdf6a43e30_0 .net/2s *"_ivl_12", 1 0, L_0x708be61c12e8;  1 drivers
L_0x708be61c1330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61bdf6a43f10_0 .net/2s *"_ivl_14", 1 0, L_0x708be61c1330;  1 drivers
v0x61bdf6a44000_0 .net *"_ivl_16", 1 0, L_0x61bdf6a615d0;  1 drivers
v0x61bdf6a440e0_0 .net *"_ivl_3", 0 0, L_0x61bdf6a61250;  1 drivers
v0x61bdf6a44210_0 .net *"_ivl_5", 0 0, L_0x61bdf6a612f0;  1 drivers
L_0x708be61c12a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61bdf6a442f0_0 .net/2u *"_ivl_8", 31 0, L_0x708be61c12a0;  1 drivers
v0x61bdf6a443d0_0 .net "a", 31 0, v0x61bdf6a3f480_0;  alias, 1 drivers
v0x61bdf6a444e0_0 .net "b", 31 0, L_0x61bdf6a61050;  alias, 1 drivers
v0x61bdf6a445a0_0 .net "control", 2 0, v0x61bdf6a42f20_0;  alias, 1 drivers
v0x61bdf6a44640_0 .var "result", 31 0;
L_0x708be61c1258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x708be6685898 .resolv tri, L_0x708be61c1258, L_0x61bdf6a61420;
v0x61bdf6a44700_0 .net8 "sign_mismatch", 0 0, RS_0x708be6685898;  2 drivers
v0x61bdf6a447c0_0 .net "zero", 0 0, L_0x61bdf6a61790;  alias, 1 drivers
E_0x61bdf6a43ce0 .event anyedge, v0x61bdf6a42f20_0, v0x61bdf6a3f480_0, v0x61bdf6a434e0_0, v0x61bdf6a44700_0;
L_0x61bdf6a61250 .part v0x61bdf6a3f480_0, 31, 1;
L_0x61bdf6a612f0 .part L_0x61bdf6a61050, 31, 1;
L_0x61bdf6a614e0 .cmp/eq 32, v0x61bdf6a44640_0, L_0x708be61c12a0;
L_0x61bdf6a615d0 .functor MUXZ 2, L_0x708be61c1330, L_0x708be61c12e8, L_0x61bdf6a614e0, C4<>;
L_0x61bdf6a61790 .part L_0x61bdf6a615d0, 0, 1;
S_0x61bdf6a44950 .scope module, "u5" "adder" 5 27, 5 31 0, S_0x61bdf6a41500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "add_in1";
    .port_info 1 /INPUT 32 "add_in2";
    .port_info 2 /OUTPUT 32 "add_out";
v0x61bdf6a44ba0_0 .net "add_in1", 31 0, v0x61bdf6a3f2e0_0;  alias, 1 drivers
v0x61bdf6a44cd0_0 .net "add_in2", 31 0, v0x61bdf6a3f990_0;  alias, 1 drivers
v0x61bdf6a44d90_0 .net "add_out", 31 0, L_0x61bdf6a61880;  alias, 1 drivers
L_0x61bdf6a61880 .arith/sum 32, v0x61bdf6a3f2e0_0, v0x61bdf6a3f990_0;
S_0x61bdf6a44ed0 .scope module, "u6" "ex_mem_latch" 5 28, 5 114 0, S_0x61bdf6a41500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctlwb_out";
    .port_info 3 /INPUT 3 "ctlm_out";
    .port_info 4 /INPUT 32 "adder_out";
    .port_info 5 /INPUT 1 "aluzero";
    .port_info 6 /INPUT 32 "alu_out";
    .port_info 7 /INPUT 32 "readdat2";
    .port_info 8 /INPUT 5 "muxout";
    .port_info 9 /OUTPUT 2 "wb_ctlout";
    .port_info 10 /OUTPUT 1 "branch";
    .port_info 11 /OUTPUT 1 "memread";
    .port_info 12 /OUTPUT 1 "memwrite";
    .port_info 13 /OUTPUT 32 "add_result";
    .port_info 14 /OUTPUT 1 "zero";
    .port_info 15 /OUTPUT 32 "alu_result";
    .port_info 16 /OUTPUT 32 "rdata2out";
    .port_info 17 /OUTPUT 5 "five_bit_muxout";
v0x61bdf6a45310_0 .var "add_result", 31 0;
v0x61bdf6a45420_0 .net "adder_out", 31 0, L_0x61bdf6a61880;  alias, 1 drivers
v0x61bdf6a454e0_0 .net "alu_out", 31 0, v0x61bdf6a44640_0;  alias, 1 drivers
v0x61bdf6a45580_0 .var "alu_result", 31 0;
v0x61bdf6a45620_0 .net "aluzero", 0 0, L_0x61bdf6a61790;  alias, 1 drivers
v0x61bdf6a45710_0 .var "branch", 0 0;
v0x61bdf6a457b0_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a45850_0 .net "ctlm_out", 2 0, L_0x61bdf6a60cd0;  alias, 1 drivers
v0x61bdf6a45930_0 .net "ctlwb_out", 1 0, L_0x61bdf6a5fee0;  alias, 1 drivers
v0x61bdf6a45a10_0 .var "five_bit_muxout", 4 0;
v0x61bdf6a45af0_0 .var "memread", 0 0;
v0x61bdf6a45bb0_0 .var "memwrite", 0 0;
v0x61bdf6a45c70_0 .net "muxout", 4 0, L_0x61bdf6a60d40;  alias, 1 drivers
v0x61bdf6a45d60_0 .var "rdata2out", 31 0;
v0x61bdf6a45e20_0 .net "readdat2", 31 0, v0x61bdf6a3f630_0;  alias, 1 drivers
v0x61bdf6a45ee0_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
v0x61bdf6a45f80_0 .var "wb_ctlout", 1 0;
v0x61bdf6a46170_0 .var "zero", 0 0;
S_0x61bdf6a47dd0 .scope module, "s4" "mem" 11 35, 9 1 0, S_0x61bdf6a388d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ex_mem_latch";
    .port_info 3 /INPUT 1 "ex_mem_zero";
    .port_info 4 /INPUT 1 "memWrite";
    .port_info 5 /INPUT 1 "memRead";
    .port_info 6 /INPUT 2 "ex_mem_wb";
    .port_info 7 /INPUT 5 "ex_mux";
    .port_info 8 /INPUT 32 "address";
    .port_info 9 /INPUT 32 "writeData";
    .port_info 10 /OUTPUT 1 "PCSrc";
    .port_info 11 /OUTPUT 1 "wb_mem_reg";
    .port_info 12 /OUTPUT 1 "wb_write_reg";
    .port_info 13 /OUTPUT 5 "ex_mux_out";
    .port_info 14 /OUTPUT 32 "readData";
    .port_info 15 /OUTPUT 32 "address_out";
L_0x61bdf6a61920 .functor AND 1, v0x61bdf6a45710_0, v0x61bdf6a46170_0, C4<1>, C4<1>;
v0x61bdf6a49a70_0 .net "PCSrc", 0 0, L_0x61bdf6a61920;  alias, 1 drivers
v0x61bdf6a49b30_0 .net "address", 31 0, v0x61bdf6a45580_0;  alias, 1 drivers
v0x61bdf6a49c80_0 .net "address_out", 31 0, v0x61bdf6a492d0_0;  alias, 1 drivers
v0x61bdf6a49d20_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a49dc0_0 .net "ex_mem_latch", 0 0, v0x61bdf6a45710_0;  alias, 1 drivers
v0x61bdf6a49eb0_0 .net "ex_mem_wb", 1 0, v0x61bdf6a45f80_0;  alias, 1 drivers
v0x61bdf6a49f50_0 .net "ex_mem_zero", 0 0, v0x61bdf6a46170_0;  alias, 1 drivers
v0x61bdf6a4a040_0 .net "ex_mux", 4 0, v0x61bdf6a45a10_0;  alias, 1 drivers
v0x61bdf6a4a100_0 .net "ex_mux_out", 4 0, v0x61bdf6a49510_0;  alias, 1 drivers
v0x61bdf6a4a250_0 .net "memRead", 0 0, v0x61bdf6a45af0_0;  alias, 1 drivers
v0x61bdf6a4a2f0_0 .net "memWrite", 0 0, v0x61bdf6a45bb0_0;  alias, 1 drivers
v0x61bdf6a4a390_0 .net "readData", 31 0, v0x61bdf6a49620_0;  alias, 1 drivers
v0x61bdf6a4a450_0 .net "readData_wire", 31 0, v0x61bdf6a48980_0;  1 drivers
v0x61bdf6a4a4f0_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
v0x61bdf6a4a590_0 .net "wb_mem_reg", 0 0, L_0x61bdf6a61b50;  alias, 1 drivers
v0x61bdf6a4a650_0 .net "wb_write_reg", 0 0, L_0x61bdf6a61a20;  alias, 1 drivers
v0x61bdf6a4a740_0 .net "writeData", 31 0, v0x61bdf6a45d60_0;  alias, 1 drivers
L_0x61bdf6a61a20 .part v0x61bdf6a49120_0, 1, 1;
L_0x61bdf6a61b50 .part v0x61bdf6a49120_0, 0, 1;
S_0x61bdf6a481d0 .scope module, "u1" "datamemory" 9 11, 9 17 0, S_0x61bdf6a47dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "memWrite";
    .port_info 1 /INPUT 1 "memRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x61bdf6a484b0 .array "MEMORY", 0 5, 31 0;
v0x61bdf6a48690_0 .net "address", 31 0, v0x61bdf6a45580_0;  alias, 1 drivers
v0x61bdf6a487a0_0 .net "memRead", 0 0, v0x61bdf6a45af0_0;  alias, 1 drivers
v0x61bdf6a48890_0 .net "memWrite", 0 0, v0x61bdf6a45bb0_0;  alias, 1 drivers
v0x61bdf6a48980_0 .var "readData", 31 0;
v0x61bdf6a48a90_0 .net "writeData", 31 0, v0x61bdf6a45d60_0;  alias, 1 drivers
E_0x61bdf6a48450/0 .event anyedge, v0x61bdf6a45bb0_0, v0x61bdf6a45d60_0, v0x61bdf6a45580_0, v0x61bdf6a45af0_0;
v0x61bdf6a484b0_0 .array/port v0x61bdf6a484b0, 0;
v0x61bdf6a484b0_1 .array/port v0x61bdf6a484b0, 1;
v0x61bdf6a484b0_2 .array/port v0x61bdf6a484b0, 2;
v0x61bdf6a484b0_3 .array/port v0x61bdf6a484b0, 3;
E_0x61bdf6a48450/1 .event anyedge, v0x61bdf6a484b0_0, v0x61bdf6a484b0_1, v0x61bdf6a484b0_2, v0x61bdf6a484b0_3;
v0x61bdf6a484b0_4 .array/port v0x61bdf6a484b0, 4;
v0x61bdf6a484b0_5 .array/port v0x61bdf6a484b0, 5;
E_0x61bdf6a48450/2 .event anyedge, v0x61bdf6a484b0_4, v0x61bdf6a484b0_5;
E_0x61bdf6a48450 .event/or E_0x61bdf6a48450/0, E_0x61bdf6a48450/1, E_0x61bdf6a48450/2;
S_0x61bdf6a48c40 .scope module, "u2" "latch" 9 13, 9 38 0, S_0x61bdf6a47dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "control_wb_in";
    .port_info 3 /INPUT 32 "readData_in";
    .port_info 4 /INPUT 32 "alu_in";
    .port_info 5 /INPUT 5 "memWrite";
    .port_info 6 /OUTPUT 2 "control";
    .port_info 7 /OUTPUT 32 "readData";
    .port_info 8 /OUTPUT 32 "memALU";
    .port_info 9 /OUTPUT 5 "memWrite_out";
v0x61bdf6a48fa0_0 .net "alu_in", 31 0, v0x61bdf6a45580_0;  alias, 1 drivers
v0x61bdf6a49060_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a49120_0 .var "control", 1 0;
v0x61bdf6a491c0_0 .net "control_wb_in", 1 0, v0x61bdf6a45f80_0;  alias, 1 drivers
v0x61bdf6a492d0_0 .var "memALU", 31 0;
v0x61bdf6a49400_0 .net "memWrite", 4 0, v0x61bdf6a45a10_0;  alias, 1 drivers
v0x61bdf6a49510_0 .var "memWrite_out", 4 0;
v0x61bdf6a49620_0 .var "readData", 31 0;
v0x61bdf6a49700_0 .net "readData_in", 31 0, v0x61bdf6a48980_0;  alias, 1 drivers
v0x61bdf6a49850_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
S_0x61bdf6a4ab10 .scope module, "s5" "wb" 11 42, 12 1 0, S_0x61bdf6a388d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /INPUT 32 "memReaddata";
    .port_info 4 /INPUT 32 "memALUresult";
    .port_info 5 /OUTPUT 32 "wb_data";
v0x61bdf6a4ae20_0 .net "MemtoReg", 0 0, L_0x61bdf6a61b50;  alias, 1 drivers
v0x61bdf6a4aee0_0 .net "clk", 0 0, v0x61bdf6a4d040_0;  alias, 1 drivers
v0x61bdf6a4af80_0 .net "memALUresult", 31 0, v0x61bdf6a492d0_0;  alias, 1 drivers
v0x61bdf6a4b070_0 .net "memReaddata", 31 0, v0x61bdf6a49620_0;  alias, 1 drivers
v0x61bdf6a4b160_0 .net "rst", 0 0, v0x61bdf6a4d0e0_0;  alias, 1 drivers
v0x61bdf6a4b250_0 .net "wb_data", 31 0, L_0x61bdf6a61bf0;  alias, 1 drivers
L_0x61bdf6a61bf0 .functor MUXZ 32, v0x61bdf6a49620_0, v0x61bdf6a492d0_0, L_0x61bdf6a61b50, C4<>;
S_0x61bdf69c6df0 .scope module, "wbTB" "wbTB" 13 2;
 .timescale -9 -12;
v0x61bdf6a4d9b0_0 .var "MemtoReg", 0 0;
v0x61bdf6a4da70_0 .var "clk", 0 0;
v0x61bdf6a4db10_0 .var "memALUresult", 31 0;
v0x61bdf6a4dbb0_0 .var "memReaddata", 31 0;
v0x61bdf6a4dc50_0 .var "rst", 0 0;
v0x61bdf6a4dcf0_0 .net "wb_data", 31 0, L_0x61bdf6a61ed0;  1 drivers
S_0x61bdf6a4d1a0 .scope module, "u1" "wb" 13 10, 12 1 0, S_0x61bdf69c6df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /INPUT 32 "memReaddata";
    .port_info 4 /INPUT 32 "memALUresult";
    .port_info 5 /OUTPUT 32 "wb_data";
v0x61bdf6a4d3d0_0 .net "MemtoReg", 0 0, v0x61bdf6a4d9b0_0;  1 drivers
v0x61bdf6a4d4b0_0 .net "clk", 0 0, v0x61bdf6a4da70_0;  1 drivers
v0x61bdf6a4d570_0 .net "memALUresult", 31 0, v0x61bdf6a4db10_0;  1 drivers
v0x61bdf6a4d630_0 .net "memReaddata", 31 0, v0x61bdf6a4dbb0_0;  1 drivers
v0x61bdf6a4d710_0 .net "rst", 0 0, v0x61bdf6a4dc50_0;  1 drivers
v0x61bdf6a4d7d0_0 .net "wb_data", 31 0, L_0x61bdf6a61ed0;  alias, 1 drivers
L_0x61bdf6a61ed0 .functor MUXZ 32, v0x61bdf6a4dbb0_0, v0x61bdf6a4db10_0, v0x61bdf6a4d9b0_0, C4<>;
    .scope S_0x61bdf69e72b0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61bdf6a24ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61bdf69e3ae0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61bdf69f8da0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x61bdf69e72b0;
T_1 ;
    %wait E_0x61bdf694ecb0;
    %load/vec4 v0x61bdf695d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61bdf6a24ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61bdf69e3ae0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61bdf69f8da0_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x61bdf69e1a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a24ef0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61bdf69e3ae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61bdf69f8da0_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x61bdf6a24ef0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61bdf69e3ae0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x61bdf69f8da0_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x61bdf6a24ef0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x61bdf69e3ae0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x61bdf69f8da0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a24ef0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x61bdf69e3ae0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x61bdf69f8da0_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a24ef0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x61bdf69e3ae0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x61bdf69f8da0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61bdf69a8e90;
T_2 ;
    %pushi/vec4 2293930, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a25800, 4, 0;
    %pushi/vec4 275071777, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a25800, 4, 0;
    %pushi/vec4 1048610, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a25800, 4, 0;
    %pushi/vec4 2350003286, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a25800, 4, 0;
    %pushi/vec4 2400334934, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a25800, 4, 0;
    %pushi/vec4 2909094689, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a25800, 4, 0;
    %pushi/vec4 1610612838, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a25800, 4, 0;
    %pushi/vec4 318841669, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a25800, 4, 0;
    %pushi/vec4 2892317473, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a25800, 4, 0;
    %pushi/vec4 302064453, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a25800, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x61bdf69a8e90;
T_3 ;
    %wait E_0x61bdf694ecb0;
    %load/vec4 v0x61bdf6a25bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a25660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a25720_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x61bdf6a25a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x61bdf6a25d50_0;
    %load/vec4 v0x61bdf6a25940_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61bdf6a25800, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x61bdf6a25b10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x61bdf6a25800, 4;
    %assign/vec4 v0x61bdf6a25660_0, 0;
    %load/vec4 v0x61bdf6a25c90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x61bdf6a25800, 4;
    %assign/vec4 v0x61bdf6a25720_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x61bdf6a25f50;
T_4 ;
    %wait E_0x61bdf694ecb0;
    %load/vec4 v0x61bdf6a27160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a26800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61bdf6a26630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61bdf6a264a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a26d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a26ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a270a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a272c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61bdf6a26b60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61bdf6a269a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x61bdf6a26740_0;
    %assign/vec4 v0x61bdf6a26800_0, 0;
    %load/vec4 v0x61bdf6a26540_0;
    %assign/vec4 v0x61bdf6a26630_0, 0;
    %load/vec4 v0x61bdf6a263e0_0;
    %assign/vec4 v0x61bdf6a264a0_0, 0;
    %load/vec4 v0x61bdf6a26c40_0;
    %assign/vec4 v0x61bdf6a26d20_0, 0;
    %load/vec4 v0x61bdf6a26e00_0;
    %assign/vec4 v0x61bdf6a26ef0_0, 0;
    %load/vec4 v0x61bdf6a26fb0_0;
    %assign/vec4 v0x61bdf6a270a0_0, 0;
    %load/vec4 v0x61bdf6a27200_0;
    %assign/vec4 v0x61bdf6a272c0_0, 0;
    %load/vec4 v0x61bdf6a26a80_0;
    %assign/vec4 v0x61bdf6a26b60_0, 0;
    %load/vec4 v0x61bdf6a268c0_0;
    %assign/vec4 v0x61bdf6a269a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x61bdf6a0fd20;
T_5 ;
    %vpi_call 2 16 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61bdf6a0fd20 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x61bdf6a0fd20;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a28a30_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x61bdf6a28a30_0;
    %inv;
    %store/vec4 v0x61bdf6a28a30_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x61bdf6a0fd20;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a296d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a29800_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x61bdf6a298a0_0, 0, 5;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x61bdf6a295c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61bdf6a294d0_0, 0, 32;
    %pushi/vec4 10752032, 0, 32;
    %store/vec4 v0x61bdf6a29410_0, 0, 32;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a296d0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x61bdf6a294d0_0, 0, 32;
    %pushi/vec4 268435464, 0, 32;
    %store/vec4 v0x61bdf6a29410_0, 0, 32;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x61bdf6a294d0_0, 0, 32;
    %pushi/vec4 2357329922, 0, 32;
    %store/vec4 v0x61bdf6a29410_0, 0, 32;
    %delay 2000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x61bdf6a294d0_0, 0, 32;
    %pushi/vec4 2894200834, 0, 32;
    %store/vec4 v0x61bdf6a29410_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x61bdf6a294d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a29800_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 4329504, 0, 32;
    %store/vec4 v0x61bdf6a29410_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x61bdf6a294d0_0, 0, 32;
    %delay 2000, 0;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v0x61bdf6a29410_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a29800_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %end;
    .thread T_7;
    .scope S_0x61bdf6a2a2e0;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61bdf6a2b260_0, 0;
    %end;
    .thread T_8;
    .scope S_0x61bdf6a2a2e0;
T_9 ;
    %wait E_0x61bdf694f3b0;
    %load/vec4 v0x61bdf6a2b080_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x61bdf6a2b180_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x61bdf6a2b260_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x61bdf6a2b260_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x61bdf6a2b260_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61bdf6a2b260_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x61bdf6a2b260_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x61bdf6a2b260_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x61bdf6a2b080_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x61bdf6a2b260_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x61bdf6a2b080_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x61bdf6a2b260_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v0x61bdf6a2b080_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x61bdf6a2b260_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x61bdf6a2b260_0;
    %assign/vec4 v0x61bdf6a2b260_0, 0;
T_9.14 ;
T_9.12 ;
T_9.10 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x61bdf6a2b920;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a2c870_0, 0;
    %end;
    .thread T_10;
    .scope S_0x61bdf6a2b920;
T_11 ;
    %wait E_0x61bdf690e530;
    %load/vec4 v0x61bdf6a2c7a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x61bdf6a2c870_0, 0, 32;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v0x61bdf6a2c570_0;
    %load/vec4 v0x61bdf6a2c650_0;
    %add;
    %store/vec4 v0x61bdf6a2c870_0, 0, 32;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v0x61bdf6a2c570_0;
    %load/vec4 v0x61bdf6a2c650_0;
    %sub;
    %store/vec4 v0x61bdf6a2c870_0, 0, 32;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x61bdf6a2c570_0;
    %load/vec4 v0x61bdf6a2c650_0;
    %and;
    %store/vec4 v0x61bdf6a2c870_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x61bdf6a2c570_0;
    %load/vec4 v0x61bdf6a2c650_0;
    %or;
    %store/vec4 v0x61bdf6a2c870_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x61bdf6a2c570_0;
    %load/vec4 v0x61bdf6a2c650_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.7, 8;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x61bdf6a2c930_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_11.8, 8;
T_11.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x61bdf6a2c930_0;
    %pad/u 32;
    %add;
    %jmp/0 T_11.8, 8;
 ; End of false expr.
    %blend;
T_11.8;
    %store/vec4 v0x61bdf6a2c870_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x61bdf6a2d0b0;
T_12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61bdf6a2e2e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a2d990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a2de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a2dee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a2d510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a2e4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a2d800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a2e090_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61bdf6a2dd40_0, 0, 5;
    %end;
    .thread T_12;
    .scope S_0x61bdf6a2d0b0;
T_13 ;
    %wait E_0x61bdf6a1c5c0;
    %load/vec4 v0x61bdf6a2e240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a2e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61bdf6a2d990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61bdf6a2de20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61bdf6a2dee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a2d510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61bdf6a2e4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a2d800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a2e090_0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61bdf6a2dd40_0, 0, 5;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x61bdf6a2dbd0_0;
    %assign/vec4 v0x61bdf6a2e2e0_0, 0;
    %load/vec4 v0x61bdf6a2daf0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x61bdf6a2d990_0, 0;
    %load/vec4 v0x61bdf6a2daf0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x61bdf6a2de20_0, 0;
    %load/vec4 v0x61bdf6a2daf0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x61bdf6a2dee0_0, 0;
    %load/vec4 v0x61bdf6a2d610_0;
    %assign/vec4 v0x61bdf6a2d510_0, 0;
    %load/vec4 v0x61bdf6a2d8a0_0;
    %assign/vec4 v0x61bdf6a2e4d0_0, 0;
    %load/vec4 v0x61bdf6a2d700_0;
    %assign/vec4 v0x61bdf6a2d800_0, 0;
    %load/vec4 v0x61bdf6a2e150_0;
    %assign/vec4 v0x61bdf6a2e090_0, 0;
    %load/vec4 v0x61bdf6a2dfa0_0;
    %assign/vec4 v0x61bdf6a2dd40_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x61bdf69e75d0;
T_14 ;
    %vpi_call 4 21 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 4 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61bdf69e75d0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x61bdf69e75d0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a304e0_0, 0, 1;
    %pushi/vec4 75, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x61bdf6a304e0_0;
    %inv;
    %store/vec4 v0x61bdf6a304e0_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
    .scope S_0x61bdf69e75d0;
T_16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61bdf6a312b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61bdf6a308c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a30c00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a30d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a30e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a310e0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61bdf6a307b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61bdf6a306c0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61bdf6a305d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a30ff0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a30ff0_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x61bdf6a312b0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x61bdf6a308c0_0, 0, 3;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x61bdf6a30c00_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x61bdf6a30d10_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x61bdf6a30e20_0, 0, 32;
    %pushi/vec4 2080, 0, 32;
    %store/vec4 v0x61bdf6a310e0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x61bdf6a307b0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x61bdf6a306c0_0, 0, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x61bdf6a305d0_0, 0, 4;
    %delay 15000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61bdf6a305d0_0, 0, 4;
    %pushi/vec4 546, 0, 32;
    %store/vec4 v0x61bdf6a310e0_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x61bdf6a31e10;
T_17 ;
    %wait E_0x61bdf6a32010;
    %load/vec4 v0x61bdf6a322d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a32070_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x61bdf6a32230_0;
    %store/vec4 v0x61bdf6a32070_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x61bdf6a32c00;
T_18 ;
    %vpi_call 7 41 "$readmemb", "instr.mem", v0x61bdf6a33200, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010111 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x61bdf6a32c00;
T_19 ;
    %wait E_0x61bdf6a32de0;
    %load/vec4 v0x61bdf6a33690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a33160_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x61bdf6a32f20_0;
    %pushi/vec4 24, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x61bdf6a33200, 4;
    %assign/vec4 v0x61bdf6a33160_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x61bdf6a33850;
T_20 ;
    %wait E_0x61bdf6a32010;
    %load/vec4 v0x61bdf6a33fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a33b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a33c60_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x61bdf6a33d40_0;
    %store/vec4 v0x61bdf6a33b60_0, 0, 32;
    %load/vec4 v0x61bdf6a33ed0_0;
    %store/vec4 v0x61bdf6a33c60_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x61bdf69ab810;
T_21 ;
    %vpi_call 6 8 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 6 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61bdf69ab810 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x61bdf69ab810;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a34cf0_0, 0, 1;
    %pushi/vec4 250, 0, 32;
T_22.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.1, 5;
    %jmp/1 T_22.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x61bdf6a34cf0_0;
    %inv;
    %store/vec4 v0x61bdf6a34cf0_0, 0, 1;
    %jmp T_22.0;
T_22.1 ;
    %pop/vec4 1;
    %end;
    .thread T_22;
    .scope S_0x61bdf69ab810;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a34ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a34a80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a34b40_0, 0, 32;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a34ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a34a80_0, 0, 1;
    %delay 3000, 0;
    %delay 3000, 0;
    %delay 3000, 0;
    %delay 3000, 0;
    %delay 3000, 0;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a34a80_0, 0, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x61bdf6a34b40_0, 0, 32;
    %delay 3000, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x61bdf6a34b40_0, 0, 32;
    %delay 3000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x61bdf6a34b40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a34a80_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x61bdf6a34b40_0, 0, 32;
    %delay 3000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x61bdf6a34b40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a34a80_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x61bdf6a353b0;
T_24 ;
    %vpi_call 9 23 "$readmemb", "data.mem", v0x61bdf6a35650, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000101 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x61bdf6a353b0;
T_25 ;
    %wait E_0x61bdf6a31750;
    %load/vec4 v0x61bdf6a359b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x61bdf6a35ba0_0;
    %load/vec4 v0x61bdf6a35830_0;
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %store/vec4a v0x61bdf6a35650, 4, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x61bdf6a35910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/getv 4, v0x61bdf6a35830_0;
    %load/vec4a v0x61bdf6a35650, 4;
    %store/vec4 v0x61bdf6a35a70_0, 0, 32;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a35a70_0, 0, 32;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x61bdf6a35d20;
T_26 ;
    %wait E_0x61bdf6a36080;
    %load/vec4 v0x61bdf6a36920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61bdf6a36610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a36260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a366f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a36400_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x61bdf6a36530_0;
    %assign/vec4 v0x61bdf6a36610_0, 0;
    %load/vec4 v0x61bdf6a36320_0;
    %assign/vec4 v0x61bdf6a36260_0, 0;
    %load/vec4 v0x61bdf6a367d0_0;
    %assign/vec4 v0x61bdf6a366f0_0, 0;
    %load/vec4 v0x61bdf6a360e0_0;
    %assign/vec4 v0x61bdf6a36400_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x61bdf69b29a0;
T_27 ;
    %vpi_call 8 4 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 8 5 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61bdf69b29a0 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x61bdf69b29a0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a37dc0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_28.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.1, 5;
    %jmp/1 T_28.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x61bdf6a37dc0_0;
    %inv;
    %store/vec4 v0x61bdf6a37dc0_0, 0, 1;
    %jmp T_28.0;
T_28.1 ;
    %pop/vec4 1;
    %end;
    .thread T_28;
    .scope S_0x61bdf69b29a0;
T_29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a386f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a386f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a37eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a38090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a38470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a382e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61bdf6a37fa0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61bdf6a38130_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a37c00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a387e0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a37eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a38090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a38470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a382e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61bdf6a37fa0_0, 0, 2;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x61bdf6a38130_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a37c00_0, 0, 32;
    %pushi/vec4 2882400018, 0, 32;
    %store/vec4 v0x61bdf6a387e0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a37eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a38090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a38470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a382e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61bdf6a37fa0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x61bdf6a38130_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a37c00_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0x61bdf6a393f0;
T_30 ;
    %wait E_0x61bdf6a395f0;
    %load/vec4 v0x61bdf6a398b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a39650_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x61bdf6a39810_0;
    %store/vec4 v0x61bdf6a39650_0, 0, 32;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x61bdf6a3a2d0;
T_31 ;
    %vpi_call 7 41 "$readmemb", "instr.mem", v0x61bdf6a3a940, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010111 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x61bdf6a3a2d0;
T_32 ;
    %wait E_0x61bdf6a3a520;
    %load/vec4 v0x61bdf6a3add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a3a8a0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x61bdf6a3a660_0;
    %pushi/vec4 24, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x61bdf6a3a940, 4;
    %assign/vec4 v0x61bdf6a3a8a0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x61bdf6a3af90;
T_33 ;
    %wait E_0x61bdf6a395f0;
    %load/vec4 v0x61bdf6a3b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a3b2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a3b3a0_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x61bdf6a3b480_0;
    %store/vec4 v0x61bdf6a3b2a0_0, 0, 32;
    %load/vec4 v0x61bdf6a3b610_0;
    %store/vec4 v0x61bdf6a3b3a0_0, 0, 32;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x61bdf6a3c620;
T_34 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61bdf6a3d000_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61bdf6a3cd70_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61bdf6a3cc90_0, 0, 4;
    %end;
    .thread T_34;
    .scope S_0x61bdf6a3c620;
T_35 ;
    %wait E_0x61bdf6a395f0;
    %load/vec4 v0x61bdf6a3cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61bdf6a3d000_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61bdf6a3cd70_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61bdf6a3cc90_0, 0, 4;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x61bdf6a3ce30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a3d000_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61bdf6a3cd70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61bdf6a3cc90_0, 0;
    %jmp T_35.7;
T_35.2 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x61bdf6a3d000_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61bdf6a3cd70_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x61bdf6a3cc90_0, 0;
    %jmp T_35.7;
T_35.3 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x61bdf6a3d000_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x61bdf6a3cd70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x61bdf6a3cc90_0, 0;
    %jmp T_35.7;
T_35.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a3d000_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x61bdf6a3cd70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x61bdf6a3cc90_0, 0;
    %jmp T_35.7;
T_35.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a3d000_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x61bdf6a3cd70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x61bdf6a3cc90_0, 0;
    %jmp T_35.7;
T_35.7 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x61bdf6a3d7c0;
T_36 ;
    %pushi/vec4 2293930, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a3dc70, 4, 0;
    %pushi/vec4 275071777, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a3dc70, 4, 0;
    %pushi/vec4 1048610, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a3dc70, 4, 0;
    %pushi/vec4 2350003286, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a3dc70, 4, 0;
    %pushi/vec4 2400334934, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a3dc70, 4, 0;
    %pushi/vec4 2909094689, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a3dc70, 4, 0;
    %pushi/vec4 1610612838, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a3dc70, 4, 0;
    %pushi/vec4 318841669, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a3dc70, 4, 0;
    %pushi/vec4 2892317473, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a3dc70, 4, 0;
    %pushi/vec4 302064453, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bdf6a3dc70, 4, 0;
    %end;
    .thread T_36;
    .scope S_0x61bdf6a3d7c0;
T_37 ;
    %wait E_0x61bdf6a395f0;
    %load/vec4 v0x61bdf6a3e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a3dad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a3db90_0, 0, 32;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x61bdf6a3df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x61bdf6a3e2c0_0;
    %load/vec4 v0x61bdf6a3dde0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61bdf6a3dc70, 0, 4;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x61bdf6a3dfd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x61bdf6a3dc70, 4;
    %assign/vec4 v0x61bdf6a3dad0_0, 0;
    %load/vec4 v0x61bdf6a3e150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x61bdf6a3dc70, 4;
    %assign/vec4 v0x61bdf6a3db90_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x61bdf6a3e4c0;
T_38 ;
    %wait E_0x61bdf6a395f0;
    %load/vec4 v0x61bdf6a3f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a3ed50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61bdf6a3eb80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61bdf6a3e9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a3f2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a3f480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a3f630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a3f990_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61bdf6a3f140_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61bdf6a3eef0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x61bdf6a3ec90_0;
    %assign/vec4 v0x61bdf6a3ed50_0, 0;
    %load/vec4 v0x61bdf6a3ea90_0;
    %assign/vec4 v0x61bdf6a3eb80_0, 0;
    %load/vec4 v0x61bdf6a3e900_0;
    %assign/vec4 v0x61bdf6a3e9c0_0, 0;
    %load/vec4 v0x61bdf6a3f220_0;
    %assign/vec4 v0x61bdf6a3f2e0_0, 0;
    %load/vec4 v0x61bdf6a3f3c0_0;
    %assign/vec4 v0x61bdf6a3f480_0, 0;
    %load/vec4 v0x61bdf6a3f540_0;
    %assign/vec4 v0x61bdf6a3f630_0, 0;
    %load/vec4 v0x61bdf6a3f8a0_0;
    %assign/vec4 v0x61bdf6a3f990_0, 0;
    %load/vec4 v0x61bdf6a3f060_0;
    %assign/vec4 v0x61bdf6a3f140_0, 0;
    %load/vec4 v0x61bdf6a3ee10_0;
    %assign/vec4 v0x61bdf6a3eef0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x61bdf6a41f60;
T_39 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61bdf6a42f20_0, 0;
    %end;
    .thread T_39;
    .scope S_0x61bdf6a41f60;
T_40 ;
    %wait E_0x61bdf6a42cc0;
    %load/vec4 v0x61bdf6a42d40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_40.0, 4;
    %load/vec4 v0x61bdf6a42e40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x61bdf6a42f20_0, 0;
    %jmp T_40.8;
T_40.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x61bdf6a42f20_0, 0;
    %jmp T_40.8;
T_40.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x61bdf6a42f20_0, 0;
    %jmp T_40.8;
T_40.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61bdf6a42f20_0, 0;
    %jmp T_40.8;
T_40.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x61bdf6a42f20_0, 0;
    %jmp T_40.8;
T_40.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x61bdf6a42f20_0, 0;
    %jmp T_40.8;
T_40.8 ;
    %pop/vec4 1;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x61bdf6a42d40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_40.9, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x61bdf6a42f20_0, 0;
    %jmp T_40.10;
T_40.9 ;
    %load/vec4 v0x61bdf6a42d40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_40.11, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x61bdf6a42f20_0, 0;
    %jmp T_40.12;
T_40.11 ;
    %load/vec4 v0x61bdf6a42d40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_40.13, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x61bdf6a42f20_0, 0;
    %jmp T_40.14;
T_40.13 ;
    %load/vec4 v0x61bdf6a42f20_0;
    %assign/vec4 v0x61bdf6a42f20_0, 0;
T_40.14 ;
T_40.12 ;
T_40.10 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x61bdf6a436e0;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a44640_0, 0;
    %end;
    .thread T_41;
    .scope S_0x61bdf6a436e0;
T_42 ;
    %wait E_0x61bdf6a43ce0;
    %load/vec4 v0x61bdf6a445a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x61bdf6a44640_0, 0, 32;
    %jmp T_42.6;
T_42.0 ;
    %load/vec4 v0x61bdf6a443d0_0;
    %load/vec4 v0x61bdf6a444e0_0;
    %add;
    %store/vec4 v0x61bdf6a44640_0, 0, 32;
    %jmp T_42.6;
T_42.1 ;
    %load/vec4 v0x61bdf6a443d0_0;
    %load/vec4 v0x61bdf6a444e0_0;
    %sub;
    %store/vec4 v0x61bdf6a44640_0, 0, 32;
    %jmp T_42.6;
T_42.2 ;
    %load/vec4 v0x61bdf6a443d0_0;
    %load/vec4 v0x61bdf6a444e0_0;
    %and;
    %store/vec4 v0x61bdf6a44640_0, 0, 32;
    %jmp T_42.6;
T_42.3 ;
    %load/vec4 v0x61bdf6a443d0_0;
    %load/vec4 v0x61bdf6a444e0_0;
    %or;
    %store/vec4 v0x61bdf6a44640_0, 0, 32;
    %jmp T_42.6;
T_42.4 ;
    %load/vec4 v0x61bdf6a443d0_0;
    %load/vec4 v0x61bdf6a444e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_42.7, 8;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x61bdf6a44700_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_42.8, 8;
T_42.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x61bdf6a44700_0;
    %pad/u 32;
    %add;
    %jmp/0 T_42.8, 8;
 ; End of false expr.
    %blend;
T_42.8;
    %store/vec4 v0x61bdf6a44640_0, 0, 32;
    %jmp T_42.6;
T_42.6 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x61bdf6a44ed0;
T_43 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61bdf6a45f80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a45710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a45af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a45bb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a45310_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a46170_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a45580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a45d60_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61bdf6a45a10_0, 0, 5;
    %end;
    .thread T_43;
    .scope S_0x61bdf6a44ed0;
T_44 ;
    %wait E_0x61bdf6a395f0;
    %load/vec4 v0x61bdf6a45ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a45f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61bdf6a45710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61bdf6a45af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61bdf6a45bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a45310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61bdf6a46170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a45580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a45d60_0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61bdf6a45a10_0, 0, 5;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x61bdf6a45930_0;
    %assign/vec4 v0x61bdf6a45f80_0, 0;
    %load/vec4 v0x61bdf6a45850_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x61bdf6a45710_0, 0;
    %load/vec4 v0x61bdf6a45850_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x61bdf6a45af0_0, 0;
    %load/vec4 v0x61bdf6a45850_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x61bdf6a45bb0_0, 0;
    %load/vec4 v0x61bdf6a45420_0;
    %assign/vec4 v0x61bdf6a45310_0, 0;
    %load/vec4 v0x61bdf6a45620_0;
    %assign/vec4 v0x61bdf6a46170_0, 0;
    %load/vec4 v0x61bdf6a454e0_0;
    %assign/vec4 v0x61bdf6a45580_0, 0;
    %load/vec4 v0x61bdf6a45e20_0;
    %assign/vec4 v0x61bdf6a45d60_0, 0;
    %load/vec4 v0x61bdf6a45c70_0;
    %assign/vec4 v0x61bdf6a45a10_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x61bdf6a481d0;
T_45 ;
    %vpi_call 9 23 "$readmemb", "data.mem", v0x61bdf6a484b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000101 {0 0 0};
    %end;
    .thread T_45;
    .scope S_0x61bdf6a481d0;
T_46 ;
    %wait E_0x61bdf6a48450;
    %load/vec4 v0x61bdf6a48890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x61bdf6a48a90_0;
    %load/vec4 v0x61bdf6a48690_0;
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %store/vec4a v0x61bdf6a484b0, 4, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x61bdf6a487a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %ix/getv 4, v0x61bdf6a48690_0;
    %load/vec4a v0x61bdf6a484b0, 4;
    %store/vec4 v0x61bdf6a48980_0, 0, 32;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a48980_0, 0, 32;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x61bdf6a48c40;
T_47 ;
    %wait E_0x61bdf6a395f0;
    %load/vec4 v0x61bdf6a49850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61bdf6a49510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61bdf6a49120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a49620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61bdf6a492d0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x61bdf6a49400_0;
    %assign/vec4 v0x61bdf6a49510_0, 0;
    %load/vec4 v0x61bdf6a491c0_0;
    %assign/vec4 v0x61bdf6a49120_0, 0;
    %load/vec4 v0x61bdf6a49700_0;
    %assign/vec4 v0x61bdf6a49620_0, 0;
    %load/vec4 v0x61bdf6a48fa0_0;
    %assign/vec4 v0x61bdf6a492d0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x61bdf69c1190;
T_48 ;
    %vpi_call 10 6 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 10 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61bdf69c1190 {0 0 0};
    %end;
    .thread T_48;
    .scope S_0x61bdf69c1190;
T_49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a4d040_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_49.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_49.1, 5;
    %jmp/1 T_49.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x61bdf6a4d040_0;
    %inv;
    %store/vec4 v0x61bdf6a4d040_0, 0, 1;
    %jmp T_49.0;
T_49.1 ;
    %pop/vec4 1;
    %end;
    .thread T_49;
    .scope S_0x61bdf69c1190;
T_50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a4d0e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a4d0e0_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x61bdf69c6df0;
T_51 ;
    %vpi_call 13 4 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 13 5 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61bdf69c6df0 {0 0 0};
    %end;
    .thread T_51;
    .scope S_0x61bdf69c6df0;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a4da70_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_52.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_52.1, 5;
    %jmp/1 T_52.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x61bdf6a4da70_0;
    %inv;
    %store/vec4 v0x61bdf6a4da70_0, 0, 1;
    %jmp T_52.0;
T_52.1 ;
    %pop/vec4 1;
    %end;
    .thread T_52;
    .scope S_0x61bdf69c6df0;
T_53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a4dc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bdf6a4d9b0_0, 0, 1;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x61bdf6a4dbb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bdf6a4db10_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bdf6a4d9b0_0, 0, 1;
    %end;
    .thread T_53;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "decodeTB.v";
    "decode.v";
    "executeTB.v";
    "execute.v";
    "fetchTB.v";
    "fetch.v";
    "memTB.v";
    "mem.v";
    "testbench.v";
    "top.v";
    "wb.v";
    "wbTB.v";
