digraph "CFG for '_Z7kernel2PiS_i' function" {
	label="CFG for '_Z7kernel2PiS_i' function";

	Node0x516ed90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %5 = icmp eq i32 %4, 0\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 2, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %10, %2\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = icmp ult i32 %14, %2\l  br i1 %5, label %16, label %34\l|{<s0>T|<s1>F}}"];
	Node0x516ed90:s0 -> Node0x5170f50;
	Node0x516ed90:s1 -> Node0x5170fe0;
	Node0x5170f50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%16:\l16:                                               \l  br i1 %15, label %26, label %17\l|{<s0>T|<s1>F}}"];
	Node0x5170f50:s0 -> Node0x516fa10;
	Node0x5170f50:s1 -> Node0x5171230;
	Node0x5171230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%17:\l17:                                               \l  %18 = add i32 %14, 1\l  %19 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 4, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %25 = add i32 %23, %24\l  br label %52\l}"];
	Node0x5171230 -> Node0x5172b70;
	Node0x516fa10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%26:\l26:                                               \l  %27 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %28 = bitcast i8 addrspace(4)* %27 to i16 addrspace(4)*\l  %29 = load i16, i16 addrspace(4)* %28, align 4, !range !4, !invariant.load !5\l  %30 = zext i16 %29 to i32\l  %31 = mul i32 %14, %30\l  %32 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %33 = add i32 %31, %32\l  br label %52\l}"];
	Node0x516fa10 -> Node0x5172b70;
	Node0x5170fe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#dc5d4a70",label="{%34:\l34:                                               \l  br i1 %15, label %44, label %35\l|{<s0>T|<s1>F}}"];
	Node0x5170fe0:s0 -> Node0x5173280;
	Node0x5170fe0:s1 -> Node0x51732d0;
	Node0x51732d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%35:\l35:                                               \l  %36 = add i32 %14, 1\l  %37 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %38 = bitcast i8 addrspace(4)* %37 to i16 addrspace(4)*\l  %39 = load i16, i16 addrspace(4)* %38, align 4, !range !4, !invariant.load !5\l  %40 = zext i16 %39 to i32\l  %41 = mul i32 %36, %40\l  %42 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %43 = add i32 %41, %42\l  br label %52\l}"];
	Node0x51732d0 -> Node0x5172b70;
	Node0x5173280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%44:\l44:                                               \l  %45 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %46 = bitcast i8 addrspace(4)* %45 to i16 addrspace(4)*\l  %47 = load i16, i16 addrspace(4)* %46, align 4, !range !4, !invariant.load !5\l  %48 = zext i16 %47 to i32\l  %49 = mul i32 %14, %48\l  %50 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %51 = add i32 %49, %50\l  br label %52\l}"];
	Node0x5173280 -> Node0x5172b70;
	Node0x5172b70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  %53 = phi i32 [ %13, %17 ], [ %13, %26 ], [ %43, %35 ], [ %51, %44 ]\l  %54 = phi i32 [ %25, %17 ], [ %33, %26 ], [ %13, %35 ], [ %13, %44 ]\l  %55 = shl i32 %2, 3\l  %56 = add i32 %55, 8\l  %57 = icmp eq i32 %55, 2147483640\l  br i1 %57, label %79, label %58\l|{<s0>T|<s1>F}}"];
	Node0x5172b70:s0 -> Node0x5174120;
	Node0x5172b70:s1 -> Node0x5174170;
	Node0x5174170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%58:\l58:                                               \l  %59 = shl nsw i32 %54, 8\l  %60 = add nsw i32 %59, %53\l  %61 = sext i32 %60 to i64\l  %62 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %61\l  %63 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %61\l  %64 = load i32, i32 addrspace(1)* %62, align 4, !tbaa !7\l  %65 = sitofp i32 %64 to float\l  %66 = add nsw i32 %55, %59\l  %67 = sext i32 %66 to i64\l  %68 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %67\l  %69 = load i32, i32 addrspace(1)* %68, align 4, !tbaa !7\l  %70 = sitofp i32 %69 to float\l  %71 = shl i32 %2, 11\l  %72 = add nsw i32 %71, %53\l  %73 = sext i32 %72 to i64\l  %74 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %73\l  %75 = load i32, i32 addrspace(1)* %74, align 4, !tbaa !7\l  %76 = sitofp i32 %75 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %77 = fadd contract float %70, %76\l  %78 = fcmp contract olt float %77, %65\l  br i1 %78, label %80, label %82\l|{<s0>T|<s1>F}}"];
	Node0x5174170:s0 -> Node0x5175910;
	Node0x5174170:s1 -> Node0x51759a0;
	Node0x5174120 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%79:\l79:                                               \l  ret void\l}"];
	Node0x5175910 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%80:\l80:                                               \l  %81 = fptosi float %77 to i32\l  store i32 %81, i32 addrspace(1)* %62, align 4, !tbaa !7\l  store i32 %55, i32 addrspace(1)* %63, align 4, !tbaa !7\l  br label %82\l}"];
	Node0x5175910 -> Node0x51759a0;
	Node0x51759a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%82:\l82:                                               \l  %83 = add nuw nsw i32 %55, 1\l  %84 = icmp slt i32 %83, %56\l  br i1 %84, label %85, label %79, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x51759a0:s0 -> Node0x5175e50;
	Node0x51759a0:s1 -> Node0x5174120;
	Node0x5175e50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%85:\l85:                                               \l  %86 = load i32, i32 addrspace(1)* %62, align 4, !tbaa !7\l  %87 = sitofp i32 %86 to float\l  %88 = add nsw i32 %83, %59\l  %89 = sext i32 %88 to i64\l  %90 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %89\l  %91 = load i32, i32 addrspace(1)* %90, align 4, !tbaa !7\l  %92 = sitofp i32 %91 to float\l  %93 = shl nsw i32 %83, 8\l  %94 = add nsw i32 %93, %53\l  %95 = sext i32 %94 to i64\l  %96 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %95\l  %97 = load i32, i32 addrspace(1)* %96, align 4, !tbaa !7\l  %98 = sitofp i32 %97 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %99 = fadd contract float %92, %98\l  %100 = fcmp contract olt float %99, %87\l  br i1 %100, label %101, label %103\l|{<s0>T|<s1>F}}"];
	Node0x5175e50:s0 -> Node0x5176950;
	Node0x5175e50:s1 -> Node0x51769a0;
	Node0x5176950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%101:\l101:                                              \l  %102 = fptosi float %99 to i32\l  store i32 %102, i32 addrspace(1)* %62, align 4, !tbaa !7\l  store i32 %83, i32 addrspace(1)* %63, align 4, !tbaa !7\l  br label %103\l}"];
	Node0x5176950 -> Node0x51769a0;
	Node0x51769a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%103:\l103:                                              \l  %104 = add nuw nsw i32 %55, 2\l  %105 = load i32, i32 addrspace(1)* %62, align 4, !tbaa !7\l  %106 = sitofp i32 %105 to float\l  %107 = add nsw i32 %104, %59\l  %108 = sext i32 %107 to i64\l  %109 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %108\l  %110 = load i32, i32 addrspace(1)* %109, align 4, !tbaa !7\l  %111 = sitofp i32 %110 to float\l  %112 = shl nsw i32 %104, 8\l  %113 = add nsw i32 %112, %53\l  %114 = sext i32 %113 to i64\l  %115 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %114\l  %116 = load i32, i32 addrspace(1)* %115, align 4, !tbaa !7\l  %117 = sitofp i32 %116 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %118 = fadd contract float %111, %117\l  %119 = fcmp contract olt float %118, %106\l  br i1 %119, label %120, label %122\l|{<s0>T|<s1>F}}"];
	Node0x51769a0:s0 -> Node0x5177670;
	Node0x51769a0:s1 -> Node0x51776c0;
	Node0x5177670 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%120:\l120:                                              \l  %121 = fptosi float %118 to i32\l  store i32 %121, i32 addrspace(1)* %62, align 4, !tbaa !7\l  store i32 %104, i32 addrspace(1)* %63, align 4, !tbaa !7\l  br label %122\l}"];
	Node0x5177670 -> Node0x51776c0;
	Node0x51776c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%122:\l122:                                              \l  %123 = add nuw nsw i32 %55, 3\l  %124 = load i32, i32 addrspace(1)* %62, align 4, !tbaa !7\l  %125 = sitofp i32 %124 to float\l  %126 = add nsw i32 %123, %59\l  %127 = sext i32 %126 to i64\l  %128 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %127\l  %129 = load i32, i32 addrspace(1)* %128, align 4, !tbaa !7\l  %130 = sitofp i32 %129 to float\l  %131 = shl nsw i32 %123, 8\l  %132 = add nsw i32 %131, %53\l  %133 = sext i32 %132 to i64\l  %134 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %133\l  %135 = load i32, i32 addrspace(1)* %134, align 4, !tbaa !7\l  %136 = sitofp i32 %135 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %137 = fadd contract float %130, %136\l  %138 = fcmp contract olt float %137, %125\l  br i1 %138, label %139, label %141\l|{<s0>T|<s1>F}}"];
	Node0x51776c0:s0 -> Node0x5178770;
	Node0x51776c0:s1 -> Node0x51787c0;
	Node0x5178770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%139:\l139:                                              \l  %140 = fptosi float %137 to i32\l  store i32 %140, i32 addrspace(1)* %62, align 4, !tbaa !7\l  store i32 %123, i32 addrspace(1)* %63, align 4, !tbaa !7\l  br label %141\l}"];
	Node0x5178770 -> Node0x51787c0;
	Node0x51787c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%141:\l141:                                              \l  %142 = add nuw nsw i32 %55, 4\l  %143 = load i32, i32 addrspace(1)* %62, align 4, !tbaa !7\l  %144 = sitofp i32 %143 to float\l  %145 = add nsw i32 %142, %59\l  %146 = sext i32 %145 to i64\l  %147 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %146\l  %148 = load i32, i32 addrspace(1)* %147, align 4, !tbaa !7\l  %149 = sitofp i32 %148 to float\l  %150 = shl nsw i32 %142, 8\l  %151 = add nsw i32 %150, %53\l  %152 = sext i32 %151 to i64\l  %153 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %152\l  %154 = load i32, i32 addrspace(1)* %153, align 4, !tbaa !7\l  %155 = sitofp i32 %154 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %156 = fadd contract float %149, %155\l  %157 = fcmp contract olt float %156, %144\l  br i1 %157, label %158, label %160\l|{<s0>T|<s1>F}}"];
	Node0x51787c0:s0 -> Node0x5179480;
	Node0x51787c0:s1 -> Node0x51794d0;
	Node0x5179480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%158:\l158:                                              \l  %159 = fptosi float %156 to i32\l  store i32 %159, i32 addrspace(1)* %62, align 4, !tbaa !7\l  store i32 %142, i32 addrspace(1)* %63, align 4, !tbaa !7\l  br label %160\l}"];
	Node0x5179480 -> Node0x51794d0;
	Node0x51794d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%160:\l160:                                              \l  %161 = add nuw nsw i32 %55, 5\l  %162 = load i32, i32 addrspace(1)* %62, align 4, !tbaa !7\l  %163 = sitofp i32 %162 to float\l  %164 = add nsw i32 %161, %59\l  %165 = sext i32 %164 to i64\l  %166 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %165\l  %167 = load i32, i32 addrspace(1)* %166, align 4, !tbaa !7\l  %168 = sitofp i32 %167 to float\l  %169 = shl nsw i32 %161, 8\l  %170 = add nsw i32 %169, %53\l  %171 = sext i32 %170 to i64\l  %172 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %171\l  %173 = load i32, i32 addrspace(1)* %172, align 4, !tbaa !7\l  %174 = sitofp i32 %173 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %175 = fadd contract float %168, %174\l  %176 = fcmp contract olt float %175, %163\l  br i1 %176, label %177, label %179\l|{<s0>T|<s1>F}}"];
	Node0x51794d0:s0 -> Node0x517a190;
	Node0x51794d0:s1 -> Node0x517a1e0;
	Node0x517a190 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%177:\l177:                                              \l  %178 = fptosi float %175 to i32\l  store i32 %178, i32 addrspace(1)* %62, align 4, !tbaa !7\l  store i32 %161, i32 addrspace(1)* %63, align 4, !tbaa !7\l  br label %179\l}"];
	Node0x517a190 -> Node0x517a1e0;
	Node0x517a1e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%179:\l179:                                              \l  %180 = add nuw nsw i32 %55, 6\l  %181 = load i32, i32 addrspace(1)* %62, align 4, !tbaa !7\l  %182 = sitofp i32 %181 to float\l  %183 = add nsw i32 %180, %59\l  %184 = sext i32 %183 to i64\l  %185 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %184\l  %186 = load i32, i32 addrspace(1)* %185, align 4, !tbaa !7\l  %187 = sitofp i32 %186 to float\l  %188 = shl nsw i32 %180, 8\l  %189 = add nsw i32 %188, %53\l  %190 = sext i32 %189 to i64\l  %191 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %190\l  %192 = load i32, i32 addrspace(1)* %191, align 4, !tbaa !7\l  %193 = sitofp i32 %192 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %194 = fadd contract float %187, %193\l  %195 = fcmp contract olt float %194, %182\l  br i1 %195, label %196, label %198\l|{<s0>T|<s1>F}}"];
	Node0x517a1e0:s0 -> Node0x517aea0;
	Node0x517a1e0:s1 -> Node0x517aef0;
	Node0x517aea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%196:\l196:                                              \l  %197 = fptosi float %194 to i32\l  store i32 %197, i32 addrspace(1)* %62, align 4, !tbaa !7\l  store i32 %180, i32 addrspace(1)* %63, align 4, !tbaa !7\l  br label %198\l}"];
	Node0x517aea0 -> Node0x517aef0;
	Node0x517aef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%198:\l198:                                              \l  %199 = add nuw nsw i32 %55, 7\l  %200 = load i32, i32 addrspace(1)* %62, align 4, !tbaa !7\l  %201 = sitofp i32 %200 to float\l  %202 = add nsw i32 %199, %59\l  %203 = sext i32 %202 to i64\l  %204 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %203\l  %205 = load i32, i32 addrspace(1)* %204, align 4, !tbaa !7\l  %206 = sitofp i32 %205 to float\l  %207 = shl nsw i32 %199, 8\l  %208 = add nsw i32 %207, %53\l  %209 = sext i32 %208 to i64\l  %210 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %209\l  %211 = load i32, i32 addrspace(1)* %210, align 4, !tbaa !7\l  %212 = sitofp i32 %211 to float\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %213 = fadd contract float %206, %212\l  %214 = fcmp contract olt float %213, %201\l  br i1 %214, label %215, label %79\l|{<s0>T|<s1>F}}"];
	Node0x517aef0:s0 -> Node0x516fcb0;
	Node0x517aef0:s1 -> Node0x5174120;
	Node0x516fcb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%215:\l215:                                              \l  %216 = fptosi float %213 to i32\l  store i32 %216, i32 addrspace(1)* %62, align 4, !tbaa !7\l  store i32 %199, i32 addrspace(1)* %63, align 4, !tbaa !7\l  br label %79\l}"];
	Node0x516fcb0 -> Node0x5174120;
}
