{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 13:49:36 2011 " "Info: Processing started: Wed Oct 19 13:49:36 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_input -c key_input " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off key_input -c key_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Divider/Divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Divider/Divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Info: Found entity 1: Divider" {  } { { "../Divider/Divider.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Divider/Divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Divider1/Divider1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Divider1/Divider1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider1 " "Info: Found entity 1: Divider1" {  } { { "../Divider1/Divider1.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Divider1/Divider1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Shake/Shake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Shake/Shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shake " "Info: Found entity 1: Shake" {  } { { "../Shake/Shake.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Shake/Shake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Keyboard_Scan/Keyboard_Scan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Keyboard_Scan/Keyboard_Scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Scan " "Info: Found entity 1: Keyboard_Scan" {  } { { "../Keyboard_Scan/Keyboard_Scan.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Scan/Keyboard_Scan.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Keyboard_Identify/Keyboard_Identify.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Keyboard_Identify/Keyboard_Identify.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Identify " "Info: Found entity 1: Keyboard_Identify" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_input.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_input " "Info: Found entity 1: key_input" {  } { { "key_input.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_input/key_input.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_input " "Info: Elaborating entity \"key_input\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shake Shake:inst3 " "Info: Elaborating entity \"Shake\" for hierarchy \"Shake:inst3\"" {  } { { "key_input.bdf" "inst3" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_input/key_input.bdf" { { 96 616 744 192 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shake.v(16) " "Warning (10230): Verilog HDL assignment warning at Shake.v(16): truncated value with size 32 to match size of target (3)" {  } { { "../Shake/Shake.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Shake/Shake.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shake.v(21) " "Warning (10230): Verilog HDL assignment warning at Shake.v(21): truncated value with size 32 to match size of target (3)" {  } { { "../Shake/Shake.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Shake/Shake.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Identify Keyboard_Identify:inst1 " "Info: Elaborating entity \"Keyboard_Identify\" for hierarchy \"Keyboard_Identify:inst1\"" {  } { { "key_input.bdf" "inst1" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_input/key_input.bdf" { { 96 400 552 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(13) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(13): truncated value with size 32 to match size of target (1)" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(22) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(22): truncated value with size 32 to match size of target (1)" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(27) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(35) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(35): truncated value with size 32 to match size of target (1)" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(142) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(142): truncated value with size 32 to match size of target (1)" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Scan Keyboard_Scan:inst2 " "Info: Elaborating entity \"Keyboard_Scan\" for hierarchy \"Keyboard_Scan:inst2\"" {  } { { "key_input.bdf" "inst2" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_input/key_input.bdf" { { 128 232 344 224 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Keyboard_Scan:inst2\|state~9 " "Info: Register \"Keyboard_Scan:inst2\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Keyboard_Scan:inst2\|state~10 " "Info: Register \"Keyboard_Scan:inst2\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Info: Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Info: Implemented 41 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 13:49:39 2011 " "Info: Processing ended: Wed Oct 19 13:49:39 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
