<p><time datetime="2023-09-01" class="date-past">01 Sep 2023</time> </p><ul><li><p>Merged MAES-6100 into NCore3.6 regarding removal of the previous interface for system event messaging</p></li><li><p>Investigated 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12318" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12318?src=confmacro" class="jira-issue-key">CONC-12318</a>
                            </span>
 turned out as a dv issue</p></li><li><p>Pushed in the fix for 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12559" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12559?src=confmacro" class="jira-issue-key">CONC-12559</a>
                            </span>
 </p></li><li><p>Pushed in the fix for 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12576" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12576?src=confmacro" class="jira-issue-key">CONC-12576</a>
                            </span>
 </p></li><li><p>Pushed in a fix for lint issue in aiu block</p></li></ul><p /><p><time datetime="2023-08-02" class="date-past">02 Aug 2023</time> </p><ul><li><p>Completed CONC-12318 regarding how the exclusive monitor event generated in DMI and DII</p></li><li><p>Regarding MAES-6100 → removal of the existing uEvtOutInterface (system event)</p><ul><li><p>Fixed all the compilation issues in dv and rtl → CONC-12144 and CONC-12337</p></li><li><p>Ran a lot of regression to finally get the 100% pass rate</p></li><li><p>Finally, Created a custom branch for all the changes → Needed maestro support to check all the changes in</p></li></ul></li><li><p>Started CONC-12259 → in progress</p></li></ul><p /><p><time datetime="2023-07-26" class="date-past">26 Jul 2023</time> </p><ul><li><p>Spent some time on CONC-12335 for IOAIU failures regarding sys-Evt → ongoing</p></li><li><p>FuSa task regarding legato configs coverage</p><ul><li><p>Needed to run some configs and create formal exclusions for some configs</p></li><li><p>Pushed in the new formals for the new runs</p></li></ul></li></ul><p /><p><time datetime="2023-07-19" class="date-past">19 Jul 2023</time> </p><ul><li><p>Spent a lot of time on removing the EvtOutInterface lots of backs and forths between rtl and DV → still ongoing</p></li><li><p>Spent some time with dv regarding system event testing</p></li><li><p>Started the legato coverage and it’s still ongoing</p></li></ul><p /><p><time datetime="2023-07-12" class="date-past">12 Jul 2023</time> </p><ul><li><p>Pushed a fix for CONC-12100 but it’s still ongoing since it needs some fix from Maestro.</p></li><li><p>Debugged CONC-12238 → needs maestro support</p></li><li><p>Completed the second round of uArch reviews</p></li><li><p>Started to remove the EvtOutInterface (previous interface for system event messaging) still ongoing since some changes from DV is also needed.</p></li><li><p>Compared different chi configs for ASIL B synthesis  → will start synthesis soon</p></li></ul><p /><p><time datetime="2023-06-28" class="date-past">28 Jun 2023</time> </p><ul><li><p>Pushed in the evt_buffer in DMI for sys Evt</p></li><li><p>Pushed in the evt_buffer in DII for sys Evt</p></li><li><p>Fixed lint issues</p></li><li><p>Filed a ticket to Maestro regarding DVEBroadcasterFIFO<br/>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6335" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6335?src=confmacro" class="jira-issue-key">MAES-6335</a>
                            </span>
 </p></li><li><p>Started on ASIL B on CHI</p></li></ul><p /><p><time datetime="2023-06-21" class="date-past">21 Jun 2023</time> </p><ul><li><p>Uploaded the new version of SysEvt uArch to confluence after review</p></li><li><p>Debugged CONC-12100 - &gt; waiting for Maestro support</p></li><li><p>Confirmed that the sys_evt_receiver block aggregates all the sys_req messages into one single event but generates individual sys_rsp for each of the sys_req messages.</p></li><li><p>Spent some time with Maestro team for some clarifications regarding sys_evt</p></li><li><p>Started on adding evt_buffer in DMI for exmon and sys_evt</p></li></ul><p /><p><time datetime="2023-06-15" class="date-past">15 Jun 2023</time> </p><ul><li><p>Pushed in lint fixes regarding Sys Evt</p></li><li><p>Completed the uArch for SysEvt Messaging → under review by Darshan</p></li><li><p>Debugging the PMON Master Count Enable issue </p></li></ul><p /><p><time datetime="2023-06-07" class="date-past">07 Jun 2023</time> </p><ul><li><p>Pushed in DMI changes to support System Event Messaging</p></li><li><p>System Event Presentation</p></li><li><p>Started the uArch (.doc) for SysEvt in 3.6 → ungoing</p></li></ul><p /><p><time datetime="2023-05-24" class="date-past">24 May 2023</time> </p><ul><li><p>Pushed in DII changes to support system event messaging</p></li><li><p>Pushed in some fixes in csr block for DII, DCE, DVE, Chi-aiu and IO-aiu to support uncorrectable error regarding system event </p></li></ul><p /><p><time datetime="2023-05-10" class="date-past">10 May 2023</time> </p><ul><li><p>Pushed in IOAIU changes for system event messaging</p></li><li><p>Reviewed uArch documents including chi-aiu, functional safety and SRAM address protection</p></li><li><p>Filed a Jira to SW team regarding system event messaging as 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6100" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6100?src=confmacro" class="jira-issue-key">MAES-6100</a>
                            </span>
 </p></li><li><p>Started DCE changes regarding system event</p></li></ul><p /><p><time datetime="2023-05-05" class="date-past">05 May 2023</time> </p><ul><li><p>Pushed in DVE changes for System Event Messaging</p></li><li><p>Pushed in CHI-AIU changes regarding system event messaging</p></li><li><p>Started the IOAIU changes for system event messaging</p><ul><li><p>not pushed in yet</p></li><li><p>working on compilation issues</p></li></ul></li></ul><p><br/><br/><time datetime="2023-04-19" class="date-past">19 Apr 2023</time> </p><ul><li><p>Continued to work on sysEvt in DVE </p><ul><li><p>Done with DVE changes</p></li><li><p>Working on resolving compilation and lint errors</p></li></ul></li><li><p>Debugged a failure in DMI Perfmon test → turned out as a tb issue</p></li></ul><p /><p><time datetime="2023-04-05" class="date-past">05 Apr 2023</time> </p><ul><li><p>Worked on legato code coverage and met the expectations for the remained configs (hw_cfg_30_csr and hw_cfg_9)</p><ul><li><p>Ran and pushed in formal exclusions for the configs</p></li><li><p>Pushed in a lot of rtl waivers</p></li></ul></li><li><p>Started on system event messaging</p></li></ul><p /><p><time datetime="2023-03-08" class="date-past">08 Mar 2023</time> </p><ul><li><p>Continued to work on legato code coverage </p><ul><li><p>Enhancing the condition coverage in 2 AXI legato configs  → now on DV side to enable flag acc=n</p></li><li><p>Met the coverage goal for config_6_dn</p></li><li><p>Ramping up on legato to understand the coverage holes<br/><br/><br/><time datetime="2023-03-01" class="date-past">01 Mar 2023</time> </p></li></ul></li><li><p>Regenerate all the ucdb files for legato configs to generate branch coverage</p></li><li><p>Pushed in all the generated formal exclusions for legato configs</p></li><li><p>Continued to work on legato code coverage </p><ul><li><p>Code coverage meets the goals for all the legato configs except 3 of them</p></li><li><p>Investigated the condition holes in the 2 AXI legato configs → still under progress</p></li></ul></li></ul><p /><p><time datetime="2023-02-08" class="date-past">08 Feb 2023</time> </p><ul><li><p>Pushed in all the tachl coverage waivers in all the library components under hw-ncr, hw-sym and hw-lib</p></li></ul><p /><p><time datetime="2023-01-19" class="date-past">19 Jan 2023</time> </p><ul><li><p>Investigated legato uncovered code → seems that formal exclusions are stale and need to rerun formal</p></li><li><p>Ran formal exclusions suing runCoverCheck.js → talked to Kavish and he’s suggesting to run formal using runsim -cx (already filed at 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11248" >
                <a href="https://arterisip.atlassian.net/browse/CONC-11248?src=confmacro" class="jira-issue-key">CONC-11248</a>
                            </span>
  )</p></li><li><p>Ramping up on legato  </p></li></ul><p /><p><time datetime="2023-01-12" class="date-past">12 Jan 2023</time> </p><ul><li><p>Collected the legato code coverage on <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/71565734/Ncore+3.4+LEGATO+Code+Coverage+Statistics" data-linked-resource-id="71565734" data-linked-resource-version="29" data-linked-resource-type="page">Ncore 3.4 LEGATO Code Coverage Statistics:</a> </p></li><li><p>Spent a lot of time figuring out how to run formal coverage in Legato → filed 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-11248" >
                <a href="https://arterisip.atlassian.net/browse/CONC-11248?src=confmacro" class="jira-issue-key">CONC-11248</a>
                            </span>
 </p></li><li><p>Continuing to work on legato code coverage</p></li><li><p>Spent some time in understanding static routing tables in legato → still in progress</p></li></ul><p /><p><time datetime="2023-01-09" class="date-past">09 Jan 2023</time> </p><ul><li><p>Pushed in some waivers for DMI config5b regarding PMON code coverage in 3.4</p></li><li><p>Ran library regression for Legato</p></li><li><p>Ran the code coverage for Legato configurations including generating ucdb files for different configurations</p></li><li><p>Working on Legato code coverage</p></li></ul><p /><p><time datetime="2022-12-21" class="date-past">21 Dec 2022</time> </p><ul><li><p>Pushed in some changes in all DMI config Json files for code coverage</p></li><li><p>Continued to ramp up on legato </p></li></ul><p /><p><time datetime="2022-12-14" class="date-past">14 Dec 2022</time> </p><ul><li><p>Continued to ramp up on legato and switches</p></li><li><p>Debugged a failure in DMI PMON for QoS → turns out as a DV issue</p></li><li><p>Continued to work on DMI code coverage and PMON code coverage </p></li></ul><p /><p><time datetime="2022-11-30" class="date-past">30 Nov 2022</time> </p><ul><li><p>Relocated the synchronizer from PMON to DII, CHI-AIU and DCE top </p></li><li><p>Continued to work on DMI tachl coverage</p></li><li><p>OOO 2 days</p></li></ul><p /><p><time datetime="2022-11-23" class="date-past">23 Nov 2022</time> </p><ul><li><p>Help DV resolved the issue regarding address collision in DMI → needs to be fixed in DV side</p></li><li><p>Relocated the synchronizer from PMON to ncore units including DMI</p></li><li><p>PTO 1 day</p></li></ul><p /><p><time datetime="2022-11-16" class="date-past">16 Nov 2022</time> </p><ul><li><p>Continued investigating CONC-10776 because of some failures → turns out as a DV issue </p></li><li><p>Continued to work on tachl coverage in DMI and PMON </p></li><li><p>Continued to ramp up on library components<br/><br/><time datetime="2022-11-09" class="date-past">09 Nov 2022</time> </p></li><li><p>Continued to work on tachl coverage and pushed in some fixes</p></li><li><p>Fixed lint issues in DMI</p></li><li><p>Fixed CONC-10775 regarding FUnitID for DtrReq</p></li><li><p>Fixed CONC-10776 regarding rtl counted a single event couple of times (no CMC configs)→ DMI PMON</p></li><li><p>Spent a lot of time with DV to investigate why DV is counting less events compared to rtl after fix</p></li></ul><p /><p><time datetime="2022-11-02" class="date-past">02 Nov 2022</time> </p><ul><li><p>Pushed in some fixes in ncr_pmon regarding tachl coverage</p></li><li><p>Investigated some parts of DMI for tachl coverage</p></li><li><p>Spent some time with DV for some clarifications regarding DMI events for PMON</p></li><li><p>Investigated  DMI timing paths</p></li><li><p>Pushed in fixes regarding timing paths going from DMI RTT/WTT to PMON latency counter table</p></li></ul><p /><p><time datetime="2022-10-26" class="date-past">26 Oct 2022</time> </p><ul><li><p>Started on PMON related components including library elements for tachl coverage in DMI </p></li><li><p>Started on DMI tachl coverage</p></li><li><p>Pushed in fixes for DMI code coverage warnings related to 3.2 (Config1, Config4, Config5 and Config6)</p></li></ul><p /><p><time datetime="2022-10-19" class="date-past">19 Oct 2022</time> </p><ul><li><p>Ramping up on library components</p></li><li><p>Started on DMI tachl coverage and PMON</p></li></ul><p /><p><time datetime="2022-10-12" class="date-past">12 Oct 2022</time> </p><ul><li><p>Spent a lot of time with DV regarding CONC-10562 for implementing DMI cache no alloc event</p></li><li><p>Ramping up on library components</p></li></ul><p /><p><time datetime="2022-10-05" class="date-past">05 Oct 2022</time> </p><ul><li><p>CONC-10562 fixed the issue cache no allocate event in DMI PMON</p></li><li><p>Spent a lot of time with DV regarding how to implement this event → still in progress</p></li><li><p>Spent some time with DV regarding other DMI cache related events for PMON → still in progress </p></li><li><p>Darshan checked in the lct_entry state machine changes after review</p></li><li><p>Started to look into library components</p></li></ul><p /><p><time datetime="2022-09-28" class="date-past">28 Sep 2022</time> </p><p>PMON related </p><ul><li><p>CONC-10410 fixed the issue for CMO cache hit event</p></li><li><p>Discussed the changes inside lct_Entry state machine with Darshan</p></li><li><p>Modified the state machine inside lct_entry → under review (will check in the changes soon)</p></li><li><p>Spent a lot of time debugging and discussing with DV regarding cache no allocate event in DMI (Done with rtl change but not pushed in the changes yet → waiting for DV)</p></li></ul><p /><p><time datetime="2022-09-21" class="date-past">21 Sep 2022</time> </p><p>PMON related bugs</p><ul><li><p>Done with CONC-10317 → pushed in all the changes needed to support master trigger interface</p></li><li><p>Fixed the X issue for master trigger interface</p></li><li><p>CONC-10461 debugged the issue regarding user bits for configurations not supporting user bits → turns out a TB issue</p></li><li><p>Fixed the reset value for BCNTFR FilterSel value</p></li></ul><p /><p><time datetime="2022-09-14" class="date-past">14 Sep 2022</time> <br/>PMON related bugs</p><ul><li><p>CONC-10364 fixed in state machine alloc/dealloc</p></li><li><p>CONC-10374 fixed the issue in ioaiu csr cpr </p></li><li><p>CONC-10379 fixed the issue in lct_entry state machine when there’s no allocation</p></li><li><p>CONC-10392 fixed the overlapped registers in chi-aiu</p></li><li><p>CONC-10397 updated the condition for starting counters in lct_entry</p></li><li><p>CONC-10413 fixed the dtwreq BW event in DMI</p></li><li><p>CONC-10317 bringing up the trigger input to ncore blocks → NOT pushed in the changes yet</p></li><li><p>Covid PTO: 2 days</p></li></ul><p /><p><time datetime="2022-09-07" class="date-past">07 Sep 2022</time> </p><p>PMON related bugs</p><ul><li><p>CONC-10308 fixed latency RD/WR signals in DMI coming from RTT/WTT</p></li><li><p>CONC-10316 updated logic for stopping all the counters using Master Count Enable</p></li><li><p>Spent a lot of time with DV regarding how the PMON counters are implemented</p></li><li><p>Genarted MAES-5155 for adding MasterTriggerInterface to SW</p></li><li><p>PTO: 1 day</p></li></ul><p /><p><time datetime="2022-08-31" class="date-past">31 Aug 2022</time> </p><p>PMON related bugs</p><ul><li><p>CONC-10248 fixed snp_rsp event in CHI-AIU</p></li><li><p>CONC-10263 fixed Funit-id width for BW filtering in DII </p></li><li><p>CONC-10272 fixed issue in lct_entry for simultaneous alloc/divevt</p></li><li><p>CONC-10286 fixed in ao_mux responsible for choosing between RD/WR for latency calculation</p></li><li><p>CONC-10287 fixed the issue regarding allocated-id storage </p></li><li><p>CONC-10291 fixed an issue in lct_entry regarding not stop counting in the presence of match</p></li><li><p>Fixed Funit-id width for BW filtering in DMI</p></li></ul><p /><p><time datetime="2022-08-24" class="date-past">24 Aug 2022</time> </p><ul><li><p>Pushed in a fix for rdy_vld_pipe in PMON</p></li><li><p>Presented the code review for latency counter table block and lct_entry</p></li><li><p>Pushed in a lint fix for latency_counter_table block in PMON</p></li><li><p>Fixed CONC-10247 regarding cmd_req RD/WR bandwidth in CHI-AIU </p></li><li><p>PTO on Wednesday</p></li></ul><p /><p><time datetime="2022-08-17" class="date-past">17 Aug 2022</time> </p><ul><li><p>Pushed in a timing fix for PMON including ready valid pipe inside latency counter table block</p></li><li><p>Made some changes inside latency counter table block (library component) for readability</p></li><li><p>Prepared for the presentation of latency counter table block</p></li><li><p>Spent some time with DV for testing PMON in IOAIU </p></li></ul><p /><p><time datetime="2022-08-10" class="date-past">10 Aug 2022</time> </p><ul><li><p>PMON related bugs</p><ul><li><p>Fixed CONC-10130 bug related to latency prescale </p></li><li><p>Fixed CONC-10143 issue regarding latency bins</p></li><li><p>Fixed CONC-10148 regarding an issue inside latency counter table state machine</p></li><li><p>Fixed CONC-10191 related to timing fix</p></li></ul></li></ul><p /><p><time datetime="2022-08-03" class="date-past">03 Aug 2022</time> </p><ul><li><p>PMON related bugs</p><ul><li><p>Fixed CONC-10125 for CNTSR wr</p></li><li><p>Fixed CONC-10130 for latency pre scale</p></li><li><p>Fixed CONC-10143 the bin issue </p></li><li><p>Fixed CONC-10148 regarding multiple alloc/dealloc to the latency counter table</p></li><li><p>Investigated CONC-10170 regarding prescale → DV issue</p></li></ul></li></ul><p /><p><time datetime="2022-07-27" class="date-past">27 Jul 2022</time> </p><ul><li><p>PMON related bugs</p><ul><li><p>Fixed CONC-10109 regarding DII pmon address collision</p></li><li><p>Fixed CONC-10124 regarding latency bin issue</p></li><li><p>Fixed CONC-10125 regarding mismatched bin assignments in latency measurement</p></li></ul></li><li><p>Spent some time on formal verification slides and recorded presentation</p></li></ul><p /><p><time datetime="2022-07-20" class="date-past">20 Jul 2022</time> </p><ul><li><p>Spent some time with DV for bringing up latency feature in PMON</p></li><li><p>Spent some time investigating PMON timing paths</p></li><li><p>Updated the PMON uArch document with the latest uArch diagrams</p></li><li><p>Fixed CONC-10063</p></li></ul><p /><p><time datetime="2022-07-13" class="date-past">13 Jul 2022</time> </p><ul><li><p>OOO for 3 days</p></li><li><p>Investigated the timing paths inside PMON for MobilEye config</p></li><li><p>Spent some time with DV for latency measurement in PMON</p></li></ul><p /><p><time datetime="2022-06-29" class="date-past">29 Jun 2022</time> </p><ul><li><p>Fixed CONC-9794 regarding BW counter doesn’t count correctly when filtering is done based on user bits</p></li><li><p>Fixed CONC-9782 </p></li><li><p>Refactoring lct_entry and latency counter table block for timing purposes</p></li></ul><p /><p><time datetime="2022-06-22" class="date-past">22 Jun 2022</time> </p><ul><li><p>Modified rtl in DMI based on <a class="external-link" data-card-appearance="inline" href="https://arterisip.atlassian.net/browse/MAES-4834#icft=MAES-4834" rel="nofollow">https://arterisip.atlassian.net/browse/MAES-4834#icft=MAES-4834</a> to get the user bits for DtwReq and DtrReq from the associated cmd, mrd and rbr → Not pushed in the changes</p></li><li><p>Modified rtl in DII based on <a class="external-link" data-card-appearance="inline" href="https://arterisip.atlassian.net/browse/MAES-4834#icft=MAES-4834" rel="nofollow">https://arterisip.atlassian.net/browse/MAES-4834#icft=MAES-4834</a> to get the user bits for DtwReq and DtrReq from the associated cmd → Not pushed in the changes</p></li><li><p>Pushed in a timing fix inside ncr_pmon</p></li><li><p>Fixed CONC-9828 regarding enabling counters using localEn and MasterEn → Not pushed int he changes</p></li></ul><p /><p><time datetime="2022-06-01" class="date-past">01 Jun 2022</time> </p><ul><li><p>Updated the rtl for latency counter table block in such a way that it instantiates latency_entry blocks and every latency_entry has a state machine and allocated_id stored in. → will check in the changes soon</p></li><li><p>Fixed CONC-9740 regarding PMON counters not counting correctly</p></li></ul><p><br/></p><p><time datetime="2022-05-25" class="date-past">25 May 2022</time> </p><ul><li><p>Fully checked in PMON changes regarding multiple allocations and deallocations in latency counter table and the serializer state machine to quantizer</p></li><li><p>Completed PMON integration into DII</p></li></ul><p><br/></p><p><time datetime="2022-05-18" class="date-past">18 May 2022</time> </p><ul><li><p>Worked on modifying latency feature in PMON to support multiple allocations and deallocations at the same time</p></li><li><p>Checked in the changes for multiple alloc/deallocs</p></li><li><p>Worked on the state machine for serializing latency counter values to quantizer</p></li><li><p>started to implement the required state machine → will check in the changes soon</p></li></ul><p><br/></p><p><time datetime="2022-05-12" class="date-past">12 May 2022</time> </p><ul><li><p>Checked in latency support in PMON</p></li><li><p>Checked in BW event definitions in DMI</p></li><li><p>Started to modify latency support for handling multiple simultaneous deallocations</p></li></ul><p><br/></p><p><time datetime="2022-05-04" class="date-past">04 May 2022</time> </p><ul><li><p>Checked in BW support for PMON in DMI</p></li><li><p>Integrated latency support for PMON in DMI </p></li><li><p>Resolving all the compilation and lint issues</p><ul><li><p><em>Will check in the changes soon</em></p></li></ul></li></ul><p><br/></p><p><time datetime="2022-04-27" class="date-past">27 Apr 2022</time> </p><ul><li><p>Integrated the BW logic inside ncr_pmon</p></li><li><p>Integrated PMON changes for BW support inside DMI</p></li><li><p>Resolved all the compile issues and lint issues</p><ul><li><p><em>Will check in all the changes soon</em></p></li></ul></li></ul><p><br/></p><p><time datetime="2022-04-20" class="date-past">20 Apr 2022</time> </p><ul><li><p>Continued to integrate BW logic inside ncore_PMON  </p></li><li><p>Updated the csr json file</p></li></ul><p><br/></p><p><time datetime="2022-04-13" class="date-past">13 Apr 2022</time> </p><ul><li><p>Continued coding for PMON</p><ul><li><p>Checked in latency_counter_block for PMON</p></li><li><p>Checked in a new library component for cam_lookup</p></li><li><p>Checked in the quantizer block</p></li></ul></li><li><p>Started to integrate the sub-modules inside ncr_pmon</p></li></ul><p><br/></p><p><time datetime="2022-04-06" class="date-past">06 Apr 2022</time> </p><ul><li><p>Presented the PMON uArch changes  for design and DV</p></li><li><p>Completed and uploaded the uArch document to Confluence</p></li><li><p>Started rtl coding for PMON</p><ul><li><p>Pushed in the filtering box </p></li></ul></li></ul><p><br/></p><p><time datetime="2022-03-30" class="date-past">30 Mar 2022</time> </p><ul><li><p>Prepared a presentation for PMON meeting (next week)</p></li><li><p>Started to apply all the 3.4 uArch changes to PMON uArch document</p></li><li><p>Discussed the write buffer for DMI QoS enhancement with Jason and Ben</p></li></ul><p><br/></p><p><time datetime="2022-03-23" class="date-past">23 Mar 2022</time> </p><ul><li><p>Updated the DMI 3.2 uArch document</p></li><li><p>Almost completed the PMON 3.2 uArch (needs to be presented for final feedbacks and approval)</p></li></ul><p><br/></p><p><time datetime="2022-03-09" class="date-past">09 Mar 2022</time> </p><ul><li><p>Investigated different DMI issues including CONC-9261, CONC-9216 and CONC-9240</p></li><li><p>Completed performance evaluation and 3rd party feedbacks</p></li></ul><p><br/></p><p><time datetime="2022-03-02" class="date-past">02 Mar 2022</time> </p><ul><li><p>Continued to work on DMI code coverage </p></li><li><p>Debugged CONC-9208 and it turned out as a TB issue</p></li><li><p>Started to work on performance evaluation and 3rd party feedbacks</p></li></ul><p><br/></p><p><time datetime="2022-02-23" class="date-past">23 Feb 2022</time> </p><ul><li><p>Continued to work on DMI exclusions on DMI configs (Config5, Config6, Config7_snp, Config_snps0)</p></li><li><p>Continued to investigate the waveforms for coverage holes</p></li></ul><p><br/></p><p><time datetime="2022-02-16" class="date-past">16 Feb 2022</time> </p><ul><li><p>Added exclusions for the rest of DMI configs</p></li><li><p>Added exclusions for DMI PMON config5b</p></li><li><p>Investigated the waveforms for coverage holes</p></li></ul><p><br/></p><p><time datetime="2022-02-02" class="date-past">02 Feb 2022</time> </p><ul><li><p>Adding exclusions for the rest of DMI configs</p></li><li><p>Investigated coverage holes and waveforms for DMI configs</p></li></ul><p><br/></p><p><time datetime="2022-01-26" class="date-past">26 Jan 2022</time> </p><ul><li><p>Adding exclusions for DMI config4 and config8</p></li><li><p>Spent some time to look into CONC-8973</p></li><li><p>Investigated wave forms for coverage goals</p></li></ul><p><br/></p><p><time datetime="2022-01-19" class="date-past">19 Jan 2022</time> </p><ul><li><p>Started to add exclusions for DMI config4</p></li><li><p>Started to work on code coverage for PMON block in Config5b <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166315" rel="nofollow">Ncore_pmon code coverage for DMI config5b</a></p></li><li><p>Fixed CONC-8934 regarding excessive counting of CMO miss events (PerfMon related bug)</p></li></ul><p><br/></p><p><time datetime="2022-01-05" class="date-past">05 Jan 2022</time> </p><ul><li><p>Continued to work on DMI code coverage for config 4</p></li></ul><p><br/><time datetime="2021-12-22" class="date-past">22 Dec 2021</time> </p><ul><li><p>Completed DMI tachl coverage on the assigned sub-blocks</p></li><li><p>Started to work on DMI code coverage</p></li></ul><p><br/></p><p><time datetime="2021-12-15" class="date-past">15 Dec 2021</time> </p><ul><li><p>Continued to work on DMI tachl coverage</p></li></ul><p><br/></p><p><time datetime="2021-12-08" class="date-past">08 Dec 2021</time> </p><ul><li><p>Continued to work on DMI tachl coverage</p></li></ul><p><br/></p><p><time datetime="2021-12-01" class="date-past">01 Dec 2021</time> </p><ul><li><p>Started to work on tachl coverage for PMON and DMI</p></li></ul><p><br/></p><p><time datetime="2021-11-23" class="date-past">23 Nov 2021</time> </p><ul><li><p>Fixed CONC-8558 regarding DMI coverage tachl compile</p></li><li><p>DMI timing fixes</p><ul><li><p>Added a flop for DMI active ott entry before entering PMON block</p></li><li><p>Changed the logic for calculating DMI active OTT entries in RTT/WTT for PMON</p></li></ul></li></ul><p><br/></p><p><time datetime="2021-11-17" class="date-past">17 Nov 2021</time> </p><ul><li><p>Fixed for CONC-8166 and CONC-8394 (DMI address collision events and DMI cache replay event- Now all DMI events are stable)</p></li><li><p>Replaced AND-OR with some ao_mux inside DMI_rtt and DMI_wtt and ran some synthesis (fix is not pushed in since it worsens the timing)</p></li><li><p>Started to work on CONC-7578 </p></li></ul><p><br/></p><p><time datetime="2021-11-10" class="date-past">10 Nov 2021</time> </p><ul><li><p>A lot of bug fixes for CONC-8166 regarding DMI address collision event (a lot of back and forth between rtl and tb - still ongoing)</p></li><li><p>DMI timing fixes</p></li></ul><p><br/></p><p><time datetime="2021-11-03" class="date-past">03 Nov 2021</time> </p><ul><li><p>Fixed CONC-8166 for DMI address collision event</p></li><li><p>Fixed CONC-8408 for perfmon counter pipes</p></li><li><p>Fixed CONC-8345 for DMI cache no ways to allocate event</p></li><li><p>Changed the arithmetic operator inside DMI_Atomic Op processor (not submitted the fix)</p></li><li><p>Investigating DMI timing paths</p></li></ul><p><br/></p><p><time datetime="2021-10-27" class="date-past">27 Oct 2021</time> </p><ul><li><p>Fixed CONC-8345 for DMI cache no ways to allocate event</p></li><li><p>Fixed CONC-8235 for DtwMrgMrd event in DMI</p></li><li><p>Fixed CONC-8305 for DMI cache fill stall event</p></li></ul><p><br/></p><p><time datetime="2021-10-20" class="date-past">20 Oct 2021</time> </p><ul><li><p>Pushed in a timing fix inside PMON</p></li><li><p>pushed in a timing fix for LPF</p></li><li><p>Fixed CONC-8305 regarding cache fill stall</p></li><li><p>Fixed CONC-8166 regarding a bug for address event collision</p></li></ul><p><br/></p><p><time datetime="2021-10-13" class="date-past">13 Oct 2021</time> </p><p>PMON</p><ul><li><p>Fixed CONC-8230: All cache evens shifted</p></li><li><p>Fixed CONC-8166 to add NC commands to address collision</p></li><li><p>Fixed CONC-8261: updated DMI CMO event</p></li><li><p>Fixed CONC-8260: DMI cache evict</p></li><li><p>Investigating some timing fixes inside PMON (<strong>not</strong> pushed in the changes yet)</p></li></ul><p><br/><time datetime="2021-10-06" class="date-past">06 Oct 2021</time> </p><p>PMON</p><ul><li><p>Fixed CONC-8193: address collision event fix in DCE </p></li><li><p>Fixed CONC-8166: DMI event address collision </p></li><li><p>Fixed CONC-8232: DMI event system visible Txn event </p></li><li><p>Fixed CONC-8235: DMI Dtwmrgmrd event </p></li><li><p>Fixed the bit width of OTT event in CHI-AIU, DMI and DCE </p></li></ul><p><br/></p><p><time datetime="2021-09-29" class="date-past">29 Sep 2021</time> </p><ul><li><p>Added the logic to support multiple limit values for pmon counters</p></li><li><p>Fixed CONC-8057 </p></li><li><p>Fixed CONC-8101 regarding register issue for CNTVR and CNTSR</p></li><li><p>Added the interrupt generation for PMON overflow inside DMI</p></li><li><p>Worked with DV regarding some clarifications regarding DMI events</p></li></ul><p><br/></p><p><time datetime="2021-09-22" class="date-past">22 Sep 2021</time> </p><ul><li><p>Added the logic to support two 32-bit counters</p></li><li><p>Added the logic to support a new mode for counter control = 011 only for OTT entries</p></li><li><p>Continue to debug the issues</p></li></ul><p><br/></p><p><time datetime="2021-09-15" class="date-past">15 Sep 2021</time> </p><ul><li><p>Added trace events inside DMI and CHI-AIU</p></li><li><p>Fixed CONC-8037 regrading min-stall period</p></li><li><p>Fixed CONC- 8022 regrading Div by 16 support in CHI-AIU</p></li><li><p>Added Div by 16 into DMI</p></li><li><p>Fixed CONC-8053 regarding CNTCR same address issue</p></li><li><p>Updated the overflow to include both 32-bit and 64-bit adders</p></li></ul><p><br/></p><p><time datetime="2021-09-08" class="date-past">08 Sep 2021</time> </p><ul><li><p>Completed the pmon integration into DMI</p></li><li><p>Fixed some bugs inside PMON</p></li><li><p>Fixed some of the event definitions inside CHI-AIU</p></li></ul><p><br/></p><p><time datetime="2021-09-01" class="date-past">01 Sep 2021</time> </p><ul><li><p>Completed the chi-aiu integration</p></li><li><p>Created a confluence page for how to integrate pmon into different blocks</p></li><li><p>Started to integrate pmon into DMI</p></li></ul><p><br/></p><p><time datetime="2021-08-25" class="date-past">25 Aug 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Updated the uArch document</p></li><li><p>Continued to work on performance monitors</p><ul><li><p>Updated the rtl to handle single and multi-bit events</p></li><li><p>Updated the cpr file based on new changes in architecture document</p></li></ul></li><li><p>Continued to integrate pmon inside chi-aiu</p></li></ul><p><br/></p><p><time datetime="2021-08-18" class="date-past">18 Aug 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Continued to work on performance monitors</p><ul><li><p>Added the logic for handling minimum stall period</p></li><li><p>Resolved compilation and lint issues</p></li><li><p>Added a dedicated counter for LPF</p></li></ul></li><li><p>Continued to integrate pmon inside chi-aiu</p></li></ul><p><br/></p><p><time datetime="2021-08-11" class="date-past">11 Aug 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Continued to work on performance monitors</p><ul><li><p>ncr_pmon and pmon registeres are checked in.</p></li></ul></li><li><p>Started to integrate pmon in chi-aiu<br/></p><ul><li><p>Added references to chi_aiu cpr</p></li><li><p>Defined single bit events</p></li></ul></li></ul><p><br/></p><p><time datetime="2021-08-04" class="date-past">04 Aug 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Started to work on performance monitors</p></li><li><p>Reviewed NCore 3.0 Arch parameters </p></li></ul><p><br/></p><p><time datetime="2021-07-28" class="date-past">28 Jul 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Integrated the trace capture block with DTWDbg in chi-aiu</p></li><li><p>Integrated the trace trigger block in chi-aiu</p></li><li><p>Investigated CONC-7598 - test passed in yesterday's database (Reopened in case of failure)</p></li></ul><p><br/></p><p><time datetime="2021-07-21" class="date-past">21 Jul 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Completed DTW DBG message naming (not submitted yet)</p></li><li><p>Integrated the initial trace trigger block inside chi-aiu (Submiited soon)</p></li></ul><p><br/></p><p><time datetime="2021-07-16" class="date-past">16 Jul 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Fixed CONC-7581</p></li><li><p>Fixed CONC-7598</p></li><li><p>Integrated the trace capture block inside chi-aiu</p></li><li><p>Integrating the trace trigger block inside chi-aiu</p></li></ul><p><br/></p><p><time datetime="2021-07-09" class="date-past">09 Jul 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Continued to work on CONC-7578</p></li><li><p>Proposed a fix for CONC-7598</p></li></ul><p><br/></p><p><time datetime="2021-06-25" class="date-past">25 Jun 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Continued to work on the performance counter rtl</p></li><li><p>Investigated and updated the Jira ticket #7578</p></li></ul><p><br/></p><p><time datetime="2021-06-18" class="date-past">18 Jun 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Discussion on performance monitor implementation</p></li><li><p>Continued to work on the performance counter rtl</p></li></ul><p><br/></p><p><time datetime="2021-06-10" class="date-past">10 Jun 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Completed the performance counter uArch</p></li><li><p>Started to work on the performance counter rtl </p></li></ul><p><br/></p><p><time datetime="2021-06-03" class="date-past">03 Jun 2021</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Completed the performance counter uArch, needs to be reviewed</p></li></ul><p><br/></p><p><time datetime="2021-05-28" class="date-past">28 May 2021</time> </p><p><strong>Ncore 3.x</strong></p><ul><li><p>Worked on the performance counter uArch</p></li></ul><p><br/></p><p><time datetime="2021-05-07" class="date-past">07 May 2021</time> </p><p><strong>Ncore 4.0</strong></p><ul><li><p>Completed all the compilation rtl warnings</p></li><li><p>Updated the ncore 4.0 dmi uArch </p></li></ul><p><br/></p><p><time datetime="2021-04-30" class="date-past">30 Apr 2021</time> </p><p><strong>Ncore 4.0</strong></p><ul><li><p>Completed all the compilation errors  </p></li><li><p>Submitted ncore4.0 dmi module</p></li><li><p>Continued updating the dmi uArch</p></li></ul><p><br/></p><p><time datetime="2021-04-16" class="date-past">16 Apr 2021</time> </p><p><strong>Ncore 4.0</strong></p><ul><li><p>Coded some details inside DMI</p></li><li><p>Submitted the DMI top module</p></li><li><p>Working on compilation errors with the provided compile command</p></li></ul><p><br/></p><p><time datetime="2021-04-02" class="date-past">02 Apr 2021</time> </p><p><strong>Ncore 4.0</strong></p><ul><li><p>Completed the generation of Dtrreq and Dtwresp</p></li></ul><p><br/></p><p><time datetime="2021-03-26" class="date-past">26 Mar 2021</time> </p><p><strong>Ncore 4.0</strong></p><ul><li><p>Completed the other ports for data buffer</p></li><li><p>Completed the valid ready handshakes between DMI and CHI for writing and reading data</p></li></ul><p><br/></p><p><time datetime="2021-03-19" class="date-past">19 Mar 2021</time> </p><p><strong>Ncore 4.0</strong></p><ul><li><p>Worked on Data buffer part of transaction control block - added one read and one write port to the DB for writing DTWReq and reading CHI Wrdata from DB</p></li></ul><p><br/></p><p><time datetime="2021-02-26" class="date-past">26 Feb 2021</time> </p><p><strong>Ncore 4.0</strong></p><ul><li><p>Almost completed CHI master</p></li><li><p>Working on DMI Transaction control block including OTT</p></li></ul><p><br/></p><p><time datetime="2021-02-19" class="date-past">19 Feb 2021</time> </p><p><strong>Ncore 4.0</strong></p><ul><li><p>Updated retry and CHI interface part for uarch document </p></li><li><p>Continued coding for DMI including CHI master</p></li></ul><p><br/></p><p><time datetime="2021-02-05" class="date-past">05 Feb 2021</time> </p><p><strong>Ncore 4.0</strong></p><ul><li><p>Updated uarch document after first round of reviews</p></li><li><p>continued working on DMI coding for protocol control unit</p></li></ul><p><br/></p><p><time datetime="2021-01-22" class="date-past">22 Jan 2021</time> </p><p><strong>Ncore 3.0 </strong></p><ul><li><p>Hw_config_ipsg</p><ul><li><p>Synthesized the ncore</p></li><li><p>Network is not synthesized because of lint error</p></li><li><p>Lint is full of combinational loops.</p></li></ul></li></ul><p><strong>Ncore 4.0</strong></p><ul><li><p>Continued on initial RTL coding </p></li></ul><p><br/></p><p><time datetime="2021-01-15" class="date-past">15 Jan 2021</time> </p><p><strong>Ncore 4.0</strong></p><ul><li><p>Initial coding for DMI top module </p></li></ul><p><br/></p><p><time datetime="2021-01-08" class="date-past">08 Jan 2021</time> </p><p><strong>Ncore 4.0</strong></p><ul><li><p>Ramping up on DMI tachl codes</p></li></ul><p><br/></p><p><time datetime="2020-12-18" class="date-past">18 Dec 2020</time> </p><p><strong>Ncore 3.0 </strong></p><ul><li><p>Hw_config_ipsg</p><ul><li><p>updated memory wrappers</p></li><li><p>dc_topo synthesis </p></li><li><p>lint (clean)</p></li></ul></li></ul><p><strong>Ncore 4.0</strong></p><ul><li><p>Almost completed DMI uArch including:</p><ul><li><p>Error handling</p></li><li><p>Updated details about exclusive monitor </p></li><li><p>updated diagrams</p></li></ul></li></ul><p><br/></p><p><br/></p><p><time datetime="2020-12-11" class="date-past">11 Dec 2020</time> </p><p><strong>Ncore 3.2</strong></p><ul><li><p>Worked on DMI microarchitecture including the parts for</p><ul><li><p>RetryAck</p></li><li><p>MTE</p></li><li><p>Exclusive Monitor</p></li></ul></li></ul><p><br/></p><p><time datetime="2020-12-04" class="date-past">04 Dec 2020</time> </p><p><strong>Ncore 3.0 </strong></p><ul><li><p>Hw_config_10</p><ul><li><p>DC-topo synthesis </p></li></ul></li><li><p>Hw_config_10_res</p><ul><li><p>DC-topo synthesis </p></li></ul></li><li><p>Hw_config_NXP</p><ul><li><p>created memory wrappers</p></li><li><p>DC-topo syntheis</p></li><li><p>Lint is clean.</p></li></ul></li></ul><p><strong>NCore 3.2</strong></p><ul><li><p>Improved DMI uArch including details on ordering requirements for CHI interface and data channels in CHI.</p></li></ul><p><br/></p><p><time datetime="2020-11-20" class="date-past">20 Nov 2020</time> </p><p><strong>Ncore 3.0 </strong></p><ul><li><p>Hw_config_10</p><ul><li><p>DC-topo synthesis </p></li><li><p>Ran Spy glass lint </p></li></ul></li><li><p>Ran lint on all ncore v3.0 configurations (all are clean including hw_cfg_32 except hw_cfg_05)</p></li></ul><p><strong>NCore 3.2</strong></p><ul><li><p>Improved DMI uArch including updating diagrams and adding details regarding CHI interface</p></li></ul><p><br/></p><p><time datetime="2020-11-13" class="date-past">13 Nov 2020</time> </p><p><strong>Ncore 3.0 </strong></p><ul><li><p>Hw_config_10</p><ul><li><p>DC-topo synthesis </p></li><li><p>Ran Spy glass lint (Lint is clean)</p></li></ul></li><li><p>Hw_cfg_ipsg</p></li><li><p /><ul><li><p>DC-topo synthesis </p></li><li><p>Ran Spy glass lint (Lint is clean)</p></li></ul></li></ul><p><strong>NCore 3.2</strong></p><ul><li><p>Enhancements on new DMI uArch</p><ul><li><p>Added details and updated figures for CHI interface. </p></li></ul></li></ul><p><br/></p><p><time datetime="2020-11-06" class="date-past">06 Nov 2020</time> </p><p><strong>Ncore 3.0</strong></p><ul><li><p>Hw_config_10</p><ul><li><p>DC-topo synthesis</p></li><li><p>Ran Spy glass lint (lint is clean)</p></li></ul></li><li><p>Hw_cfg_32</p></li><li><p /><ul><li><p>DC-topo synthesis</p></li><li><p>Ran Spy glass lint (lint is clean)</p></li></ul></li></ul><p><strong>NCore 3.2</strong></p><ul><li><p>Enhancements on new DMI uArch</p></li></ul><p><br/></p><p><time datetime="2020-10-30" class="date-past">30 Oct 2020</time> </p><p><strong>Ncore 3.0</strong></p><ul><li><p>DMI code coverage and updating feedbacks and exclusion file for config1, config2 and config5</p></li><li><p>Hw_config_10</p><ul><li><p>DC-topo synthesis</p></li><li><p>Ran Spy glass lint (lint is clean)</p></li></ul></li><li><p>Hw_cfg_ipsg</p></li><li><p /><ul><li><p>DC-topo synthesis</p></li><li><p>Ran Spy glass lint (lint is clean)</p></li></ul></li></ul><p><strong>NCore 3.2</strong></p><ul><li><p>Added details and updated figures for new DMI protocol control</p></li><li><p>uArch is still in progress.</p></li></ul><p><br/></p><p><time datetime="2020-10-23" class="date-past">23 Oct 2020</time> </p><p><strong>Ncore 3.0</strong></p><ul><li><p>DMI code coverage and updating feedbacks and exclusion file</p></li><li><p>Hw_config_10</p><ul><li><p>DC-topo synthesis</p></li><li><p>Ran Spy glass lint (lint is clean)</p></li></ul></li><li><p>Hw_cfg_32</p><ul><li><p>DC-topo synthesis</p></li><li><p>Ran Spy glass lint (lint is clean)</p></li></ul></li></ul><p><strong>NCore 3.2</strong></p><ul><li><p>Added details and updated figures for new DMI protocol control</p></li><li><p>uArch is still in progress.</p></li></ul><p><br/></p><p><time datetime="2020-10-16" class="date-past">16 Oct 2020</time> <br/><strong>NCore 3.0</strong></p><ul><li><p>DMI code coverage and added feedbacks and exclusions</p></li><li><p>Hw_config_ipsg</p><ul><li><p>Created memories</p></li><li><p>DC-topo synthesis</p></li><li><p>Transport DC-topo synthesis</p></li><li><p> Ran Spy glass lint </p></li></ul></li><li><p>Hw_cfg_10</p><ul><li><p>DC-topo synthesis</p></li><li><p>Ran Spy glass lint </p></li></ul></li><li><p>Hw_cfg_32</p><ul><li><p>DC-topo synthesis</p></li><li><p>Ran Spy glass lint </p></li></ul></li></ul><p><br/></p><p><time datetime="2020-10-09" class="date-past">09 Oct 2020</time> </p><p><strong>NCore 3.0</strong></p><ul><li><p>Hw_cfg_32_stable_4151</p><ul><li><p>Updating IO constraints </p></li><li><p>DC-topo synthesis</p></li><li><p>Transport DC-topo synthesis</p></li><li><p> Ran Spy glass lint       </p></li></ul></li><li><p>Hw_cfg_10</p><ul><li><p>DC-topo synthesis</p></li><li><p>Ran Spy glass lint </p></li></ul></li></ul><p><strong>NCore 3.2</strong></p><ul><li><p>Continued working on DMI  uarch</p></li></ul><p><br/></p><p><time datetime="2020-10-02" class="date-past">02 Oct 2020</time> </p><p><strong>NCore 3.0</strong></p><ul><li><p>Hw_cfg_32_stable_4057</p><ul><li><p>DC-topo synthesis</p></li><li><p>Transport DC-topo synthesis</p></li><li><p> Ran Spy glass lint       </p></li></ul></li><li><p>Oppo Config</p><ul><li><p>DC-topo synthesis</p></li><li><p>Transport DC-topo synthesis</p></li><li><p> Ran Spy glass lint </p></li></ul></li><li><p>Samsung hw_cfg_32_stable_4151</p><ul><li><p>Creating new memory wrappers for DMI</p></li><li><p>DC-topo synthesis</p></li><li><p>Transport DC-topo synthesis   </p></li><li><p>Ran Spy glass lint </p></li></ul></li></ul><p><br/></p><p><time datetime="2020-09-25" class="date-past">25 Sep 2020</time> </p><p><strong>NCore 3.0</strong><br/></p><ul><li><p>Oppo Configuration </p><ul><li><p>Created memories using Synopsys memory compiler</p></li><li><p>Created related memory wrappers  </p></li><li><p>Synthesized zero-wire-load for Oppo (topDesign:gen_wrapper) and transport (topDesign: dn_a, ndn1_a, ndn2_a and ndn3_a)</p></li><li><p>Investigated timing loops for all runs</p></li><li><p>Ran Spyglass lint for Oppo </p></li><li><p>Ready to run dc topo as soon as DV confirms the final timing loop fix</p></li></ul></li></ul><p><strong>NCore 3.2</strong></p><ul><li><p>Continued working on DMI uarch</p></li><li><p>DMI uarch and block diagram are still under review.</p></li></ul><p><br/></p><p><time datetime="2020-09-18" class="date-past">18 Sep 2020</time> </p><p><strong>NCore 3.2</strong></p><ul><li><p>DMI block diagram is still under review.</p></li><li><p>Worked on DMI micro-architecture spec.</p><ul><li><p>Added details regarding the block diagram.</p></li><li><p>uarch spec is still under review.</p></li></ul></li></ul><p><br/></p><p><time datetime="2020-09-11" class="date-past">11 Sep 2020</time> </p><p><strong>NCore 3.2</strong></p><ul><li><p>Improvements after first round of review.</p></li><li><p>Added CHI and AXI interfaces (under review).</p></li><li><p>Whole diagram is still under review.</p></li></ul>