// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="CNN_CNN,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2-i,HLS_INPUT_CLOCK=6.660000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.861800,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=20,HLS_SYN_DSP=0,HLS_SYN_FF=29520,HLS_SYN_LUT=40479,HLS_VERSION=2021_2}" *)

module CNN (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        s_axi_control_r_AWVALID,
        s_axi_control_r_AWREADY,
        s_axi_control_r_AWADDR,
        s_axi_control_r_WVALID,
        s_axi_control_r_WREADY,
        s_axi_control_r_WDATA,
        s_axi_control_r_WSTRB,
        s_axi_control_r_ARVALID,
        s_axi_control_r_ARREADY,
        s_axi_control_r_ARADDR,
        s_axi_control_r_RVALID,
        s_axi_control_r_RREADY,
        s_axi_control_r_RDATA,
        s_axi_control_r_RRESP,
        s_axi_control_r_BVALID,
        s_axi_control_r_BREADY,
        s_axi_control_r_BRESP
);

parameter    ap_ST_fsm_state1 = 305'd1;
parameter    ap_ST_fsm_state2 = 305'd2;
parameter    ap_ST_fsm_state3 = 305'd4;
parameter    ap_ST_fsm_state4 = 305'd8;
parameter    ap_ST_fsm_state5 = 305'd16;
parameter    ap_ST_fsm_state6 = 305'd32;
parameter    ap_ST_fsm_state7 = 305'd64;
parameter    ap_ST_fsm_state8 = 305'd128;
parameter    ap_ST_fsm_state9 = 305'd256;
parameter    ap_ST_fsm_state10 = 305'd512;
parameter    ap_ST_fsm_state11 = 305'd1024;
parameter    ap_ST_fsm_state12 = 305'd2048;
parameter    ap_ST_fsm_state13 = 305'd4096;
parameter    ap_ST_fsm_state14 = 305'd8192;
parameter    ap_ST_fsm_state15 = 305'd16384;
parameter    ap_ST_fsm_state16 = 305'd32768;
parameter    ap_ST_fsm_state17 = 305'd65536;
parameter    ap_ST_fsm_state18 = 305'd131072;
parameter    ap_ST_fsm_state19 = 305'd262144;
parameter    ap_ST_fsm_state20 = 305'd524288;
parameter    ap_ST_fsm_state21 = 305'd1048576;
parameter    ap_ST_fsm_state22 = 305'd2097152;
parameter    ap_ST_fsm_state23 = 305'd4194304;
parameter    ap_ST_fsm_state24 = 305'd8388608;
parameter    ap_ST_fsm_state25 = 305'd16777216;
parameter    ap_ST_fsm_state26 = 305'd33554432;
parameter    ap_ST_fsm_state27 = 305'd67108864;
parameter    ap_ST_fsm_state28 = 305'd134217728;
parameter    ap_ST_fsm_state29 = 305'd268435456;
parameter    ap_ST_fsm_state30 = 305'd536870912;
parameter    ap_ST_fsm_state31 = 305'd1073741824;
parameter    ap_ST_fsm_state32 = 305'd2147483648;
parameter    ap_ST_fsm_state33 = 305'd4294967296;
parameter    ap_ST_fsm_state34 = 305'd8589934592;
parameter    ap_ST_fsm_state35 = 305'd17179869184;
parameter    ap_ST_fsm_state36 = 305'd34359738368;
parameter    ap_ST_fsm_state37 = 305'd68719476736;
parameter    ap_ST_fsm_state38 = 305'd137438953472;
parameter    ap_ST_fsm_state39 = 305'd274877906944;
parameter    ap_ST_fsm_state40 = 305'd549755813888;
parameter    ap_ST_fsm_state41 = 305'd1099511627776;
parameter    ap_ST_fsm_state42 = 305'd2199023255552;
parameter    ap_ST_fsm_state43 = 305'd4398046511104;
parameter    ap_ST_fsm_state44 = 305'd8796093022208;
parameter    ap_ST_fsm_state45 = 305'd17592186044416;
parameter    ap_ST_fsm_state46 = 305'd35184372088832;
parameter    ap_ST_fsm_state47 = 305'd70368744177664;
parameter    ap_ST_fsm_state48 = 305'd140737488355328;
parameter    ap_ST_fsm_state49 = 305'd281474976710656;
parameter    ap_ST_fsm_state50 = 305'd562949953421312;
parameter    ap_ST_fsm_state51 = 305'd1125899906842624;
parameter    ap_ST_fsm_state52 = 305'd2251799813685248;
parameter    ap_ST_fsm_state53 = 305'd4503599627370496;
parameter    ap_ST_fsm_state54 = 305'd9007199254740992;
parameter    ap_ST_fsm_state55 = 305'd18014398509481984;
parameter    ap_ST_fsm_state56 = 305'd36028797018963968;
parameter    ap_ST_fsm_state57 = 305'd72057594037927936;
parameter    ap_ST_fsm_state58 = 305'd144115188075855872;
parameter    ap_ST_fsm_state59 = 305'd288230376151711744;
parameter    ap_ST_fsm_state60 = 305'd576460752303423488;
parameter    ap_ST_fsm_state61 = 305'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 305'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 305'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 305'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 305'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 305'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 305'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 305'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 305'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 305'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 305'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 305'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 305'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 305'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 305'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 305'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 305'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 305'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 305'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 305'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 305'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 305'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 305'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 305'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 305'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 305'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 305'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 305'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 305'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 305'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 305'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 305'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 305'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 305'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 305'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 305'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 305'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 305'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 305'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 305'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 305'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 305'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 305'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 305'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 305'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 305'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 305'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 305'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 305'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 305'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 305'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 305'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 305'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 305'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 305'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 305'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 305'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 305'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 305'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 305'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 305'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 305'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 305'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 305'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 305'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 305'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 305'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 305'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 305'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 305'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 305'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 305'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 305'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 305'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 305'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 305'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 305'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 305'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 305'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 305'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 305'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 305'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 305'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 305'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 305'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 305'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 305'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 305'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 305'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 305'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 305'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 305'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 305'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 305'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 305'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 305'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state157 = 305'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state158 = 305'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state159 = 305'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state160 = 305'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state161 = 305'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state162 = 305'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state163 = 305'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state164 = 305'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state165 = 305'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state166 = 305'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state167 = 305'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state168 = 305'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state169 = 305'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state170 = 305'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state171 = 305'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state172 = 305'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state173 = 305'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state174 = 305'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state175 = 305'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state176 = 305'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state177 = 305'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state178 = 305'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state179 = 305'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state180 = 305'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state181 = 305'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state182 = 305'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state183 = 305'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state184 = 305'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state185 = 305'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state186 = 305'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state187 = 305'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state188 = 305'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state189 = 305'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state190 = 305'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state191 = 305'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state192 = 305'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state193 = 305'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state194 = 305'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state195 = 305'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state196 = 305'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state197 = 305'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state198 = 305'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state199 = 305'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state200 = 305'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state201 = 305'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state202 = 305'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state203 = 305'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state204 = 305'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state205 = 305'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state206 = 305'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state207 = 305'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state208 = 305'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state209 = 305'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state210 = 305'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state211 = 305'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state212 = 305'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state213 = 305'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state214 = 305'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state215 = 305'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state216 = 305'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state217 = 305'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state218 = 305'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_state219 = 305'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state220 = 305'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_state221 = 305'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_state222 = 305'd3369993333393829974333376885877453834204643052817571560137951281152;
parameter    ap_ST_fsm_state223 = 305'd6739986666787659948666753771754907668409286105635143120275902562304;
parameter    ap_ST_fsm_state224 = 305'd13479973333575319897333507543509815336818572211270286240551805124608;
parameter    ap_ST_fsm_state225 = 305'd26959946667150639794667015087019630673637144422540572481103610249216;
parameter    ap_ST_fsm_state226 = 305'd53919893334301279589334030174039261347274288845081144962207220498432;
parameter    ap_ST_fsm_state227 = 305'd107839786668602559178668060348078522694548577690162289924414440996864;
parameter    ap_ST_fsm_state228 = 305'd215679573337205118357336120696157045389097155380324579848828881993728;
parameter    ap_ST_fsm_state229 = 305'd431359146674410236714672241392314090778194310760649159697657763987456;
parameter    ap_ST_fsm_state230 = 305'd862718293348820473429344482784628181556388621521298319395315527974912;
parameter    ap_ST_fsm_state231 = 305'd1725436586697640946858688965569256363112777243042596638790631055949824;
parameter    ap_ST_fsm_state232 = 305'd3450873173395281893717377931138512726225554486085193277581262111899648;
parameter    ap_ST_fsm_state233 = 305'd6901746346790563787434755862277025452451108972170386555162524223799296;
parameter    ap_ST_fsm_state234 = 305'd13803492693581127574869511724554050904902217944340773110325048447598592;
parameter    ap_ST_fsm_state235 = 305'd27606985387162255149739023449108101809804435888681546220650096895197184;
parameter    ap_ST_fsm_state236 = 305'd55213970774324510299478046898216203619608871777363092441300193790394368;
parameter    ap_ST_fsm_state237 = 305'd110427941548649020598956093796432407239217743554726184882600387580788736;
parameter    ap_ST_fsm_state238 = 305'd220855883097298041197912187592864814478435487109452369765200775161577472;
parameter    ap_ST_fsm_state239 = 305'd441711766194596082395824375185729628956870974218904739530401550323154944;
parameter    ap_ST_fsm_state240 = 305'd883423532389192164791648750371459257913741948437809479060803100646309888;
parameter    ap_ST_fsm_state241 = 305'd1766847064778384329583297500742918515827483896875618958121606201292619776;
parameter    ap_ST_fsm_state242 = 305'd3533694129556768659166595001485837031654967793751237916243212402585239552;
parameter    ap_ST_fsm_state243 = 305'd7067388259113537318333190002971674063309935587502475832486424805170479104;
parameter    ap_ST_fsm_state244 = 305'd14134776518227074636666380005943348126619871175004951664972849610340958208;
parameter    ap_ST_fsm_state245 = 305'd28269553036454149273332760011886696253239742350009903329945699220681916416;
parameter    ap_ST_fsm_state246 = 305'd56539106072908298546665520023773392506479484700019806659891398441363832832;
parameter    ap_ST_fsm_state247 = 305'd113078212145816597093331040047546785012958969400039613319782796882727665664;
parameter    ap_ST_fsm_state248 = 305'd226156424291633194186662080095093570025917938800079226639565593765455331328;
parameter    ap_ST_fsm_state249 = 305'd452312848583266388373324160190187140051835877600158453279131187530910662656;
parameter    ap_ST_fsm_state250 = 305'd904625697166532776746648320380374280103671755200316906558262375061821325312;
parameter    ap_ST_fsm_state251 = 305'd1809251394333065553493296640760748560207343510400633813116524750123642650624;
parameter    ap_ST_fsm_state252 = 305'd3618502788666131106986593281521497120414687020801267626233049500247285301248;
parameter    ap_ST_fsm_state253 = 305'd7237005577332262213973186563042994240829374041602535252466099000494570602496;
parameter    ap_ST_fsm_state254 = 305'd14474011154664524427946373126085988481658748083205070504932198000989141204992;
parameter    ap_ST_fsm_state255 = 305'd28948022309329048855892746252171976963317496166410141009864396001978282409984;
parameter    ap_ST_fsm_state256 = 305'd57896044618658097711785492504343953926634992332820282019728792003956564819968;
parameter    ap_ST_fsm_state257 = 305'd115792089237316195423570985008687907853269984665640564039457584007913129639936;
parameter    ap_ST_fsm_state258 = 305'd231584178474632390847141970017375815706539969331281128078915168015826259279872;
parameter    ap_ST_fsm_state259 = 305'd463168356949264781694283940034751631413079938662562256157830336031652518559744;
parameter    ap_ST_fsm_state260 = 305'd926336713898529563388567880069503262826159877325124512315660672063305037119488;
parameter    ap_ST_fsm_state261 = 305'd1852673427797059126777135760139006525652319754650249024631321344126610074238976;
parameter    ap_ST_fsm_state262 = 305'd3705346855594118253554271520278013051304639509300498049262642688253220148477952;
parameter    ap_ST_fsm_state263 = 305'd7410693711188236507108543040556026102609279018600996098525285376506440296955904;
parameter    ap_ST_fsm_state264 = 305'd14821387422376473014217086081112052205218558037201992197050570753012880593911808;
parameter    ap_ST_fsm_state265 = 305'd29642774844752946028434172162224104410437116074403984394101141506025761187823616;
parameter    ap_ST_fsm_state266 = 305'd59285549689505892056868344324448208820874232148807968788202283012051522375647232;
parameter    ap_ST_fsm_state267 = 305'd118571099379011784113736688648896417641748464297615937576404566024103044751294464;
parameter    ap_ST_fsm_state268 = 305'd237142198758023568227473377297792835283496928595231875152809132048206089502588928;
parameter    ap_ST_fsm_state269 = 305'd474284397516047136454946754595585670566993857190463750305618264096412179005177856;
parameter    ap_ST_fsm_state270 = 305'd948568795032094272909893509191171341133987714380927500611236528192824358010355712;
parameter    ap_ST_fsm_state271 = 305'd1897137590064188545819787018382342682267975428761855001222473056385648716020711424;
parameter    ap_ST_fsm_state272 = 305'd3794275180128377091639574036764685364535950857523710002444946112771297432041422848;
parameter    ap_ST_fsm_state273 = 305'd7588550360256754183279148073529370729071901715047420004889892225542594864082845696;
parameter    ap_ST_fsm_state274 = 305'd15177100720513508366558296147058741458143803430094840009779784451085189728165691392;
parameter    ap_ST_fsm_state275 = 305'd30354201441027016733116592294117482916287606860189680019559568902170379456331382784;
parameter    ap_ST_fsm_state276 = 305'd60708402882054033466233184588234965832575213720379360039119137804340758912662765568;
parameter    ap_ST_fsm_state277 = 305'd121416805764108066932466369176469931665150427440758720078238275608681517825325531136;
parameter    ap_ST_fsm_state278 = 305'd242833611528216133864932738352939863330300854881517440156476551217363035650651062272;
parameter    ap_ST_fsm_state279 = 305'd485667223056432267729865476705879726660601709763034880312953102434726071301302124544;
parameter    ap_ST_fsm_state280 = 305'd971334446112864535459730953411759453321203419526069760625906204869452142602604249088;
parameter    ap_ST_fsm_state281 = 305'd1942668892225729070919461906823518906642406839052139521251812409738904285205208498176;
parameter    ap_ST_fsm_state282 = 305'd3885337784451458141838923813647037813284813678104279042503624819477808570410416996352;
parameter    ap_ST_fsm_state283 = 305'd7770675568902916283677847627294075626569627356208558085007249638955617140820833992704;
parameter    ap_ST_fsm_state284 = 305'd15541351137805832567355695254588151253139254712417116170014499277911234281641667985408;
parameter    ap_ST_fsm_state285 = 305'd31082702275611665134711390509176302506278509424834232340028998555822468563283335970816;
parameter    ap_ST_fsm_state286 = 305'd62165404551223330269422781018352605012557018849668464680057997111644937126566671941632;
parameter    ap_ST_fsm_state287 = 305'd124330809102446660538845562036705210025114037699336929360115994223289874253133343883264;
parameter    ap_ST_fsm_state288 = 305'd248661618204893321077691124073410420050228075398673858720231988446579748506266687766528;
parameter    ap_ST_fsm_state289 = 305'd497323236409786642155382248146820840100456150797347717440463976893159497012533375533056;
parameter    ap_ST_fsm_state290 = 305'd994646472819573284310764496293641680200912301594695434880927953786318994025066751066112;
parameter    ap_ST_fsm_state291 = 305'd1989292945639146568621528992587283360401824603189390869761855907572637988050133502132224;
parameter    ap_ST_fsm_state292 = 305'd3978585891278293137243057985174566720803649206378781739523711815145275976100267004264448;
parameter    ap_ST_fsm_state293 = 305'd7957171782556586274486115970349133441607298412757563479047423630290551952200534008528896;
parameter    ap_ST_fsm_state294 = 305'd15914343565113172548972231940698266883214596825515126958094847260581103904401068017057792;
parameter    ap_ST_fsm_state295 = 305'd31828687130226345097944463881396533766429193651030253916189694521162207808802136034115584;
parameter    ap_ST_fsm_state296 = 305'd63657374260452690195888927762793067532858387302060507832379389042324415617604272068231168;
parameter    ap_ST_fsm_state297 = 305'd127314748520905380391777855525586135065716774604121015664758778084648831235208544136462336;
parameter    ap_ST_fsm_state298 = 305'd254629497041810760783555711051172270131433549208242031329517556169297662470417088272924672;
parameter    ap_ST_fsm_state299 = 305'd509258994083621521567111422102344540262867098416484062659035112338595324940834176545849344;
parameter    ap_ST_fsm_state300 = 305'd1018517988167243043134222844204689080525734196832968125318070224677190649881668353091698688;
parameter    ap_ST_fsm_state301 = 305'd2037035976334486086268445688409378161051468393665936250636140449354381299763336706183397376;
parameter    ap_ST_fsm_state302 = 305'd4074071952668972172536891376818756322102936787331872501272280898708762599526673412366794752;
parameter    ap_ST_fsm_state303 = 305'd8148143905337944345073782753637512644205873574663745002544561797417525199053346824733589504;
parameter    ap_ST_fsm_state304 = 305'd16296287810675888690147565507275025288411747149327490005089123594835050398106693649467179008;
parameter    ap_ST_fsm_state305 = 305'd32592575621351777380295131014550050576823494298654980010178247189670100796213387298934358016;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_ADDR_WIDTH = 8;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
input   s_axi_control_r_AWVALID;
output   s_axi_control_r_AWREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_AWADDR;
input   s_axi_control_r_WVALID;
output   s_axi_control_r_WREADY;
input  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_WDATA;
input  [C_S_AXI_CONTROL_R_WSTRB_WIDTH - 1:0] s_axi_control_r_WSTRB;
input   s_axi_control_r_ARVALID;
output   s_axi_control_r_ARREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_ARADDR;
output   s_axi_control_r_RVALID;
input   s_axi_control_r_RREADY;
output  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_RDATA;
output  [1:0] s_axi_control_r_RRESP;
output   s_axi_control_r_BVALID;
input   s_axi_control_r_BREADY;
output  [1:0] s_axi_control_r_BRESP;

wire   [0:0] ap_local_deadlock;
 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [304:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] padding;
wire   [31:0] width;
wire   [31:0] hight;
wire   [63:0] image_r;
wire   [63:0] output_conv1;
wire   [63:0] output_pooling1;
wire   [63:0] output_conv2;
wire   [63:0] output_pooling2;
wire   [63:0] output_conv3;
wire   [63:0] output_pooling3;
wire   [63:0] output_conv4;
wire   [63:0] output_upsampling1;
wire   [63:0] output_conv5;
wire   [63:0] output_upsampling2;
wire   [63:0] output_conv6;
wire   [63:0] output_upsampling3;
wire   [63:0] output_conv7;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state4;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state27;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state28;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_state32;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state37;
reg   [0:0] select_ln46_1_reg_8929;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state50;
reg   [0:0] and_ln121_reg_9334;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state87;
reg   [0:0] select_ln46_7_reg_9466;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state100;
reg   [0:0] and_ln121_1_reg_9796;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state111;
wire    ap_CS_fsm_state120;
wire    ap_CS_fsm_state127;
wire    ap_CS_fsm_state128;
wire    ap_CS_fsm_state132;
wire    ap_CS_fsm_state137;
reg   [0:0] select_ln46_13_reg_9918;
wire    ap_CS_fsm_state144;
wire    ap_CS_fsm_state145;
wire    ap_CS_fsm_state150;
reg   [0:0] and_ln121_2_reg_10246;
wire    ap_CS_fsm_state154;
wire    ap_CS_fsm_state161;
wire    ap_CS_fsm_state170;
wire    ap_CS_fsm_state177;
wire    ap_CS_fsm_state178;
wire    ap_CS_fsm_state182;
wire    ap_CS_fsm_state187;
reg   [0:0] select_ln46_19_reg_10363;
wire    ap_CS_fsm_state193;
wire    ap_CS_fsm_state200;
wire    ap_CS_fsm_state209;
wire    ap_CS_fsm_state216;
wire    ap_CS_fsm_state217;
wire    ap_CS_fsm_state221;
wire    ap_CS_fsm_state226;
reg   [0:0] select_ln46_25_reg_10651;
wire    ap_CS_fsm_state232;
wire    ap_CS_fsm_state239;
wire    ap_CS_fsm_state248;
wire    ap_CS_fsm_state255;
wire    ap_CS_fsm_state256;
wire    ap_CS_fsm_state260;
wire    ap_CS_fsm_state265;
reg   [0:0] select_ln46_31_reg_10942;
wire    ap_CS_fsm_state272;
wire    ap_CS_fsm_state279;
wire    ap_CS_fsm_state287;
wire    ap_CS_fsm_state294;
wire    ap_CS_fsm_state295;
wire    ap_CS_fsm_state299;
wire    ap_CS_fsm_state304;
reg   [0:0] select_ln46_38_reg_11185;
wire   [63:0] grp_fu_2854_p2;
reg   [63:0] reg_2870;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state131;
wire    ap_CS_fsm_state181;
wire    ap_CS_fsm_state220;
wire    ap_CS_fsm_state259;
wire    ap_CS_fsm_state298;
reg   [63:0] output_conv7_read_reg_8675;
reg   [63:0] output_upsampling3_read_reg_8681;
reg   [63:0] output_conv6_read_reg_8687;
reg   [63:0] output_upsampling2_read_reg_8694;
reg   [63:0] output_conv5_read_reg_8700;
reg   [63:0] output_upsampling1_read_reg_8707;
reg   [63:0] output_conv4_read_reg_8713;
reg   [63:0] output_pooling3_read_reg_8720;
reg   [63:0] output_conv3_read_reg_8726;
reg   [63:0] output_pooling2_read_reg_8733;
reg   [63:0] output_conv2_read_reg_8739;
reg   [63:0] output_pooling1_read_reg_8746;
reg   [63:0] output_conv1_read_reg_8752;
reg   [63:0] image_r_read_reg_8759;
reg  signed [31:0] hight_read_reg_8764;
reg  signed [31:0] width_read_reg_8772;
wire   [31:0] shl_ln38_fu_2874_p2;
reg   [31:0] shl_ln38_reg_8843;
wire   [31:0] sub31_i_fu_2880_p2;
reg   [31:0] sub31_i_reg_8856;
wire   [31:0] sub17_i_fu_2886_p2;
reg   [31:0] sub17_i_reg_8862;
wire   [13:0] add_ln45_6_fu_3028_p2;
reg   [13:0] add_ln45_6_reg_8901;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln46_fu_3043_p2;
reg   [0:0] icmp_ln46_reg_8906;
wire   [0:0] icmp_ln45_fu_3022_p2;
wire   [7:0] select_ln45_2_fu_3105_p3;
reg   [7:0] select_ln45_2_reg_8911;
wire   [4:0] select_ln45_5_fu_3157_p3;
reg   [4:0] select_ln45_5_reg_8916;
wire   [4:0] select_ln46_fu_3177_p3;
reg   [4:0] select_ln46_reg_8921;
wire   [0:0] select_ln46_1_fu_3201_p3;
wire   [10:0] select_ln46_2_fu_3239_p3;
reg   [10:0] select_ln46_2_reg_8933;
wire   [14:0] select_ln46_3_fu_3257_p3;
reg   [14:0] select_ln46_3_reg_8938;
wire   [4:0] select_ln46_4_fu_3265_p3;
reg   [4:0] select_ln46_4_reg_8943;
wire   [63:0] zext_ln47_fu_3273_p1;
reg   [63:0] zext_ln47_reg_8950;
reg   [4:0] line_buffer_19_addr_2_reg_8955;
reg   [4:0] line_buffer_20_addr_2_reg_8960;
wire  signed [33:0] sext_ln46_2_fu_3304_p1;
reg  signed [33:0] sext_ln46_2_reg_9000;
wire    ap_CS_fsm_state3;
reg   [60:0] trunc_ln2_reg_9011;
wire   [0:0] empty_259_fu_3320_p2;
wire   [0:0] or_ln50_fu_3336_p2;
reg   [63:0] gmem_addr_1_read_reg_9022;
wire   [63:0] bitcast_ln51_fu_3397_p1;
wire    ap_CS_fsm_state12;
wire   [63:0] line_buffer_18_q1;
reg   [63:0] line_buffer_18_load_reg_9032;
wire    ap_CS_fsm_state15;
wire   [63:0] line_buffer_19_q1;
reg   [63:0] line_buffer_19_load_1_reg_9037;
wire   [63:0] line_buffer_20_q1;
reg   [63:0] line_buffer_20_load_1_reg_9042;
wire   [63:0] line_buffer_18_q0;
reg   [63:0] line_buffer_18_load_1_reg_9047;
wire   [63:0] line_buffer_19_q0;
reg   [63:0] line_buffer_19_load_2_reg_9052;
wire   [63:0] line_buffer_20_q0;
reg   [63:0] line_buffer_20_load_2_reg_9057;
wire   [31:0] add_ln54_fu_3405_p2;
reg   [31:0] add_ln54_reg_9065;
wire    ap_CS_fsm_state16;
wire   [4:0] trunc_ln54_fu_3411_p1;
reg   [4:0] trunc_ln54_reg_9070;
wire   [0:0] icmp_ln54_fu_3400_p2;
wire   [0:0] icmp_ln55_fu_3415_p2;
reg   [0:0] icmp_ln55_reg_9075;
wire    ap_CS_fsm_state17;
reg   [63:0] line_buffer_18_load_2_reg_9094;
wire    ap_CS_fsm_state18;
reg   [63:0] line_buffer_19_load_3_reg_9099;
reg   [63:0] line_buffer_20_load_3_reg_9104;
reg   [60:0] trunc_ln7_reg_9109;
wire    ap_CS_fsm_state19;
reg   [63:0] gmem_addr_9_reg_9114;
reg   [63:0] gmem_addr_9_read_reg_9121;
wire   [63:0] bitcast_ln77_fu_3533_p1;
wire    ap_CS_fsm_state38;
wire  signed [32:0] sext_ln113_fu_3542_p1;
reg  signed [32:0] sext_ln113_reg_9139;
wire  signed [32:0] sext_ln113_1_fu_3545_p1;
reg  signed [32:0] sext_ln113_1_reg_9146;
wire   [63:0] mul_ln108_fu_3554_p2;
reg   [63:0] mul_ln108_reg_9156;
wire   [67:0] tmp_s_fu_3560_p3;
reg   [67:0] tmp_s_reg_9164;
wire   [0:0] icmp2419_fu_3577_p2;
reg   [0:0] icmp2419_reg_9169;
wire   [0:0] icmp_ln121_fu_3583_p2;
reg   [0:0] icmp_ln121_reg_9176;
wire   [12:0] empty_261_fu_3609_p2;
reg   [12:0] empty_261_reg_9183;
wire    ap_CS_fsm_state39;
wire   [13:0] empty_262_fu_3619_p2;
reg   [13:0] empty_262_reg_9188;
wire   [0:0] cmp17_i_fu_3669_p2;
reg   [0:0] cmp17_i_reg_9193;
wire   [37:0] add_ln130_4_fu_3712_p2;
reg   [37:0] add_ln130_4_reg_9198;
wire   [38:0] add_ln116_fu_3718_p2;
reg   [38:0] add_ln116_reg_9203;
wire   [67:0] add_ln113_3_fu_3729_p2;
reg   [67:0] add_ln113_3_reg_9211;
wire   [4:0] add_ln113_fu_3735_p2;
reg   [4:0] add_ln113_reg_9216;
wire   [0:0] icmp_ln113_fu_3724_p2;
wire   [0:0] exitcond_flatten10112087_fu_3741_p2;
reg   [0:0] exitcond_flatten10112087_reg_9221;
wire   [31:0] select_ln113_fu_3746_p3;
reg   [31:0] select_ln113_reg_9233;
wire   [13:0] p_mid11023_fu_3762_p2;
reg   [13:0] p_mid11023_reg_9240;
wire   [4:0] select_ln113_7_fu_3768_p3;
reg   [4:0] select_ln113_7_reg_9246;
wire   [31:0] sub31_i192_fu_3776_p2;
reg   [31:0] sub31_i192_reg_9258;
wire   [31:0] sub17_i177_fu_3781_p2;
reg   [31:0] sub17_i177_reg_9263;
wire   [0:0] select_ln113_6_fu_3846_p3;
reg   [0:0] select_ln113_6_reg_9298;
wire    ap_CS_fsm_state40;
wire   [31:0] j_2_mid2_fu_3862_p3;
reg   [31:0] j_2_mid2_reg_9303;
wire   [0:0] cmp17_i_mid1_fu_3909_p2;
reg   [0:0] cmp17_i_mid1_reg_9309;
wire   [37:0] add_ln130_4_mid2_fu_3958_p3;
reg   [37:0] add_ln130_4_mid2_reg_9314;
wire   [31:0] i_2_mid2_fu_3980_p3;
reg   [31:0] i_2_mid2_reg_9319;
reg   [60:0] trunc_ln3_reg_9324;
wire   [31:0] add_ln121_fu_4049_p2;
reg   [31:0] add_ln121_reg_9329;
wire    ap_CS_fsm_state41;
wire   [0:0] and_ln121_fu_4063_p2;
wire   [37:0] add_ln130_fu_4069_p2;
reg   [37:0] add_ln130_reg_9338;
reg   [60:0] trunc_ln5_reg_9343;
wire    ap_CS_fsm_state42;
wire   [63:0] line_buffer_0_2_q0;
reg   [63:0] max_val_reg_9348;
wire    ap_CS_fsm_state43;
wire   [4:0] add_ln44_fu_4161_p2;
reg   [4:0] add_ln44_reg_9362;
wire    ap_CS_fsm_state51;
wire   [6:0] zext_ln44_fu_4167_p1;
reg   [6:0] zext_ln44_reg_9367;
wire   [0:0] icmp_ln44_fu_4155_p2;
wire   [6:0] p_shl10_fu_4175_p3;
reg   [6:0] p_shl10_reg_9372;
wire   [12:0] zext_ln45_2_fu_4193_p1;
reg   [12:0] zext_ln45_2_reg_9377;
wire   [66:0] tmp_40_fu_4197_p3;
reg   [66:0] tmp_40_reg_9424;
wire   [11:0] add_ln45_9_fu_4316_p2;
reg   [11:0] add_ln45_9_reg_9433;
wire    ap_CS_fsm_state52;
wire   [0:0] icmp_ln46_1_fu_4328_p2;
reg   [0:0] icmp_ln46_1_reg_9438;
wire   [0:0] icmp_ln45_1_fu_4310_p2;
wire   [3:0] select_ln45_8_fu_4364_p3;
reg   [3:0] select_ln45_8_reg_9443;
wire   [2:0] trunc_ln45_fu_4372_p1;
reg   [2:0] trunc_ln45_reg_9448;
wire   [6:0] add_ln45_7_fu_4384_p2;
reg   [6:0] add_ln45_7_reg_9453;
wire   [4:0] select_ln46_6_fu_4448_p3;
reg   [4:0] select_ln46_6_reg_9458;
wire   [0:0] select_ln46_7_fu_4472_p3;
wire   [12:0] select_ln46_9_fu_4533_p3;
reg   [12:0] select_ln46_9_reg_9470;
wire   [10:0] select_ln46_10_fu_4547_p3;
reg   [10:0] select_ln46_10_reg_9475;
wire   [4:0] select_ln46_11_fu_4555_p3;
reg   [4:0] select_ln46_11_reg_9480;
wire   [63:0] zext_ln47_2_fu_4563_p1;
reg   [63:0] zext_ln47_2_reg_9485;
reg   [4:0] line_buffer_13_addr_2_reg_9490;
reg   [4:0] line_buffer_14_addr_2_reg_9495;
wire   [0:0] empty_282_fu_4581_p2;
reg   [0:0] empty_282_reg_9500;
wire   [33:0] zext_ln46_1_fu_4591_p1;
reg   [33:0] zext_ln46_1_reg_9504;
wire    ap_CS_fsm_state53;
reg   [60:0] trunc_ln51_1_reg_9512;
wire   [0:0] or_ln50_1_fu_4607_p2;
reg   [63:0] gmem_addr_6_read_reg_9523;
wire   [63:0] bitcast_ln51_1_fu_4664_p1;
wire    ap_CS_fsm_state62;
wire   [63:0] line_buffer_12_q1;
reg   [63:0] line_buffer_12_load_reg_9533;
wire    ap_CS_fsm_state65;
wire   [63:0] line_buffer_13_q1;
reg   [63:0] line_buffer_13_load_1_reg_9538;
wire   [63:0] line_buffer_14_q1;
reg   [63:0] line_buffer_14_load_1_reg_9543;
wire   [63:0] line_buffer_12_q0;
reg   [63:0] line_buffer_12_load_1_reg_9548;
wire   [63:0] line_buffer_13_q0;
reg   [63:0] line_buffer_13_load_2_reg_9553;
wire   [63:0] line_buffer_14_q0;
reg   [63:0] line_buffer_14_load_2_reg_9558;
wire   [31:0] add_ln54_1_fu_4672_p2;
reg   [31:0] add_ln54_1_reg_9566;
wire    ap_CS_fsm_state66;
wire   [4:0] trunc_ln54_1_fu_4678_p1;
reg   [4:0] trunc_ln54_1_reg_9571;
wire   [0:0] icmp_ln54_1_fu_4667_p2;
wire   [0:0] icmp_ln55_1_fu_4682_p2;
reg   [0:0] icmp_ln55_1_reg_9576;
wire   [4:0] add_ln47_1_fu_4688_p2;
wire   [9:0] select_ln46_17_fu_4699_p3;
wire    ap_CS_fsm_state67;
reg   [63:0] line_buffer_12_load_2_reg_9605;
wire    ap_CS_fsm_state68;
reg   [63:0] line_buffer_13_load_3_reg_9610;
reg   [63:0] line_buffer_14_load_3_reg_9615;
reg   [60:0] trunc_ln77_1_reg_9620;
wire    ap_CS_fsm_state69;
reg   [63:0] gmem_addr_11_reg_9625;
reg   [63:0] gmem_addr_11_read_reg_9632;
wire   [63:0] bitcast_ln77_2_fu_4778_p1;
wire   [9:0] empty_284_fu_4808_p2;
reg   [9:0] empty_284_reg_9645;
wire    ap_CS_fsm_state89;
wire   [10:0] empty_285_fu_4818_p2;
reg   [10:0] empty_285_reg_9650;
wire   [0:0] cmp17_i325_fu_4872_p2;
reg   [0:0] cmp17_i325_reg_9655;
wire   [36:0] add_ln130_7_fu_4903_p2;
reg   [36:0] add_ln130_7_reg_9660;
wire   [37:0] add_ln116_6_fu_4909_p2;
reg   [37:0] add_ln116_6_reg_9665;
wire   [66:0] add_ln113_4_fu_4920_p2;
reg   [66:0] add_ln113_4_reg_9673;
wire   [3:0] add_ln113_1_fu_4926_p2;
reg   [3:0] add_ln113_1_reg_9678;
wire   [0:0] icmp_ln113_1_fu_4915_p2;
wire   [0:0] exitcond_flatten12162125_fu_4932_p2;
reg   [0:0] exitcond_flatten12162125_reg_9683;
wire   [31:0] select_ln113_8_fu_4937_p3;
reg   [31:0] select_ln113_8_reg_9695;
wire   [2:0] empty_289_fu_4945_p1;
reg   [2:0] empty_289_reg_9702;
wire   [3:0] select_ln113_15_fu_4949_p3;
reg   [3:0] select_ln113_15_reg_9707;
wire   [31:0] sub31_i548_fu_4957_p2;
reg   [31:0] sub31_i548_reg_9719;
wire   [31:0] sub17_i533_fu_4962_p2;
reg   [31:0] sub17_i533_reg_9724;
wire   [0:0] select_ln113_14_fu_5038_p3;
reg   [0:0] select_ln113_14_reg_9760;
wire    ap_CS_fsm_state90;
wire   [31:0] j_3_mid2_fu_5054_p3;
reg   [31:0] j_3_mid2_reg_9765;
wire   [0:0] cmp17_i325_mid1_fu_5105_p2;
reg   [0:0] cmp17_i325_mid1_reg_9771;
wire   [36:0] add_ln130_7_mid2_fu_5142_p3;
reg   [36:0] add_ln130_7_mid2_reg_9776;
wire   [31:0] i_3_mid2_fu_5164_p3;
reg   [31:0] i_3_mid2_reg_9781;
reg   [60:0] trunc_ln116_1_reg_9786;
wire   [31:0] add_ln121_1_fu_5233_p2;
reg   [31:0] add_ln121_1_reg_9791;
wire    ap_CS_fsm_state91;
wire   [0:0] and_ln121_1_fu_5247_p2;
wire   [36:0] add_ln130_2_fu_5253_p2;
reg   [36:0] add_ln130_2_reg_9800;
reg   [60:0] trunc_ln130_1_reg_9805;
wire    ap_CS_fsm_state92;
wire   [63:0] line_buffer_0_1_q0;
reg   [63:0] max_val_8_reg_9810;
wire    ap_CS_fsm_state93;
wire   [3:0] add_ln44_1_fu_5345_p2;
reg   [3:0] add_ln44_1_reg_9824;
wire    ap_CS_fsm_state101;
wire   [5:0] zext_ln44_1_fu_5351_p1;
reg   [5:0] zext_ln44_1_reg_9829;
wire   [0:0] icmp_ln44_1_fu_5339_p2;
wire   [5:0] p_shl15_fu_5359_p3;
reg   [5:0] p_shl15_reg_9834;
wire   [9:0] zext_ln45_3_fu_5377_p1;
reg   [9:0] zext_ln45_3_reg_9839;
wire   [11:0] add_ln45_11_fu_5483_p2;
reg   [11:0] add_ln45_11_reg_9889;
wire    ap_CS_fsm_state102;
wire   [0:0] icmp_ln46_2_fu_5495_p2;
reg   [0:0] icmp_ln46_2_reg_9894;
wire   [0:0] icmp_ln45_2_fu_5477_p2;
wire   [3:0] select_ln45_14_fu_5535_p3;
reg   [3:0] select_ln45_14_reg_9899;
wire   [2:0] trunc_ln45_1_fu_5543_p1;
reg   [2:0] trunc_ln45_1_reg_9904;
wire   [4:0] select_ln46_12_fu_5602_p3;
reg   [4:0] select_ln46_12_reg_9910;
wire   [0:0] select_ln46_13_fu_5630_p3;
wire   [9:0] select_ln46_14_fu_5665_p3;
reg   [9:0] select_ln46_14_reg_9922;
wire   [9:0] select_ln46_15_fu_5679_p3;
reg   [9:0] select_ln46_15_reg_9927;
wire   [3:0] select_ln46_16_fu_5687_p3;
reg   [3:0] select_ln46_16_reg_9932;
wire   [63:0] zext_ln47_4_fu_5695_p1;
reg   [63:0] zext_ln47_4_reg_9937;
reg   [4:0] line_buffer_7_addr_2_reg_9942;
reg   [4:0] line_buffer_8_addr_2_reg_9947;
wire   [0:0] empty_301_fu_5713_p2;
reg   [0:0] empty_301_reg_9952;
wire   [5:0] add_ln45_8_fu_5730_p2;
reg   [5:0] add_ln45_8_reg_9956;
wire    ap_CS_fsm_state103;
wire  signed [33:0] sext_ln46_3_fu_5735_p1;
reg  signed [33:0] sext_ln46_3_reg_9961;
reg   [60:0] trunc_ln51_2_reg_9969;
wire   [0:0] or_ln50_2_fu_5751_p2;
reg   [63:0] gmem_addr_10_read_reg_9980;
wire   [63:0] bitcast_ln51_2_fu_5812_p1;
wire    ap_CS_fsm_state112;
wire   [63:0] line_buffer_6_q1;
reg   [63:0] line_buffer_6_load_reg_9990;
wire    ap_CS_fsm_state115;
wire   [63:0] line_buffer_7_q1;
reg   [63:0] line_buffer_7_load_1_reg_9995;
wire   [63:0] line_buffer_8_q1;
reg   [63:0] line_buffer_8_load_1_reg_10000;
wire   [63:0] line_buffer_6_q0;
reg   [63:0] line_buffer_6_load_1_reg_10005;
wire   [63:0] line_buffer_7_q0;
reg   [63:0] line_buffer_7_load_2_reg_10010;
wire   [63:0] line_buffer_8_q0;
reg   [63:0] line_buffer_8_load_2_reg_10015;
wire   [31:0] add_ln54_2_fu_5820_p2;
reg   [31:0] add_ln54_2_reg_10023;
wire    ap_CS_fsm_state116;
wire   [4:0] trunc_ln54_2_fu_5826_p1;
reg   [4:0] trunc_ln54_2_reg_10028;
wire   [0:0] icmp_ln54_2_fu_5815_p2;
wire   [0:0] icmp_ln55_2_fu_5830_p2;
reg   [0:0] icmp_ln55_2_reg_10033;
wire   [4:0] add_ln47_2_fu_5836_p2;
wire   [8:0] select_ln46_23_fu_5847_p3;
wire    ap_CS_fsm_state117;
reg   [63:0] line_buffer_6_load_2_reg_10062;
wire    ap_CS_fsm_state118;
reg   [63:0] line_buffer_7_load_3_reg_10067;
reg   [63:0] line_buffer_8_load_3_reg_10072;
reg   [60:0] trunc_ln77_2_reg_10077;
wire    ap_CS_fsm_state119;
reg   [63:0] gmem_addr_13_reg_10082;
reg   [63:0] gmem_addr_13_read_reg_10089;
wire   [63:0] bitcast_ln77_4_fu_5926_p1;
wire   [2:0] empty_302_fu_5944_p1;
reg   [2:0] empty_302_reg_10102;
wire    ap_CS_fsm_state139;
wire   [8:0] empty_303_fu_5952_p2;
reg   [8:0] empty_303_reg_10107;
wire   [0:0] cmp17_i681_fu_5994_p2;
reg   [0:0] cmp17_i681_reg_10112;
wire   [33:0] tmp_45_fu_6003_p3;
reg   [33:0] tmp_45_reg_10117;
wire   [36:0] add_ln116_12_fu_6011_p2;
reg   [36:0] add_ln116_12_reg_10122;
wire   [66:0] add_ln113_5_fu_6022_p2;
reg   [66:0] add_ln113_5_reg_10130;
wire   [0:0] exitcond_flatten14052162_fu_6034_p2;
reg   [0:0] exitcond_flatten14052162_reg_10135;
wire   [0:0] icmp_ln113_2_fu_6017_p2;
wire   [31:0] select_ln113_16_fu_6039_p3;
reg   [31:0] select_ln113_16_reg_10147;
wire   [2:0] empty_306_fu_6047_p1;
reg   [2:0] empty_306_reg_10153;
wire   [3:0] select_ln113_23_fu_6051_p3;
reg   [3:0] select_ln113_23_reg_10159;
wire   [0:0] cmp17_i681_mid1_fu_6069_p2;
reg   [0:0] cmp17_i681_mid1_reg_10164;
wire   [31:0] sub31_i939_fu_6074_p2;
reg   [31:0] sub31_i939_reg_10176;
wire   [31:0] sub17_i924_fu_6079_p2;
reg   [31:0] sub17_i924_reg_10181;
wire   [2:0] select_ln113_18_fu_6115_p3;
reg   [2:0] select_ln113_18_reg_10216;
wire    ap_CS_fsm_state140;
wire   [33:0] zext_ln115_mid2_fu_6207_p3;
reg   [33:0] zext_ln115_mid2_reg_10221;
wire   [31:0] i_6_mid2_fu_6229_p3;
reg   [31:0] i_6_mid2_reg_10226;
wire   [32:0] zext_ln116_7_fu_6236_p1;
reg   [32:0] zext_ln116_7_reg_10231;
reg   [60:0] trunc_ln116_2_reg_10236;
wire   [31:0] add_ln121_2_fu_6284_p2;
reg   [31:0] add_ln121_2_reg_10241;
wire   [0:0] and_ln121_2_fu_6299_p2;
wire   [34:0] add_ln130_6_fu_6328_p2;
reg   [34:0] add_ln130_6_reg_10250;
wire    ap_CS_fsm_state141;
reg   [60:0] trunc_ln130_2_reg_10255;
wire    ap_CS_fsm_state142;
wire   [63:0] line_buffer_0_q0;
reg   [63:0] max_val_9_reg_10260;
wire    ap_CS_fsm_state143;
wire   [3:0] add_ln44_2_fu_6421_p2;
reg   [3:0] add_ln44_2_reg_10274;
wire    ap_CS_fsm_state151;
wire   [5:0] zext_ln44_2_fu_6427_p1;
reg   [5:0] zext_ln44_2_reg_10279;
wire   [0:0] icmp_ln44_2_fu_6415_p2;
wire   [5:0] p_shl18_fu_6435_p3;
reg   [5:0] p_shl18_reg_10284;
wire   [7:0] zext_ln45_4_fu_6451_p1;
reg   [7:0] zext_ln45_4_reg_10289;
wire   [31:0] shl_ln150_fu_6455_p2;
reg   [31:0] shl_ln150_reg_10303;
wire   [63:0] mul_ln147_fu_6474_p2;
reg   [63:0] mul_ln147_reg_10310;
wire   [66:0] tmp_47_fu_6481_p3;
reg   [66:0] tmp_47_reg_10318;
wire   [0:0] icmp_ln152_fu_6490_p2;
reg   [0:0] icmp_ln152_reg_10324;
wire   [10:0] add_ln45_13_fu_6563_p2;
reg   [10:0] add_ln45_13_reg_10334;
wire    ap_CS_fsm_state152;
wire   [0:0] icmp_ln46_3_fu_6575_p2;
reg   [0:0] icmp_ln46_3_reg_10339;
wire   [0:0] icmp_ln45_3_fu_6557_p2;
wire   [3:0] select_ln45_19_fu_6613_p3;
reg   [3:0] select_ln45_19_reg_10344;
wire   [2:0] trunc_ln45_2_fu_6621_p1;
reg   [2:0] trunc_ln45_2_reg_10349;
wire   [4:0] select_ln46_18_fu_6680_p3;
reg   [4:0] select_ln46_18_reg_10355;
wire   [0:0] select_ln46_19_fu_6704_p3;
wire   [7:0] select_ln46_20_fu_6729_p3;
reg   [7:0] select_ln46_20_reg_10367;
wire   [7:0] select_ln46_21_fu_6743_p3;
reg   [7:0] select_ln46_21_reg_10372;
wire   [2:0] select_ln46_22_fu_6751_p3;
reg   [2:0] select_ln46_22_reg_10377;
wire   [63:0] zext_ln47_7_fu_6759_p1;
reg   [63:0] zext_ln47_7_reg_10382;
reg   [4:0] line_buffer_1_addr_2_reg_10387;
reg   [4:0] line_buffer_2_addr_2_reg_10392;
wire   [0:0] empty_316_fu_6777_p2;
reg   [0:0] empty_316_reg_10397;
wire   [5:0] add_ln45_10_fu_6794_p2;
reg   [5:0] add_ln45_10_reg_10401;
wire    ap_CS_fsm_state153;
wire   [32:0] zext_ln46_6_fu_6802_p1;
reg   [32:0] zext_ln46_6_reg_10406;
reg   [60:0] trunc_ln51_3_reg_10414;
wire   [0:0] or_ln50_3_fu_6818_p2;
reg   [63:0] gmem_addr_12_read_reg_10425;
wire   [63:0] bitcast_ln51_3_fu_6880_p1;
wire    ap_CS_fsm_state162;
wire   [63:0] line_buffer_q1;
reg   [63:0] line_buffer_load_reg_10435;
wire    ap_CS_fsm_state165;
wire   [63:0] line_buffer_1_252_q1;
reg   [63:0] line_buffer_1_load_1_reg_10440;
wire   [63:0] line_buffer_2_q1;
reg   [63:0] line_buffer_2_load_1_reg_10445;
wire   [63:0] line_buffer_q0;
reg   [63:0] line_buffer_load_1_reg_10450;
wire   [63:0] line_buffer_1_252_q0;
reg   [63:0] line_buffer_1_load_2_reg_10455;
wire   [63:0] line_buffer_2_q0;
reg   [63:0] line_buffer_2_load_2_reg_10460;
wire   [31:0] add_ln54_3_fu_6888_p2;
reg   [31:0] add_ln54_3_reg_10468;
wire    ap_CS_fsm_state166;
wire   [4:0] trunc_ln54_3_fu_6894_p1;
reg   [4:0] trunc_ln54_3_reg_10473;
wire   [0:0] icmp_ln54_3_fu_6883_p2;
wire   [0:0] icmp_ln55_3_fu_6898_p2;
reg   [0:0] icmp_ln55_3_reg_10478;
wire   [4:0] add_ln47_3_fu_6904_p2;
wire   [7:0] select_ln46_29_fu_6915_p3;
wire    ap_CS_fsm_state167;
reg   [63:0] line_buffer_load_2_reg_10507;
wire    ap_CS_fsm_state168;
reg   [63:0] line_buffer_1_load_3_reg_10512;
reg   [63:0] line_buffer_2_load_3_reg_10517;
reg   [60:0] trunc_ln77_3_reg_10522;
wire    ap_CS_fsm_state169;
reg   [63:0] gmem_addr_16_reg_10527;
reg   [63:0] gmem_addr_16_read_reg_10534;
wire   [63:0] bitcast_ln77_6_fu_6990_p1;
wire   [67:0] zext_ln147_2_fu_6999_p1;
reg   [67:0] zext_ln147_2_reg_10547;
wire    ap_CS_fsm_state189;
wire   [31:0] sub17_i781_fu_7002_p2;
reg   [31:0] sub17_i781_reg_10552;
wire   [3:0] add_ln44_3_fu_7016_p2;
reg   [3:0] add_ln44_3_reg_10590;
wire    ap_CS_fsm_state190;
wire   [5:0] zext_ln44_3_fu_7022_p1;
reg   [5:0] zext_ln44_3_reg_10595;
wire   [0:0] icmp_ln44_3_fu_7010_p2;
wire   [5:0] p_shl19_fu_7030_p3;
reg   [5:0] p_shl19_reg_10600;
wire   [9:0] zext_ln45_5_fu_7046_p1;
reg   [9:0] zext_ln45_5_reg_10605;
wire   [11:0] add_ln45_14_fu_7116_p2;
reg   [11:0] add_ln45_14_reg_10622;
wire    ap_CS_fsm_state191;
wire   [0:0] icmp_ln46_4_fu_7128_p2;
reg   [0:0] icmp_ln46_4_reg_10627;
wire   [0:0] icmp_ln45_4_fu_7110_p2;
wire   [3:0] select_ln45_24_fu_7166_p3;
reg   [3:0] select_ln45_24_reg_10632;
wire   [2:0] trunc_ln45_3_fu_7174_p1;
reg   [2:0] trunc_ln45_3_reg_10637;
wire   [4:0] select_ln46_24_fu_7233_p3;
reg   [4:0] select_ln46_24_reg_10643;
wire   [0:0] select_ln46_25_fu_7257_p3;
wire   [9:0] select_ln46_26_fu_7282_p3;
reg   [9:0] select_ln46_26_reg_10655;
wire   [9:0] select_ln46_27_fu_7296_p3;
reg   [9:0] select_ln46_27_reg_10660;
wire   [3:0] select_ln46_28_fu_7304_p3;
reg   [3:0] select_ln46_28_reg_10665;
wire   [63:0] zext_ln47_10_fu_7312_p1;
reg   [63:0] zext_ln47_10_reg_10670;
reg   [4:0] line_buffer_4_addr_2_reg_10675;
reg   [4:0] line_buffer_5_addr_2_reg_10680;
wire   [0:0] empty_325_fu_7330_p2;
reg   [0:0] empty_325_reg_10685;
wire   [5:0] add_ln45_12_fu_7347_p2;
reg   [5:0] add_ln45_12_reg_10689;
wire    ap_CS_fsm_state192;
wire   [32:0] zext_ln46_8_fu_7355_p1;
reg   [32:0] zext_ln46_8_reg_10694;
reg   [60:0] trunc_ln51_4_reg_10702;
wire   [0:0] or_ln50_4_fu_7371_p2;
reg   [63:0] gmem_addr_14_read_reg_10713;
wire   [63:0] bitcast_ln51_4_fu_7433_p1;
wire    ap_CS_fsm_state201;
wire   [63:0] line_buffer_3_q1;
reg   [63:0] line_buffer_3_load_reg_10723;
wire    ap_CS_fsm_state204;
wire   [63:0] line_buffer_4_q1;
reg   [63:0] line_buffer_4_load_1_reg_10728;
wire   [63:0] line_buffer_5_q1;
reg   [63:0] line_buffer_5_load_1_reg_10733;
wire   [63:0] line_buffer_3_q0;
reg   [63:0] line_buffer_3_load_1_reg_10738;
wire   [63:0] line_buffer_4_q0;
reg   [63:0] line_buffer_4_load_2_reg_10743;
wire   [63:0] line_buffer_5_q0;
reg   [63:0] line_buffer_5_load_2_reg_10748;
wire   [31:0] add_ln54_4_fu_7441_p2;
reg   [31:0] add_ln54_4_reg_10756;
wire    ap_CS_fsm_state205;
wire   [4:0] trunc_ln54_4_fu_7447_p1;
reg   [4:0] trunc_ln54_4_reg_10761;
wire   [0:0] icmp_ln54_4_fu_7436_p2;
wire   [0:0] icmp_ln55_4_fu_7451_p2;
reg   [0:0] icmp_ln55_4_reg_10766;
wire   [4:0] add_ln47_4_fu_7457_p2;
wire   [8:0] select_ln46_36_fu_7468_p3;
wire    ap_CS_fsm_state206;
reg   [63:0] line_buffer_3_load_2_reg_10795;
wire    ap_CS_fsm_state207;
reg   [63:0] line_buffer_4_load_3_reg_10800;
reg   [63:0] line_buffer_5_load_3_reg_10805;
reg   [60:0] trunc_ln77_4_reg_10810;
wire    ap_CS_fsm_state208;
reg   [63:0] gmem_addr_18_reg_10815;
reg   [63:0] gmem_addr_18_read_reg_10822;
wire   [63:0] bitcast_ln77_8_fu_7543_p1;
wire   [31:0] sub31_i405_fu_7552_p2;
reg   [31:0] sub31_i405_reg_10835;
wire    ap_CS_fsm_state228;
wire   [31:0] sub17_i392_fu_7557_p2;
reg   [31:0] sub17_i392_reg_10840;
wire   [3:0] add_ln44_4_fu_7571_p2;
reg   [3:0] add_ln44_4_reg_10878;
wire    ap_CS_fsm_state229;
wire   [6:0] zext_ln44_4_fu_7577_p1;
reg   [6:0] zext_ln44_4_reg_10883;
wire   [0:0] icmp_ln44_4_fu_7565_p2;
wire   [2:0] empty_327_fu_7581_p1;
reg   [2:0] empty_327_reg_10889;
wire   [5:0] p_shl20_fu_7585_p3;
reg   [5:0] p_shl20_reg_10894;
wire   [67:0] mul_ln150_fu_7593_p2;
reg   [67:0] mul_ln150_reg_10906;
wire   [12:0] add_ln45_15_fu_7716_p2;
reg   [12:0] add_ln45_15_reg_10914;
wire    ap_CS_fsm_state230;
wire   [0:0] icmp_ln46_5_fu_7728_p2;
reg   [0:0] icmp_ln46_5_reg_10919;
wire   [0:0] icmp_ln45_5_fu_7710_p2;
wire   [10:0] select_ln45_29_fu_7799_p3;
reg   [10:0] select_ln45_29_reg_10924;
wire   [4:0] select_ln45_33_fu_7855_p3;
reg   [4:0] select_ln45_33_reg_10929;
wire   [4:0] select_ln46_30_fu_7875_p3;
reg   [4:0] select_ln46_30_reg_10934;
wire   [0:0] select_ln46_31_fu_7899_p3;
wire   [7:0] select_ln46_33_fu_7947_p3;
reg   [7:0] select_ln46_33_reg_10946;
wire   [11:0] select_ln46_34_fu_7965_p3;
reg   [11:0] select_ln46_34_reg_10951;
wire   [4:0] select_ln46_35_fu_7973_p3;
reg   [4:0] select_ln46_35_reg_10956;
wire   [63:0] zext_ln47_12_fu_7981_p1;
reg   [63:0] zext_ln47_12_reg_10961;
reg   [4:0] line_buffer_10_addr_2_reg_10966;
reg   [4:0] line_buffer_11_addr_2_reg_10971;
wire   [0:0] empty_340_fu_7999_p2;
reg   [0:0] empty_340_reg_10976;
wire   [33:0] zext_ln46_10_fu_8012_p1;
reg   [33:0] zext_ln46_10_reg_10980;
wire    ap_CS_fsm_state231;
reg   [60:0] trunc_ln51_5_reg_10988;
wire   [0:0] or_ln50_5_fu_8028_p2;
reg   [63:0] gmem_addr_15_read_reg_10999;
wire   [63:0] bitcast_ln51_5_fu_8089_p1;
wire    ap_CS_fsm_state240;
wire   [63:0] line_buffer_9_q1;
reg   [63:0] line_buffer_9_load_reg_11009;
wire    ap_CS_fsm_state243;
wire   [63:0] line_buffer_10_q1;
reg   [63:0] line_buffer_10_load_1_reg_11014;
wire   [63:0] line_buffer_11_q1;
reg   [63:0] line_buffer_11_load_1_reg_11019;
wire   [63:0] line_buffer_9_q0;
reg   [63:0] line_buffer_9_load_1_reg_11024;
wire   [63:0] line_buffer_10_q0;
reg   [63:0] line_buffer_10_load_2_reg_11029;
wire   [63:0] line_buffer_11_q0;
reg   [63:0] line_buffer_11_load_2_reg_11034;
wire   [31:0] add_ln54_5_fu_8097_p2;
reg   [31:0] add_ln54_5_reg_11042;
wire    ap_CS_fsm_state244;
wire   [4:0] trunc_ln54_5_fu_8103_p1;
reg   [4:0] trunc_ln54_5_reg_11047;
wire   [0:0] icmp_ln54_5_fu_8092_p2;
wire   [0:0] icmp_ln55_5_fu_8107_p2;
reg   [0:0] icmp_ln55_5_reg_11052;
wire   [4:0] add_ln47_5_fu_8113_p2;
wire   [9:0] select_ln46_41_fu_8124_p3;
wire    ap_CS_fsm_state245;
reg   [63:0] line_buffer_9_load_2_reg_11081;
wire    ap_CS_fsm_state246;
reg   [63:0] line_buffer_10_load_3_reg_11086;
reg   [63:0] line_buffer_11_load_3_reg_11091;
reg   [60:0] trunc_ln77_5_reg_11096;
wire    ap_CS_fsm_state247;
reg   [63:0] gmem_addr_19_reg_11101;
reg   [63:0] gmem_addr_19_read_reg_11108;
wire   [63:0] bitcast_ln77_10_fu_8203_p1;
wire    ap_CS_fsm_state268;
wire   [4:0] add_ln44_5_fu_8221_p2;
reg   [4:0] add_ln44_5_reg_11154;
wire    ap_CS_fsm_state269;
wire   [14:0] zext_ln46_9_fu_8257_p1;
reg   [14:0] zext_ln46_9_reg_11159;
wire   [0:0] icmp_ln44_5_fu_8215_p2;
wire   [7:0] add_ln74_15_fu_8261_p2;
reg   [7:0] add_ln74_15_reg_11164;
wire   [9:0] add_ln46_14_fu_8319_p2;
reg   [9:0] add_ln46_14_reg_11172;
wire    ap_CS_fsm_state270;
wire   [4:0] select_ln46_37_fu_8337_p3;
reg   [4:0] select_ln46_37_reg_11177;
wire   [0:0] icmp_ln46_6_fu_8313_p2;
wire   [0:0] select_ln46_38_fu_8361_p3;
wire  signed [10:0] select_ln46_39_fu_8399_p3;
reg  signed [10:0] select_ln46_39_reg_11189;
wire   [4:0] select_ln46_40_fu_8407_p3;
reg   [4:0] select_ln46_40_reg_11195;
wire   [63:0] zext_ln47_14_fu_8415_p1;
reg   [63:0] zext_ln47_14_reg_11200;
reg   [4:0] line_buffer_16_addr_2_reg_11205;
reg   [4:0] line_buffer_17_addr_2_reg_11210;
wire   [0:0] empty_348_fu_8433_p2;
reg   [0:0] empty_348_reg_11215;
wire  signed [33:0] sext_ln46_fu_8443_p1;
reg  signed [33:0] sext_ln46_reg_11219;
wire    ap_CS_fsm_state271;
wire   [0:0] or_ln50_6_fu_8467_p2;
reg   [0:0] or_ln50_6_reg_11224;
reg   [60:0] trunc_ln51_6_reg_11228;
reg   [63:0] gmem_addr_17_read_reg_11239;
wire   [63:0] line_buffer_15_q1;
reg   [63:0] line_buffer_15_load_reg_11244;
wire    ap_CS_fsm_state282;
wire   [63:0] line_buffer_16_q1;
reg   [63:0] line_buffer_16_load_1_reg_11249;
wire   [63:0] line_buffer_17_q1;
reg   [63:0] line_buffer_17_load_1_reg_11254;
wire   [63:0] line_buffer_15_q0;
reg   [63:0] line_buffer_15_load_1_reg_11259;
wire   [63:0] line_buffer_16_q0;
reg   [63:0] line_buffer_16_load_2_reg_11264;
wire   [63:0] line_buffer_17_q0;
reg   [63:0] line_buffer_17_load_2_reg_11269;
wire   [31:0] add_ln54_6_fu_8538_p2;
reg   [31:0] add_ln54_6_reg_11277;
wire    ap_CS_fsm_state283;
wire   [4:0] trunc_ln54_6_fu_8544_p1;
reg   [4:0] trunc_ln54_6_reg_11282;
wire   [0:0] icmp_ln54_6_fu_8533_p2;
wire   [0:0] icmp_ln55_6_fu_8548_p2;
reg   [0:0] icmp_ln55_6_reg_11287;
wire   [4:0] add_ln47_6_fu_8554_p2;
wire    ap_CS_fsm_state284;
reg   [63:0] line_buffer_15_load_2_reg_11311;
wire    ap_CS_fsm_state285;
reg   [63:0] line_buffer_16_load_3_reg_11316;
reg   [63:0] line_buffer_17_load_3_reg_11321;
reg   [60:0] trunc_ln77_6_reg_11326;
wire    ap_CS_fsm_state286;
reg   [63:0] gmem_addr_20_reg_11331;
reg   [63:0] gmem_addr_20_read_reg_11338;
wire   [63:0] bitcast_ln77_12_fu_8631_p1;
reg   [3:0] window_buffer_address0;
reg    window_buffer_ce0;
reg    window_buffer_we0;
reg   [63:0] window_buffer_d0;
wire   [63:0] window_buffer_q0;
reg    window_buffer_ce1;
wire   [63:0] window_buffer_q1;
reg   [4:0] line_buffer_address0;
reg    line_buffer_ce0;
reg    line_buffer_we0;
reg   [4:0] line_buffer_address1;
reg    line_buffer_ce1;
reg   [4:0] line_buffer_1_252_address0;
reg    line_buffer_1_252_ce0;
reg    line_buffer_1_252_we0;
reg   [4:0] line_buffer_1_252_address1;
reg    line_buffer_1_252_ce1;
reg   [4:0] line_buffer_2_address0;
reg    line_buffer_2_ce0;
reg    line_buffer_2_we0;
reg   [4:0] line_buffer_2_address1;
reg    line_buffer_2_ce1;
reg   [3:0] window_buffer_1_address0;
reg    window_buffer_1_ce0;
reg    window_buffer_1_we0;
reg   [63:0] window_buffer_1_d0;
wire   [63:0] window_buffer_1_q0;
reg    window_buffer_1_ce1;
wire   [63:0] window_buffer_1_q1;
reg   [4:0] line_buffer_3_address0;
reg    line_buffer_3_ce0;
reg    line_buffer_3_we0;
reg   [4:0] line_buffer_3_address1;
reg    line_buffer_3_ce1;
reg   [4:0] line_buffer_4_address0;
reg    line_buffer_4_ce0;
reg    line_buffer_4_we0;
reg   [4:0] line_buffer_4_address1;
reg    line_buffer_4_ce1;
reg   [4:0] line_buffer_5_address0;
reg    line_buffer_5_ce0;
reg    line_buffer_5_we0;
reg   [4:0] line_buffer_5_address1;
reg    line_buffer_5_ce1;
reg   [4:0] line_buffer_0_address0;
reg    line_buffer_0_ce0;
reg    line_buffer_0_we0;
reg   [4:0] line_buffer_1_address0;
reg    line_buffer_1_ce0;
reg    line_buffer_1_we0;
wire   [63:0] line_buffer_1_q0;
reg    line_buffer_1_ce1;
wire   [63:0] line_buffer_1_q1;
reg   [3:0] window_buffer_2_address0;
reg    window_buffer_2_ce0;
reg    window_buffer_2_we0;
reg   [63:0] window_buffer_2_d0;
wire   [63:0] window_buffer_2_q0;
reg    window_buffer_2_ce1;
wire   [63:0] window_buffer_2_q1;
reg   [4:0] line_buffer_6_address0;
reg    line_buffer_6_ce0;
reg    line_buffer_6_we0;
reg   [4:0] line_buffer_6_address1;
reg    line_buffer_6_ce1;
reg   [4:0] line_buffer_7_address0;
reg    line_buffer_7_ce0;
reg    line_buffer_7_we0;
reg   [4:0] line_buffer_7_address1;
reg    line_buffer_7_ce1;
reg   [4:0] line_buffer_8_address0;
reg    line_buffer_8_ce0;
reg    line_buffer_8_we0;
reg   [4:0] line_buffer_8_address1;
reg    line_buffer_8_ce1;
reg   [3:0] window_buffer_3_address0;
reg    window_buffer_3_ce0;
reg    window_buffer_3_we0;
reg   [63:0] window_buffer_3_d0;
wire   [63:0] window_buffer_3_q0;
reg    window_buffer_3_ce1;
wire   [63:0] window_buffer_3_q1;
reg   [4:0] line_buffer_9_address0;
reg    line_buffer_9_ce0;
reg    line_buffer_9_we0;
reg   [4:0] line_buffer_9_address1;
reg    line_buffer_9_ce1;
reg   [4:0] line_buffer_10_address0;
reg    line_buffer_10_ce0;
reg    line_buffer_10_we0;
reg   [4:0] line_buffer_10_address1;
reg    line_buffer_10_ce1;
reg   [4:0] line_buffer_11_address0;
reg    line_buffer_11_ce0;
reg    line_buffer_11_we0;
reg   [4:0] line_buffer_11_address1;
reg    line_buffer_11_ce1;
reg   [4:0] line_buffer_0_1_address0;
reg    line_buffer_0_1_ce0;
reg    line_buffer_0_1_we0;
reg   [4:0] line_buffer_1_1_address0;
reg    line_buffer_1_1_ce0;
reg    line_buffer_1_1_we0;
wire   [63:0] line_buffer_1_1_q0;
reg    line_buffer_1_1_ce1;
wire   [63:0] line_buffer_1_1_q1;
reg   [3:0] window_buffer_4_address0;
reg    window_buffer_4_ce0;
reg    window_buffer_4_we0;
reg   [63:0] window_buffer_4_d0;
wire   [63:0] window_buffer_4_q0;
reg    window_buffer_4_ce1;
wire   [63:0] window_buffer_4_q1;
reg   [4:0] line_buffer_12_address0;
reg    line_buffer_12_ce0;
reg    line_buffer_12_we0;
reg   [4:0] line_buffer_12_address1;
reg    line_buffer_12_ce1;
reg   [4:0] line_buffer_13_address0;
reg    line_buffer_13_ce0;
reg    line_buffer_13_we0;
reg   [4:0] line_buffer_13_address1;
reg    line_buffer_13_ce1;
reg   [4:0] line_buffer_14_address0;
reg    line_buffer_14_ce0;
reg    line_buffer_14_we0;
reg   [4:0] line_buffer_14_address1;
reg    line_buffer_14_ce1;
reg   [3:0] window_buffer_5_address0;
reg    window_buffer_5_ce0;
reg    window_buffer_5_we0;
reg   [63:0] window_buffer_5_d0;
wire   [63:0] window_buffer_5_q0;
reg    window_buffer_5_ce1;
wire   [63:0] window_buffer_5_q1;
reg   [4:0] line_buffer_15_address0;
reg    line_buffer_15_ce0;
reg    line_buffer_15_we0;
reg   [4:0] line_buffer_15_address1;
reg    line_buffer_15_ce1;
reg   [4:0] line_buffer_16_address0;
reg    line_buffer_16_ce0;
reg    line_buffer_16_we0;
reg   [4:0] line_buffer_16_address1;
reg    line_buffer_16_ce1;
reg   [4:0] line_buffer_17_address0;
reg    line_buffer_17_ce0;
reg    line_buffer_17_we0;
reg   [4:0] line_buffer_17_address1;
reg    line_buffer_17_ce1;
reg   [4:0] line_buffer_0_2_address0;
reg    line_buffer_0_2_ce0;
reg    line_buffer_0_2_we0;
reg   [4:0] line_buffer_1_2_address0;
reg    line_buffer_1_2_ce0;
reg    line_buffer_1_2_we0;
wire   [63:0] line_buffer_1_2_q0;
reg    line_buffer_1_2_ce1;
wire   [63:0] line_buffer_1_2_q1;
reg   [3:0] window_buffer_6_address0;
reg    window_buffer_6_ce0;
reg    window_buffer_6_we0;
reg   [63:0] window_buffer_6_d0;
wire   [63:0] window_buffer_6_q0;
reg    window_buffer_6_ce1;
wire   [63:0] window_buffer_6_q1;
reg   [4:0] line_buffer_18_address0;
reg    line_buffer_18_ce0;
reg    line_buffer_18_we0;
reg   [4:0] line_buffer_18_address1;
reg    line_buffer_18_ce1;
reg   [4:0] line_buffer_19_address0;
reg    line_buffer_19_ce0;
reg    line_buffer_19_we0;
reg   [4:0] line_buffer_19_address1;
reg    line_buffer_19_ce1;
reg   [4:0] line_buffer_20_address0;
reg    line_buffer_20_ce0;
reg    line_buffer_20_we0;
reg   [4:0] line_buffer_20_address1;
reg    line_buffer_20_ce1;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_BREADY;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_din1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_d0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_d0;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_address1;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_ce1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_window_buffer_6_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_window_buffer_6_ce0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_sum_1_out;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_sum_1_out_ap_vld;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_11351_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_11351_p_din1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_11351_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_BREADY;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_d0;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_address1;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_ce1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_d0;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_ready;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_line_buffer_1_2_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_line_buffer_1_2_ce0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_max_val_3_out;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_max_val_3_out_ap_vld;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_din1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_BREADY;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_din1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_d0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_d0;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_address1;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_ce1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_window_buffer_4_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_window_buffer_4_ce0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_sum_3_out;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_sum_3_out_ap_vld;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_11351_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_11351_p_din1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_11351_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_BREADY;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_d0;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_address1;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_ce1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_d0;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_ready;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_line_buffer_1_1_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_line_buffer_1_1_ce0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_max_val_6_out;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_max_val_6_out_ap_vld;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_din1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_BREADY;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_din1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_d0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_d0;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_address1;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_ce1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_window_buffer_2_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_window_buffer_2_ce0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_sum_5_out;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_sum_5_out_ap_vld;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_11351_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_11351_p_din1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_11351_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_BREADY;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_d0;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_address1;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_ce1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_d0;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_ready;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_line_buffer_1_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_line_buffer_1_ce0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_max_val_9_out;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_max_val_9_out_ap_vld;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_din1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_BREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_BREADY;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_din1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_d0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_d0;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_address1;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_ce1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_window_buffer_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_window_buffer_ce0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_sum_7_out;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_sum_7_out_ap_vld;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_11351_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_11351_p_din1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_11351_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_BREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_BREADY;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_din1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_d0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_d0;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_address1;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_ce1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_window_buffer_1_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_window_buffer_1_ce0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_sum_9_out;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_sum_9_out_ap_vld;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_11351_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_11351_p_din1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_11351_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_BREADY;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_din1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_d0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_d0;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_address1;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_ce1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_window_buffer_3_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_window_buffer_3_ce0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_sum_11_out;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_sum_11_out_ap_vld;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_11351_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_11351_p_din1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_11351_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_BREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_ready;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WDATA;
wire   [7:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WSTRB;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WLAST;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WID;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARVALID;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARADDR;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARID;
wire   [31:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARLEN;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARSIZE;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARBURST;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARLOCK;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARCACHE;
wire   [2:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARPROT;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARQOS;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARREGION;
wire   [0:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARUSER;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_RREADY;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_BREADY;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_din1;
wire   [4:0] grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_ce;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_d0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_ce0;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_we0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_d0;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_address1;
wire    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_ce1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_start;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_done;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_idle;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_ready;
wire   [3:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_window_buffer_5_address0;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_window_buffer_5_ce0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_sum_13_out;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_sum_13_out_ap_vld;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_2854_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_2854_p_din1;
wire   [1:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_2854_p_opcode;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_2854_p_ce;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_11351_p_din0;
wire   [63:0] grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_11351_p_din1;
wire    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_11351_p_ce;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [0:0] gmem_AWID;
reg   [31:0] gmem_AWLEN;
reg   [2:0] gmem_AWSIZE;
reg   [1:0] gmem_AWBURST;
reg   [1:0] gmem_AWLOCK;
reg   [3:0] gmem_AWCACHE;
reg   [2:0] gmem_AWPROT;
reg   [3:0] gmem_AWQOS;
reg   [3:0] gmem_AWREGION;
reg   [0:0] gmem_AWUSER;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [63:0] gmem_WDATA;
reg   [7:0] gmem_WSTRB;
reg    gmem_WLAST;
reg   [0:0] gmem_WID;
reg   [0:0] gmem_WUSER;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [0:0] gmem_ARID;
reg   [31:0] gmem_ARLEN;
reg   [2:0] gmem_ARSIZE;
reg   [1:0] gmem_ARBURST;
reg   [1:0] gmem_ARLOCK;
reg   [3:0] gmem_ARCACHE;
reg   [2:0] gmem_ARPROT;
reg   [3:0] gmem_ARQOS;
reg   [3:0] gmem_ARREGION;
reg   [0:0] gmem_ARUSER;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [63:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [8:0] gmem_RFIFONUM;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [63:0] cond_i_reg_1999;
reg   [31:0] b_reg_2011;
reg    ap_block_state37;
reg   [11:0] indvar_flatten1147_reg_2023;
reg   [3:0] num_ker_2_reg_2034;
reg   [9:0] indvar_flatten1106_reg_2045;
reg   [4:0] i_4_reg_2057;
reg   [4:0] j_3_reg_2068;
reg   [63:0] cond_i188_reg_2079;
reg   [31:0] b_1_reg_2091;
reg    ap_block_state87;
reg   [11:0] indvar_flatten1340_reg_2103;
reg   [3:0] num_ker_4_reg_2114;
reg   [8:0] indvar_flatten1305_reg_2125;
reg   [3:0] i_7_reg_2137;
reg   [4:0] j_5_reg_2148;
reg   [63:0] cond_i544_reg_2159;
reg   [31:0] b_2_reg_2171;
reg    ap_block_state137;
reg   [10:0] indvar_flatten1515_reg_2183;
reg   [3:0] num_ker_6_reg_2194;
reg   [7:0] indvar_flatten1484_reg_2205;
reg   [2:0] i_10_reg_2217;
reg   [4:0] j_6_reg_2228;
reg   [63:0] cond_i935_reg_2239;
reg   [31:0] b_3_reg_2251;
reg    ap_block_state187;
reg   [11:0] indvar_flatten1668_reg_2263;
reg   [3:0] num_ker_7_reg_2274;
reg   [8:0] indvar_flatten1637_reg_2285;
reg   [3:0] i_13_reg_2297;
reg   [4:0] j_7_reg_2308;
reg   [63:0] cond_i792_reg_2319;
reg   [31:0] b_4_reg_2331;
reg    ap_block_state226;
reg   [12:0] indvar_flatten1841_reg_2343;
reg   [4:0] num_ker_8_reg_2354;
reg   [9:0] indvar_flatten1796_reg_2365;
reg   [4:0] i_16_reg_2377;
reg   [4:0] j_8_reg_2388;
reg   [63:0] cond_i401_reg_2399;
reg   [31:0] b_5_reg_2411;
reg    ap_block_state265;
reg   [9:0] indvar_flatten2008_reg_2423;
reg   [4:0] i_17_reg_2434;
reg   [4:0] j_9_reg_2445;
reg   [63:0] ap_phi_mux_cond_i46_phi_fu_2460_p4;
reg   [63:0] cond_i46_reg_2456;
wire   [63:0] bitcast_ln51_6_fu_8529_p1;
wire    ap_CS_fsm_state280;
reg   [31:0] b_6_reg_2468;
reg    ap_block_state304;
reg    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_start_reg;
wire    ap_CS_fsm_state21;
reg    grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_start_reg;
wire    ap_CS_fsm_state88;
reg    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_start_reg;
wire    ap_CS_fsm_state71;
reg    grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_start_reg;
wire    ap_CS_fsm_state138;
reg    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_start_reg;
wire    ap_CS_fsm_state121;
reg    grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_start_reg;
wire    ap_CS_fsm_state188;
reg    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_start_reg;
wire    ap_CS_fsm_state171;
reg    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_start_reg;
wire    ap_CS_fsm_state227;
reg    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_start_reg;
wire    ap_CS_fsm_state210;
reg    grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_start_reg;
wire    ap_CS_fsm_state266;
reg    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_start_reg;
wire    ap_CS_fsm_state249;
reg    grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_start_reg;
reg   [304:0] ap_NS_fsm;
wire    ap_NS_fsm_state267;
wire    ap_CS_fsm_state267;
reg    grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_start_reg;
wire    ap_CS_fsm_state305;
reg    grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_start_reg;
reg    grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_start_reg;
wire    ap_CS_fsm_state288;
wire   [63:0] p_cast189_fu_3466_p1;
wire   [63:0] p_cast196_fu_4711_p1;
wire   [63:0] p_cast203_fu_5859_p1;
wire   [63:0] p_cast209_fu_6927_p1;
wire   [63:0] p_cast214_fu_7480_p1;
wire   [63:0] p_cast216_fu_8136_p1;
wire   [63:0] p_cast218_fu_8564_p1;
wire  signed [63:0] sext_ln51_fu_3387_p1;
wire  signed [63:0] sext_ln77_fu_3519_p1;
wire  signed [63:0] sext_ln130_fu_4100_p1;
wire  signed [63:0] sext_ln51_1_fu_4654_p1;
wire  signed [63:0] sext_ln77_1_fu_4764_p1;
wire  signed [63:0] sext_ln130_1_fu_5284_p1;
wire  signed [63:0] sext_ln51_2_fu_5802_p1;
wire  signed [63:0] sext_ln77_2_fu_5912_p1;
wire  signed [63:0] sext_ln130_2_fu_6360_p1;
wire  signed [63:0] sext_ln51_3_fu_6870_p1;
wire  signed [63:0] sext_ln77_3_fu_6976_p1;
wire  signed [63:0] sext_ln51_4_fu_7423_p1;
wire  signed [63:0] sext_ln77_4_fu_7529_p1;
wire  signed [63:0] sext_ln51_5_fu_8079_p1;
wire  signed [63:0] sext_ln77_5_fu_8189_p1;
wire  signed [63:0] sext_ln51_6_fu_8519_p1;
wire  signed [63:0] sext_ln77_6_fu_8617_p1;
wire   [63:0] bitcast_ln77_1_fu_3537_p1;
reg    ap_block_state50;
wire   [63:0] bitcast_ln130_fu_4113_p1;
wire   [63:0] bitcast_ln77_3_fu_4782_p1;
reg    ap_block_state100;
wire   [63:0] bitcast_ln130_1_fu_5297_p1;
wire   [63:0] bitcast_ln77_5_fu_5930_p1;
reg    ap_block_state150;
wire   [63:0] bitcast_ln130_2_fu_6373_p1;
wire   [63:0] bitcast_ln77_7_fu_6994_p1;
wire   [63:0] bitcast_ln77_9_fu_7547_p1;
wire   [63:0] bitcast_ln77_11_fu_8207_p1;
wire   [63:0] bitcast_ln77_13_fu_8635_p1;
reg   [4:0] j_fu_498;
wire   [4:0] add_ln47_fu_3421_p2;
reg   [4:0] i_fu_502;
reg   [9:0] indvar_flatten905_fu_506;
wire   [9:0] select_ln46_5_fu_3432_p3;
reg   [4:0] num_ker_fu_510;
reg   [13:0] indvar_flatten942_fu_514;
reg   [31:0] j_1_fu_694;
reg   [31:0] i_2_fu_698;
reg   [63:0] indvar_flatten1009_fu_702;
wire   [63:0] indvar_flatten_next1010_fu_4124_p3;
reg   [4:0] num_channel_fu_706;
reg   [67:0] indvar_flatten1069_fu_710;
reg   [4:0] num_channel_1_fu_714;
reg   [31:0] j_2_fu_718;
reg   [31:0] i_3_fu_722;
reg   [63:0] indvar_flatten1214_fu_726;
wire   [63:0] indvar_flatten_next1215_fu_5308_p3;
reg   [3:0] num_channel_2_fu_730;
reg   [66:0] indvar_flatten1268_fu_734;
reg   [3:0] num_channel_3_fu_738;
reg   [31:0] j_4_fu_742;
reg   [31:0] i_6_fu_746;
reg   [63:0] indvar_flatten1403_fu_750;
wire   [63:0] indvar_flatten_next1404_fu_6384_p3;
reg   [3:0] num_channel_4_fu_754;
reg   [66:0] indvar_flatten1447_fu_758;
reg   [3:0] num_channel_5_fu_762;
reg   [3:0] num_channel_7_fu_766;
reg   [3:0] num_channel_9_fu_770;
reg   [4:0] num_channel_11_fu_774;
wire    ap_CS_fsm_state14;
reg    ap_block_state17_on_subcall_done;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state64;
reg    ap_block_state67_on_subcall_done;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state114;
reg    ap_block_state117_on_subcall_done;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state164;
reg    ap_block_state167_on_subcall_done;
wire    ap_CS_fsm_state163;
wire    ap_CS_fsm_state203;
reg    ap_block_state206_on_subcall_done;
wire    ap_CS_fsm_state202;
wire    ap_CS_fsm_state242;
reg    ap_block_state245_on_subcall_done;
wire    ap_CS_fsm_state241;
wire    ap_CS_fsm_state281;
reg    ap_block_state284_on_subcall_done;
reg   [63:0] grp_fu_2854_p0;
reg   [63:0] grp_fu_2854_p1;
wire   [3:0] empty_fu_2930_p1;
wire   [6:0] p_shl_fu_2934_p3;
wire   [3:0] empty_253_fu_2950_p0;
wire   [10:0] empty_253_fu_2950_p1;
wire   [13:0] empty_253_fu_2950_p2;
wire   [7:0] p_shl_cast_fu_2942_p1;
wire   [7:0] zext_ln45_fu_2926_p1;
wire   [3:0] tmp_fu_2966_p4;
wire   [9:0] p_shl1_fu_2982_p3;
wire   [6:0] p_shl2_fu_2994_p3;
wire   [10:0] p_shl1_cast_fu_2990_p1;
wire   [10:0] p_shl2_cast_fu_3002_p1;
wire  signed [10:0] sub_ln51_fu_3006_p2;
wire   [14:0] zext_ln46_fu_2956_p1;
wire  signed [14:0] sext_ln47_fu_3012_p1;
wire   [4:0] add_ln45_fu_3037_p2;
wire   [3:0] empty_256_fu_3061_p1;
wire   [6:0] p_shl_mid1_fu_3065_p3;
wire   [3:0] p_mid1916_fu_3081_p0;
wire   [10:0] p_mid1916_fu_3081_p1;
wire   [13:0] p_mid1916_fu_3081_p2;
wire   [13:0] select_ln45_1_fu_3087_p3;
wire   [7:0] p_shl_cast_mid1_fu_3073_p1;
wire   [7:0] zext_ln45_1_fu_3057_p1;
wire   [7:0] add_ln74_9_fu_3099_p2;
wire   [7:0] add_ln74_7_fu_2960_p2;
wire   [0:0] icmp_fu_2976_p2;
wire   [0:0] xor_ln45_fu_3113_p2;
wire   [14:0] zext_ln45_6_fu_3133_p1;
wire   [14:0] add_ln77_fu_3016_p2;
wire   [0:0] icmp_ln47_fu_3145_p2;
wire   [4:0] select_ln45_fu_3049_p3;
wire   [0:0] and_ln45_1_fu_3151_p2;
wire   [0:0] or_ln46_fu_3171_p2;
wire   [4:0] add_ln46_fu_3165_p2;
wire   [3:0] tmp_2_fu_3185_p4;
wire   [0:0] icmp2422_fu_3195_p2;
wire   [0:0] and_ln45_fu_3119_p2;
wire   [9:0] p_shl1_mid1_fu_3209_p3;
wire   [6:0] p_shl2_mid1_fu_3221_p3;
wire   [10:0] p_shl1_cast_mid1_fu_3217_p1;
wire   [10:0] p_shl2_cast_mid1_fu_3229_p1;
wire  signed [10:0] sub_ln51_4_fu_3233_p2;
wire   [10:0] select_ln45_3_fu_3125_p3;
wire   [14:0] zext_ln74_fu_3095_p1;
wire  signed [14:0] sext_ln47_5_fu_3247_p1;
wire   [14:0] add_ln77_27_fu_3251_p2;
wire   [14:0] select_ln45_4_fu_3137_p3;
wire   [0:0] empty_258_fu_3315_p2;
wire   [0:0] empty_257_fu_3310_p2;
wire   [31:0] zext_ln47_1_fu_3307_p1;
wire   [0:0] icmp_ln50_fu_3326_p2;
wire   [0:0] icmp_ln50_1_fu_3331_p2;
wire   [10:0] zext_ln51_fu_3342_p1;
wire   [10:0] add_ln51_fu_3345_p2;
wire   [13:0] tmp_38_fu_3350_p3;
wire  signed [14:0] sext_ln51_7_fu_3358_p1;
wire   [14:0] add_ln51_1_fu_3362_p2;
wire  signed [63:0] sext_ln51_18_fu_3368_p1;
wire   [63:0] add_ln51_2_fu_3372_p2;
wire   [9:0] add_ln46_7_fu_3426_p2;
wire   [4:0] empty_254_fu_3461_p2;
wire   [32:0] zext_ln77_fu_3473_p1;
wire   [32:0] add_ln77_4_fu_3477_p2;
wire  signed [33:0] sext_ln77_7_fu_3483_p1;
wire   [33:0] add_ln77_2_fu_3487_p2;
wire   [36:0] tmp_43_fu_3492_p3;
wire  signed [63:0] sext_ln77_8_fu_3500_p1;
wire   [63:0] add_ln77_1_fu_3504_p2;
wire   [31:0] mul_ln108_fu_3554_p0;
wire   [31:0] mul_ln108_fu_3554_p1;
wire   [30:0] tmp_1_fu_3568_p4;
wire   [3:0] empty_260_fu_3601_p1;
wire   [4:0] empty_261_fu_3609_p0;
wire   [8:0] empty_261_fu_3609_p1;
wire   [3:0] empty_262_fu_3619_p0;
wire   [10:0] empty_262_fu_3619_p1;
wire   [36:0] p_shl3_fu_3629_p3;
wire   [33:0] p_shl4_fu_3641_p3;
wire   [37:0] p_shl14_cast_fu_3637_p1;
wire   [37:0] p_shl15_cast_fu_3649_p1;
wire   [31:0] indvars_iv_next1916_fu_3659_p2;
wire   [32:0] indvars_iv_next1916_cast_fu_3665_p1;
wire   [35:0] p_shl6_fu_3674_p3;
wire   [32:0] p_shl7_fu_3686_p3;
wire   [36:0] p_shl12_cast_fu_3682_p1;
wire   [36:0] p_shl13_cast_fu_3694_p1;
wire   [36:0] empty_264_fu_3698_p2;
wire   [37:0] empty_263_fu_3653_p2;
wire  signed [37:0] p_cast81_fu_3704_p1;
wire   [37:0] p_cast82_fu_3615_p1;
wire   [38:0] zext_ln114_fu_3625_p1;
wire  signed [38:0] sext_ln130_3_fu_3708_p1;
wire   [3:0] empty_266_fu_3754_p1;
wire   [3:0] p_mid11023_fu_3762_p0;
wire   [10:0] p_mid11023_fu_3762_p1;
wire   [4:0] p_mid11021_fu_3797_p0;
wire   [8:0] p_mid11021_fu_3797_p1;
wire   [12:0] p_mid11021_fu_3797_p2;
wire   [12:0] select_ln113_1_fu_3807_p3;
wire   [13:0] select_ln113_2_fu_3820_p3;
wire   [37:0] p_cast82_mid1_fu_3803_p1;
wire   [38:0] zext_ln114_2_fu_3817_p1;
wire   [0:0] icmp_ln121_2_fu_3841_p2;
wire   [0:0] empty_267_fu_3857_p2;
wire   [31:0] indvars_iv_next1916_dup_fu_3852_p2;
wire   [36:0] p_shl14_mid1_fu_3870_p3;
wire   [33:0] p_shl15_mid1_fu_3882_p3;
wire   [37:0] p_shl14_cast_mid1_fu_3878_p1;
wire   [37:0] p_shl15_cast_mid1_fu_3890_p1;
wire   [31:0] indvars_iv_next1916_mid1_fu_3900_p2;
wire   [32:0] indvars_iv_next1916_cast_mid1_fu_3905_p1;
wire   [35:0] p_shl12_mid1_fu_3914_p3;
wire   [32:0] p_shl13_mid1_fu_3926_p3;
wire   [36:0] p_shl12_cast_mid1_fu_3922_p1;
wire   [36:0] p_shl13_cast_mid1_fu_3934_p1;
wire   [36:0] p_mid11007_fu_3938_p2;
wire   [37:0] p_mid11005_fu_3894_p2;
wire  signed [37:0] p_cast81_mid1_fu_3944_p1;
wire   [37:0] select_ln113_1_cast_fu_3813_p1;
wire   [37:0] add_ln130_9_fu_3952_p2;
wire   [37:0] select_ln113_4_fu_3829_p3;
wire   [38:0] zext_ln114_4_fu_3825_p1;
wire  signed [38:0] sext_ln130_5_fu_3948_p1;
wire   [38:0] add_ln116_2_fu_3966_p2;
wire   [38:0] select_ln113_5_fu_3835_p3;
wire   [32:0] zext_ln116_1_fu_3987_p1;
wire   [32:0] add_ln116_5_fu_3991_p2;
wire   [38:0] zext_ln116_2_fu_3997_p1;
wire   [38:0] add_ln116_mid2_fu_3972_p3;
wire   [38:0] add_ln116_3_fu_4001_p2;
wire   [41:0] tmp_37_fu_4007_p3;
wire  signed [63:0] sext_ln116_fu_4015_p1;
wire   [63:0] add_ln116_1_fu_4019_p2;
wire   [0:0] select_ln113_3_fu_4035_p3;
wire   [32:0] zext_ln121_fu_4054_p1;
wire   [0:0] cmp17_i_mid2_fu_4040_p3;
wire   [0:0] icmp_ln121_1_fu_4058_p2;
wire   [37:0] zext_ln116_fu_4046_p1;
wire   [40:0] tmp_39_fu_4074_p3;
wire  signed [63:0] sext_ln130_7_fu_4081_p1;
wire   [63:0] add_ln130_1_fu_4085_p2;
wire   [63:0] indvar_flatten1009_op_fu_4118_p2;
wire   [3:0] empty_269_fu_4171_p1;
wire   [3:0] empty_270_fu_4187_p0;
wire   [8:0] empty_270_fu_4187_p1;
wire   [11:0] empty_270_fu_4187_p2;
wire   [2:0] empty_271_fu_4229_p1;
wire   [2:0] empty_272_fu_4237_p0;
wire   [8:0] empty_272_fu_4237_p1;
wire   [3:0] tmp_3_fu_4243_p4;
wire   [3:0] empty_273_fu_4259_p1;
wire   [7:0] p_shl14_fu_4263_p3;
wire   [4:0] empty_274_fu_4275_p2;
wire   [8:0] p_shl23_cast_fu_4271_p1;
wire   [8:0] p_shl24_cast_fu_4281_p1;
wire  signed [8:0] sub_ln51_1_fu_4285_p2;
wire  signed [12:0] sext_ln47_2_fu_4295_p1;
wire   [10:0] empty_272_fu_4237_p2;
wire  signed [10:0] sext_ln47_1_fu_4291_p1;
wire   [3:0] add_ln45_1_fu_4322_p2;
wire   [2:0] empty_277_fu_4342_p1;
wire   [2:0] p_mid11117_fu_4350_p0;
wire   [8:0] p_mid11117_fu_4350_p1;
wire   [10:0] p_mid11117_fu_4350_p2;
wire   [6:0] add_ln74_9_mid2_v_fu_4376_p3;
wire   [0:0] icmp2425_fu_4253_p2;
wire   [0:0] xor_ln45_1_fu_4389_p2;
wire   [12:0] add_ln51_3_fu_4299_p2;
wire   [10:0] add_ln77_8_fu_4304_p2;
wire   [0:0] icmp_ln47_1_fu_4424_p2;
wire   [4:0] select_ln45_6_fu_4334_p3;
wire   [0:0] and_ln45_3_fu_4430_p2;
wire   [0:0] or_ln46_1_fu_4442_p2;
wire   [4:0] add_ln46_1_fu_4436_p2;
wire   [3:0] tmp_4_fu_4456_p4;
wire   [0:0] icmp2428_fu_4466_p2;
wire   [0:0] and_ln45_2_fu_4395_p2;
wire   [3:0] empty_278_fu_4480_p1;
wire   [7:0] p_shl23_mid1_fu_4484_p3;
wire   [4:0] empty_279_fu_4496_p2;
wire   [8:0] p_shl23_cast_mid1_fu_4492_p1;
wire   [8:0] p_shl24_cast_mid1_fu_4502_p1;
wire   [3:0] select_ln45_9_fu_4401_p3;
wire  signed [8:0] sub_ln51_5_fu_4506_p2;
wire  signed [12:0] sext_ln47_7_fu_4524_p1;
wire   [12:0] add_ln51_22_fu_4528_p2;
wire   [12:0] select_ln45_10_fu_4409_p3;
wire   [10:0] select_ln45_7_fu_4356_p3;
wire  signed [10:0] sext_ln47_6_fu_4520_p1;
wire   [10:0] add_ln77_28_fu_4541_p2;
wire   [10:0] select_ln45_11_fu_4416_p3;
wire   [3:0] select_ln46_8_fu_4512_p3;
wire   [0:0] empty_281_fu_4575_p2;
wire   [0:0] empty_280_fu_4569_p2;
wire   [31:0] zext_ln47_3_fu_4594_p1;
wire   [0:0] icmp_ln50_2_fu_4597_p2;
wire   [0:0] icmp_ln50_3_fu_4602_p2;
wire   [4:0] add_ln51_4_fu_4613_p2;
wire  signed [12:0] sext_ln51_8_fu_4618_p1;
wire   [12:0] add_ln51_6_fu_4622_p2;
wire   [15:0] tmp_44_fu_4627_p3;
wire  signed [63:0] sext_ln51_9_fu_4635_p1;
wire   [63:0] add_ln51_5_fu_4639_p2;
wire   [9:0] add_ln46_8_fu_4693_p2;
wire   [4:0] empty_275_fu_4706_p2;
wire   [32:0] zext_ln77_1_fu_4718_p1;
wire   [32:0] add_ln77_12_fu_4722_p2;
wire  signed [33:0] sext_ln77_9_fu_4728_p1;
wire   [33:0] add_ln77_6_fu_4732_p2;
wire   [36:0] tmp_51_fu_4737_p3;
wire  signed [63:0] sext_ln77_10_fu_4745_p1;
wire   [63:0] add_ln77_3_fu_4749_p2;
wire   [2:0] empty_283_fu_4800_p1;
wire   [3:0] empty_284_fu_4808_p0;
wire   [6:0] empty_284_fu_4808_p1;
wire   [2:0] empty_285_fu_4818_p0;
wire   [8:0] empty_285_fu_4818_p1;
wire   [35:0] p_shl11_fu_4832_p3;
wire   [32:0] p_shl12_fu_4844_p3;
wire   [36:0] p_shl35_cast_fu_4840_p1;
wire   [36:0] p_shl36_cast_fu_4852_p1;
wire   [31:0] indvars_iv_next1816_fu_4862_p2;
wire   [32:0] indvars_iv_next1816_cast_fu_4868_p1;
wire   [34:0] p_shl13_fu_4877_p3;
wire   [35:0] p_shl34_cast_fu_4885_p1;
wire   [35:0] i_3_cast_fu_4828_p1;
wire   [35:0] empty_287_fu_4889_p2;
wire   [36:0] empty_286_fu_4856_p2;
wire  signed [36:0] p_cast91_fu_4895_p1;
wire   [36:0] p_cast92_fu_4814_p1;
wire   [37:0] zext_ln114_1_fu_4824_p1;
wire  signed [37:0] sext_ln130_4_fu_4899_p1;
wire   [3:0] p_mid11226_fu_4981_p0;
wire   [6:0] p_mid11226_fu_4981_p1;
wire   [9:0] p_mid11226_fu_4981_p2;
wire   [9:0] select_ln113_9_fu_4991_p3;
wire   [2:0] p_mid11228_fu_5001_p0;
wire   [8:0] p_mid11228_fu_5001_p1;
wire   [10:0] p_mid11228_fu_5001_p2;
wire   [10:0] select_ln113_10_fu_5011_p3;
wire   [36:0] p_cast92_mid1_fu_4987_p1;
wire   [37:0] zext_ln114_3_fu_5007_p1;
wire   [0:0] icmp_ln121_4_fu_5033_p2;
wire   [0:0] empty_290_fu_5049_p2;
wire   [31:0] indvars_iv_next1816_dup_fu_5044_p2;
wire   [35:0] p_shl35_mid1_fu_5066_p3;
wire   [32:0] p_shl36_mid1_fu_5078_p3;
wire   [36:0] p_shl35_cast_mid1_fu_5074_p1;
wire   [36:0] p_shl36_cast_mid1_fu_5086_p1;
wire   [31:0] indvars_iv_next1816_mid1_fu_5096_p2;
wire   [32:0] indvars_iv_next1816_cast_mid1_fu_5101_p1;
wire   [34:0] p_shl34_mid1_fu_5110_p3;
wire   [35:0] p_shl34_cast_mid1_fu_5118_p1;
wire   [35:0] i_3_cast_mid1_fu_5062_p1;
wire   [35:0] p_mid11212_fu_5122_p2;
wire   [36:0] p_mid11210_fu_5090_p2;
wire  signed [36:0] p_cast91_mid1_fu_5128_p1;
wire   [36:0] select_ln113_9_cast_fu_4997_p1;
wire   [36:0] add_ln130_10_fu_5136_p2;
wire   [36:0] select_ln113_12_fu_5021_p3;
wire   [37:0] zext_ln114_5_fu_5017_p1;
wire  signed [37:0] sext_ln130_6_fu_5132_p1;
wire   [37:0] add_ln116_8_fu_5150_p2;
wire   [37:0] select_ln113_13_fu_5027_p3;
wire   [32:0] zext_ln116_4_fu_5171_p1;
wire   [32:0] add_ln116_10_fu_5175_p2;
wire   [37:0] zext_ln116_5_fu_5181_p1;
wire   [37:0] add_ln116_10_mid2_fu_5156_p3;
wire   [37:0] add_ln116_9_fu_5185_p2;
wire   [40:0] tmp_41_fu_5191_p3;
wire  signed [63:0] sext_ln116_1_fu_5199_p1;
wire   [63:0] add_ln116_4_fu_5203_p2;
wire   [0:0] select_ln113_11_fu_5219_p3;
wire   [32:0] zext_ln121_1_fu_5238_p1;
wire   [0:0] cmp17_i325_mid2_fu_5224_p3;
wire   [0:0] icmp_ln121_3_fu_5242_p2;
wire   [36:0] zext_ln116_3_fu_5230_p1;
wire   [39:0] tmp_42_fu_5258_p3;
wire  signed [63:0] sext_ln130_8_fu_5265_p1;
wire   [63:0] add_ln130_3_fu_5269_p2;
wire   [63:0] indvar_flatten1214_op_fu_5302_p2;
wire   [2:0] empty_292_fu_5355_p1;
wire   [2:0] empty_293_fu_5371_p0;
wire   [6:0] empty_293_fu_5371_p1;
wire   [8:0] empty_293_fu_5371_p2;
wire   [2:0] empty_294_fu_5406_p1;
wire   [2:0] empty_295_fu_5414_p0;
wire   [6:0] empty_295_fu_5414_p1;
wire   [8:0] empty_295_fu_5414_p2;
wire   [2:0] tmp_5_fu_5428_p4;
wire   [6:0] p_shl17_fu_5444_p3;
wire   [7:0] p_shl44_cast_fu_5452_p1;
wire   [7:0] zext_ln46_3_fu_5424_p1;
wire   [7:0] sub_ln51_2_fu_5456_p2;
wire  signed [9:0] sext_ln47_3_fu_5462_p1;
wire   [9:0] zext_ln46_2_fu_5420_p1;
wire   [3:0] add_ln45_2_fu_5489_p2;
wire   [2:0] empty_298_fu_5509_p1;
wire   [2:0] p_mid11316_fu_5517_p0;
wire   [6:0] p_mid11316_fu_5517_p1;
wire   [8:0] p_mid11316_fu_5517_p2;
wire   [8:0] select_ln45_13_fu_5523_p3;
wire   [0:0] icmp2431_fu_5438_p2;
wire   [0:0] xor_ln45_2_fu_5547_p2;
wire   [9:0] add_ln51_7_fu_5466_p2;
wire   [9:0] zext_ln45_8_fu_5566_p1;
wire   [9:0] add_ln77_15_fu_5471_p2;
wire   [0:0] icmp_ln47_2_fu_5578_p2;
wire   [3:0] select_ln45_12_fu_5501_p3;
wire   [0:0] and_ln45_5_fu_5584_p2;
wire   [0:0] or_ln46_2_fu_5596_p2;
wire   [3:0] add_ln46_2_fu_5590_p2;
wire   [2:0] tmp_6_fu_5614_p4;
wire   [0:0] icmp2434_fu_5624_p2;
wire   [0:0] and_ln45_4_fu_5553_p2;
wire   [6:0] p_shl44_mid1_fu_5638_p3;
wire   [7:0] p_shl44_cast_mid1_fu_5646_p1;
wire   [7:0] zext_ln46_4_fu_5610_p1;
wire   [7:0] sub_ln51_6_fu_5650_p2;
wire  signed [9:0] sext_ln47_8_fu_5656_p1;
wire   [9:0] add_ln51_25_fu_5660_p2;
wire   [9:0] select_ln45_15_fu_5559_p3;
wire   [9:0] zext_ln45_7_fu_5531_p1;
wire   [9:0] add_ln77_29_fu_5673_p2;
wire   [9:0] select_ln45_16_fu_5570_p3;
wire   [0:0] empty_300_fu_5707_p2;
wire   [0:0] empty_299_fu_5701_p2;
wire   [5:0] add_ln74_12_mid2_v_fu_5723_p3;
wire   [31:0] zext_ln47_5_fu_5738_p1;
wire   [0:0] icmp_ln50_4_fu_5741_p2;
wire   [0:0] icmp_ln50_5_fu_5746_p2;
wire   [5:0] zext_ln51_1_fu_5757_p1;
wire   [5:0] add_ln51_9_fu_5760_p2;
wire  signed [9:0] sext_ln51_10_fu_5766_p1;
wire   [9:0] add_ln51_10_fu_5770_p2;
wire   [12:0] tmp_49_fu_5775_p3;
wire  signed [63:0] sext_ln51_11_fu_5783_p1;
wire   [63:0] add_ln51_8_fu_5787_p2;
wire   [8:0] add_ln46_9_fu_5841_p2;
wire   [4:0] empty_296_fu_5854_p2;
wire   [32:0] zext_ln77_4_fu_5866_p1;
wire   [32:0] add_ln77_17_fu_5870_p2;
wire  signed [33:0] sext_ln77_11_fu_5876_p1;
wire   [33:0] add_ln77_10_fu_5880_p2;
wire   [36:0] tmp_55_fu_5885_p3;
wire  signed [63:0] sext_ln77_12_fu_5893_p1;
wire   [63:0] add_ln77_5_fu_5897_p2;
wire   [2:0] empty_303_fu_5952_p0;
wire   [6:0] empty_303_fu_5952_p1;
wire   [34:0] p_shl16_fu_5966_p3;
wire   [35:0] p_shl53_cast_fu_5974_p1;
wire   [35:0] i_6_cast104_fu_5962_p1;
wire   [31:0] indvars_iv_next1716_fu_5984_p2;
wire   [32:0] indvars_iv_next1716_cast_fu_5990_p1;
wire   [35:0] empty_304_fu_5978_p2;
wire   [36:0] p_cast117_fu_5958_p1;
wire  signed [36:0] p_cast118_fu_5999_p1;
wire   [3:0] add_ln113_2_fu_6028_p2;
wire   [31:0] indvars_iv_next1716_mid1_fu_6059_p2;
wire   [32:0] indvars_iv_next1716_cast_mid1_fu_6065_p1;
wire   [2:0] p_mid11415_fu_6095_p0;
wire   [6:0] p_mid11415_fu_6095_p1;
wire   [8:0] p_mid11415_fu_6095_p2;
wire   [8:0] select_ln113_17_fu_6105_p3;
wire   [36:0] p_cast117_mid1_fu_6101_p1;
wire   [0:0] icmp_ln121_6_fu_6137_p2;
wire   [0:0] select_ln113_22_fu_6142_p3;
wire   [0:0] empty_307_fu_6153_p2;
wire   [31:0] indvars_iv_next1716_dup_fu_6148_p2;
wire   [34:0] p_shl53_mid1_fu_6170_p3;
wire   [35:0] p_shl53_cast_mid1_fu_6178_p1;
wire   [35:0] i_6_cast104_mid1_fu_6166_p1;
wire   [0:0] select_ln113_19_fu_6120_p3;
wire   [35:0] p_mid11399_fu_6182_p2;
wire   [33:0] p_mid_fu_6199_p3;
wire   [33:0] select_ln113_20_fu_6125_p3;
wire   [36:0] zext_ln113_5_fu_6111_p1;
wire  signed [36:0] p_cast118_mid1_fu_6195_p1;
wire   [36:0] add_ln116_13_fu_6215_p2;
wire   [36:0] select_ln113_21_fu_6131_p3;
wire   [31:0] j_6_mid2_fu_6158_p3;
wire   [32:0] add_ln116_14_fu_6240_p2;
wire   [36:0] zext_ln116_8_fu_6246_p1;
wire   [36:0] add_ln116_13_mid2_fu_6221_p3;
wire   [36:0] add_ln116_11_fu_6250_p2;
wire   [39:0] tmp_46_fu_6256_p3;
wire  signed [63:0] sext_ln116_2_fu_6264_p1;
wire   [63:0] add_ln116_7_fu_6268_p2;
wire   [32:0] zext_ln121_2_fu_6290_p1;
wire   [0:0] cmp17_i681_mid2_fu_6188_p3;
wire   [0:0] icmp_ln121_5_fu_6294_p2;
wire   [6:0] zext_ln114_2_mid2_v_fu_6305_p3;
wire   [32:0] zext_ln113_4_fu_6312_p1;
wire   [32:0] add_ln130_8_fu_6319_p2;
wire   [34:0] zext_ln130_fu_6324_p1;
wire   [34:0] zext_ln116_6_fu_6316_p1;
wire   [37:0] shl_ln130_2_fu_6334_p3;
wire   [63:0] zext_ln130_1_fu_6341_p1;
wire   [63:0] add_ln130_5_fu_6345_p2;
wire   [63:0] indvar_flatten1403_op_fu_6378_p2;
wire   [2:0] empty_309_fu_6431_p1;
wire   [6:0] tmp_48_fu_6443_p3;
wire   [31:0] shl_ln150_1_fu_6461_p2;
wire   [31:0] mul_ln147_fu_6474_p0;
wire   [31:0] mul_ln147_fu_6474_p1;
wire   [2:0] empty_310_fu_6502_p1;
wire   [6:0] tmp_50_fu_6506_p3;
wire   [1:0] tmp_7_fu_6518_p4;
wire   [4:0] shl_ln51_7_fu_6534_p3;
wire   [7:0] zext_ln47_6_fu_6542_p1;
wire   [7:0] zext_ln46_5_fu_6514_p1;
wire   [3:0] add_ln45_3_fu_6569_p2;
wire   [2:0] empty_313_fu_6589_p1;
wire   [6:0] p_mid4_fu_6593_p3;
wire   [6:0] select_ln45_18_fu_6601_p3;
wire   [0:0] icmp2437_fu_6528_p2;
wire   [0:0] xor_ln45_3_fu_6625_p2;
wire   [7:0] add_ln51_12_fu_6546_p2;
wire   [7:0] zext_ln45_10_fu_6644_p1;
wire   [7:0] add_ln77_19_fu_6551_p2;
wire   [0:0] icmp_ln47_3_fu_6656_p2;
wire   [2:0] select_ln45_17_fu_6581_p3;
wire   [0:0] and_ln45_7_fu_6662_p2;
wire   [0:0] or_ln46_3_fu_6674_p2;
wire   [2:0] add_ln46_3_fu_6668_p2;
wire   [1:0] tmp_8_fu_6688_p4;
wire   [0:0] icmp2440_fu_6698_p2;
wire   [0:0] and_ln45_6_fu_6631_p2;
wire   [4:0] shl_ln51_7_mid1_fu_6712_p3;
wire   [7:0] zext_ln47_16_fu_6720_p1;
wire   [7:0] add_ln51_26_fu_6724_p2;
wire   [7:0] select_ln45_20_fu_6637_p3;
wire   [7:0] zext_ln45_9_fu_6609_p1;
wire   [7:0] add_ln77_30_fu_6737_p2;
wire   [7:0] select_ln45_21_fu_6648_p3;
wire   [0:0] empty_315_fu_6771_p2;
wire   [0:0] empty_314_fu_6765_p2;
wire   [5:0] add_ln74_15_mid2_v_fu_6787_p3;
wire   [31:0] zext_ln47_8_fu_6805_p1;
wire   [0:0] icmp_ln50_6_fu_6808_p2;
wire   [0:0] icmp_ln50_7_fu_6813_p2;
wire   [5:0] zext_ln51_2_fu_6824_p1;
wire   [5:0] add_ln51_13_fu_6827_p2;
wire  signed [8:0] sext_ln51_12_fu_6833_p1;
wire   [8:0] zext_ln77_2_fu_6799_p1;
wire   [8:0] add_ln51_15_fu_6837_p2;
wire   [11:0] tmp_54_fu_6843_p3;
wire  signed [63:0] sext_ln51_13_fu_6851_p1;
wire   [63:0] add_ln51_11_fu_6855_p2;
wire   [7:0] add_ln46_10_fu_6909_p2;
wire   [4:0] empty_311_fu_6922_p2;
wire   [32:0] zext_ln77_5_fu_6934_p1;
wire   [32:0] add_ln77_21_fu_6938_p2;
wire   [32:0] add_ln77_14_fu_6944_p2;
wire   [35:0] shl_ln77_3_fu_6949_p3;
wire   [63:0] zext_ln77_6_fu_6957_p1;
wire   [63:0] add_ln77_7_fu_6961_p2;
wire   [2:0] empty_318_fu_7026_p1;
wire   [8:0] tmp_52_fu_7038_p3;
wire   [2:0] empty_319_fu_7055_p1;
wire   [8:0] tmp_53_fu_7059_p3;
wire   [2:0] tmp_9_fu_7071_p4;
wire   [6:0] shl_ln51_8_fu_7087_p3;
wire   [9:0] zext_ln47_9_fu_7095_p1;
wire   [9:0] zext_ln46_7_fu_7067_p1;
wire   [3:0] add_ln45_4_fu_7122_p2;
wire   [2:0] empty_322_fu_7142_p1;
wire   [8:0] p_mid8_fu_7146_p3;
wire   [8:0] select_ln45_23_fu_7154_p3;
wire   [0:0] icmp2443_fu_7081_p2;
wire   [0:0] xor_ln45_4_fu_7178_p2;
wire   [9:0] add_ln51_17_fu_7099_p2;
wire   [9:0] zext_ln45_12_fu_7197_p1;
wire   [9:0] add_ln77_22_fu_7104_p2;
wire   [0:0] icmp_ln47_4_fu_7209_p2;
wire   [3:0] select_ln45_22_fu_7134_p3;
wire   [0:0] and_ln45_9_fu_7215_p2;
wire   [0:0] or_ln46_4_fu_7227_p2;
wire   [3:0] add_ln46_4_fu_7221_p2;
wire   [2:0] tmp_10_fu_7241_p4;
wire   [0:0] icmp2446_fu_7251_p2;
wire   [0:0] and_ln45_8_fu_7184_p2;
wire   [6:0] shl_ln51_8_mid1_fu_7265_p3;
wire   [9:0] zext_ln47_17_fu_7273_p1;
wire   [9:0] add_ln51_27_fu_7277_p2;
wire   [9:0] select_ln45_25_fu_7190_p3;
wire   [9:0] zext_ln45_11_fu_7162_p1;
wire   [9:0] add_ln77_31_fu_7290_p2;
wire   [9:0] select_ln45_26_fu_7201_p3;
wire   [0:0] empty_324_fu_7324_p2;
wire   [0:0] empty_323_fu_7318_p2;
wire   [5:0] add_ln74_18_mid2_v_fu_7340_p3;
wire   [31:0] zext_ln47_11_fu_7358_p1;
wire   [0:0] icmp_ln50_8_fu_7361_p2;
wire   [0:0] icmp_ln50_9_fu_7366_p2;
wire   [5:0] zext_ln51_3_fu_7377_p1;
wire   [5:0] add_ln51_18_fu_7380_p2;
wire  signed [10:0] sext_ln51_14_fu_7386_p1;
wire   [10:0] zext_ln77_3_fu_7352_p1;
wire   [10:0] add_ln51_20_fu_7390_p2;
wire   [13:0] tmp_56_fu_7396_p3;
wire  signed [63:0] sext_ln51_15_fu_7404_p1;
wire   [63:0] add_ln51_14_fu_7408_p2;
wire   [8:0] add_ln46_11_fu_7462_p2;
wire   [4:0] empty_320_fu_7475_p2;
wire   [32:0] zext_ln77_7_fu_7487_p1;
wire   [32:0] add_ln77_23_fu_7491_p2;
wire   [32:0] add_ln77_16_fu_7497_p2;
wire   [35:0] shl_ln77_4_fu_7502_p3;
wire   [63:0] zext_ln77_8_fu_7510_p1;
wire   [63:0] add_ln77_9_fu_7514_p2;
wire   [63:0] mul_ln150_fu_7593_p0;
wire   [4:0] mul_ln150_fu_7593_p1;
wire   [3:0] empty_328_fu_7603_p1;
wire   [9:0] p_shl21_fu_7607_p3;
wire   [3:0] empty_329_fu_7631_p0;
wire   [8:0] empty_329_fu_7631_p1;
wire   [6:0] p_shl22_fu_7619_p3;
wire   [6:0] add_ln74_fu_7637_p2;
wire   [10:0] zext_ln74_9_fu_7642_p1;
wire   [10:0] p_shl91_cast_fu_7615_p1;
wire   [3:0] tmp_11_fu_7652_p4;
wire   [3:0] empty_330_fu_7668_p1;
wire   [7:0] p_shl23_fu_7672_p3;
wire   [4:0] empty_331_fu_7684_p2;
wire   [8:0] p_shl93_cast_fu_7680_p1;
wire   [8:0] p_shl94_cast_fu_7690_p1;
wire   [8:0] empty_332_fu_7694_p2;
wire   [11:0] empty_329_fu_7631_p2;
wire  signed [11:0] sext_ln47_4_fu_7700_p1;
wire   [4:0] add_ln45_5_fu_7722_p2;
wire   [3:0] empty_335_fu_7742_p1;
wire   [9:0] p_shl91_mid1_fu_7746_p3;
wire   [3:0] p_mid11807_fu_7770_p0;
wire   [8:0] p_mid11807_fu_7770_p1;
wire   [11:0] p_mid11807_fu_7770_p2;
wire   [6:0] p_shl92_mid1_fu_7758_p3;
wire   [6:0] add_ln74_16_fu_7784_p2;
wire   [10:0] zext_ln74_14_fu_7789_p1;
wire   [10:0] p_shl91_cast_mid1_fu_7754_p1;
wire   [10:0] add_ln74_17_fu_7793_p2;
wire   [10:0] add_ln74_14_fu_7646_p2;
wire   [0:0] icmp2449_fu_7662_p2;
wire   [0:0] xor_ln45_5_fu_7807_p2;
wire   [11:0] add_ln77_24_fu_7704_p2;
wire   [0:0] icmp_ln47_5_fu_7843_p2;
wire   [4:0] select_ln45_27_fu_7734_p3;
wire   [0:0] and_ln45_11_fu_7849_p2;
wire   [0:0] or_ln46_5_fu_7869_p2;
wire   [4:0] add_ln46_5_fu_7863_p2;
wire   [3:0] tmp_12_fu_7883_p4;
wire   [0:0] icmp2452_fu_7893_p2;
wire   [0:0] and_ln45_10_fu_7813_p2;
wire   [3:0] empty_336_fu_7907_p1;
wire   [7:0] p_shl93_mid1_fu_7911_p3;
wire   [4:0] empty_337_fu_7923_p2;
wire   [8:0] p_shl93_cast_mid1_fu_7919_p1;
wire   [8:0] p_shl94_cast_mid1_fu_7929_p1;
wire   [3:0] select_ln45_30_fu_7819_p3;
wire   [7:0] select_ln45_31_fu_7827_p3;
wire   [8:0] p_mid11792_fu_7933_p2;
wire   [11:0] select_ln45_28_fu_7776_p3;
wire  signed [11:0] sext_ln47_9_fu_7955_p1;
wire   [11:0] add_ln77_32_fu_7959_p2;
wire   [11:0] select_ln45_32_fu_7835_p3;
wire   [3:0] select_ln46_32_fu_7939_p3;
wire   [0:0] empty_339_fu_7993_p2;
wire   [0:0] empty_338_fu_7987_p2;
wire   [31:0] zext_ln47_13_fu_8015_p1;
wire   [0:0] icmp_ln50_10_fu_8018_p2;
wire   [0:0] icmp_ln50_11_fu_8023_p2;
wire   [10:0] tmp15_fu_8034_p4;
wire   [11:0] zext_ln51_4_fu_8042_p1;
wire   [11:0] zext_ln47_18_fu_8009_p1;
wire   [11:0] add_ln51_21_fu_8046_p2;
wire   [14:0] shl_ln51_5_fu_8052_p3;
wire   [63:0] zext_ln51_5_fu_8060_p1;
wire   [63:0] add_ln51_16_fu_8064_p2;
wire   [9:0] add_ln46_13_fu_8118_p2;
wire   [4:0] empty_333_fu_8131_p2;
wire   [32:0] zext_ln77_9_fu_8143_p1;
wire   [32:0] add_ln77_25_fu_8147_p2;
wire  signed [33:0] sext_ln77_13_fu_8153_p1;
wire   [33:0] add_ln77_18_fu_8157_p2;
wire   [36:0] tmp_58_fu_8162_p3;
wire  signed [63:0] sext_ln77_14_fu_8170_p1;
wire   [63:0] add_ln77_11_fu_8174_p2;
wire   [3:0] empty_342_fu_8231_p1;
wire   [6:0] p_shl24_fu_8235_p3;
wire   [3:0] empty_343_fu_8251_p0;
wire   [10:0] empty_343_fu_8251_p1;
wire   [13:0] empty_343_fu_8251_p2;
wire   [7:0] p_shl118_cast_fu_8243_p1;
wire   [7:0] zext_ln44_5_fu_8227_p1;
wire   [3:0] tmp_13_fu_8267_p4;
wire   [9:0] p_shl25_fu_8283_p3;
wire   [6:0] p_shl26_fu_8295_p3;
wire   [10:0] p_shl119_cast_fu_8291_p1;
wire   [10:0] p_shl120_cast_fu_8303_p1;
wire   [0:0] icmp_ln47_6_fu_8331_p2;
wire   [4:0] add_ln46_6_fu_8325_p2;
wire   [3:0] tmp_14_fu_8345_p4;
wire   [0:0] icmp2458_fu_8355_p2;
wire   [0:0] icmp2455_fu_8277_p2;
wire   [9:0] p_shl119_mid1_fu_8369_p3;
wire   [6:0] p_shl120_mid1_fu_8381_p3;
wire   [10:0] p_shl119_cast_mid1_fu_8377_p1;
wire   [10:0] p_shl120_cast_mid1_fu_8389_p1;
wire   [10:0] sub_ln51_7_fu_8393_p2;
wire   [10:0] sub_ln51_3_fu_8307_p2;
wire   [0:0] empty_347_fu_8427_p2;
wire   [0:0] empty_346_fu_8421_p2;
wire  signed [14:0] sext_ln46_1_fu_8446_p1;
wire   [31:0] zext_ln47_15_fu_8454_p1;
wire   [0:0] icmp_ln50_12_fu_8457_p2;
wire   [0:0] icmp_ln50_13_fu_8462_p2;
wire   [5:0] zext_ln51_6_fu_8473_p1;
wire   [5:0] add_ln51_23_fu_8476_p2;
wire  signed [14:0] sext_ln51_16_fu_8482_p1;
wire   [14:0] add_ln46_12_fu_8449_p2;
wire   [14:0] add_ln51_24_fu_8486_p2;
wire   [17:0] tmp_57_fu_8492_p3;
wire  signed [63:0] sext_ln51_17_fu_8500_p1;
wire   [63:0] add_ln51_19_fu_8504_p2;
wire   [4:0] empty_344_fu_8559_p2;
wire   [32:0] zext_ln77_10_fu_8571_p1;
wire   [32:0] add_ln77_26_fu_8575_p2;
wire  signed [33:0] sext_ln77_15_fu_8581_p1;
wire   [33:0] add_ln77_20_fu_8585_p2;
wire   [36:0] tmp_59_fu_8590_p3;
wire  signed [63:0] sext_ln77_16_fu_8598_p1;
wire   [63:0] add_ln77_13_fu_8602_p2;
reg    grp_fu_2854_ce;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state129;
wire    ap_CS_fsm_state130;
wire    ap_CS_fsm_state179;
wire    ap_CS_fsm_state180;
wire    ap_CS_fsm_state218;
wire    ap_CS_fsm_state219;
wire    ap_CS_fsm_state257;
wire    ap_CS_fsm_state258;
wire    ap_CS_fsm_state296;
wire    ap_CS_fsm_state297;
wire   [63:0] grp_fu_11351_p2;
reg   [63:0] grp_fu_11351_p0;
reg   [63:0] grp_fu_11351_p1;
reg    grp_fu_11351_ce;
wire   [0:0] grp_fu_11355_p2;
reg   [63:0] grp_fu_11355_p0;
reg   [63:0] grp_fu_11355_p1;
reg    grp_fu_11355_ce;
reg   [4:0] grp_fu_11355_opcode;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
reg    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
reg    ap_ST_fsm_state70_blk;
reg    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
reg    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
reg    ap_ST_fsm_state87_blk;
reg    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
reg    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
reg    ap_ST_fsm_state94_blk;
reg    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
reg    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
reg    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
reg    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
reg    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
reg    ap_ST_fsm_state119_blk;
reg    ap_ST_fsm_state120_blk;
reg    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
reg    ap_ST_fsm_state127_blk;
reg    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
reg    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
reg    ap_ST_fsm_state137_blk;
reg    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
reg    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
reg    ap_ST_fsm_state144_blk;
reg    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
reg    ap_ST_fsm_state150_blk;
wire    ap_ST_fsm_state151_blk;
wire    ap_ST_fsm_state152_blk;
wire    ap_ST_fsm_state153_blk;
reg    ap_ST_fsm_state154_blk;
wire    ap_ST_fsm_state155_blk;
wire    ap_ST_fsm_state156_blk;
wire    ap_ST_fsm_state157_blk;
wire    ap_ST_fsm_state158_blk;
wire    ap_ST_fsm_state159_blk;
wire    ap_ST_fsm_state160_blk;
reg    ap_ST_fsm_state161_blk;
wire    ap_ST_fsm_state162_blk;
wire    ap_ST_fsm_state163_blk;
wire    ap_ST_fsm_state164_blk;
wire    ap_ST_fsm_state165_blk;
wire    ap_ST_fsm_state166_blk;
reg    ap_ST_fsm_state167_blk;
wire    ap_ST_fsm_state168_blk;
reg    ap_ST_fsm_state169_blk;
reg    ap_ST_fsm_state170_blk;
reg    ap_ST_fsm_state171_blk;
wire    ap_ST_fsm_state172_blk;
wire    ap_ST_fsm_state173_blk;
wire    ap_ST_fsm_state174_blk;
wire    ap_ST_fsm_state175_blk;
wire    ap_ST_fsm_state176_blk;
reg    ap_ST_fsm_state177_blk;
reg    ap_ST_fsm_state178_blk;
wire    ap_ST_fsm_state179_blk;
wire    ap_ST_fsm_state180_blk;
wire    ap_ST_fsm_state181_blk;
reg    ap_ST_fsm_state182_blk;
wire    ap_ST_fsm_state183_blk;
wire    ap_ST_fsm_state184_blk;
wire    ap_ST_fsm_state185_blk;
wire    ap_ST_fsm_state186_blk;
reg    ap_ST_fsm_state187_blk;
reg    ap_ST_fsm_state188_blk;
reg    ap_ST_fsm_state189_blk;
wire    ap_ST_fsm_state190_blk;
wire    ap_ST_fsm_state191_blk;
wire    ap_ST_fsm_state192_blk;
reg    ap_ST_fsm_state193_blk;
wire    ap_ST_fsm_state194_blk;
wire    ap_ST_fsm_state195_blk;
wire    ap_ST_fsm_state196_blk;
wire    ap_ST_fsm_state197_blk;
wire    ap_ST_fsm_state198_blk;
wire    ap_ST_fsm_state199_blk;
reg    ap_ST_fsm_state200_blk;
wire    ap_ST_fsm_state201_blk;
wire    ap_ST_fsm_state202_blk;
wire    ap_ST_fsm_state203_blk;
wire    ap_ST_fsm_state204_blk;
wire    ap_ST_fsm_state205_blk;
reg    ap_ST_fsm_state206_blk;
wire    ap_ST_fsm_state207_blk;
reg    ap_ST_fsm_state208_blk;
reg    ap_ST_fsm_state209_blk;
reg    ap_ST_fsm_state210_blk;
wire    ap_ST_fsm_state211_blk;
wire    ap_ST_fsm_state212_blk;
wire    ap_ST_fsm_state213_blk;
wire    ap_ST_fsm_state214_blk;
wire    ap_ST_fsm_state215_blk;
reg    ap_ST_fsm_state216_blk;
reg    ap_ST_fsm_state217_blk;
wire    ap_ST_fsm_state218_blk;
wire    ap_ST_fsm_state219_blk;
wire    ap_ST_fsm_state220_blk;
reg    ap_ST_fsm_state221_blk;
wire    ap_ST_fsm_state222_blk;
wire    ap_ST_fsm_state223_blk;
wire    ap_ST_fsm_state224_blk;
wire    ap_ST_fsm_state225_blk;
reg    ap_ST_fsm_state226_blk;
reg    ap_ST_fsm_state227_blk;
reg    ap_ST_fsm_state228_blk;
wire    ap_ST_fsm_state229_blk;
wire    ap_ST_fsm_state230_blk;
wire    ap_ST_fsm_state231_blk;
reg    ap_ST_fsm_state232_blk;
wire    ap_ST_fsm_state233_blk;
wire    ap_ST_fsm_state234_blk;
wire    ap_ST_fsm_state235_blk;
wire    ap_ST_fsm_state236_blk;
wire    ap_ST_fsm_state237_blk;
wire    ap_ST_fsm_state238_blk;
reg    ap_ST_fsm_state239_blk;
wire    ap_ST_fsm_state240_blk;
wire    ap_ST_fsm_state241_blk;
wire    ap_ST_fsm_state242_blk;
wire    ap_ST_fsm_state243_blk;
wire    ap_ST_fsm_state244_blk;
reg    ap_ST_fsm_state245_blk;
wire    ap_ST_fsm_state246_blk;
reg    ap_ST_fsm_state247_blk;
reg    ap_ST_fsm_state248_blk;
reg    ap_ST_fsm_state249_blk;
wire    ap_ST_fsm_state250_blk;
wire    ap_ST_fsm_state251_blk;
wire    ap_ST_fsm_state252_blk;
wire    ap_ST_fsm_state253_blk;
wire    ap_ST_fsm_state254_blk;
reg    ap_ST_fsm_state255_blk;
reg    ap_ST_fsm_state256_blk;
wire    ap_ST_fsm_state257_blk;
wire    ap_ST_fsm_state258_blk;
wire    ap_ST_fsm_state259_blk;
reg    ap_ST_fsm_state260_blk;
wire    ap_ST_fsm_state261_blk;
wire    ap_ST_fsm_state262_blk;
wire    ap_ST_fsm_state263_blk;
wire    ap_ST_fsm_state264_blk;
reg    ap_ST_fsm_state265_blk;
reg    ap_ST_fsm_state266_blk;
wire    ap_ST_fsm_state267_blk;
reg    ap_ST_fsm_state268_blk;
wire    ap_ST_fsm_state269_blk;
wire    ap_ST_fsm_state270_blk;
wire    ap_ST_fsm_state271_blk;
reg    ap_ST_fsm_state272_blk;
wire    ap_ST_fsm_state273_blk;
wire    ap_ST_fsm_state274_blk;
wire    ap_ST_fsm_state275_blk;
wire    ap_ST_fsm_state276_blk;
wire    ap_ST_fsm_state277_blk;
wire    ap_ST_fsm_state278_blk;
reg    ap_ST_fsm_state279_blk;
wire    ap_ST_fsm_state280_blk;
wire    ap_ST_fsm_state281_blk;
wire    ap_ST_fsm_state282_blk;
wire    ap_ST_fsm_state283_blk;
reg    ap_ST_fsm_state284_blk;
wire    ap_ST_fsm_state285_blk;
reg    ap_ST_fsm_state286_blk;
reg    ap_ST_fsm_state287_blk;
reg    ap_ST_fsm_state288_blk;
wire    ap_ST_fsm_state289_blk;
wire    ap_ST_fsm_state290_blk;
wire    ap_ST_fsm_state291_blk;
wire    ap_ST_fsm_state292_blk;
wire    ap_ST_fsm_state293_blk;
reg    ap_ST_fsm_state294_blk;
reg    ap_ST_fsm_state295_blk;
wire    ap_ST_fsm_state296_blk;
wire    ap_ST_fsm_state297_blk;
wire    ap_ST_fsm_state298_blk;
reg    ap_ST_fsm_state299_blk;
wire    ap_ST_fsm_state300_blk;
wire    ap_ST_fsm_state301_blk;
wire    ap_ST_fsm_state302_blk;
wire    ap_ST_fsm_state303_blk;
reg    ap_ST_fsm_state304_blk;
reg    ap_ST_fsm_state305_blk;
wire   [13:0] empty_253_fu_2950_p00;
wire   [12:0] empty_261_fu_3609_p00;
wire   [13:0] empty_262_fu_3619_p00;
wire   [11:0] empty_270_fu_4187_p00;
wire   [10:0] empty_272_fu_4237_p00;
wire   [9:0] empty_284_fu_4808_p00;
wire   [10:0] empty_285_fu_4818_p00;
wire   [8:0] empty_293_fu_5371_p00;
wire   [8:0] empty_295_fu_5414_p00;
wire   [8:0] empty_303_fu_5952_p00;
wire   [11:0] empty_329_fu_7631_p00;
wire   [13:0] empty_343_fu_8251_p00;
wire   [63:0] mul_ln108_fu_3554_p00;
wire   [63:0] mul_ln108_fu_3554_p10;
wire   [63:0] mul_ln147_fu_6474_p00;
wire   [63:0] mul_ln147_fu_6474_p10;
wire   [12:0] p_mid11021_fu_3797_p00;
wire   [13:0] p_mid11023_fu_3762_p00;
wire   [10:0] p_mid11117_fu_4350_p00;
wire   [9:0] p_mid11226_fu_4981_p00;
wire   [10:0] p_mid11228_fu_5001_p00;
wire   [8:0] p_mid11316_fu_5517_p00;
wire   [8:0] p_mid11415_fu_6095_p00;
wire   [11:0] p_mid11807_fu_7770_p00;
wire   [13:0] p_mid1916_fu_3081_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 305'd1;
#0 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_start_reg = 1'b0;
#0 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_start_reg = 1'b0;
end

CNN_window_buffer_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
window_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(window_buffer_address0),
    .ce0(window_buffer_ce0),
    .we0(window_buffer_we0),
    .d0(window_buffer_d0),
    .q0(window_buffer_q0),
    .address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_address1),
    .ce1(window_buffer_ce1),
    .q1(window_buffer_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_address0),
    .ce0(line_buffer_ce0),
    .we0(line_buffer_we0),
    .d0(line_buffer_1_252_q0),
    .q0(line_buffer_q0),
    .address1(line_buffer_address1),
    .ce1(line_buffer_ce1),
    .q1(line_buffer_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_1_252_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_1_252_address0),
    .ce0(line_buffer_1_252_ce0),
    .we0(line_buffer_1_252_we0),
    .d0(line_buffer_2_q0),
    .q0(line_buffer_1_252_q0),
    .address1(line_buffer_1_252_address1),
    .ce1(line_buffer_1_252_ce1),
    .q1(line_buffer_1_252_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_2_address0),
    .ce0(line_buffer_2_ce0),
    .we0(line_buffer_2_we0),
    .d0(cond_i935_reg_2239),
    .q0(line_buffer_2_q0),
    .address1(line_buffer_2_address1),
    .ce1(line_buffer_2_ce1),
    .q1(line_buffer_2_q1)
);

CNN_window_buffer_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
window_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(window_buffer_1_address0),
    .ce0(window_buffer_1_ce0),
    .we0(window_buffer_1_we0),
    .d0(window_buffer_1_d0),
    .q0(window_buffer_1_q0),
    .address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_address1),
    .ce1(window_buffer_1_ce1),
    .q1(window_buffer_1_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_3_address0),
    .ce0(line_buffer_3_ce0),
    .we0(line_buffer_3_we0),
    .d0(line_buffer_4_q0),
    .q0(line_buffer_3_q0),
    .address1(line_buffer_3_address1),
    .ce1(line_buffer_3_ce1),
    .q1(line_buffer_3_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_4_address0),
    .ce0(line_buffer_4_ce0),
    .we0(line_buffer_4_we0),
    .d0(line_buffer_5_q0),
    .q0(line_buffer_4_q0),
    .address1(line_buffer_4_address1),
    .ce1(line_buffer_4_ce1),
    .q1(line_buffer_4_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_5_address0),
    .ce0(line_buffer_5_ce0),
    .we0(line_buffer_5_we0),
    .d0(cond_i792_reg_2319),
    .q0(line_buffer_5_q0),
    .address1(line_buffer_5_address1),
    .ce1(line_buffer_5_ce1),
    .q1(line_buffer_5_q1)
);

CNN_line_buffer_0_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_0_address0),
    .ce0(line_buffer_0_ce0),
    .we0(line_buffer_0_we0),
    .d0(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_d0),
    .q0(line_buffer_0_q0)
);

CNN_line_buffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_1_address0),
    .ce0(line_buffer_1_ce0),
    .we0(line_buffer_1_we0),
    .d0(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_d0),
    .q0(line_buffer_1_q0),
    .address1(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_address1),
    .ce1(line_buffer_1_ce1),
    .q1(line_buffer_1_q1)
);

CNN_window_buffer_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
window_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(window_buffer_2_address0),
    .ce0(window_buffer_2_ce0),
    .we0(window_buffer_2_we0),
    .d0(window_buffer_2_d0),
    .q0(window_buffer_2_q0),
    .address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_address1),
    .ce1(window_buffer_2_ce1),
    .q1(window_buffer_2_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_6_address0),
    .ce0(line_buffer_6_ce0),
    .we0(line_buffer_6_we0),
    .d0(line_buffer_7_q0),
    .q0(line_buffer_6_q0),
    .address1(line_buffer_6_address1),
    .ce1(line_buffer_6_ce1),
    .q1(line_buffer_6_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_7_address0),
    .ce0(line_buffer_7_ce0),
    .we0(line_buffer_7_we0),
    .d0(line_buffer_8_q0),
    .q0(line_buffer_7_q0),
    .address1(line_buffer_7_address1),
    .ce1(line_buffer_7_ce1),
    .q1(line_buffer_7_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_8_address0),
    .ce0(line_buffer_8_ce0),
    .we0(line_buffer_8_we0),
    .d0(cond_i544_reg_2159),
    .q0(line_buffer_8_q0),
    .address1(line_buffer_8_address1),
    .ce1(line_buffer_8_ce1),
    .q1(line_buffer_8_q1)
);

CNN_window_buffer_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
window_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(window_buffer_3_address0),
    .ce0(window_buffer_3_ce0),
    .we0(window_buffer_3_we0),
    .d0(window_buffer_3_d0),
    .q0(window_buffer_3_q0),
    .address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_address1),
    .ce1(window_buffer_3_ce1),
    .q1(window_buffer_3_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_9_address0),
    .ce0(line_buffer_9_ce0),
    .we0(line_buffer_9_we0),
    .d0(line_buffer_10_q0),
    .q0(line_buffer_9_q0),
    .address1(line_buffer_9_address1),
    .ce1(line_buffer_9_ce1),
    .q1(line_buffer_9_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_10_address0),
    .ce0(line_buffer_10_ce0),
    .we0(line_buffer_10_we0),
    .d0(line_buffer_11_q0),
    .q0(line_buffer_10_q0),
    .address1(line_buffer_10_address1),
    .ce1(line_buffer_10_ce1),
    .q1(line_buffer_10_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_11_address0),
    .ce0(line_buffer_11_ce0),
    .we0(line_buffer_11_we0),
    .d0(cond_i401_reg_2399),
    .q0(line_buffer_11_q0),
    .address1(line_buffer_11_address1),
    .ce1(line_buffer_11_ce1),
    .q1(line_buffer_11_q1)
);

CNN_line_buffer_0_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_0_1_address0),
    .ce0(line_buffer_0_1_ce0),
    .we0(line_buffer_0_1_we0),
    .d0(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_d0),
    .q0(line_buffer_0_1_q0)
);

CNN_line_buffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_1_1_address0),
    .ce0(line_buffer_1_1_ce0),
    .we0(line_buffer_1_1_we0),
    .d0(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_d0),
    .q0(line_buffer_1_1_q0),
    .address1(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_address1),
    .ce1(line_buffer_1_1_ce1),
    .q1(line_buffer_1_1_q1)
);

CNN_window_buffer_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
window_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(window_buffer_4_address0),
    .ce0(window_buffer_4_ce0),
    .we0(window_buffer_4_we0),
    .d0(window_buffer_4_d0),
    .q0(window_buffer_4_q0),
    .address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_address1),
    .ce1(window_buffer_4_ce1),
    .q1(window_buffer_4_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_12_address0),
    .ce0(line_buffer_12_ce0),
    .we0(line_buffer_12_we0),
    .d0(line_buffer_13_q0),
    .q0(line_buffer_12_q0),
    .address1(line_buffer_12_address1),
    .ce1(line_buffer_12_ce1),
    .q1(line_buffer_12_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_13_address0),
    .ce0(line_buffer_13_ce0),
    .we0(line_buffer_13_we0),
    .d0(line_buffer_14_q0),
    .q0(line_buffer_13_q0),
    .address1(line_buffer_13_address1),
    .ce1(line_buffer_13_ce1),
    .q1(line_buffer_13_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_14_address0),
    .ce0(line_buffer_14_ce0),
    .we0(line_buffer_14_we0),
    .d0(cond_i188_reg_2079),
    .q0(line_buffer_14_q0),
    .address1(line_buffer_14_address1),
    .ce1(line_buffer_14_ce1),
    .q1(line_buffer_14_q1)
);

CNN_window_buffer_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
window_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(window_buffer_5_address0),
    .ce0(window_buffer_5_ce0),
    .we0(window_buffer_5_we0),
    .d0(window_buffer_5_d0),
    .q0(window_buffer_5_q0),
    .address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_address1),
    .ce1(window_buffer_5_ce1),
    .q1(window_buffer_5_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_15_address0),
    .ce0(line_buffer_15_ce0),
    .we0(line_buffer_15_we0),
    .d0(line_buffer_16_q0),
    .q0(line_buffer_15_q0),
    .address1(line_buffer_15_address1),
    .ce1(line_buffer_15_ce1),
    .q1(line_buffer_15_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_16_address0),
    .ce0(line_buffer_16_ce0),
    .we0(line_buffer_16_we0),
    .d0(line_buffer_17_q0),
    .q0(line_buffer_16_q0),
    .address1(line_buffer_16_address1),
    .ce1(line_buffer_16_ce1),
    .q1(line_buffer_16_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_17_address0),
    .ce0(line_buffer_17_ce0),
    .we0(line_buffer_17_we0),
    .d0(ap_phi_mux_cond_i46_phi_fu_2460_p4),
    .q0(line_buffer_17_q0),
    .address1(line_buffer_17_address1),
    .ce1(line_buffer_17_ce1),
    .q1(line_buffer_17_q1)
);

CNN_line_buffer_0_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_0_2_address0),
    .ce0(line_buffer_0_2_ce0),
    .we0(line_buffer_0_2_we0),
    .d0(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_d0),
    .q0(line_buffer_0_2_q0)
);

CNN_line_buffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_1_2_address0),
    .ce0(line_buffer_1_2_ce0),
    .we0(line_buffer_1_2_we0),
    .d0(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_d0),
    .q0(line_buffer_1_2_q0),
    .address1(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_address1),
    .ce1(line_buffer_1_2_ce1),
    .q1(line_buffer_1_2_q1)
);

CNN_window_buffer_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
window_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(window_buffer_6_address0),
    .ce0(window_buffer_6_ce0),
    .we0(window_buffer_6_we0),
    .d0(window_buffer_6_d0),
    .q0(window_buffer_6_q0),
    .address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_address1),
    .ce1(window_buffer_6_ce1),
    .q1(window_buffer_6_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_18_address0),
    .ce0(line_buffer_18_ce0),
    .we0(line_buffer_18_we0),
    .d0(line_buffer_19_q0),
    .q0(line_buffer_18_q0),
    .address1(line_buffer_18_address1),
    .ce1(line_buffer_18_ce1),
    .q1(line_buffer_18_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_19_address0),
    .ce0(line_buffer_19_ce0),
    .we0(line_buffer_19_we0),
    .d0(line_buffer_20_q0),
    .q0(line_buffer_19_q0),
    .address1(line_buffer_19_address1),
    .ce1(line_buffer_19_ce1),
    .q1(line_buffer_19_q1)
);

CNN_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
line_buffer_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_20_address0),
    .ce0(line_buffer_20_ce0),
    .we0(line_buffer_20_we0),
    .d0(cond_i_reg_1999),
    .q0(line_buffer_20_q0),
    .address1(line_buffer_20_address1),
    .ce1(line_buffer_20_ce1),
    .q1(line_buffer_20_q1)
);

CNN_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .output_conv1(output_conv1_read_reg_8752),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_2854_p_ce),
    .grp_fu_11355_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_din0),
    .grp_fu_11355_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_din1),
    .grp_fu_11355_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_opcode),
    .grp_fu_11355_p_dout0(grp_fu_11355_p2),
    .grp_fu_11355_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_ready),
    .window_buffer_6_address0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_address0),
    .window_buffer_6_ce0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_ce0),
    .window_buffer_6_we0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_we0),
    .window_buffer_6_d0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_d0),
    .line_buffer_18_load_1(line_buffer_18_load_1_reg_9047),
    .line_buffer_19_load_2(line_buffer_19_load_2_reg_9052),
    .line_buffer_20_load_2(line_buffer_20_load_2_reg_9057),
    .line_buffer_18_load(line_buffer_18_load_reg_9032),
    .line_buffer_19_load_1(line_buffer_19_load_1_reg_9037),
    .line_buffer_20_load_1(line_buffer_20_load_1_reg_9042)
);

CNN_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_ready),
    .window_buffer_6_address0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_address0),
    .window_buffer_6_ce0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_ce0),
    .window_buffer_6_we0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_we0),
    .window_buffer_6_d0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_d0),
    .window_buffer_6_address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_address1),
    .window_buffer_6_ce1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_ce1),
    .window_buffer_6_q1(window_buffer_6_q1),
    .line_buffer_18_load_2(line_buffer_18_load_2_reg_9094),
    .line_buffer_19_load_3(line_buffer_19_load_3_reg_9099),
    .line_buffer_20_load_3(line_buffer_20_load_3_reg_9104)
);

CNN_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_ready),
    .window_buffer_6_address0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_window_buffer_6_address0),
    .window_buffer_6_ce0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_window_buffer_6_ce0),
    .window_buffer_6_q0(window_buffer_6_q0),
    .select_ln45_2(select_ln45_2_reg_8911),
    .sum_1_out(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_sum_1_out),
    .sum_1_out_ap_vld(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_sum_1_out_ap_vld),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_2854_p_ce),
    .grp_fu_11351_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_11351_p_din0),
    .grp_fu_11351_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_11351_p_din1),
    .grp_fu_11351_p_dout0(grp_fu_11351_p2),
    .grp_fu_11351_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_11351_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_116_4 grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln116(trunc_ln3_reg_9324),
    .line_buffer_1_2_address0(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_address0),
    .line_buffer_1_2_ce0(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_ce0),
    .line_buffer_1_2_we0(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_we0),
    .line_buffer_1_2_d0(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_d0),
    .line_buffer_1_2_address1(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_address1),
    .line_buffer_1_2_ce1(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_ce1),
    .line_buffer_1_2_q1(line_buffer_1_2_q1),
    .line_buffer_0_2_address0(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_address0),
    .line_buffer_0_2_ce0(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_ce0),
    .line_buffer_0_2_we0(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_we0),
    .line_buffer_0_2_d0(grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_d0)
);

CNN_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6 grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_ready),
    .max_val(max_val_reg_9348),
    .line_buffer_1_2_address0(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_line_buffer_1_2_address0),
    .line_buffer_1_2_ce0(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_line_buffer_1_2_ce0),
    .line_buffer_1_2_q0(line_buffer_1_2_q0),
    .max_val_3_out(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_max_val_3_out),
    .max_val_3_out_ap_vld(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_max_val_3_out_ap_vld),
    .grp_fu_11355_p_din0(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_din0),
    .grp_fu_11355_p_din1(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_din1),
    .grp_fu_11355_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_opcode),
    .grp_fu_11355_p_dout0(grp_fu_11355_p2),
    .grp_fu_11355_p_ce(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .output_conv2(output_conv2_read_reg_8739),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_2854_p_ce),
    .grp_fu_11355_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_din0),
    .grp_fu_11355_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_din1),
    .grp_fu_11355_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_opcode),
    .grp_fu_11355_p_dout0(grp_fu_11355_p2),
    .grp_fu_11355_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_ready),
    .window_buffer_4_address0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_address0),
    .window_buffer_4_ce0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_ce0),
    .window_buffer_4_we0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_we0),
    .window_buffer_4_d0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_d0),
    .line_buffer_12_load_1(line_buffer_12_load_1_reg_9548),
    .line_buffer_13_load_2(line_buffer_13_load_2_reg_9553),
    .line_buffer_14_load_2(line_buffer_14_load_2_reg_9558),
    .line_buffer_12_load(line_buffer_12_load_reg_9533),
    .line_buffer_13_load_1(line_buffer_13_load_1_reg_9538),
    .line_buffer_14_load_1(line_buffer_14_load_1_reg_9543)
);

CNN_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_ready),
    .window_buffer_4_address0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_address0),
    .window_buffer_4_ce0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_ce0),
    .window_buffer_4_we0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_we0),
    .window_buffer_4_d0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_d0),
    .window_buffer_4_address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_address1),
    .window_buffer_4_ce1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_ce1),
    .window_buffer_4_q1(window_buffer_4_q1),
    .line_buffer_12_load_2(line_buffer_12_load_2_reg_9605),
    .line_buffer_13_load_3(line_buffer_13_load_3_reg_9610),
    .line_buffer_14_load_3(line_buffer_14_load_3_reg_9615)
);

CNN_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_ready),
    .window_buffer_4_address0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_window_buffer_4_address0),
    .window_buffer_4_ce0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_window_buffer_4_ce0),
    .window_buffer_4_q0(window_buffer_4_q0),
    .tmp_62(trunc_ln45_reg_9448),
    .add_ln45_7(add_ln45_7_reg_9453),
    .p_shl20_cast(p_shl10_reg_9372),
    .sum_3_out(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_sum_3_out),
    .sum_3_out_ap_vld(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_sum_3_out_ap_vld),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_2854_p_ce),
    .grp_fu_11351_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_11351_p_din0),
    .grp_fu_11351_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_11351_p_din1),
    .grp_fu_11351_p_dout0(grp_fu_11351_p2),
    .grp_fu_11351_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_11351_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_116_45 grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln116_1(trunc_ln116_1_reg_9786),
    .line_buffer_1_1_address0(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_address0),
    .line_buffer_1_1_ce0(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_ce0),
    .line_buffer_1_1_we0(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_we0),
    .line_buffer_1_1_d0(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_d0),
    .line_buffer_1_1_address1(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_address1),
    .line_buffer_1_1_ce1(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_ce1),
    .line_buffer_1_1_q1(line_buffer_1_1_q1),
    .line_buffer_0_1_address0(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_address0),
    .line_buffer_0_1_ce0(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_ce0),
    .line_buffer_0_1_we0(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_we0),
    .line_buffer_0_1_d0(grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_d0)
);

CNN_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66 grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_ready),
    .max_val_4(max_val_8_reg_9810),
    .line_buffer_1_1_address0(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_line_buffer_1_1_address0),
    .line_buffer_1_1_ce0(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_line_buffer_1_1_ce0),
    .line_buffer_1_1_q0(line_buffer_1_1_q0),
    .max_val_6_out(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_max_val_6_out),
    .max_val_6_out_ap_vld(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_max_val_6_out_ap_vld),
    .grp_fu_11355_p_din0(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_din0),
    .grp_fu_11355_p_din1(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_din1),
    .grp_fu_11355_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_opcode),
    .grp_fu_11355_p_dout0(grp_fu_11355_p2),
    .grp_fu_11355_p_ce(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .output_conv3(output_conv3_read_reg_8726),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_2854_p_ce),
    .grp_fu_11355_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_din0),
    .grp_fu_11355_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_din1),
    .grp_fu_11355_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_opcode),
    .grp_fu_11355_p_dout0(grp_fu_11355_p2),
    .grp_fu_11355_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_ready),
    .window_buffer_2_address0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_address0),
    .window_buffer_2_ce0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_ce0),
    .window_buffer_2_we0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_we0),
    .window_buffer_2_d0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_d0),
    .line_buffer_6_load_1(line_buffer_6_load_1_reg_10005),
    .line_buffer_7_load_2(line_buffer_7_load_2_reg_10010),
    .line_buffer_8_load_2(line_buffer_8_load_2_reg_10015),
    .line_buffer_6_load(line_buffer_6_load_reg_9990),
    .line_buffer_7_load_1(line_buffer_7_load_1_reg_9995),
    .line_buffer_8_load_1(line_buffer_8_load_1_reg_10000)
);

CNN_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_ready),
    .window_buffer_2_address0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_address0),
    .window_buffer_2_ce0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_ce0),
    .window_buffer_2_we0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_we0),
    .window_buffer_2_d0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_d0),
    .window_buffer_2_address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_address1),
    .window_buffer_2_ce1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_ce1),
    .window_buffer_2_q1(window_buffer_2_q1),
    .line_buffer_6_load_2(line_buffer_6_load_2_reg_10062),
    .line_buffer_7_load_3(line_buffer_7_load_3_reg_10067),
    .line_buffer_8_load_3(line_buffer_8_load_3_reg_10072)
);

CNN_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_ready),
    .window_buffer_2_address0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_window_buffer_2_address0),
    .window_buffer_2_ce0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_window_buffer_2_ce0),
    .window_buffer_2_q0(window_buffer_2_q0),
    .tmp_74(trunc_ln45_1_reg_9904),
    .add_ln45_8(add_ln45_8_reg_9956),
    .p_shl41_cast(p_shl15_reg_9834),
    .sum_5_out(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_sum_5_out),
    .sum_5_out_ap_vld(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_sum_5_out_ap_vld),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_2854_p_ce),
    .grp_fu_11351_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_11351_p_din0),
    .grp_fu_11351_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_11351_p_din1),
    .grp_fu_11351_p_dout0(grp_fu_11351_p2),
    .grp_fu_11351_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_11351_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_116_411 grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln116_2(trunc_ln116_2_reg_10236),
    .line_buffer_1_address0(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_address0),
    .line_buffer_1_ce0(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_ce0),
    .line_buffer_1_we0(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_we0),
    .line_buffer_1_d0(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_d0),
    .line_buffer_1_address1(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_address1),
    .line_buffer_1_ce1(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_ce1),
    .line_buffer_1_q1(line_buffer_1_q1),
    .line_buffer_0_address0(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_address0),
    .line_buffer_0_ce0(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_ce0),
    .line_buffer_0_we0(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_we0),
    .line_buffer_0_d0(grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_d0)
);

CNN_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612 grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_ready),
    .max_val_7(max_val_9_reg_10260),
    .line_buffer_1_address0(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_line_buffer_1_address0),
    .line_buffer_1_ce0(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_line_buffer_1_ce0),
    .line_buffer_1_q0(line_buffer_1_q0),
    .max_val_9_out(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_max_val_9_out),
    .max_val_9_out_ap_vld(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_max_val_9_out_ap_vld),
    .grp_fu_11355_p_din0(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_din0),
    .grp_fu_11355_p_din1(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_din1),
    .grp_fu_11355_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_opcode),
    .grp_fu_11355_p_dout0(grp_fu_11355_p2),
    .grp_fu_11355_p_ce(grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3 grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .zext_ln147_3(tmp_47_reg_10318),
    .output_conv4(output_conv4_read_reg_8713),
    .output_upsampling1(output_upsampling1_read_reg_8707),
    .mul_ln147(mul_ln147_reg_10310),
    .shl_ln1(shl_ln150_reg_10303),
    .icmp_ln152_3(icmp_ln152_reg_10324)
);

CNN_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .output_conv4(output_conv4_read_reg_8713),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_2854_p_ce),
    .grp_fu_11355_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_din0),
    .grp_fu_11355_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_din1),
    .grp_fu_11355_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_opcode),
    .grp_fu_11355_p_dout0(grp_fu_11355_p2),
    .grp_fu_11355_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_ready),
    .window_buffer_address0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_address0),
    .window_buffer_ce0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_ce0),
    .window_buffer_we0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_we0),
    .window_buffer_d0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_d0),
    .line_buffer_load_1(line_buffer_load_1_reg_10450),
    .line_buffer_1_load_2(line_buffer_1_load_2_reg_10455),
    .line_buffer_2_load_2(line_buffer_2_load_2_reg_10460),
    .line_buffer_load(line_buffer_load_reg_10435),
    .line_buffer_1_load_1(line_buffer_1_load_1_reg_10440),
    .line_buffer_2_load_1(line_buffer_2_load_1_reg_10445)
);

CNN_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_ready),
    .window_buffer_address0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_address0),
    .window_buffer_ce0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_ce0),
    .window_buffer_we0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_we0),
    .window_buffer_d0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_d0),
    .window_buffer_address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_address1),
    .window_buffer_ce1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_ce1),
    .window_buffer_q1(window_buffer_q1),
    .line_buffer_load_2(line_buffer_load_2_reg_10507),
    .line_buffer_1_load_3(line_buffer_1_load_3_reg_10512),
    .line_buffer_2_load_3(line_buffer_2_load_3_reg_10517)
);

CNN_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_ready),
    .window_buffer_address0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_window_buffer_address0),
    .window_buffer_ce0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_window_buffer_ce0),
    .window_buffer_q0(window_buffer_q0),
    .tmp_96(trunc_ln45_2_reg_10349),
    .add_ln45_10(add_ln45_10_reg_10401),
    .p_shl58_cast(p_shl18_reg_10284),
    .sum_7_out(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_sum_7_out),
    .sum_7_out_ap_vld(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_sum_7_out_ap_vld),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_2854_p_ce),
    .grp_fu_11351_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_11351_p_din0),
    .grp_fu_11351_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_11351_p_din1),
    .grp_fu_11351_p_dout0(grp_fu_11351_p2),
    .grp_fu_11351_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_11351_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321 grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .zext_ln147_3(tmp_47_reg_10318),
    .output_conv5(output_conv5_read_reg_8700),
    .output_upsampling2(output_upsampling2_read_reg_8694),
    .mul_ln147(mul_ln147_reg_10310),
    .shl_ln1(shl_ln150_reg_10303),
    .icmp_ln152_3(icmp_ln152_reg_10324)
);

CNN_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .output_conv5(output_conv5_read_reg_8700),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_2854_p_ce),
    .grp_fu_11355_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_din0),
    .grp_fu_11355_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_din1),
    .grp_fu_11355_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_opcode),
    .grp_fu_11355_p_dout0(grp_fu_11355_p2),
    .grp_fu_11355_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_ready),
    .window_buffer_1_address0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_address0),
    .window_buffer_1_ce0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_ce0),
    .window_buffer_1_we0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_we0),
    .window_buffer_1_d0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_d0),
    .line_buffer_3_load_1(line_buffer_3_load_1_reg_10738),
    .line_buffer_4_load_2(line_buffer_4_load_2_reg_10743),
    .line_buffer_5_load_2(line_buffer_5_load_2_reg_10748),
    .line_buffer_3_load(line_buffer_3_load_reg_10723),
    .line_buffer_4_load_1(line_buffer_4_load_1_reg_10728),
    .line_buffer_5_load_1(line_buffer_5_load_1_reg_10733)
);

CNN_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_ready),
    .window_buffer_1_address0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_address0),
    .window_buffer_1_ce0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_ce0),
    .window_buffer_1_we0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_we0),
    .window_buffer_1_d0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_d0),
    .window_buffer_1_address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_address1),
    .window_buffer_1_ce1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_ce1),
    .window_buffer_1_q1(window_buffer_1_q1),
    .line_buffer_3_load_2(line_buffer_3_load_2_reg_10795),
    .line_buffer_4_load_3(line_buffer_4_load_3_reg_10800),
    .line_buffer_5_load_3(line_buffer_5_load_3_reg_10805)
);

CNN_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_ready),
    .window_buffer_1_address0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_window_buffer_1_address0),
    .window_buffer_1_ce0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_window_buffer_1_ce0),
    .window_buffer_1_q0(window_buffer_1_q0),
    .tmp_116(trunc_ln45_3_reg_10637),
    .add_ln45_12(add_ln45_12_reg_10689),
    .p_shl74_cast(p_shl19_reg_10600),
    .sum_9_out(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_sum_9_out),
    .sum_9_out_ap_vld(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_sum_9_out_ap_vld),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_2854_p_ce),
    .grp_fu_11351_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_11351_p_din0),
    .grp_fu_11351_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_11351_p_din1),
    .grp_fu_11351_p_dout0(grp_fu_11351_p2),
    .grp_fu_11351_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_11351_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325 grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .output_conv6(output_conv6_read_reg_8687),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_2854_p_ce),
    .grp_fu_11355_p_din0(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_din0),
    .grp_fu_11355_p_din1(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_din1),
    .grp_fu_11355_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_opcode),
    .grp_fu_11355_p_dout0(grp_fu_11355_p2),
    .grp_fu_11355_p_ce(grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_ready),
    .window_buffer_3_address0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_address0),
    .window_buffer_3_ce0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_ce0),
    .window_buffer_3_we0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_we0),
    .window_buffer_3_d0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_d0),
    .line_buffer_9_load_1(line_buffer_9_load_1_reg_11024),
    .line_buffer_10_load_2(line_buffer_10_load_2_reg_11029),
    .line_buffer_11_load_2(line_buffer_11_load_2_reg_11034),
    .line_buffer_9_load(line_buffer_9_load_reg_11009),
    .line_buffer_10_load_1(line_buffer_10_load_1_reg_11014),
    .line_buffer_11_load_1(line_buffer_11_load_1_reg_11019)
);

CNN_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_ready),
    .window_buffer_3_address0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_address0),
    .window_buffer_3_ce0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_ce0),
    .window_buffer_3_we0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_we0),
    .window_buffer_3_d0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_d0),
    .window_buffer_3_address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_address1),
    .window_buffer_3_ce1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_ce1),
    .window_buffer_3_q1(window_buffer_3_q1),
    .line_buffer_9_load_2(line_buffer_9_load_2_reg_11081),
    .line_buffer_10_load_3(line_buffer_10_load_3_reg_11086),
    .line_buffer_11_load_3(line_buffer_11_load_3_reg_11091)
);

CNN_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_ready),
    .window_buffer_3_address0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_window_buffer_3_address0),
    .window_buffer_3_ce0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_window_buffer_3_ce0),
    .window_buffer_3_q0(window_buffer_3_q0),
    .p_shl90_cast(p_shl20_reg_10894),
    .select_ln45_29(select_ln45_29_reg_10924),
    .sum_11_out(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_sum_11_out),
    .sum_11_out_ap_vld(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_sum_11_out_ap_vld),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_2854_p_ce),
    .grp_fu_11351_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_11351_p_din0),
    .grp_fu_11351_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_11351_p_din1),
    .grp_fu_11351_p_dout0(grp_fu_11351_p2),
    .grp_fu_11351_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_11351_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326 grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .mul_ln150(mul_ln150_reg_10906),
    .output_conv6(output_conv6_read_reg_8687),
    .output_upsampling3(output_upsampling3_read_reg_8681),
    .mul_ln147(mul_ln147_reg_10310),
    .shl_ln1(shl_ln150_reg_10303),
    .icmp_ln152_3(icmp_ln152_reg_10324)
);

CNN_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13 grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_ready),
    .m_axi_gmem_AWVALID(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .output_conv7(output_conv7_read_reg_8675),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_2854_p_ce),
    .grp_fu_11355_p_din0(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_din0),
    .grp_fu_11355_p_din1(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_din1),
    .grp_fu_11355_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_opcode),
    .grp_fu_11355_p_dout0(grp_fu_11355_p2),
    .grp_fu_11355_p_ce(grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_ce)
);

CNN_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627 grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_ready),
    .window_buffer_5_address0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_address0),
    .window_buffer_5_ce0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_ce0),
    .window_buffer_5_we0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_we0),
    .window_buffer_5_d0(grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_d0),
    .line_buffer_15_load_1(line_buffer_15_load_1_reg_11259),
    .line_buffer_16_load_2(line_buffer_16_load_2_reg_11264),
    .line_buffer_17_load_2(line_buffer_17_load_2_reg_11269),
    .line_buffer_15_load(line_buffer_15_load_reg_11244),
    .line_buffer_16_load_1(line_buffer_16_load_1_reg_11249),
    .line_buffer_17_load_1(line_buffer_17_load_1_reg_11254)
);

CNN_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828 grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_ready),
    .window_buffer_5_address0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_address0),
    .window_buffer_5_ce0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_ce0),
    .window_buffer_5_we0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_we0),
    .window_buffer_5_d0(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_d0),
    .window_buffer_5_address1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_address1),
    .window_buffer_5_ce1(grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_ce1),
    .window_buffer_5_q1(window_buffer_5_q1),
    .line_buffer_15_load_2(line_buffer_15_load_2_reg_11311),
    .line_buffer_16_load_3(line_buffer_16_load_3_reg_11316),
    .line_buffer_17_load_3(line_buffer_17_load_3_reg_11321)
);

CNN_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029 grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_start),
    .ap_done(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_done),
    .ap_idle(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_idle),
    .ap_ready(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_ready),
    .window_buffer_5_address0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_window_buffer_5_address0),
    .window_buffer_5_ce0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_window_buffer_5_ce0),
    .window_buffer_5_q0(window_buffer_5_q0),
    .add_ln74_25(add_ln74_15_reg_11164),
    .sum_13_out(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_sum_13_out),
    .sum_13_out_ap_vld(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_sum_13_out_ap_vld),
    .grp_fu_2854_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_2854_p_din0),
    .grp_fu_2854_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_2854_p_din1),
    .grp_fu_2854_p_opcode(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_2854_p_opcode),
    .grp_fu_2854_p_dout0(grp_fu_2854_p2),
    .grp_fu_2854_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_2854_p_ce),
    .grp_fu_11351_p_din0(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_11351_p_din0),
    .grp_fu_11351_p_din1(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_11351_p_din1),
    .grp_fu_11351_p_dout0(grp_fu_11351_p2),
    .grp_fu_11351_p_ce(grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_11351_p_ce)
);

CNN_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .padding(padding),
    .width(width),
    .hight(hight),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_local_deadlock(ap_local_deadlock)
);

CNN_control_r_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_R_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_R_DATA_WIDTH ))
control_r_s_axi_U(
    .AWVALID(s_axi_control_r_AWVALID),
    .AWREADY(s_axi_control_r_AWREADY),
    .AWADDR(s_axi_control_r_AWADDR),
    .WVALID(s_axi_control_r_WVALID),
    .WREADY(s_axi_control_r_WREADY),
    .WDATA(s_axi_control_r_WDATA),
    .WSTRB(s_axi_control_r_WSTRB),
    .ARVALID(s_axi_control_r_ARVALID),
    .ARREADY(s_axi_control_r_ARREADY),
    .ARADDR(s_axi_control_r_ARADDR),
    .RVALID(s_axi_control_r_RVALID),
    .RREADY(s_axi_control_r_RREADY),
    .RDATA(s_axi_control_r_RDATA),
    .RRESP(s_axi_control_r_RRESP),
    .BVALID(s_axi_control_r_BVALID),
    .BREADY(s_axi_control_r_BREADY),
    .BRESP(s_axi_control_r_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .image_r(image_r),
    .output_conv1(output_conv1),
    .output_pooling1(output_pooling1),
    .output_conv2(output_conv2),
    .output_pooling2(output_pooling2),
    .output_conv3(output_conv3),
    .output_pooling3(output_pooling3),
    .output_conv4(output_conv4),
    .output_upsampling1(output_upsampling1),
    .output_conv5(output_conv5),
    .output_upsampling2(output_upsampling2),
    .output_conv6(output_conv6),
    .output_upsampling3(output_upsampling3),
    .output_conv7(output_conv7)
);

CNN_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 64 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(gmem_ARID),
    .I_ARLEN(gmem_ARLEN),
    .I_ARSIZE(gmem_ARSIZE),
    .I_ARLOCK(gmem_ARLOCK),
    .I_ARCACHE(gmem_ARCACHE),
    .I_ARQOS(gmem_ARQOS),
    .I_ARPROT(gmem_ARPROT),
    .I_ARUSER(gmem_ARUSER),
    .I_ARBURST(gmem_ARBURST),
    .I_ARREGION(gmem_ARREGION),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWID(gmem_AWID),
    .I_AWLEN(gmem_AWLEN),
    .I_AWSIZE(gmem_AWSIZE),
    .I_AWLOCK(gmem_AWLOCK),
    .I_AWCACHE(gmem_AWCACHE),
    .I_AWQOS(gmem_AWQOS),
    .I_AWPROT(gmem_AWPROT),
    .I_AWUSER(gmem_AWUSER),
    .I_AWBURST(gmem_AWBURST),
    .I_AWREGION(gmem_AWREGION),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WID(gmem_WID),
    .I_WUSER(gmem_WUSER),
    .I_WLAST(gmem_WLAST),
    .I_WSTRB(gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

CNN_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U245(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2854_p0),
    .din1(grp_fu_2854_p1),
    .ce(grp_fu_2854_ce),
    .dout(grp_fu_2854_p2)
);

CNN_mul_4ns_11ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 14 ))
mul_4ns_11ns_14_1_1_U246(
    .din0(empty_253_fu_2950_p0),
    .din1(empty_253_fu_2950_p1),
    .dout(empty_253_fu_2950_p2)
);

CNN_mul_4ns_11ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 14 ))
mul_4ns_11ns_14_1_1_U247(
    .din0(p_mid1916_fu_3081_p0),
    .din1(p_mid1916_fu_3081_p1),
    .dout(p_mid1916_fu_3081_p2)
);

CNN_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U248(
    .din0(mul_ln108_fu_3554_p0),
    .din1(mul_ln108_fu_3554_p1),
    .dout(mul_ln108_fu_3554_p2)
);

CNN_mul_5ns_9ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
mul_5ns_9ns_13_1_1_U249(
    .din0(empty_261_fu_3609_p0),
    .din1(empty_261_fu_3609_p1),
    .dout(empty_261_fu_3609_p2)
);

CNN_mul_4ns_11ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 14 ))
mul_4ns_11ns_14_1_1_U250(
    .din0(empty_262_fu_3619_p0),
    .din1(empty_262_fu_3619_p1),
    .dout(empty_262_fu_3619_p2)
);

CNN_mul_4ns_11ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 14 ))
mul_4ns_11ns_14_1_1_U251(
    .din0(p_mid11023_fu_3762_p0),
    .din1(p_mid11023_fu_3762_p1),
    .dout(p_mid11023_fu_3762_p2)
);

CNN_mul_5ns_9ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
mul_5ns_9ns_13_1_1_U252(
    .din0(p_mid11021_fu_3797_p0),
    .din1(p_mid11021_fu_3797_p1),
    .dout(p_mid11021_fu_3797_p2)
);

CNN_mul_4ns_9ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
mul_4ns_9ns_12_1_1_U253(
    .din0(empty_270_fu_4187_p0),
    .din1(empty_270_fu_4187_p1),
    .dout(empty_270_fu_4187_p2)
);

CNN_mul_3ns_9ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 11 ))
mul_3ns_9ns_11_1_1_U254(
    .din0(empty_272_fu_4237_p0),
    .din1(empty_272_fu_4237_p1),
    .dout(empty_272_fu_4237_p2)
);

CNN_mul_3ns_9ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 11 ))
mul_3ns_9ns_11_1_1_U255(
    .din0(p_mid11117_fu_4350_p0),
    .din1(p_mid11117_fu_4350_p1),
    .dout(p_mid11117_fu_4350_p2)
);

CNN_mul_4ns_7ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_4ns_7ns_10_1_1_U256(
    .din0(empty_284_fu_4808_p0),
    .din1(empty_284_fu_4808_p1),
    .dout(empty_284_fu_4808_p2)
);

CNN_mul_3ns_9ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 11 ))
mul_3ns_9ns_11_1_1_U257(
    .din0(empty_285_fu_4818_p0),
    .din1(empty_285_fu_4818_p1),
    .dout(empty_285_fu_4818_p2)
);

CNN_mul_4ns_7ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_4ns_7ns_10_1_1_U258(
    .din0(p_mid11226_fu_4981_p0),
    .din1(p_mid11226_fu_4981_p1),
    .dout(p_mid11226_fu_4981_p2)
);

CNN_mul_3ns_9ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 11 ))
mul_3ns_9ns_11_1_1_U259(
    .din0(p_mid11228_fu_5001_p0),
    .din1(p_mid11228_fu_5001_p1),
    .dout(p_mid11228_fu_5001_p2)
);

CNN_mul_3ns_7ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_3ns_7ns_9_1_1_U260(
    .din0(empty_293_fu_5371_p0),
    .din1(empty_293_fu_5371_p1),
    .dout(empty_293_fu_5371_p2)
);

CNN_mul_3ns_7ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_3ns_7ns_9_1_1_U261(
    .din0(empty_295_fu_5414_p0),
    .din1(empty_295_fu_5414_p1),
    .dout(empty_295_fu_5414_p2)
);

CNN_mul_3ns_7ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_3ns_7ns_9_1_1_U262(
    .din0(p_mid11316_fu_5517_p0),
    .din1(p_mid11316_fu_5517_p1),
    .dout(p_mid11316_fu_5517_p2)
);

CNN_mul_3ns_7ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_3ns_7ns_9_1_1_U263(
    .din0(empty_303_fu_5952_p0),
    .din1(empty_303_fu_5952_p1),
    .dout(empty_303_fu_5952_p2)
);

CNN_mul_3ns_7ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_3ns_7ns_9_1_1_U264(
    .din0(p_mid11415_fu_6095_p0),
    .din1(p_mid11415_fu_6095_p1),
    .dout(p_mid11415_fu_6095_p2)
);

CNN_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U265(
    .din0(mul_ln147_fu_6474_p0),
    .din1(mul_ln147_fu_6474_p1),
    .dout(mul_ln147_fu_6474_p2)
);

CNN_mul_64ns_5ns_68_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 68 ))
mul_64ns_5ns_68_1_1_U266(
    .din0(mul_ln150_fu_7593_p0),
    .din1(mul_ln150_fu_7593_p1),
    .dout(mul_ln150_fu_7593_p2)
);

CNN_mul_4ns_9ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
mul_4ns_9ns_12_1_1_U267(
    .din0(empty_329_fu_7631_p0),
    .din1(empty_329_fu_7631_p1),
    .dout(empty_329_fu_7631_p2)
);

CNN_mul_4ns_9ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
mul_4ns_9ns_12_1_1_U268(
    .din0(p_mid11807_fu_7770_p0),
    .din1(p_mid11807_fu_7770_p1),
    .dout(p_mid11807_fu_7770_p2)
);

CNN_mul_4ns_11ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 14 ))
mul_4ns_11ns_14_1_1_U269(
    .din0(empty_343_fu_8251_p0),
    .din1(empty_343_fu_8251_p1),
    .dout(empty_343_fu_8251_p2)
);

CNN_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U270(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11351_p0),
    .din1(grp_fu_11351_p1),
    .ce(grp_fu_11351_ce),
    .dout(grp_fu_11351_p2)
);

CNN_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U271(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11355_p0),
    .din1(grp_fu_11355_p1),
    .ce(grp_fu_11355_ce),
    .opcode(grp_fu_11355_opcode),
    .dout(grp_fu_11355_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state140)) begin
            grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state90)) begin
            grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state40)) begin
            grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state143)) begin
            grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state93)) begin
            grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state43)) begin
            grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state267) & (1'b1 == ap_CS_fsm_state229))) begin
            grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state166) & (icmp_ln55_3_fu_6898_p2 == 1'd1) & (icmp_ln54_3_fu_6883_p2 == 1'd0))) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state205) & (icmp_ln55_4_fu_7451_p2 == 1'd1) & (icmp_ln54_4_fu_7436_p2 == 1'd0))) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state66) & (icmp_ln55_1_fu_4682_p2 == 1'd1) & (icmp_ln54_1_fu_4667_p2 == 1'd0))) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state244) & (icmp_ln55_5_fu_8107_p2 == 1'd1) & (icmp_ln54_5_fu_8092_p2 == 1'd0))) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state283) & (icmp_ln55_6_fu_8548_p2 == 1'd1) & (icmp_ln54_6_fu_8533_p2 == 1'd0))) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state116) & (icmp_ln55_2_fu_5830_p2 == 1'd1) & (icmp_ln54_2_fu_5815_p2 == 1'd0))) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln55_fu_3415_p2 == 1'd1) & (icmp_ln54_fu_3400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state168)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state207)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state246)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state285)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state68)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state118)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state170) & (gmem_ARREADY == 1'b1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state209) & (gmem_ARREADY == 1'b1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state248) & (gmem_ARREADY == 1'b1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state287) & (gmem_ARREADY == 1'b1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state70) & (gmem_ARREADY == 1'b1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state120) & (gmem_ARREADY == 1'b1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1))) begin
            grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_start_reg <= 1'b1;
        end else if ((grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_ready == 1'b1)) begin
            grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((select_ln46_7_reg_9466 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state87))) begin
        b_1_reg_2091 <= add_ln54_1_reg_9566;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        b_1_reg_2091 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((select_ln46_13_reg_9918 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state137))) begin
        b_2_reg_2171 <= add_ln54_2_reg_10023;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        b_2_reg_2171 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((select_ln46_19_reg_10363 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state187))) begin
        b_3_reg_2251 <= add_ln54_3_reg_10468;
    end else if ((1'b1 == ap_CS_fsm_state165)) begin
        b_3_reg_2251 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((select_ln46_25_reg_10651 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state226))) begin
        b_4_reg_2331 <= add_ln54_4_reg_10756;
    end else if ((1'b1 == ap_CS_fsm_state204)) begin
        b_4_reg_2331 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((select_ln46_31_reg_10942 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state265))) begin
        b_5_reg_2411 <= add_ln54_5_reg_11042;
    end else if ((1'b1 == ap_CS_fsm_state243)) begin
        b_5_reg_2411 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((select_ln46_38_reg_11185 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state304))) begin
        b_6_reg_2468 <= add_ln54_6_reg_11277;
    end else if ((1'b1 == ap_CS_fsm_state282)) begin
        b_6_reg_2468 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((select_ln46_1_reg_8929 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state37))) begin
        b_reg_2011 <= add_ln54_reg_9065;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        b_reg_2011 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        cond_i188_reg_2079 <= bitcast_ln51_1_fu_4664_p1;
    end else if (((1'b1 == ap_CS_fsm_state53) & ((or_ln50_1_fu_4607_p2 == 1'd1) | (empty_282_reg_9500 == 1'd1)))) begin
        cond_i188_reg_2079 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state240)) begin
        cond_i401_reg_2399 <= bitcast_ln51_5_fu_8089_p1;
    end else if (((1'b1 == ap_CS_fsm_state231) & ((or_ln50_5_fu_8028_p2 == 1'd1) | (empty_340_reg_10976 == 1'd1)))) begin
        cond_i401_reg_2399 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state280) & (or_ln50_6_reg_11224 == 1'd0) & (empty_348_reg_11215 == 1'd0))) begin
        cond_i46_reg_2456 <= bitcast_ln51_6_fu_8529_p1;
    end else if (((1'b1 == ap_CS_fsm_state271) & ((or_ln50_6_fu_8467_p2 == 1'd1) | (empty_348_reg_11215 == 1'd1)))) begin
        cond_i46_reg_2456 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        cond_i544_reg_2159 <= bitcast_ln51_2_fu_5812_p1;
    end else if (((1'b1 == ap_CS_fsm_state103) & ((or_ln50_2_fu_5751_p2 == 1'd1) | (empty_301_reg_9952 == 1'd1)))) begin
        cond_i544_reg_2159 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state201)) begin
        cond_i792_reg_2319 <= bitcast_ln51_4_fu_7433_p1;
    end else if (((1'b1 == ap_CS_fsm_state192) & ((or_ln50_4_fu_7371_p2 == 1'd1) | (empty_325_reg_10685 == 1'd1)))) begin
        cond_i792_reg_2319 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state162)) begin
        cond_i935_reg_2239 <= bitcast_ln51_3_fu_6880_p1;
    end else if (((1'b1 == ap_CS_fsm_state153) & ((or_ln50_3_fu_6818_p2 == 1'd1) | (empty_316_reg_10397 == 1'd1)))) begin
        cond_i935_reg_2239 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        cond_i_reg_1999 <= bitcast_ln51_fu_3397_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((or_ln50_fu_3336_p2 == 1'd1) | (empty_259_fu_3320_p2 == 1'd1)))) begin
        cond_i_reg_1999 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state166) & (icmp_ln54_3_fu_6883_p2 == 1'd1))) begin
        i_10_reg_2217 <= select_ln46_22_reg_10377;
    end else if (((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd0))) begin
        i_10_reg_2217 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state205) & (icmp_ln54_4_fu_7436_p2 == 1'd1))) begin
        i_13_reg_2297 <= select_ln46_28_reg_10665;
    end else if (((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd0))) begin
        i_13_reg_2297 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state244) & (icmp_ln54_5_fu_8092_p2 == 1'd1))) begin
        i_16_reg_2377 <= select_ln46_35_reg_10956;
    end else if (((1'b1 == ap_CS_fsm_state229) & (icmp_ln44_4_fu_7565_p2 == 1'd0))) begin
        i_16_reg_2377 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state283) & (icmp_ln54_6_fu_8533_p2 == 1'd1))) begin
        i_17_reg_2434 <= select_ln46_40_reg_11195;
    end else if (((1'b1 == ap_CS_fsm_state269) & (icmp_ln44_5_fu_8215_p2 == 1'd0))) begin
        i_17_reg_2434 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_2_fu_698 <= 32'd0;
    end else if ((~((1'd1 == and_ln121_reg_9334) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state50))) begin
        i_2_fu_698 <= i_2_mid2_reg_9319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd1))) begin
        i_3_fu_722 <= 32'd0;
    end else if ((~((1'd1 == and_ln121_1_reg_9796) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state100))) begin
        i_3_fu_722 <= i_3_mid2_reg_9781;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (icmp_ln54_1_fu_4667_p2 == 1'd1))) begin
        i_4_reg_2057 <= select_ln46_11_reg_9480;
    end else if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd0))) begin
        i_4_reg_2057 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd1))) begin
        i_6_fu_746 <= 32'd0;
    end else if ((~((1'd1 == and_ln121_2_reg_10246) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state150))) begin
        i_6_fu_746 <= i_6_mid2_reg_10226;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state116) & (icmp_ln54_2_fu_5815_p2 == 1'd1))) begin
        i_7_reg_2137 <= select_ln46_16_reg_9932;
    end else if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd0))) begin
        i_7_reg_2137 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_502 <= 5'd0;
    end else if (((icmp_ln54_fu_3400_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        i_fu_502 <= select_ln46_4_reg_8943;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten1009_fu_702 <= 64'd0;
    end else if ((~((1'd1 == and_ln121_reg_9334) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state50))) begin
        indvar_flatten1009_fu_702 <= indvar_flatten_next1010_fu_4124_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten1069_fu_710 <= 68'd0;
    end else if ((~((1'd1 == and_ln121_reg_9334) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state50))) begin
        indvar_flatten1069_fu_710 <= add_ln113_3_reg_9211;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (icmp_ln54_1_fu_4667_p2 == 1'd1))) begin
        indvar_flatten1106_reg_2045 <= select_ln46_17_fu_4699_p3;
    end else if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd0))) begin
        indvar_flatten1106_reg_2045 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (icmp_ln54_1_fu_4667_p2 == 1'd1))) begin
        indvar_flatten1147_reg_2023 <= add_ln45_9_reg_9433;
    end else if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd0))) begin
        indvar_flatten1147_reg_2023 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd1))) begin
        indvar_flatten1214_fu_726 <= 64'd0;
    end else if ((~((1'd1 == and_ln121_1_reg_9796) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state100))) begin
        indvar_flatten1214_fu_726 <= indvar_flatten_next1215_fu_5308_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd1))) begin
        indvar_flatten1268_fu_734 <= 67'd0;
    end else if ((~((1'd1 == and_ln121_1_reg_9796) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state100))) begin
        indvar_flatten1268_fu_734 <= add_ln113_4_reg_9673;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state116) & (icmp_ln54_2_fu_5815_p2 == 1'd1))) begin
        indvar_flatten1305_reg_2125 <= select_ln46_23_fu_5847_p3;
    end else if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd0))) begin
        indvar_flatten1305_reg_2125 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state116) & (icmp_ln54_2_fu_5815_p2 == 1'd1))) begin
        indvar_flatten1340_reg_2103 <= add_ln45_11_reg_9889;
    end else if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd0))) begin
        indvar_flatten1340_reg_2103 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd1))) begin
        indvar_flatten1403_fu_750 <= 64'd0;
    end else if ((~((1'd1 == and_ln121_2_reg_10246) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state150))) begin
        indvar_flatten1403_fu_750 <= indvar_flatten_next1404_fu_6384_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd1))) begin
        indvar_flatten1447_fu_758 <= 67'd0;
    end else if ((~((1'd1 == and_ln121_2_reg_10246) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state150))) begin
        indvar_flatten1447_fu_758 <= add_ln113_5_reg_10130;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state166) & (icmp_ln54_3_fu_6883_p2 == 1'd1))) begin
        indvar_flatten1484_reg_2205 <= select_ln46_29_fu_6915_p3;
    end else if (((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd0))) begin
        indvar_flatten1484_reg_2205 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state166) & (icmp_ln54_3_fu_6883_p2 == 1'd1))) begin
        indvar_flatten1515_reg_2183 <= add_ln45_13_reg_10334;
    end else if (((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd0))) begin
        indvar_flatten1515_reg_2183 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state205) & (icmp_ln54_4_fu_7436_p2 == 1'd1))) begin
        indvar_flatten1637_reg_2285 <= select_ln46_36_fu_7468_p3;
    end else if (((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd0))) begin
        indvar_flatten1637_reg_2285 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state205) & (icmp_ln54_4_fu_7436_p2 == 1'd1))) begin
        indvar_flatten1668_reg_2263 <= add_ln45_14_reg_10622;
    end else if (((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd0))) begin
        indvar_flatten1668_reg_2263 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state244) & (icmp_ln54_5_fu_8092_p2 == 1'd1))) begin
        indvar_flatten1796_reg_2365 <= select_ln46_41_fu_8124_p3;
    end else if (((1'b1 == ap_CS_fsm_state229) & (icmp_ln44_4_fu_7565_p2 == 1'd0))) begin
        indvar_flatten1796_reg_2365 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state244) & (icmp_ln54_5_fu_8092_p2 == 1'd1))) begin
        indvar_flatten1841_reg_2343 <= add_ln45_15_reg_10914;
    end else if (((1'b1 == ap_CS_fsm_state229) & (icmp_ln44_4_fu_7565_p2 == 1'd0))) begin
        indvar_flatten1841_reg_2343 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state283) & (icmp_ln54_6_fu_8533_p2 == 1'd1))) begin
        indvar_flatten2008_reg_2423 <= add_ln46_14_reg_11172;
    end else if (((1'b1 == ap_CS_fsm_state269) & (icmp_ln44_5_fu_8215_p2 == 1'd0))) begin
        indvar_flatten2008_reg_2423 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten905_fu_506 <= 10'd0;
    end else if (((icmp_ln54_fu_3400_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        indvar_flatten905_fu_506 <= select_ln46_5_fu_3432_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten942_fu_514 <= 14'd0;
    end else if (((icmp_ln54_fu_3400_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        indvar_flatten942_fu_514 <= add_ln45_6_reg_8901;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j_1_fu_694 <= 32'd0;
    end else if ((~((1'd1 == and_ln121_reg_9334) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state50))) begin
        j_1_fu_694 <= add_ln121_reg_9329;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd1))) begin
        j_2_fu_718 <= 32'd0;
    end else if ((~((1'd1 == and_ln121_1_reg_9796) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state100))) begin
        j_2_fu_718 <= add_ln121_1_reg_9791;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (icmp_ln54_1_fu_4667_p2 == 1'd1))) begin
        j_3_reg_2068 <= add_ln47_1_fu_4688_p2;
    end else if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd0))) begin
        j_3_reg_2068 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd1))) begin
        j_4_fu_742 <= 32'd0;
    end else if ((~((1'd1 == and_ln121_2_reg_10246) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state150))) begin
        j_4_fu_742 <= add_ln121_2_reg_10241;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state116) & (icmp_ln54_2_fu_5815_p2 == 1'd1))) begin
        j_5_reg_2148 <= add_ln47_2_fu_5836_p2;
    end else if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd0))) begin
        j_5_reg_2148 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state166) & (icmp_ln54_3_fu_6883_p2 == 1'd1))) begin
        j_6_reg_2228 <= add_ln47_3_fu_6904_p2;
    end else if (((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd0))) begin
        j_6_reg_2228 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state205) & (icmp_ln54_4_fu_7436_p2 == 1'd1))) begin
        j_7_reg_2308 <= add_ln47_4_fu_7457_p2;
    end else if (((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd0))) begin
        j_7_reg_2308 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state244) & (icmp_ln54_5_fu_8092_p2 == 1'd1))) begin
        j_8_reg_2388 <= add_ln47_5_fu_8113_p2;
    end else if (((1'b1 == ap_CS_fsm_state229) & (icmp_ln44_4_fu_7565_p2 == 1'd0))) begin
        j_8_reg_2388 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state283) & (icmp_ln54_6_fu_8533_p2 == 1'd1))) begin
        j_9_reg_2445 <= add_ln47_6_fu_8554_p2;
    end else if (((1'b1 == ap_CS_fsm_state269) & (icmp_ln44_5_fu_8215_p2 == 1'd0))) begin
        j_9_reg_2445 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_fu_498 <= 5'd0;
    end else if (((icmp_ln54_fu_3400_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        j_fu_498 <= add_ln47_fu_3421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state229) & (icmp_ln44_4_fu_7565_p2 == 1'd1))) begin
        num_channel_11_fu_774 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1))) begin
        num_channel_11_fu_774 <= add_ln44_5_reg_11154;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln113_fu_3724_p2 == 1'd1))) begin
        num_channel_1_fu_714 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1))) begin
        num_channel_1_fu_714 <= add_ln44_reg_9362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd1))) begin
        num_channel_2_fu_730 <= 4'd0;
    end else if ((~((1'd1 == and_ln121_1_reg_9796) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state100))) begin
        num_channel_2_fu_730 <= select_ln113_15_reg_9707;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state89) & (icmp_ln113_1_fu_4915_p2 == 1'd1))) begin
        num_channel_3_fu_738 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1))) begin
        num_channel_3_fu_738 <= add_ln44_1_reg_9824;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd1))) begin
        num_channel_4_fu_754 <= 4'd0;
    end else if ((~((1'd1 == and_ln121_2_reg_10246) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state150))) begin
        num_channel_4_fu_754 <= select_ln113_23_reg_10159;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state139) & (icmp_ln113_2_fu_6017_p2 == 1'd1))) begin
        num_channel_5_fu_762 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1))) begin
        num_channel_5_fu_762 <= add_ln44_2_reg_10274;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1))) begin
        num_channel_7_fu_766 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1))) begin
        num_channel_7_fu_766 <= add_ln44_3_reg_10590;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1))) begin
        num_channel_9_fu_770 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1))) begin
        num_channel_9_fu_770 <= add_ln44_4_reg_10878;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        num_channel_fu_706 <= 5'd0;
    end else if ((~((1'd1 == and_ln121_reg_9334) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state50))) begin
        num_channel_fu_706 <= select_ln113_7_reg_9246;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (icmp_ln54_1_fu_4667_p2 == 1'd1))) begin
        num_ker_2_reg_2034 <= select_ln45_8_reg_9443;
    end else if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd0))) begin
        num_ker_2_reg_2034 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state116) & (icmp_ln54_2_fu_5815_p2 == 1'd1))) begin
        num_ker_4_reg_2114 <= select_ln45_14_reg_9899;
    end else if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd0))) begin
        num_ker_4_reg_2114 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state166) & (icmp_ln54_3_fu_6883_p2 == 1'd1))) begin
        num_ker_6_reg_2194 <= select_ln45_19_reg_10344;
    end else if (((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd0))) begin
        num_ker_6_reg_2194 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state205) & (icmp_ln54_4_fu_7436_p2 == 1'd1))) begin
        num_ker_7_reg_2274 <= select_ln45_24_reg_10632;
    end else if (((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd0))) begin
        num_ker_7_reg_2274 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state244) & (icmp_ln54_5_fu_8092_p2 == 1'd1))) begin
        num_ker_8_reg_2354 <= select_ln45_33_reg_10929;
    end else if (((1'b1 == ap_CS_fsm_state229) & (icmp_ln44_4_fu_7565_p2 == 1'd0))) begin
        num_ker_8_reg_2354 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        num_ker_fu_510 <= 5'd0;
    end else if (((icmp_ln54_fu_3400_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        num_ker_fu_510 <= select_ln45_5_reg_8916;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state89) & (icmp_ln113_1_fu_4915_p2 == 1'd0))) begin
        add_ln113_1_reg_9678 <= add_ln113_1_fu_4926_p2;
        empty_289_reg_9702 <= empty_289_fu_4945_p1;
        exitcond_flatten12162125_reg_9683 <= exitcond_flatten12162125_fu_4932_p2;
        select_ln113_15_reg_9707 <= select_ln113_15_fu_4949_p3;
        select_ln113_8_reg_9695 <= select_ln113_8_fu_4937_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        add_ln113_3_reg_9211 <= add_ln113_3_fu_3729_p2;
        add_ln116_reg_9203 <= add_ln116_fu_3718_p2;
        add_ln130_4_reg_9198 <= add_ln130_4_fu_3712_p2;
        cmp17_i_reg_9193 <= cmp17_i_fu_3669_p2;
        empty_261_reg_9183 <= empty_261_fu_3609_p2;
        empty_262_reg_9188 <= empty_262_fu_3619_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        add_ln113_4_reg_9673 <= add_ln113_4_fu_4920_p2;
        add_ln116_6_reg_9665 <= add_ln116_6_fu_4909_p2;
        add_ln130_7_reg_9660 <= add_ln130_7_fu_4903_p2;
        cmp17_i325_reg_9655 <= cmp17_i325_fu_4872_p2;
        empty_284_reg_9645 <= empty_284_fu_4808_p2;
        empty_285_reg_9650 <= empty_285_fu_4818_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        add_ln113_5_reg_10130 <= add_ln113_5_fu_6022_p2;
        add_ln116_12_reg_10122 <= add_ln116_12_fu_6011_p2;
        cmp17_i681_reg_10112 <= cmp17_i681_fu_5994_p2;
        empty_302_reg_10102 <= empty_302_fu_5944_p1;
        empty_303_reg_10107 <= empty_303_fu_5952_p2;
        tmp_45_reg_10117[33 : 2] <= tmp_45_fu_6003_p3[33 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln113_fu_3724_p2 == 1'd0))) begin
        add_ln113_reg_9216 <= add_ln113_fu_3735_p2;
        exitcond_flatten10112087_reg_9221 <= exitcond_flatten10112087_fu_3741_p2;
        p_mid11023_reg_9240 <= p_mid11023_fu_3762_p2;
        select_ln113_7_reg_9246 <= select_ln113_7_fu_3768_p3;
        select_ln113_reg_9233 <= select_ln113_fu_3746_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        add_ln121_1_reg_9791 <= add_ln121_1_fu_5233_p2;
        and_ln121_1_reg_9796 <= and_ln121_1_fu_5247_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        add_ln121_2_reg_10241 <= add_ln121_2_fu_6284_p2;
        and_ln121_2_reg_10246 <= and_ln121_2_fu_6299_p2;
        i_6_mid2_reg_10226 <= i_6_mid2_fu_6229_p3;
        select_ln113_18_reg_10216 <= select_ln113_18_fu_6115_p3;
        trunc_ln116_2_reg_10236 <= {{add_ln116_7_fu_6268_p2[63:3]}};
        zext_ln115_mid2_reg_10221[33 : 2] <= zext_ln115_mid2_fu_6207_p3[33 : 2];
        zext_ln116_7_reg_10231[31 : 0] <= zext_ln116_7_fu_6236_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        add_ln121_reg_9329 <= add_ln121_fu_4049_p2;
        and_ln121_reg_9334 <= and_ln121_fu_4063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state91) & (1'd1 == and_ln121_1_fu_5247_p2))) begin
        add_ln130_2_reg_9800 <= add_ln130_2_fu_5253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        add_ln130_4_mid2_reg_9314 <= add_ln130_4_mid2_fu_3958_p3;
        cmp17_i_mid1_reg_9309 <= cmp17_i_mid1_fu_3909_p2;
        i_2_mid2_reg_9319 <= i_2_mid2_fu_3980_p3;
        j_2_mid2_reg_9303 <= j_2_mid2_fu_3862_p3;
        select_ln113_6_reg_9298 <= select_ln113_6_fu_3846_p3;
        trunc_ln3_reg_9324 <= {{add_ln116_1_fu_4019_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state141) & (1'd1 == and_ln121_2_reg_10246))) begin
        add_ln130_6_reg_10250 <= add_ln130_6_fu_6328_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        add_ln130_7_mid2_reg_9776 <= add_ln130_7_mid2_fu_5142_p3;
        cmp17_i325_mid1_reg_9771 <= cmp17_i325_mid1_fu_5105_p2;
        i_3_mid2_reg_9781 <= i_3_mid2_fu_5164_p3;
        j_3_mid2_reg_9765 <= j_3_mid2_fu_5054_p3;
        select_ln113_14_reg_9760 <= select_ln113_14_fu_5038_p3;
        trunc_ln116_1_reg_9786 <= {{add_ln116_4_fu_5203_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (1'd1 == and_ln121_fu_4063_p2))) begin
        add_ln130_reg_9338 <= add_ln130_fu_4069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        add_ln44_1_reg_9824 <= add_ln44_1_fu_5345_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        add_ln44_2_reg_10274 <= add_ln44_2_fu_6421_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state190)) begin
        add_ln44_3_reg_10590 <= add_ln44_3_fu_7016_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state229)) begin
        add_ln44_4_reg_10878 <= add_ln44_4_fu_7571_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state269)) begin
        add_ln44_5_reg_11154 <= add_ln44_5_fu_8221_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        add_ln44_reg_9362 <= add_ln44_fu_4161_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state153)) begin
        add_ln45_10_reg_10401 <= add_ln45_10_fu_6794_p2;
        zext_ln46_6_reg_10406[7 : 2] <= zext_ln46_6_fu_6802_p1[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        add_ln45_11_reg_9889 <= add_ln45_11_fu_5483_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state192)) begin
        add_ln45_12_reg_10689 <= add_ln45_12_fu_7347_p2;
        zext_ln46_8_reg_10694[9 : 3] <= zext_ln46_8_fu_7355_p1[9 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state152)) begin
        add_ln45_13_reg_10334 <= add_ln45_13_fu_6563_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state191)) begin
        add_ln45_14_reg_10622 <= add_ln45_14_fu_7116_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state230)) begin
        add_ln45_15_reg_10914 <= add_ln45_15_fu_7716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln45_6_reg_8901 <= add_ln45_6_fu_3028_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd0))) begin
        add_ln45_7_reg_9453 <= add_ln45_7_fu_4384_p2;
        empty_282_reg_9500 <= empty_282_fu_4581_p2;
        icmp_ln46_1_reg_9438 <= icmp_ln46_1_fu_4328_p2;
        line_buffer_13_addr_2_reg_9490 <= zext_ln47_2_fu_4563_p1;
        line_buffer_14_addr_2_reg_9495 <= zext_ln47_2_fu_4563_p1;
        select_ln45_8_reg_9443 <= select_ln45_8_fu_4364_p3;
        select_ln46_10_reg_9475 <= select_ln46_10_fu_4547_p3;
        select_ln46_11_reg_9480 <= select_ln46_11_fu_4555_p3;
        select_ln46_6_reg_9458 <= select_ln46_6_fu_4448_p3;
        select_ln46_7_reg_9466 <= select_ln46_7_fu_4472_p3;
        select_ln46_9_reg_9470 <= select_ln46_9_fu_4533_p3;
        trunc_ln45_reg_9448 <= trunc_ln45_fu_4372_p1;
        zext_ln47_2_reg_9485[4 : 0] <= zext_ln47_2_fu_4563_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        add_ln45_8_reg_9956 <= add_ln45_8_fu_5730_p2;
        sext_ln46_3_reg_9961 <= sext_ln46_3_fu_5735_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        add_ln45_9_reg_9433 <= add_ln45_9_fu_4316_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state270)) begin
        add_ln46_14_reg_11172 <= add_ln46_14_fu_8319_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        add_ln54_1_reg_9566 <= add_ln54_1_fu_4672_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        add_ln54_2_reg_10023 <= add_ln54_2_fu_5820_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state166)) begin
        add_ln54_3_reg_10468 <= add_ln54_3_fu_6888_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state205)) begin
        add_ln54_4_reg_10756 <= add_ln54_4_fu_7441_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state244)) begin
        add_ln54_5_reg_11042 <= add_ln54_5_fu_8097_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        add_ln54_6_reg_11277 <= add_ln54_6_fu_8538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln54_reg_9065 <= add_ln54_fu_3405_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state269) & (icmp_ln44_5_fu_8215_p2 == 1'd0))) begin
        add_ln74_15_reg_11164 <= add_ln74_15_fu_8261_p2;
        zext_ln46_9_reg_11159[13 : 0] <= zext_ln46_9_fu_8257_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state139) & (icmp_ln113_2_fu_6017_p2 == 1'd0))) begin
        cmp17_i681_mid1_reg_10164 <= cmp17_i681_mid1_fu_6069_p2;
        empty_306_reg_10153 <= empty_306_fu_6047_p1;
        exitcond_flatten14052162_reg_10135 <= exitcond_flatten14052162_fu_6034_p2;
        select_ln113_16_reg_10147 <= select_ln113_16_fu_6039_p3;
        select_ln113_23_reg_10159 <= select_ln113_23_fu_6051_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd0))) begin
        empty_301_reg_9952 <= empty_301_fu_5713_p2;
        icmp_ln46_2_reg_9894 <= icmp_ln46_2_fu_5495_p2;
        line_buffer_7_addr_2_reg_9942 <= zext_ln47_4_fu_5695_p1;
        line_buffer_8_addr_2_reg_9947 <= zext_ln47_4_fu_5695_p1;
        select_ln45_14_reg_9899 <= select_ln45_14_fu_5535_p3;
        select_ln46_12_reg_9910 <= select_ln46_12_fu_5602_p3;
        select_ln46_13_reg_9918 <= select_ln46_13_fu_5630_p3;
        select_ln46_14_reg_9922 <= select_ln46_14_fu_5665_p3;
        select_ln46_15_reg_9927 <= select_ln46_15_fu_5679_p3;
        select_ln46_16_reg_9932 <= select_ln46_16_fu_5687_p3;
        trunc_ln45_1_reg_9904 <= trunc_ln45_1_fu_5543_p1;
        zext_ln47_4_reg_9937[4 : 0] <= zext_ln47_4_fu_5695_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd0))) begin
        empty_316_reg_10397 <= empty_316_fu_6777_p2;
        icmp_ln46_3_reg_10339 <= icmp_ln46_3_fu_6575_p2;
        line_buffer_1_addr_2_reg_10387 <= zext_ln47_7_fu_6759_p1;
        line_buffer_2_addr_2_reg_10392 <= zext_ln47_7_fu_6759_p1;
        select_ln45_19_reg_10344 <= select_ln45_19_fu_6613_p3;
        select_ln46_18_reg_10355 <= select_ln46_18_fu_6680_p3;
        select_ln46_19_reg_10363 <= select_ln46_19_fu_6704_p3;
        select_ln46_20_reg_10367[7 : 2] <= select_ln46_20_fu_6729_p3[7 : 2];
        select_ln46_21_reg_10372[7 : 2] <= select_ln46_21_fu_6743_p3[7 : 2];
        select_ln46_22_reg_10377 <= select_ln46_22_fu_6751_p3;
        trunc_ln45_2_reg_10349 <= trunc_ln45_2_fu_6621_p1;
        zext_ln47_7_reg_10382[4 : 0] <= zext_ln47_7_fu_6759_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd0))) begin
        empty_325_reg_10685 <= empty_325_fu_7330_p2;
        icmp_ln46_4_reg_10627 <= icmp_ln46_4_fu_7128_p2;
        line_buffer_4_addr_2_reg_10675 <= zext_ln47_10_fu_7312_p1;
        line_buffer_5_addr_2_reg_10680 <= zext_ln47_10_fu_7312_p1;
        select_ln45_24_reg_10632 <= select_ln45_24_fu_7166_p3;
        select_ln46_24_reg_10643 <= select_ln46_24_fu_7233_p3;
        select_ln46_25_reg_10651 <= select_ln46_25_fu_7257_p3;
        select_ln46_26_reg_10655[9 : 3] <= select_ln46_26_fu_7282_p3[9 : 3];
        select_ln46_27_reg_10660[9 : 3] <= select_ln46_27_fu_7296_p3[9 : 3];
        select_ln46_28_reg_10665 <= select_ln46_28_fu_7304_p3;
        trunc_ln45_3_reg_10637 <= trunc_ln45_3_fu_7174_p1;
        zext_ln47_10_reg_10670[4 : 0] <= zext_ln47_10_fu_7312_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state229) & (icmp_ln44_4_fu_7565_p2 == 1'd0))) begin
        empty_327_reg_10889 <= empty_327_fu_7581_p1;
        p_shl20_reg_10894[5 : 3] <= p_shl20_fu_7585_p3[5 : 3];
        zext_ln44_4_reg_10883[3 : 0] <= zext_ln44_4_fu_7577_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd0))) begin
        empty_340_reg_10976 <= empty_340_fu_7999_p2;
        icmp_ln46_5_reg_10919 <= icmp_ln46_5_fu_7728_p2;
        line_buffer_10_addr_2_reg_10966 <= zext_ln47_12_fu_7981_p1;
        line_buffer_11_addr_2_reg_10971 <= zext_ln47_12_fu_7981_p1;
        select_ln45_29_reg_10924 <= select_ln45_29_fu_7799_p3;
        select_ln45_33_reg_10929 <= select_ln45_33_fu_7855_p3;
        select_ln46_30_reg_10934 <= select_ln46_30_fu_7875_p3;
        select_ln46_31_reg_10942 <= select_ln46_31_fu_7899_p3;
        select_ln46_33_reg_10946[7 : 4] <= select_ln46_33_fu_7947_p3[7 : 4];
        select_ln46_34_reg_10951 <= select_ln46_34_fu_7965_p3;
        select_ln46_35_reg_10956 <= select_ln46_35_fu_7973_p3;
        zext_ln47_12_reg_10961[4 : 0] <= zext_ln47_12_fu_7981_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd0))) begin
        empty_348_reg_11215 <= empty_348_fu_8433_p2;
        line_buffer_16_addr_2_reg_11205 <= zext_ln47_14_fu_8415_p1;
        line_buffer_17_addr_2_reg_11210 <= zext_ln47_14_fu_8415_p1;
        select_ln46_37_reg_11177 <= select_ln46_37_fu_8337_p3;
        select_ln46_38_reg_11185 <= select_ln46_38_fu_8361_p3;
        select_ln46_39_reg_11189[10 : 2] <= select_ln46_39_fu_8399_p3[10 : 2];
        select_ln46_40_reg_11195 <= select_ln46_40_fu_8407_p3;
        zext_ln47_14_reg_11200[4 : 0] <= zext_ln47_14_fu_8415_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        gmem_addr_10_read_reg_9980 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        gmem_addr_11_read_reg_9632 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        gmem_addr_11_reg_9625 <= sext_ln77_1_fu_4764_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state161)) begin
        gmem_addr_12_read_reg_10425 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state127)) begin
        gmem_addr_13_read_reg_10089 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        gmem_addr_13_reg_10082 <= sext_ln77_2_fu_5912_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state200)) begin
        gmem_addr_14_read_reg_10713 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state239)) begin
        gmem_addr_15_read_reg_10999 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state177)) begin
        gmem_addr_16_read_reg_10534 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state170)) begin
        gmem_addr_16_reg_10527 <= sext_ln77_3_fu_6976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state279)) begin
        gmem_addr_17_read_reg_11239 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state216)) begin
        gmem_addr_18_read_reg_10822 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state209)) begin
        gmem_addr_18_reg_10815 <= sext_ln77_4_fu_7529_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state255)) begin
        gmem_addr_19_read_reg_11108 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state248)) begin
        gmem_addr_19_reg_11101 <= sext_ln77_5_fu_8189_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem_addr_1_read_reg_9022 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state294)) begin
        gmem_addr_20_read_reg_11338 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state287)) begin
        gmem_addr_20_reg_11331 <= sext_ln77_6_fu_8617_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        gmem_addr_6_read_reg_9523 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        gmem_addr_9_read_reg_9121 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        gmem_addr_9_reg_9114 <= sext_ln77_fu_3519_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        hight_read_reg_8764 <= hight;
        image_r_read_reg_8759 <= image_r;
        output_conv1_read_reg_8752 <= output_conv1;
        output_conv2_read_reg_8739 <= output_conv2;
        output_conv3_read_reg_8726 <= output_conv3;
        output_conv4_read_reg_8713 <= output_conv4;
        output_conv5_read_reg_8700 <= output_conv5;
        output_conv6_read_reg_8687 <= output_conv6;
        output_conv7_read_reg_8675 <= output_conv7;
        output_pooling1_read_reg_8746 <= output_pooling1;
        output_pooling2_read_reg_8733 <= output_pooling2;
        output_pooling3_read_reg_8720 <= output_pooling3;
        output_upsampling1_read_reg_8707 <= output_upsampling1;
        output_upsampling2_read_reg_8694 <= output_upsampling2;
        output_upsampling3_read_reg_8681 <= output_upsampling3;
        shl_ln38_reg_8843[31 : 1] <= shl_ln38_fu_2874_p2[31 : 1];
        sub17_i_reg_8862[31 : 1] <= sub17_i_fu_2886_p2[31 : 1];
        sub31_i_reg_8856[31 : 1] <= sub31_i_fu_2880_p2[31 : 1];
        width_read_reg_8772 <= width;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        icmp2419_reg_9169 <= icmp2419_fu_3577_p2;
        icmp_ln121_reg_9176 <= icmp_ln121_fu_3583_p2;
        mul_ln108_reg_9156 <= mul_ln108_fu_3554_p2;
        sext_ln113_1_reg_9146 <= sext_ln113_1_fu_3545_p1;
        sext_ln113_reg_9139 <= sext_ln113_fu_3542_p1;
        tmp_s_reg_9164[67 : 4] <= tmp_s_fu_3560_p3[67 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1))) begin
        icmp_ln152_reg_10324 <= icmp_ln152_fu_6490_p2;
        mul_ln147_reg_10310 <= mul_ln147_fu_6474_p2;
        shl_ln150_reg_10303[31 : 1] <= shl_ln150_fu_6455_p2[31 : 1];
        tmp_47_reg_10318[66 : 3] <= tmp_47_fu_6481_p3[66 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_3022_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln46_reg_8906 <= icmp_ln46_fu_3043_p2;
        line_buffer_19_addr_2_reg_8955 <= zext_ln47_fu_3273_p1;
        line_buffer_20_addr_2_reg_8960 <= zext_ln47_fu_3273_p1;
        select_ln45_2_reg_8911 <= select_ln45_2_fu_3105_p3;
        select_ln45_5_reg_8916 <= select_ln45_5_fu_3157_p3;
        select_ln46_1_reg_8929 <= select_ln46_1_fu_3201_p3;
        select_ln46_2_reg_8933[10 : 2] <= select_ln46_2_fu_3239_p3[10 : 2];
        select_ln46_3_reg_8938 <= select_ln46_3_fu_3257_p3;
        select_ln46_4_reg_8943 <= select_ln46_4_fu_3265_p3;
        select_ln46_reg_8921 <= select_ln46_fu_3177_p3;
        zext_ln47_reg_8950[4 : 0] <= zext_ln47_fu_3273_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (icmp_ln54_1_fu_4667_p2 == 1'd0))) begin
        icmp_ln55_1_reg_9576 <= icmp_ln55_1_fu_4682_p2;
        trunc_ln54_1_reg_9571 <= trunc_ln54_1_fu_4678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state116) & (icmp_ln54_2_fu_5815_p2 == 1'd0))) begin
        icmp_ln55_2_reg_10033 <= icmp_ln55_2_fu_5830_p2;
        trunc_ln54_2_reg_10028 <= trunc_ln54_2_fu_5826_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state166) & (icmp_ln54_3_fu_6883_p2 == 1'd0))) begin
        icmp_ln55_3_reg_10478 <= icmp_ln55_3_fu_6898_p2;
        trunc_ln54_3_reg_10473 <= trunc_ln54_3_fu_6894_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state205) & (icmp_ln54_4_fu_7436_p2 == 1'd0))) begin
        icmp_ln55_4_reg_10766 <= icmp_ln55_4_fu_7451_p2;
        trunc_ln54_4_reg_10761 <= trunc_ln54_4_fu_7447_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state244) & (icmp_ln54_5_fu_8092_p2 == 1'd0))) begin
        icmp_ln55_5_reg_11052 <= icmp_ln55_5_fu_8107_p2;
        trunc_ln54_5_reg_11047 <= trunc_ln54_5_fu_8103_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state283) & (icmp_ln54_6_fu_8533_p2 == 1'd0))) begin
        icmp_ln55_6_reg_11287 <= icmp_ln55_6_fu_8548_p2;
        trunc_ln54_6_reg_11282 <= trunc_ln54_6_fu_8544_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln54_fu_3400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln55_reg_9075 <= icmp_ln55_fu_3415_p2;
        trunc_ln54_reg_9070 <= trunc_ln54_fu_3411_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state243)) begin
        line_buffer_10_load_1_reg_11014 <= line_buffer_10_q1;
        line_buffer_10_load_2_reg_11029 <= line_buffer_10_q0;
        line_buffer_11_load_1_reg_11019 <= line_buffer_11_q1;
        line_buffer_11_load_2_reg_11034 <= line_buffer_11_q0;
        line_buffer_9_load_1_reg_11024 <= line_buffer_9_q0;
        line_buffer_9_load_reg_11009 <= line_buffer_9_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state246)) begin
        line_buffer_10_load_3_reg_11086 <= line_buffer_10_q1;
        line_buffer_11_load_3_reg_11091 <= line_buffer_11_q1;
        line_buffer_9_load_2_reg_11081 <= line_buffer_9_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        line_buffer_12_load_1_reg_9548 <= line_buffer_12_q0;
        line_buffer_12_load_reg_9533 <= line_buffer_12_q1;
        line_buffer_13_load_1_reg_9538 <= line_buffer_13_q1;
        line_buffer_13_load_2_reg_9553 <= line_buffer_13_q0;
        line_buffer_14_load_1_reg_9543 <= line_buffer_14_q1;
        line_buffer_14_load_2_reg_9558 <= line_buffer_14_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        line_buffer_12_load_2_reg_9605 <= line_buffer_12_q1;
        line_buffer_13_load_3_reg_9610 <= line_buffer_13_q1;
        line_buffer_14_load_3_reg_9615 <= line_buffer_14_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state282)) begin
        line_buffer_15_load_1_reg_11259 <= line_buffer_15_q0;
        line_buffer_15_load_reg_11244 <= line_buffer_15_q1;
        line_buffer_16_load_1_reg_11249 <= line_buffer_16_q1;
        line_buffer_16_load_2_reg_11264 <= line_buffer_16_q0;
        line_buffer_17_load_1_reg_11254 <= line_buffer_17_q1;
        line_buffer_17_load_2_reg_11269 <= line_buffer_17_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state285)) begin
        line_buffer_15_load_2_reg_11311 <= line_buffer_15_q1;
        line_buffer_16_load_3_reg_11316 <= line_buffer_16_q1;
        line_buffer_17_load_3_reg_11321 <= line_buffer_17_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        line_buffer_18_load_1_reg_9047 <= line_buffer_18_q0;
        line_buffer_18_load_reg_9032 <= line_buffer_18_q1;
        line_buffer_19_load_1_reg_9037 <= line_buffer_19_q1;
        line_buffer_19_load_2_reg_9052 <= line_buffer_19_q0;
        line_buffer_20_load_1_reg_9042 <= line_buffer_20_q1;
        line_buffer_20_load_2_reg_9057 <= line_buffer_20_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        line_buffer_18_load_2_reg_9094 <= line_buffer_18_q1;
        line_buffer_19_load_3_reg_9099 <= line_buffer_19_q1;
        line_buffer_20_load_3_reg_9104 <= line_buffer_20_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state165)) begin
        line_buffer_1_load_1_reg_10440 <= line_buffer_1_252_q1;
        line_buffer_1_load_2_reg_10455 <= line_buffer_1_252_q0;
        line_buffer_2_load_1_reg_10445 <= line_buffer_2_q1;
        line_buffer_2_load_2_reg_10460 <= line_buffer_2_q0;
        line_buffer_load_1_reg_10450 <= line_buffer_q0;
        line_buffer_load_reg_10435 <= line_buffer_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state168)) begin
        line_buffer_1_load_3_reg_10512 <= line_buffer_1_252_q1;
        line_buffer_2_load_3_reg_10517 <= line_buffer_2_q1;
        line_buffer_load_2_reg_10507 <= line_buffer_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state204)) begin
        line_buffer_3_load_1_reg_10738 <= line_buffer_3_q0;
        line_buffer_3_load_reg_10723 <= line_buffer_3_q1;
        line_buffer_4_load_1_reg_10728 <= line_buffer_4_q1;
        line_buffer_4_load_2_reg_10743 <= line_buffer_4_q0;
        line_buffer_5_load_1_reg_10733 <= line_buffer_5_q1;
        line_buffer_5_load_2_reg_10748 <= line_buffer_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state207)) begin
        line_buffer_3_load_2_reg_10795 <= line_buffer_3_q1;
        line_buffer_4_load_3_reg_10800 <= line_buffer_4_q1;
        line_buffer_5_load_3_reg_10805 <= line_buffer_5_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        line_buffer_6_load_1_reg_10005 <= line_buffer_6_q0;
        line_buffer_6_load_reg_9990 <= line_buffer_6_q1;
        line_buffer_7_load_1_reg_9995 <= line_buffer_7_q1;
        line_buffer_7_load_2_reg_10010 <= line_buffer_7_q0;
        line_buffer_8_load_1_reg_10000 <= line_buffer_8_q1;
        line_buffer_8_load_2_reg_10015 <= line_buffer_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        line_buffer_6_load_2_reg_10062 <= line_buffer_6_q1;
        line_buffer_7_load_3_reg_10067 <= line_buffer_7_q1;
        line_buffer_8_load_3_reg_10072 <= line_buffer_8_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        max_val_8_reg_9810 <= line_buffer_0_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state143)) begin
        max_val_9_reg_10260 <= line_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        max_val_reg_9348 <= line_buffer_0_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state229) & (icmp_ln44_4_fu_7565_p2 == 1'd1))) begin
        mul_ln150_reg_10906 <= mul_ln150_fu_7593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state271) & (empty_348_reg_11215 == 1'd0))) begin
        or_ln50_6_reg_11224 <= or_ln50_6_fu_8467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd0))) begin
        p_shl10_reg_9372[6 : 3] <= p_shl10_fu_4175_p3[6 : 3];
        zext_ln44_reg_9367[4 : 0] <= zext_ln44_fu_4167_p1[4 : 0];
        zext_ln45_2_reg_9377[11 : 0] <= zext_ln45_2_fu_4193_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd0))) begin
        p_shl15_reg_9834[5 : 3] <= p_shl15_fu_5359_p3[5 : 3];
        zext_ln44_1_reg_9829[3 : 0] <= zext_ln44_1_fu_5351_p1[3 : 0];
        zext_ln45_3_reg_9839[8 : 0] <= zext_ln45_3_fu_5377_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd0))) begin
        p_shl18_reg_10284[5 : 3] <= p_shl18_fu_6435_p3[5 : 3];
        zext_ln44_2_reg_10279[3 : 0] <= zext_ln44_2_fu_6427_p1[3 : 0];
        zext_ln45_4_reg_10289[6 : 4] <= zext_ln45_4_fu_6451_p1[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd0))) begin
        p_shl19_reg_10600[5 : 3] <= p_shl19_fu_7030_p3[5 : 3];
        zext_ln44_3_reg_10595[3 : 0] <= zext_ln44_3_fu_7022_p1[3 : 0];
        zext_ln45_5_reg_10605[8 : 6] <= zext_ln45_5_fu_7046_p1[8 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state298) | (1'b1 == ap_CS_fsm_state259) | (1'b1 == ap_CS_fsm_state220) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state31))) begin
        reg_2870 <= grp_fu_2854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sext_ln46_2_reg_9000 <= sext_ln46_2_fu_3304_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state271)) begin
        sext_ln46_reg_11219[33 : 2] <= sext_ln46_fu_8443_p1[33 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln113_fu_3724_p2 == 1'd1))) begin
        sub17_i177_reg_9263[31 : 1] <= sub17_i177_fu_3781_p2[31 : 1];
        sub31_i192_reg_9258[31 : 1] <= sub31_i192_fu_3776_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state228)) begin
        sub17_i392_reg_10840[31 : 1] <= sub17_i392_fu_7557_p2[31 : 1];
        sub31_i405_reg_10835[31 : 1] <= sub31_i405_fu_7552_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state89) & (icmp_ln113_1_fu_4915_p2 == 1'd1))) begin
        sub17_i533_reg_9724[31 : 1] <= sub17_i533_fu_4962_p2[31 : 1];
        sub31_i548_reg_9719[31 : 1] <= sub31_i548_fu_4957_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state189)) begin
        sub17_i781_reg_10552[31 : 1] <= sub17_i781_fu_7002_p2[31 : 1];
        zext_ln147_2_reg_10547[63 : 0] <= zext_ln147_2_fu_6999_p1[63 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state139) & (icmp_ln113_2_fu_6017_p2 == 1'd1))) begin
        sub17_i924_reg_10181[31 : 1] <= sub17_i924_fu_6079_p2[31 : 1];
        sub31_i939_reg_10176[31 : 1] <= sub31_i939_fu_6074_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd1))) begin
        tmp_40_reg_9424[66 : 3] <= tmp_40_fu_4197_p3[66 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        trunc_ln130_1_reg_9805 <= {{add_ln130_3_fu_5269_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state142)) begin
        trunc_ln130_2_reg_10255 <= {{add_ln130_5_fu_6345_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln50_fu_3336_p2 == 1'd0) & (empty_259_fu_3320_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln2_reg_9011 <= {{add_ln51_2_fu_3372_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) & (or_ln50_1_fu_4607_p2 == 1'd0) & (empty_282_reg_9500 == 1'd0))) begin
        trunc_ln51_1_reg_9512 <= {{add_ln51_5_fu_4639_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state103) & (or_ln50_2_fu_5751_p2 == 1'd0) & (empty_301_reg_9952 == 1'd0))) begin
        trunc_ln51_2_reg_9969 <= {{add_ln51_8_fu_5787_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state153) & (or_ln50_3_fu_6818_p2 == 1'd0) & (empty_316_reg_10397 == 1'd0))) begin
        trunc_ln51_3_reg_10414 <= {{add_ln51_11_fu_6855_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state192) & (or_ln50_4_fu_7371_p2 == 1'd0) & (empty_325_reg_10685 == 1'd0))) begin
        trunc_ln51_4_reg_10702 <= {{add_ln51_14_fu_7408_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state231) & (or_ln50_5_fu_8028_p2 == 1'd0) & (empty_340_reg_10976 == 1'd0))) begin
        trunc_ln51_5_reg_10988 <= {{add_ln51_16_fu_8064_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state271) & (or_ln50_6_fu_8467_p2 == 1'd0) & (empty_348_reg_11215 == 1'd0))) begin
        trunc_ln51_6_reg_11228 <= {{add_ln51_19_fu_8504_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        trunc_ln5_reg_9343 <= {{add_ln130_1_fu_4085_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state69) & (select_ln46_7_reg_9466 == 1'd1))) begin
        trunc_ln77_1_reg_9620 <= {{add_ln77_3_fu_4749_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state119) & (select_ln46_13_reg_9918 == 1'd1))) begin
        trunc_ln77_2_reg_10077 <= {{add_ln77_5_fu_5897_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln46_19_reg_10363 == 1'd1) & (1'b1 == ap_CS_fsm_state169))) begin
        trunc_ln77_3_reg_10522 <= {{add_ln77_7_fu_6961_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln46_25_reg_10651 == 1'd1) & (1'b1 == ap_CS_fsm_state208))) begin
        trunc_ln77_4_reg_10810 <= {{add_ln77_9_fu_7514_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln46_31_reg_10942 == 1'd1) & (1'b1 == ap_CS_fsm_state247))) begin
        trunc_ln77_5_reg_11096 <= {{add_ln77_11_fu_8174_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln46_38_reg_11185 == 1'd1) & (1'b1 == ap_CS_fsm_state286))) begin
        trunc_ln77_6_reg_11326 <= {{add_ln77_13_fu_8602_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (select_ln46_1_reg_8929 == 1'd1))) begin
        trunc_ln7_reg_9109 <= {{add_ln77_1_fu_3504_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state231)) begin
        zext_ln46_10_reg_10980[11 : 0] <= zext_ln46_10_fu_8012_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        zext_ln46_1_reg_9504[10 : 0] <= zext_ln46_1_fu_4591_p1[10 : 0];
    end
end

always @ (*) begin
    if (((1'd1 == and_ln121_1_reg_9796) & (gmem_BVALID == 1'b0))) begin
        ap_ST_fsm_state100_blk = 1'b1;
    end else begin
        ap_ST_fsm_state100_blk = 1'b0;
    end
end

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state104_blk = 1'b1;
    end else begin
        ap_ST_fsm_state104_blk = 1'b0;
    end
end

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state111_blk = 1'b1;
    end else begin
        ap_ST_fsm_state111_blk = 1'b0;
    end
end

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state117_on_subcall_done)) begin
        ap_ST_fsm_state117_blk = 1'b1;
    end else begin
        ap_ST_fsm_state117_blk = 1'b0;
    end
end

assign ap_ST_fsm_state118_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_done == 1'b0)) begin
        ap_ST_fsm_state119_blk = 1'b1;
    end else begin
        ap_ST_fsm_state119_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state120_blk = 1'b1;
    end else begin
        ap_ST_fsm_state120_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_done == 1'b0)) begin
        ap_ST_fsm_state121_blk = 1'b1;
    end else begin
        ap_ST_fsm_state121_blk = 1'b0;
    end
end

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state127_blk = 1'b1;
    end else begin
        ap_ST_fsm_state127_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state128_blk = 1'b1;
    end else begin
        ap_ST_fsm_state128_blk = 1'b0;
    end
end

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state132_blk = 1'b1;
    end else begin
        ap_ST_fsm_state132_blk = 1'b0;
    end
end

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

always @ (*) begin
    if (((select_ln46_13_reg_9918 == 1'd1) & (gmem_BVALID == 1'b0))) begin
        ap_ST_fsm_state137_blk = 1'b1;
    end else begin
        ap_ST_fsm_state137_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_done == 1'b0)) begin
        ap_ST_fsm_state138_blk = 1'b1;
    end else begin
        ap_ST_fsm_state138_blk = 1'b0;
    end
end

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_done == 1'b0)) begin
        ap_ST_fsm_state141_blk = 1'b1;
    end else begin
        ap_ST_fsm_state141_blk = 1'b0;
    end
end

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

always @ (*) begin
    if (((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_done == 1'b0))) begin
        ap_ST_fsm_state144_blk = 1'b1;
    end else begin
        ap_ST_fsm_state144_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state145_blk = 1'b1;
    end else begin
        ap_ST_fsm_state145_blk = 1'b0;
    end
end

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

assign ap_ST_fsm_state148_blk = 1'b0;

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if (((1'd1 == and_ln121_2_reg_10246) & (gmem_BVALID == 1'b0))) begin
        ap_ST_fsm_state150_blk = 1'b1;
    end else begin
        ap_ST_fsm_state150_blk = 1'b0;
    end
end

assign ap_ST_fsm_state151_blk = 1'b0;

assign ap_ST_fsm_state152_blk = 1'b0;

assign ap_ST_fsm_state153_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state154_blk = 1'b1;
    end else begin
        ap_ST_fsm_state154_blk = 1'b0;
    end
end

assign ap_ST_fsm_state155_blk = 1'b0;

assign ap_ST_fsm_state156_blk = 1'b0;

assign ap_ST_fsm_state157_blk = 1'b0;

assign ap_ST_fsm_state158_blk = 1'b0;

assign ap_ST_fsm_state159_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state160_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state161_blk = 1'b1;
    end else begin
        ap_ST_fsm_state161_blk = 1'b0;
    end
end

assign ap_ST_fsm_state162_blk = 1'b0;

assign ap_ST_fsm_state163_blk = 1'b0;

assign ap_ST_fsm_state164_blk = 1'b0;

assign ap_ST_fsm_state165_blk = 1'b0;

assign ap_ST_fsm_state166_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state167_on_subcall_done)) begin
        ap_ST_fsm_state167_blk = 1'b1;
    end else begin
        ap_ST_fsm_state167_blk = 1'b0;
    end
end

assign ap_ST_fsm_state168_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_done == 1'b0)) begin
        ap_ST_fsm_state169_blk = 1'b1;
    end else begin
        ap_ST_fsm_state169_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state170_blk = 1'b1;
    end else begin
        ap_ST_fsm_state170_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_done == 1'b0)) begin
        ap_ST_fsm_state171_blk = 1'b1;
    end else begin
        ap_ST_fsm_state171_blk = 1'b0;
    end
end

assign ap_ST_fsm_state172_blk = 1'b0;

assign ap_ST_fsm_state173_blk = 1'b0;

assign ap_ST_fsm_state174_blk = 1'b0;

assign ap_ST_fsm_state175_blk = 1'b0;

assign ap_ST_fsm_state176_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state177_blk = 1'b1;
    end else begin
        ap_ST_fsm_state177_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state178_blk = 1'b1;
    end else begin
        ap_ST_fsm_state178_blk = 1'b0;
    end
end

assign ap_ST_fsm_state179_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state17_on_subcall_done)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state180_blk = 1'b0;

assign ap_ST_fsm_state181_blk = 1'b0;

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state182_blk = 1'b1;
    end else begin
        ap_ST_fsm_state182_blk = 1'b0;
    end
end

assign ap_ST_fsm_state183_blk = 1'b0;

assign ap_ST_fsm_state184_blk = 1'b0;

assign ap_ST_fsm_state185_blk = 1'b0;

assign ap_ST_fsm_state186_blk = 1'b0;

always @ (*) begin
    if (((select_ln46_19_reg_10363 == 1'd1) & (gmem_BVALID == 1'b0))) begin
        ap_ST_fsm_state187_blk = 1'b1;
    end else begin
        ap_ST_fsm_state187_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_done == 1'b0)) begin
        ap_ST_fsm_state188_blk = 1'b1;
    end else begin
        ap_ST_fsm_state188_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_done == 1'b0)) begin
        ap_ST_fsm_state189_blk = 1'b1;
    end else begin
        ap_ST_fsm_state189_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state190_blk = 1'b0;

assign ap_ST_fsm_state191_blk = 1'b0;

assign ap_ST_fsm_state192_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state193_blk = 1'b1;
    end else begin
        ap_ST_fsm_state193_blk = 1'b0;
    end
end

assign ap_ST_fsm_state194_blk = 1'b0;

assign ap_ST_fsm_state195_blk = 1'b0;

assign ap_ST_fsm_state196_blk = 1'b0;

assign ap_ST_fsm_state197_blk = 1'b0;

assign ap_ST_fsm_state198_blk = 1'b0;

assign ap_ST_fsm_state199_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state200_blk = 1'b1;
    end else begin
        ap_ST_fsm_state200_blk = 1'b0;
    end
end

assign ap_ST_fsm_state201_blk = 1'b0;

assign ap_ST_fsm_state202_blk = 1'b0;

assign ap_ST_fsm_state203_blk = 1'b0;

assign ap_ST_fsm_state204_blk = 1'b0;

assign ap_ST_fsm_state205_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state206_on_subcall_done)) begin
        ap_ST_fsm_state206_blk = 1'b1;
    end else begin
        ap_ST_fsm_state206_blk = 1'b0;
    end
end

assign ap_ST_fsm_state207_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_done == 1'b0)) begin
        ap_ST_fsm_state208_blk = 1'b1;
    end else begin
        ap_ST_fsm_state208_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state209_blk = 1'b1;
    end else begin
        ap_ST_fsm_state209_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_done == 1'b0)) begin
        ap_ST_fsm_state210_blk = 1'b1;
    end else begin
        ap_ST_fsm_state210_blk = 1'b0;
    end
end

assign ap_ST_fsm_state211_blk = 1'b0;

assign ap_ST_fsm_state212_blk = 1'b0;

assign ap_ST_fsm_state213_blk = 1'b0;

assign ap_ST_fsm_state214_blk = 1'b0;

assign ap_ST_fsm_state215_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state216_blk = 1'b1;
    end else begin
        ap_ST_fsm_state216_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state217_blk = 1'b1;
    end else begin
        ap_ST_fsm_state217_blk = 1'b0;
    end
end

assign ap_ST_fsm_state218_blk = 1'b0;

assign ap_ST_fsm_state219_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state220_blk = 1'b0;

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state221_blk = 1'b1;
    end else begin
        ap_ST_fsm_state221_blk = 1'b0;
    end
end

assign ap_ST_fsm_state222_blk = 1'b0;

assign ap_ST_fsm_state223_blk = 1'b0;

assign ap_ST_fsm_state224_blk = 1'b0;

assign ap_ST_fsm_state225_blk = 1'b0;

always @ (*) begin
    if (((select_ln46_25_reg_10651 == 1'd1) & (gmem_BVALID == 1'b0))) begin
        ap_ST_fsm_state226_blk = 1'b1;
    end else begin
        ap_ST_fsm_state226_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_done == 1'b0)) begin
        ap_ST_fsm_state227_blk = 1'b1;
    end else begin
        ap_ST_fsm_state227_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_done == 1'b0)) begin
        ap_ST_fsm_state228_blk = 1'b1;
    end else begin
        ap_ST_fsm_state228_blk = 1'b0;
    end
end

assign ap_ST_fsm_state229_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state230_blk = 1'b0;

assign ap_ST_fsm_state231_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state232_blk = 1'b1;
    end else begin
        ap_ST_fsm_state232_blk = 1'b0;
    end
end

assign ap_ST_fsm_state233_blk = 1'b0;

assign ap_ST_fsm_state234_blk = 1'b0;

assign ap_ST_fsm_state235_blk = 1'b0;

assign ap_ST_fsm_state236_blk = 1'b0;

assign ap_ST_fsm_state237_blk = 1'b0;

assign ap_ST_fsm_state238_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state239_blk = 1'b1;
    end else begin
        ap_ST_fsm_state239_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state240_blk = 1'b0;

assign ap_ST_fsm_state241_blk = 1'b0;

assign ap_ST_fsm_state242_blk = 1'b0;

assign ap_ST_fsm_state243_blk = 1'b0;

assign ap_ST_fsm_state244_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state245_on_subcall_done)) begin
        ap_ST_fsm_state245_blk = 1'b1;
    end else begin
        ap_ST_fsm_state245_blk = 1'b0;
    end
end

assign ap_ST_fsm_state246_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_done == 1'b0)) begin
        ap_ST_fsm_state247_blk = 1'b1;
    end else begin
        ap_ST_fsm_state247_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state248_blk = 1'b1;
    end else begin
        ap_ST_fsm_state248_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_done == 1'b0)) begin
        ap_ST_fsm_state249_blk = 1'b1;
    end else begin
        ap_ST_fsm_state249_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state250_blk = 1'b0;

assign ap_ST_fsm_state251_blk = 1'b0;

assign ap_ST_fsm_state252_blk = 1'b0;

assign ap_ST_fsm_state253_blk = 1'b0;

assign ap_ST_fsm_state254_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state255_blk = 1'b1;
    end else begin
        ap_ST_fsm_state255_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state256_blk = 1'b1;
    end else begin
        ap_ST_fsm_state256_blk = 1'b0;
    end
end

assign ap_ST_fsm_state257_blk = 1'b0;

assign ap_ST_fsm_state258_blk = 1'b0;

assign ap_ST_fsm_state259_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state260_blk = 1'b1;
    end else begin
        ap_ST_fsm_state260_blk = 1'b0;
    end
end

assign ap_ST_fsm_state261_blk = 1'b0;

assign ap_ST_fsm_state262_blk = 1'b0;

assign ap_ST_fsm_state263_blk = 1'b0;

assign ap_ST_fsm_state264_blk = 1'b0;

always @ (*) begin
    if (((select_ln46_31_reg_10942 == 1'd1) & (gmem_BVALID == 1'b0))) begin
        ap_ST_fsm_state265_blk = 1'b1;
    end else begin
        ap_ST_fsm_state265_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_done == 1'b0)) begin
        ap_ST_fsm_state266_blk = 1'b1;
    end else begin
        ap_ST_fsm_state266_blk = 1'b0;
    end
end

assign ap_ST_fsm_state267_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_done == 1'b0)) begin
        ap_ST_fsm_state268_blk = 1'b1;
    end else begin
        ap_ST_fsm_state268_blk = 1'b0;
    end
end

assign ap_ST_fsm_state269_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state270_blk = 1'b0;

assign ap_ST_fsm_state271_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state272_blk = 1'b1;
    end else begin
        ap_ST_fsm_state272_blk = 1'b0;
    end
end

assign ap_ST_fsm_state273_blk = 1'b0;

assign ap_ST_fsm_state274_blk = 1'b0;

assign ap_ST_fsm_state275_blk = 1'b0;

assign ap_ST_fsm_state276_blk = 1'b0;

assign ap_ST_fsm_state277_blk = 1'b0;

assign ap_ST_fsm_state278_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state279_blk = 1'b1;
    end else begin
        ap_ST_fsm_state279_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state280_blk = 1'b0;

assign ap_ST_fsm_state281_blk = 1'b0;

assign ap_ST_fsm_state282_blk = 1'b0;

assign ap_ST_fsm_state283_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state284_on_subcall_done)) begin
        ap_ST_fsm_state284_blk = 1'b1;
    end else begin
        ap_ST_fsm_state284_blk = 1'b0;
    end
end

assign ap_ST_fsm_state285_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_done == 1'b0)) begin
        ap_ST_fsm_state286_blk = 1'b1;
    end else begin
        ap_ST_fsm_state286_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state287_blk = 1'b1;
    end else begin
        ap_ST_fsm_state287_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_done == 1'b0)) begin
        ap_ST_fsm_state288_blk = 1'b1;
    end else begin
        ap_ST_fsm_state288_blk = 1'b0;
    end
end

assign ap_ST_fsm_state289_blk = 1'b0;

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state290_blk = 1'b0;

assign ap_ST_fsm_state291_blk = 1'b0;

assign ap_ST_fsm_state292_blk = 1'b0;

assign ap_ST_fsm_state293_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state294_blk = 1'b1;
    end else begin
        ap_ST_fsm_state294_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state295_blk = 1'b1;
    end else begin
        ap_ST_fsm_state295_blk = 1'b0;
    end
end

assign ap_ST_fsm_state296_blk = 1'b0;

assign ap_ST_fsm_state297_blk = 1'b0;

assign ap_ST_fsm_state298_blk = 1'b0;

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state299_blk = 1'b1;
    end else begin
        ap_ST_fsm_state299_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state300_blk = 1'b0;

assign ap_ST_fsm_state301_blk = 1'b0;

assign ap_ST_fsm_state302_blk = 1'b0;

assign ap_ST_fsm_state303_blk = 1'b0;

always @ (*) begin
    if (((select_ln46_38_reg_11185 == 1'd1) & (gmem_BVALID == 1'b0))) begin
        ap_ST_fsm_state304_blk = 1'b1;
    end else begin
        ap_ST_fsm_state304_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_done == 1'b0)) begin
        ap_ST_fsm_state305_blk = 1'b1;
    end else begin
        ap_ST_fsm_state305_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if (((select_ln46_1_reg_8929 == 1'd1) & (gmem_BVALID == 1'b0))) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_done == 1'b0)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

always @ (*) begin
    if (((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_done == 1'b0))) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln121_reg_9334) & (gmem_BVALID == 1'b0))) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state67_on_subcall_done)) begin
        ap_ST_fsm_state67_blk = 1'b1;
    end else begin
        ap_ST_fsm_state67_blk = 1'b0;
    end
end

assign ap_ST_fsm_state68_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_done == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state70_blk = 1'b1;
    end else begin
        ap_ST_fsm_state70_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_done == 1'b0)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state82_blk = 1'b1;
    end else begin
        ap_ST_fsm_state82_blk = 1'b0;
    end
end

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

always @ (*) begin
    if (((select_ln46_7_reg_9466 == 1'd1) & (gmem_BVALID == 1'b0))) begin
        ap_ST_fsm_state87_blk = 1'b1;
    end else begin
        ap_ST_fsm_state87_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_done == 1'b0)) begin
        ap_ST_fsm_state88_blk = 1'b1;
    end else begin
        ap_ST_fsm_state88_blk = 1'b0;
    end
end

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

always @ (*) begin
    if ((grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_done == 1'b0)) begin
        ap_ST_fsm_state91_blk = 1'b1;
    end else begin
        ap_ST_fsm_state91_blk = 1'b0;
    end
end

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

always @ (*) begin
    if (((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_done == 1'b0))) begin
        ap_ST_fsm_state94_blk = 1'b1;
    end else begin
        ap_ST_fsm_state94_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state95_blk = 1'b1;
    end else begin
        ap_ST_fsm_state95_blk = 1'b0;
    end
end

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) & (icmp_ln44_5_fu_8215_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state280) & (or_ln50_6_reg_11224 == 1'd0) & (empty_348_reg_11215 == 1'd0))) begin
        ap_phi_mux_cond_i46_phi_fu_2460_p4 = bitcast_ln51_6_fu_8529_p1;
    end else begin
        ap_phi_mux_cond_i46_phi_fu_2460_p4 = cond_i46_reg_2456;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) & (icmp_ln44_5_fu_8215_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state287) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln77_6_fu_8617_p1;
    end else if (((1'b1 == ap_CS_fsm_state272) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln51_6_fu_8519_p1;
    end else if (((1'b1 == ap_CS_fsm_state248) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln77_5_fu_8189_p1;
    end else if (((1'b1 == ap_CS_fsm_state232) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln51_5_fu_8079_p1;
    end else if (((1'b1 == ap_CS_fsm_state209) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln77_4_fu_7529_p1;
    end else if (((1'b1 == ap_CS_fsm_state193) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln51_4_fu_7423_p1;
    end else if (((1'b1 == ap_CS_fsm_state170) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln77_3_fu_6976_p1;
    end else if (((1'b1 == ap_CS_fsm_state154) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln51_3_fu_6870_p1;
    end else if (((1'b1 == ap_CS_fsm_state120) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln77_2_fu_5912_p1;
    end else if (((1'b1 == ap_CS_fsm_state104) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln51_2_fu_5802_p1;
    end else if (((1'b1 == ap_CS_fsm_state70) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln77_1_fu_4764_p1;
    end else if (((1'b1 == ap_CS_fsm_state54) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln51_1_fu_4654_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln77_fu_3519_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = sext_ln51_fu_3387_p1;
    end else if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARBURST;
    end else begin
        gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARCACHE;
    end else begin
        gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARID;
    end else begin
        gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state287) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state272) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state248) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state232) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state209) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state193) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state170) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state154) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state120) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state104) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state70) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state54) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (gmem_ARREADY == 1'b1)))) begin
        gmem_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARLOCK;
    end else begin
        gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARPROT;
    end else begin
        gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARQOS;
    end else begin
        gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARREGION;
    end else begin
        gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARSIZE;
    end else begin
        gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARUSER;
    end else begin
        gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state287) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state272) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state248) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state232) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state209) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state193) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state170) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state154) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state120) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state104) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state70) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state54) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (gmem_ARREADY == 1'b1)))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state295) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWADDR = gmem_addr_20_reg_11331;
    end else if (((1'b1 == ap_CS_fsm_state256) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWADDR = gmem_addr_19_reg_11101;
    end else if (((1'b1 == ap_CS_fsm_state217) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWADDR = gmem_addr_18_reg_10815;
    end else if (((1'b1 == ap_CS_fsm_state178) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWADDR = gmem_addr_16_reg_10527;
    end else if ((~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state144))) begin
        gmem_AWADDR = sext_ln130_2_fu_6360_p1;
    end else if (((1'b1 == ap_CS_fsm_state128) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWADDR = gmem_addr_13_reg_10082;
    end else if ((~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state94))) begin
        gmem_AWADDR = sext_ln130_1_fu_5284_p1;
    end else if (((1'b1 == ap_CS_fsm_state78) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWADDR = gmem_addr_11_reg_9625;
    end else if ((~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state44))) begin
        gmem_AWADDR = sext_ln130_fu_4100_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) & (gmem_AWREADY == 1'b1))) begin
        gmem_AWADDR = gmem_addr_9_reg_9114;
    end else if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWADDR = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWADDR = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWADDR = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWADDR = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWADDR = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWBURST = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWBURST = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWBURST = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWBURST = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWBURST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWBURST;
    end else begin
        gmem_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWCACHE = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWCACHE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWCACHE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWCACHE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWCACHE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWCACHE;
    end else begin
        gmem_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWID = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWID;
    end else begin
        gmem_AWID = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state295) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state256) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state217) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state178) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state128) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state78) & (gmem_AWREADY == 1'b1)) | (~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state144)) | (~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state94)) | (~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state44)) | ((1'b1 == ap_CS_fsm_state28) & (gmem_AWREADY == 1'b1)))) begin
        gmem_AWLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWLEN = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWLEN = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWLEN = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWLEN = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWLEN = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWLOCK = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWLOCK = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWLOCK = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWLOCK = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWLOCK = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWLOCK;
    end else begin
        gmem_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWPROT = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWPROT = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWPROT = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWPROT = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWPROT = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWPROT;
    end else begin
        gmem_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWQOS = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWQOS = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWQOS = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWQOS = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWQOS = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWQOS;
    end else begin
        gmem_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWREGION = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWREGION = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWREGION = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWREGION = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWREGION = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWREGION;
    end else begin
        gmem_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWSIZE = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWSIZE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWSIZE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWSIZE = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWSIZE = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWSIZE;
    end else begin
        gmem_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWUSER = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWUSER = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWUSER = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWUSER = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWUSER;
    end else begin
        gmem_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state295) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state256) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state217) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state178) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state128) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state78) & (gmem_AWREADY == 1'b1)) | (~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state144)) | (~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state94)) | (~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state44)) | ((1'b1 == ap_CS_fsm_state28) & (gmem_AWREADY == 1'b1)))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_AWVALID = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_AWVALID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_AWVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_AWVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_AWVALID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_AWVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_AWVALID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_AWVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_AWVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'd1 == and_ln121_2_reg_10246) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state150) & (1'd1 == and_ln121_2_reg_10246)) | (~((1'd1 == and_ln121_1_reg_9796) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state100) & (1'd1 == and_ln121_1_reg_9796)) | (~((1'd1 == and_ln121_reg_9334) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state50) & (1'd1 == and_ln121_reg_9334)) | (~((select_ln46_38_reg_11185 == 1'd1) & (gmem_BVALID == 1'b0)) & (select_ln46_38_reg_11185 == 1'd1) & (1'b1 == ap_CS_fsm_state304)) | (~((select_ln46_31_reg_10942 == 1'd1) & (gmem_BVALID == 1'b0)) & (select_ln46_31_reg_10942 == 1'd1) & (1'b1 == ap_CS_fsm_state265)) | (~((select_ln46_25_reg_10651 == 1'd1) & (gmem_BVALID == 1'b0)) & (select_ln46_25_reg_10651 == 1'd1) & (1'b1 == ap_CS_fsm_state226)) | (~((select_ln46_19_reg_10363 == 1'd1) & (gmem_BVALID == 1'b0)) & (select_ln46_19_reg_10363 == 1'd1) & (1'b1 == ap_CS_fsm_state187)) | (~((select_ln46_13_reg_9918 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state137) & (select_ln46_13_reg_9918 == 1'd1)) | (~((select_ln46_7_reg_9466 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state87) & (select_ln46_7_reg_9466 == 1'd1)) | (~((select_ln46_1_reg_8929 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state37) & (select_ln46_1_reg_8929 == 1'd1)))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_BREADY = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_BREADY = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_BREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_BREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_BREADY = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_BREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_BREADY = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_BREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_BREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_BREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state294) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state279) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state255) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state239) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state216) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state200) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state177) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state161) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state127) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state111) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state77) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state61) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state27) & (gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (gmem_RVALID == 1'b1)))) begin
        gmem_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state141) | (1'b1 == ap_CS_fsm_state140))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_RREADY = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state299)) begin
        gmem_WDATA = bitcast_ln77_13_fu_8635_p1;
    end else if ((1'b1 == ap_CS_fsm_state260)) begin
        gmem_WDATA = bitcast_ln77_11_fu_8207_p1;
    end else if ((1'b1 == ap_CS_fsm_state221)) begin
        gmem_WDATA = bitcast_ln77_9_fu_7547_p1;
    end else if ((1'b1 == ap_CS_fsm_state182)) begin
        gmem_WDATA = bitcast_ln77_7_fu_6994_p1;
    end else if ((1'b1 == ap_CS_fsm_state145)) begin
        gmem_WDATA = bitcast_ln130_2_fu_6373_p1;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        gmem_WDATA = bitcast_ln77_5_fu_5930_p1;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        gmem_WDATA = bitcast_ln130_1_fu_5297_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        gmem_WDATA = bitcast_ln77_3_fu_4782_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        gmem_WDATA = bitcast_ln130_fu_4113_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        gmem_WDATA = bitcast_ln77_1_fu_3537_p1;
    end else if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_WDATA = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_WDATA = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_WDATA = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_WDATA = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_WDATA = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_WDATA = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_WDATA = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_WDATA = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_WDATA = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_WDATA = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WDATA;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_WID = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_WID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_WID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_WID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_WID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_WID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_WID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_WID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_WID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_WID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WID;
    end else begin
        gmem_WID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_WLAST = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_WLAST = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_WLAST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_WLAST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_WLAST = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_WLAST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_WLAST = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_WLAST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_WLAST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_WLAST = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WLAST;
    end else begin
        gmem_WLAST = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state299) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state32))) begin
        gmem_WSTRB = 8'd255;
    end else if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_WSTRB = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_WSTRB = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_WSTRB = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_WSTRB = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_WSTRB = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_WSTRB = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_WSTRB = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_WSTRB = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_WSTRB = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_WSTRB = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WSTRB;
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_WUSER = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_WUSER = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_WUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_WUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_WUSER = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_WUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_WUSER = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_WUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_WUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_WUSER = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WUSER;
    end else begin
        gmem_WUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state299) & (gmem_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state260) & (gmem_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state221) & (gmem_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state182) & (gmem_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state145) & (gmem_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state132) & (gmem_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state95) & (gmem_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state82) & (gmem_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state45) & (gmem_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state32) & (gmem_WREADY == 1'b1)))) begin
        gmem_WVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state305) | ((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1)))) begin
        gmem_WVALID = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state268))) begin
        gmem_WVALID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state266) | ((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1)))) begin
        gmem_WVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state227) | ((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1)))) begin
        gmem_WVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state228) | ((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd1)))) begin
        gmem_WVALID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state188) | ((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1)))) begin
        gmem_WVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state189) | ((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd1)))) begin
        gmem_WVALID = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state138) | ((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1)))) begin
        gmem_WVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1)))) begin
        gmem_WVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_WVALID = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state287) | (1'b1 == ap_CS_fsm_state272) | (1'b1 == ap_CS_fsm_state248) | (1'b1 == ap_CS_fsm_state232) | (1'b1 == ap_CS_fsm_state209) | (1'b1 == ap_CS_fsm_state193) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state154) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state295) | (1'b1 == ap_CS_fsm_state256) | (1'b1 == ap_CS_fsm_state217) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((select_ln46_38_reg_11185 == 1'd1) & (1'b1 == ap_CS_fsm_state304)) | ((select_ln46_31_reg_10942 == 1'd1) & (1'b1 == ap_CS_fsm_state265)) | ((select_ln46_25_reg_10651 == 1'd1) & (1'b1 == ap_CS_fsm_state226)) | ((select_ln46_19_reg_10363 == 1'd1) & (1'b1 == ap_CS_fsm_state187)) | ((1'b1 == ap_CS_fsm_state150) & (1'd1 == and_ln121_2_reg_10246)) | ((1'b1 == ap_CS_fsm_state137) & (select_ln46_13_reg_9918 == 1'd1)) | ((1'b1 == ap_CS_fsm_state100) & (1'd1 == and_ln121_1_reg_9796)) | ((1'b1 == ap_CS_fsm_state87) & (select_ln46_7_reg_9466 == 1'd1)) | ((1'b1 == ap_CS_fsm_state50) & (1'd1 == and_ln121_reg_9334)) | ((1'b1 == ap_CS_fsm_state37) & (select_ln46_1_reg_8929 == 1'd1)))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state294) | (1'b1 == ap_CS_fsm_state279) | (1'b1 == ap_CS_fsm_state255) | (1'b1 == ap_CS_fsm_state239) | (1'b1 == ap_CS_fsm_state216) | (1'b1 == ap_CS_fsm_state200) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state11))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state299) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state221) | (1'b1 == ap_CS_fsm_state182) | (1'b1 == ap_CS_fsm_state145) | (1'b1 == ap_CS_fsm_state132) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state32))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state288)) begin
        grp_fu_11351_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_11351_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state249)) begin
        grp_fu_11351_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_11351_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state210)) begin
        grp_fu_11351_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_11351_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state171)) begin
        grp_fu_11351_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_11351_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_fu_11351_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_11351_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_11351_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_11351_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_11351_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_11351_p_ce;
    end else begin
        grp_fu_11351_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state288)) begin
        grp_fu_11351_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_11351_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state249)) begin
        grp_fu_11351_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_11351_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state210)) begin
        grp_fu_11351_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_11351_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state171)) begin
        grp_fu_11351_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_11351_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_fu_11351_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_11351_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_11351_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_11351_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_11351_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_11351_p_din0;
    end else begin
        grp_fu_11351_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state288)) begin
        grp_fu_11351_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_11351_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state249)) begin
        grp_fu_11351_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_11351_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state210)) begin
        grp_fu_11351_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_11351_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state171)) begin
        grp_fu_11351_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_11351_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_fu_11351_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_11351_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_11351_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_11351_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_11351_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_11351_p_din1;
    end else begin
        grp_fu_11351_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state305)) begin
        grp_fu_11355_ce = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state266)) begin
        grp_fu_11355_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state227)) begin
        grp_fu_11355_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state188)) begin
        grp_fu_11355_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_fu_11355_ce = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state138)) begin
        grp_fu_11355_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        grp_fu_11355_ce = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_fu_11355_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_11355_ce = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_11355_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_ce;
    end else begin
        grp_fu_11355_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state305)) begin
        grp_fu_11355_opcode = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state266)) begin
        grp_fu_11355_opcode = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state227)) begin
        grp_fu_11355_opcode = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state188)) begin
        grp_fu_11355_opcode = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_fu_11355_opcode = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state138)) begin
        grp_fu_11355_opcode = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        grp_fu_11355_opcode = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_fu_11355_opcode = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_11355_opcode = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_11355_opcode = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_opcode;
    end else begin
        grp_fu_11355_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state305)) begin
        grp_fu_11355_p0 = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state266)) begin
        grp_fu_11355_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state227)) begin
        grp_fu_11355_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state188)) begin
        grp_fu_11355_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_fu_11355_p0 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state138)) begin
        grp_fu_11355_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        grp_fu_11355_p0 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_fu_11355_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_11355_p0 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_11355_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_din0;
    end else begin
        grp_fu_11355_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state305)) begin
        grp_fu_11355_p1 = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_11355_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state266)) begin
        grp_fu_11355_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_11355_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state227)) begin
        grp_fu_11355_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_11355_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state188)) begin
        grp_fu_11355_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_11355_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state144)) begin
        grp_fu_11355_p1 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_grp_fu_11355_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state138)) begin
        grp_fu_11355_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_11355_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        grp_fu_11355_p1 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_grp_fu_11355_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_fu_11355_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_11355_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_11355_p1 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_grp_fu_11355_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_11355_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_11355_p_din1;
    end else begin
        grp_fu_11355_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state288)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state305)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state249)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state266)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state210)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state227)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state171)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state188)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state138)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_2854_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_2854_ce = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_2854_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state298) | (1'b1 == ap_CS_fsm_state259) | (1'b1 == ap_CS_fsm_state220) | (1'b1 == ap_CS_fsm_state181) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state297) | (1'b1 == ap_CS_fsm_state296) | (1'b1 == ap_CS_fsm_state258) | (1'b1 == ap_CS_fsm_state257) | (1'b1 == ap_CS_fsm_state219) | (1'b1 == ap_CS_fsm_state218) | (1'b1 == ap_CS_fsm_state180) | (1'b1 == ap_CS_fsm_state179) | (1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state295) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state256) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state217) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state178) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state128) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state78) & (gmem_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state28) & (gmem_AWREADY == 1'b1)))) begin
        grp_fu_2854_ce = 1'b1;
    end else begin
        grp_fu_2854_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state288)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state305)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state249)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state266)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state210)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state227)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state171)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state188)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state138)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_2854_p0 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_2854_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state295)) begin
        grp_fu_2854_p0 = bitcast_ln77_12_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state256)) begin
        grp_fu_2854_p0 = bitcast_ln77_10_fu_8203_p1;
    end else if ((1'b1 == ap_CS_fsm_state217)) begin
        grp_fu_2854_p0 = bitcast_ln77_8_fu_7543_p1;
    end else if ((1'b1 == ap_CS_fsm_state178)) begin
        grp_fu_2854_p0 = bitcast_ln77_6_fu_6990_p1;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        grp_fu_2854_p0 = bitcast_ln77_4_fu_5926_p1;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_2854_p0 = bitcast_ln77_2_fu_4778_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_2854_p0 = bitcast_ln77_fu_3533_p1;
    end else begin
        grp_fu_2854_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state288)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state305)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state249)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state266)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state210)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state227)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state171)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state188)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state138)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_grp_fu_2854_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state295)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_sum_13_out;
    end else if ((1'b1 == ap_CS_fsm_state256)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_sum_11_out;
    end else if ((1'b1 == ap_CS_fsm_state217)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_sum_9_out;
    end else if ((1'b1 == ap_CS_fsm_state178)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_sum_7_out;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_sum_5_out;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_sum_3_out;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_2854_p1 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_sum_1_out;
    end else begin
        grp_fu_2854_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        line_buffer_0_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        line_buffer_0_1_address0 = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_address0;
    end else begin
        line_buffer_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        line_buffer_0_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        line_buffer_0_1_ce0 = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_ce0;
    end else begin
        line_buffer_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        line_buffer_0_1_we0 = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_0_1_we0;
    end else begin
        line_buffer_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        line_buffer_0_2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        line_buffer_0_2_address0 = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_address0;
    end else begin
        line_buffer_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        line_buffer_0_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        line_buffer_0_2_ce0 = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_ce0;
    end else begin
        line_buffer_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        line_buffer_0_2_we0 = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_0_2_we0;
    end else begin
        line_buffer_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state142)) begin
        line_buffer_0_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        line_buffer_0_address0 = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_address0;
    end else begin
        line_buffer_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state142)) begin
        line_buffer_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        line_buffer_0_ce0 = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_ce0;
    end else begin
        line_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state141)) begin
        line_buffer_0_we0 = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_0_we0;
    end else begin
        line_buffer_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state242)) begin
        line_buffer_10_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state231)) begin
        line_buffer_10_address0 = line_buffer_10_addr_2_reg_10966;
    end else if ((1'b1 == ap_CS_fsm_state230)) begin
        line_buffer_10_address0 = zext_ln47_12_fu_7981_p1;
    end else begin
        line_buffer_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state245)) begin
        line_buffer_10_address1 = p_cast216_fu_8136_p1;
    end else if ((1'b1 == ap_CS_fsm_state242)) begin
        line_buffer_10_address1 = 64'd1;
    end else begin
        line_buffer_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state242) | (1'b1 == ap_CS_fsm_state231) | (1'b1 == ap_CS_fsm_state230))) begin
        line_buffer_10_ce0 = 1'b1;
    end else begin
        line_buffer_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state242) | ((1'b1 == ap_CS_fsm_state245) & (1'b0 == ap_block_state245_on_subcall_done)))) begin
        line_buffer_10_ce1 = 1'b1;
    end else begin
        line_buffer_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state231)) begin
        line_buffer_10_we0 = 1'b1;
    end else begin
        line_buffer_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state242)) begin
        line_buffer_11_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state241)) begin
        line_buffer_11_address0 = line_buffer_11_addr_2_reg_10971;
    end else if ((1'b1 == ap_CS_fsm_state230)) begin
        line_buffer_11_address0 = zext_ln47_12_fu_7981_p1;
    end else begin
        line_buffer_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state245)) begin
        line_buffer_11_address1 = p_cast216_fu_8136_p1;
    end else if ((1'b1 == ap_CS_fsm_state242)) begin
        line_buffer_11_address1 = 64'd1;
    end else begin
        line_buffer_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state241) | (1'b1 == ap_CS_fsm_state242) | (1'b1 == ap_CS_fsm_state230))) begin
        line_buffer_11_ce0 = 1'b1;
    end else begin
        line_buffer_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state242) | ((1'b1 == ap_CS_fsm_state245) & (1'b0 == ap_block_state245_on_subcall_done)))) begin
        line_buffer_11_ce1 = 1'b1;
    end else begin
        line_buffer_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state241)) begin
        line_buffer_11_we0 = 1'b1;
    end else begin
        line_buffer_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        line_buffer_12_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        line_buffer_12_address0 = zext_ln47_2_reg_9485;
    end else begin
        line_buffer_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        line_buffer_12_address1 = p_cast196_fu_4711_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        line_buffer_12_address1 = 64'd1;
    end else begin
        line_buffer_12_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state53))) begin
        line_buffer_12_ce0 = 1'b1;
    end else begin
        line_buffer_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | ((1'b1 == ap_CS_fsm_state67) & (1'b0 == ap_block_state67_on_subcall_done)))) begin
        line_buffer_12_ce1 = 1'b1;
    end else begin
        line_buffer_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        line_buffer_12_we0 = 1'b1;
    end else begin
        line_buffer_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        line_buffer_13_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        line_buffer_13_address0 = line_buffer_13_addr_2_reg_9490;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        line_buffer_13_address0 = zext_ln47_2_fu_4563_p1;
    end else begin
        line_buffer_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        line_buffer_13_address1 = p_cast196_fu_4711_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        line_buffer_13_address1 = 64'd1;
    end else begin
        line_buffer_13_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        line_buffer_13_ce0 = 1'b1;
    end else begin
        line_buffer_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | ((1'b1 == ap_CS_fsm_state67) & (1'b0 == ap_block_state67_on_subcall_done)))) begin
        line_buffer_13_ce1 = 1'b1;
    end else begin
        line_buffer_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        line_buffer_13_we0 = 1'b1;
    end else begin
        line_buffer_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        line_buffer_14_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        line_buffer_14_address0 = line_buffer_14_addr_2_reg_9495;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        line_buffer_14_address0 = zext_ln47_2_fu_4563_p1;
    end else begin
        line_buffer_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        line_buffer_14_address1 = p_cast196_fu_4711_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        line_buffer_14_address1 = 64'd1;
    end else begin
        line_buffer_14_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state52))) begin
        line_buffer_14_ce0 = 1'b1;
    end else begin
        line_buffer_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | ((1'b1 == ap_CS_fsm_state67) & (1'b0 == ap_block_state67_on_subcall_done)))) begin
        line_buffer_14_ce1 = 1'b1;
    end else begin
        line_buffer_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        line_buffer_14_we0 = 1'b1;
    end else begin
        line_buffer_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state281)) begin
        line_buffer_15_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state271)) begin
        line_buffer_15_address0 = zext_ln47_14_reg_11200;
    end else begin
        line_buffer_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        line_buffer_15_address1 = p_cast218_fu_8564_p1;
    end else if ((1'b1 == ap_CS_fsm_state281)) begin
        line_buffer_15_address1 = 64'd1;
    end else begin
        line_buffer_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state281) | (1'b1 == ap_CS_fsm_state271))) begin
        line_buffer_15_ce0 = 1'b1;
    end else begin
        line_buffer_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state281) | ((1'b1 == ap_CS_fsm_state284) & (1'b0 == ap_block_state284_on_subcall_done)))) begin
        line_buffer_15_ce1 = 1'b1;
    end else begin
        line_buffer_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state271)) begin
        line_buffer_15_we0 = 1'b1;
    end else begin
        line_buffer_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state281)) begin
        line_buffer_16_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state271)) begin
        line_buffer_16_address0 = line_buffer_16_addr_2_reg_11205;
    end else if ((1'b1 == ap_CS_fsm_state270)) begin
        line_buffer_16_address0 = zext_ln47_14_fu_8415_p1;
    end else begin
        line_buffer_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        line_buffer_16_address1 = p_cast218_fu_8564_p1;
    end else if ((1'b1 == ap_CS_fsm_state281)) begin
        line_buffer_16_address1 = 64'd1;
    end else begin
        line_buffer_16_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state281) | (1'b1 == ap_CS_fsm_state271) | (1'b1 == ap_CS_fsm_state270))) begin
        line_buffer_16_ce0 = 1'b1;
    end else begin
        line_buffer_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state281) | ((1'b1 == ap_CS_fsm_state284) & (1'b0 == ap_block_state284_on_subcall_done)))) begin
        line_buffer_16_ce1 = 1'b1;
    end else begin
        line_buffer_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state271)) begin
        line_buffer_16_we0 = 1'b1;
    end else begin
        line_buffer_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state281)) begin
        line_buffer_17_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state280)) begin
        line_buffer_17_address0 = line_buffer_17_addr_2_reg_11210;
    end else if ((1'b1 == ap_CS_fsm_state270)) begin
        line_buffer_17_address0 = zext_ln47_14_fu_8415_p1;
    end else begin
        line_buffer_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        line_buffer_17_address1 = p_cast218_fu_8564_p1;
    end else if ((1'b1 == ap_CS_fsm_state281)) begin
        line_buffer_17_address1 = 64'd1;
    end else begin
        line_buffer_17_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state281) | (1'b1 == ap_CS_fsm_state280) | (1'b1 == ap_CS_fsm_state270))) begin
        line_buffer_17_ce0 = 1'b1;
    end else begin
        line_buffer_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state281) | ((1'b1 == ap_CS_fsm_state284) & (1'b0 == ap_block_state284_on_subcall_done)))) begin
        line_buffer_17_ce1 = 1'b1;
    end else begin
        line_buffer_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state280)) begin
        line_buffer_17_we0 = 1'b1;
    end else begin
        line_buffer_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        line_buffer_18_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_18_address0 = zext_ln47_reg_8950;
    end else begin
        line_buffer_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_18_address1 = p_cast189_fu_3466_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        line_buffer_18_address1 = 64'd1;
    end else begin
        line_buffer_18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state14))) begin
        line_buffer_18_ce0 = 1'b1;
    end else begin
        line_buffer_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done)))) begin
        line_buffer_18_ce1 = 1'b1;
    end else begin
        line_buffer_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_18_we0 = 1'b1;
    end else begin
        line_buffer_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        line_buffer_19_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_19_address0 = line_buffer_19_addr_2_reg_8955;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buffer_19_address0 = zext_ln47_fu_3273_p1;
    end else begin
        line_buffer_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_19_address1 = p_cast189_fu_3466_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        line_buffer_19_address1 = 64'd1;
    end else begin
        line_buffer_19_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state14))) begin
        line_buffer_19_ce0 = 1'b1;
    end else begin
        line_buffer_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done)))) begin
        line_buffer_19_ce1 = 1'b1;
    end else begin
        line_buffer_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_19_we0 = 1'b1;
    end else begin
        line_buffer_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        line_buffer_1_1_address0 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_line_buffer_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        line_buffer_1_1_address0 = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_address0;
    end else begin
        line_buffer_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        line_buffer_1_1_ce0 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_line_buffer_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        line_buffer_1_1_ce0 = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_ce0;
    end else begin
        line_buffer_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        line_buffer_1_1_ce1 = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_ce1;
    end else begin
        line_buffer_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        line_buffer_1_1_we0 = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_line_buffer_1_1_we0;
    end else begin
        line_buffer_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state164)) begin
        line_buffer_1_252_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state153)) begin
        line_buffer_1_252_address0 = line_buffer_1_addr_2_reg_10387;
    end else if ((1'b1 == ap_CS_fsm_state152)) begin
        line_buffer_1_252_address0 = zext_ln47_7_fu_6759_p1;
    end else begin
        line_buffer_1_252_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state167)) begin
        line_buffer_1_252_address1 = p_cast209_fu_6927_p1;
    end else if ((1'b1 == ap_CS_fsm_state164)) begin
        line_buffer_1_252_address1 = 64'd1;
    end else begin
        line_buffer_1_252_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        line_buffer_1_252_ce0 = 1'b1;
    end else begin
        line_buffer_1_252_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state164) | ((1'b1 == ap_CS_fsm_state167) & (1'b0 == ap_block_state167_on_subcall_done)))) begin
        line_buffer_1_252_ce1 = 1'b1;
    end else begin
        line_buffer_1_252_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state153)) begin
        line_buffer_1_252_we0 = 1'b1;
    end else begin
        line_buffer_1_252_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        line_buffer_1_2_address0 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_line_buffer_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        line_buffer_1_2_address0 = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_address0;
    end else begin
        line_buffer_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        line_buffer_1_2_ce0 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_line_buffer_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        line_buffer_1_2_ce0 = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_ce0;
    end else begin
        line_buffer_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        line_buffer_1_2_ce1 = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_ce1;
    end else begin
        line_buffer_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        line_buffer_1_2_we0 = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_line_buffer_1_2_we0;
    end else begin
        line_buffer_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state144)) begin
        line_buffer_1_address0 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_line_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        line_buffer_1_address0 = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_address0;
    end else begin
        line_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state144)) begin
        line_buffer_1_ce0 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_line_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state141)) begin
        line_buffer_1_ce0 = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_ce0;
    end else begin
        line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state141)) begin
        line_buffer_1_ce1 = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_ce1;
    end else begin
        line_buffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state141)) begin
        line_buffer_1_we0 = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_line_buffer_1_we0;
    end else begin
        line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        line_buffer_20_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        line_buffer_20_address0 = line_buffer_20_addr_2_reg_8960;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buffer_20_address0 = zext_ln47_fu_3273_p1;
    end else begin
        line_buffer_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        line_buffer_20_address1 = p_cast189_fu_3466_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        line_buffer_20_address1 = 64'd1;
    end else begin
        line_buffer_20_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14))) begin
        line_buffer_20_ce0 = 1'b1;
    end else begin
        line_buffer_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done)))) begin
        line_buffer_20_ce1 = 1'b1;
    end else begin
        line_buffer_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        line_buffer_20_we0 = 1'b1;
    end else begin
        line_buffer_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state164)) begin
        line_buffer_2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state163)) begin
        line_buffer_2_address0 = line_buffer_2_addr_2_reg_10392;
    end else if ((1'b1 == ap_CS_fsm_state152)) begin
        line_buffer_2_address0 = zext_ln47_7_fu_6759_p1;
    end else begin
        line_buffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state167)) begin
        line_buffer_2_address1 = p_cast209_fu_6927_p1;
    end else if ((1'b1 == ap_CS_fsm_state164)) begin
        line_buffer_2_address1 = 64'd1;
    end else begin
        line_buffer_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state152))) begin
        line_buffer_2_ce0 = 1'b1;
    end else begin
        line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state164) | ((1'b1 == ap_CS_fsm_state167) & (1'b0 == ap_block_state167_on_subcall_done)))) begin
        line_buffer_2_ce1 = 1'b1;
    end else begin
        line_buffer_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state163)) begin
        line_buffer_2_we0 = 1'b1;
    end else begin
        line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state203)) begin
        line_buffer_3_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state192)) begin
        line_buffer_3_address0 = zext_ln47_10_reg_10670;
    end else begin
        line_buffer_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state206)) begin
        line_buffer_3_address1 = p_cast214_fu_7480_p1;
    end else if ((1'b1 == ap_CS_fsm_state203)) begin
        line_buffer_3_address1 = 64'd1;
    end else begin
        line_buffer_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state203) | (1'b1 == ap_CS_fsm_state192))) begin
        line_buffer_3_ce0 = 1'b1;
    end else begin
        line_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state203) | ((1'b1 == ap_CS_fsm_state206) & (1'b0 == ap_block_state206_on_subcall_done)))) begin
        line_buffer_3_ce1 = 1'b1;
    end else begin
        line_buffer_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state192)) begin
        line_buffer_3_we0 = 1'b1;
    end else begin
        line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state203)) begin
        line_buffer_4_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state192)) begin
        line_buffer_4_address0 = line_buffer_4_addr_2_reg_10675;
    end else if ((1'b1 == ap_CS_fsm_state191)) begin
        line_buffer_4_address0 = zext_ln47_10_fu_7312_p1;
    end else begin
        line_buffer_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state206)) begin
        line_buffer_4_address1 = p_cast214_fu_7480_p1;
    end else if ((1'b1 == ap_CS_fsm_state203)) begin
        line_buffer_4_address1 = 64'd1;
    end else begin
        line_buffer_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state203) | (1'b1 == ap_CS_fsm_state192) | (1'b1 == ap_CS_fsm_state191))) begin
        line_buffer_4_ce0 = 1'b1;
    end else begin
        line_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state203) | ((1'b1 == ap_CS_fsm_state206) & (1'b0 == ap_block_state206_on_subcall_done)))) begin
        line_buffer_4_ce1 = 1'b1;
    end else begin
        line_buffer_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state192)) begin
        line_buffer_4_we0 = 1'b1;
    end else begin
        line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state203)) begin
        line_buffer_5_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state202)) begin
        line_buffer_5_address0 = line_buffer_5_addr_2_reg_10680;
    end else if ((1'b1 == ap_CS_fsm_state191)) begin
        line_buffer_5_address0 = zext_ln47_10_fu_7312_p1;
    end else begin
        line_buffer_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state206)) begin
        line_buffer_5_address1 = p_cast214_fu_7480_p1;
    end else if ((1'b1 == ap_CS_fsm_state203)) begin
        line_buffer_5_address1 = 64'd1;
    end else begin
        line_buffer_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state202) | (1'b1 == ap_CS_fsm_state203) | (1'b1 == ap_CS_fsm_state191))) begin
        line_buffer_5_ce0 = 1'b1;
    end else begin
        line_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state203) | ((1'b1 == ap_CS_fsm_state206) & (1'b0 == ap_block_state206_on_subcall_done)))) begin
        line_buffer_5_ce1 = 1'b1;
    end else begin
        line_buffer_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state202)) begin
        line_buffer_5_we0 = 1'b1;
    end else begin
        line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        line_buffer_6_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        line_buffer_6_address0 = zext_ln47_4_reg_9937;
    end else begin
        line_buffer_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state117)) begin
        line_buffer_6_address1 = p_cast203_fu_5859_p1;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        line_buffer_6_address1 = 64'd1;
    end else begin
        line_buffer_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state103))) begin
        line_buffer_6_ce0 = 1'b1;
    end else begin
        line_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | ((1'b1 == ap_CS_fsm_state117) & (1'b0 == ap_block_state117_on_subcall_done)))) begin
        line_buffer_6_ce1 = 1'b1;
    end else begin
        line_buffer_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        line_buffer_6_we0 = 1'b1;
    end else begin
        line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        line_buffer_7_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        line_buffer_7_address0 = line_buffer_7_addr_2_reg_9942;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        line_buffer_7_address0 = zext_ln47_4_fu_5695_p1;
    end else begin
        line_buffer_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state117)) begin
        line_buffer_7_address1 = p_cast203_fu_5859_p1;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        line_buffer_7_address1 = 64'd1;
    end else begin
        line_buffer_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102))) begin
        line_buffer_7_ce0 = 1'b1;
    end else begin
        line_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | ((1'b1 == ap_CS_fsm_state117) & (1'b0 == ap_block_state117_on_subcall_done)))) begin
        line_buffer_7_ce1 = 1'b1;
    end else begin
        line_buffer_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        line_buffer_7_we0 = 1'b1;
    end else begin
        line_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        line_buffer_8_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        line_buffer_8_address0 = line_buffer_8_addr_2_reg_9947;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        line_buffer_8_address0 = zext_ln47_4_fu_5695_p1;
    end else begin
        line_buffer_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state117)) begin
        line_buffer_8_address1 = p_cast203_fu_5859_p1;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        line_buffer_8_address1 = 64'd1;
    end else begin
        line_buffer_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state102))) begin
        line_buffer_8_ce0 = 1'b1;
    end else begin
        line_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) | ((1'b1 == ap_CS_fsm_state117) & (1'b0 == ap_block_state117_on_subcall_done)))) begin
        line_buffer_8_ce1 = 1'b1;
    end else begin
        line_buffer_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state113)) begin
        line_buffer_8_we0 = 1'b1;
    end else begin
        line_buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state242)) begin
        line_buffer_9_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state231)) begin
        line_buffer_9_address0 = zext_ln47_12_reg_10961;
    end else begin
        line_buffer_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state245)) begin
        line_buffer_9_address1 = p_cast216_fu_8136_p1;
    end else if ((1'b1 == ap_CS_fsm_state242)) begin
        line_buffer_9_address1 = 64'd1;
    end else begin
        line_buffer_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state242) | (1'b1 == ap_CS_fsm_state231))) begin
        line_buffer_9_ce0 = 1'b1;
    end else begin
        line_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state242) | ((1'b1 == ap_CS_fsm_state245) & (1'b0 == ap_block_state245_on_subcall_done)))) begin
        line_buffer_9_ce1 = 1'b1;
    end else begin
        line_buffer_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state231)) begin
        line_buffer_9_we0 = 1'b1;
    end else begin
        line_buffer_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state164)) begin
        line_buffer_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state153)) begin
        line_buffer_address0 = zext_ln47_7_reg_10382;
    end else begin
        line_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state167)) begin
        line_buffer_address1 = p_cast209_fu_6927_p1;
    end else if ((1'b1 == ap_CS_fsm_state164)) begin
        line_buffer_address1 = 64'd1;
    end else begin
        line_buffer_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state153))) begin
        line_buffer_ce0 = 1'b1;
    end else begin
        line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state164) | ((1'b1 == ap_CS_fsm_state167) & (1'b0 == ap_block_state167_on_subcall_done)))) begin
        line_buffer_ce1 = 1'b1;
    end else begin
        line_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state153)) begin
        line_buffer_we0 = 1'b1;
    end else begin
        line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state210)) begin
        window_buffer_1_address0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_window_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state208)) begin
        window_buffer_1_address0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state206) & (icmp_ln55_4_reg_10766 == 1'd1))) begin
        window_buffer_1_address0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_address0;
    end else begin
        window_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state210)) begin
        window_buffer_1_ce0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_window_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state208)) begin
        window_buffer_1_ce0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state206) & (icmp_ln55_4_reg_10766 == 1'd1))) begin
        window_buffer_1_ce0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_ce0;
    end else begin
        window_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state208)) begin
        window_buffer_1_ce1 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_ce1;
    end else begin
        window_buffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state208)) begin
        window_buffer_1_d0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state206) & (icmp_ln55_4_reg_10766 == 1'd1))) begin
        window_buffer_1_d0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_d0;
    end else begin
        window_buffer_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state208)) begin
        window_buffer_1_we0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_window_buffer_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state206) & (icmp_ln55_4_reg_10766 == 1'd1))) begin
        window_buffer_1_we0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_window_buffer_1_we0;
    end else begin
        window_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state121)) begin
        window_buffer_2_address0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_window_buffer_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        window_buffer_2_address0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state117) & (icmp_ln55_2_reg_10033 == 1'd1))) begin
        window_buffer_2_address0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_address0;
    end else begin
        window_buffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state121)) begin
        window_buffer_2_ce0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_window_buffer_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        window_buffer_2_ce0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state117) & (icmp_ln55_2_reg_10033 == 1'd1))) begin
        window_buffer_2_ce0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_ce0;
    end else begin
        window_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        window_buffer_2_ce1 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_ce1;
    end else begin
        window_buffer_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        window_buffer_2_d0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state117) & (icmp_ln55_2_reg_10033 == 1'd1))) begin
        window_buffer_2_d0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_d0;
    end else begin
        window_buffer_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        window_buffer_2_we0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_window_buffer_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state117) & (icmp_ln55_2_reg_10033 == 1'd1))) begin
        window_buffer_2_we0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_window_buffer_2_we0;
    end else begin
        window_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state249)) begin
        window_buffer_3_address0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_window_buffer_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state247)) begin
        window_buffer_3_address0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state245) & (icmp_ln55_5_reg_11052 == 1'd1))) begin
        window_buffer_3_address0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_address0;
    end else begin
        window_buffer_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state249)) begin
        window_buffer_3_ce0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_window_buffer_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state247)) begin
        window_buffer_3_ce0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state245) & (icmp_ln55_5_reg_11052 == 1'd1))) begin
        window_buffer_3_ce0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_ce0;
    end else begin
        window_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state247)) begin
        window_buffer_3_ce1 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_ce1;
    end else begin
        window_buffer_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state247)) begin
        window_buffer_3_d0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state245) & (icmp_ln55_5_reg_11052 == 1'd1))) begin
        window_buffer_3_d0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_d0;
    end else begin
        window_buffer_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state247)) begin
        window_buffer_3_we0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_window_buffer_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state245) & (icmp_ln55_5_reg_11052 == 1'd1))) begin
        window_buffer_3_we0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_window_buffer_3_we0;
    end else begin
        window_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        window_buffer_4_address0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_window_buffer_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        window_buffer_4_address0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state67) & (icmp_ln55_1_reg_9576 == 1'd1))) begin
        window_buffer_4_address0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_address0;
    end else begin
        window_buffer_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        window_buffer_4_ce0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_window_buffer_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        window_buffer_4_ce0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state67) & (icmp_ln55_1_reg_9576 == 1'd1))) begin
        window_buffer_4_ce0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_ce0;
    end else begin
        window_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        window_buffer_4_ce1 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_ce1;
    end else begin
        window_buffer_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        window_buffer_4_d0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state67) & (icmp_ln55_1_reg_9576 == 1'd1))) begin
        window_buffer_4_d0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_d0;
    end else begin
        window_buffer_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        window_buffer_4_we0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_window_buffer_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state67) & (icmp_ln55_1_reg_9576 == 1'd1))) begin
        window_buffer_4_we0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_window_buffer_4_we0;
    end else begin
        window_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state288)) begin
        window_buffer_5_address0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_window_buffer_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state286)) begin
        window_buffer_5_address0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state284) & (icmp_ln55_6_reg_11287 == 1'd1))) begin
        window_buffer_5_address0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_address0;
    end else begin
        window_buffer_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state288)) begin
        window_buffer_5_ce0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_window_buffer_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state286)) begin
        window_buffer_5_ce0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state284) & (icmp_ln55_6_reg_11287 == 1'd1))) begin
        window_buffer_5_ce0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_ce0;
    end else begin
        window_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state286)) begin
        window_buffer_5_ce1 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_ce1;
    end else begin
        window_buffer_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state286)) begin
        window_buffer_5_d0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state284) & (icmp_ln55_6_reg_11287 == 1'd1))) begin
        window_buffer_5_d0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_d0;
    end else begin
        window_buffer_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state286)) begin
        window_buffer_5_we0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_window_buffer_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state284) & (icmp_ln55_6_reg_11287 == 1'd1))) begin
        window_buffer_5_we0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_window_buffer_5_we0;
    end else begin
        window_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        window_buffer_6_address0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_window_buffer_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        window_buffer_6_address0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_address0;
    end else if (((icmp_ln55_reg_9075 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        window_buffer_6_address0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_address0;
    end else begin
        window_buffer_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        window_buffer_6_ce0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_window_buffer_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        window_buffer_6_ce0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_ce0;
    end else if (((icmp_ln55_reg_9075 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        window_buffer_6_ce0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_ce0;
    end else begin
        window_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        window_buffer_6_ce1 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_ce1;
    end else begin
        window_buffer_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        window_buffer_6_d0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_d0;
    end else if (((icmp_ln55_reg_9075 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        window_buffer_6_d0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_d0;
    end else begin
        window_buffer_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        window_buffer_6_we0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_window_buffer_6_we0;
    end else if (((icmp_ln55_reg_9075 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        window_buffer_6_we0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_window_buffer_6_we0;
    end else begin
        window_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state171)) begin
        window_buffer_address0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_window_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state169)) begin
        window_buffer_address0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_address0;
    end else if (((1'b1 == ap_CS_fsm_state167) & (icmp_ln55_3_reg_10478 == 1'd1))) begin
        window_buffer_address0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_address0;
    end else begin
        window_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state171)) begin
        window_buffer_ce0 = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_window_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state169)) begin
        window_buffer_ce0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_ce0;
    end else if (((1'b1 == ap_CS_fsm_state167) & (icmp_ln55_3_reg_10478 == 1'd1))) begin
        window_buffer_ce0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_ce0;
    end else begin
        window_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state169)) begin
        window_buffer_ce1 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_ce1;
    end else begin
        window_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state169)) begin
        window_buffer_d0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_d0;
    end else if (((1'b1 == ap_CS_fsm_state167) & (icmp_ln55_3_reg_10478 == 1'd1))) begin
        window_buffer_d0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_d0;
    end else begin
        window_buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state169)) begin
        window_buffer_we0 = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_window_buffer_we0;
    end else if (((1'b1 == ap_CS_fsm_state167) & (icmp_ln55_3_reg_10478 == 1'd1))) begin
        window_buffer_we0 = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_window_buffer_we0;
    end else begin
        window_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln45_fu_3022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((or_ln50_fu_3336_p2 == 1'd1) | (empty_259_fu_3320_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln54_fu_3400_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (select_ln46_1_reg_8929 == 1'd0) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else if (((1'b1 == ap_CS_fsm_state19) & (select_ln46_1_reg_8929 == 1'd1) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (gmem_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (gmem_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if ((~((select_ln46_1_reg_8929 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln113_fu_3724_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (1'd0 == and_ln121_fu_4063_p2) & (grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else if (((1'b1 == ap_CS_fsm_state41) & (1'd1 == and_ln121_fu_4063_p2) & (grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if ((~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & (gmem_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if ((~((1'd1 == and_ln121_reg_9334) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln44_fu_4155_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln45_1_fu_4310_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & ((or_ln50_1_fu_4607_p2 == 1'd1) | (empty_282_reg_9500 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == ap_CS_fsm_state54) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == ap_CS_fsm_state61) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (((1'b1 == ap_CS_fsm_state66) & (icmp_ln54_1_fu_4667_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state67 : begin
            if (((1'b1 == ap_CS_fsm_state67) & (1'b0 == ap_block_state67_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((1'b1 == ap_CS_fsm_state69) & (select_ln46_7_reg_9466 == 1'd0) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else if (((1'b1 == ap_CS_fsm_state69) & (select_ln46_7_reg_9466 == 1'd1) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            if (((1'b1 == ap_CS_fsm_state70) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            if (((1'b1 == ap_CS_fsm_state71) & (grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if (((1'b1 == ap_CS_fsm_state77) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((1'b1 == ap_CS_fsm_state78) & (gmem_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            if (((1'b1 == ap_CS_fsm_state82) & (gmem_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            if ((~((select_ln46_7_reg_9466 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state87))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state88 : begin
            if (((1'b1 == ap_CS_fsm_state88) & (grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state89 : begin
            if (((1'b1 == ap_CS_fsm_state89) & (icmp_ln113_1_fu_4915_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            if (((1'b1 == ap_CS_fsm_state91) & (1'd0 == and_ln121_1_fu_5247_p2) & (grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end else if (((1'b1 == ap_CS_fsm_state91) & (1'd1 == and_ln121_1_fu_5247_p2) & (grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            if ((~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state94))) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end
        end
        ap_ST_fsm_state95 : begin
            if (((1'b1 == ap_CS_fsm_state95) & (gmem_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            if ((~((1'd1 == and_ln121_1_reg_9796) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state100))) begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        ap_ST_fsm_state101 : begin
            if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln44_1_fu_5339_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end
        end
        ap_ST_fsm_state102 : begin
            if (((1'b1 == ap_CS_fsm_state102) & (icmp_ln45_2_fu_5477_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
        end
        ap_ST_fsm_state103 : begin
            if (((1'b1 == ap_CS_fsm_state103) & ((or_ln50_2_fu_5751_p2 == 1'd1) | (empty_301_reg_9952 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
        end
        ap_ST_fsm_state104 : begin
            if (((1'b1 == ap_CS_fsm_state104) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            if (((1'b1 == ap_CS_fsm_state111) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state112;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            if (((1'b1 == ap_CS_fsm_state116) & (icmp_ln54_2_fu_5815_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end
        end
        ap_ST_fsm_state117 : begin
            if (((1'b1 == ap_CS_fsm_state117) & (1'b0 == ap_block_state117_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state118;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            if (((1'b1 == ap_CS_fsm_state119) & (select_ln46_13_reg_9918 == 1'd0) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end else if (((1'b1 == ap_CS_fsm_state119) & (select_ln46_13_reg_9918 == 1'd1) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end
        end
        ap_ST_fsm_state120 : begin
            if (((1'b1 == ap_CS_fsm_state120) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end
        end
        ap_ST_fsm_state121 : begin
            if (((1'b1 == ap_CS_fsm_state121) & (grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state122;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            if (((1'b1 == ap_CS_fsm_state127) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state128;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state127;
            end
        end
        ap_ST_fsm_state128 : begin
            if (((1'b1 == ap_CS_fsm_state128) & (gmem_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state128;
            end
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            if (((1'b1 == ap_CS_fsm_state132) & (gmem_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            if ((~((select_ln46_13_reg_9918 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state137))) begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end
        end
        ap_ST_fsm_state138 : begin
            if (((1'b1 == ap_CS_fsm_state138) & (grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end
        end
        ap_ST_fsm_state139 : begin
            if (((1'b1 == ap_CS_fsm_state139) & (icmp_ln113_2_fu_6017_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            if (((1'b1 == ap_CS_fsm_state141) & (1'd0 == and_ln121_2_reg_10246) & (grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state150;
            end else if (((1'b1 == ap_CS_fsm_state141) & (1'd1 == and_ln121_2_reg_10246) & (grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state142;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state141;
            end
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            if ((~((gmem_AWREADY == 1'b0) | (grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state144))) begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end
        end
        ap_ST_fsm_state145 : begin
            if (((1'b1 == ap_CS_fsm_state145) & (gmem_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state146;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            if ((~((1'd1 == and_ln121_2_reg_10246) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state150))) begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state150;
            end
        end
        ap_ST_fsm_state151 : begin
            if (((1'b1 == ap_CS_fsm_state151) & (icmp_ln44_2_fu_6415_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state152;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state189;
            end
        end
        ap_ST_fsm_state152 : begin
            if (((1'b1 == ap_CS_fsm_state152) & (icmp_ln45_3_fu_6557_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state188;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end
        end
        ap_ST_fsm_state153 : begin
            if (((1'b1 == ap_CS_fsm_state153) & ((or_ln50_3_fu_6818_p2 == 1'd1) | (empty_316_reg_10397 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state163;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end
        end
        ap_ST_fsm_state154 : begin
            if (((1'b1 == ap_CS_fsm_state154) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state161;
        end
        ap_ST_fsm_state161 : begin
            if (((1'b1 == ap_CS_fsm_state161) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_state164;
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            ap_NS_fsm = ap_ST_fsm_state166;
        end
        ap_ST_fsm_state166 : begin
            if (((1'b1 == ap_CS_fsm_state166) & (icmp_ln54_3_fu_6883_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state152;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state167;
            end
        end
        ap_ST_fsm_state167 : begin
            if (((1'b1 == ap_CS_fsm_state167) & (1'b0 == ap_block_state167_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state167;
            end
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            if (((select_ln46_19_reg_10363 == 1'd0) & (1'b1 == ap_CS_fsm_state169) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state187;
            end else if (((select_ln46_19_reg_10363 == 1'd1) & (1'b1 == ap_CS_fsm_state169) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state170;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state169;
            end
        end
        ap_ST_fsm_state170 : begin
            if (((1'b1 == ap_CS_fsm_state170) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state171;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state170;
            end
        end
        ap_ST_fsm_state171 : begin
            if (((1'b1 == ap_CS_fsm_state171) & (grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state172;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state171;
            end
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            if (((1'b1 == ap_CS_fsm_state177) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state178;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state177;
            end
        end
        ap_ST_fsm_state178 : begin
            if (((1'b1 == ap_CS_fsm_state178) & (gmem_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state179;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state178;
            end
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            if (((1'b1 == ap_CS_fsm_state182) & (gmem_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state183;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state182;
            end
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            if ((~((select_ln46_19_reg_10363 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state187))) begin
                ap_NS_fsm = ap_ST_fsm_state166;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state187;
            end
        end
        ap_ST_fsm_state188 : begin
            if (((1'b1 == ap_CS_fsm_state188) & (grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state188;
            end
        end
        ap_ST_fsm_state189 : begin
            if (((1'b1 == ap_CS_fsm_state189) & (grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state190;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state189;
            end
        end
        ap_ST_fsm_state190 : begin
            if (((1'b1 == ap_CS_fsm_state190) & (icmp_ln44_3_fu_7010_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state191;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state228;
            end
        end
        ap_ST_fsm_state191 : begin
            if (((1'b1 == ap_CS_fsm_state191) & (icmp_ln45_4_fu_7110_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state227;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state192;
            end
        end
        ap_ST_fsm_state192 : begin
            if (((1'b1 == ap_CS_fsm_state192) & ((or_ln50_4_fu_7371_p2 == 1'd1) | (empty_325_reg_10685 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state202;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state193;
            end
        end
        ap_ST_fsm_state193 : begin
            if (((1'b1 == ap_CS_fsm_state193) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state194;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state193;
            end
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            ap_NS_fsm = ap_ST_fsm_state197;
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            ap_NS_fsm = ap_ST_fsm_state200;
        end
        ap_ST_fsm_state200 : begin
            if (((1'b1 == ap_CS_fsm_state200) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state201;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state200;
            end
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state203;
        end
        ap_ST_fsm_state203 : begin
            ap_NS_fsm = ap_ST_fsm_state204;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state205;
        end
        ap_ST_fsm_state205 : begin
            if (((1'b1 == ap_CS_fsm_state205) & (icmp_ln54_4_fu_7436_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state191;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state206;
            end
        end
        ap_ST_fsm_state206 : begin
            if (((1'b1 == ap_CS_fsm_state206) & (1'b0 == ap_block_state206_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state207;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state206;
            end
        end
        ap_ST_fsm_state207 : begin
            ap_NS_fsm = ap_ST_fsm_state208;
        end
        ap_ST_fsm_state208 : begin
            if (((select_ln46_25_reg_10651 == 1'd0) & (1'b1 == ap_CS_fsm_state208) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state226;
            end else if (((select_ln46_25_reg_10651 == 1'd1) & (1'b1 == ap_CS_fsm_state208) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state209;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state208;
            end
        end
        ap_ST_fsm_state209 : begin
            if (((1'b1 == ap_CS_fsm_state209) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state210;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state209;
            end
        end
        ap_ST_fsm_state210 : begin
            if (((1'b1 == ap_CS_fsm_state210) & (grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state211;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state210;
            end
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            ap_NS_fsm = ap_ST_fsm_state213;
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state214;
        end
        ap_ST_fsm_state214 : begin
            ap_NS_fsm = ap_ST_fsm_state215;
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            if (((1'b1 == ap_CS_fsm_state216) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state217;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state216;
            end
        end
        ap_ST_fsm_state217 : begin
            if (((1'b1 == ap_CS_fsm_state217) & (gmem_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state218;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state217;
            end
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            ap_NS_fsm = ap_ST_fsm_state221;
        end
        ap_ST_fsm_state221 : begin
            if (((1'b1 == ap_CS_fsm_state221) & (gmem_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state222;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state221;
            end
        end
        ap_ST_fsm_state222 : begin
            ap_NS_fsm = ap_ST_fsm_state223;
        end
        ap_ST_fsm_state223 : begin
            ap_NS_fsm = ap_ST_fsm_state224;
        end
        ap_ST_fsm_state224 : begin
            ap_NS_fsm = ap_ST_fsm_state225;
        end
        ap_ST_fsm_state225 : begin
            ap_NS_fsm = ap_ST_fsm_state226;
        end
        ap_ST_fsm_state226 : begin
            if ((~((select_ln46_25_reg_10651 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state226))) begin
                ap_NS_fsm = ap_ST_fsm_state205;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state226;
            end
        end
        ap_ST_fsm_state227 : begin
            if (((1'b1 == ap_CS_fsm_state227) & (grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state190;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state227;
            end
        end
        ap_ST_fsm_state228 : begin
            if (((1'b1 == ap_CS_fsm_state228) & (grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state229;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state228;
            end
        end
        ap_ST_fsm_state229 : begin
            if (((1'b1 == ap_CS_fsm_state229) & (icmp_ln44_4_fu_7565_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state230;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state267;
            end
        end
        ap_ST_fsm_state230 : begin
            if (((1'b1 == ap_CS_fsm_state230) & (icmp_ln45_5_fu_7710_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state266;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state231;
            end
        end
        ap_ST_fsm_state231 : begin
            if (((1'b1 == ap_CS_fsm_state231) & ((or_ln50_5_fu_8028_p2 == 1'd1) | (empty_340_reg_10976 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state241;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state232;
            end
        end
        ap_ST_fsm_state232 : begin
            if (((1'b1 == ap_CS_fsm_state232) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state233;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state232;
            end
        end
        ap_ST_fsm_state233 : begin
            ap_NS_fsm = ap_ST_fsm_state234;
        end
        ap_ST_fsm_state234 : begin
            ap_NS_fsm = ap_ST_fsm_state235;
        end
        ap_ST_fsm_state235 : begin
            ap_NS_fsm = ap_ST_fsm_state236;
        end
        ap_ST_fsm_state236 : begin
            ap_NS_fsm = ap_ST_fsm_state237;
        end
        ap_ST_fsm_state237 : begin
            ap_NS_fsm = ap_ST_fsm_state238;
        end
        ap_ST_fsm_state238 : begin
            ap_NS_fsm = ap_ST_fsm_state239;
        end
        ap_ST_fsm_state239 : begin
            if (((1'b1 == ap_CS_fsm_state239) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state240;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state239;
            end
        end
        ap_ST_fsm_state240 : begin
            ap_NS_fsm = ap_ST_fsm_state241;
        end
        ap_ST_fsm_state241 : begin
            ap_NS_fsm = ap_ST_fsm_state242;
        end
        ap_ST_fsm_state242 : begin
            ap_NS_fsm = ap_ST_fsm_state243;
        end
        ap_ST_fsm_state243 : begin
            ap_NS_fsm = ap_ST_fsm_state244;
        end
        ap_ST_fsm_state244 : begin
            if (((1'b1 == ap_CS_fsm_state244) & (icmp_ln54_5_fu_8092_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state230;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state245;
            end
        end
        ap_ST_fsm_state245 : begin
            if (((1'b1 == ap_CS_fsm_state245) & (1'b0 == ap_block_state245_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state246;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state245;
            end
        end
        ap_ST_fsm_state246 : begin
            ap_NS_fsm = ap_ST_fsm_state247;
        end
        ap_ST_fsm_state247 : begin
            if (((select_ln46_31_reg_10942 == 1'd0) & (1'b1 == ap_CS_fsm_state247) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state265;
            end else if (((select_ln46_31_reg_10942 == 1'd1) & (1'b1 == ap_CS_fsm_state247) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state248;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state247;
            end
        end
        ap_ST_fsm_state248 : begin
            if (((1'b1 == ap_CS_fsm_state248) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state249;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state248;
            end
        end
        ap_ST_fsm_state249 : begin
            if (((1'b1 == ap_CS_fsm_state249) & (grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state250;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state249;
            end
        end
        ap_ST_fsm_state250 : begin
            ap_NS_fsm = ap_ST_fsm_state251;
        end
        ap_ST_fsm_state251 : begin
            ap_NS_fsm = ap_ST_fsm_state252;
        end
        ap_ST_fsm_state252 : begin
            ap_NS_fsm = ap_ST_fsm_state253;
        end
        ap_ST_fsm_state253 : begin
            ap_NS_fsm = ap_ST_fsm_state254;
        end
        ap_ST_fsm_state254 : begin
            ap_NS_fsm = ap_ST_fsm_state255;
        end
        ap_ST_fsm_state255 : begin
            if (((1'b1 == ap_CS_fsm_state255) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state256;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state255;
            end
        end
        ap_ST_fsm_state256 : begin
            if (((1'b1 == ap_CS_fsm_state256) & (gmem_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state257;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state256;
            end
        end
        ap_ST_fsm_state257 : begin
            ap_NS_fsm = ap_ST_fsm_state258;
        end
        ap_ST_fsm_state258 : begin
            ap_NS_fsm = ap_ST_fsm_state259;
        end
        ap_ST_fsm_state259 : begin
            ap_NS_fsm = ap_ST_fsm_state260;
        end
        ap_ST_fsm_state260 : begin
            if (((1'b1 == ap_CS_fsm_state260) & (gmem_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state261;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state260;
            end
        end
        ap_ST_fsm_state261 : begin
            ap_NS_fsm = ap_ST_fsm_state262;
        end
        ap_ST_fsm_state262 : begin
            ap_NS_fsm = ap_ST_fsm_state263;
        end
        ap_ST_fsm_state263 : begin
            ap_NS_fsm = ap_ST_fsm_state264;
        end
        ap_ST_fsm_state264 : begin
            ap_NS_fsm = ap_ST_fsm_state265;
        end
        ap_ST_fsm_state265 : begin
            if ((~((select_ln46_31_reg_10942 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state265))) begin
                ap_NS_fsm = ap_ST_fsm_state244;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state265;
            end
        end
        ap_ST_fsm_state266 : begin
            if (((1'b1 == ap_CS_fsm_state266) & (grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state229;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state266;
            end
        end
        ap_ST_fsm_state267 : begin
            ap_NS_fsm = ap_ST_fsm_state268;
        end
        ap_ST_fsm_state268 : begin
            if (((1'b1 == ap_CS_fsm_state268) & (grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state269;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state268;
            end
        end
        ap_ST_fsm_state269 : begin
            if (((1'b1 == ap_CS_fsm_state269) & (icmp_ln44_5_fu_8215_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state270;
            end
        end
        ap_ST_fsm_state270 : begin
            if (((1'b1 == ap_CS_fsm_state270) & (icmp_ln46_6_fu_8313_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state305;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state271;
            end
        end
        ap_ST_fsm_state271 : begin
            if (((1'b1 == ap_CS_fsm_state271) & ((or_ln50_6_fu_8467_p2 == 1'd1) | (empty_348_reg_11215 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state280;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state272;
            end
        end
        ap_ST_fsm_state272 : begin
            if (((1'b1 == ap_CS_fsm_state272) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state273;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state272;
            end
        end
        ap_ST_fsm_state273 : begin
            ap_NS_fsm = ap_ST_fsm_state274;
        end
        ap_ST_fsm_state274 : begin
            ap_NS_fsm = ap_ST_fsm_state275;
        end
        ap_ST_fsm_state275 : begin
            ap_NS_fsm = ap_ST_fsm_state276;
        end
        ap_ST_fsm_state276 : begin
            ap_NS_fsm = ap_ST_fsm_state277;
        end
        ap_ST_fsm_state277 : begin
            ap_NS_fsm = ap_ST_fsm_state278;
        end
        ap_ST_fsm_state278 : begin
            ap_NS_fsm = ap_ST_fsm_state279;
        end
        ap_ST_fsm_state279 : begin
            if (((1'b1 == ap_CS_fsm_state279) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state280;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state279;
            end
        end
        ap_ST_fsm_state280 : begin
            ap_NS_fsm = ap_ST_fsm_state281;
        end
        ap_ST_fsm_state281 : begin
            ap_NS_fsm = ap_ST_fsm_state282;
        end
        ap_ST_fsm_state282 : begin
            ap_NS_fsm = ap_ST_fsm_state283;
        end
        ap_ST_fsm_state283 : begin
            if (((1'b1 == ap_CS_fsm_state283) & (icmp_ln54_6_fu_8533_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state270;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state284;
            end
        end
        ap_ST_fsm_state284 : begin
            if (((1'b1 == ap_CS_fsm_state284) & (1'b0 == ap_block_state284_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state285;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state284;
            end
        end
        ap_ST_fsm_state285 : begin
            ap_NS_fsm = ap_ST_fsm_state286;
        end
        ap_ST_fsm_state286 : begin
            if (((select_ln46_38_reg_11185 == 1'd0) & (1'b1 == ap_CS_fsm_state286) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state304;
            end else if (((select_ln46_38_reg_11185 == 1'd1) & (1'b1 == ap_CS_fsm_state286) & (grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state287;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state286;
            end
        end
        ap_ST_fsm_state287 : begin
            if (((1'b1 == ap_CS_fsm_state287) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state288;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state287;
            end
        end
        ap_ST_fsm_state288 : begin
            if (((1'b1 == ap_CS_fsm_state288) & (grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state289;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state288;
            end
        end
        ap_ST_fsm_state289 : begin
            ap_NS_fsm = ap_ST_fsm_state290;
        end
        ap_ST_fsm_state290 : begin
            ap_NS_fsm = ap_ST_fsm_state291;
        end
        ap_ST_fsm_state291 : begin
            ap_NS_fsm = ap_ST_fsm_state292;
        end
        ap_ST_fsm_state292 : begin
            ap_NS_fsm = ap_ST_fsm_state293;
        end
        ap_ST_fsm_state293 : begin
            ap_NS_fsm = ap_ST_fsm_state294;
        end
        ap_ST_fsm_state294 : begin
            if (((1'b1 == ap_CS_fsm_state294) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state295;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state294;
            end
        end
        ap_ST_fsm_state295 : begin
            if (((1'b1 == ap_CS_fsm_state295) & (gmem_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state296;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state295;
            end
        end
        ap_ST_fsm_state296 : begin
            ap_NS_fsm = ap_ST_fsm_state297;
        end
        ap_ST_fsm_state297 : begin
            ap_NS_fsm = ap_ST_fsm_state298;
        end
        ap_ST_fsm_state298 : begin
            ap_NS_fsm = ap_ST_fsm_state299;
        end
        ap_ST_fsm_state299 : begin
            if (((1'b1 == ap_CS_fsm_state299) & (gmem_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state300;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state299;
            end
        end
        ap_ST_fsm_state300 : begin
            ap_NS_fsm = ap_ST_fsm_state301;
        end
        ap_ST_fsm_state301 : begin
            ap_NS_fsm = ap_ST_fsm_state302;
        end
        ap_ST_fsm_state302 : begin
            ap_NS_fsm = ap_ST_fsm_state303;
        end
        ap_ST_fsm_state303 : begin
            ap_NS_fsm = ap_ST_fsm_state304;
        end
        ap_ST_fsm_state304 : begin
            if ((~((select_ln46_38_reg_11185 == 1'd1) & (gmem_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state304))) begin
                ap_NS_fsm = ap_ST_fsm_state283;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state304;
            end
        end
        ap_ST_fsm_state305 : begin
            if (((1'b1 == ap_CS_fsm_state305) & (grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state269;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state305;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_1_fu_4926_p2 = (num_channel_2_fu_730 + 4'd1);

assign add_ln113_2_fu_6028_p2 = (num_channel_4_fu_754 + 4'd1);

assign add_ln113_3_fu_3729_p2 = (indvar_flatten1069_fu_710 + 68'd1);

assign add_ln113_4_fu_4920_p2 = (indvar_flatten1268_fu_734 + 67'd1);

assign add_ln113_5_fu_6022_p2 = (indvar_flatten1447_fu_758 + 67'd1);

assign add_ln113_fu_3735_p2 = (num_channel_fu_706 + 5'd1);

assign add_ln116_10_fu_5175_p2 = (zext_ln116_4_fu_5171_p1 + 33'd14);

assign add_ln116_10_mid2_fu_5156_p3 = ((select_ln113_14_fu_5038_p3[0:0] == 1'b1) ? add_ln116_8_fu_5150_p2 : select_ln113_13_fu_5027_p3);

assign add_ln116_11_fu_6250_p2 = (zext_ln116_8_fu_6246_p1 + add_ln116_13_mid2_fu_6221_p3);

assign add_ln116_12_fu_6011_p2 = ($signed(p_cast117_fu_5958_p1) + $signed(p_cast118_fu_5999_p1));

assign add_ln116_13_fu_6215_p2 = ($signed(zext_ln113_5_fu_6111_p1) + $signed(p_cast118_mid1_fu_6195_p1));

assign add_ln116_13_mid2_fu_6221_p3 = ((select_ln113_22_fu_6142_p3[0:0] == 1'b1) ? add_ln116_13_fu_6215_p2 : select_ln113_21_fu_6131_p3);

assign add_ln116_14_fu_6240_p2 = (zext_ln116_7_fu_6236_p1 + 33'd7);

assign add_ln116_1_fu_4019_p2 = ($signed(sext_ln116_fu_4015_p1) + $signed(output_conv1_read_reg_8752));

assign add_ln116_2_fu_3966_p2 = ($signed(zext_ln114_4_fu_3825_p1) + $signed(sext_ln130_5_fu_3948_p1));

assign add_ln116_3_fu_4001_p2 = (zext_ln116_2_fu_3997_p1 + add_ln116_mid2_fu_3972_p3);

assign add_ln116_4_fu_5203_p2 = ($signed(sext_ln116_1_fu_5199_p1) + $signed(output_conv2_read_reg_8739));

assign add_ln116_5_fu_3991_p2 = (zext_ln116_1_fu_3987_p1 + 33'd28);

assign add_ln116_6_fu_4909_p2 = ($signed(zext_ln114_1_fu_4824_p1) + $signed(sext_ln130_4_fu_4899_p1));

assign add_ln116_7_fu_6268_p2 = ($signed(sext_ln116_2_fu_6264_p1) + $signed(output_conv3_read_reg_8726));

assign add_ln116_8_fu_5150_p2 = ($signed(zext_ln114_5_fu_5017_p1) + $signed(sext_ln130_6_fu_5132_p1));

assign add_ln116_9_fu_5185_p2 = (zext_ln116_5_fu_5181_p1 + add_ln116_10_mid2_fu_5156_p3);

assign add_ln116_fu_3718_p2 = ($signed(zext_ln114_fu_3625_p1) + $signed(sext_ln130_3_fu_3708_p1));

assign add_ln116_mid2_fu_3972_p3 = ((select_ln113_6_fu_3846_p3[0:0] == 1'b1) ? add_ln116_2_fu_3966_p2 : select_ln113_5_fu_3835_p3);

assign add_ln121_1_fu_5233_p2 = (j_3_mid2_reg_9765 + 32'd1);

assign add_ln121_2_fu_6284_p2 = (j_6_mid2_fu_6158_p3 + 32'd1);

assign add_ln121_fu_4049_p2 = (j_2_mid2_reg_9303 + 32'd1);

assign add_ln130_10_fu_5136_p2 = ($signed(p_cast91_mid1_fu_5128_p1) + $signed(select_ln113_9_cast_fu_4997_p1));

assign add_ln130_1_fu_4085_p2 = ($signed(sext_ln130_7_fu_4081_p1) + $signed(output_pooling1_read_reg_8746));

assign add_ln130_2_fu_5253_p2 = (add_ln130_7_mid2_reg_9776 + zext_ln116_3_fu_5230_p1);

assign add_ln130_3_fu_5269_p2 = ($signed(sext_ln130_8_fu_5265_p1) + $signed(output_pooling2_read_reg_8733));

assign add_ln130_4_fu_3712_p2 = ($signed(p_cast81_fu_3704_p1) + $signed(p_cast82_fu_3615_p1));

assign add_ln130_4_mid2_fu_3958_p3 = ((select_ln113_6_fu_3846_p3[0:0] == 1'b1) ? add_ln130_9_fu_3952_p2 : select_ln113_4_fu_3829_p3);

assign add_ln130_5_fu_6345_p2 = (zext_ln130_1_fu_6341_p1 + output_pooling3_read_reg_8720);

assign add_ln130_6_fu_6328_p2 = (zext_ln130_fu_6324_p1 + zext_ln116_6_fu_6316_p1);

assign add_ln130_7_fu_4903_p2 = ($signed(p_cast91_fu_4895_p1) + $signed(p_cast92_fu_4814_p1));

assign add_ln130_7_mid2_fu_5142_p3 = ((select_ln113_14_fu_5038_p3[0:0] == 1'b1) ? add_ln130_10_fu_5136_p2 : select_ln113_12_fu_5021_p3);

assign add_ln130_8_fu_6319_p2 = (zext_ln113_4_fu_6312_p1 + zext_ln116_7_reg_10231);

assign add_ln130_9_fu_3952_p2 = ($signed(p_cast81_mid1_fu_3944_p1) + $signed(select_ln113_1_cast_fu_3813_p1));

assign add_ln130_fu_4069_p2 = (add_ln130_4_mid2_reg_9314 + zext_ln116_fu_4046_p1);

assign add_ln44_1_fu_5345_p2 = (num_channel_3_fu_738 + 4'd1);

assign add_ln44_2_fu_6421_p2 = (num_channel_5_fu_762 + 4'd1);

assign add_ln44_3_fu_7016_p2 = (num_channel_7_fu_766 + 4'd1);

assign add_ln44_4_fu_7571_p2 = (num_channel_9_fu_770 + 4'd1);

assign add_ln44_5_fu_8221_p2 = (num_channel_11_fu_774 + 5'd1);

assign add_ln44_fu_4161_p2 = (num_channel_1_fu_714 + 5'd1);

assign add_ln45_10_fu_6794_p2 = (add_ln74_15_mid2_v_fu_6787_p3 + zext_ln44_2_reg_10279);

assign add_ln45_11_fu_5483_p2 = (indvar_flatten1340_reg_2103 + 12'd1);

assign add_ln45_12_fu_7347_p2 = (add_ln74_18_mid2_v_fu_7340_p3 + zext_ln44_3_reg_10595);

assign add_ln45_13_fu_6563_p2 = (indvar_flatten1515_reg_2183 + 11'd1);

assign add_ln45_14_fu_7116_p2 = (indvar_flatten1668_reg_2263 + 12'd1);

assign add_ln45_15_fu_7716_p2 = (indvar_flatten1841_reg_2343 + 13'd1);

assign add_ln45_1_fu_4322_p2 = (num_ker_2_reg_2034 + 4'd1);

assign add_ln45_2_fu_5489_p2 = (num_ker_4_reg_2114 + 4'd1);

assign add_ln45_3_fu_6569_p2 = (num_ker_6_reg_2194 + 4'd1);

assign add_ln45_4_fu_7122_p2 = (num_ker_7_reg_2274 + 4'd1);

assign add_ln45_5_fu_7722_p2 = (num_ker_8_reg_2354 + 5'd1);

assign add_ln45_6_fu_3028_p2 = (indvar_flatten942_fu_514 + 14'd1);

assign add_ln45_7_fu_4384_p2 = (add_ln74_9_mid2_v_fu_4376_p3 + zext_ln44_reg_9367);

assign add_ln45_8_fu_5730_p2 = (add_ln74_12_mid2_v_fu_5723_p3 + zext_ln44_1_reg_9829);

assign add_ln45_9_fu_4316_p2 = (indvar_flatten1147_reg_2023 + 12'd1);

assign add_ln45_fu_3037_p2 = (num_ker_fu_510 + 5'd1);

assign add_ln46_10_fu_6909_p2 = (indvar_flatten1484_reg_2205 + 8'd1);

assign add_ln46_11_fu_7462_p2 = (indvar_flatten1637_reg_2285 + 9'd1);

assign add_ln46_12_fu_8449_p2 = ($signed(zext_ln46_9_reg_11159) + $signed(sext_ln46_1_fu_8446_p1));

assign add_ln46_13_fu_8118_p2 = (indvar_flatten1796_reg_2365 + 10'd1);

assign add_ln46_14_fu_8319_p2 = (indvar_flatten2008_reg_2423 + 10'd1);

assign add_ln46_1_fu_4436_p2 = (select_ln45_6_fu_4334_p3 + 5'd1);

assign add_ln46_2_fu_5590_p2 = (select_ln45_12_fu_5501_p3 + 4'd1);

assign add_ln46_3_fu_6668_p2 = (select_ln45_17_fu_6581_p3 + 3'd1);

assign add_ln46_4_fu_7221_p2 = (select_ln45_22_fu_7134_p3 + 4'd1);

assign add_ln46_5_fu_7863_p2 = (select_ln45_27_fu_7734_p3 + 5'd1);

assign add_ln46_6_fu_8325_p2 = (i_17_reg_2434 + 5'd1);

assign add_ln46_7_fu_3426_p2 = (indvar_flatten905_fu_506 + 10'd1);

assign add_ln46_8_fu_4693_p2 = (indvar_flatten1106_reg_2045 + 10'd1);

assign add_ln46_9_fu_5841_p2 = (indvar_flatten1305_reg_2125 + 9'd1);

assign add_ln46_fu_3165_p2 = (select_ln45_fu_3049_p3 + 5'd1);

assign add_ln47_1_fu_4688_p2 = (select_ln46_6_reg_9458 + 5'd1);

assign add_ln47_2_fu_5836_p2 = (select_ln46_12_reg_9910 + 5'd1);

assign add_ln47_3_fu_6904_p2 = (select_ln46_18_reg_10355 + 5'd1);

assign add_ln47_4_fu_7457_p2 = (select_ln46_24_reg_10643 + 5'd1);

assign add_ln47_5_fu_8113_p2 = (select_ln46_30_reg_10934 + 5'd1);

assign add_ln47_6_fu_8554_p2 = (select_ln46_37_reg_11177 + 5'd1);

assign add_ln47_fu_3421_p2 = (select_ln46_reg_8921 + 5'd1);

assign add_ln51_10_fu_5770_p2 = ($signed(sext_ln51_10_fu_5766_p1) + $signed(select_ln46_14_reg_9922));

assign add_ln51_11_fu_6855_p2 = ($signed(sext_ln51_13_fu_6851_p1) + $signed(output_pooling3_read_reg_8720));

assign add_ln51_12_fu_6546_p2 = (zext_ln45_4_reg_10289 + zext_ln47_6_fu_6542_p1);

assign add_ln51_13_fu_6827_p2 = ($signed(zext_ln51_2_fu_6824_p1) + $signed(6'd59));

assign add_ln51_14_fu_7408_p2 = ($signed(sext_ln51_15_fu_7404_p1) + $signed(output_upsampling1_read_reg_8707));

assign add_ln51_15_fu_6837_p2 = ($signed(sext_ln51_12_fu_6833_p1) + $signed(zext_ln77_2_fu_6799_p1));

assign add_ln51_16_fu_8064_p2 = (zext_ln51_5_fu_8060_p1 + output_upsampling2_read_reg_8694);

assign add_ln51_17_fu_7099_p2 = (zext_ln45_5_reg_10605 + zext_ln47_9_fu_7095_p1);

assign add_ln51_18_fu_7380_p2 = ($signed(zext_ln51_3_fu_7377_p1) + $signed(6'd55));

assign add_ln51_19_fu_8504_p2 = ($signed(sext_ln51_17_fu_8500_p1) + $signed(output_upsampling3_read_reg_8681));

assign add_ln51_1_fu_3362_p2 = ($signed(sext_ln51_7_fu_3358_p1) + $signed(15'd32536));

assign add_ln51_20_fu_7390_p2 = ($signed(sext_ln51_14_fu_7386_p1) + $signed(zext_ln77_3_fu_7352_p1));

assign add_ln51_21_fu_8046_p2 = (zext_ln51_4_fu_8042_p1 + zext_ln47_18_fu_8009_p1);

assign add_ln51_22_fu_4528_p2 = ($signed(zext_ln45_2_reg_9377) + $signed(sext_ln47_7_fu_4524_p1));

assign add_ln51_23_fu_8476_p2 = ($signed(zext_ln51_6_fu_8473_p1) + $signed(6'd35));

assign add_ln51_24_fu_8486_p2 = ($signed(sext_ln51_16_fu_8482_p1) + $signed(add_ln46_12_fu_8449_p2));

assign add_ln51_25_fu_5660_p2 = ($signed(zext_ln45_3_reg_9839) + $signed(sext_ln47_8_fu_5656_p1));

assign add_ln51_26_fu_6724_p2 = (zext_ln45_4_reg_10289 + zext_ln47_16_fu_6720_p1);

assign add_ln51_27_fu_7277_p2 = (zext_ln45_5_reg_10605 + zext_ln47_17_fu_7273_p1);

assign add_ln51_2_fu_3372_p2 = ($signed(sext_ln51_18_fu_3368_p1) + $signed(image_r_read_reg_8759));

assign add_ln51_3_fu_4299_p2 = ($signed(zext_ln45_2_reg_9377) + $signed(sext_ln47_2_fu_4295_p1));

assign add_ln51_4_fu_4613_p2 = ($signed(select_ln46_6_reg_9458) + $signed(5'd17));

assign add_ln51_5_fu_4639_p2 = ($signed(sext_ln51_9_fu_4635_p1) + $signed(output_pooling1_read_reg_8746));

assign add_ln51_6_fu_4622_p2 = ($signed(sext_ln51_8_fu_4618_p1) + $signed(select_ln46_9_reg_9470));

assign add_ln51_7_fu_5466_p2 = ($signed(zext_ln45_3_reg_9839) + $signed(sext_ln47_3_fu_5462_p1));

assign add_ln51_8_fu_5787_p2 = ($signed(sext_ln51_11_fu_5783_p1) + $signed(output_pooling2_read_reg_8733));

assign add_ln51_9_fu_5760_p2 = ($signed(zext_ln51_1_fu_5757_p1) + $signed(6'd56));

assign add_ln51_fu_3345_p2 = (zext_ln51_fu_3342_p1 + select_ln46_2_reg_8933);

assign add_ln54_1_fu_4672_p2 = (b_1_reg_2091 + 32'd1);

assign add_ln54_2_fu_5820_p2 = (b_2_reg_2171 + 32'd1);

assign add_ln54_3_fu_6888_p2 = (b_3_reg_2251 + 32'd1);

assign add_ln54_4_fu_7441_p2 = (b_4_reg_2331 + 32'd1);

assign add_ln54_5_fu_8097_p2 = (b_5_reg_2411 + 32'd1);

assign add_ln54_6_fu_8538_p2 = (b_6_reg_2468 + 32'd1);

assign add_ln54_fu_3405_p2 = (b_reg_2011 + 32'd1);

assign add_ln74_12_mid2_v_fu_5723_p3 = {{trunc_ln45_1_reg_9904}, {3'd0}};

assign add_ln74_14_fu_7646_p2 = (zext_ln74_9_fu_7642_p1 + p_shl91_cast_fu_7615_p1);

assign add_ln74_15_fu_8261_p2 = (p_shl118_cast_fu_8243_p1 + zext_ln44_5_fu_8227_p1);

assign add_ln74_15_mid2_v_fu_6787_p3 = {{trunc_ln45_2_reg_10349}, {3'd0}};

assign add_ln74_16_fu_7784_p2 = (p_shl92_mid1_fu_7758_p3 + zext_ln44_4_reg_10883);

assign add_ln74_17_fu_7793_p2 = (zext_ln74_14_fu_7789_p1 + p_shl91_cast_mid1_fu_7754_p1);

assign add_ln74_18_mid2_v_fu_7340_p3 = {{trunc_ln45_3_reg_10637}, {3'd0}};

assign add_ln74_7_fu_2960_p2 = (p_shl_cast_fu_2942_p1 + zext_ln45_fu_2926_p1);

assign add_ln74_9_fu_3099_p2 = (p_shl_cast_mid1_fu_3073_p1 + zext_ln45_1_fu_3057_p1);

assign add_ln74_9_mid2_v_fu_4376_p3 = {{trunc_ln45_fu_4372_p1}, {4'd0}};

assign add_ln74_fu_7637_p2 = (p_shl22_fu_7619_p3 + zext_ln44_4_reg_10883);

assign add_ln77_10_fu_5880_p2 = ($signed(sext_ln77_11_fu_5876_p1) + $signed(sext_ln46_3_reg_9961));

assign add_ln77_11_fu_8174_p2 = ($signed(sext_ln77_14_fu_8170_p1) + $signed(output_conv6_read_reg_8687));

assign add_ln77_12_fu_4722_p2 = ($signed(zext_ln77_1_fu_4718_p1) + $signed(33'd8589934564));

assign add_ln77_13_fu_8602_p2 = ($signed(sext_ln77_16_fu_8598_p1) + $signed(output_conv7_read_reg_8675));

assign add_ln77_14_fu_6944_p2 = (add_ln77_21_fu_6938_p2 + zext_ln46_6_reg_10406);

assign add_ln77_15_fu_5471_p2 = ($signed(zext_ln46_2_fu_5420_p1) + $signed(sext_ln47_3_fu_5462_p1));

assign add_ln77_16_fu_7497_p2 = (add_ln77_23_fu_7491_p2 + zext_ln46_8_reg_10694);

assign add_ln77_17_fu_5870_p2 = ($signed(zext_ln77_4_fu_5866_p1) + $signed(33'd8589934578));

assign add_ln77_18_fu_8157_p2 = ($signed(sext_ln77_13_fu_8153_p1) + $signed(zext_ln46_10_reg_10980));

assign add_ln77_19_fu_6551_p2 = (zext_ln46_5_fu_6514_p1 + zext_ln47_6_fu_6542_p1);

assign add_ln77_1_fu_3504_p2 = ($signed(sext_ln77_8_fu_3500_p1) + $signed(output_conv1_read_reg_8752));

assign add_ln77_20_fu_8585_p2 = ($signed(sext_ln77_15_fu_8581_p1) + $signed(sext_ln46_reg_11219));

assign add_ln77_21_fu_6938_p2 = ($signed(zext_ln77_5_fu_6934_p1) + $signed(33'd8589934584));

assign add_ln77_22_fu_7104_p2 = (zext_ln46_7_fu_7067_p1 + zext_ln47_9_fu_7095_p1);

assign add_ln77_23_fu_7491_p2 = ($signed(zext_ln77_7_fu_7487_p1) + $signed(33'd8589934576));

assign add_ln77_24_fu_7704_p2 = ($signed(empty_329_fu_7631_p2) + $signed(sext_ln47_4_fu_7700_p1));

assign add_ln77_25_fu_8147_p2 = ($signed(zext_ln77_9_fu_8143_p1) + $signed(33'd8589934564));

assign add_ln77_26_fu_8575_p2 = ($signed(zext_ln77_10_fu_8571_p1) + $signed(33'd8589934536));

assign add_ln77_27_fu_3251_p2 = ($signed(zext_ln74_fu_3095_p1) + $signed(sext_ln47_5_fu_3247_p1));

assign add_ln77_28_fu_4541_p2 = ($signed(select_ln45_7_fu_4356_p3) + $signed(sext_ln47_6_fu_4520_p1));

assign add_ln77_29_fu_5673_p2 = ($signed(zext_ln45_7_fu_5531_p1) + $signed(sext_ln47_8_fu_5656_p1));

assign add_ln77_2_fu_3487_p2 = ($signed(sext_ln77_7_fu_3483_p1) + $signed(sext_ln46_2_reg_9000));

assign add_ln77_30_fu_6737_p2 = (zext_ln45_9_fu_6609_p1 + zext_ln47_16_fu_6720_p1);

assign add_ln77_31_fu_7290_p2 = (zext_ln45_11_fu_7162_p1 + zext_ln47_17_fu_7273_p1);

assign add_ln77_32_fu_7959_p2 = ($signed(select_ln45_28_fu_7776_p3) + $signed(sext_ln47_9_fu_7955_p1));

assign add_ln77_3_fu_4749_p2 = ($signed(sext_ln77_10_fu_4745_p1) + $signed(output_conv2_read_reg_8739));

assign add_ln77_4_fu_3477_p2 = ($signed(zext_ln77_fu_3473_p1) + $signed(33'd8589934536));

assign add_ln77_5_fu_5897_p2 = ($signed(sext_ln77_12_fu_5893_p1) + $signed(output_conv3_read_reg_8726));

assign add_ln77_6_fu_4732_p2 = ($signed(sext_ln77_9_fu_4728_p1) + $signed(zext_ln46_1_reg_9504));

assign add_ln77_7_fu_6961_p2 = (zext_ln77_6_fu_6957_p1 + output_conv4_read_reg_8713);

assign add_ln77_8_fu_4304_p2 = ($signed(empty_272_fu_4237_p2) + $signed(sext_ln47_1_fu_4291_p1));

assign add_ln77_9_fu_7514_p2 = (zext_ln77_8_fu_7510_p1 + output_conv5_read_reg_8700);

assign add_ln77_fu_3016_p2 = ($signed(zext_ln46_fu_2956_p1) + $signed(sext_ln47_fu_3012_p1));

assign and_ln121_1_fu_5247_p2 = (icmp_ln121_3_fu_5242_p2 & cmp17_i325_mid2_fu_5224_p3);

assign and_ln121_2_fu_6299_p2 = (icmp_ln121_5_fu_6294_p2 & cmp17_i681_mid2_fu_6188_p3);

assign and_ln121_fu_4063_p2 = (icmp_ln121_1_fu_4058_p2 & cmp17_i_mid2_fu_4040_p3);

assign and_ln45_10_fu_7813_p2 = (xor_ln45_5_fu_7807_p2 & icmp2449_fu_7662_p2);

assign and_ln45_11_fu_7849_p2 = (xor_ln45_5_fu_7807_p2 & icmp_ln47_5_fu_7843_p2);

assign and_ln45_1_fu_3151_p2 = (xor_ln45_fu_3113_p2 & icmp_ln47_fu_3145_p2);

assign and_ln45_2_fu_4395_p2 = (xor_ln45_1_fu_4389_p2 & icmp2425_fu_4253_p2);

assign and_ln45_3_fu_4430_p2 = (xor_ln45_1_fu_4389_p2 & icmp_ln47_1_fu_4424_p2);

assign and_ln45_4_fu_5553_p2 = (xor_ln45_2_fu_5547_p2 & icmp2431_fu_5438_p2);

assign and_ln45_5_fu_5584_p2 = (xor_ln45_2_fu_5547_p2 & icmp_ln47_2_fu_5578_p2);

assign and_ln45_6_fu_6631_p2 = (xor_ln45_3_fu_6625_p2 & icmp2437_fu_6528_p2);

assign and_ln45_7_fu_6662_p2 = (xor_ln45_3_fu_6625_p2 & icmp_ln47_3_fu_6656_p2);

assign and_ln45_8_fu_7184_p2 = (xor_ln45_4_fu_7178_p2 & icmp2443_fu_7081_p2);

assign and_ln45_9_fu_7215_p2 = (xor_ln45_4_fu_7178_p2 & icmp_ln47_4_fu_7209_p2);

assign and_ln45_fu_3119_p2 = (xor_ln45_fu_3113_p2 & icmp_fu_2976_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state132 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state138 = ap_CS_fsm[32'd137];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state140 = ap_CS_fsm[32'd139];

assign ap_CS_fsm_state141 = ap_CS_fsm[32'd140];

assign ap_CS_fsm_state142 = ap_CS_fsm[32'd141];

assign ap_CS_fsm_state143 = ap_CS_fsm[32'd142];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state145 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state150 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state152 = ap_CS_fsm[32'd151];

assign ap_CS_fsm_state153 = ap_CS_fsm[32'd152];

assign ap_CS_fsm_state154 = ap_CS_fsm[32'd153];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state161 = ap_CS_fsm[32'd160];

assign ap_CS_fsm_state162 = ap_CS_fsm[32'd161];

assign ap_CS_fsm_state163 = ap_CS_fsm[32'd162];

assign ap_CS_fsm_state164 = ap_CS_fsm[32'd163];

assign ap_CS_fsm_state165 = ap_CS_fsm[32'd164];

assign ap_CS_fsm_state166 = ap_CS_fsm[32'd165];

assign ap_CS_fsm_state167 = ap_CS_fsm[32'd166];

assign ap_CS_fsm_state168 = ap_CS_fsm[32'd167];

assign ap_CS_fsm_state169 = ap_CS_fsm[32'd168];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state170 = ap_CS_fsm[32'd169];

assign ap_CS_fsm_state171 = ap_CS_fsm[32'd170];

assign ap_CS_fsm_state177 = ap_CS_fsm[32'd176];

assign ap_CS_fsm_state178 = ap_CS_fsm[32'd177];

assign ap_CS_fsm_state179 = ap_CS_fsm[32'd178];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state180 = ap_CS_fsm[32'd179];

assign ap_CS_fsm_state181 = ap_CS_fsm[32'd180];

assign ap_CS_fsm_state182 = ap_CS_fsm[32'd181];

assign ap_CS_fsm_state187 = ap_CS_fsm[32'd186];

assign ap_CS_fsm_state188 = ap_CS_fsm[32'd187];

assign ap_CS_fsm_state189 = ap_CS_fsm[32'd188];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state190 = ap_CS_fsm[32'd189];

assign ap_CS_fsm_state191 = ap_CS_fsm[32'd190];

assign ap_CS_fsm_state192 = ap_CS_fsm[32'd191];

assign ap_CS_fsm_state193 = ap_CS_fsm[32'd192];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state200 = ap_CS_fsm[32'd199];

assign ap_CS_fsm_state201 = ap_CS_fsm[32'd200];

assign ap_CS_fsm_state202 = ap_CS_fsm[32'd201];

assign ap_CS_fsm_state203 = ap_CS_fsm[32'd202];

assign ap_CS_fsm_state204 = ap_CS_fsm[32'd203];

assign ap_CS_fsm_state205 = ap_CS_fsm[32'd204];

assign ap_CS_fsm_state206 = ap_CS_fsm[32'd205];

assign ap_CS_fsm_state207 = ap_CS_fsm[32'd206];

assign ap_CS_fsm_state208 = ap_CS_fsm[32'd207];

assign ap_CS_fsm_state209 = ap_CS_fsm[32'd208];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state210 = ap_CS_fsm[32'd209];

assign ap_CS_fsm_state216 = ap_CS_fsm[32'd215];

assign ap_CS_fsm_state217 = ap_CS_fsm[32'd216];

assign ap_CS_fsm_state218 = ap_CS_fsm[32'd217];

assign ap_CS_fsm_state219 = ap_CS_fsm[32'd218];

assign ap_CS_fsm_state220 = ap_CS_fsm[32'd219];

assign ap_CS_fsm_state221 = ap_CS_fsm[32'd220];

assign ap_CS_fsm_state226 = ap_CS_fsm[32'd225];

assign ap_CS_fsm_state227 = ap_CS_fsm[32'd226];

assign ap_CS_fsm_state228 = ap_CS_fsm[32'd227];

assign ap_CS_fsm_state229 = ap_CS_fsm[32'd228];

assign ap_CS_fsm_state230 = ap_CS_fsm[32'd229];

assign ap_CS_fsm_state231 = ap_CS_fsm[32'd230];

assign ap_CS_fsm_state232 = ap_CS_fsm[32'd231];

assign ap_CS_fsm_state239 = ap_CS_fsm[32'd238];

assign ap_CS_fsm_state240 = ap_CS_fsm[32'd239];

assign ap_CS_fsm_state241 = ap_CS_fsm[32'd240];

assign ap_CS_fsm_state242 = ap_CS_fsm[32'd241];

assign ap_CS_fsm_state243 = ap_CS_fsm[32'd242];

assign ap_CS_fsm_state244 = ap_CS_fsm[32'd243];

assign ap_CS_fsm_state245 = ap_CS_fsm[32'd244];

assign ap_CS_fsm_state246 = ap_CS_fsm[32'd245];

assign ap_CS_fsm_state247 = ap_CS_fsm[32'd246];

assign ap_CS_fsm_state248 = ap_CS_fsm[32'd247];

assign ap_CS_fsm_state249 = ap_CS_fsm[32'd248];

assign ap_CS_fsm_state255 = ap_CS_fsm[32'd254];

assign ap_CS_fsm_state256 = ap_CS_fsm[32'd255];

assign ap_CS_fsm_state257 = ap_CS_fsm[32'd256];

assign ap_CS_fsm_state258 = ap_CS_fsm[32'd257];

assign ap_CS_fsm_state259 = ap_CS_fsm[32'd258];

assign ap_CS_fsm_state260 = ap_CS_fsm[32'd259];

assign ap_CS_fsm_state265 = ap_CS_fsm[32'd264];

assign ap_CS_fsm_state266 = ap_CS_fsm[32'd265];

assign ap_CS_fsm_state267 = ap_CS_fsm[32'd266];

assign ap_CS_fsm_state268 = ap_CS_fsm[32'd267];

assign ap_CS_fsm_state269 = ap_CS_fsm[32'd268];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state270 = ap_CS_fsm[32'd269];

assign ap_CS_fsm_state271 = ap_CS_fsm[32'd270];

assign ap_CS_fsm_state272 = ap_CS_fsm[32'd271];

assign ap_CS_fsm_state279 = ap_CS_fsm[32'd278];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state280 = ap_CS_fsm[32'd279];

assign ap_CS_fsm_state281 = ap_CS_fsm[32'd280];

assign ap_CS_fsm_state282 = ap_CS_fsm[32'd281];

assign ap_CS_fsm_state283 = ap_CS_fsm[32'd282];

assign ap_CS_fsm_state284 = ap_CS_fsm[32'd283];

assign ap_CS_fsm_state285 = ap_CS_fsm[32'd284];

assign ap_CS_fsm_state286 = ap_CS_fsm[32'd285];

assign ap_CS_fsm_state287 = ap_CS_fsm[32'd286];

assign ap_CS_fsm_state288 = ap_CS_fsm[32'd287];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state294 = ap_CS_fsm[32'd293];

assign ap_CS_fsm_state295 = ap_CS_fsm[32'd294];

assign ap_CS_fsm_state296 = ap_CS_fsm[32'd295];

assign ap_CS_fsm_state297 = ap_CS_fsm[32'd296];

assign ap_CS_fsm_state298 = ap_CS_fsm[32'd297];

assign ap_CS_fsm_state299 = ap_CS_fsm[32'd298];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state304 = ap_CS_fsm[32'd303];

assign ap_CS_fsm_state305 = ap_CS_fsm[32'd304];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_NS_fsm_state267 = ap_NS_fsm[32'd266];

always @ (*) begin
    ap_block_state100 = ((1'd1 == and_ln121_1_reg_9796) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state117_on_subcall_done = ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_done == 1'b0) & (icmp_ln55_2_reg_10033 == 1'd1));
end

always @ (*) begin
    ap_block_state137 = ((select_ln46_13_reg_9918 == 1'd1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state150 = ((1'd1 == and_ln121_2_reg_10246) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state167_on_subcall_done = ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_done == 1'b0) & (icmp_ln55_3_reg_10478 == 1'd1));
end

always @ (*) begin
    ap_block_state17_on_subcall_done = ((icmp_ln55_reg_9075 == 1'd1) & (grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state187 = ((select_ln46_19_reg_10363 == 1'd1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state206_on_subcall_done = ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_done == 1'b0) & (icmp_ln55_4_reg_10766 == 1'd1));
end

always @ (*) begin
    ap_block_state226 = ((select_ln46_25_reg_10651 == 1'd1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state245_on_subcall_done = ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_done == 1'b0) & (icmp_ln55_5_reg_11052 == 1'd1));
end

always @ (*) begin
    ap_block_state265 = ((select_ln46_31_reg_10942 == 1'd1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state284_on_subcall_done = ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_done == 1'b0) & (icmp_ln55_6_reg_11287 == 1'd1));
end

always @ (*) begin
    ap_block_state304 = ((select_ln46_38_reg_11185 == 1'd1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state37 = ((select_ln46_1_reg_8929 == 1'd1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state50 = ((1'd1 == and_ln121_reg_9334) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state67_on_subcall_done = ((grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_done == 1'b0) & (icmp_ln55_1_reg_9576 == 1'd1));
end

always @ (*) begin
    ap_block_state87 = ((select_ln46_7_reg_9466 == 1'd1) & (gmem_BVALID == 1'b0));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln130_1_fu_5297_p1 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_max_val_6_out;

assign bitcast_ln130_2_fu_6373_p1 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_max_val_9_out;

assign bitcast_ln130_fu_4113_p1 = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_max_val_3_out;

assign bitcast_ln51_1_fu_4664_p1 = gmem_addr_6_read_reg_9523;

assign bitcast_ln51_2_fu_5812_p1 = gmem_addr_10_read_reg_9980;

assign bitcast_ln51_3_fu_6880_p1 = gmem_addr_12_read_reg_10425;

assign bitcast_ln51_4_fu_7433_p1 = gmem_addr_14_read_reg_10713;

assign bitcast_ln51_5_fu_8089_p1 = gmem_addr_15_read_reg_10999;

assign bitcast_ln51_6_fu_8529_p1 = gmem_addr_17_read_reg_11239;

assign bitcast_ln51_fu_3397_p1 = gmem_addr_1_read_reg_9022;

assign bitcast_ln77_10_fu_8203_p1 = gmem_addr_19_read_reg_11108;

assign bitcast_ln77_11_fu_8207_p1 = reg_2870;

assign bitcast_ln77_12_fu_8631_p1 = gmem_addr_20_read_reg_11338;

assign bitcast_ln77_13_fu_8635_p1 = reg_2870;

assign bitcast_ln77_1_fu_3537_p1 = reg_2870;

assign bitcast_ln77_2_fu_4778_p1 = gmem_addr_11_read_reg_9632;

assign bitcast_ln77_3_fu_4782_p1 = reg_2870;

assign bitcast_ln77_4_fu_5926_p1 = gmem_addr_13_read_reg_10089;

assign bitcast_ln77_5_fu_5930_p1 = reg_2870;

assign bitcast_ln77_6_fu_6990_p1 = gmem_addr_16_read_reg_10534;

assign bitcast_ln77_7_fu_6994_p1 = reg_2870;

assign bitcast_ln77_8_fu_7543_p1 = gmem_addr_18_read_reg_10822;

assign bitcast_ln77_9_fu_7547_p1 = reg_2870;

assign bitcast_ln77_fu_3533_p1 = gmem_addr_9_read_reg_9121;

assign cmp17_i325_fu_4872_p2 = (($signed(indvars_iv_next1816_cast_fu_4868_p1) < $signed(sext_ln113_1_reg_9146)) ? 1'b1 : 1'b0);

assign cmp17_i325_mid1_fu_5105_p2 = (($signed(indvars_iv_next1816_cast_mid1_fu_5101_p1) < $signed(sext_ln113_1_reg_9146)) ? 1'b1 : 1'b0);

assign cmp17_i325_mid2_fu_5224_p3 = ((select_ln113_14_reg_9760[0:0] == 1'b1) ? cmp17_i325_mid1_reg_9771 : select_ln113_11_fu_5219_p3);

assign cmp17_i681_fu_5994_p2 = (($signed(indvars_iv_next1716_cast_fu_5990_p1) < $signed(sext_ln113_1_reg_9146)) ? 1'b1 : 1'b0);

assign cmp17_i681_mid1_fu_6069_p2 = (($signed(indvars_iv_next1716_cast_mid1_fu_6065_p1) < $signed(sext_ln113_1_reg_9146)) ? 1'b1 : 1'b0);

assign cmp17_i681_mid2_fu_6188_p3 = ((select_ln113_22_fu_6142_p3[0:0] == 1'b1) ? cmp17_i681_mid1_reg_10164 : select_ln113_19_fu_6120_p3);

assign cmp17_i_fu_3669_p2 = (($signed(indvars_iv_next1916_cast_fu_3665_p1) < $signed(sext_ln113_1_reg_9146)) ? 1'b1 : 1'b0);

assign cmp17_i_mid1_fu_3909_p2 = (($signed(indvars_iv_next1916_cast_mid1_fu_3905_p1) < $signed(sext_ln113_1_reg_9146)) ? 1'b1 : 1'b0);

assign cmp17_i_mid2_fu_4040_p3 = ((select_ln113_6_reg_9298[0:0] == 1'b1) ? cmp17_i_mid1_reg_9309 : select_ln113_3_fu_4035_p3);

assign empty_253_fu_2950_p0 = empty_253_fu_2950_p00;

assign empty_253_fu_2950_p00 = empty_fu_2930_p1;

assign empty_253_fu_2950_p1 = 14'd784;

assign empty_254_fu_3461_p2 = (trunc_ln54_reg_9070 + 5'd2);

assign empty_256_fu_3061_p1 = add_ln45_fu_3037_p2[3:0];

assign empty_257_fu_3310_p2 = ((select_ln46_4_reg_8943 == 5'd29) ? 1'b1 : 1'b0);

assign empty_258_fu_3315_p2 = ((select_ln46_4_reg_8943 == 5'd0) ? 1'b1 : 1'b0);

assign empty_259_fu_3320_p2 = (empty_258_fu_3315_p2 | empty_257_fu_3310_p2);

assign empty_260_fu_3601_p1 = num_channel_fu_706[3:0];

assign empty_261_fu_3609_p0 = empty_261_fu_3609_p00;

assign empty_261_fu_3609_p00 = num_channel_fu_706;

assign empty_261_fu_3609_p1 = 13'd196;

assign empty_262_fu_3619_p0 = empty_262_fu_3619_p00;

assign empty_262_fu_3619_p00 = empty_260_fu_3601_p1;

assign empty_262_fu_3619_p1 = 14'd784;

assign empty_263_fu_3653_p2 = (p_shl14_cast_fu_3637_p1 - p_shl15_cast_fu_3649_p1);

assign empty_264_fu_3698_p2 = (p_shl12_cast_fu_3682_p1 - p_shl13_cast_fu_3694_p1);

assign empty_266_fu_3754_p1 = add_ln113_fu_3735_p2[3:0];

assign empty_267_fu_3857_p2 = (select_ln113_6_fu_3846_p3 | exitcond_flatten10112087_reg_9221);

assign empty_269_fu_4171_p1 = num_channel_1_fu_714[3:0];

assign empty_270_fu_4187_p0 = empty_270_fu_4187_p00;

assign empty_270_fu_4187_p00 = empty_269_fu_4171_p1;

assign empty_270_fu_4187_p1 = 12'd196;

assign empty_271_fu_4229_p1 = num_ker_2_reg_2034[2:0];

assign empty_272_fu_4237_p0 = empty_272_fu_4237_p00;

assign empty_272_fu_4237_p00 = empty_271_fu_4229_p1;

assign empty_272_fu_4237_p1 = 11'd196;

assign empty_273_fu_4259_p1 = i_4_reg_2057[3:0];

assign empty_274_fu_4275_p2 = i_4_reg_2057 << 5'd1;

assign empty_275_fu_4706_p2 = (trunc_ln54_1_reg_9571 + 5'd2);

assign empty_277_fu_4342_p1 = add_ln45_1_fu_4322_p2[2:0];

assign empty_278_fu_4480_p1 = add_ln46_1_fu_4436_p2[3:0];

assign empty_279_fu_4496_p2 = add_ln46_1_fu_4436_p2 << 5'd1;

assign empty_280_fu_4569_p2 = ((select_ln46_8_fu_4512_p3 == 4'd15) ? 1'b1 : 1'b0);

assign empty_281_fu_4575_p2 = ((select_ln46_8_fu_4512_p3 == 4'd0) ? 1'b1 : 1'b0);

assign empty_282_fu_4581_p2 = (empty_281_fu_4575_p2 | empty_280_fu_4569_p2);

assign empty_283_fu_4800_p1 = num_channel_2_fu_730[2:0];

assign empty_284_fu_4808_p0 = empty_284_fu_4808_p00;

assign empty_284_fu_4808_p00 = num_channel_2_fu_730;

assign empty_284_fu_4808_p1 = 10'd49;

assign empty_285_fu_4818_p0 = empty_285_fu_4818_p00;

assign empty_285_fu_4818_p00 = empty_283_fu_4800_p1;

assign empty_285_fu_4818_p1 = 11'd196;

assign empty_286_fu_4856_p2 = (p_shl35_cast_fu_4840_p1 - p_shl36_cast_fu_4852_p1);

assign empty_287_fu_4889_p2 = (p_shl34_cast_fu_4885_p1 - i_3_cast_fu_4828_p1);

assign empty_289_fu_4945_p1 = add_ln113_1_fu_4926_p2[2:0];

assign empty_290_fu_5049_p2 = (select_ln113_14_fu_5038_p3 | exitcond_flatten12162125_reg_9683);

assign empty_292_fu_5355_p1 = num_channel_3_fu_738[2:0];

assign empty_293_fu_5371_p0 = empty_293_fu_5371_p00;

assign empty_293_fu_5371_p00 = empty_292_fu_5355_p1;

assign empty_293_fu_5371_p1 = 9'd49;

assign empty_294_fu_5406_p1 = num_ker_4_reg_2114[2:0];

assign empty_295_fu_5414_p0 = empty_295_fu_5414_p00;

assign empty_295_fu_5414_p00 = empty_294_fu_5406_p1;

assign empty_295_fu_5414_p1 = 9'd49;

assign empty_296_fu_5854_p2 = (trunc_ln54_2_reg_10028 + 5'd2);

assign empty_298_fu_5509_p1 = add_ln45_2_fu_5489_p2[2:0];

assign empty_299_fu_5701_p2 = ((select_ln46_16_fu_5687_p3 == 4'd8) ? 1'b1 : 1'b0);

assign empty_300_fu_5707_p2 = ((select_ln46_16_fu_5687_p3 == 4'd0) ? 1'b1 : 1'b0);

assign empty_301_fu_5713_p2 = (empty_300_fu_5707_p2 | empty_299_fu_5701_p2);

assign empty_302_fu_5944_p1 = num_channel_4_fu_754[2:0];

assign empty_303_fu_5952_p0 = empty_303_fu_5952_p00;

assign empty_303_fu_5952_p00 = empty_302_fu_5944_p1;

assign empty_303_fu_5952_p1 = 9'd49;

assign empty_304_fu_5978_p2 = (p_shl53_cast_fu_5974_p1 - i_6_cast104_fu_5962_p1);

assign empty_306_fu_6047_p1 = add_ln113_2_fu_6028_p2[2:0];

assign empty_307_fu_6153_p2 = (select_ln113_22_fu_6142_p3 | exitcond_flatten14052162_reg_10135);

assign empty_309_fu_6431_p1 = num_channel_5_fu_762[2:0];

assign empty_310_fu_6502_p1 = num_ker_6_reg_2194[2:0];

assign empty_311_fu_6922_p2 = (trunc_ln54_3_reg_10473 + 5'd2);

assign empty_313_fu_6589_p1 = add_ln45_3_fu_6569_p2[2:0];

assign empty_314_fu_6765_p2 = ((select_ln46_22_fu_6751_p3 == 3'd5) ? 1'b1 : 1'b0);

assign empty_315_fu_6771_p2 = ((select_ln46_22_fu_6751_p3 == 3'd0) ? 1'b1 : 1'b0);

assign empty_316_fu_6777_p2 = (empty_315_fu_6771_p2 | empty_314_fu_6765_p2);

assign empty_318_fu_7026_p1 = num_channel_7_fu_766[2:0];

assign empty_319_fu_7055_p1 = num_ker_7_reg_2274[2:0];

assign empty_320_fu_7475_p2 = (trunc_ln54_4_reg_10761 + 5'd2);

assign empty_322_fu_7142_p1 = add_ln45_4_fu_7122_p2[2:0];

assign empty_323_fu_7318_p2 = ((select_ln46_28_fu_7304_p3 == 4'd9) ? 1'b1 : 1'b0);

assign empty_324_fu_7324_p2 = ((select_ln46_28_fu_7304_p3 == 4'd0) ? 1'b1 : 1'b0);

assign empty_325_fu_7330_p2 = (empty_324_fu_7324_p2 | empty_323_fu_7318_p2);

assign empty_327_fu_7581_p1 = num_channel_9_fu_770[2:0];

assign empty_328_fu_7603_p1 = num_ker_8_reg_2354[3:0];

assign empty_329_fu_7631_p0 = empty_329_fu_7631_p00;

assign empty_329_fu_7631_p00 = empty_328_fu_7603_p1;

assign empty_329_fu_7631_p1 = 12'd196;

assign empty_330_fu_7668_p1 = i_16_reg_2377[3:0];

assign empty_331_fu_7684_p2 = i_16_reg_2377 << 5'd1;

assign empty_332_fu_7694_p2 = (p_shl93_cast_fu_7680_p1 - p_shl94_cast_fu_7690_p1);

assign empty_333_fu_8131_p2 = (trunc_ln54_5_reg_11047 + 5'd2);

assign empty_335_fu_7742_p1 = add_ln45_5_fu_7722_p2[3:0];

assign empty_336_fu_7907_p1 = add_ln46_5_fu_7863_p2[3:0];

assign empty_337_fu_7923_p2 = add_ln46_5_fu_7863_p2 << 5'd1;

assign empty_338_fu_7987_p2 = ((select_ln46_32_fu_7939_p3 == 4'd15) ? 1'b1 : 1'b0);

assign empty_339_fu_7993_p2 = ((select_ln46_32_fu_7939_p3 == 4'd0) ? 1'b1 : 1'b0);

assign empty_340_fu_7999_p2 = (empty_339_fu_7993_p2 | empty_338_fu_7987_p2);

assign empty_342_fu_8231_p1 = num_channel_11_fu_774[3:0];

assign empty_343_fu_8251_p0 = empty_343_fu_8251_p00;

assign empty_343_fu_8251_p00 = empty_342_fu_8231_p1;

assign empty_343_fu_8251_p1 = 14'd784;

assign empty_344_fu_8559_p2 = (trunc_ln54_6_reg_11282 + 5'd2);

assign empty_346_fu_8421_p2 = ((select_ln46_40_fu_8407_p3 == 5'd29) ? 1'b1 : 1'b0);

assign empty_347_fu_8427_p2 = ((select_ln46_40_fu_8407_p3 == 5'd0) ? 1'b1 : 1'b0);

assign empty_348_fu_8433_p2 = (empty_347_fu_8427_p2 | empty_346_fu_8421_p2);

assign empty_fu_2930_p1 = num_ker_fu_510[3:0];

assign exitcond_flatten10112087_fu_3741_p2 = ((indvar_flatten1009_fu_702 == mul_ln108_reg_9156) ? 1'b1 : 1'b0);

assign exitcond_flatten12162125_fu_4932_p2 = ((indvar_flatten1214_fu_726 == mul_ln108_reg_9156) ? 1'b1 : 1'b0);

assign exitcond_flatten14052162_fu_6034_p2 = ((indvar_flatten1403_fu_750 == mul_ln108_reg_9156) ? 1'b1 : 1'b0);

assign grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_start = grp_CNN_Pipeline_VITIS_LOOP_116_411_fu_2638_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_start = grp_CNN_Pipeline_VITIS_LOOP_116_45_fu_2579_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_start = grp_CNN_Pipeline_VITIS_LOOP_116_4_fu_2520_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_start = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_612_fu_2647_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_start = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_66_fu_2588_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_start = grp_CNN_Pipeline_VITIS_LOOP_123_5_VITIS_LOOP_124_6_fu_2529_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_start = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_321_fu_2709_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_start = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_326_fu_2804_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_start = grp_CNN_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_151_2_VITIS_LOOP_152_3_fu_2655_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_start = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_613_fu_2676_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_start = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_617_fu_2730_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_start = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_61_fu_2546_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_start = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_622_fu_2772_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_start = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_627_fu_2823_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_start = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_67_fu_2605_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_start = grp_CNN_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6_fu_2489_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_start = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_814_fu_2687_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_start = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_818_fu_2741_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_start = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_823_fu_2783_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_start = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_828_fu_2834_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_start = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_82_fu_2557_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_start = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_88_fu_2616_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_start = grp_CNN_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_2500_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_start = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1015_fu_2698_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_start = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1019_fu_2752_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_start = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1024_fu_2794_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_start = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_1029_fu_2845_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_start = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_103_fu_2568_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_start = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_109_fu_2627_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_start = grp_CNN_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_2511_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_start = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1310_fu_2596_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_start = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1316_fu_2667_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_start = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1320_fu_2721_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_start = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_1325_fu_2763_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_start = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_134_fu_2537_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_start = grp_CNN_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2480_ap_start_reg;

assign grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_start = grp_CNN_Pipeline_VITIS_LOOP_85_12_VITIS_LOOP_86_13_fu_2816_ap_start_reg;

assign i_2_mid2_fu_3980_p3 = ((select_ln113_6_fu_3846_p3[0:0] == 1'b1) ? indvars_iv_next1916_dup_fu_3852_p2 : select_ln113_reg_9233);

assign i_3_cast_fu_4828_p1 = i_3_fu_722;

assign i_3_cast_mid1_fu_5062_p1 = indvars_iv_next1816_dup_fu_5044_p2;

assign i_3_mid2_fu_5164_p3 = ((select_ln113_14_fu_5038_p3[0:0] == 1'b1) ? indvars_iv_next1816_dup_fu_5044_p2 : select_ln113_8_reg_9695);

assign i_6_cast104_fu_5962_p1 = i_6_fu_746;

assign i_6_cast104_mid1_fu_6166_p1 = indvars_iv_next1716_dup_fu_6148_p2;

assign i_6_mid2_fu_6229_p3 = ((select_ln113_22_fu_6142_p3[0:0] == 1'b1) ? indvars_iv_next1716_dup_fu_6148_p2 : select_ln113_16_reg_10147);

assign icmp2419_fu_3577_p2 = (($signed(tmp_1_fu_3568_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp2422_fu_3195_p2 = ((tmp_2_fu_3185_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp2425_fu_4253_p2 = ((tmp_3_fu_4243_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp2428_fu_4466_p2 = ((tmp_4_fu_4456_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp2431_fu_5438_p2 = ((tmp_5_fu_5428_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp2434_fu_5624_p2 = ((tmp_6_fu_5614_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp2437_fu_6528_p2 = ((tmp_7_fu_6518_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp2440_fu_6698_p2 = ((tmp_8_fu_6688_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp2443_fu_7081_p2 = ((tmp_9_fu_7071_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp2446_fu_7251_p2 = ((tmp_10_fu_7241_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp2449_fu_7662_p2 = ((tmp_11_fu_7652_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp2452_fu_7893_p2 = ((tmp_12_fu_7883_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp2455_fu_8277_p2 = ((tmp_13_fu_8267_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp2458_fu_8355_p2 = ((tmp_14_fu_8345_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_fu_2976_p2 = ((tmp_fu_2966_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln113_1_fu_4915_p2 = ((indvar_flatten1268_fu_734 == tmp_40_reg_9424) ? 1'b1 : 1'b0);

assign icmp_ln113_2_fu_6017_p2 = ((indvar_flatten1447_fu_758 == tmp_40_reg_9424) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_3724_p2 = ((indvar_flatten1069_fu_710 == tmp_s_reg_9164) ? 1'b1 : 1'b0);

assign icmp_ln121_1_fu_4058_p2 = (($signed(zext_ln121_fu_4054_p1) < $signed(sext_ln113_reg_9139)) ? 1'b1 : 1'b0);

assign icmp_ln121_2_fu_3841_p2 = ((j_1_fu_694 == width_read_reg_8772) ? 1'b1 : 1'b0);

assign icmp_ln121_3_fu_5242_p2 = (($signed(zext_ln121_1_fu_5238_p1) < $signed(sext_ln113_reg_9139)) ? 1'b1 : 1'b0);

assign icmp_ln121_4_fu_5033_p2 = ((j_2_fu_718 == width_read_reg_8772) ? 1'b1 : 1'b0);

assign icmp_ln121_5_fu_6294_p2 = (($signed(zext_ln121_2_fu_6290_p1) < $signed(sext_ln113_reg_9139)) ? 1'b1 : 1'b0);

assign icmp_ln121_6_fu_6137_p2 = ((j_4_fu_742 == width_read_reg_8772) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_3583_p2 = ((width_read_reg_8772 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_6490_p2 = ((shl_ln150_fu_6455_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln44_1_fu_5339_p2 = ((num_channel_3_fu_738 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln44_2_fu_6415_p2 = ((num_channel_5_fu_762 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln44_3_fu_7010_p2 = ((num_channel_7_fu_766 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln44_4_fu_7565_p2 = ((num_channel_9_fu_770 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln44_5_fu_8215_p2 = ((num_channel_11_fu_774 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_4155_p2 = ((num_channel_1_fu_714 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln45_1_fu_4310_p2 = ((indvar_flatten1147_reg_2023 == 12'd3840) ? 1'b1 : 1'b0);

assign icmp_ln45_2_fu_5477_p2 = ((indvar_flatten1340_reg_2103 == 12'd2160) ? 1'b1 : 1'b0);

assign icmp_ln45_3_fu_6557_p2 = ((indvar_flatten1515_reg_2183 == 11'd1440) ? 1'b1 : 1'b0);

assign icmp_ln45_4_fu_7110_p2 = ((indvar_flatten1668_reg_2263 == 12'd2400) ? 1'b1 : 1'b0);

assign icmp_ln45_5_fu_7710_p2 = ((indvar_flatten1841_reg_2343 == 13'd7680) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_3022_p2 = ((indvar_flatten942_fu_514 == 14'd14400) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_4328_p2 = ((indvar_flatten1106_reg_2045 == 10'd480) ? 1'b1 : 1'b0);

assign icmp_ln46_2_fu_5495_p2 = ((indvar_flatten1305_reg_2125 == 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln46_3_fu_6575_p2 = ((indvar_flatten1484_reg_2205 == 8'd180) ? 1'b1 : 1'b0);

assign icmp_ln46_4_fu_7128_p2 = ((indvar_flatten1637_reg_2285 == 9'd300) ? 1'b1 : 1'b0);

assign icmp_ln46_5_fu_7728_p2 = ((indvar_flatten1796_reg_2365 == 10'd480) ? 1'b1 : 1'b0);

assign icmp_ln46_6_fu_8313_p2 = ((indvar_flatten2008_reg_2423 == 10'd900) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_3043_p2 = ((indvar_flatten905_fu_506 == 10'd900) ? 1'b1 : 1'b0);

assign icmp_ln47_1_fu_4424_p2 = ((j_3_reg_2068 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln47_2_fu_5578_p2 = ((j_5_reg_2148 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln47_3_fu_6656_p2 = ((j_6_reg_2228 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln47_4_fu_7209_p2 = ((j_7_reg_2308 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln47_5_fu_7843_p2 = ((j_8_reg_2388 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln47_6_fu_8331_p2 = ((j_9_reg_2445 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_3145_p2 = ((j_fu_498 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln50_10_fu_8018_p2 = ((select_ln46_30_reg_10934 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln50_11_fu_8023_p2 = ((zext_ln47_13_fu_8015_p1 == sub17_i392_reg_10840) ? 1'b1 : 1'b0);

assign icmp_ln50_12_fu_8457_p2 = ((select_ln46_37_reg_11177 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln50_13_fu_8462_p2 = ((zext_ln47_15_fu_8454_p1 == sub17_i_reg_8862) ? 1'b1 : 1'b0);

assign icmp_ln50_1_fu_3331_p2 = ((zext_ln47_1_fu_3307_p1 == sub17_i_reg_8862) ? 1'b1 : 1'b0);

assign icmp_ln50_2_fu_4597_p2 = ((select_ln46_6_reg_9458 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln50_3_fu_4602_p2 = ((zext_ln47_3_fu_4594_p1 == sub17_i177_reg_9263) ? 1'b1 : 1'b0);

assign icmp_ln50_4_fu_5741_p2 = ((select_ln46_12_reg_9910 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln50_5_fu_5746_p2 = ((zext_ln47_5_fu_5738_p1 == sub17_i533_reg_9724) ? 1'b1 : 1'b0);

assign icmp_ln50_6_fu_6808_p2 = ((select_ln46_18_reg_10355 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln50_7_fu_6813_p2 = ((zext_ln47_8_fu_6805_p1 == sub17_i924_reg_10181) ? 1'b1 : 1'b0);

assign icmp_ln50_8_fu_7361_p2 = ((select_ln46_24_reg_10643 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln50_9_fu_7366_p2 = ((zext_ln47_11_fu_7358_p1 == sub17_i781_reg_10552) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_3326_p2 = ((select_ln46_reg_8921 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_4667_p2 = ((b_1_reg_2091 == sub31_i192_reg_9258) ? 1'b1 : 1'b0);

assign icmp_ln54_2_fu_5815_p2 = ((b_2_reg_2171 == sub31_i548_reg_9719) ? 1'b1 : 1'b0);

assign icmp_ln54_3_fu_6883_p2 = ((b_3_reg_2251 == sub31_i939_reg_10176) ? 1'b1 : 1'b0);

assign icmp_ln54_4_fu_7436_p2 = ((b_4_reg_2331 == sub17_i533_reg_9724) ? 1'b1 : 1'b0);

assign icmp_ln54_5_fu_8092_p2 = ((b_5_reg_2411 == sub31_i405_reg_10835) ? 1'b1 : 1'b0);

assign icmp_ln54_6_fu_8533_p2 = ((b_6_reg_2468 == sub31_i_reg_8856) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_3400_p2 = ((b_reg_2011 == sub31_i_reg_8856) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_4682_p2 = ((b_1_reg_2091 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_5830_p2 = ((b_2_reg_2171 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_6898_p2 = ((b_3_reg_2251 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_7451_p2 = ((b_4_reg_2331 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_5_fu_8107_p2 = ((b_5_reg_2411 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_6_fu_8548_p2 = ((b_6_reg_2468 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_3415_p2 = ((b_reg_2011 == 32'd0) ? 1'b1 : 1'b0);

assign indvar_flatten1009_op_fu_4118_p2 = (indvar_flatten1009_fu_702 + 64'd1);

assign indvar_flatten1214_op_fu_5302_p2 = (indvar_flatten1214_fu_726 + 64'd1);

assign indvar_flatten1403_op_fu_6378_p2 = (indvar_flatten1403_fu_750 + 64'd1);

assign indvar_flatten_next1010_fu_4124_p3 = ((exitcond_flatten10112087_reg_9221[0:0] == 1'b1) ? 64'd1 : indvar_flatten1009_op_fu_4118_p2);

assign indvar_flatten_next1215_fu_5308_p3 = ((exitcond_flatten12162125_reg_9683[0:0] == 1'b1) ? 64'd1 : indvar_flatten1214_op_fu_5302_p2);

assign indvar_flatten_next1404_fu_6384_p3 = ((exitcond_flatten14052162_reg_10135[0:0] == 1'b1) ? 64'd1 : indvar_flatten1403_op_fu_6378_p2);

assign indvars_iv_next1716_cast_fu_5990_p1 = indvars_iv_next1716_fu_5984_p2;

assign indvars_iv_next1716_cast_mid1_fu_6065_p1 = indvars_iv_next1716_mid1_fu_6059_p2;

assign indvars_iv_next1716_dup_fu_6148_p2 = (select_ln113_16_reg_10147 + 32'd1);

assign indvars_iv_next1716_fu_5984_p2 = (i_6_fu_746 + 32'd1);

assign indvars_iv_next1716_mid1_fu_6059_p2 = (select_ln113_16_fu_6039_p3 + 32'd2);

assign indvars_iv_next1816_cast_fu_4868_p1 = indvars_iv_next1816_fu_4862_p2;

assign indvars_iv_next1816_cast_mid1_fu_5101_p1 = indvars_iv_next1816_mid1_fu_5096_p2;

assign indvars_iv_next1816_dup_fu_5044_p2 = (select_ln113_8_reg_9695 + 32'd1);

assign indvars_iv_next1816_fu_4862_p2 = (i_3_fu_722 + 32'd1);

assign indvars_iv_next1816_mid1_fu_5096_p2 = (select_ln113_8_reg_9695 + 32'd2);

assign indvars_iv_next1916_cast_fu_3665_p1 = indvars_iv_next1916_fu_3659_p2;

assign indvars_iv_next1916_cast_mid1_fu_3905_p1 = indvars_iv_next1916_mid1_fu_3900_p2;

assign indvars_iv_next1916_dup_fu_3852_p2 = (select_ln113_reg_9233 + 32'd1);

assign indvars_iv_next1916_fu_3659_p2 = (i_2_fu_698 + 32'd1);

assign indvars_iv_next1916_mid1_fu_3900_p2 = (select_ln113_reg_9233 + 32'd2);

assign j_2_mid2_fu_3862_p3 = ((empty_267_fu_3857_p2[0:0] == 1'b1) ? 32'd0 : j_1_fu_694);

assign j_3_mid2_fu_5054_p3 = ((empty_290_fu_5049_p2[0:0] == 1'b1) ? 32'd0 : j_2_fu_718);

assign j_6_mid2_fu_6158_p3 = ((empty_307_fu_6153_p2[0:0] == 1'b1) ? 32'd0 : j_4_fu_742);

assign mul_ln108_fu_3554_p0 = mul_ln108_fu_3554_p00;

assign mul_ln108_fu_3554_p00 = $unsigned(hight_read_reg_8764);

assign mul_ln108_fu_3554_p1 = mul_ln108_fu_3554_p10;

assign mul_ln108_fu_3554_p10 = $unsigned(width_read_reg_8772);

assign mul_ln147_fu_6474_p0 = mul_ln147_fu_6474_p00;

assign mul_ln147_fu_6474_p00 = shl_ln150_1_fu_6461_p2;

assign mul_ln147_fu_6474_p1 = mul_ln147_fu_6474_p10;

assign mul_ln147_fu_6474_p10 = shl_ln150_fu_6455_p2;

assign mul_ln150_fu_7593_p0 = zext_ln147_2_reg_10547;

assign mul_ln150_fu_7593_p1 = 68'd14;

assign or_ln46_1_fu_4442_p2 = (icmp_ln46_1_fu_4328_p2 | and_ln45_3_fu_4430_p2);

assign or_ln46_2_fu_5596_p2 = (icmp_ln46_2_fu_5495_p2 | and_ln45_5_fu_5584_p2);

assign or_ln46_3_fu_6674_p2 = (icmp_ln46_3_fu_6575_p2 | and_ln45_7_fu_6662_p2);

assign or_ln46_4_fu_7227_p2 = (icmp_ln46_4_fu_7128_p2 | and_ln45_9_fu_7215_p2);

assign or_ln46_5_fu_7869_p2 = (icmp_ln46_5_fu_7728_p2 | and_ln45_11_fu_7849_p2);

assign or_ln46_fu_3171_p2 = (icmp_ln46_fu_3043_p2 | and_ln45_1_fu_3151_p2);

assign or_ln50_1_fu_4607_p2 = (icmp_ln50_3_fu_4602_p2 | icmp_ln50_2_fu_4597_p2);

assign or_ln50_2_fu_5751_p2 = (icmp_ln50_5_fu_5746_p2 | icmp_ln50_4_fu_5741_p2);

assign or_ln50_3_fu_6818_p2 = (icmp_ln50_7_fu_6813_p2 | icmp_ln50_6_fu_6808_p2);

assign or_ln50_4_fu_7371_p2 = (icmp_ln50_9_fu_7366_p2 | icmp_ln50_8_fu_7361_p2);

assign or_ln50_5_fu_8028_p2 = (icmp_ln50_11_fu_8023_p2 | icmp_ln50_10_fu_8018_p2);

assign or_ln50_6_fu_8467_p2 = (icmp_ln50_13_fu_8462_p2 | icmp_ln50_12_fu_8457_p2);

assign or_ln50_fu_3336_p2 = (icmp_ln50_fu_3326_p2 | icmp_ln50_1_fu_3331_p2);

assign p_cast117_fu_5958_p1 = empty_303_fu_5952_p2;

assign p_cast117_mid1_fu_6101_p1 = p_mid11415_fu_6095_p2;

assign p_cast118_fu_5999_p1 = $signed(empty_304_fu_5978_p2);

assign p_cast118_mid1_fu_6195_p1 = $signed(p_mid11399_fu_6182_p2);

assign p_cast189_fu_3466_p1 = empty_254_fu_3461_p2;

assign p_cast196_fu_4711_p1 = empty_275_fu_4706_p2;

assign p_cast203_fu_5859_p1 = empty_296_fu_5854_p2;

assign p_cast209_fu_6927_p1 = empty_311_fu_6922_p2;

assign p_cast214_fu_7480_p1 = empty_320_fu_7475_p2;

assign p_cast216_fu_8136_p1 = empty_333_fu_8131_p2;

assign p_cast218_fu_8564_p1 = empty_344_fu_8559_p2;

assign p_cast81_fu_3704_p1 = $signed(empty_264_fu_3698_p2);

assign p_cast81_mid1_fu_3944_p1 = $signed(p_mid11007_fu_3938_p2);

assign p_cast82_fu_3615_p1 = empty_261_fu_3609_p2;

assign p_cast82_mid1_fu_3803_p1 = p_mid11021_fu_3797_p2;

assign p_cast91_fu_4895_p1 = $signed(empty_287_fu_4889_p2);

assign p_cast91_mid1_fu_5128_p1 = $signed(p_mid11212_fu_5122_p2);

assign p_cast92_fu_4814_p1 = empty_284_fu_4808_p2;

assign p_cast92_mid1_fu_4987_p1 = p_mid11226_fu_4981_p2;

assign p_mid11005_fu_3894_p2 = (p_shl14_cast_mid1_fu_3878_p1 - p_shl15_cast_mid1_fu_3890_p1);

assign p_mid11007_fu_3938_p2 = (p_shl12_cast_mid1_fu_3922_p1 - p_shl13_cast_mid1_fu_3934_p1);

assign p_mid11021_fu_3797_p0 = p_mid11021_fu_3797_p00;

assign p_mid11021_fu_3797_p00 = add_ln113_reg_9216;

assign p_mid11021_fu_3797_p1 = 13'd196;

assign p_mid11023_fu_3762_p0 = p_mid11023_fu_3762_p00;

assign p_mid11023_fu_3762_p00 = empty_266_fu_3754_p1;

assign p_mid11023_fu_3762_p1 = 14'd784;

assign p_mid11117_fu_4350_p0 = p_mid11117_fu_4350_p00;

assign p_mid11117_fu_4350_p00 = empty_277_fu_4342_p1;

assign p_mid11117_fu_4350_p1 = 11'd196;

assign p_mid11210_fu_5090_p2 = (p_shl35_cast_mid1_fu_5074_p1 - p_shl36_cast_mid1_fu_5086_p1);

assign p_mid11212_fu_5122_p2 = (p_shl34_cast_mid1_fu_5118_p1 - i_3_cast_mid1_fu_5062_p1);

assign p_mid11226_fu_4981_p0 = p_mid11226_fu_4981_p00;

assign p_mid11226_fu_4981_p00 = add_ln113_1_reg_9678;

assign p_mid11226_fu_4981_p1 = 10'd49;

assign p_mid11228_fu_5001_p0 = p_mid11228_fu_5001_p00;

assign p_mid11228_fu_5001_p00 = empty_289_reg_9702;

assign p_mid11228_fu_5001_p1 = 11'd196;

assign p_mid11316_fu_5517_p0 = p_mid11316_fu_5517_p00;

assign p_mid11316_fu_5517_p00 = empty_298_fu_5509_p1;

assign p_mid11316_fu_5517_p1 = 9'd49;

assign p_mid11399_fu_6182_p2 = (p_shl53_cast_mid1_fu_6178_p1 - i_6_cast104_mid1_fu_6166_p1);

assign p_mid11415_fu_6095_p0 = p_mid11415_fu_6095_p00;

assign p_mid11415_fu_6095_p00 = empty_306_reg_10153;

assign p_mid11415_fu_6095_p1 = 9'd49;

assign p_mid11792_fu_7933_p2 = (p_shl93_cast_mid1_fu_7919_p1 - p_shl94_cast_mid1_fu_7929_p1);

assign p_mid11807_fu_7770_p0 = p_mid11807_fu_7770_p00;

assign p_mid11807_fu_7770_p00 = empty_335_fu_7742_p1;

assign p_mid11807_fu_7770_p1 = 12'd196;

assign p_mid1916_fu_3081_p0 = p_mid1916_fu_3081_p00;

assign p_mid1916_fu_3081_p00 = empty_256_fu_3061_p1;

assign p_mid1916_fu_3081_p1 = 14'd784;

assign p_mid4_fu_6593_p3 = {{empty_313_fu_6589_p1}, {4'd0}};

assign p_mid8_fu_7146_p3 = {{empty_322_fu_7142_p1}, {6'd0}};

assign p_mid_fu_6199_p3 = {{indvars_iv_next1716_dup_fu_6148_p2}, {2'd0}};

assign p_shl10_fu_4175_p3 = {{empty_269_fu_4171_p1}, {3'd0}};

assign p_shl118_cast_fu_8243_p1 = p_shl24_fu_8235_p3;

assign p_shl119_cast_fu_8291_p1 = p_shl25_fu_8283_p3;

assign p_shl119_cast_mid1_fu_8377_p1 = p_shl119_mid1_fu_8369_p3;

assign p_shl119_mid1_fu_8369_p3 = {{add_ln46_6_fu_8325_p2}, {5'd0}};

assign p_shl11_fu_4832_p3 = {{i_3_fu_722}, {4'd0}};

assign p_shl120_cast_fu_8303_p1 = p_shl26_fu_8295_p3;

assign p_shl120_cast_mid1_fu_8389_p1 = p_shl120_mid1_fu_8381_p3;

assign p_shl120_mid1_fu_8381_p3 = {{add_ln46_6_fu_8325_p2}, {2'd0}};

assign p_shl12_cast_fu_3682_p1 = p_shl6_fu_3674_p3;

assign p_shl12_cast_mid1_fu_3922_p1 = p_shl12_mid1_fu_3914_p3;

assign p_shl12_fu_4844_p3 = {{i_3_fu_722}, {1'd0}};

assign p_shl12_mid1_fu_3914_p3 = {{indvars_iv_next1916_dup_fu_3852_p2}, {4'd0}};

assign p_shl13_cast_fu_3694_p1 = p_shl7_fu_3686_p3;

assign p_shl13_cast_mid1_fu_3934_p1 = p_shl13_mid1_fu_3926_p3;

assign p_shl13_fu_4877_p3 = {{i_3_fu_722}, {3'd0}};

assign p_shl13_mid1_fu_3926_p3 = {{indvars_iv_next1916_dup_fu_3852_p2}, {1'd0}};

assign p_shl14_cast_fu_3637_p1 = p_shl3_fu_3629_p3;

assign p_shl14_cast_mid1_fu_3878_p1 = p_shl14_mid1_fu_3870_p3;

assign p_shl14_fu_4263_p3 = {{empty_273_fu_4259_p1}, {4'd0}};

assign p_shl14_mid1_fu_3870_p3 = {{indvars_iv_next1916_dup_fu_3852_p2}, {5'd0}};

assign p_shl15_cast_fu_3649_p1 = p_shl4_fu_3641_p3;

assign p_shl15_cast_mid1_fu_3890_p1 = p_shl15_mid1_fu_3882_p3;

assign p_shl15_fu_5359_p3 = {{empty_292_fu_5355_p1}, {3'd0}};

assign p_shl15_mid1_fu_3882_p3 = {{indvars_iv_next1916_dup_fu_3852_p2}, {2'd0}};

assign p_shl16_fu_5966_p3 = {{i_6_fu_746}, {3'd0}};

assign p_shl17_fu_5444_p3 = {{i_7_reg_2137}, {3'd0}};

assign p_shl18_fu_6435_p3 = {{empty_309_fu_6431_p1}, {3'd0}};

assign p_shl19_fu_7030_p3 = {{empty_318_fu_7026_p1}, {3'd0}};

assign p_shl1_cast_fu_2990_p1 = p_shl1_fu_2982_p3;

assign p_shl1_cast_mid1_fu_3217_p1 = p_shl1_mid1_fu_3209_p3;

assign p_shl1_fu_2982_p3 = {{i_fu_502}, {5'd0}};

assign p_shl1_mid1_fu_3209_p3 = {{add_ln46_fu_3165_p2}, {5'd0}};

assign p_shl20_fu_7585_p3 = {{empty_327_fu_7581_p1}, {3'd0}};

assign p_shl21_fu_7607_p3 = {{empty_328_fu_7603_p1}, {6'd0}};

assign p_shl22_fu_7619_p3 = {{empty_328_fu_7603_p1}, {3'd0}};

assign p_shl23_cast_fu_4271_p1 = p_shl14_fu_4263_p3;

assign p_shl23_cast_mid1_fu_4492_p1 = p_shl23_mid1_fu_4484_p3;

assign p_shl23_fu_7672_p3 = {{empty_330_fu_7668_p1}, {4'd0}};

assign p_shl23_mid1_fu_4484_p3 = {{empty_278_fu_4480_p1}, {4'd0}};

assign p_shl24_cast_fu_4281_p1 = empty_274_fu_4275_p2;

assign p_shl24_cast_mid1_fu_4502_p1 = empty_279_fu_4496_p2;

assign p_shl24_fu_8235_p3 = {{empty_342_fu_8231_p1}, {3'd0}};

assign p_shl25_fu_8283_p3 = {{i_17_reg_2434}, {5'd0}};

assign p_shl26_fu_8295_p3 = {{i_17_reg_2434}, {2'd0}};

assign p_shl2_cast_fu_3002_p1 = p_shl2_fu_2994_p3;

assign p_shl2_cast_mid1_fu_3229_p1 = p_shl2_mid1_fu_3221_p3;

assign p_shl2_fu_2994_p3 = {{i_fu_502}, {2'd0}};

assign p_shl2_mid1_fu_3221_p3 = {{add_ln46_fu_3165_p2}, {2'd0}};

assign p_shl34_cast_fu_4885_p1 = p_shl13_fu_4877_p3;

assign p_shl34_cast_mid1_fu_5118_p1 = p_shl34_mid1_fu_5110_p3;

assign p_shl34_mid1_fu_5110_p3 = {{indvars_iv_next1816_dup_fu_5044_p2}, {3'd0}};

assign p_shl35_cast_fu_4840_p1 = p_shl11_fu_4832_p3;

assign p_shl35_cast_mid1_fu_5074_p1 = p_shl35_mid1_fu_5066_p3;

assign p_shl35_mid1_fu_5066_p3 = {{indvars_iv_next1816_dup_fu_5044_p2}, {4'd0}};

assign p_shl36_cast_fu_4852_p1 = p_shl12_fu_4844_p3;

assign p_shl36_cast_mid1_fu_5086_p1 = p_shl36_mid1_fu_5078_p3;

assign p_shl36_mid1_fu_5078_p3 = {{indvars_iv_next1816_dup_fu_5044_p2}, {1'd0}};

assign p_shl3_fu_3629_p3 = {{i_2_fu_698}, {5'd0}};

assign p_shl44_cast_fu_5452_p1 = p_shl17_fu_5444_p3;

assign p_shl44_cast_mid1_fu_5646_p1 = p_shl44_mid1_fu_5638_p3;

assign p_shl44_mid1_fu_5638_p3 = {{add_ln46_2_fu_5590_p2}, {3'd0}};

assign p_shl4_fu_3641_p3 = {{i_2_fu_698}, {2'd0}};

assign p_shl53_cast_fu_5974_p1 = p_shl16_fu_5966_p3;

assign p_shl53_cast_mid1_fu_6178_p1 = p_shl53_mid1_fu_6170_p3;

assign p_shl53_mid1_fu_6170_p3 = {{indvars_iv_next1716_dup_fu_6148_p2}, {3'd0}};

assign p_shl6_fu_3674_p3 = {{i_2_fu_698}, {4'd0}};

assign p_shl7_fu_3686_p3 = {{i_2_fu_698}, {1'd0}};

assign p_shl91_cast_fu_7615_p1 = p_shl21_fu_7607_p3;

assign p_shl91_cast_mid1_fu_7754_p1 = p_shl91_mid1_fu_7746_p3;

assign p_shl91_mid1_fu_7746_p3 = {{empty_335_fu_7742_p1}, {6'd0}};

assign p_shl92_mid1_fu_7758_p3 = {{empty_335_fu_7742_p1}, {3'd0}};

assign p_shl93_cast_fu_7680_p1 = p_shl23_fu_7672_p3;

assign p_shl93_cast_mid1_fu_7919_p1 = p_shl93_mid1_fu_7911_p3;

assign p_shl93_mid1_fu_7911_p3 = {{empty_336_fu_7907_p1}, {4'd0}};

assign p_shl94_cast_fu_7690_p1 = empty_331_fu_7684_p2;

assign p_shl94_cast_mid1_fu_7929_p1 = empty_337_fu_7923_p2;

assign p_shl_cast_fu_2942_p1 = p_shl_fu_2934_p3;

assign p_shl_cast_mid1_fu_3073_p1 = p_shl_mid1_fu_3065_p3;

assign p_shl_fu_2934_p3 = {{empty_fu_2930_p1}, {3'd0}};

assign p_shl_mid1_fu_3065_p3 = {{empty_256_fu_3061_p1}, {3'd0}};

assign select_ln113_10_fu_5011_p3 = ((exitcond_flatten12162125_reg_9683[0:0] == 1'b1) ? p_mid11228_fu_5001_p2 : empty_285_reg_9650);

assign select_ln113_11_fu_5219_p3 = ((exitcond_flatten12162125_reg_9683[0:0] == 1'b1) ? icmp2419_reg_9169 : cmp17_i325_reg_9655);

assign select_ln113_12_fu_5021_p3 = ((exitcond_flatten12162125_reg_9683[0:0] == 1'b1) ? p_cast92_mid1_fu_4987_p1 : add_ln130_7_reg_9660);

assign select_ln113_13_fu_5027_p3 = ((exitcond_flatten12162125_reg_9683[0:0] == 1'b1) ? zext_ln114_3_fu_5007_p1 : add_ln116_6_reg_9665);

assign select_ln113_14_fu_5038_p3 = ((exitcond_flatten12162125_reg_9683[0:0] == 1'b1) ? icmp_ln121_reg_9176 : icmp_ln121_4_fu_5033_p2);

assign select_ln113_15_fu_4949_p3 = ((exitcond_flatten12162125_fu_4932_p2[0:0] == 1'b1) ? add_ln113_1_fu_4926_p2 : num_channel_2_fu_730);

assign select_ln113_16_fu_6039_p3 = ((exitcond_flatten14052162_fu_6034_p2[0:0] == 1'b1) ? 32'd0 : i_6_fu_746);

assign select_ln113_17_fu_6105_p3 = ((exitcond_flatten14052162_reg_10135[0:0] == 1'b1) ? p_mid11415_fu_6095_p2 : empty_303_reg_10107);

assign select_ln113_18_fu_6115_p3 = ((exitcond_flatten14052162_reg_10135[0:0] == 1'b1) ? empty_306_reg_10153 : empty_302_reg_10102);

assign select_ln113_19_fu_6120_p3 = ((exitcond_flatten14052162_reg_10135[0:0] == 1'b1) ? icmp2419_reg_9169 : cmp17_i681_reg_10112);

assign select_ln113_1_cast_fu_3813_p1 = select_ln113_1_fu_3807_p3;

assign select_ln113_1_fu_3807_p3 = ((exitcond_flatten10112087_reg_9221[0:0] == 1'b1) ? p_mid11021_fu_3797_p2 : empty_261_reg_9183);

assign select_ln113_20_fu_6125_p3 = ((exitcond_flatten14052162_reg_10135[0:0] == 1'b1) ? 34'd0 : tmp_45_reg_10117);

assign select_ln113_21_fu_6131_p3 = ((exitcond_flatten14052162_reg_10135[0:0] == 1'b1) ? p_cast117_mid1_fu_6101_p1 : add_ln116_12_reg_10122);

assign select_ln113_22_fu_6142_p3 = ((exitcond_flatten14052162_reg_10135[0:0] == 1'b1) ? icmp_ln121_reg_9176 : icmp_ln121_6_fu_6137_p2);

assign select_ln113_23_fu_6051_p3 = ((exitcond_flatten14052162_fu_6034_p2[0:0] == 1'b1) ? add_ln113_2_fu_6028_p2 : num_channel_4_fu_754);

assign select_ln113_2_fu_3820_p3 = ((exitcond_flatten10112087_reg_9221[0:0] == 1'b1) ? p_mid11023_reg_9240 : empty_262_reg_9188);

assign select_ln113_3_fu_4035_p3 = ((exitcond_flatten10112087_reg_9221[0:0] == 1'b1) ? icmp2419_reg_9169 : cmp17_i_reg_9193);

assign select_ln113_4_fu_3829_p3 = ((exitcond_flatten10112087_reg_9221[0:0] == 1'b1) ? p_cast82_mid1_fu_3803_p1 : add_ln130_4_reg_9198);

assign select_ln113_5_fu_3835_p3 = ((exitcond_flatten10112087_reg_9221[0:0] == 1'b1) ? zext_ln114_2_fu_3817_p1 : add_ln116_reg_9203);

assign select_ln113_6_fu_3846_p3 = ((exitcond_flatten10112087_reg_9221[0:0] == 1'b1) ? icmp_ln121_reg_9176 : icmp_ln121_2_fu_3841_p2);

assign select_ln113_7_fu_3768_p3 = ((exitcond_flatten10112087_fu_3741_p2[0:0] == 1'b1) ? add_ln113_fu_3735_p2 : num_channel_fu_706);

assign select_ln113_8_fu_4937_p3 = ((exitcond_flatten12162125_fu_4932_p2[0:0] == 1'b1) ? 32'd0 : i_3_fu_722);

assign select_ln113_9_cast_fu_4997_p1 = select_ln113_9_fu_4991_p3;

assign select_ln113_9_fu_4991_p3 = ((exitcond_flatten12162125_reg_9683[0:0] == 1'b1) ? p_mid11226_fu_4981_p2 : empty_284_reg_9645);

assign select_ln113_fu_3746_p3 = ((exitcond_flatten10112087_fu_3741_p2[0:0] == 1'b1) ? 32'd0 : i_2_fu_698);

assign select_ln45_10_fu_4409_p3 = ((icmp_ln46_1_fu_4328_p2[0:0] == 1'b1) ? zext_ln45_2_reg_9377 : add_ln51_3_fu_4299_p2);

assign select_ln45_11_fu_4416_p3 = ((icmp_ln46_1_fu_4328_p2[0:0] == 1'b1) ? p_mid11117_fu_4350_p2 : add_ln77_8_fu_4304_p2);

assign select_ln45_12_fu_5501_p3 = ((icmp_ln46_2_fu_5495_p2[0:0] == 1'b1) ? 4'd0 : i_7_reg_2137);

assign select_ln45_13_fu_5523_p3 = ((icmp_ln46_2_fu_5495_p2[0:0] == 1'b1) ? p_mid11316_fu_5517_p2 : empty_295_fu_5414_p2);

assign select_ln45_14_fu_5535_p3 = ((icmp_ln46_2_fu_5495_p2[0:0] == 1'b1) ? add_ln45_2_fu_5489_p2 : num_ker_4_reg_2114);

assign select_ln45_15_fu_5559_p3 = ((icmp_ln46_2_fu_5495_p2[0:0] == 1'b1) ? zext_ln45_3_reg_9839 : add_ln51_7_fu_5466_p2);

assign select_ln45_16_fu_5570_p3 = ((icmp_ln46_2_fu_5495_p2[0:0] == 1'b1) ? zext_ln45_8_fu_5566_p1 : add_ln77_15_fu_5471_p2);

assign select_ln45_17_fu_6581_p3 = ((icmp_ln46_3_fu_6575_p2[0:0] == 1'b1) ? 3'd0 : i_10_reg_2217);

assign select_ln45_18_fu_6601_p3 = ((icmp_ln46_3_fu_6575_p2[0:0] == 1'b1) ? p_mid4_fu_6593_p3 : tmp_50_fu_6506_p3);

assign select_ln45_19_fu_6613_p3 = ((icmp_ln46_3_fu_6575_p2[0:0] == 1'b1) ? add_ln45_3_fu_6569_p2 : num_ker_6_reg_2194);

assign select_ln45_1_fu_3087_p3 = ((icmp_ln46_fu_3043_p2[0:0] == 1'b1) ? p_mid1916_fu_3081_p2 : empty_253_fu_2950_p2);

assign select_ln45_20_fu_6637_p3 = ((icmp_ln46_3_fu_6575_p2[0:0] == 1'b1) ? zext_ln45_4_reg_10289 : add_ln51_12_fu_6546_p2);

assign select_ln45_21_fu_6648_p3 = ((icmp_ln46_3_fu_6575_p2[0:0] == 1'b1) ? zext_ln45_10_fu_6644_p1 : add_ln77_19_fu_6551_p2);

assign select_ln45_22_fu_7134_p3 = ((icmp_ln46_4_fu_7128_p2[0:0] == 1'b1) ? 4'd0 : i_13_reg_2297);

assign select_ln45_23_fu_7154_p3 = ((icmp_ln46_4_fu_7128_p2[0:0] == 1'b1) ? p_mid8_fu_7146_p3 : tmp_53_fu_7059_p3);

assign select_ln45_24_fu_7166_p3 = ((icmp_ln46_4_fu_7128_p2[0:0] == 1'b1) ? add_ln45_4_fu_7122_p2 : num_ker_7_reg_2274);

assign select_ln45_25_fu_7190_p3 = ((icmp_ln46_4_fu_7128_p2[0:0] == 1'b1) ? zext_ln45_5_reg_10605 : add_ln51_17_fu_7099_p2);

assign select_ln45_26_fu_7201_p3 = ((icmp_ln46_4_fu_7128_p2[0:0] == 1'b1) ? zext_ln45_12_fu_7197_p1 : add_ln77_22_fu_7104_p2);

assign select_ln45_27_fu_7734_p3 = ((icmp_ln46_5_fu_7728_p2[0:0] == 1'b1) ? 5'd0 : i_16_reg_2377);

assign select_ln45_28_fu_7776_p3 = ((icmp_ln46_5_fu_7728_p2[0:0] == 1'b1) ? p_mid11807_fu_7770_p2 : empty_329_fu_7631_p2);

assign select_ln45_29_fu_7799_p3 = ((icmp_ln46_5_fu_7728_p2[0:0] == 1'b1) ? add_ln74_17_fu_7793_p2 : add_ln74_14_fu_7646_p2);

assign select_ln45_2_fu_3105_p3 = ((icmp_ln46_fu_3043_p2[0:0] == 1'b1) ? add_ln74_9_fu_3099_p2 : add_ln74_7_fu_2960_p2);

assign select_ln45_30_fu_7819_p3 = ((icmp_ln46_5_fu_7728_p2[0:0] == 1'b1) ? 4'd0 : empty_330_fu_7668_p1);

assign select_ln45_31_fu_7827_p3 = ((icmp_ln46_5_fu_7728_p2[0:0] == 1'b1) ? 8'd0 : p_shl23_fu_7672_p3);

assign select_ln45_32_fu_7835_p3 = ((icmp_ln46_5_fu_7728_p2[0:0] == 1'b1) ? p_mid11807_fu_7770_p2 : add_ln77_24_fu_7704_p2);

assign select_ln45_33_fu_7855_p3 = ((icmp_ln46_5_fu_7728_p2[0:0] == 1'b1) ? add_ln45_5_fu_7722_p2 : num_ker_8_reg_2354);

assign select_ln45_3_fu_3125_p3 = ((icmp_ln46_fu_3043_p2[0:0] == 1'b1) ? 11'd0 : sub_ln51_fu_3006_p2);

assign select_ln45_4_fu_3137_p3 = ((icmp_ln46_fu_3043_p2[0:0] == 1'b1) ? zext_ln45_6_fu_3133_p1 : add_ln77_fu_3016_p2);

assign select_ln45_5_fu_3157_p3 = ((icmp_ln46_fu_3043_p2[0:0] == 1'b1) ? add_ln45_fu_3037_p2 : num_ker_fu_510);

assign select_ln45_6_fu_4334_p3 = ((icmp_ln46_1_fu_4328_p2[0:0] == 1'b1) ? 5'd0 : i_4_reg_2057);

assign select_ln45_7_fu_4356_p3 = ((icmp_ln46_1_fu_4328_p2[0:0] == 1'b1) ? p_mid11117_fu_4350_p2 : empty_272_fu_4237_p2);

assign select_ln45_8_fu_4364_p3 = ((icmp_ln46_1_fu_4328_p2[0:0] == 1'b1) ? add_ln45_1_fu_4322_p2 : num_ker_2_reg_2034);

assign select_ln45_9_fu_4401_p3 = ((icmp_ln46_1_fu_4328_p2[0:0] == 1'b1) ? 4'd0 : empty_273_fu_4259_p1);

assign select_ln45_fu_3049_p3 = ((icmp_ln46_fu_3043_p2[0:0] == 1'b1) ? 5'd0 : i_fu_502);

assign select_ln46_10_fu_4547_p3 = ((and_ln45_3_fu_4430_p2[0:0] == 1'b1) ? add_ln77_28_fu_4541_p2 : select_ln45_11_fu_4416_p3);

assign select_ln46_11_fu_4555_p3 = ((and_ln45_3_fu_4430_p2[0:0] == 1'b1) ? add_ln46_1_fu_4436_p2 : select_ln45_6_fu_4334_p3);

assign select_ln46_12_fu_5602_p3 = ((or_ln46_2_fu_5596_p2[0:0] == 1'b1) ? 5'd0 : j_5_reg_2148);

assign select_ln46_13_fu_5630_p3 = ((and_ln45_5_fu_5584_p2[0:0] == 1'b1) ? icmp2434_fu_5624_p2 : and_ln45_4_fu_5553_p2);

assign select_ln46_14_fu_5665_p3 = ((and_ln45_5_fu_5584_p2[0:0] == 1'b1) ? add_ln51_25_fu_5660_p2 : select_ln45_15_fu_5559_p3);

assign select_ln46_15_fu_5679_p3 = ((and_ln45_5_fu_5584_p2[0:0] == 1'b1) ? add_ln77_29_fu_5673_p2 : select_ln45_16_fu_5570_p3);

assign select_ln46_16_fu_5687_p3 = ((and_ln45_5_fu_5584_p2[0:0] == 1'b1) ? add_ln46_2_fu_5590_p2 : select_ln45_12_fu_5501_p3);

assign select_ln46_17_fu_4699_p3 = ((icmp_ln46_1_reg_9438[0:0] == 1'b1) ? 10'd1 : add_ln46_8_fu_4693_p2);

assign select_ln46_18_fu_6680_p3 = ((or_ln46_3_fu_6674_p2[0:0] == 1'b1) ? 5'd0 : j_6_reg_2228);

assign select_ln46_19_fu_6704_p3 = ((and_ln45_7_fu_6662_p2[0:0] == 1'b1) ? icmp2440_fu_6698_p2 : and_ln45_6_fu_6631_p2);

assign select_ln46_1_fu_3201_p3 = ((and_ln45_1_fu_3151_p2[0:0] == 1'b1) ? icmp2422_fu_3195_p2 : and_ln45_fu_3119_p2);

assign select_ln46_20_fu_6729_p3 = ((and_ln45_7_fu_6662_p2[0:0] == 1'b1) ? add_ln51_26_fu_6724_p2 : select_ln45_20_fu_6637_p3);

assign select_ln46_21_fu_6743_p3 = ((and_ln45_7_fu_6662_p2[0:0] == 1'b1) ? add_ln77_30_fu_6737_p2 : select_ln45_21_fu_6648_p3);

assign select_ln46_22_fu_6751_p3 = ((and_ln45_7_fu_6662_p2[0:0] == 1'b1) ? add_ln46_3_fu_6668_p2 : select_ln45_17_fu_6581_p3);

assign select_ln46_23_fu_5847_p3 = ((icmp_ln46_2_reg_9894[0:0] == 1'b1) ? 9'd1 : add_ln46_9_fu_5841_p2);

assign select_ln46_24_fu_7233_p3 = ((or_ln46_4_fu_7227_p2[0:0] == 1'b1) ? 5'd0 : j_7_reg_2308);

assign select_ln46_25_fu_7257_p3 = ((and_ln45_9_fu_7215_p2[0:0] == 1'b1) ? icmp2446_fu_7251_p2 : and_ln45_8_fu_7184_p2);

assign select_ln46_26_fu_7282_p3 = ((and_ln45_9_fu_7215_p2[0:0] == 1'b1) ? add_ln51_27_fu_7277_p2 : select_ln45_25_fu_7190_p3);

assign select_ln46_27_fu_7296_p3 = ((and_ln45_9_fu_7215_p2[0:0] == 1'b1) ? add_ln77_31_fu_7290_p2 : select_ln45_26_fu_7201_p3);

assign select_ln46_28_fu_7304_p3 = ((and_ln45_9_fu_7215_p2[0:0] == 1'b1) ? add_ln46_4_fu_7221_p2 : select_ln45_22_fu_7134_p3);

assign select_ln46_29_fu_6915_p3 = ((icmp_ln46_3_reg_10339[0:0] == 1'b1) ? 8'd1 : add_ln46_10_fu_6909_p2);

assign select_ln46_2_fu_3239_p3 = ((and_ln45_1_fu_3151_p2[0:0] == 1'b1) ? sub_ln51_4_fu_3233_p2 : select_ln45_3_fu_3125_p3);

assign select_ln46_30_fu_7875_p3 = ((or_ln46_5_fu_7869_p2[0:0] == 1'b1) ? 5'd0 : j_8_reg_2388);

assign select_ln46_31_fu_7899_p3 = ((and_ln45_11_fu_7849_p2[0:0] == 1'b1) ? icmp2452_fu_7893_p2 : and_ln45_10_fu_7813_p2);

assign select_ln46_32_fu_7939_p3 = ((and_ln45_11_fu_7849_p2[0:0] == 1'b1) ? empty_336_fu_7907_p1 : select_ln45_30_fu_7819_p3);

assign select_ln46_33_fu_7947_p3 = ((and_ln45_11_fu_7849_p2[0:0] == 1'b1) ? p_shl93_mid1_fu_7911_p3 : select_ln45_31_fu_7827_p3);

assign select_ln46_34_fu_7965_p3 = ((and_ln45_11_fu_7849_p2[0:0] == 1'b1) ? add_ln77_32_fu_7959_p2 : select_ln45_32_fu_7835_p3);

assign select_ln46_35_fu_7973_p3 = ((and_ln45_11_fu_7849_p2[0:0] == 1'b1) ? add_ln46_5_fu_7863_p2 : select_ln45_27_fu_7734_p3);

assign select_ln46_36_fu_7468_p3 = ((icmp_ln46_4_reg_10627[0:0] == 1'b1) ? 9'd1 : add_ln46_11_fu_7462_p2);

assign select_ln46_37_fu_8337_p3 = ((icmp_ln47_6_fu_8331_p2[0:0] == 1'b1) ? 5'd0 : j_9_reg_2445);

assign select_ln46_38_fu_8361_p3 = ((icmp_ln47_6_fu_8331_p2[0:0] == 1'b1) ? icmp2458_fu_8355_p2 : icmp2455_fu_8277_p2);

assign select_ln46_39_fu_8399_p3 = ((icmp_ln47_6_fu_8331_p2[0:0] == 1'b1) ? sub_ln51_7_fu_8393_p2 : sub_ln51_3_fu_8307_p2);

assign select_ln46_3_fu_3257_p3 = ((and_ln45_1_fu_3151_p2[0:0] == 1'b1) ? add_ln77_27_fu_3251_p2 : select_ln45_4_fu_3137_p3);

assign select_ln46_40_fu_8407_p3 = ((icmp_ln47_6_fu_8331_p2[0:0] == 1'b1) ? add_ln46_6_fu_8325_p2 : i_17_reg_2434);

assign select_ln46_41_fu_8124_p3 = ((icmp_ln46_5_reg_10919[0:0] == 1'b1) ? 10'd1 : add_ln46_13_fu_8118_p2);

assign select_ln46_4_fu_3265_p3 = ((and_ln45_1_fu_3151_p2[0:0] == 1'b1) ? add_ln46_fu_3165_p2 : select_ln45_fu_3049_p3);

assign select_ln46_5_fu_3432_p3 = ((icmp_ln46_reg_8906[0:0] == 1'b1) ? 10'd1 : add_ln46_7_fu_3426_p2);

assign select_ln46_6_fu_4448_p3 = ((or_ln46_1_fu_4442_p2[0:0] == 1'b1) ? 5'd0 : j_3_reg_2068);

assign select_ln46_7_fu_4472_p3 = ((and_ln45_3_fu_4430_p2[0:0] == 1'b1) ? icmp2428_fu_4466_p2 : and_ln45_2_fu_4395_p2);

assign select_ln46_8_fu_4512_p3 = ((and_ln45_3_fu_4430_p2[0:0] == 1'b1) ? empty_278_fu_4480_p1 : select_ln45_9_fu_4401_p3);

assign select_ln46_9_fu_4533_p3 = ((and_ln45_3_fu_4430_p2[0:0] == 1'b1) ? add_ln51_22_fu_4528_p2 : select_ln45_10_fu_4409_p3);

assign select_ln46_fu_3177_p3 = ((or_ln46_fu_3171_p2[0:0] == 1'b1) ? 5'd0 : j_fu_498);

assign sext_ln113_1_fu_3545_p1 = hight_read_reg_8764;

assign sext_ln113_fu_3542_p1 = width_read_reg_8772;

assign sext_ln116_1_fu_5199_p1 = $signed(tmp_41_fu_5191_p3);

assign sext_ln116_2_fu_6264_p1 = $signed(tmp_46_fu_6256_p3);

assign sext_ln116_fu_4015_p1 = $signed(tmp_37_fu_4007_p3);

assign sext_ln130_1_fu_5284_p1 = $signed(trunc_ln130_1_reg_9805);

assign sext_ln130_2_fu_6360_p1 = $signed(trunc_ln130_2_reg_10255);

assign sext_ln130_3_fu_3708_p1 = $signed(empty_263_fu_3653_p2);

assign sext_ln130_4_fu_4899_p1 = $signed(empty_286_fu_4856_p2);

assign sext_ln130_5_fu_3948_p1 = $signed(p_mid11005_fu_3894_p2);

assign sext_ln130_6_fu_5132_p1 = $signed(p_mid11210_fu_5090_p2);

assign sext_ln130_7_fu_4081_p1 = $signed(tmp_39_fu_4074_p3);

assign sext_ln130_8_fu_5265_p1 = $signed(tmp_42_fu_5258_p3);

assign sext_ln130_fu_4100_p1 = $signed(trunc_ln5_reg_9343);

assign sext_ln46_1_fu_8446_p1 = select_ln46_39_reg_11189;

assign sext_ln46_2_fu_3304_p1 = $signed(select_ln46_3_reg_8938);

assign sext_ln46_3_fu_5735_p1 = $signed(select_ln46_15_reg_9927);

assign sext_ln46_fu_8443_p1 = select_ln46_39_reg_11189;

assign sext_ln47_1_fu_4291_p1 = sub_ln51_1_fu_4285_p2;

assign sext_ln47_2_fu_4295_p1 = sub_ln51_1_fu_4285_p2;

assign sext_ln47_3_fu_5462_p1 = $signed(sub_ln51_2_fu_5456_p2);

assign sext_ln47_4_fu_7700_p1 = $signed(empty_332_fu_7694_p2);

assign sext_ln47_5_fu_3247_p1 = sub_ln51_4_fu_3233_p2;

assign sext_ln47_6_fu_4520_p1 = sub_ln51_5_fu_4506_p2;

assign sext_ln47_7_fu_4524_p1 = sub_ln51_5_fu_4506_p2;

assign sext_ln47_8_fu_5656_p1 = $signed(sub_ln51_6_fu_5650_p2);

assign sext_ln47_9_fu_7955_p1 = $signed(p_mid11792_fu_7933_p2);

assign sext_ln47_fu_3012_p1 = sub_ln51_fu_3006_p2;

assign sext_ln51_10_fu_5766_p1 = $signed(add_ln51_9_fu_5760_p2);

assign sext_ln51_11_fu_5783_p1 = $signed(tmp_49_fu_5775_p3);

assign sext_ln51_12_fu_6833_p1 = $signed(add_ln51_13_fu_6827_p2);

assign sext_ln51_13_fu_6851_p1 = $signed(tmp_54_fu_6843_p3);

assign sext_ln51_14_fu_7386_p1 = $signed(add_ln51_18_fu_7380_p2);

assign sext_ln51_15_fu_7404_p1 = $signed(tmp_56_fu_7396_p3);

assign sext_ln51_16_fu_8482_p1 = $signed(add_ln51_23_fu_8476_p2);

assign sext_ln51_17_fu_8500_p1 = $signed(tmp_57_fu_8492_p3);

assign sext_ln51_18_fu_3368_p1 = $signed(add_ln51_1_fu_3362_p2);

assign sext_ln51_1_fu_4654_p1 = $signed(trunc_ln51_1_reg_9512);

assign sext_ln51_2_fu_5802_p1 = $signed(trunc_ln51_2_reg_9969);

assign sext_ln51_3_fu_6870_p1 = $signed(trunc_ln51_3_reg_10414);

assign sext_ln51_4_fu_7423_p1 = $signed(trunc_ln51_4_reg_10702);

assign sext_ln51_5_fu_8079_p1 = $signed(trunc_ln51_5_reg_10988);

assign sext_ln51_6_fu_8519_p1 = $signed(trunc_ln51_6_reg_11228);

assign sext_ln51_7_fu_3358_p1 = $signed(tmp_38_fu_3350_p3);

assign sext_ln51_8_fu_4618_p1 = $signed(add_ln51_4_fu_4613_p2);

assign sext_ln51_9_fu_4635_p1 = $signed(tmp_44_fu_4627_p3);

assign sext_ln51_fu_3387_p1 = $signed(trunc_ln2_reg_9011);

assign sext_ln77_10_fu_4745_p1 = $signed(tmp_51_fu_4737_p3);

assign sext_ln77_11_fu_5876_p1 = $signed(add_ln77_17_fu_5870_p2);

assign sext_ln77_12_fu_5893_p1 = $signed(tmp_55_fu_5885_p3);

assign sext_ln77_13_fu_8153_p1 = $signed(add_ln77_25_fu_8147_p2);

assign sext_ln77_14_fu_8170_p1 = $signed(tmp_58_fu_8162_p3);

assign sext_ln77_15_fu_8581_p1 = $signed(add_ln77_26_fu_8575_p2);

assign sext_ln77_16_fu_8598_p1 = $signed(tmp_59_fu_8590_p3);

assign sext_ln77_1_fu_4764_p1 = $signed(trunc_ln77_1_reg_9620);

assign sext_ln77_2_fu_5912_p1 = $signed(trunc_ln77_2_reg_10077);

assign sext_ln77_3_fu_6976_p1 = $signed(trunc_ln77_3_reg_10522);

assign sext_ln77_4_fu_7529_p1 = $signed(trunc_ln77_4_reg_10810);

assign sext_ln77_5_fu_8189_p1 = $signed(trunc_ln77_5_reg_11096);

assign sext_ln77_6_fu_8617_p1 = $signed(trunc_ln77_6_reg_11326);

assign sext_ln77_7_fu_3483_p1 = $signed(add_ln77_4_fu_3477_p2);

assign sext_ln77_8_fu_3500_p1 = $signed(tmp_43_fu_3492_p3);

assign sext_ln77_9_fu_4728_p1 = $signed(add_ln77_12_fu_4722_p2);

assign sext_ln77_fu_3519_p1 = $signed(trunc_ln7_reg_9109);

assign shl_ln130_2_fu_6334_p3 = {{add_ln130_6_reg_10250}, {3'd0}};

assign shl_ln150_1_fu_6461_p2 = hight_read_reg_8764 << 32'd1;

assign shl_ln150_fu_6455_p2 = width_read_reg_8772 << 32'd1;

assign shl_ln38_fu_2874_p2 = padding << 32'd1;

assign shl_ln51_5_fu_8052_p3 = {{add_ln51_21_fu_8046_p2}, {3'd0}};

assign shl_ln51_7_fu_6534_p3 = {{i_10_reg_2217}, {2'd0}};

assign shl_ln51_7_mid1_fu_6712_p3 = {{add_ln46_3_fu_6668_p2}, {2'd0}};

assign shl_ln51_8_fu_7087_p3 = {{i_13_reg_2297}, {3'd0}};

assign shl_ln51_8_mid1_fu_7265_p3 = {{add_ln46_4_fu_7221_p2}, {3'd0}};

assign shl_ln77_3_fu_6949_p3 = {{add_ln77_14_fu_6944_p2}, {3'd0}};

assign shl_ln77_4_fu_7502_p3 = {{add_ln77_16_fu_7497_p2}, {3'd0}};

assign sub17_i177_fu_3781_p2 = (shl_ln38_reg_8843 + 32'd13);

assign sub17_i392_fu_7557_p2 = (shl_ln38_reg_8843 + 32'd15);

assign sub17_i533_fu_4962_p2 = (shl_ln38_reg_8843 + 32'd6);

assign sub17_i781_fu_7002_p2 = (shl_ln38_reg_8843 + 32'd7);

assign sub17_i924_fu_6079_p2 = (shl_ln38_reg_8843 + 32'd3);

assign sub17_i_fu_2886_p2 = (shl_ln38_fu_2874_p2 + 32'd27);

assign sub31_i192_fu_3776_p2 = (shl_ln38_reg_8843 + 32'd12);

assign sub31_i405_fu_7552_p2 = (shl_ln38_reg_8843 + 32'd14);

assign sub31_i548_fu_4957_p2 = (shl_ln38_reg_8843 + 32'd5);

assign sub31_i939_fu_6074_p2 = (shl_ln38_reg_8843 + 32'd2);

assign sub31_i_fu_2880_p2 = (shl_ln38_fu_2874_p2 + 32'd26);

assign sub_ln51_1_fu_4285_p2 = (p_shl23_cast_fu_4271_p1 - p_shl24_cast_fu_4281_p1);

assign sub_ln51_2_fu_5456_p2 = (p_shl44_cast_fu_5452_p1 - zext_ln46_3_fu_5424_p1);

assign sub_ln51_3_fu_8307_p2 = (p_shl119_cast_fu_8291_p1 - p_shl120_cast_fu_8303_p1);

assign sub_ln51_4_fu_3233_p2 = (p_shl1_cast_mid1_fu_3217_p1 - p_shl2_cast_mid1_fu_3229_p1);

assign sub_ln51_5_fu_4506_p2 = (p_shl23_cast_mid1_fu_4492_p1 - p_shl24_cast_mid1_fu_4502_p1);

assign sub_ln51_6_fu_5650_p2 = (p_shl44_cast_mid1_fu_5646_p1 - zext_ln46_4_fu_5610_p1);

assign sub_ln51_7_fu_8393_p2 = (p_shl119_cast_mid1_fu_8377_p1 - p_shl120_cast_mid1_fu_8389_p1);

assign sub_ln51_fu_3006_p2 = (p_shl1_cast_fu_2990_p1 - p_shl2_cast_fu_3002_p1);

assign tmp15_fu_8034_p4 = {{{empty_327_reg_10889}, {3'd0}}, {select_ln46_30_reg_10934}};

assign tmp_10_fu_7241_p4 = {{add_ln46_4_fu_7221_p2[3:1]}};

assign tmp_11_fu_7652_p4 = {{i_16_reg_2377[4:1]}};

assign tmp_12_fu_7883_p4 = {{add_ln46_5_fu_7863_p2[4:1]}};

assign tmp_13_fu_8267_p4 = {{i_17_reg_2434[4:1]}};

assign tmp_14_fu_8345_p4 = {{add_ln46_6_fu_8325_p2[4:1]}};

assign tmp_1_fu_3568_p4 = {{hight_read_reg_8764[31:1]}};

assign tmp_2_fu_3185_p4 = {{add_ln46_fu_3165_p2[4:1]}};

assign tmp_37_fu_4007_p3 = {{add_ln116_3_fu_4001_p2}, {3'd0}};

assign tmp_38_fu_3350_p3 = {{add_ln51_fu_3345_p2}, {3'd0}};

assign tmp_39_fu_4074_p3 = {{add_ln130_reg_9338}, {3'd0}};

assign tmp_3_fu_4243_p4 = {{i_4_reg_2057[4:1]}};

assign tmp_40_fu_4197_p3 = {{mul_ln108_reg_9156}, {3'd0}};

assign tmp_41_fu_5191_p3 = {{add_ln116_9_fu_5185_p2}, {3'd0}};

assign tmp_42_fu_5258_p3 = {{add_ln130_2_reg_9800}, {3'd0}};

assign tmp_43_fu_3492_p3 = {{add_ln77_2_fu_3487_p2}, {3'd0}};

assign tmp_44_fu_4627_p3 = {{add_ln51_6_fu_4622_p2}, {3'd0}};

assign tmp_45_fu_6003_p3 = {{i_6_fu_746}, {2'd0}};

assign tmp_46_fu_6256_p3 = {{add_ln116_11_fu_6250_p2}, {3'd0}};

assign tmp_47_fu_6481_p3 = {{mul_ln147_fu_6474_p2}, {3'd0}};

assign tmp_48_fu_6443_p3 = {{empty_309_fu_6431_p1}, {4'd0}};

assign tmp_49_fu_5775_p3 = {{add_ln51_10_fu_5770_p2}, {3'd0}};

assign tmp_4_fu_4456_p4 = {{add_ln46_1_fu_4436_p2[4:1]}};

assign tmp_50_fu_6506_p3 = {{empty_310_fu_6502_p1}, {4'd0}};

assign tmp_51_fu_4737_p3 = {{add_ln77_6_fu_4732_p2}, {3'd0}};

assign tmp_52_fu_7038_p3 = {{empty_318_fu_7026_p1}, {6'd0}};

assign tmp_53_fu_7059_p3 = {{empty_319_fu_7055_p1}, {6'd0}};

assign tmp_54_fu_6843_p3 = {{add_ln51_15_fu_6837_p2}, {3'd0}};

assign tmp_55_fu_5885_p3 = {{add_ln77_10_fu_5880_p2}, {3'd0}};

assign tmp_56_fu_7396_p3 = {{add_ln51_20_fu_7390_p2}, {3'd0}};

assign tmp_57_fu_8492_p3 = {{add_ln51_24_fu_8486_p2}, {3'd0}};

assign tmp_58_fu_8162_p3 = {{add_ln77_18_fu_8157_p2}, {3'd0}};

assign tmp_59_fu_8590_p3 = {{add_ln77_20_fu_8585_p2}, {3'd0}};

assign tmp_5_fu_5428_p4 = {{i_7_reg_2137[3:1]}};

assign tmp_6_fu_5614_p4 = {{add_ln46_2_fu_5590_p2[3:1]}};

assign tmp_7_fu_6518_p4 = {{i_10_reg_2217[2:1]}};

assign tmp_8_fu_6688_p4 = {{add_ln46_3_fu_6668_p2[2:1]}};

assign tmp_9_fu_7071_p4 = {{i_13_reg_2297[3:1]}};

assign tmp_fu_2966_p4 = {{i_fu_502[4:1]}};

assign tmp_s_fu_3560_p3 = {{mul_ln108_fu_3554_p2}, {4'd0}};

assign trunc_ln45_1_fu_5543_p1 = select_ln45_14_fu_5535_p3[2:0];

assign trunc_ln45_2_fu_6621_p1 = select_ln45_19_fu_6613_p3[2:0];

assign trunc_ln45_3_fu_7174_p1 = select_ln45_24_fu_7166_p3[2:0];

assign trunc_ln45_fu_4372_p1 = select_ln45_8_fu_4364_p3[2:0];

assign trunc_ln54_1_fu_4678_p1 = b_1_reg_2091[4:0];

assign trunc_ln54_2_fu_5826_p1 = b_2_reg_2171[4:0];

assign trunc_ln54_3_fu_6894_p1 = b_3_reg_2251[4:0];

assign trunc_ln54_4_fu_7447_p1 = b_4_reg_2331[4:0];

assign trunc_ln54_5_fu_8103_p1 = b_5_reg_2411[4:0];

assign trunc_ln54_6_fu_8544_p1 = b_6_reg_2468[4:0];

assign trunc_ln54_fu_3411_p1 = b_reg_2011[4:0];

assign xor_ln45_1_fu_4389_p2 = (icmp_ln46_1_fu_4328_p2 ^ 1'd1);

assign xor_ln45_2_fu_5547_p2 = (icmp_ln46_2_fu_5495_p2 ^ 1'd1);

assign xor_ln45_3_fu_6625_p2 = (icmp_ln46_3_fu_6575_p2 ^ 1'd1);

assign xor_ln45_4_fu_7178_p2 = (icmp_ln46_4_fu_7128_p2 ^ 1'd1);

assign xor_ln45_5_fu_7807_p2 = (icmp_ln46_5_fu_7728_p2 ^ 1'd1);

assign xor_ln45_fu_3113_p2 = (icmp_ln46_fu_3043_p2 ^ 1'd1);

assign zext_ln113_4_fu_6312_p1 = zext_ln114_2_mid2_v_fu_6305_p3;

assign zext_ln113_5_fu_6111_p1 = select_ln113_17_fu_6105_p3;

assign zext_ln114_1_fu_4824_p1 = empty_285_fu_4818_p2;

assign zext_ln114_2_fu_3817_p1 = p_mid11023_reg_9240;

assign zext_ln114_2_mid2_v_fu_6305_p3 = {{select_ln113_18_reg_10216}, {4'd0}};

assign zext_ln114_3_fu_5007_p1 = p_mid11228_fu_5001_p2;

assign zext_ln114_4_fu_3825_p1 = select_ln113_2_fu_3820_p3;

assign zext_ln114_5_fu_5017_p1 = select_ln113_10_fu_5011_p3;

assign zext_ln114_fu_3625_p1 = empty_262_fu_3619_p2;

assign zext_ln115_mid2_fu_6207_p3 = ((select_ln113_22_fu_6142_p3[0:0] == 1'b1) ? p_mid_fu_6199_p3 : select_ln113_20_fu_6125_p3);

assign zext_ln116_1_fu_3987_p1 = j_2_mid2_fu_3862_p3;

assign zext_ln116_2_fu_3997_p1 = add_ln116_5_fu_3991_p2;

assign zext_ln116_3_fu_5230_p1 = j_3_mid2_reg_9765;

assign zext_ln116_4_fu_5171_p1 = j_3_mid2_fu_5054_p3;

assign zext_ln116_5_fu_5181_p1 = add_ln116_10_fu_5175_p2;

assign zext_ln116_6_fu_6316_p1 = zext_ln115_mid2_reg_10221;

assign zext_ln116_7_fu_6236_p1 = j_6_mid2_fu_6158_p3;

assign zext_ln116_8_fu_6246_p1 = add_ln116_14_fu_6240_p2;

assign zext_ln116_fu_4046_p1 = j_2_mid2_reg_9303;

assign zext_ln121_1_fu_5238_p1 = add_ln121_1_fu_5233_p2;

assign zext_ln121_2_fu_6290_p1 = add_ln121_2_fu_6284_p2;

assign zext_ln121_fu_4054_p1 = add_ln121_fu_4049_p2;

assign zext_ln130_1_fu_6341_p1 = shl_ln130_2_fu_6334_p3;

assign zext_ln130_fu_6324_p1 = add_ln130_8_fu_6319_p2;

assign zext_ln147_2_fu_6999_p1 = mul_ln147_reg_10310;

assign zext_ln44_1_fu_5351_p1 = num_channel_3_fu_738;

assign zext_ln44_2_fu_6427_p1 = num_channel_5_fu_762;

assign zext_ln44_3_fu_7022_p1 = num_channel_7_fu_766;

assign zext_ln44_4_fu_7577_p1 = num_channel_9_fu_770;

assign zext_ln44_5_fu_8227_p1 = num_channel_11_fu_774;

assign zext_ln44_fu_4167_p1 = num_channel_1_fu_714;

assign zext_ln45_10_fu_6644_p1 = p_mid4_fu_6593_p3;

assign zext_ln45_11_fu_7162_p1 = select_ln45_23_fu_7154_p3;

assign zext_ln45_12_fu_7197_p1 = p_mid8_fu_7146_p3;

assign zext_ln45_1_fu_3057_p1 = add_ln45_fu_3037_p2;

assign zext_ln45_2_fu_4193_p1 = empty_270_fu_4187_p2;

assign zext_ln45_3_fu_5377_p1 = empty_293_fu_5371_p2;

assign zext_ln45_4_fu_6451_p1 = tmp_48_fu_6443_p3;

assign zext_ln45_5_fu_7046_p1 = tmp_52_fu_7038_p3;

assign zext_ln45_6_fu_3133_p1 = p_mid1916_fu_3081_p2;

assign zext_ln45_7_fu_5531_p1 = select_ln45_13_fu_5523_p3;

assign zext_ln45_8_fu_5566_p1 = p_mid11316_fu_5517_p2;

assign zext_ln45_9_fu_6609_p1 = select_ln45_18_fu_6601_p3;

assign zext_ln45_fu_2926_p1 = num_ker_fu_510;

assign zext_ln46_10_fu_8012_p1 = select_ln46_34_reg_10951;

assign zext_ln46_1_fu_4591_p1 = select_ln46_10_reg_9475;

assign zext_ln46_2_fu_5420_p1 = empty_295_fu_5414_p2;

assign zext_ln46_3_fu_5424_p1 = i_7_reg_2137;

assign zext_ln46_4_fu_5610_p1 = add_ln46_2_fu_5590_p2;

assign zext_ln46_5_fu_6514_p1 = tmp_50_fu_6506_p3;

assign zext_ln46_6_fu_6802_p1 = select_ln46_21_reg_10372;

assign zext_ln46_7_fu_7067_p1 = tmp_53_fu_7059_p3;

assign zext_ln46_8_fu_7355_p1 = select_ln46_27_reg_10660;

assign zext_ln46_9_fu_8257_p1 = empty_343_fu_8251_p2;

assign zext_ln46_fu_2956_p1 = empty_253_fu_2950_p2;

assign zext_ln47_10_fu_7312_p1 = select_ln46_24_fu_7233_p3;

assign zext_ln47_11_fu_7358_p1 = select_ln46_24_reg_10643;

assign zext_ln47_12_fu_7981_p1 = select_ln46_30_fu_7875_p3;

assign zext_ln47_13_fu_8015_p1 = select_ln46_30_reg_10934;

assign zext_ln47_14_fu_8415_p1 = select_ln46_37_fu_8337_p3;

assign zext_ln47_15_fu_8454_p1 = select_ln46_37_reg_11177;

assign zext_ln47_16_fu_6720_p1 = shl_ln51_7_mid1_fu_6712_p3;

assign zext_ln47_17_fu_7273_p1 = shl_ln51_8_mid1_fu_7265_p3;

assign zext_ln47_18_fu_8009_p1 = select_ln46_33_reg_10946;

assign zext_ln47_1_fu_3307_p1 = select_ln46_reg_8921;

assign zext_ln47_2_fu_4563_p1 = select_ln46_6_fu_4448_p3;

assign zext_ln47_3_fu_4594_p1 = select_ln46_6_reg_9458;

assign zext_ln47_4_fu_5695_p1 = select_ln46_12_fu_5602_p3;

assign zext_ln47_5_fu_5738_p1 = select_ln46_12_reg_9910;

assign zext_ln47_6_fu_6542_p1 = shl_ln51_7_fu_6534_p3;

assign zext_ln47_7_fu_6759_p1 = select_ln46_18_fu_6680_p3;

assign zext_ln47_8_fu_6805_p1 = select_ln46_18_reg_10355;

assign zext_ln47_9_fu_7095_p1 = shl_ln51_8_fu_7087_p3;

assign zext_ln47_fu_3273_p1 = select_ln46_fu_3177_p3;

assign zext_ln51_1_fu_5757_p1 = select_ln46_12_reg_9910;

assign zext_ln51_2_fu_6824_p1 = select_ln46_18_reg_10355;

assign zext_ln51_3_fu_7377_p1 = select_ln46_24_reg_10643;

assign zext_ln51_4_fu_8042_p1 = tmp15_fu_8034_p4;

assign zext_ln51_5_fu_8060_p1 = shl_ln51_5_fu_8052_p3;

assign zext_ln51_6_fu_8473_p1 = select_ln46_37_reg_11177;

assign zext_ln51_fu_3342_p1 = select_ln46_reg_8921;

assign zext_ln74_14_fu_7789_p1 = add_ln74_16_fu_7784_p2;

assign zext_ln74_9_fu_7642_p1 = add_ln74_fu_7637_p2;

assign zext_ln74_fu_3095_p1 = select_ln45_1_fu_3087_p3;

assign zext_ln77_10_fu_8571_p1 = b_6_reg_2468;

assign zext_ln77_1_fu_4718_p1 = b_1_reg_2091;

assign zext_ln77_2_fu_6799_p1 = select_ln46_20_reg_10367;

assign zext_ln77_3_fu_7352_p1 = select_ln46_26_reg_10655;

assign zext_ln77_4_fu_5866_p1 = b_2_reg_2171;

assign zext_ln77_5_fu_6934_p1 = b_3_reg_2251;

assign zext_ln77_6_fu_6957_p1 = shl_ln77_3_fu_6949_p3;

assign zext_ln77_7_fu_7487_p1 = b_4_reg_2331;

assign zext_ln77_8_fu_7510_p1 = shl_ln77_4_fu_7502_p3;

assign zext_ln77_9_fu_8143_p1 = b_5_reg_2411;

assign zext_ln77_fu_3473_p1 = b_reg_2011;

always @ (posedge ap_clk) begin
    shl_ln38_reg_8843[0] <= 1'b0;
    sub31_i_reg_8856[0] <= 1'b0;
    sub17_i_reg_8862[0] <= 1'b1;
    select_ln46_2_reg_8933[1:0] <= 2'b00;
    zext_ln47_reg_8950[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_s_reg_9164[3:0] <= 4'b0000;
    sub31_i192_reg_9258[0] <= 1'b0;
    sub17_i177_reg_9263[0] <= 1'b1;
    zext_ln44_reg_9367[6:5] <= 2'b00;
    p_shl10_reg_9372[2:0] <= 3'b000;
    zext_ln45_2_reg_9377[12] <= 1'b0;
    tmp_40_reg_9424[2:0] <= 3'b000;
    zext_ln47_2_reg_9485[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln46_1_reg_9504[33:11] <= 23'b00000000000000000000000;
    sub31_i548_reg_9719[0] <= 1'b1;
    sub17_i533_reg_9724[0] <= 1'b0;
    zext_ln44_1_reg_9829[5:4] <= 2'b00;
    p_shl15_reg_9834[2:0] <= 3'b000;
    zext_ln45_3_reg_9839[9] <= 1'b0;
    zext_ln47_4_reg_9937[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_45_reg_10117[1:0] <= 2'b00;
    sub31_i939_reg_10176[0] <= 1'b0;
    sub17_i924_reg_10181[0] <= 1'b1;
    zext_ln115_mid2_reg_10221[1:0] <= 2'b00;
    zext_ln116_7_reg_10231[32] <= 1'b0;
    zext_ln44_2_reg_10279[5:4] <= 2'b00;
    p_shl18_reg_10284[2:0] <= 3'b000;
    zext_ln45_4_reg_10289[3:0] <= 4'b0000;
    zext_ln45_4_reg_10289[7] <= 1'b0;
    shl_ln150_reg_10303[0] <= 1'b0;
    tmp_47_reg_10318[2:0] <= 3'b000;
    select_ln46_20_reg_10367[1:0] <= 2'b00;
    select_ln46_21_reg_10372[1:0] <= 2'b00;
    zext_ln47_7_reg_10382[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln46_6_reg_10406[1:0] <= 2'b00;
    zext_ln46_6_reg_10406[32:8] <= 25'b0000000000000000000000000;
    zext_ln147_2_reg_10547[67:64] <= 4'b0000;
    sub17_i781_reg_10552[0] <= 1'b1;
    zext_ln44_3_reg_10595[5:4] <= 2'b00;
    p_shl19_reg_10600[2:0] <= 3'b000;
    zext_ln45_5_reg_10605[5:0] <= 6'b000000;
    zext_ln45_5_reg_10605[9] <= 1'b0;
    select_ln46_26_reg_10655[2:0] <= 3'b000;
    select_ln46_27_reg_10660[2:0] <= 3'b000;
    zext_ln47_10_reg_10670[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln46_8_reg_10694[2:0] <= 3'b000;
    zext_ln46_8_reg_10694[32:10] <= 23'b00000000000000000000000;
    sub31_i405_reg_10835[0] <= 1'b0;
    sub17_i392_reg_10840[0] <= 1'b1;
    zext_ln44_4_reg_10883[6:4] <= 3'b000;
    p_shl20_reg_10894[2:0] <= 3'b000;
    select_ln46_33_reg_10946[3:0] <= 4'b0000;
    zext_ln47_12_reg_10961[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln46_10_reg_10980[33:12] <= 22'b0000000000000000000000;
    zext_ln46_9_reg_11159[14] <= 1'b0;
    select_ln46_39_reg_11189[1:0] <= 2'b00;
    zext_ln47_14_reg_11200[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    sext_ln46_reg_11219[1:0] <= 2'b00;
end

endmodule //CNN
