{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702223172488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702223172488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:46:12 2023 " "Processing started: Sun Dec 10 18:46:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702223172488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223172488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU32 -c ALU32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU32 -c ALU32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223172488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702223172809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702223172809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 2 2 " "Found 2 design units, including 2 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.v" "" { Text "C:/HW2/ALU32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179611 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb " "Found entity 2: tb" {  } { { "ALU32.v" "" { Text "C:/HW2/ALU32.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 4 4 " "Found 4 design units, including 4 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/HW2/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179613 ""} { "Info" "ISGN_ENTITY_NAME" "2 ONE_BIT_ADDER " "Found entity 2: ONE_BIT_ADDER" {  } { { "ADDER.v" "" { Text "C:/HW2/ADDER.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179613 ""} { "Info" "ISGN_ENTITY_NAME" "3 FOUR_BIT_ADDER " "Found entity 3: FOUR_BIT_ADDER" {  } { { "ADDER.v" "" { Text "C:/HW2/ADDER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179613 ""} { "Info" "ISGN_ENTITY_NAME" "4 THIRTYTWO_BIT_ADDER " "Found entity 4: THIRTYTWO_BIT_ADDER" {  } { { "ADDER.v" "" { Text "C:/HW2/ADDER.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.v 2 2 " "Found 2 design units, including 2 entities, in source file subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACTOR " "Found entity 1: SUBTRACTOR" {  } { { "SUBTRACTOR.v" "" { Text "C:/HW2/SUBTRACTOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179614 ""} { "Info" "ISGN_ENTITY_NAME" "2 THIRTYTWO_BIT_SUBTRACTOR " "Found entity 2: THIRTYTWO_BIT_SUBTRACTOR" {  } { { "SUBTRACTOR.v" "" { Text "C:/HW2/SUBTRACTOR.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 3 3 " "Found 3 design units, including 3 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND32 " "Found entity 1: AND32" {  } { { "AND32.v" "" { Text "C:/HW2/AND32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179615 ""} { "Info" "ISGN_ENTITY_NAME" "2 FOUR_BIT_AND " "Found entity 2: FOUR_BIT_AND" {  } { { "AND32.v" "" { Text "C:/HW2/AND32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179615 ""} { "Info" "ISGN_ENTITY_NAME" "3 THIRTYTWO_BIT_AND " "Found entity 3: THIRTYTWO_BIT_AND" {  } { { "AND32.v" "" { Text "C:/HW2/AND32.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 3 3 " "Found 3 design units, including 3 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR32 " "Found entity 1: OR32" {  } { { "OR32.v" "" { Text "C:/HW2/OR32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179616 ""} { "Info" "ISGN_ENTITY_NAME" "2 FOUR_BIT_OR " "Found entity 2: FOUR_BIT_OR" {  } { { "OR32.v" "" { Text "C:/HW2/OR32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179616 ""} { "Info" "ISGN_ENTITY_NAME" "3 THIRTYTWO_BIT_OR " "Found entity 3: THIRTYTWO_BIT_OR" {  } { { "OR32.v" "" { Text "C:/HW2/OR32.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32.v 3 3 " "Found 3 design units, including 3 entities, in source file nor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOR32 " "Found entity 1: NOR32" {  } { { "NOR32.v" "" { Text "C:/HW2/NOR32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179618 ""} { "Info" "ISGN_ENTITY_NAME" "2 FOUR_BIT_NOR " "Found entity 2: FOUR_BIT_NOR" {  } { { "NOR32.v" "" { Text "C:/HW2/NOR32.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179618 ""} { "Info" "ISGN_ENTITY_NAME" "3 THIRTYTWO_BIT_NOR " "Found entity 3: THIRTYTWO_BIT_NOR" {  } { { "NOR32.v" "" { Text "C:/HW2/NOR32.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32.v 3 3 " "Found 3 design units, including 3 entities, in source file xor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR32 " "Found entity 1: XOR32" {  } { { "XOR32.v" "" { Text "C:/HW2/XOR32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179619 ""} { "Info" "ISGN_ENTITY_NAME" "2 FOUR_BIT_XOR " "Found entity 2: FOUR_BIT_XOR" {  } { { "XOR32.v" "" { Text "C:/HW2/XOR32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179619 ""} { "Info" "ISGN_ENTITY_NAME" "3 THIRTYTWO_BIT_XOR " "Found entity 3: THIRTYTWO_BIT_XOR" {  } { { "XOR32.v" "" { Text "C:/HW2/XOR32.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt32.v 2 2 " "Found 2 design units, including 2 entities, in source file slt32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLT32 " "Found entity 1: SLT32" {  } { { "SLT32.v" "" { Text "C:/HW2/SLT32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179620 ""} { "Info" "ISGN_ENTITY_NAME" "2 ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB " "Found entity 2: ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB" {  } { { "SLT32.v" "" { Text "C:/HW2/SLT32.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 2 2 " "Found 2 design units, including 2 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Found entity 1: MUX32" {  } { { "MUX32.v" "" { Text "C:/HW2/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179622 ""} { "Info" "ISGN_ENTITY_NAME" "2 EIGHT_BIT_MUX " "Found entity 2: EIGHT_BIT_MUX" {  } { { "MUX32.v" "" { Text "C:/HW2/MUX32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_to_32_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file one_to_32_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_TO_32_EXTENDER " "Found entity 1: ONE_TO_32_EXTENDER" {  } { { "ONE_TO_32_EXTENDER.v" "" { Text "C:/HW2/ONE_TO_32_EXTENDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/HW2/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/HW2/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/HW2/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223179626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223179626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done mod.v(30) " "Verilog HDL Implicit Net warning at mod.v(30): created implicit net for \"done\"" {  } { { "mod.v" "" { Text "C:/HW2/mod.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU32 " "Elaborating entity \"ALU32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702223179653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:a1 " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:a1\"" {  } { { "ALU32.v" "a1" { Text "C:/HW2/ALU32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_ADDER ADDER:a1\|THIRTYTWO_BIT_ADDER:adder " "Elaborating entity \"THIRTYTWO_BIT_ADDER\" for hierarchy \"ADDER:a1\|THIRTYTWO_BIT_ADDER:adder\"" {  } { { "ADDER.v" "adder" { Text "C:/HW2/ADDER.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_ADDER ADDER:a1\|THIRTYTWO_BIT_ADDER:adder\|FOUR_BIT_ADDER:adder0 " "Elaborating entity \"FOUR_BIT_ADDER\" for hierarchy \"ADDER:a1\|THIRTYTWO_BIT_ADDER:adder\|FOUR_BIT_ADDER:adder0\"" {  } { { "ADDER.v" "adder0" { Text "C:/HW2/ADDER.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_ADDER ADDER:a1\|THIRTYTWO_BIT_ADDER:adder\|FOUR_BIT_ADDER:adder0\|ONE_BIT_ADDER:adder0 " "Elaborating entity \"ONE_BIT_ADDER\" for hierarchy \"ADDER:a1\|THIRTYTWO_BIT_ADDER:adder\|FOUR_BIT_ADDER:adder0\|ONE_BIT_ADDER:adder0\"" {  } { { "ADDER.v" "adder0" { Text "C:/HW2/ADDER.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACTOR SUBTRACTOR:a2 " "Elaborating entity \"SUBTRACTOR\" for hierarchy \"SUBTRACTOR:a2\"" {  } { { "ALU32.v" "a2" { Text "C:/HW2/ALU32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_SUBTRACTOR SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor " "Elaborating entity \"THIRTYTWO_BIT_SUBTRACTOR\" for hierarchy \"SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\"" {  } { { "SUBTRACTOR.v" "subtractor" { Text "C:/HW2/SUBTRACTOR.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_TO_32_EXTENDER SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|ONE_TO_32_EXTENDER:extender " "Elaborating entity \"ONE_TO_32_EXTENDER\" for hierarchy \"SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|ONE_TO_32_EXTENDER:extender\"" {  } { { "SUBTRACTOR.v" "extender" { Text "C:/HW2/SUBTRACTOR.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR32 SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor " "Elaborating entity \"XOR32\" for hierarchy \"SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor\"" {  } { { "SUBTRACTOR.v" "t_xor" { Text "C:/HW2/SUBTRACTOR.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_XOR SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor\|THIRTYTWO_BIT_XOR:t_xor " "Elaborating entity \"THIRTYTWO_BIT_XOR\" for hierarchy \"SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor\|THIRTYTWO_BIT_XOR:t_xor\"" {  } { { "XOR32.v" "t_xor" { Text "C:/HW2/XOR32.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_XOR SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor\|THIRTYTWO_BIT_XOR:t_xor\|FOUR_BIT_XOR:xor0 " "Elaborating entity \"FOUR_BIT_XOR\" for hierarchy \"SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor\|THIRTYTWO_BIT_XOR:t_xor\|FOUR_BIT_XOR:xor0\"" {  } { { "XOR32.v" "xor0" { Text "C:/HW2/XOR32.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND32 AND32:a3 " "Elaborating entity \"AND32\" for hierarchy \"AND32:a3\"" {  } { { "ALU32.v" "a3" { Text "C:/HW2/ALU32.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_AND AND32:a3\|THIRTYTWO_BIT_AND:t_and " "Elaborating entity \"THIRTYTWO_BIT_AND\" for hierarchy \"AND32:a3\|THIRTYTWO_BIT_AND:t_and\"" {  } { { "AND32.v" "t_and" { Text "C:/HW2/AND32.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_AND AND32:a3\|THIRTYTWO_BIT_AND:t_and\|FOUR_BIT_AND:and0 " "Elaborating entity \"FOUR_BIT_AND\" for hierarchy \"AND32:a3\|THIRTYTWO_BIT_AND:t_and\|FOUR_BIT_AND:and0\"" {  } { { "AND32.v" "and0" { Text "C:/HW2/AND32.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR32 OR32:a4 " "Elaborating entity \"OR32\" for hierarchy \"OR32:a4\"" {  } { { "ALU32.v" "a4" { Text "C:/HW2/ALU32.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_OR OR32:a4\|THIRTYTWO_BIT_OR:t_or " "Elaborating entity \"THIRTYTWO_BIT_OR\" for hierarchy \"OR32:a4\|THIRTYTWO_BIT_OR:t_or\"" {  } { { "OR32.v" "t_or" { Text "C:/HW2/OR32.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_OR OR32:a4\|THIRTYTWO_BIT_OR:t_or\|FOUR_BIT_OR:or0 " "Elaborating entity \"FOUR_BIT_OR\" for hierarchy \"OR32:a4\|THIRTYTWO_BIT_OR:t_or\|FOUR_BIT_OR:or0\"" {  } { { "OR32.v" "or0" { Text "C:/HW2/OR32.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR32 NOR32:a5 " "Elaborating entity \"NOR32\" for hierarchy \"NOR32:a5\"" {  } { { "ALU32.v" "a5" { Text "C:/HW2/ALU32.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_NOR NOR32:a5\|THIRTYTWO_BIT_NOR:t_nor " "Elaborating entity \"THIRTYTWO_BIT_NOR\" for hierarchy \"NOR32:a5\|THIRTYTWO_BIT_NOR:t_nor\"" {  } { { "NOR32.v" "t_nor" { Text "C:/HW2/NOR32.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_NOR NOR32:a5\|THIRTYTWO_BIT_NOR:t_nor\|FOUR_BIT_NOR:nor0 " "Elaborating entity \"FOUR_BIT_NOR\" for hierarchy \"NOR32:a5\|THIRTYTWO_BIT_NOR:t_nor\|FOUR_BIT_NOR:nor0\"" {  } { { "NOR32.v" "nor0" { Text "C:/HW2/NOR32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT32 SLT32:a7 " "Elaborating entity \"SLT32\" for hierarchy \"SLT32:a7\"" {  } { { "ALU32.v" "a7" { Text "C:/HW2/ALU32.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB SLT32:a7\|ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB:_extender " "Elaborating entity \"ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB\" for hierarchy \"SLT32:a7\|ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB:_extender\"" {  } { { "SLT32.v" "_extender" { Text "C:/HW2/SLT32.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:a8 " "Elaborating entity \"mod\" for hierarchy \"mod:a8\"" {  } { { "ALU32.v" "a8" { Text "C:/HW2/ALU32.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:a8\|mod_dp:mod_dp " "Elaborating entity \"mod_dp\" for hierarchy \"mod:a8\|mod_dp:mod_dp\"" {  } { { "mod.v" "mod_dp" { Text "C:/HW2/mod.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32 MUX32:mux " "Elaborating entity \"MUX32\" for hierarchy \"MUX32:mux\"" {  } { { "ALU32.v" "mux" { Text "C:/HW2/ALU32.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EIGHT_BIT_MUX MUX32:mux\|EIGHT_BIT_MUX:m0 " "Elaborating entity \"EIGHT_BIT_MUX\" for hierarchy \"MUX32:mux\|EIGHT_BIT_MUX:m0\"" {  } { { "MUX32.v" "m0" { Text "C:/HW2/MUX32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223179742 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702223180332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702223180601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702223181058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223181058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "329 " "Implemented 329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702223181108 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702223181108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702223181108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702223181108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702223181126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:46:21 2023 " "Processing ended: Sun Dec 10 18:46:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702223181126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702223181126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702223181126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223181126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702223182181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702223182182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:46:21 2023 " "Processing started: Sun Dec 10 18:46:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702223182182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702223182182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU32 -c ALU32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU32 -c ALU32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702223182182 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702223182258 ""}
{ "Info" "0" "" "Project  = ALU32" {  } {  } 0 0 "Project  = ALU32" 0 0 "Fitter" 0 0 1702223182259 ""}
{ "Info" "0" "" "Revision = ALU32" {  } {  } 0 0 "Revision = ALU32" 0 0 "Fitter" 0 0 1702223182259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702223182420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702223182421 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU32 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"ALU32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702223182431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702223182481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702223182482 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702223182884 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702223182902 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702223182981 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702223183213 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702223190474 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 34 global CLKCTRL_G10 " "clk~inputCLKENA0 with 34 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702223191025 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702223191025 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702223191025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702223191032 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702223191033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702223191034 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702223191035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702223191035 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702223191035 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU32.sdc " "Synopsys Design Constraints File file not found: 'ALU32.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702223191795 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702223191796 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702223191799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702223191799 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702223191800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702223191805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702223191806 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702223191806 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702223191868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702223196062 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702223196300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702223206367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702223238109 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702223243664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702223243664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702223244907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/HW2/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702223248901 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702223248901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702223250639 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702223250639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702223250639 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702223252018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702223252061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702223252473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702223252473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702223253341 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702223256390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HW2/output_files/ALU32.fit.smsg " "Generated suppressed messages file C:/HW2/output_files/ALU32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702223256730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8063 " "Peak virtual memory: 8063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702223257351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:47:37 2023 " "Processing ended: Sun Dec 10 18:47:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702223257351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702223257351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:27 " "Total CPU time (on all processors): 00:03:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702223257351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702223257351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702223258361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702223258361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:47:38 2023 " "Processing started: Sun Dec 10 18:47:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702223258361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702223258361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU32 -c ALU32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU32 -c ALU32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702223258361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702223258963 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702223264698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702223265051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:47:45 2023 " "Processing ended: Sun Dec 10 18:47:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702223265051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702223265051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702223265051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702223265051 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702223265663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702223266116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702223266117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:47:45 2023 " "Processing started: Sun Dec 10 18:47:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702223266117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702223266117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU32 -c ALU32 " "Command: quartus_sta ALU32 -c ALU32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702223266117 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702223266191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702223266739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702223266739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223266775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223266775 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU32.sdc " "Synopsys Design Constraints File file not found: 'ALU32.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702223267270 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223267270 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702223267271 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702223267271 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702223267272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702223267272 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702223267273 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702223267281 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702223267297 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702223267297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.962 " "Worst-case setup slack is -4.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223267299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223267299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.962             -93.676 clk  " "   -4.962             -93.676 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223267299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223267299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.495 " "Worst-case hold slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223267303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223267303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 clk  " "    0.495               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223267303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223267303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702223267306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702223267309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223267311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223267311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -37.901 clk  " "   -0.724             -37.901 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223267311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223267311 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702223267321 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702223267351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702223268662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702223268791 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702223268797 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702223268797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.748 " "Worst-case setup slack is -4.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223268799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223268799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.748             -94.565 clk  " "   -4.748             -94.565 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223268799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223268799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.519 " "Worst-case hold slack is 0.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223268803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223268803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 clk  " "    0.519               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223268803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223268803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702223268807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702223268810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223268813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223268813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -37.818 clk  " "   -0.724             -37.818 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223268813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223268813 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702223268822 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702223269045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702223269734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702223269809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702223269811 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702223269811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.484 " "Worst-case setup slack is -1.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484             -22.991 clk  " "   -1.484             -22.991 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223269813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223269817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702223269821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702223269823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -2.962 clk  " "   -0.090              -2.962 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223269826 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702223269836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702223269987 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702223269988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702223269988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.296 " "Worst-case setup slack is -1.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296             -18.920 clk  " "   -1.296             -18.920 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223269991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223269993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223269993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702223269997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702223270000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223270004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223270004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -3.006 clk  " "   -0.091              -3.006 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702223270004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702223270004 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702223271356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702223271362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5357 " "Peak virtual memory: 5357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702223271417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:47:51 2023 " "Processing ended: Sun Dec 10 18:47:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702223271417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702223271417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702223271417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702223271417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702223272433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702223272433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:47:52 2023 " "Processing started: Sun Dec 10 18:47:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702223272433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702223272433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU32 -c ALU32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU32 -c ALU32" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702223272433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702223273169 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1702223273201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU32.vo C:/HW2/simulation/modelsim/ simulation " "Generated file ALU32.vo in folder \"C:/HW2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702223273373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702223273436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:47:53 2023 " "Processing ended: Sun Dec 10 18:47:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702223273436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702223273436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702223273436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702223273436 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702223274051 ""}
