---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 224
      num_constraints: 224
      at: ccf19b025615a81b1f19967fd069c140849429e932a38b245cda98b9acea2191
      bt: 57f1871a8d1ff309df7590b6b67374f185bb1b17d18e0bad3d75c9f537675e70
      ct: b92d53399a71512b25b4ee9f35327fe8a8e658b444fcf397b0d8cd6790448ff5
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  log INFO, \"x: \", v2, \"\""
      - "  store &v3, [[[0, 0, 0], [0, 0, 0]], [[0, 0, 0], [0, 0, 0]]]"
      - "  log INFO, \"y: \", [[[0, 0, 0], [0, 0, 0]], [[0, 0, 0], [0, 0, 0]]], \"\""
      - "  aget &v4, v2, 0"
      - "  aget &v5, v4, 0"
      - "  aget &v6, v5, 0"
      - "  eq &v7, v6, 0"
      - "  aget &v8, v2, 1"
      - "  aget &v9, v8, 1"
      - "  aget &v10, v9, 2"
      - "  eq &v11, v10, 0"
      - "  and &v12, v7, v11"
      - "  retn v12"
      - ""
    output:
      - input_file: input/main_multi_dimension_array.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: 5801984c8ec247196f5dcb0b4a3e62f9f64bcb1ae32b136d61fe09d80f2dcd5a
    imports_resolved_ast: 93a42bc139772bc5411480a4d47df5422af2b4958edcf58b746e239a775e1b40
    canonicalized_ast: b747434a4f58b4ba71d0b036cab5e188704d70178452f1169cd71b22b7af306f
    type_inferenced_ast: bbcd33eaec3069e230f51e016721439e1e9bf1ba6a4eb372809db7fcb86e9cc6
