Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Apr 15 18:36:48 2024
| Host         : VM7699-verilog-labs running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-1   Critical Warning  Invalid clock waveform on Clock Modifying Block  1           
TIMING-20  Warning           Non-clocked latch                                64          
LATCH-1    Advisory          Existing latches in the design                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (384)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (384)
--------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/alu_res_out_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/alu_res_out_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/dmem_access_out_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/dmem_access_out_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/dmem_access_out_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/dmem_we_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.036        0.000                      0                11688        0.027        0.000                      0                11688        3.000        0.000                       0                  2660  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clk_50       {0.000 10.000}     20.000          50.000          
  n_clk_fbout  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clk_50             6.036        0.000                      0                11688        0.027        0.000                      0                11688        8.750        0.000                       0                  2657  
  n_clk_fbout                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_50                      
(none)        n_clk_fbout                 
(none)                      clk_50        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50
  To Clock:  clk_50

Setup :            0  Failing Endpoints,  Worst Slack        6.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/commit_halt_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 4.852ns (34.909%)  route 9.047ns (65.091%))
  Logic Levels:           19  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 25.900 - 20.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         0.979    13.337    mem_bridge/instruction_memory
    SLICE_X35Y139        LUT3 (Prop_lut3_I1_O)        0.119    13.456 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         2.003    15.458    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X46Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    15.790 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.790    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OD
    SLICE_X46Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.031 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    16.031    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O0
    SLICE_X46Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.129 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           1.016    17.145    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X45Y133        LUT3 (Prop_lut3_I2_O)        0.347    17.492 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=3, routed)           0.862    18.354    cpu/commit_halt_reg_reg[0]_2[3]
    SLICE_X39Y137        LUT5 (Prop_lut5_I0_O)        0.326    18.680 r  cpu/commit_halt_reg[0]_i_6/O
                         net (fo=1, routed)           0.433    19.113    cpu/commit_halt_reg[0]_i_6_n_2
    SLICE_X39Y137        LUT6 (Prop_lut6_I5_O)        0.124    19.237 r  cpu/commit_halt_reg[0]_i_2/O
                         net (fo=1, routed)           0.776    20.013    cpu/commit_halt_reg[0]_i_2_n_2
    SLICE_X39Y140        LUT6 (Prop_lut6_I0_O)        0.124    20.137 r  cpu/commit_halt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.137    cpu/p_0_in
    SLICE_X39Y140        FDRE                                         r  cpu/commit_halt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.500    25.900    cpu/CLK_25MHZ_BUFG
    SLICE_X39Y140        FDRE                                         r  cpu/commit_halt_reg_reg[0]/C
                         clock pessimism              0.311    26.211    
                         clock uncertainty           -0.067    26.144    
    SLICE_X39Y140        FDRE (Setup_fdre_C_D)        0.029    26.173    cpu/commit_halt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.173    
                         arrival time                         -20.137    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id/inst_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        13.378ns  (logic 4.604ns (34.415%)  route 8.774ns (65.585%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 25.905 - 20.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         0.979    13.337    mem_bridge/instruction_memory
    SLICE_X35Y139        LUT3 (Prop_lut3_I1_O)        0.119    13.456 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         2.003    15.458    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X46Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    15.790 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.790    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OD
    SLICE_X46Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.031 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    16.031    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O0
    SLICE_X46Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.129 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           1.016    17.145    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X45Y133        LUT3 (Prop_lut3_I2_O)        0.347    17.492 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=3, routed)           0.973    18.465    pdu/info_sender/spo[3]
    SLICE_X36Y141        LUT2 (Prop_lut2_I0_O)        0.326    18.791 r  pdu/info_sender/inst_out[3]_i_1/O
                         net (fo=2, routed)           0.825    19.616    cpu/if_id/D[3]
    SLICE_X31Y149        FDCE                                         r  cpu/if_id/inst_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.505    25.905    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X31Y149        FDCE                                         r  cpu/if_id/inst_out_reg[3]/C
                         clock pessimism              0.311    26.216    
                         clock uncertainty           -0.067    26.149    
    SLICE_X31Y149        FDCE (Setup_fdce_C_D)       -0.061    26.088    cpu/if_id/inst_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.088    
                         arrival time                         -19.616    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id/inst_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        13.405ns  (logic 4.598ns (34.300%)  route 8.807ns (65.700%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.082ns = ( 26.082 - 20.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         0.986    13.344    mem_bridge/instruction_memory
    SLICE_X35Y139        LUT3 (Prop_lut3_I1_O)        0.120    13.464 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         1.930    15.395    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X42Y128        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.327    15.722 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.722    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    15.963 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.963    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X42Y128        MUXF8 (Prop_muxf8_I0_O)      0.098    16.061 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.790    16.851    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X39Y128        LUT3 (Prop_lut3_I0_O)        0.345    17.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=3, routed)           1.227    18.423    pdu/info_sender/spo[7]
    SLICE_X32Y143        LUT2 (Prop_lut2_I0_O)        0.326    18.749 r  pdu/info_sender/inst_out[7]_i_1/O
                         net (fo=2, routed)           0.894    19.644    cpu/if_id/D[7]
    SLICE_X27Y152        FDCE                                         r  cpu/if_id/inst_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.682    26.082    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X27Y152        FDCE                                         r  cpu/if_id/inst_out_reg[7]/C
                         clock pessimism              0.240    26.322    
                         clock uncertainty           -0.067    26.255    
    SLICE_X27Y152        FDCE (Setup_fdce_C_D)       -0.043    26.212    cpu/if_id/inst_out_reg[7]
  -------------------------------------------------------------------
                         required time                         26.212    
                         arrival time                         -19.644    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.586ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        13.051ns  (logic 4.939ns (37.843%)  route 8.112ns (62.157%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         0.986    13.344    mem_bridge/instruction_memory
    SLICE_X35Y139        LUT3 (Prop_lut3_I1_O)        0.120    13.464 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         1.713    15.177    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/A0
    SLICE_X42Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.677    15.854 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.854    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/OA
    SLICE_X42Y129        MUXF7 (Prop_muxf7_I1_O)      0.214    16.068 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/F7.A/O
                         net (fo=1, routed)           0.000    16.068    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/O1
    SLICE_X42Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    16.156 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/F8/O
                         net (fo=1, routed)           0.812    16.969    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1_n_0
    SLICE_X43Y131        LUT3 (Prop_lut3_I0_O)        0.347    17.316 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=3, routed)           1.004    18.319    pdu/info_sender/spo[1]
    SLICE_X37Y140        LUT2 (Prop_lut2_I1_O)        0.352    18.671 r  pdu/info_sender/pdu_imem_rdata_r[1]_i_1/O
                         net (fo=1, routed)           0.618    19.289    mem_bridge/pdu_imem_rdata_r_reg[31]_1[1]
    SLICE_X36Y144        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.503    25.903    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X36Y144        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[1]/C
                         clock pessimism              0.328    26.231    
                         clock uncertainty           -0.067    26.164    
    SLICE_X36Y144        FDRE (Setup_fdre_C_D)       -0.289    25.875    mem_bridge/pdu_imem_rdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         25.875    
                         arrival time                         -19.289    
  -------------------------------------------------------------------
                         slack                                  6.586    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id/inst_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        13.244ns  (logic 4.604ns (34.762%)  route 8.640ns (65.238%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 25.905 - 20.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         0.979    13.337    mem_bridge/instruction_memory
    SLICE_X35Y139        LUT3 (Prop_lut3_I1_O)        0.119    13.456 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.920    15.375    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/A1
    SLICE_X30Y125        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    15.707 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/OD
    SLICE_X30Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.948 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    15.948    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/O0
    SLICE_X30Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    16.046 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/F8/O
                         net (fo=1, routed)           0.956    17.002    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9_n_0
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.347    17.349 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           1.007    18.356    pdu/info_sender/spo[9]
    SLICE_X31Y144        LUT2 (Prop_lut2_I0_O)        0.326    18.682 r  pdu/info_sender/inst_out[9]_i_1/O
                         net (fo=2, routed)           0.801    19.483    cpu/if_id/D[9]
    SLICE_X31Y147        FDCE                                         r  cpu/if_id/inst_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.505    25.905    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X31Y147        FDCE                                         r  cpu/if_id/inst_out_reg[9]/C
                         clock pessimism              0.311    26.216    
                         clock uncertainty           -0.067    26.149    
    SLICE_X31Y147        FDCE (Setup_fdce_C_D)       -0.061    26.088    cpu/if_id/inst_out_reg[9]
  -------------------------------------------------------------------
                         required time                         26.088    
                         arrival time                         -19.483    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/commit_inst_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        13.233ns  (logic 4.604ns (34.791%)  route 8.629ns (65.209%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 25.904 - 20.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         0.979    13.337    mem_bridge/instruction_memory
    SLICE_X35Y139        LUT3 (Prop_lut3_I1_O)        0.119    13.456 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         2.003    15.458    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X46Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    15.790 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.790    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OD
    SLICE_X46Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    16.031 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    16.031    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O0
    SLICE_X46Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    16.129 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           1.016    17.145    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X45Y133        LUT3 (Prop_lut3_I2_O)        0.347    17.492 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=3, routed)           0.973    18.465    pdu/info_sender/spo[3]
    SLICE_X36Y141        LUT2 (Prop_lut2_I0_O)        0.326    18.791 r  pdu/info_sender/inst_out[3]_i_1/O
                         net (fo=2, routed)           0.681    19.471    cpu/D[3]
    SLICE_X31Y146        FDRE                                         r  cpu/commit_inst_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.504    25.904    cpu/CLK_25MHZ_BUFG
    SLICE_X31Y146        FDRE                                         r  cpu/commit_inst_reg_reg[3]/C
                         clock pessimism              0.311    26.215    
                         clock uncertainty           -0.067    26.148    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)       -0.061    26.087    cpu/commit_inst_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.087    
                         arrival time                         -19.471    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/commit_inst_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        13.182ns  (logic 4.738ns (35.939%)  route 8.445ns (64.061%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 25.905 - 20.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         0.979    13.337    mem_bridge/instruction_memory
    SLICE_X35Y139        LUT3 (Prop_lut3_I1_O)        0.119    13.456 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.800    15.256    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/A1
    SLICE_X50Y134        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.505    15.761 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.761    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/OA
    SLICE_X50Y134        MUXF7 (Prop_muxf7_I1_O)      0.214    15.975 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/F7.A/O
                         net (fo=1, routed)           0.000    15.975    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/O1
    SLICE_X50Y134        MUXF8 (Prop_muxf8_I1_O)      0.088    16.063 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.829    16.891    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19_n_0
    SLICE_X43Y134        LUT3 (Prop_lut3_I0_O)        0.345    17.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=3, routed)           1.081    18.318    pdu/info_sender/spo[19]
    SLICE_X36Y144        LUT2 (Prop_lut2_I0_O)        0.326    18.644 r  pdu/info_sender/inst_out[19]_i_1/O
                         net (fo=2, routed)           0.777    19.421    cpu/D[19]
    SLICE_X29Y146        FDRE                                         r  cpu/commit_inst_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.505    25.905    cpu/CLK_25MHZ_BUFG
    SLICE_X29Y146        FDRE                                         r  cpu/commit_inst_reg_reg[19]/C
                         clock pessimism              0.311    26.216    
                         clock uncertainty           -0.067    26.149    
    SLICE_X29Y146        FDRE (Setup_fdre_C_D)       -0.081    26.068    cpu/commit_inst_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         26.068    
                         arrival time                         -19.421    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id/inst_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 4.760ns (36.213%)  route 8.385ns (63.787%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 25.905 - 20.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         0.986    13.344    mem_bridge/instruction_memory
    SLICE_X35Y139        LUT3 (Prop_lut3_I1_O)        0.120    13.464 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         1.704    15.169    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/A0
    SLICE_X34Y127        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.524    15.693 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.693    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/OA
    SLICE_X34Y127        MUXF7 (Prop_muxf7_I1_O)      0.214    15.907 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F7.A/O
                         net (fo=1, routed)           0.000    15.907    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/O1
    SLICE_X34Y127        MUXF8 (Prop_muxf8_I1_O)      0.088    15.995 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/F8/O
                         net (fo=1, routed)           0.967    16.962    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11_n_0
    SLICE_X33Y129        LUT3 (Prop_lut3_I2_O)        0.347    17.309 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=3, routed)           1.028    18.337    pdu/info_sender/spo[11]
    SLICE_X32Y143        LUT2 (Prop_lut2_I0_O)        0.326    18.663 r  pdu/info_sender/inst_out[11]_i_1/O
                         net (fo=2, routed)           0.721    19.384    cpu/if_id/D[11]
    SLICE_X31Y147        FDCE                                         r  cpu/if_id/inst_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.505    25.905    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X31Y147        FDCE                                         r  cpu/if_id/inst_out_reg[11]/C
                         clock pessimism              0.311    26.216    
                         clock uncertainty           -0.067    26.149    
    SLICE_X31Y147        FDCE (Setup_fdce_C_D)       -0.067    26.082    cpu/if_id/inst_out_reg[11]
  -------------------------------------------------------------------
                         required time                         26.082    
                         arrival time                         -19.384    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        12.963ns  (logic 4.598ns (35.470%)  route 8.365ns (64.530%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         0.979    13.337    mem_bridge/instruction_memory
    SLICE_X35Y139        LUT3 (Prop_lut3_I1_O)        0.119    13.456 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.920    15.375    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/A1
    SLICE_X30Y125        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    15.707 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/OD
    SLICE_X30Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.948 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    15.948    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/O0
    SLICE_X30Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    16.046 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/F8/O
                         net (fo=1, routed)           0.956    17.002    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9_n_0
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.347    17.349 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           1.007    18.356    pdu/info_sender/spo[9]
    SLICE_X31Y144        LUT2 (Prop_lut2_I1_O)        0.320    18.676 r  pdu/info_sender/pdu_imem_rdata_r[9]_i_1/O
                         net (fo=1, routed)           0.526    19.201    mem_bridge/pdu_imem_rdata_r_reg[31]_1[9]
    SLICE_X36Y144        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.503    25.903    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X36Y144        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[9]/C
                         clock pessimism              0.328    26.231    
                         clock uncertainty           -0.067    26.164    
    SLICE_X36Y144        FDRE (Setup_fdre_C_D)       -0.263    25.901    mem_bridge/pdu_imem_rdata_r_reg[9]
  -------------------------------------------------------------------
                         required time                         25.901    
                         arrival time                         -19.201    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/commit_inst_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        13.152ns  (logic 4.598ns (34.960%)  route 8.554ns (65.040%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 25.905 - 20.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         0.986    13.344    mem_bridge/instruction_memory
    SLICE_X35Y139        LUT3 (Prop_lut3_I1_O)        0.120    13.464 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         1.930    15.395    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X42Y128        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.327    15.722 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.722    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I0_O)      0.241    15.963 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.963    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X42Y128        MUXF8 (Prop_muxf8_I0_O)      0.098    16.061 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.790    16.851    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X39Y128        LUT3 (Prop_lut3_I0_O)        0.345    17.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=3, routed)           1.227    18.423    pdu/info_sender/spo[7]
    SLICE_X32Y143        LUT2 (Prop_lut2_I0_O)        0.326    18.749 r  pdu/info_sender/inst_out[7]_i_1/O
                         net (fo=2, routed)           0.641    19.391    cpu/D[7]
    SLICE_X29Y146        FDRE                                         r  cpu/commit_inst_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.505    25.905    cpu/CLK_25MHZ_BUFG
    SLICE_X29Y146        FDRE                                         r  cpu/commit_inst_reg_reg[7]/C
                         clock pessimism              0.311    26.216    
                         clock uncertainty           -0.067    26.149    
    SLICE_X29Y146        FDRE (Setup_fdre_C_D)       -0.043    26.106    cpu/commit_inst_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         26.106    
                         arrival time                         -19.391    
  -------------------------------------------------------------------
                         slack                                  6.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/if_id/inst_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex/imm_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.226ns (47.805%)  route 0.247ns (52.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.567     1.846    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X28Y149        FDCE                                         r  cpu/if_id/inst_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDCE (Prop_fdce_C_Q)         0.128     1.974 r  cpu/if_id/inst_out_reg[8]/Q
                         net (fo=2, routed)           0.247     2.221    cpu/if_id/inst_out_reg[24]_0[1]
    SLICE_X27Y152        LUT5 (Prop_lut5_I0_O)        0.098     2.319 r  cpu/if_id/imm_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.319    cpu/id_ex/imm_id[1]
    SLICE_X27Y152        FDCE                                         r  cpu/id_ex/imm_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.926     2.486    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X27Y152        FDCE                                         r  cpu/id_ex/imm_out_reg[1]/C
                         clock pessimism             -0.285     2.201    
    SLICE_X27Y152        FDCE (Hold_fdce_C_D)         0.091     2.292    cpu/id_ex/imm_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mmio/cpu_uart_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/local_cpu_uart_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.098%)  route 0.229ns (61.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.557     1.836    mmio/CLK_25MHZ_BUFG
    SLICE_X52Y142        FDRE                                         r  mmio/cpu_uart_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y142        FDRE (Prop_fdre_C_Q)         0.141     1.977 r  mmio/cpu_uart_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.229     2.207    pdu/local_cpu_uart_data_reg[7]_0[1]
    SLICE_X49Y141        FDRE                                         r  pdu/local_cpu_uart_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.830     2.390    pdu/CLK_25MHZ_BUFG
    SLICE_X49Y141        FDRE                                         r  pdu/local_cpu_uart_data_reg[1]/C
                         clock pessimism             -0.285     2.104    
    SLICE_X49Y141        FDRE (Hold_fdre_C_D)         0.070     2.174    pdu/local_cpu_uart_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pdu/info_sender/buffer_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/info_sender/buffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.832%)  route 0.211ns (53.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.555     1.834    pdu/info_sender/CLK_25MHZ_BUFG
    SLICE_X52Y137        FDRE                                         r  pdu/info_sender/buffer_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDRE (Prop_fdre_C_Q)         0.141     1.975 r  pdu/info_sender/buffer_reg[1][1]/Q
                         net (fo=1, routed)           0.211     2.187    pdu/info_sender/buffer_reg[1]_30[1]
    SLICE_X49Y138        LUT5 (Prop_lut5_I3_O)        0.045     2.232 r  pdu/info_sender/buffer[0][1]_i_1/O
                         net (fo=1, routed)           0.000     2.232    pdu/info_sender/buffer0_in[1]
    SLICE_X49Y138        FDRE                                         r  pdu/info_sender/buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.829     2.389    pdu/info_sender/CLK_25MHZ_BUFG
    SLICE_X49Y138        FDRE                                         r  pdu/info_sender/buffer_reg[0][1]/C
                         clock pessimism             -0.285     2.103    
    SLICE_X49Y138        FDRE (Hold_fdre_C_D)         0.091     2.194    pdu/info_sender/buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu/mem_wb/pc_add4_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.079%)  route 0.326ns (60.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.566     1.845    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X30Y149        FDRE                                         r  cpu/mem_wb/pc_add4_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y149        FDRE (Prop_fdre_C_Q)         0.164     2.009 r  cpu/mem_wb/pc_add4_out_reg[2]/Q
                         net (fo=1, routed)           0.135     2.145    cpu/mem_wb/pc_add4_wb[2]
    SLICE_X31Y149        LUT5 (Prop_lut5_I4_O)        0.045     2.190 r  cpu/mem_wb/reg_file_reg_r1_0_31_0_5_i_5/O
                         net (fo=5, routed)           0.191     2.380    cpu/reg_file/reg_file_reg_r3_0_31_0_5/DIB0
    SLICE_X34Y151        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.922     2.482    cpu/reg_file/reg_file_reg_r3_0_31_0_5/WCLK
    SLICE_X34Y151        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.285     2.197    
    SLICE_X34Y151        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.343    cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.560     1.839    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y120         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.242     2.222    pdu/rx_queue/fifo_queue_reg_192_255_6_7/ADDRD0
    SLICE_X8Y120         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.829     2.389    pdu/rx_queue/fifo_queue_reg_192_255_6_7/WCLK
    SLICE_X8Y120         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMA/CLK
                         clock pessimism             -0.536     1.852    
    SLICE_X8Y120         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.162    pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.560     1.839    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y120         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.242     2.222    pdu/rx_queue/fifo_queue_reg_192_255_6_7/ADDRD0
    SLICE_X8Y120         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.829     2.389    pdu/rx_queue/fifo_queue_reg_192_255_6_7/WCLK
    SLICE_X8Y120         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMB/CLK
                         clock pessimism             -0.536     1.852    
    SLICE_X8Y120         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.162    pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.560     1.839    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y120         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.242     2.222    pdu/rx_queue/fifo_queue_reg_192_255_6_7/ADDRD0
    SLICE_X8Y120         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.829     2.389    pdu/rx_queue/fifo_queue_reg_192_255_6_7/WCLK
    SLICE_X8Y120         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMC/CLK
                         clock pessimism             -0.536     1.852    
    SLICE_X8Y120         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.162    pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.560     1.839    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y120         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.242     2.222    pdu/rx_queue/fifo_queue_reg_192_255_6_7/ADDRD0
    SLICE_X8Y120         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.829     2.389    pdu/rx_queue/fifo_queue_reg_192_255_6_7/WCLK
    SLICE_X8Y120         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMD/CLK
                         clock pessimism             -0.536     1.852    
    SLICE_X8Y120         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.162    pdu/rx_queue/fifo_queue_reg_192_255_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cpu/mem_wb/rf_wa_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.877%)  route 0.160ns (53.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.649     1.929    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X28Y152        FDCE                                         r  cpu/mem_wb/rf_wa_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y152        FDCE (Prop_fdce_C_Q)         0.141     2.070 r  cpu/mem_wb/rf_wa_out_reg[4]/Q
                         net (fo=141, routed)         0.160     2.230    cpu/reg_file/reg_file_reg_r2_0_31_6_11/ADDRD4
    SLICE_X30Y151        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.923     2.483    cpu/reg_file/reg_file_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y151        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.518     1.965    
    SLICE_X30Y151        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.165    cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cpu/mem_wb/rf_wa_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.877%)  route 0.160ns (53.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.649     1.929    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X28Y152        FDCE                                         r  cpu/mem_wb/rf_wa_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y152        FDCE (Prop_fdce_C_Q)         0.141     2.070 r  cpu/mem_wb/rf_wa_out_reg[4]/Q
                         net (fo=141, routed)         0.160     2.230    cpu/reg_file/reg_file_reg_r2_0_31_6_11/ADDRD4
    SLICE_X30Y151        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.923     2.483    cpu/reg_file/reg_file_reg_r2_0_31_6_11/WCLK
    SLICE_X30Y151        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.518     1.965    
    SLICE_X30Y151        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.165    cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_25MHZ_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X39Y140   cpu/commit_halt_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y143   cpu/commit_inst_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X29Y145   cpu/commit_inst_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y146   cpu/commit_inst_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X29Y143   cpu/commit_inst_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X29Y141   cpu/commit_inst_reg_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y145   cpu/commit_inst_reg_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y146   cpu/commit_inst_reg_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  n_clk_fbout
  To Clock:  n_clk_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         n_clk_fbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.704ns  (logic 5.169ns (44.165%)  route 6.535ns (55.835%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           2.686     4.176    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X49Y155        LUT6 (Prop_lut6_I0_O)        0.124     4.300 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.848     8.149    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.704 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.704    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.187ns  (logic 1.558ns (37.218%)  route 2.629ns (62.782%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           1.235     1.493    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X49Y155        LUT6 (Prop_lut6_I0_O)        0.045     1.538 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.393     2.931    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.187 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.187    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.299ns  (logic 4.649ns (28.523%)  route 11.650ns (71.477%))
  Logic Levels:           19  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         1.224    13.582    mem_bridge/instruction_memory
    SLICE_X31Y138        LUT3 (Prop_lut3_I1_O)        0.124    13.706 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         2.454    16.160    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A3
    SLICE_X46Y146        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.284 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.284    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X46Y146        MUXF7 (Prop_muxf7_I0_O)      0.241    16.525 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.525    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X46Y146        MUXF8 (Prop_muxf8_I0_O)      0.098    16.623 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           0.999    17.622    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X45Y146        LUT3 (Prop_lut3_I0_O)        0.347    17.969 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.974    18.942    cpu/ex_mem/spo[31]
    SLICE_X50Y149        LUT6 (Prop_lut6_I2_O)        0.326    19.268 r  cpu/ex_mem/wd_out_reg[31]_i_4/O
                         net (fo=4, routed)           1.003    20.271    cpu/ex_mem/dmem_cpu_rdata[31]
    SLICE_X45Y148        LUT6 (Prop_lut6_I1_O)        0.124    20.395 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=17, routed)          1.354    21.749    cpu/ex_mem/sl_unit/data0[31]
    SLICE_X43Y149        LUT6 (Prop_lut6_I2_O)        0.124    21.873 r  cpu/ex_mem/rd_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.665    22.537    cpu/sl_unit/D[27]
    SLICE_X43Y153        LDCE                                         r  cpu/sl_unit/rd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/tx_queue/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.091ns  (logic 5.172ns (32.144%)  route 10.919ns (67.856%))
  Logic Levels:           8  (LUT6=4 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.800     6.433    pdu/tx_queue/CLK_25MHZ_BUFG
    SLICE_X48Y158        FDRE                                         r  pdu/tx_queue/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y158        FDRE (Prop_fdre_C_Q)         0.456     6.889 r  pdu/tx_queue/head_reg[0]/Q
                         net (fo=155, routed)         3.707    10.596    pdu/tx_queue/fifo_queue_reg_384_447_6_7/ADDRA0
    SLICE_X42Y162        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.720 r  pdu/tx_queue/fifo_queue_reg_384_447_6_7/RAMA/O
                         net (fo=1, routed)           1.090    11.810    pdu/tx_queue/fifo_queue_reg_384_447_6_7_n_2
    SLICE_X39Y160        LUT6 (Prop_lut6_I1_O)        0.124    11.934 r  pdu/tx_queue/uart_txd_OBUF[0]_inst_i_61/O
                         net (fo=1, routed)           0.000    11.934    pdu/tx_queue/uart_txd_OBUF[0]_inst_i_61_n_2
    SLICE_X39Y160        MUXF7 (Prop_muxf7_I1_O)      0.245    12.179 r  pdu/tx_queue/uart_txd_OBUF[0]_inst_i_54/O
                         net (fo=1, routed)           0.000    12.179    pdu/tx_queue/uart_txd_OBUF[0]_inst_i_54_n_2
    SLICE_X39Y160        MUXF8 (Prop_muxf8_I0_O)      0.104    12.283 r  pdu/tx_queue/uart_txd_OBUF[0]_inst_i_27/O
                         net (fo=1, routed)           1.028    13.311    pdu/uart_tx/tx_queue_head[6]
    SLICE_X48Y155        LUT6 (Prop_lut6_I5_O)        0.316    13.627 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_13/O
                         net (fo=1, routed)           0.670    14.297    pdu/uart_tx/uart_txd_OBUF[0]_inst_i_13_n_2
    SLICE_X48Y155        LUT6 (Prop_lut6_I5_O)        0.124    14.421 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.575    14.996    pdu/uart_tx/uart_txd_OBUF[0]_inst_i_5_n_2
    SLICE_X49Y155        LUT6 (Prop_lut6_I5_O)        0.124    15.120 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.848    18.969    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    22.524 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.524    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.229ns  (logic 4.649ns (28.647%)  route 11.580ns (71.353%))
  Logic Levels:           19  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         1.224    13.582    mem_bridge/instruction_memory
    SLICE_X31Y138        LUT3 (Prop_lut3_I1_O)        0.124    13.706 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         2.454    16.160    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A3
    SLICE_X46Y146        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.284 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.284    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X46Y146        MUXF7 (Prop_muxf7_I0_O)      0.241    16.525 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.525    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X46Y146        MUXF8 (Prop_muxf8_I0_O)      0.098    16.623 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           0.999    17.622    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X45Y146        LUT3 (Prop_lut3_I0_O)        0.347    17.969 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.974    18.942    cpu/ex_mem/spo[31]
    SLICE_X50Y149        LUT6 (Prop_lut6_I2_O)        0.326    19.268 r  cpu/ex_mem/wd_out_reg[31]_i_4/O
                         net (fo=4, routed)           1.003    20.271    cpu/ex_mem/dmem_cpu_rdata[31]
    SLICE_X45Y148        LUT6 (Prop_lut6_I1_O)        0.124    20.395 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=17, routed)          1.182    21.578    cpu/ex_mem/sl_unit/data0[31]
    SLICE_X43Y150        LUT6 (Prop_lut6_I2_O)        0.124    21.702 r  cpu/ex_mem/rd_out_reg[29]_i_1/O
                         net (fo=1, routed)           0.765    22.467    cpu/sl_unit/D[29]
    SLICE_X43Y150        LDCE                                         r  cpu/sl_unit/rd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.126ns  (logic 4.649ns (28.829%)  route 11.477ns (71.171%))
  Logic Levels:           19  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         1.224    13.582    mem_bridge/instruction_memory
    SLICE_X31Y138        LUT3 (Prop_lut3_I1_O)        0.124    13.706 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         2.454    16.160    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A3
    SLICE_X46Y146        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.284 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.284    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X46Y146        MUXF7 (Prop_muxf7_I0_O)      0.241    16.525 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.525    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X46Y146        MUXF8 (Prop_muxf8_I0_O)      0.098    16.623 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           0.999    17.622    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X45Y146        LUT3 (Prop_lut3_I0_O)        0.347    17.969 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.974    18.942    cpu/ex_mem/spo[31]
    SLICE_X50Y149        LUT6 (Prop_lut6_I2_O)        0.326    19.268 r  cpu/ex_mem/wd_out_reg[31]_i_4/O
                         net (fo=4, routed)           1.003    20.271    cpu/ex_mem/dmem_cpu_rdata[31]
    SLICE_X45Y148        LUT6 (Prop_lut6_I1_O)        0.124    20.395 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=17, routed)          1.180    21.576    cpu/ex_mem/sl_unit/data0[31]
    SLICE_X43Y150        LUT6 (Prop_lut6_I2_O)        0.124    21.700 r  cpu/ex_mem/rd_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.665    22.364    cpu/sl_unit/D[19]
    SLICE_X43Y154        LDCE                                         r  cpu/sl_unit/rd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.119ns  (logic 4.649ns (28.842%)  route 11.470ns (71.158%))
  Logic Levels:           19  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         1.224    13.582    mem_bridge/instruction_memory
    SLICE_X31Y138        LUT3 (Prop_lut3_I1_O)        0.124    13.706 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         2.454    16.160    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A3
    SLICE_X46Y146        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.284 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.284    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X46Y146        MUXF7 (Prop_muxf7_I0_O)      0.241    16.525 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.525    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X46Y146        MUXF8 (Prop_muxf8_I0_O)      0.098    16.623 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           0.999    17.622    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X45Y146        LUT3 (Prop_lut3_I0_O)        0.347    17.969 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.974    18.942    cpu/ex_mem/spo[31]
    SLICE_X50Y149        LUT6 (Prop_lut6_I2_O)        0.326    19.268 r  cpu/ex_mem/wd_out_reg[31]_i_4/O
                         net (fo=4, routed)           1.003    20.271    cpu/ex_mem/dmem_cpu_rdata[31]
    SLICE_X45Y148        LUT6 (Prop_lut6_I1_O)        0.124    20.395 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=17, routed)          1.180    21.576    cpu/ex_mem/sl_unit/data0[31]
    SLICE_X43Y150        LUT6 (Prop_lut6_I2_O)        0.124    21.700 r  cpu/ex_mem/rd_out_reg[25]_i_1/O
                         net (fo=1, routed)           0.658    22.357    cpu/sl_unit/D[25]
    SLICE_X41Y155        LDCE                                         r  cpu/sl_unit/rd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.068ns  (logic 4.649ns (28.933%)  route 11.419ns (71.067%))
  Logic Levels:           19  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         1.224    13.582    mem_bridge/instruction_memory
    SLICE_X31Y138        LUT3 (Prop_lut3_I1_O)        0.124    13.706 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         2.454    16.160    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A3
    SLICE_X46Y146        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.284 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.284    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X46Y146        MUXF7 (Prop_muxf7_I0_O)      0.241    16.525 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.525    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X46Y146        MUXF8 (Prop_muxf8_I0_O)      0.098    16.623 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           0.999    17.622    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X45Y146        LUT3 (Prop_lut3_I0_O)        0.347    17.969 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.974    18.942    cpu/ex_mem/spo[31]
    SLICE_X50Y149        LUT6 (Prop_lut6_I2_O)        0.326    19.268 r  cpu/ex_mem/wd_out_reg[31]_i_4/O
                         net (fo=4, routed)           1.003    20.271    cpu/ex_mem/dmem_cpu_rdata[31]
    SLICE_X45Y148        LUT6 (Prop_lut6_I1_O)        0.124    20.395 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=17, routed)          1.179    21.575    cpu/ex_mem/sl_unit/data0[31]
    SLICE_X43Y150        LUT6 (Prop_lut6_I2_O)        0.124    21.699 r  cpu/ex_mem/rd_out_reg[24]_i_1/O
                         net (fo=1, routed)           0.608    22.306    cpu/sl_unit/D[24]
    SLICE_X43Y150        LDCE                                         r  cpu/sl_unit/rd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.986ns  (logic 4.649ns (29.081%)  route 11.337ns (70.919%))
  Logic Levels:           19  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         1.224    13.582    mem_bridge/instruction_memory
    SLICE_X31Y138        LUT3 (Prop_lut3_I1_O)        0.124    13.706 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         2.454    16.160    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A3
    SLICE_X46Y146        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.284 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.284    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X46Y146        MUXF7 (Prop_muxf7_I0_O)      0.241    16.525 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.525    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X46Y146        MUXF8 (Prop_muxf8_I0_O)      0.098    16.623 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           0.999    17.622    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X45Y146        LUT3 (Prop_lut3_I0_O)        0.347    17.969 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.974    18.942    cpu/ex_mem/spo[31]
    SLICE_X50Y149        LUT6 (Prop_lut6_I2_O)        0.326    19.268 r  cpu/ex_mem/wd_out_reg[31]_i_4/O
                         net (fo=4, routed)           0.609    19.878    cpu/ex_mem/dmem_cpu_rdata[31]
    SLICE_X48Y148        LUT5 (Prop_lut5_I0_O)        0.124    20.002 r  cpu/ex_mem/rd_out_reg[31]_i_7/O
                         net (fo=17, routed)          1.719    21.721    cpu/ex_mem/rd_out_reg[31]_i_7_n_2
    SLICE_X40Y148        LUT6 (Prop_lut6_I5_O)        0.124    21.845 r  cpu/ex_mem/rd_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.379    22.224    cpu/sl_unit/D[31]
    SLICE_X40Y148        LDCE                                         r  cpu/sl_unit/rd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.907ns  (logic 4.649ns (29.226%)  route 11.258ns (70.774%))
  Logic Levels:           19  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         1.224    13.582    mem_bridge/instruction_memory
    SLICE_X31Y138        LUT3 (Prop_lut3_I1_O)        0.124    13.706 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         2.454    16.160    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A3
    SLICE_X46Y146        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.284 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.284    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X46Y146        MUXF7 (Prop_muxf7_I0_O)      0.241    16.525 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.525    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X46Y146        MUXF8 (Prop_muxf8_I0_O)      0.098    16.623 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           0.999    17.622    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X45Y146        LUT3 (Prop_lut3_I0_O)        0.347    17.969 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.974    18.942    cpu/ex_mem/spo[31]
    SLICE_X50Y149        LUT6 (Prop_lut6_I2_O)        0.326    19.268 r  cpu/ex_mem/wd_out_reg[31]_i_4/O
                         net (fo=4, routed)           1.003    20.271    cpu/ex_mem/dmem_cpu_rdata[31]
    SLICE_X45Y148        LUT6 (Prop_lut6_I1_O)        0.124    20.395 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=17, routed)          1.006    21.401    cpu/ex_mem/sl_unit/data0[31]
    SLICE_X43Y149        LUT6 (Prop_lut6_I2_O)        0.124    21.525 r  cpu/ex_mem/rd_out_reg[26]_i_1/O
                         net (fo=1, routed)           0.620    22.145    cpu/sl_unit/D[26]
    SLICE_X43Y149        LDCE                                         r  cpu/sl_unit/rd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.833ns  (logic 4.649ns (29.363%)  route 11.184ns (70.637%))
  Logic Levels:           19  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         1.224    13.582    mem_bridge/instruction_memory
    SLICE_X31Y138        LUT3 (Prop_lut3_I1_O)        0.124    13.706 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         2.454    16.160    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A3
    SLICE_X46Y146        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.284 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.284    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X46Y146        MUXF7 (Prop_muxf7_I0_O)      0.241    16.525 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.525    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X46Y146        MUXF8 (Prop_muxf8_I0_O)      0.098    16.623 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           0.999    17.622    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X45Y146        LUT3 (Prop_lut3_I0_O)        0.347    17.969 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.974    18.942    cpu/ex_mem/spo[31]
    SLICE_X50Y149        LUT6 (Prop_lut6_I2_O)        0.326    19.268 r  cpu/ex_mem/wd_out_reg[31]_i_4/O
                         net (fo=4, routed)           1.003    20.271    cpu/ex_mem/dmem_cpu_rdata[31]
    SLICE_X45Y148        LUT6 (Prop_lut6_I1_O)        0.124    20.395 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=17, routed)          1.173    21.568    cpu/ex_mem/sl_unit/data0[31]
    SLICE_X43Y149        LUT6 (Prop_lut6_I2_O)        0.124    21.692 r  cpu/ex_mem/rd_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.379    22.071    cpu/sl_unit/D[20]
    SLICE_X43Y149        LDCE                                         r  cpu/sl_unit/rd_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.767ns  (logic 4.649ns (29.485%)  route 11.118ns (70.515%))
  Logic Levels:           19  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.606     6.238    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X37Y126        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     6.657 f  pdu/bp_reg/bp_0_reg[5]/Q
                         net (fo=3, routed)           0.780     7.437    pdu/bp_reg/bp_0_31[5]
    SLICE_X36Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.736 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_81/O
                         net (fo=1, routed)           0.000     7.736    pdu/bp_reg/pdu_ctrl_cs[6]_i_81_n_2
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.268 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.268    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_64_n_2
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.382    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.496    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_43_n_2
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.610    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.724    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_32_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.058 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/O[1]
                         net (fo=2, routed)           0.795     9.853    cpu/pdu_ctrl_ns3[25]
    SLICE_X35Y133        LUT4 (Prop_lut4_I3_O)        0.303    10.156 r  cpu/pdu_ctrl_cs[6]_i_19/O
                         net (fo=1, routed)           0.000    10.156    cpu/pdu_ctrl_cs[6]_i_19_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.706 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.086    11.792    cpu/pdu/pdu_ctrl_ns2
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    11.916 r  cpu/pdu_ctrl_cs[6]_i_8/O
                         net (fo=3, routed)           0.318    12.234    pdu/info_sender/inst_out_reg[0]_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I4_O)        0.124    12.358 r  pdu/info_sender/inst_out[31]_i_2/O
                         net (fo=124, routed)         1.224    13.582    mem_bridge/instruction_memory
    SLICE_X31Y138        LUT3 (Prop_lut3_I1_O)        0.124    13.706 r  mem_bridge/data_memory_i_6/O
                         net (fo=256, routed)         2.454    16.160    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A3
    SLICE_X46Y146        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.284 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.284    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X46Y146        MUXF7 (Prop_muxf7_I0_O)      0.241    16.525 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.525    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X46Y146        MUXF8 (Prop_muxf8_I0_O)      0.098    16.623 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           0.999    17.622    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X45Y146        LUT3 (Prop_lut3_I0_O)        0.347    17.969 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           1.509    19.478    cpu/ex_mem/spo[31]
    SLICE_X49Y149        LUT6 (Prop_lut6_I1_O)        0.326    19.804 r  cpu/ex_mem/rd_out_reg[15]_i_11/O
                         net (fo=2, routed)           0.478    20.282    cpu/ex_mem/rd_out_reg[15]_i_11_n_2
    SLICE_X48Y150        LUT6 (Prop_lut6_I2_O)        0.124    20.406 r  cpu/ex_mem/rd_out_reg[14]_i_5/O
                         net (fo=7, routed)           0.769    21.175    cpu/ex_mem/rd_out_reg[14]_i_5_n_2
    SLICE_X43Y146        LUT6 (Prop_lut6_I3_O)        0.124    21.299 r  cpu/ex_mem/rd_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.707    22.005    cpu/sl_unit/D[8]
    SLICE_X41Y146        LDCE                                         r  cpu/sl_unit/rd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.029%)  route 0.236ns (55.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.562     1.841    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X40Y146        FDCE                                         r  cpu/ex_mem/rf_rd1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  cpu/ex_mem/rf_rd1_out_reg[1]/Q
                         net (fo=4, routed)           0.236     2.219    cpu/ex_mem/rf_rd1_mem[1]
    SLICE_X45Y145        LUT6 (Prop_lut6_I1_O)        0.045     2.264 r  cpu/ex_mem/wd_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.264    cpu/sl_unit/cpu_uart_valid_reg_reg[31][9]
    SLICE_X45Y145        LDCE                                         r  cpu/sl_unit/wd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.045%)  route 0.267ns (58.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.563     1.842    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X43Y147        FDCE                                         r  cpu/ex_mem/rf_rd1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  cpu/ex_mem/rf_rd1_out_reg[8]/Q
                         net (fo=3, routed)           0.267     2.251    cpu/ex_mem/rf_rd1_mem[8]
    SLICE_X45Y145        LUT6 (Prop_lut6_I3_O)        0.045     2.296 r  cpu/ex_mem/wd_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.296    cpu/sl_unit/cpu_uart_valid_reg_reg[31][8]
    SLICE_X45Y145        LDCE                                         r  cpu/sl_unit/wd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.186ns (36.220%)  route 0.328ns (63.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.563     1.842    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X41Y147        FDCE                                         r  cpu/ex_mem/rf_rd1_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  cpu/ex_mem/rf_rd1_out_reg[9]/Q
                         net (fo=3, routed)           0.151     2.135    cpu/ex_mem/rf_rd1_mem[9]
    SLICE_X43Y146        LUT5 (Prop_lut5_I4_O)        0.045     2.180 r  cpu/ex_mem/wd_out_reg[17]_i_1/O
                         net (fo=1, routed)           0.176     2.356    cpu/sl_unit/cpu_uart_valid_reg_reg[31][17]
    SLICE_X43Y146        LDCE                                         r  cpu/sl_unit/wd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.186ns (32.608%)  route 0.384ns (67.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.562     1.841    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X40Y146        FDCE                                         r  cpu/ex_mem/rf_rd1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  cpu/ex_mem/rf_rd1_out_reg[1]/Q
                         net (fo=4, routed)           0.239     2.222    cpu/ex_mem/rf_rd1_mem[1]
    SLICE_X45Y145        LUT5 (Prop_lut5_I4_O)        0.045     2.267 r  cpu/ex_mem/wd_out_reg[25]_i_1/O
                         net (fo=1, routed)           0.145     2.412    cpu/sl_unit/cpu_uart_valid_reg_reg[31][25]
    SLICE_X45Y145        LDCE                                         r  cpu/sl_unit/wd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.186ns (32.203%)  route 0.392ns (67.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.563     1.842    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X39Y148        FDCE                                         r  cpu/ex_mem/rf_rd1_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  cpu/ex_mem/rf_rd1_out_reg[12]/Q
                         net (fo=3, routed)           0.278     2.262    cpu/ex_mem/rf_rd1_mem[12]
    SLICE_X41Y148        LUT5 (Prop_lut5_I4_O)        0.045     2.307 r  cpu/ex_mem/wd_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.113     2.420    cpu/sl_unit/cpu_uart_valid_reg_reg[31][20]
    SLICE_X41Y148        LDCE                                         r  cpu/sl_unit/wd_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.186ns (32.158%)  route 0.392ns (67.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.563     1.842    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X41Y149        FDCE                                         r  cpu/ex_mem/rf_rd1_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y149        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  cpu/ex_mem/rf_rd1_out_reg[14]/Q
                         net (fo=3, routed)           0.220     2.204    cpu/ex_mem/rf_rd1_mem[14]
    SLICE_X47Y148        LUT6 (Prop_lut6_I3_O)        0.045     2.249 r  cpu/ex_mem/wd_out_reg[14]_i_1/O
                         net (fo=1, routed)           0.172     2.421    cpu/sl_unit/cpu_uart_valid_reg_reg[31][14]
    SLICE_X47Y148        LDCE                                         r  cpu/sl_unit/wd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.186ns (31.766%)  route 0.400ns (68.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.563     1.842    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X43Y147        FDCE                                         r  cpu/ex_mem/rf_rd1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  cpu/ex_mem/rf_rd1_out_reg[8]/Q
                         net (fo=3, routed)           0.286     2.270    cpu/ex_mem/rf_rd1_mem[8]
    SLICE_X43Y146        LUT5 (Prop_lut5_I4_O)        0.045     2.315 r  cpu/ex_mem/wd_out_reg[16]_i_1/O
                         net (fo=1, routed)           0.113     2.428    cpu/sl_unit/cpu_uart_valid_reg_reg[31][16]
    SLICE_X43Y146        LDCE                                         r  cpu/sl_unit/wd_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.186ns (31.595%)  route 0.403ns (68.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.562     1.841    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X40Y146        FDCE                                         r  cpu/ex_mem/rf_rd1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  cpu/ex_mem/rf_rd1_out_reg[1]/Q
                         net (fo=4, routed)           0.289     2.272    cpu/ex_mem/rf_rd1_mem[1]
    SLICE_X45Y144        LUT4 (Prop_lut4_I2_O)        0.045     2.317 r  cpu/ex_mem/wd_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     2.430    cpu/sl_unit/cpu_uart_valid_reg_reg[31][1]
    SLICE_X45Y144        LDCE                                         r  cpu/sl_unit/wd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.186ns (30.423%)  route 0.425ns (69.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.563     1.842    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X39Y148        FDCE                                         r  cpu/ex_mem/rf_rd1_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  cpu/ex_mem/rf_rd1_out_reg[12]/Q
                         net (fo=3, routed)           0.314     2.298    cpu/ex_mem/rf_rd1_mem[12]
    SLICE_X47Y147        LUT6 (Prop_lut6_I3_O)        0.045     2.343 r  cpu/ex_mem/wd_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.111     2.454    cpu/sl_unit/cpu_uart_valid_reg_reg[31][12]
    SLICE_X47Y146        LDCE                                         r  cpu/sl_unit/wd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.227ns (36.745%)  route 0.391ns (63.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.563     1.842    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X39Y148        FDCE                                         r  cpu/ex_mem/rf_rd1_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDCE (Prop_fdce_C_Q)         0.128     1.970 r  cpu/ex_mem/rf_rd1_out_reg[6]/Q
                         net (fo=4, routed)           0.391     2.361    cpu/ex_mem/rf_rd1_mem[6]
    SLICE_X47Y144        LUT4 (Prop_lut4_I2_O)        0.099     2.460 r  cpu/ex_mem/wd_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.460    cpu/sl_unit/cpu_uart_valid_reg_reg[31][6]
    SLICE_X47Y144        LDCE                                         r  cpu/sl_unit/wd_out_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  n_clk_fbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk[0] (IN)
                         net (fo=0)                   0.000     5.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     7.735    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.823 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.837    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.745    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50

Max Delay          2438 Endpoints
Min Delay          2438 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/id_ex/pc_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.162ns  (logic 1.595ns (12.118%)  route 11.567ns (87.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF[0]_inst/O
                         net (fo=1249, routed)        9.114    10.585    cpu/mem_wb/rst_IBUF[0]
    SLICE_X32Y157        LUT1 (Prop_lut1_I0_O)        0.124    10.709 r  cpu/mem_wb/pc_out[31]_i_1/O
                         net (fo=128, routed)         2.453    13.162    cpu/id_ex/pc_out_reg[0]_1
    SLICE_X31Y154        FDRE                                         r  cpu/id_ex/pc_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.679     6.079    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X31Y154        FDRE                                         r  cpu/id_ex/pc_out_reg[17]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/if_id/pc_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.162ns  (logic 1.595ns (12.118%)  route 11.567ns (87.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF[0]_inst/O
                         net (fo=1249, routed)        9.114    10.585    cpu/mem_wb/rst_IBUF[0]
    SLICE_X32Y157        LUT1 (Prop_lut1_I0_O)        0.124    10.709 r  cpu/mem_wb/pc_out[31]_i_1/O
                         net (fo=128, routed)         2.453    13.162    cpu/if_id/pc_out_reg[31]_0
    SLICE_X31Y154        FDRE                                         r  cpu/if_id/pc_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.679     6.079    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X31Y154        FDRE                                         r  cpu/if_id/pc_out_reg[17]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            mmio/cpu_led_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.062ns  (logic 1.471ns (11.262%)  route 11.591ns (88.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1249, routed)       11.591    13.062    mmio/rst_IBUF[0]
    SLICE_X53Y147        FDRE                                         r  mmio/cpu_led_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.489     5.889    mmio/CLK_25MHZ_BUFG
    SLICE_X53Y147        FDRE                                         r  mmio/cpu_led_reg_reg[28]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            mmio/cpu_uart_data_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.928ns  (logic 1.471ns (11.379%)  route 11.457ns (88.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1249, routed)       11.457    12.928    mmio/rst_IBUF[0]
    SLICE_X52Y146        FDRE                                         r  mmio/cpu_uart_data_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.488     5.888    mmio/CLK_25MHZ_BUFG
    SLICE_X52Y146        FDRE                                         r  mmio/cpu_uart_data_reg_reg[28]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            mmio/cpu_uart_data_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.928ns  (logic 1.471ns (11.379%)  route 11.457ns (88.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1249, routed)       11.457    12.928    mmio/rst_IBUF[0]
    SLICE_X52Y146        FDRE                                         r  mmio/cpu_uart_data_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.488     5.888    mmio/CLK_25MHZ_BUFG
    SLICE_X52Y146        FDRE                                         r  mmio/cpu_uart_data_reg_reg[29]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            mmio/pdu_uart_ready_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.923ns  (logic 1.471ns (11.383%)  route 11.452ns (88.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1249, routed)       11.452    12.923    mmio/rst_IBUF[0]
    SLICE_X53Y146        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.488     5.888    mmio/CLK_25MHZ_BUFG
    SLICE_X53Y146        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[13]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            mmio/pdu_uart_ready_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.923ns  (logic 1.471ns (11.383%)  route 11.452ns (88.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1249, routed)       11.452    12.923    mmio/rst_IBUF[0]
    SLICE_X53Y146        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.488     5.888    mmio/CLK_25MHZ_BUFG
    SLICE_X53Y146        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[28]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            mmio/pdu_uart_ready_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.905ns  (logic 1.471ns (11.398%)  route 11.434ns (88.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1249, routed)       11.434    12.905    mmio/rst_IBUF[0]
    SLICE_X57Y144        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.489     5.889    mmio/CLK_25MHZ_BUFG
    SLICE_X57Y144        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[10]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            mmio/pdu_uart_ready_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.905ns  (logic 1.471ns (11.398%)  route 11.434ns (88.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1249, routed)       11.434    12.905    mmio/rst_IBUF[0]
    SLICE_X57Y144        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.489     5.889    mmio/CLK_25MHZ_BUFG
    SLICE_X57Y144        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[11]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            mmio/pdu_uart_ready_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.905ns  (logic 1.471ns (11.398%)  route 11.434ns (88.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1249, routed)       11.434    12.905    mmio/rst_IBUF[0]
    SLICE_X56Y144        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        1.489     5.889    mmio/CLK_25MHZ_BUFG
    SLICE_X56Y144        FDRE                                         r  mmio/pdu_uart_ready_reg_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/sl_unit/rd_out_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            cpu/mem_wb/dmem_rd_out_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.158ns (57.440%)  route 0.117ns (42.560%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y153        LDCE                         0.000     0.000 r  cpu/sl_unit/rd_out_reg[27]/G
    SLICE_X43Y153        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/rd_out_reg[27]/Q
                         net (fo=1, routed)           0.117     0.275    cpu/mem_wb/Q[27]
    SLICE_X40Y154        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.920     2.480    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X40Y154        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[27]/C

Slack:                    inf
  Source:                 cpu/sl_unit/rd_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cpu/mem_wb/dmem_rd_out_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.158ns (57.232%)  route 0.118ns (42.768%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y147        LDCE                         0.000     0.000 r  cpu/sl_unit/rd_out_reg[3]/G
    SLICE_X48Y147        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/rd_out_reg[3]/Q
                         net (fo=1, routed)           0.118     0.276    cpu/mem_wb/Q[3]
    SLICE_X48Y149        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.832     2.392    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X48Y149        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[3]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_uart_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.158ns (53.788%)  route 0.136ns (46.212%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y144        LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[3]/G
    SLICE_X48Y144        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[3]/Q
                         net (fo=6, routed)           0.136     0.294    mmio/D[3]
    SLICE_X48Y142        FDRE                                         r  mmio/cpu_uart_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.830     2.390    mmio/CLK_25MHZ_BUFG
    SLICE_X48Y142        FDRE                                         r  mmio/cpu_uart_data_reg_reg[3]/C

Slack:                    inf
  Source:                 cpu/sl_unit/rd_out_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            cpu/mem_wb/dmem_rd_out_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.786%)  route 0.153ns (49.214%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        LDCE                         0.000     0.000 r  cpu/sl_unit/rd_out_reg[28]/G
    SLICE_X41Y153        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/rd_out_reg[28]/Q
                         net (fo=1, routed)           0.153     0.311    cpu/mem_wb/Q[28]
    SLICE_X39Y154        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.920     2.480    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X39Y154        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[28]/C

Slack:                    inf
  Source:                 cpu/sl_unit/rd_out_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            cpu/mem_wb/dmem_rd_out_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.158ns (49.086%)  route 0.164ns (50.914%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        LDCE                         0.000     0.000 r  cpu/sl_unit/rd_out_reg[17]/G
    SLICE_X41Y146        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/rd_out_reg[17]/Q
                         net (fo=1, routed)           0.164     0.322    cpu/mem_wb/Q[17]
    SLICE_X41Y147        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.835     2.395    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X41Y147        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[17]/C

Slack:                    inf
  Source:                 cpu/sl_unit/rd_out_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            cpu/mem_wb/dmem_rd_out_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.158ns (48.378%)  route 0.169ns (51.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y149        LDCE                         0.000     0.000 r  cpu/sl_unit/rd_out_reg[16]/G
    SLICE_X44Y149        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/rd_out_reg[16]/Q
                         net (fo=1, routed)           0.169     0.327    cpu/mem_wb/Q[16]
    SLICE_X39Y149        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.835     2.395    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X39Y149        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[16]/C

Slack:                    inf
  Source:                 cpu/sl_unit/rd_out_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            cpu/mem_wb/dmem_rd_out_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.628%)  route 0.174ns (52.372%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y155        LDCE                         0.000     0.000 r  cpu/sl_unit/rd_out_reg[25]/G
    SLICE_X41Y155        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/rd_out_reg[25]/Q
                         net (fo=1, routed)           0.174     0.332    cpu/mem_wb/Q[25]
    SLICE_X40Y157        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.919     2.479    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X40Y157        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[25]/C

Slack:                    inf
  Source:                 cpu/sl_unit/rd_out_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            cpu/mem_wb/dmem_rd_out_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.158ns (47.512%)  route 0.175ns (52.488%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        LDCE                         0.000     0.000 r  cpu/sl_unit/rd_out_reg[18]/G
    SLICE_X41Y146        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/rd_out_reg[18]/Q
                         net (fo=1, routed)           0.175     0.333    cpu/mem_wb/Q[18]
    SLICE_X41Y147        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.835     2.395    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X41Y147        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[18]/C

Slack:                    inf
  Source:                 cpu/sl_unit/rd_out_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            cpu/mem_wb/dmem_rd_out_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.158ns (47.512%)  route 0.175ns (52.488%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        LDCE                         0.000     0.000 r  cpu/sl_unit/rd_out_reg[22]/G
    SLICE_X41Y153        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/rd_out_reg[22]/Q
                         net (fo=1, routed)           0.175     0.333    cpu/mem_wb/Q[22]
    SLICE_X40Y154        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.920     2.480    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X40Y154        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[22]/C

Slack:                    inf
  Source:                 cpu/sl_unit/rd_out_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            cpu/mem_wb/dmem_rd_out_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.158ns (46.873%)  route 0.179ns (53.127%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y148        LDCE                         0.000     0.000 r  cpu/sl_unit/rd_out_reg[30]/G
    SLICE_X40Y148        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/rd_out_reg[30]/Q
                         net (fo=1, routed)           0.179     0.337    cpu/mem_wb/Q[30]
    SLICE_X40Y150        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2655, routed)        0.921     2.481    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X40Y150        FDCE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[30]/C





