{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697504117730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697504117731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 21:55:17 2023 " "Processing started: Mon Oct 16 21:55:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697504117731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697504117731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Atv06 -c Atv06 " "Command: quartus_sta Atv06 -c Atv06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697504117731 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697504117835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697504118388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697504118388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504118422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504118422 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Atv06.sdc " "Synopsys Design Constraints File file not found: 'Atv06.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697504118736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504118736 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697504118738 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697504118738 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697504118738 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697504118738 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697504118738 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697504118744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697504119711 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697504119711 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697504119721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697504119812 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697504119812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.654 " "Worst-case setup slack is -11.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.654           -4527.900 CLOCK_50  " "  -11.654           -4527.900 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504119815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 CLOCK_50  " "    0.333               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504119822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.467 " "Worst-case recovery slack is -6.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.467              -6.467 KEY\[1\]  " "   -6.467              -6.467 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.157              -6.157 KEY\[0\]  " "   -6.157              -6.157 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.141              -6.141 FPGA_RESET_N  " "   -6.141              -6.141 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504119826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.001 " "Worst-case removal slack is 2.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.001               0.000 FPGA_RESET_N  " "    2.001               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.044               0.000 KEY\[0\]  " "    2.044               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.171               0.000 KEY\[1\]  " "    2.171               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504119830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.878 " "Worst-case minimum pulse width slack is -0.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878            -772.280 CLOCK_50  " "   -0.878            -772.280 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800              -1.415 KEY\[1\]  " "   -0.800              -1.415 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.780              -1.337 KEY\[0\]  " "   -0.780              -1.337 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -1.248 FPGA_RESET_N  " "   -0.710              -1.248 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504119833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504119833 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697504119845 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697504119875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697504120717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697504121732 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697504121749 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697504121749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.580 " "Worst-case setup slack is -11.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.580           -4414.916 CLOCK_50  " "  -11.580           -4414.916 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504121751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK_50  " "    0.353               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504121757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.502 " "Worst-case recovery slack is -6.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.502              -6.502 KEY\[1\]  " "   -6.502              -6.502 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.202              -6.202 KEY\[0\]  " "   -6.202              -6.202 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.198              -6.198 FPGA_RESET_N  " "   -6.198              -6.198 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504121762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.968 " "Worst-case removal slack is 1.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.968               0.000 FPGA_RESET_N  " "    1.968               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.987               0.000 KEY\[0\]  " "    1.987               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.140               0.000 KEY\[1\]  " "    2.140               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504121765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.915 " "Worst-case minimum pulse width slack is -0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915            -833.494 CLOCK_50  " "   -0.915            -833.494 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838              -1.560 KEY\[1\]  " "   -0.838              -1.560 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.794              -1.424 KEY\[0\]  " "   -0.794              -1.424 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762              -1.348 FPGA_RESET_N  " "   -0.762              -1.348 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504121768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504121768 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697504121778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697504121910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697504122677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697504123706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697504123711 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697504123711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.708 " "Worst-case setup slack is -5.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.708           -2126.853 CLOCK_50  " "   -5.708           -2126.853 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504123715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 CLOCK_50  " "    0.049               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504123721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.602 " "Worst-case recovery slack is -2.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.602              -2.602 KEY\[1\]  " "   -2.602              -2.602 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.534              -2.534 FPGA_RESET_N  " "   -2.534              -2.534 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.468              -2.468 KEY\[0\]  " "   -2.468              -2.468 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504123725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.557 " "Worst-case removal slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 KEY\[0\]  " "    0.557               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 FPGA_RESET_N  " "    0.583               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 KEY\[1\]  " "    0.622               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504123730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.935 " "Worst-case minimum pulse width slack is -0.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935            -781.602 CLOCK_50  " "   -0.935            -781.602 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.900              -2.404 KEY\[1\]  " "   -0.900              -2.404 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864              -2.267 KEY\[0\]  " "   -0.864              -2.267 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.806              -2.049 FPGA_RESET_N  " "   -0.806              -2.049 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504123732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504123732 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697504123743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697504124837 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697504124842 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697504124842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.112 " "Worst-case setup slack is -5.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.112           -1868.633 CLOCK_50  " "   -5.112           -1868.633 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504124845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 CLOCK_50  " "    0.049               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504124852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.334 " "Worst-case recovery slack is -2.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334              -2.334 KEY\[1\]  " "   -2.334              -2.334 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.301              -2.301 FPGA_RESET_N  " "   -2.301              -2.301 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.219              -2.219 KEY\[0\]  " "   -2.219              -2.219 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504124857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 KEY\[0\]  " "    0.495               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 FPGA_RESET_N  " "    0.538               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 KEY\[1\]  " "    0.543               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504124861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.921 " "Worst-case minimum pulse width slack is -0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.921            -801.273 CLOCK_50  " "   -0.921            -801.273 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889              -2.465 KEY\[1\]  " "   -0.889              -2.465 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855              -2.339 KEY\[0\]  " "   -0.855              -2.339 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829              -2.280 FPGA_RESET_N  " "   -0.829              -2.280 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697504124864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697504124864 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697504126304 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697504126305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5237 " "Peak virtual memory: 5237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697504126366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 21:55:26 2023 " "Processing ended: Mon Oct 16 21:55:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697504126366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697504126366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697504126366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697504126366 ""}
