
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul7u_pwr_0_277_ep_00 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul7u_pwr_0_277_ep_00.v) [C](mul7u_pwr_0_277_ep_00.c) |
| mul7u_pwr_0_263_ep_77 | 4.16113 | 15 | 77.6123046875 | 0.7175515016 |  [Verilog](mul7u_pwr_0_263_ep_77.v) [C](mul7u_pwr_0_263_ep_77.c) |
| mul7u_pwr_0_254_ep_79 | 4.48633 | 15 | 79.541015625 | 0.7625089997 |  [Verilog](mul7u_pwr_0_254_ep_79.v) [C](mul7u_pwr_0_254_ep_79.c) |
| mul7u_pwr_0_252_ep_82 | 4.9032 | 15 | 82.6110839844 | 0.9761128765 |  [Verilog](mul7u_pwr_0_252_ep_82.v) [C](mul7u_pwr_0_252_ep_82.c) |
| mul7u_pwr_0_238_ep_85 | 9.52747 | 31 | 85.0769042969 | 1.6773274716 |  [Verilog](mul7u_pwr_0_238_ep_85.v) [C](mul7u_pwr_0_238_ep_85.c) |
| mul7u_pwr_0_235_ep_87 | 8.43427 | 31 | 87.3474121094 | 1.444038235 |  [Verilog](mul7u_pwr_0_235_ep_87.v) [C](mul7u_pwr_0_235_ep_87.c) |
| mul7u_pwr_0_208_ep_91 | 18.56592 | 80 | 91.4672851562 | 2.925932197 |  [Verilog](mul7u_pwr_0_208_ep_91.v) [C](mul7u_pwr_0_208_ep_91.c) |
| mul7u_pwr_0_204_ep_92 | 21.08508 | 80 | 92.8771972656 | 3.0574817467 |  [Verilog](mul7u_pwr_0_204_ep_92.v) [C](mul7u_pwr_0_204_ep_92.c) |
| mul7u_pwr_0_130_ep_97 | 86.66016 | 323 | 97.1801757812 | 9.5365568984 |  [Verilog](mul7u_pwr_0_130_ep_97.v) [C](mul7u_pwr_0_130_ep_97.c) |
| mul7u_pwr_0_007_ep_98 | 834.51025 | 3121 | 98.4130859375 | 46.830856844 |  [Verilog](mul7u_pwr_0_007_ep_98.v) [C](mul7u_pwr_0_007_ep_98.c) |

Parameters
--------------
![Parameters figure](fig.png)
         