VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {top}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {fast}
  {PVT Mode} {min}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.250}
  {Temperature} {0.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 fF}
  {resistance unit} {1.000 MOhm}
  {TOOL} {v21.18-s099_1 ((64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {August 01, 2025}
END_BANNER
PATH 1
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><0]} {CK}
  ENDPT {result_reg_reg[3><0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Removal} {0.991}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.413}
    {} {Slack Time} {-0.714}
  END_SLK_CLC
  SLK -0.714
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.785} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.342} { 0.000} {0.711} {1230.439} { 0.413} { 1.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.714} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.702} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.685} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.680} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.661} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} {-0.649} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><1]} {CK}
  ENDPT {result_reg_reg[3><1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Removal} {0.976}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.113}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.398}
    {} {Slack Time} {-0.714}
  END_SLK_CLC
  SLK -0.714
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.785} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.327} { 0.000} {0.700} {1230.439} { 0.398} { 1.113} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.714} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.701} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.685} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.679} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.661} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} {-0.648} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><2]} {CK}
  ENDPT {result_reg_reg[2><2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.422}
    {} {Slack Time} {-0.714}
  END_SLK_CLC
  SLK -0.714
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.785} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.351} { 0.000} {0.718} {1230.439} { 0.422} { 1.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.714} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.701} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.684} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.679} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.661} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} {-0.648} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]15} {CK}
  ENDPT {acc_reg_out_reg[1]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.991}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.127}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.413}
    {} {Slack Time} {-0.714}
  END_SLK_CLC
  SLK -0.714
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.785} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.342} { 0.000} {0.711} {1230.439} { 0.413} { 1.127} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.714} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.701} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.684} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.679} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.661} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} {-0.649} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><2]} {CK}
  ENDPT {result_reg_reg[3><2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.422}
    {} {Slack Time} {-0.714}
  END_SLK_CLC
  SLK -0.714
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.785} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.351} { 0.000} {0.718} {1230.439} { 0.422} { 1.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.714} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.701} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.684} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.679} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.661} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} {-0.648} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]11} {CK}
  ENDPT {acc_reg_out_reg[2]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.423}
    {} {Slack Time} {-0.714}
  END_SLK_CLC
  SLK -0.714
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.785} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.352} { 0.000} {0.718} {1230.439} { 0.423} { 1.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.714} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.701} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.684} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.679} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.661} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} {-0.647} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]15} {CK}
  ENDPT {acc_reg_out_reg[2]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.015}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.151}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.438}
    {} {Slack Time} {-0.714}
  END_SLK_CLC
  SLK -0.714
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.785} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.367} { 0.000} {0.731} {1230.439} { 0.438} { 1.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.714} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.701} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.684} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.679} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.661} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} {-0.648} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><1]} {CK}
  ENDPT {result_reg_reg[2><1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.423}
    {} {Slack Time} {-0.713}
  END_SLK_CLC
  SLK -0.713
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.784} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.352} { 0.000} {0.718} {1230.439} { 0.423} { 1.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.713} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.701} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.684} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.679} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.660} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} {-0.647} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]11} {CK}
  ENDPT {acc_reg_out_reg[1]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.423}
    {} {Slack Time} {-0.713}
  END_SLK_CLC
  SLK -0.713
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.784} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.352} { 0.000} {0.718} {1230.439} { 0.423} { 1.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.713} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.701} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.684} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.679} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.660} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} {-0.647} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]15} {CK}
  ENDPT {acc_reg_out_reg[0]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Removal} {1.025}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.449}
    {} {Slack Time} {-0.713}
  END_SLK_CLC
  SLK -0.713
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.784} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.377} { 0.000} {0.739} {1230.439} { 0.449} { 1.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.713} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.700} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.684} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.679} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.660} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} {-0.648} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><0]} {CK}
  ENDPT {result_reg_reg[2><0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.424}
    {} {Slack Time} {-0.713}
  END_SLK_CLC
  SLK -0.713
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.784} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.353} { 0.000} {0.718} {1230.439} { 0.424} { 1.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.713} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.700} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.683} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.678} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.660} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} {-0.646} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]11} {CK}
  ENDPT {acc_reg_out_reg[4]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.424}
    {} {Slack Time} {-0.712}
  END_SLK_CLC
  SLK -0.712
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.783} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.353} { 0.000} {0.718} {1230.439} { 0.424} { 1.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.712} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.700} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.683} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.678} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.659} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} {-0.646} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]11} {CK}
  ENDPT {acc_reg_out_reg[0]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.424}
    {} {Slack Time} {-0.712}
  END_SLK_CLC
  SLK -0.712
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.783} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.353} { 0.000} {0.718} {1230.439} { 0.424} { 1.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.712} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.699} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.683} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.678} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.659} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} {-0.646} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]15} {CK}
  ENDPT {x_reg_out_reg[0]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.034}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.170}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.458}
    {} {Slack Time} {-0.712}
  END_SLK_CLC
  SLK -0.712
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.783} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.387} { 0.000} {0.746} {1230.439} { 0.458} { 1.170} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.712} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.699} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.683} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.677} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.659} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} {-0.647} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><5]} {CK}
  ENDPT {result_reg_reg[2><5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.425}
    {} {Slack Time} {-0.712}
  END_SLK_CLC
  SLK -0.712
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.783} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.354} { 0.000} {0.718} {1230.439} { 0.425} { 1.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.712} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.699} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.682} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.677} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.659} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} {-0.645} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]11} {CK}
  ENDPT {acc_reg_out_reg[5]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.425}
    {} {Slack Time} {-0.712}
  END_SLK_CLC
  SLK -0.712
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.783} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.354} { 0.000} {0.718} {1230.439} { 0.425} { 1.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.712} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.699} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.682} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.677} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.659} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} {-0.645} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]11} {CK}
  ENDPT {acc_reg_out_reg[7]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.425}
    {} {Slack Time} {-0.712}
  END_SLK_CLC
  SLK -0.712
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.783} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.354} { 0.000} {0.718} {1230.439} { 0.425} { 1.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.712} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.699} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.682} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.677} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.659} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} {-0.645} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]11} {CK}
  ENDPT {acc_reg_out_reg[6]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.425}
    {} {Slack Time} {-0.712}
  END_SLK_CLC
  SLK -0.712
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.783} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.354} { 0.000} {0.718} {1230.439} { 0.425} { 1.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.712} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.699} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.682} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.677} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.659} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} {-0.645} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]11} {CK}
  ENDPT {acc_reg_out_reg[3]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.425}
    {} {Slack Time} {-0.712}
  END_SLK_CLC
  SLK -0.712
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.783} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.354} { 0.000} {0.718} {1230.439} { 0.425} { 1.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.712} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.699} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.682} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.677} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.659} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} {-0.645} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><3]} {CK}
  ENDPT {result_reg_reg[3><3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Removal} {0.949}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.085}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.374}
    {} {Slack Time} {-0.711}
  END_SLK_CLC
  SLK -0.711
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.782} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.303} { 0.000} {0.678} {1230.439} { 0.374} { 1.085} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.711} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.698} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.682} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.676} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.658} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} {-0.645} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><4]} {CK}
  ENDPT {result_reg_reg[2><4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.425}
    {} {Slack Time} {-0.710}
  END_SLK_CLC
  SLK -0.710
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.781} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.354} { 0.000} {0.718} {1230.439} { 0.425} { 1.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.710} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.697} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.680} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.675} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.657} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.645} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><3]} {CK}
  ENDPT {result_reg_reg[2><3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.426}
    {} {Slack Time} {-0.709}
  END_SLK_CLC
  SLK -0.709
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.780} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.355} { 0.000} {0.718} {1230.439} { 0.426} { 1.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.709} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.696} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.680} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.674} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.656} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.644} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]15} {CK}
  ENDPT {x_reg_out_reg[1]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.049}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.185}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.476}
    {} {Slack Time} {-0.709}
  END_SLK_CLC
  SLK -0.709
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.780} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.405} { 0.000} {0.758} {1230.439} { 0.476} { 1.185} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.709} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.696} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.679} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.674} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.656} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} {-0.644} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><7]} {CK}
  ENDPT {result_reg_reg[2><7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.426}
    {} {Slack Time} {-0.709}
  END_SLK_CLC
  SLK -0.709
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.780} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.355} { 0.000} {0.718} {1230.439} { 0.426} { 1.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.709} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.696} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.679} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.674} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.656} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.644} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><6]} {CK}
  ENDPT {result_reg_reg[2><6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.427}
    {} {Slack Time} {-0.708}
  END_SLK_CLC
  SLK -0.708
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.779} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.356} { 0.000} {0.718} {1230.439} { 0.427} { 1.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.708} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.696} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.679} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.674} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.655} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.644} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]15} {CK}
  ENDPT {acc_reg_out_reg[3]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.933}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.362}
    {} {Slack Time} {-0.708}
  END_SLK_CLC
  SLK -0.708
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.779} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.290} { 0.000} {0.665} {1230.439} { 0.362} { 1.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.708} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.695} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.679} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.673} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.655} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} {-0.643} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]15} {CK}
  ENDPT {acc_reg_out_reg[4]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.933}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.362}
    {} {Slack Time} {-0.708}
  END_SLK_CLC
  SLK -0.708
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.779} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.290} { 0.000} {0.665} {1230.439} { 0.362} { 1.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.708} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.695} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.678} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.673} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.655} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} {-0.643} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><8]} {CK}
  ENDPT {result_reg_reg[2><8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.427}
    {} {Slack Time} {-0.708}
  END_SLK_CLC
  SLK -0.708
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.779} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.356} { 0.000} {0.718} {1230.439} { 0.427} { 1.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.708} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.695} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.678} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.673} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.655} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.643} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]11} {CK}
  ENDPT {x_reg_out_reg[0]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.055}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.483}
    {} {Slack Time} {-0.707}
  END_SLK_CLC
  SLK -0.707
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.778} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.412} { 0.000} {0.763} {1230.439} { 0.483} { 1.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.707} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.695} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.678} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.673} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.654} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} {-0.643} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]11} {CK}
  ENDPT {acc_reg_out_reg[8]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.427}
    {} {Slack Time} {-0.707}
  END_SLK_CLC
  SLK -0.707
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.778} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.356} { 0.000} {0.718} {1230.439} { 0.427} { 1.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.707} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.695} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.678} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.673} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.654} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.643} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><9]} {CK}
  ENDPT {result_reg_reg[2><9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.428}
    {} {Slack Time} {-0.707}
  END_SLK_CLC
  SLK -0.707
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.778} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.356} { 0.000} {0.718} {1230.439} { 0.428} { 1.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.707} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.694} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.678} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.673} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.654} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.643} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]11} {CK}
  ENDPT {acc_reg_out_reg[9]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.428}
    {} {Slack Time} {-0.707}
  END_SLK_CLC
  SLK -0.707
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.778} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.357} { 0.000} {0.718} {1230.439} { 0.428} { 1.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.707} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.694} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.677} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.672} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.654} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><10]} {CK}
  ENDPT {result_reg_reg[2><10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.428}
    {} {Slack Time} {-0.707}
  END_SLK_CLC
  SLK -0.707
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.778} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.357} { 0.000} {0.718} {1230.439} { 0.428} { 1.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.707} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.694} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.677} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.672} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.654} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.064} {-0.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]11} {CK}
  ENDPT {acc_reg_out_reg[10]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.428}
    {} {Slack Time} {-0.706}
  END_SLK_CLC
  SLK -0.706
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.777} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.357} { 0.000} {0.718} {1230.439} { 0.428} { 1.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.706} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.694} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.677} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.672} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.653} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.064} {-0.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><11]} {CK}
  ENDPT {result_reg_reg[2><11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.428}
    {} {Slack Time} {-0.706}
  END_SLK_CLC
  SLK -0.706
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.777} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.357} { 0.000} {0.718} {1230.439} { 0.428} { 1.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.706} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.694} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.677} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.672} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.653} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.064} {-0.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]11} {CK}
  ENDPT {acc_reg_out_reg[11]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.428}
    {} {Slack Time} {-0.706}
  END_SLK_CLC
  SLK -0.706
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.777} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.357} { 0.000} {0.718} {1230.439} { 0.428} { 1.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.706} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.693} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.677} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.672} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.653} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><12]} {CK}
  ENDPT {result_reg_reg[2><12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.428}
    {} {Slack Time} {-0.706}
  END_SLK_CLC
  SLK -0.706
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.777} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.357} { 0.000} {0.718} {1230.439} { 0.428} { 1.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.706} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.693} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.677} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.671} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.653} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]11} {CK}
  ENDPT {acc_reg_out_reg[12]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.428}
    {} {Slack Time} {-0.706}
  END_SLK_CLC
  SLK -0.706
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.777} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.357} { 0.000} {0.718} {1230.439} { 0.428} { 1.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.706} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.693} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.676} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.671} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.653} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]11} {CK}
  ENDPT {acc_reg_out_reg[13]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {0.999}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.428}
    {} {Slack Time} {-0.706}
  END_SLK_CLC
  SLK -0.706
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.777} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.357} { 0.000} {0.718} {1230.439} { 0.428} { 1.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.706} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.693} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.676} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.671} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.653} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]11} {CK}
  ENDPT {x_reg_out_reg[1]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.068}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.501}
    {} {Slack Time} {-0.703}
  END_SLK_CLC
  SLK -0.703
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.774} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.430} { 0.000} {0.773} {1230.439} { 0.501} { 1.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.703} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.690} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.673} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.668} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.650} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.638} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><4]} {CK}
  ENDPT {result_reg_reg[3><4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.907}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {-0.702}
  END_SLK_CLC
  SLK -0.702
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.773} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.270} { 0.000} {0.645} {1230.439} { 0.341} { 1.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.702} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.689} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.673} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.667} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.649} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} {-0.637} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]11} {CK}
  ENDPT {x_reg_out_reg[2]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.078}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.214}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.515}
    {} {Slack Time} {-0.699}
  END_SLK_CLC
  SLK -0.699
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.770} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.444} { 0.000} {0.781} {1230.439} { 0.515} { 1.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.699} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.686} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.669} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.664} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.646} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><6]} {CK}
  ENDPT {result_reg_reg[3><6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.887}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.023}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.327}
    {} {Slack Time} {-0.696}
  END_SLK_CLC
  SLK -0.696
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.767} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.256} { 0.000} {0.628} {1230.439} { 0.327} { 1.023} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.696} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.683} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.666} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.661} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.643} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} {-0.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]15} {CK}
  ENDPT {acc_reg_out_reg[6]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {0.887}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.023}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.327}
    {} {Slack Time} {-0.696}
  END_SLK_CLC
  SLK -0.696
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.767} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.256} { 0.000} {0.628} {1230.439} { 0.327} { 1.023} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.696} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.683} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.666} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.661} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.643} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} {-0.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]11} {CK}
  ENDPT {x_reg_out_reg[3]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.084}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.524}
    {} {Slack Time} {-0.696}
  END_SLK_CLC
  SLK -0.696
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.767} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.453} { 0.000} {0.786} {1230.439} { 0.524} { 1.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.696} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.683} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.666} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.661} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.643} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.064} {-0.631} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]11} {CK}
  ENDPT {weight_reg_reg[0]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.087}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.222}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.529}
    {} {Slack Time} {-0.694}
  END_SLK_CLC
  SLK -0.694
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.765} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.458} { 0.000} {0.789} {1230.439} { 0.529} { 1.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.694} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.681} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.664} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.659} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.641} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]11} {CK}
  ENDPT {x_reg_out_reg[4]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.091}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.534}
    {} {Slack Time} {-0.692}
  END_SLK_CLC
  SLK -0.692
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.763} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.463} { 0.000} {0.791} {1230.439} { 0.534} { 1.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.692} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.679} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.663} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.657} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.639} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.628} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]11} {CK}
  ENDPT {weight_reg_reg[4]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.101}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.552}
    {} {Slack Time} {-0.685}
  END_SLK_CLC
  SLK -0.685
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.756} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.481} { 0.000} {0.800} {1230.439} { 0.552} { 1.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.685} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.672} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.655} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.650} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.632} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.621} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]15} {CK}
  ENDPT {acc_reg_out_reg[5]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.857}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.989}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.308}
    {} {Slack Time} {-0.682}
  END_SLK_CLC
  SLK -0.682
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.753} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.237} { 0.000} {0.604} {1230.439} { 0.308} { 0.989} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.682} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.669} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.652} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.651} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.632} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} {-0.620} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]11} {CK}
  ENDPT {x_reg_out_reg[5]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.109}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.244}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.565}
    {} {Slack Time} {-0.679}
  END_SLK_CLC
  SLK -0.679
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.750} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.494} { 0.000} {0.806} {1230.439} { 0.565} { 1.244} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.679} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.666} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.649} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.644} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.626} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.615} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><5]} {CK}
  ENDPT {result_reg_reg[3><5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.842}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.975}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {-0.676}
  END_SLK_CLC
  SLK -0.676
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.747} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.228} { 0.000} {0.592} {1230.439} { 0.299} { 0.975} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.676} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.663} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.646} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.645} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.626} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} {-0.614} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]11} {CK}
  ENDPT {x_reg_out_reg[6]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.112}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.571}
    {} {Slack Time} {-0.676}
  END_SLK_CLC
  SLK -0.676
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.747} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.500} { 0.000} {0.808} {1230.439} { 0.571} { 1.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.676} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.663} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.646} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.641} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.623} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.612} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]15} {CK}
  ENDPT {acc_reg_out_reg[7]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.841}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.974}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.298}
    {} {Slack Time} {-0.675}
  END_SLK_CLC
  SLK -0.675
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.746} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.227} { 0.000} {0.592} {1230.439} { 0.298} { 0.974} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.675} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.662} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.646} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.644} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.626} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} {-0.614} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]11} {CK}
  ENDPT {x_reg_out_reg[7]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.115}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.576}
    {} {Slack Time} {-0.673}
  END_SLK_CLC
  SLK -0.673
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.744} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.505} { 0.000} {0.811} {1230.439} { 0.576} { 1.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.673} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.660} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.644} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.638} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.620} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.609} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]14} {CK}
  ENDPT {acc_reg_out_reg[0]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.582}
    {} {Slack Time} {-0.670}
  END_SLK_CLC
  SLK -0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.741} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.511} { 0.000} {0.813} {1230.439} { 0.582} { 1.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.670} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.657} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.641} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.617} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} {-0.607} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]15} {CK}
  ENDPT {x_reg_out_reg[5]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.583}
    {} {Slack Time} {-0.670}
  END_SLK_CLC
  SLK -0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.741} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.512} { 0.000} {0.813} {1230.439} { 0.583} { 1.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.670} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.657} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.640} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.617} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.605} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]15} {CK}
  ENDPT {weight_reg_reg[0]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.583}
    {} {Slack Time} {-0.670}
  END_SLK_CLC
  SLK -0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.741} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.512} { 0.000} {0.813} {1230.439} { 0.583} { 1.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.670} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.657} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.640} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.617} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.605} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]15} {CK}
  ENDPT {x_reg_out_reg[2]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.583}
    {} {Slack Time} {-0.670}
  END_SLK_CLC
  SLK -0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.741} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.512} { 0.000} {0.813} {1230.439} { 0.583} { 1.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.670} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.657} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.640} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.617} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.605} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]15} {CK}
  ENDPT {x_reg_out_reg[3]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.583}
    {} {Slack Time} {-0.669}
  END_SLK_CLC
  SLK -0.669
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.740} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.512} { 0.000} {0.813} {1230.439} { 0.583} { 1.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.669} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.657} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.640} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.616} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.605} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]15} {CK}
  ENDPT {x_reg_out_reg[6]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.583}
    {} {Slack Time} {-0.669}
  END_SLK_CLC
  SLK -0.669
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.740} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.512} { 0.000} {0.813} {1230.439} { 0.583} { 1.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.669} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.657} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.640} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.616} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.605} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]15} {CK}
  ENDPT {weight_reg_reg[3]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.584}
    {} {Slack Time} {-0.669}
  END_SLK_CLC
  SLK -0.669
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.740} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.513} { 0.000} {0.813} {1230.439} { 0.584} { 1.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.669} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.656} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.639} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.634} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.616} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.605} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]15} {CK}
  ENDPT {x_reg_out_reg[7]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.584}
    {} {Slack Time} {-0.669}
  END_SLK_CLC
  SLK -0.669
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.740} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.513} { 0.000} {0.813} {1230.439} { 0.584} { 1.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.669} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.656} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.639} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.634} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.616} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.605} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]15} {CK}
  ENDPT {weight_reg_reg[2]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.583}
    {} {Slack Time} {-0.665}
  END_SLK_CLC
  SLK -0.665
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.736} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.512} { 0.000} {0.813} {1230.439} { 0.583} { 1.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.665} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.652} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.635} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.633} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.615} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} {-0.605} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]15} {CK}
  ENDPT {weight_reg_reg[5]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.584}
    {} {Slack Time} {-0.664}
  END_SLK_CLC
  SLK -0.664
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.735} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.513} { 0.000} {0.813} {1230.439} { 0.584} { 1.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.664} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.651} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.635} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.633} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.615} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} {-0.605} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]15} {CK}
  ENDPT {weight_reg_reg[4]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.584}
    {} {Slack Time} {-0.664}
  END_SLK_CLC
  SLK -0.664
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.735} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.513} { 0.000} {0.813} {1230.439} { 0.584} { 1.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.664} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.651} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.635} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.633} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.614} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} {-0.605} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]15} {CK}
  ENDPT {weight_reg_reg[7]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.584}
    {} {Slack Time} {-0.664}
  END_SLK_CLC
  SLK -0.664
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.735} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.513} { 0.000} {0.813} {1230.439} { 0.584} { 1.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.664} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.651} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.634} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.633} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.614} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} {-0.604} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]15} {CK}
  ENDPT {weight_reg_reg[6]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.584}
    {} {Slack Time} {-0.664}
  END_SLK_CLC
  SLK -0.664
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.735} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.513} { 0.000} {0.813} {1230.439} { 0.584} { 1.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.664} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.651} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.634} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.633} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.614} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} {-0.604} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]14} {CK}
  ENDPT {acc_reg_out_reg[8]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.584}
    {} {Slack Time} {-0.663}
  END_SLK_CLC
  SLK -0.663
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.734} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.513} { 0.000} {0.813} {1230.439} { 0.584} { 1.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.663} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.651} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.634} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.632} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.614} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} {-0.604} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]14} {CK}
  ENDPT {acc_reg_out_reg[9]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.584}
    {} {Slack Time} {-0.663}
  END_SLK_CLC
  SLK -0.663
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.734} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.513} { 0.000} {0.813} {1230.439} { 0.584} { 1.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.663} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.650} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.634} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.632} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.614} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} {-0.604} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]14} {CK}
  ENDPT {acc_reg_out_reg[11]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.584}
    {} {Slack Time} {-0.663}
  END_SLK_CLC
  SLK -0.663
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.734} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.513} { 0.000} {0.813} {1230.439} { 0.584} { 1.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.663} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.650} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.633} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.632} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.613} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} {-0.604} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]14} {CK}
  ENDPT {acc_reg_out_reg[10]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.584}
    {} {Slack Time} {-0.663}
  END_SLK_CLC
  SLK -0.663
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.734} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.513} { 0.000} {0.813} {1230.439} { 0.584} { 1.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.663} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.650} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.633} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.632} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.613} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} {-0.604} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]7} {CK}
  ENDPT {acc_reg_out_reg[14]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.585}
    {} {Slack Time} {-0.662}
  END_SLK_CLC
  SLK -0.662
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.733} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.514} { 0.000} {0.813} {1230.439} { 0.585} { 1.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.662} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.650} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.633} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.631} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.613} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} {-0.603} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><15]} {CK}
  ENDPT {result_reg_reg[1><15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.585}
    {} {Slack Time} {-0.662}
  END_SLK_CLC
  SLK -0.662
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.733} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.514} { 0.000} {0.813} {1230.439} { 0.585} { 1.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.662} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.650} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.633} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.631} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.613} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} {-0.603} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]15} {CK}
  ENDPT {acc_reg_out_reg[15]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.585}
    {} {Slack Time} {-0.662}
  END_SLK_CLC
  SLK -0.662
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.733} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.514} { 0.000} {0.813} {1230.439} { 0.585} { 1.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.662} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.650} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.633} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.631} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.613} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} {-0.604} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]14} {CK}
  ENDPT {acc_reg_out_reg[15]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.585}
    {} {Slack Time} {-0.662}
  END_SLK_CLC
  SLK -0.662
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.733} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.514} { 0.000} {0.813} {1230.439} { 0.585} { 1.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.662} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.650} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.633} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.631} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.613} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} {-0.604} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><15]} {CK}
  ENDPT {result_reg_reg[3><15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.117}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.247}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.585}
    {} {Slack Time} {-0.662}
  END_SLK_CLC
  SLK -0.662
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.733} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.514} { 0.000} {0.813} {1230.439} { 0.585} { 1.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.662} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.649} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.633} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.631} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.613} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} {-0.603} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]15} {CK}
  ENDPT {weight_reg_reg[1]15} {RN} {DFFR_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.110}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.583}
    {} {Slack Time} {-0.662}
  END_SLK_CLC
  SLK -0.662
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.733} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.512} { 0.000} {0.813} {1230.439} { 0.583} { 1.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.662} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.649} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.633} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.627} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.609} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.598} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><7]} {CK}
  ENDPT {result_reg_reg[3><7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.810}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.943}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.282}
    {} {Slack Time} {-0.661}
  END_SLK_CLC
  SLK -0.661
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.732} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.211} { 0.000} {0.567} {1230.439} { 0.282} { 0.943} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.661} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.649} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.632} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.630} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.612} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} {-0.600} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]15} {CK}
  ENDPT {acc_reg_out_reg[8]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.810}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.943}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.282}
    {} {Slack Time} {-0.661}
  END_SLK_CLC
  SLK -0.661
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.732} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.211} { 0.000} {0.567} {1230.439} { 0.282} { 0.943} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.661} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.648} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.632} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.630} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.612} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} {-0.600} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]11} {CK}
  ENDPT {weight_reg_reg[3]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.128}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.263}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.603}
    {} {Slack Time} {-0.660}
  END_SLK_CLC
  SLK -0.660
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.731} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.532} { 0.000} {0.821} {1230.439} { 0.603} { 1.263} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.660} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.647} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.630} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.625} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.607} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.596} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><8]} {CK}
  ENDPT {result_reg_reg[3><8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.804}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.937}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.278}
    {} {Slack Time} {-0.659}
  END_SLK_CLC
  SLK -0.659
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.730} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.207} { 0.000} {0.562} {1230.439} { 0.278} { 0.937} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.659} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.646} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.629} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.628} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.609} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} {-0.597} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]15} {CK}
  ENDPT {x_reg_out_reg[4]15} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.102}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.238}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.583}
    {} {Slack Time} {-0.655}
  END_SLK_CLC
  SLK -0.655
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.726} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.512} { 0.000} {0.813} {1230.439} { 0.583} { 1.238} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.655} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.642} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.625} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.620} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.602} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} {-0.590} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]11} {CK}
  ENDPT {weight_reg_reg[1]11} {RN} {DFFR_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.121}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.603}
    {} {Slack Time} {-0.652}
  END_SLK_CLC
  SLK -0.652
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.723} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.532} { 0.000} {0.821} {1230.439} { 0.603} { 1.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.652} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.639} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.622} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.617} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.599} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} {-0.588} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]11} {CK}
  ENDPT {weight_reg_reg[5]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.267}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.616}
    {} {Slack Time} {-0.650}
  END_SLK_CLC
  SLK -0.650
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.721} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.545} { 0.000} {0.825} {1230.439} { 0.616} { 1.267} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.650} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.638} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.621} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.616} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.597} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} {-0.588} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]11} {CK}
  ENDPT {weight_reg_reg[7]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.267}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.616}
    {} {Slack Time} {-0.650}
  END_SLK_CLC
  SLK -0.650
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.721} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.545} { 0.000} {0.825} {1230.439} { 0.616} { 1.267} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.650} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.637} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.621} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.616} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.597} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} {-0.588} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]10} {CK}
  ENDPT {acc_reg_out_reg[2]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.266}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.616}
    {} {Slack Time} {-0.650}
  END_SLK_CLC
  SLK -0.650
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.721} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.545} { 0.000} {0.825} {1230.439} { 0.616} { 1.266} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.650} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.637} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.620} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.615} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.597} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} {-0.588} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]11} {CK}
  ENDPT {weight_reg_reg[2]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.134}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.267}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.617}
    {} {Slack Time} {-0.650}
  END_SLK_CLC
  SLK -0.650
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.721} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.546} { 0.000} {0.826} {1230.439} { 0.617} { 1.267} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.650} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.637} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.620} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.615} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.597} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} {-0.588} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]10} {CK}
  ENDPT {acc_reg_out_reg[1]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.266}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.616}
    {} {Slack Time} {-0.650}
  END_SLK_CLC
  SLK -0.650
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.721} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.545} { 0.000} {0.825} {1230.439} { 0.616} { 1.266} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.650} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.637} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.620} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.615} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.597} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.061} {-0.588} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]11} {CK}
  ENDPT {weight_reg_reg[6]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.266}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.617}
    {} {Slack Time} {-0.649}
  END_SLK_CLC
  SLK -0.649
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.720} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.546} { 0.000} {0.825} {1230.439} { 0.617} { 1.266} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.649} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.636} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.620} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.596} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} {-0.588} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]10} {CK}
  ENDPT {acc_reg_out_reg[9]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.619}
    {} {Slack Time} {-0.649}
  END_SLK_CLC
  SLK -0.649
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.720} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.548} { 0.000} {0.826} {1230.439} { 0.619} { 1.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.649} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.636} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.596} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} {-0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]10} {CK}
  ENDPT {acc_reg_out_reg[10]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.549} { 0.000} {0.826} {1230.439} { 0.620} { 1.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.636} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]10} {CK}
  ENDPT {acc_reg_out_reg[11]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.549} { 0.000} {0.826} {1230.439} { 0.620} { 1.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.636} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]10} {CK}
  ENDPT {acc_reg_out_reg[8]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.619}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.548} { 0.000} {0.826} {1230.439} { 0.619} { 1.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.636} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} {-0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]10} {CK}
  ENDPT {acc_reg_out_reg[15]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.267}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.619}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.548} { 0.000} {0.826} {1230.439} { 0.619} { 1.267} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.636} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} {-0.586} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><13]} {CK}
  ENDPT {result_reg_reg[2><13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.549} { 0.000} {0.826} {1230.439} { 0.620} { 1.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.636} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><14]} {CK}
  ENDPT {result_reg_reg[2><14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.549} { 0.000} {0.826} {1230.439} { 0.620} { 1.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.636} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]10} {CK}
  ENDPT {acc_reg_out_reg[13]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.549} { 0.000} {0.826} {1230.439} { 0.620} { 1.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.636} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]10} {CK}
  ENDPT {acc_reg_out_reg[3]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.266}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.617}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.546} { 0.000} {0.825} {1230.439} { 0.617} { 1.266} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.636} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.061} {-0.587} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]10} {CK}
  ENDPT {acc_reg_out_reg[12]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.549} { 0.000} {0.826} {1230.439} { 0.620} { 1.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]10} {CK}
  ENDPT {acc_reg_out_reg[14]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.549} { 0.000} {0.826} {1230.439} { 0.620} { 1.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} {-0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]10} {CK}
  ENDPT {acc_reg_out_reg[4]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.266}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.618}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.547} { 0.000} {0.825} {1230.439} { 0.618} { 1.266} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.019} {133.580} { 0.061} {-0.587} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]11} {CK}
  ENDPT {acc_reg_out_reg[14]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.619}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.549} { 0.000} {0.826} {1230.439} { 0.619} { 1.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.619} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.613} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} {-0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]10} {CK}
  ENDPT {acc_reg_out_reg[7]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.267}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.619}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.548} { 0.000} {0.826} {1230.439} { 0.619} { 1.267} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.618} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.613} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} {-0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]10} {CK}
  ENDPT {acc_reg_out_reg[6]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.267}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.619}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.548} { 0.000} {0.826} {1230.439} { 0.619} { 1.267} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.618} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.613} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} {-0.586} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]10} {CK}
  ENDPT {acc_reg_out_reg[5]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.266}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.618}
    {} {Slack Time} {-0.648}
  END_SLK_CLC
  SLK -0.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.719} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.547} { 0.000} {0.826} {1230.439} { 0.618} { 1.266} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.648} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.618} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.613} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.595} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} {-0.586} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]9} {CK}
  ENDPT {acc_reg_out_reg[15]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.133}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.267}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {-0.647}
  END_SLK_CLC
  SLK -0.647
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.718} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.549} { 0.000} {0.826} {1230.439} { 0.620} { 1.267} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.647} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.634} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.618} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.613} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.593} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.584} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><9]} {CK}
  ENDPT {result_reg_reg[3><9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.771}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.904}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {-0.642}
  END_SLK_CLC
  SLK -0.642
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.713} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.191} { 0.000} {0.536} {1230.439} { 0.262} { 0.904} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.642} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.629} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.612} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.611} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.592} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} {-0.580} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]14} {CK}
  ENDPT {acc_reg_out_reg[2]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.278}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.641}
    {} {Slack Time} {-0.637}
  END_SLK_CLC
  SLK -0.637
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.708} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.570} { 0.000} {0.834} {1230.439} { 0.641} { 1.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.637} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.624} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.607} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.602} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.584} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} {-0.574} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]14} {CK}
  ENDPT {acc_reg_out_reg[1]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.278}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.642}
    {} {Slack Time} {-0.636}
  END_SLK_CLC
  SLK -0.636
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.707} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.571} { 0.000} {0.834} {1230.439} { 0.642} { 1.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.636} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.624} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.607} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.602} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.583} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} {-0.573} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]14} {CK}
  ENDPT {acc_reg_out_reg[3]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.278}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.642}
    {} {Slack Time} {-0.636}
  END_SLK_CLC
  SLK -0.636
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.707} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.571} { 0.000} {0.834} {1230.439} { 0.642} { 1.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.636} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.623} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.607} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.602} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.583} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} {-0.573} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]11} {CK}
  ENDPT {acc_reg_out_reg[15]11} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.277}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.641}
    {} {Slack Time} {-0.636}
  END_SLK_CLC
  SLK -0.636
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.707} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.570} { 0.000} {0.834} {1230.439} { 0.641} { 1.277} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.636} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.623} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.607} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.601} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.583} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} {-0.575} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]14} {CK}
  ENDPT {acc_reg_out_reg[4]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.278}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.642}
    {} {Slack Time} {-0.636}
  END_SLK_CLC
  SLK -0.636
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.707} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.571} { 0.000} {0.834} {1230.439} { 0.642} { 1.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.636} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.623} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.607} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.601} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.583} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} {-0.573} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]10} {CK}
  ENDPT {acc_reg_out_reg[0]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.145}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.277}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.643}
    {} {Slack Time} {-0.634}
  END_SLK_CLC
  SLK -0.634
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.705} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.572} { 0.000} {0.835} {1230.439} { 0.643} { 1.277} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.634} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.622} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.605} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.600} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.581} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.061} {-0.573} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]14} {CK}
  ENDPT {weight_reg_reg[2]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.146}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.278}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.646}
    {} {Slack Time} {-0.633}
  END_SLK_CLC
  SLK -0.633
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.704} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.575} { 0.000} {0.836} {1230.439} { 0.646} { 1.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.633} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.620} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.603} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.598} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.580} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.061} {-0.572} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]14} {CK}
  ENDPT {acc_reg_out_reg[5]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.274}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.642}
    {} {Slack Time} {-0.632}
  END_SLK_CLC
  SLK -0.632
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.703} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.572} { 0.000} {0.834} {1230.439} { 0.642} { 1.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.632} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.619} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.602} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.601} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.582} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} {-0.573} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]14} {CK}
  ENDPT {acc_reg_out_reg[6]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.274}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.643}
    {} {Slack Time} {-0.631}
  END_SLK_CLC
  SLK -0.631
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.702} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.572} { 0.000} {0.834} {1230.439} { 0.643} { 1.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.631} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.619} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.602} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.600} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.582} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} {-0.572} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]15} {CK}
  ENDPT {acc_reg_out_reg[9]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.753}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.885}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.254}
    {} {Slack Time} {-0.631}
  END_SLK_CLC
  SLK -0.631
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.702} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.183} { 0.000} {0.521} {1230.439} { 0.254} { 0.885} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.631} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.619} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.602} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.600} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.582} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} {-0.570} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]15} {CK}
  ENDPT {acc_reg_out_reg[10]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.753}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.885}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.254}
    {} {Slack Time} {-0.631}
  END_SLK_CLC
  SLK -0.631
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.702} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.183} { 0.000} {0.521} {1230.439} { 0.254} { 0.885} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.631} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.618} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.602} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.600} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.582} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.061} {-0.570} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]14} {CK}
  ENDPT {acc_reg_out_reg[7]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.274}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.643}
    {} {Slack Time} {-0.631}
  END_SLK_CLC
  SLK -0.631
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.702} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.572} { 0.000} {0.834} {1230.439} { 0.643} { 1.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.631} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.618} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.601} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.600} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.581} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} {-0.572} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {cycle_reg[3]} {CK}
  ENDPT {cycle_reg[3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.273}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {-0.628}
  END_SLK_CLC
  SLK -0.628
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.699} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.573} { 0.000} {0.834} {1230.439} { 0.644} { 1.273} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.628} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.616} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.599} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.597} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.579} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.018} {130.134} { 0.058} {-0.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]14} {CK}
  ENDPT {acc_reg_out_reg[13]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {-0.628}
  END_SLK_CLC
  SLK -0.628
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.699} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.573} { 0.000} {0.834} {1230.439} { 0.644} { 1.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.628} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.615} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.598} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.597} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.578} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[2><15]} {CK}
  ENDPT {result_reg_reg[2><15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {-0.628}
  END_SLK_CLC
  SLK -0.628
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.699} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.573} { 0.000} {0.834} {1230.439} { 0.644} { 1.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.628} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.615} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.598} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.597} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.578} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]14} {CK}
  ENDPT {acc_reg_out_reg[12]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {-0.628}
  END_SLK_CLC
  SLK -0.628
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.699} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.573} { 0.000} {0.834} {1230.439} { 0.644} { 1.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.628} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.615} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.598} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.597} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.578} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]14} {CK}
  ENDPT {acc_reg_out_reg[14]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {-0.627}
  END_SLK_CLC
  SLK -0.627
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.698} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.573} { 0.000} {0.834} {1230.439} { 0.644} { 1.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.627} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.615} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.598} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.596} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.578} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {global_state_reg[1]} {CK}
  ENDPT {global_state_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {-0.627}
  END_SLK_CLC
  SLK -0.627
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.698} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.573} { 0.000} {0.834} {1230.439} { 0.644} { 1.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.627} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.598} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.596} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.578} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {cycle_reg[1]} {CK}
  ENDPT {cycle_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.144}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {-0.627}
  END_SLK_CLC
  SLK -0.627
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.698} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.573} { 0.000} {0.834} {1230.439} { 0.644} { 1.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.627} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.614} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.598} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.596} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.578} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.056} {-0.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {global_state_reg[0]} {CK}
  ENDPT {global_state_reg[0]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.129}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.256}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {-0.611}
  END_SLK_CLC
  SLK -0.611
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.682} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.573} { 0.000} {0.834} {1230.439} { 0.644} { 1.256} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.611} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.599} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.582} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.580} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.562} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.056} {-0.555} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]14} {CK}
  ENDPT {weight_reg_reg[1]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.159}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.681}
    {} {Slack Time} {-0.609}
  END_SLK_CLC
  SLK -0.609
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.680} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.610} { 0.000} {0.846} {1230.439} { 0.681} { 1.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.609} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.596} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.579} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.574} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.556} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.061} {-0.548} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><10]} {CK}
  ENDPT {result_reg_reg[3><10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.711}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.843}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.237}
    {} {Slack Time} {-0.606}
  END_SLK_CLC
  SLK -0.606
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.677} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.166} { 0.000} {0.488} {1230.439} { 0.237} { 0.843} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.606} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.593} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.577} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.575} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.556} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.061} {-0.545} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><11]} {CK}
  ENDPT {result_reg_reg[3><11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.711}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.843}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.237}
    {} {Slack Time} {-0.606}
  END_SLK_CLC
  SLK -0.606
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.677} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.166} { 0.000} {0.488} {1230.439} { 0.237} { 0.843} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.606} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.593} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.577} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.575} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.556} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.061} {-0.545} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]7} {CK}
  ENDPT {acc_reg_out_reg[10]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.689}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.822}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.229}
    {} {Slack Time} {-0.593}
  END_SLK_CLC
  SLK -0.593
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.664} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.158} { 0.000} {0.470} {1230.439} { 0.229} { 0.822} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.593} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.580} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.563} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.562} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.543} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><10]} {CK}
  ENDPT {result_reg_reg[1><10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.689}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.822}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.229}
    {} {Slack Time} {-0.593}
  END_SLK_CLC
  SLK -0.593
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.664} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.158} { 0.000} {0.470} {1230.439} { 0.229} { 0.822} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.593} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.580} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.563} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.561} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.543} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} {-0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]14} {CK}
  ENDPT {weight_reg_reg[0]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.164}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.700}
    {} {Slack Time} {-0.593}
  END_SLK_CLC
  SLK -0.593
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.664} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.629} { 0.000} {0.850} {1230.439} { 0.700} { 1.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.593} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.580} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.563} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.558} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.540} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.017} {133.580} { 0.058} {-0.535} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]14} {CK}
  ENDPT {weight_reg_reg[3]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.164}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.700}
    {} {Slack Time} {-0.592}
  END_SLK_CLC
  SLK -0.592
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.663} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.629} { 0.000} {0.850} {1230.439} { 0.700} { 1.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.592} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.579} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.563} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.557} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.539} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.017} {133.580} { 0.057} {-0.535} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]14} {CK}
  ENDPT {x_reg_out_reg[0]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.164}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.700}
    {} {Slack Time} {-0.592}
  END_SLK_CLC
  SLK -0.592
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.663} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.629} { 0.000} {0.850} {1230.439} { 0.700} { 1.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.592} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.579} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.562} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.557} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.539} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.017} {133.580} { 0.057} {-0.535} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]14} {CK}
  ENDPT {weight_reg_reg[4]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.164}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.701}
    {} {Slack Time} {-0.590}
  END_SLK_CLC
  SLK -0.590
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.661} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.630} { 0.000} {0.850} {1230.439} { 0.701} { 1.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.590} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.578} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.561} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.556} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.537} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.016} {133.580} { 0.056} {-0.534} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]10} {CK}
  ENDPT {x_reg_out_reg[0]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.167}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.710}
    {} {Slack Time} {-0.589}
  END_SLK_CLC
  SLK -0.589
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.660} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.639} { 0.000} {0.852} {1230.439} { 0.710} { 1.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.589} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.576} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.560} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.555} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.535} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.528} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137
PATH 138
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]14} {CK}
  ENDPT {x_reg_out_reg[1]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.164}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.700}
    {} {Slack Time} {-0.589}
  END_SLK_CLC
  SLK -0.589
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.660} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.629} { 0.000} {0.850} {1230.439} { 0.700} { 1.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.589} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.576} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.560} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.555} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.536} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.015} {133.580} { 0.055} {-0.535} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 138
PATH 139
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]10} {CK}
  ENDPT {x_reg_out_reg[1]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.169}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.301}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.720}
    {} {Slack Time} {-0.582}
  END_SLK_CLC
  SLK -0.582
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.653} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.649} { 0.000} {0.854} {1230.439} { 0.720} { 1.301} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.582} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.569} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.552} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.547} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.527} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 139
PATH 140
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]10} {CK}
  ENDPT {x_reg_out_reg[2]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.171}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.304}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.729}
    {} {Slack Time} {-0.575}
  END_SLK_CLC
  SLK -0.575
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.646} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.658} { 0.000} {0.856} {1230.439} { 0.729} { 1.304} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.575} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.562} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.545} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.540} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.520} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.513} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 140
PATH 141
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><9]} {CK}
  ENDPT {result_reg_reg[1><9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.657}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.790}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {-0.572}
  END_SLK_CLC
  SLK -0.572
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.643} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.147} { 0.000} {0.445} {1230.439} { 0.218} { 0.790} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.572} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.559} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.542} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.541} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.522} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} {-0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 141
PATH 142
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]7} {CK}
  ENDPT {acc_reg_out_reg[9]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.657}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.790}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {-0.572}
  END_SLK_CLC
  SLK -0.572
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.643} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.147} { 0.000} {0.445} {1230.439} { 0.218} { 0.790} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.572} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.559} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.542} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.541} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.522} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} {-0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 142
PATH 143
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><7]} {CK}
  ENDPT {result_reg_reg[1><7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.657}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.790}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {-0.572}
  END_SLK_CLC
  SLK -0.572
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.643} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.147} { 0.000} {0.445} {1230.439} { 0.218} { 0.790} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.572} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.559} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.542} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.541} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.522} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} {-0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 143
PATH 144
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]10} {CK}
  ENDPT {weight_reg_reg[0]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.172}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.304}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.733}
    {} {Slack Time} {-0.571}
  END_SLK_CLC
  SLK -0.571
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.642} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.662} { 0.000} {0.856} {1230.439} { 0.733} { 1.304} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.571} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.558} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.542} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.537} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.517} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 144
PATH 145
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]10} {CK}
  ENDPT {x_reg_out_reg[3]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.173}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.305}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.736}
    {} {Slack Time} {-0.569}
  END_SLK_CLC
  SLK -0.569
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.640} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.665} { 0.000} {0.857} {1230.439} { 0.736} { 1.305} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.569} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.556} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.540} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.534} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.515} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.508} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 145
PATH 146
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]10} {CK}
  ENDPT {x_reg_out_reg[4]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.173}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.306}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.739}
    {} {Slack Time} {-0.566}
  END_SLK_CLC
  SLK -0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.637} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.668} { 0.000} {0.857} {1230.439} { 0.739} { 1.306} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.566} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.554} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.537} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.532} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.512} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.505} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 146
PATH 147
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]10} {CK}
  ENDPT {x_reg_out_reg[5]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.174}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.306}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.742}
    {} {Slack Time} {-0.564}
  END_SLK_CLC
  SLK -0.564
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.635} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.671} { 0.000} {0.858} {1230.439} { 0.742} { 1.306} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.564} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.552} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.535} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.530} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.510} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.503} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 147
PATH 148
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]7} {CK}
  ENDPT {acc_reg_out_reg[7]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.639}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.772}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.212}
    {} {Slack Time} {-0.559}
  END_SLK_CLC
  SLK -0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.630} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.141} { 0.000} {0.430} {1230.439} { 0.212} { 0.772} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.559} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.547} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.530} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.528} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.510} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} {-0.497} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 148
PATH 149
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]10} {CK}
  ENDPT {x_reg_out_reg[6]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.175}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.308}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.749}
    {} {Slack Time} {-0.559}
  END_SLK_CLC
  SLK -0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.630} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.678} { 0.000} {0.859} {1230.439} { 0.749} { 1.308} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.559} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.546} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.529} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.524} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.505} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.497} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 149
PATH 150
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]10} {CK}
  ENDPT {weight_reg_reg[1]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.176}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.308}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.751}
    {} {Slack Time} {-0.557}
  END_SLK_CLC
  SLK -0.557
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.628} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.680} { 0.000} {0.859} {1230.439} { 0.751} { 1.308} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.557} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.544} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.527} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.522} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.503} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.496} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 150
PATH 151
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]7} {CK}
  ENDPT {acc_reg_out_reg[8]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.629}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.762}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.209}
    {} {Slack Time} {-0.553}
  END_SLK_CLC
  SLK -0.553
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.624} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.138} { 0.000} {0.422} {1230.439} { 0.209} { 0.762} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.553} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.540} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.523} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.521} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.503} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} {-0.490} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 151
PATH 152
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]10} {CK}
  ENDPT {x_reg_out_reg[7]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.177}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.309}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.760}
    {} {Slack Time} {-0.549}
  END_SLK_CLC
  SLK -0.549
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.620} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.689} { 0.000} {0.860} {1230.439} { 0.760} { 1.309} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.549} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.537} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.520} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.515} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.495} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.488} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 152
PATH 153
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]13} {CK}
  ENDPT {acc_reg_out_reg[1]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.773}
    {} {Slack Time} {-0.538}
  END_SLK_CLC
  SLK -0.538
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.609} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.702} { 0.000} {0.862} {1230.439} { 0.773} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.538} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.525} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.508} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.503} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.483} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.477} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 153
PATH 154
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]7} {CK}
  ENDPT {acc_reg_out_reg[6]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.601}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.734}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.201}
    {} {Slack Time} {-0.533}
  END_SLK_CLC
  SLK -0.533
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.604} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.130} { 0.000} {0.400} {1230.439} { 0.201} { 0.734} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.533} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.520} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.503} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.502} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.483} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} {-0.471} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 154
PATH 155
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]13} {CK}
  ENDPT {weight_reg_reg[0]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.780}
    {} {Slack Time} {-0.531}
  END_SLK_CLC
  SLK -0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.602} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.709} { 0.000} {0.862} {1230.439} { 0.780} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.531} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.518} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.502} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.497} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.477} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.470} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 155
PATH 156
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]13} {CK}
  ENDPT {acc_reg_out_reg[2]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.783}
    {} {Slack Time} {-0.531}
  END_SLK_CLC
  SLK -0.531
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.602} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.712} { 0.000} {0.864} {1230.439} { 0.783} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.531} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.518} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.501} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.496} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.476} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.470} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 156
PATH 157
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]9} {CK}
  ENDPT {acc_reg_out_reg[0]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.786}
    {} {Slack Time} {-0.525}
  END_SLK_CLC
  SLK -0.525
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.596} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.715} { 0.000} {0.862} {1230.439} { 0.786} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.525} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.512} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.496} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.490} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.471} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.464} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 157
PATH 158
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]9} {CK}
  ENDPT {acc_reg_out_reg[3]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.788}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.717} { 0.000} {0.862} {1230.439} { 0.788} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.512} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.495} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.490} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.062} {-0.462} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 158
PATH 159
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]9} {CK}
  ENDPT {acc_reg_out_reg[1]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.787}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.716} { 0.000} {0.862} {1230.439} { 0.787} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.495} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.490} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.463} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 159
PATH 160
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]9} {CK}
  ENDPT {acc_reg_out_reg[5]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.788}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.717} { 0.000} {0.862} {1230.439} { 0.788} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.495} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.490} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.062} {-0.462} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 160
PATH 161
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]9} {CK}
  ENDPT {acc_reg_out_reg[2]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.787}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.716} { 0.000} {0.862} {1230.439} { 0.787} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.495} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.490} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.463} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 161
PATH 162
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]13} {CK}
  ENDPT {acc_reg_out_reg[0]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.184}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.316}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.792}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.721} { 0.000} {0.866} {1230.439} { 0.792} { 1.316} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.495} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.463} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 162
PATH 163
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]10} {CK}
  ENDPT {weight_reg_reg[7]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.788}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.717} { 0.000} {0.862} {1230.439} { 0.788} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.495} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.462} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 163
PATH 164
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]10} {CK}
  ENDPT {weight_reg_reg[6]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.788}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.717} { 0.000} {0.862} {1230.439} { 0.788} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.495} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.462} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 164
PATH 165
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]10} {CK}
  ENDPT {weight_reg_reg[5]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.788}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.717} { 0.000} {0.862} {1230.439} { 0.788} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.495} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.462} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 165
PATH 166
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]9} {CK}
  ENDPT {acc_reg_out_reg[4]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.788}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.717} { 0.000} {0.862} {1230.439} { 0.788} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.495} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.462} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 166
PATH 167
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]10} {CK}
  ENDPT {weight_reg_reg[4]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.787}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.716} { 0.000} {0.862} {1230.439} { 0.787} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.495} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.463} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 167
PATH 168
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]10} {CK}
  ENDPT {weight_reg_reg[3]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.787}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.716} { 0.000} {0.862} {1230.439} { 0.787} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.495} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.463} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 168
PATH 169
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]9} {CK}
  ENDPT {acc_reg_out_reg[8]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.718} { 0.000} {0.862} {1230.439} { 0.789} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.494} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.063} {-0.461} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 169
PATH 170
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]10} {CK}
  ENDPT {weight_reg_reg[2]10} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.787}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.716} { 0.000} {0.862} {1230.439} { 0.787} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.494} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.470} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.463} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 170
PATH 171
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]9} {CK}
  ENDPT {acc_reg_out_reg[9]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.718} { 0.000} {0.862} {1230.439} { 0.789} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.494} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.469} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.063} {-0.461} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 171
PATH 172
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]9} {CK}
  ENDPT {acc_reg_out_reg[7]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.718} { 0.000} {0.862} {1230.439} { 0.789} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.494} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.469} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.062} {-0.461} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 172
PATH 173
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]9} {CK}
  ENDPT {acc_reg_out_reg[6]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.788}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.717} { 0.000} {0.862} {1230.439} { 0.788} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.494} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.469} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.062} {-0.461} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 173
PATH 174
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]9} {CK}
  ENDPT {acc_reg_out_reg[10]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {-0.524}
  END_SLK_CLC
  SLK -0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.595} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.718} { 0.000} {0.862} {1230.439} { 0.789} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.524} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.494} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.469} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.461} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 174
PATH 175
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]9} {CK}
  ENDPT {acc_reg_out_reg[13]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {-0.523}
  END_SLK_CLC
  SLK -0.523
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.594} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.718} { 0.000} {0.862} {1230.439} { 0.789} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.523} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.494} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.469} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.461} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 175
PATH 176
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]9} {CK}
  ENDPT {acc_reg_out_reg[14]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {-0.523}
  END_SLK_CLC
  SLK -0.523
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.594} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.719} { 0.000} {0.862} {1230.439} { 0.789} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.523} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.494} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.469} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.460} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 176
PATH 177
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]9} {CK}
  ENDPT {acc_reg_out_reg[12]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {-0.523}
  END_SLK_CLC
  SLK -0.523
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.594} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.719} { 0.000} {0.862} {1230.439} { 0.789} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.523} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.494} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.469} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.460} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 177
PATH 178
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]9} {CK}
  ENDPT {acc_reg_out_reg[11]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {-0.523}
  END_SLK_CLC
  SLK -0.523
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.594} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.718} { 0.000} {0.862} {1230.439} { 0.789} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.523} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.511} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.494} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.469} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.063} {-0.461} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 178
PATH 179
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]13} {CK}
  ENDPT {weight_reg_reg[2]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.788}
    {} {Slack Time} {-0.523}
  END_SLK_CLC
  SLK -0.523
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.594} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.717} { 0.000} {0.862} {1230.439} { 0.788} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.523} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.510} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.493} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.488} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.469} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.462} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 179
PATH 180
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]13} {CK}
  ENDPT {weight_reg_reg[1]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {-0.522}
  END_SLK_CLC
  SLK -0.522
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.593} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.718} { 0.000} {0.862} {1230.439} { 0.789} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.522} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.509} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.492} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.487} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.467} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.460} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 180
PATH 181
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><6]} {CK}
  ENDPT {result_reg_reg[1><6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.580}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.713}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.195}
    {} {Slack Time} {-0.518}
  END_SLK_CLC
  SLK -0.518
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.589} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.124} { 0.000} {0.383} {1230.439} { 0.195} { 0.713} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.518} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.505} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.488} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.487} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.468} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} {-0.455} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 181
PATH 182
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]13} {CK}
  ENDPT {weight_reg_reg[3]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.795}
    {} {Slack Time} {-0.515}
  END_SLK_CLC
  SLK -0.515
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.586} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.724} { 0.000} {0.862} {1230.439} { 0.795} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.515} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.502} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.486} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.481} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.461} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.454} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 182
PATH 183
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]13} {CK}
  ENDPT {x_reg_out_reg[0]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.310}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.795}
    {} {Slack Time} {-0.515}
  END_SLK_CLC
  SLK -0.515
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.586} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.724} { 0.000} {0.862} {1230.439} { 0.795} { 1.310} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.515} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.502} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.485} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.480} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.461} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.017} {134.460} { 0.060} {-0.454} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 183
PATH 184
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]13} {CK}
  ENDPT {acc_reg_out_reg[3]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.186}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.800}
    {} {Slack Time} {-0.514}
  END_SLK_CLC
  SLK -0.514
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.585} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.729} { 0.000} {0.867} {1230.439} { 0.800} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.514} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.501} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.485} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.464} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.058} {-0.456} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 184
PATH 185
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]14} {CK}
  ENDPT {x_reg_out_reg[3]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.319}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.807}
    {} {Slack Time} {-0.512}
  END_SLK_CLC
  SLK -0.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.583} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.736} { 0.000} {0.868} {1230.439} { 0.807} { 1.319} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.512} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.500} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.483} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.478} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.458} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.451} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 185
PATH 186
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]14} {CK}
  ENDPT {x_reg_out_reg[4]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.319}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.807}
    {} {Slack Time} {-0.512}
  END_SLK_CLC
  SLK -0.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.583} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.736} { 0.000} {0.868} {1230.439} { 0.807} { 1.319} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.512} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.500} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.483} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.478} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.458} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.451} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 186
PATH 187
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]14} {CK}
  ENDPT {weight_reg_reg[5]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.319}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.807}
    {} {Slack Time} {-0.512}
  END_SLK_CLC
  SLK -0.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.583} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.736} { 0.000} {0.868} {1230.439} { 0.807} { 1.319} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.512} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.500} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.483} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.478} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.458} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.451} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 187
PATH 188
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]9} {CK}
  ENDPT {x_reg_out_reg[1]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.799}
    {} {Slack Time} {-0.512}
  END_SLK_CLC
  SLK -0.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.583} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.728} { 0.000} {0.862} {1230.439} { 0.799} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.512} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.499} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.482} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.477} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.457} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.450} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 188
PATH 189
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]14} {CK}
  ENDPT {x_reg_out_reg[5]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.319}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.808}
    {} {Slack Time} {-0.512}
  END_SLK_CLC
  SLK -0.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.583} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.737} { 0.000} {0.868} {1230.439} { 0.808} { 1.319} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.512} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.499} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.482} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.477} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.457} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.450} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 189
PATH 190
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><8]} {CK}
  ENDPT {result_reg_reg[1><8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.571}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.704}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {-0.511}
  END_SLK_CLC
  SLK -0.511
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.582} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.122} { 0.000} {0.376} {1230.439} { 0.193} { 0.704} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.511} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.498} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.482} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.480} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.462} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} {-0.449} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 190
PATH 191
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]9} {CK}
  ENDPT {x_reg_out_reg[0]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {-0.509}
  END_SLK_CLC
  SLK -0.509
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.580} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.731} { 0.000} {0.862} {1230.439} { 0.802} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.509} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.496} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.480} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.475} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.455} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.448} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 191
PATH 192
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]13} {CK}
  ENDPT {acc_reg_out_reg[4]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Removal} {1.185}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.309}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.800}
    {} {Slack Time} {-0.509}
  END_SLK_CLC
  SLK -0.509
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.580} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.729} { 0.000} {0.867} {1230.439} { 0.800} { 1.309} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.509} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.496} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.479} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.477} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.459} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.053} {-0.456} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 192
PATH 193
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]9} {CK}
  ENDPT {x_reg_out_reg[2]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.803}
    {} {Slack Time} {-0.508}
  END_SLK_CLC
  SLK -0.508
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.579} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.732} { 0.000} {0.862} {1230.439} { 0.803} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.508} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.495} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.479} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.474} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.454} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.447} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 193
PATH 194
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]9} {CK}
  ENDPT {x_reg_out_reg[3]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.805}
    {} {Slack Time} {-0.506}
  END_SLK_CLC
  SLK -0.506
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.577} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.734} { 0.000} {0.861} {1230.439} { 0.805} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.506} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.494} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.477} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.472} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.452} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.445} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 194
PATH 195
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]14} {CK}
  ENDPT {weight_reg_reg[7]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.316}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.810}
    {} {Slack Time} {-0.506}
  END_SLK_CLC
  SLK -0.506
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.577} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.739} { 0.000} {0.869} {1230.439} { 0.810} { 1.316} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.506} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.493} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.476} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.475} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.456} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.058} {-0.448} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 195
PATH 196
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]9} {CK}
  ENDPT {x_reg_out_reg[4]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.806}
    {} {Slack Time} {-0.505}
  END_SLK_CLC
  SLK -0.505
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.576} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.735} { 0.000} {0.861} {1230.439} { 0.806} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.505} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.492} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.476} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.471} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.451} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.062} {-0.443} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 196
PATH 197
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]14} {CK}
  ENDPT {x_reg_out_reg[2]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {1.187}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.807}
    {} {Slack Time} {-0.505}
  END_SLK_CLC
  SLK -0.505
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.576} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.736} { 0.000} {0.868} {1230.439} { 0.807} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.505} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.492} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.475} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} {-0.470} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} {-0.452} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.014} {133.580} { 0.054} {-0.451} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 197
PATH 198
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]9} {CK}
  ENDPT {weight_reg_reg[1]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.808}
    {} {Slack Time} {-0.503}
  END_SLK_CLC
  SLK -0.503
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.574} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.737} { 0.000} {0.861} {1230.439} { 0.808} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.503} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.490} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.473} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.468} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.449} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.062} {-0.441} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 198
PATH 199
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]9} {CK}
  ENDPT {weight_reg_reg[0]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.808}
    {} {Slack Time} {-0.503}
  END_SLK_CLC
  SLK -0.503
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.574} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.737} { 0.000} {0.861} {1230.439} { 0.808} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.503} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.490} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.473} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.468} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.448} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} {-0.441} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 199
PATH 200
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]9} {CK}
  ENDPT {x_reg_out_reg[5]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.809}
    {} {Slack Time} {-0.502}
  END_SLK_CLC
  SLK -0.502
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.573} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.738} { 0.000} {0.861} {1230.439} { 0.809} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.502} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.490} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.473} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.468} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.448} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.062} {-0.440} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 200
PATH 201
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]9} {CK}
  ENDPT {x_reg_out_reg[6]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.810}
    {} {Slack Time} {-0.501}
  END_SLK_CLC
  SLK -0.501
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.572} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.739} { 0.000} {0.861} {1230.439} { 0.810} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.501} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.488} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.471} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.466} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.447} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.062} {-0.439} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 201
PATH 202
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]14} {CK}
  ENDPT {weight_reg_reg[6]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.188}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.817}
    {} {Slack Time} {-0.501}
  END_SLK_CLC
  SLK -0.501
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.572} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.746} { 0.000} {0.869} {1230.439} { 0.817} { 1.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.501} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.488} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.471} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.470} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.451} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.058} {-0.443} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 202
PATH 203
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]9} {CK}
  ENDPT {x_reg_out_reg[7]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.812}
    {} {Slack Time} {-0.500}
  END_SLK_CLC
  SLK -0.500
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.571} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.741} { 0.000} {0.861} {1230.439} { 0.812} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.500} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.487} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.470} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.465} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.446} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.062} {-0.438} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 203
PATH 204
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]12} {CK}
  ENDPT {acc_reg_out_reg[1]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.814}
    {} {Slack Time} {-0.498}
  END_SLK_CLC
  SLK -0.498
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.569} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.743} { 0.000} {0.861} {1230.439} { 0.814} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.498} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.485} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.468} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.443} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.062} {-0.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 204
PATH 205
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]14} {CK}
  ENDPT {x_reg_out_reg[7]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.189}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.318}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.498}
  END_SLK_CLC
  SLK -0.498
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.569} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.870} {1230.439} { 0.820} { 1.318} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.498} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.485} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.468} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.467} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.448} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.058} {-0.440} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 205
PATH 206
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]12} {CK}
  ENDPT {acc_reg_out_reg[2]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.816}
    {} {Slack Time} {-0.497}
  END_SLK_CLC
  SLK -0.497
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.568} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.745} { 0.000} {0.861} {1230.439} { 0.816} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.497} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.484} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.467} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.465} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.447} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.433} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 206
PATH 207
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]12} {CK}
  ENDPT {weight_reg_reg[0]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.816}
    {} {Slack Time} {-0.497}
  END_SLK_CLC
  SLK -0.497
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.568} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.745} { 0.000} {0.861} {1230.439} { 0.816} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.497} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.484} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.467} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.462} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.442} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.433} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 207
PATH 208
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]8} {CK}
  ENDPT {weight_reg_reg[0]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.816}
    {} {Slack Time} {-0.497}
  END_SLK_CLC
  SLK -0.497
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.568} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.745} { 0.000} {0.861} {1230.439} { 0.816} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.497} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.484} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.467} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.462} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.442} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.433} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 208
PATH 209
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]12} {CK}
  ENDPT {weight_reg_reg[2]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.817}
    {} {Slack Time} {-0.496}
  END_SLK_CLC
  SLK -0.496
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.567} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.746} { 0.000} {0.861} {1230.439} { 0.817} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.496} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.467} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.462} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.442} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.433} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 209
PATH 210
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]8} {CK}
  ENDPT {acc_reg_out_reg[1]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.816}
    {} {Slack Time} {-0.496}
  END_SLK_CLC
  SLK -0.496
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.567} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.745} { 0.000} {0.861} {1230.439} { 0.816} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.496} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.467} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.462} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.442} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.433} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 210
PATH 211
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]12} {CK}
  ENDPT {acc_reg_out_reg[0]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.817}
    {} {Slack Time} {-0.496}
  END_SLK_CLC
  SLK -0.496
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.567} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.746} { 0.000} {0.861} {1230.439} { 0.817} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.496} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.467} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.465} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.446} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.013} { 0.000} {0.019} {124.925} { 0.063} {-0.433} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 211
PATH 212
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]12} {CK}
  ENDPT {x_reg_out_reg[0]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.817}
    {} {Slack Time} {-0.496}
  END_SLK_CLC
  SLK -0.496
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.567} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.746} { 0.000} {0.861} {1230.439} { 0.817} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.496} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.442} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 212
PATH 213
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]8} {CK}
  ENDPT {acc_reg_out_reg[2]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.816}
    {} {Slack Time} {-0.496}
  END_SLK_CLC
  SLK -0.496
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.567} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.745} { 0.000} {0.861} {1230.439} { 0.816} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.496} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.063} {-0.433} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 213
PATH 214
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]8} {CK}
  ENDPT {x_reg_out_reg[0]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.817}
    {} {Slack Time} {-0.496}
  END_SLK_CLC
  SLK -0.496
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.567} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.746} { 0.000} {0.861} {1230.439} { 0.817} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.496} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 214
PATH 215
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]8} {CK}
  ENDPT {x_reg_out_reg[2]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.496}
  END_SLK_CLC
  SLK -0.496
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.567} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.496} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 215
PATH 216
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]9} {CK}
  ENDPT {weight_reg_reg[3]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.496}
  END_SLK_CLC
  SLK -0.496
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.567} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.496} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 216
PATH 217
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]8} {CK}
  ENDPT {x_reg_out_reg[1]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 217
PATH 218
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]8} {CK}
  ENDPT {x_reg_out_reg[6]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 218
PATH 219
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]8} {CK}
  ENDPT {x_reg_out_reg[3]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 219
PATH 220
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]8} {CK}
  ENDPT {x_reg_out_reg[5]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 220
PATH 221
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]9} {CK}
  ENDPT {weight_reg_reg[2]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 221
PATH 222
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]8} {CK}
  ENDPT {weight_reg_reg[1]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.817}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.817} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 222
PATH 223
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]8} {CK}
  ENDPT {acc_reg_out_reg[0]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.483} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.431} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 223
PATH 224
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]14} {CK}
  ENDPT {x_reg_out_reg[6]14} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.190}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.318}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.823}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.752} { 0.000} {0.871} {1230.439} { 0.823} { 1.318} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.464} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.446} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.058} {-0.438} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 224
PATH 225
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]12} {CK}
  ENDPT {weight_reg_reg[1]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.464} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.445} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.431} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 225
PATH 226
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]8} {CK}
  ENDPT {weight_reg_reg[2]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.431} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 226
PATH 227
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]12} {CK}
  ENDPT {weight_reg_reg[4]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.466} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 227
PATH 228
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]12} {CK}
  ENDPT {weight_reg_reg[3]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.460} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.441} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.431} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 228
PATH 229
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]12} {CK}
  ENDPT {x_reg_out_reg[1]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.445} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.431} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 229
PATH 230
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]12} {CK}
  ENDPT {acc_reg_out_reg[3]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.445} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.013} { 0.000} {0.019} {124.925} { 0.063} {-0.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 230
PATH 231
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]12} {CK}
  ENDPT {weight_reg_reg[7]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.445} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 231
PATH 232
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]12} {CK}
  ENDPT {weight_reg_reg[6]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.445} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.431} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 232
PATH 233
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]12} {CK}
  ENDPT {weight_reg_reg[5]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.444} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.431} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 233
PATH 234
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]8} {CK}
  ENDPT {x_reg_out_reg[4]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.444} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 234
PATH 235
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]12} {CK}
  ENDPT {x_reg_out_reg[2]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.444} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 235
PATH 236
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]12} {CK}
  ENDPT {x_reg_out_reg[3]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.444} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.065} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 236
PATH 237
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]8} {CK}
  ENDPT {x_reg_out_reg[7]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.495}
  END_SLK_CLC
  SLK -0.495
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.566} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.495} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.444} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 237
PATH 238
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]12} {CK}
  ENDPT {acc_reg_out_reg[4]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.818}
    {} {Slack Time} {-0.494}
  END_SLK_CLC
  SLK -0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.565} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.747} { 0.000} {0.861} {1230.439} { 0.818} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.494} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.444} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.013} { 0.000} {0.019} {124.925} { 0.063} {-0.431} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 238
PATH 239
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]12} {CK}
  ENDPT {x_reg_out_reg[5]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.494}
  END_SLK_CLC
  SLK -0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.565} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.862} {1230.439} { 0.820} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.494} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.481} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.444} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.065} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 239
PATH 240
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]12} {CK}
  ENDPT {x_reg_out_reg[7]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.494}
  END_SLK_CLC
  SLK -0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.565} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.862} {1230.439} { 0.820} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.494} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.481} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.444} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.065} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 240
PATH 241
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]12} {CK}
  ENDPT {x_reg_out_reg[6]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.494}
  END_SLK_CLC
  SLK -0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.565} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.861} {1230.439} { 0.820} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.494} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.481} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.444} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.065} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 241
PATH 242
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]12} {CK}
  ENDPT {x_reg_out_reg[4]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.494}
  END_SLK_CLC
  SLK -0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.565} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.861} {1230.439} { 0.820} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.494} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.481} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.444} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 242
PATH 243
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]8} {CK}
  ENDPT {weight_reg_reg[3]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.494}
  END_SLK_CLC
  SLK -0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.565} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.494} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.481} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.440} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} {-0.431} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 243
PATH 244
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]8} {CK}
  ENDPT {weight_reg_reg[5]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.494}
  END_SLK_CLC
  SLK -0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.565} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.494} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.481} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.440} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 244
PATH 245
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]8} {CK}
  ENDPT {weight_reg_reg[7]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.494}
  END_SLK_CLC
  SLK -0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.565} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.494} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.481} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.465} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.440} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 245
PATH 246
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]8} {CK}
  ENDPT {weight_reg_reg[4]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.494}
  END_SLK_CLC
  SLK -0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.565} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.861} {1230.439} { 0.820} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.494} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.481} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.464} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.439} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 246
PATH 247
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]8} {CK}
  ENDPT {acc_reg_out_reg[3]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.493}
  END_SLK_CLC
  SLK -0.493
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.564} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.862} {1230.439} { 0.820} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.493} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.480} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.464} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.439} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 247
PATH 248
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]9} {CK}
  ENDPT {weight_reg_reg[7]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.493}
  END_SLK_CLC
  SLK -0.493
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.564} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.493} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.480} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.463} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.458} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.439} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 248
PATH 249
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]9} {CK}
  ENDPT {weight_reg_reg[5]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.493}
  END_SLK_CLC
  SLK -0.493
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.564} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.493} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.480} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.463} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.458} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.439} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 249
PATH 250
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]9} {CK}
  ENDPT {weight_reg_reg[6]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.493}
  END_SLK_CLC
  SLK -0.493
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.564} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.493} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.480} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.463} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.458} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.439} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 250
PATH 251
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]9} {CK}
  ENDPT {weight_reg_reg[4]9} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.493}
  END_SLK_CLC
  SLK -0.493
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.564} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.493} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.480} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.463} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.458} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.439} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 251
PATH 252
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]12} {CK}
  ENDPT {acc_reg_out_reg[5]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.819}
    {} {Slack Time} {-0.493}
  END_SLK_CLC
  SLK -0.493
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.564} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.748} { 0.000} {0.861} {1230.439} { 0.819} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.493} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.480} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.463} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.443} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.019} {124.925} { 0.062} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 252
PATH 253
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]8} {CK}
  ENDPT {weight_reg_reg[6]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.822}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.751} { 0.000} {0.862} {1230.439} { 0.822} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.480} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.463} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.458} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.438} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.065} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 253
PATH 254
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]8} {CK}
  ENDPT {acc_reg_out_reg[4]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.480} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.463} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.458} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.438} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 254
PATH 255
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]13} {CK}
  ENDPT {weight_reg_reg[7]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.463} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.442} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 255
PATH 256
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]13} {CK}
  ENDPT {x_reg_out_reg[4]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.463} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.442} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 256
PATH 257
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]8} {CK}
  ENDPT {acc_reg_out_reg[6]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.822}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.751} { 0.000} {0.862} {1230.439} { 0.822} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.463} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.438} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.065} {-0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 257
PATH 258
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]8} {CK}
  ENDPT {acc_reg_out_reg[5]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.822}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.751} { 0.000} {0.862} {1230.439} { 0.822} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.463} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.438} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.065} {-0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 258
PATH 259
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]8} {CK}
  ENDPT {acc_reg_out_reg[7]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.822}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.751} { 0.000} {0.862} {1230.439} { 0.822} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.438} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.065} {-0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 259
PATH 260
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]13} {CK}
  ENDPT {weight_reg_reg[6]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.460} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.442} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 260
PATH 261
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]13} {CK}
  ENDPT {weight_reg_reg[5]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.460} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.442} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 261
PATH 262
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]13} {CK}
  ENDPT {x_reg_out_reg[3]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.460} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.442} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 262
PATH 263
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]13} {CK}
  ENDPT {x_reg_out_reg[6]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.862} {1230.439} { 0.820} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.460} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.442} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.019} {124.925} { 0.063} {-0.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 263
PATH 264
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]8} {CK}
  ENDPT {acc_reg_out_reg[8]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.822}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.752} { 0.000} {0.862} {1230.439} { 0.822} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.437} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.065} {-0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 264
PATH 265
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]12} {CK}
  ENDPT {acc_reg_out_reg[6]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.862} {1230.439} { 0.820} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.460} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.441} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.062} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 265
PATH 266
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]8} {CK}
  ENDPT {acc_reg_out_reg[15]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.314}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.823}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.752} { 0.000} {0.862} {1230.439} { 0.823} { 1.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.437} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} {-0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 266
PATH 267
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]8} {CK}
  ENDPT {acc_reg_out_reg[14]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.315}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.823}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.752} { 0.000} {0.862} {1230.439} { 0.823} { 1.315} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.437} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} {-0.426} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 267
PATH 268
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]8} {CK}
  ENDPT {acc_reg_out_reg[9]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.315}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.823}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.752} { 0.000} {0.862} {1230.439} { 0.823} { 1.315} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.437} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} {-0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 268
PATH 269
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]8} {CK}
  ENDPT {acc_reg_out_reg[12]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.315}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.823}
    {} {Slack Time} {-0.492}
  END_SLK_CLC
  SLK -0.492
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.563} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.752} { 0.000} {0.862} {1230.439} { 0.823} { 1.315} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.492} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.437} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} {-0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 269
PATH 270
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]8} {CK}
  ENDPT {acc_reg_out_reg[13]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.315}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.823}
    {} {Slack Time} {-0.491}
  END_SLK_CLC
  SLK -0.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.562} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.752} { 0.000} {0.862} {1230.439} { 0.823} { 1.315} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.491} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.437} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} {-0.426} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 270
PATH 271
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]8} {CK}
  ENDPT {acc_reg_out_reg[11]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.315}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.823}
    {} {Slack Time} {-0.491}
  END_SLK_CLC
  SLK -0.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.562} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.752} { 0.000} {0.862} {1230.439} { 0.823} { 1.315} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.491} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.437} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} {-0.426} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 271
PATH 272
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]8} {CK}
  ENDPT {acc_reg_out_reg[10]8} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Removal} {1.179}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.315}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.823}
    {} {Slack Time} {-0.491}
  END_SLK_CLC
  SLK -0.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.562} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.752} { 0.000} {0.862} {1230.439} { 0.823} { 1.315} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.491} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.479} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.437} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} {-0.426} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 272
PATH 273
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]12} {CK}
  ENDPT {acc_reg_out_reg[8]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.491}
  END_SLK_CLC
  SLK -0.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.562} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.862} {1230.439} { 0.820} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.491} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.478} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.460} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.441} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.062} {-0.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 273
PATH 274
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]13} {CK}
  ENDPT {x_reg_out_reg[7]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.491}
  END_SLK_CLC
  SLK -0.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.562} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.862} {1230.439} { 0.820} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.491} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.478} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.462} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.460} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.441} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.062} {-0.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 274
PATH 275
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]13} {CK}
  ENDPT {x_reg_out_reg[5]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.312}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.491}
  END_SLK_CLC
  SLK -0.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.562} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.312} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.491} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.478} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.461} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.441} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.062} {-0.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 275
PATH 276
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]12} {CK}
  ENDPT {acc_reg_out_reg[7]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.820}
    {} {Slack Time} {-0.491}
  END_SLK_CLC
  SLK -0.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.562} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.749} { 0.000} {0.861} {1230.439} { 0.820} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.491} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.478} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.461} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.441} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.011} { 0.000} {0.018} {124.925} { 0.061} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 276
PATH 277
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]7} {CK}
  ENDPT {acc_reg_out_reg[5]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.543}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.677}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.186}
    {} {Slack Time} {-0.491}
  END_SLK_CLC
  SLK -0.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.562} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.115} { 0.000} {0.354} {1230.439} { 0.186} { 0.677} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.491} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.478} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.461} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.460} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.441} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 277
PATH 278
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><5]} {CK}
  ENDPT {result_reg_reg[1><5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.543}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.676}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.186}
    {} {Slack Time} {-0.491}
  END_SLK_CLC
  SLK -0.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.562} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.115} { 0.000} {0.354} {1230.439} { 0.186} { 0.676} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.491} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.478} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.461} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.441} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 278
PATH 279
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]12} {CK}
  ENDPT {acc_reg_out_reg[9]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.310}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.489}
  END_SLK_CLC
  SLK -0.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.560} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.310} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.489} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.477} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.460} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.458} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.439} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} {-0.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 279
PATH 280
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]13} {CK}
  ENDPT {x_reg_out_reg[2]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.822}
    {} {Slack Time} {-0.489}
  END_SLK_CLC
  SLK -0.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.560} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.751} { 0.000} {0.862} {1230.439} { 0.822} { 1.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.489} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.477} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.460} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.455} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.435} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 280
PATH 281
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]12} {CK}
  ENDPT {acc_reg_out_reg[10]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.310}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.489}
  END_SLK_CLC
  SLK -0.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.560} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.310} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.489} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.476} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.460} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.458} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.439} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 281
PATH 282
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]12} {CK}
  ENDPT {acc_reg_out_reg[14]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.310}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.489}
  END_SLK_CLC
  SLK -0.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.560} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.310} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.489} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.476} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.459} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.439} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 282
PATH 283
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]12} {CK}
  ENDPT {acc_reg_out_reg[13]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.310}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.489}
  END_SLK_CLC
  SLK -0.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.560} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.310} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.489} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.476} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.459} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.439} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 283
PATH 284
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]13} {CK}
  ENDPT {acc_reg_out_reg[5]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Removal} {1.190}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.824}
    {} {Slack Time} {-0.489}
  END_SLK_CLC
  SLK -0.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.560} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.753} { 0.000} {0.871} {1230.439} { 0.824} { 1.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.489} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.476} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.459} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.439} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.053} {-0.436} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 284
PATH 285
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]13} {CK}
  ENDPT {x_reg_out_reg[1]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.310}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.822}
    {} {Slack Time} {-0.489}
  END_SLK_CLC
  SLK -0.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.560} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.751} { 0.000} {0.862} {1230.439} { 0.822} { 1.310} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.489} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.476} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.459} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.454} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.435} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 285
PATH 286
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]12} {CK}
  ENDPT {acc_reg_out_reg[15]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.310}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.489}
  END_SLK_CLC
  SLK -0.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.560} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.310} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.489} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.476} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.459} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.439} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 286
PATH 287
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]13} {CK}
  ENDPT {weight_reg_reg[4]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.310}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.822}
    {} {Slack Time} {-0.489}
  END_SLK_CLC
  SLK -0.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.560} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.751} { 0.000} {0.862} {1230.439} { 0.822} { 1.310} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.489} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.476} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.459} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} {-0.454} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} {-0.435} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 287
PATH 288
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]4} {CK}
  ENDPT {acc_reg_out_reg[15]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.309}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.821}
    {} {Slack Time} {-0.487}
  END_SLK_CLC
  SLK -0.487
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.558} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.750} { 0.000} {0.862} {1230.439} { 0.821} { 1.309} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.487} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.475} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.458} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.456} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.437} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.018} {124.925} { 0.059} {-0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 288
PATH 289
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]13} {CK}
  ENDPT {acc_reg_out_reg[6]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.191}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.833}
    {} {Slack Time} {-0.487}
  END_SLK_CLC
  SLK -0.487
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.558} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.762} { 0.000} {0.872} {1230.439} { 0.833} { 1.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.487} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.474} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.458} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.456} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.438} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.057} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 289
PATH 290
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]13} {CK}
  ENDPT {acc_reg_out_reg[7]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.191}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.833}
    {} {Slack Time} {-0.487}
  END_SLK_CLC
  SLK -0.487
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.558} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.762} { 0.000} {0.872} {1230.439} { 0.833} { 1.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.487} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.474} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.458} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.456} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.438} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.057} {-0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 290
PATH 291
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]13} {CK}
  ENDPT {acc_reg_out_reg[9]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.192}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.321}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.839}
    {} {Slack Time} {-0.482}
  END_SLK_CLC
  SLK -0.482
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.553} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.768} { 0.000} {0.873} {1230.439} { 0.839} { 1.321} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.482} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.469} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.452} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.450} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.432} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.057} {-0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 291
PATH 292
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]13} {CK}
  ENDPT {acc_reg_out_reg[8]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.192}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.321}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.839}
    {} {Slack Time} {-0.481}
  END_SLK_CLC
  SLK -0.481
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.552} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.768} { 0.000} {0.873} {1230.439} { 0.839} { 1.321} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.481} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.469} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.452} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.450} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.432} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.057} {-0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 292
PATH 293
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]13} {CK}
  ENDPT {acc_reg_out_reg[12]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.193}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.322}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.848}
    {} {Slack Time} {-0.473}
  END_SLK_CLC
  SLK -0.473
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.544} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.777} { 0.000} {0.873} {1230.439} { 0.848} { 1.322} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.473} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.444} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.442} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.424} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.057} {-0.416} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 293
PATH 294
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]13} {CK}
  ENDPT {acc_reg_out_reg[10]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Removal} {1.193}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.316}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.845}
    {} {Slack Time} {-0.472}
  END_SLK_CLC
  SLK -0.472
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.543} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.774} { 0.000} {0.873} {1230.439} { 0.845} { 1.316} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.472} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.442} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.440} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.421} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.053} {-0.419} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 294
PATH 295
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]13} {CK}
  ENDPT {acc_reg_out_reg[11]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.193}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.316}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.845}
    {} {Slack Time} {-0.471}
  END_SLK_CLC
  SLK -0.471
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.542} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.774} { 0.000} {0.873} {1230.439} { 0.845} { 1.316} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.471} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.442} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.440} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.421} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.419} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 295
PATH 296
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]7} {CK}
  ENDPT {acc_reg_out_reg[4]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.511}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.644}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.178}
    {} {Slack Time} {-0.466}
  END_SLK_CLC
  SLK -0.466
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.537} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.107} { 0.000} {0.328} {1230.439} { 0.178} { 0.644} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.466} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.453} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.437} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.435} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.416} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} {-0.404} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 296
PATH 297
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]13} {CK}
  ENDPT {acc_reg_out_reg[13]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.195}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.322}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.859}
    {} {Slack Time} {-0.464}
  END_SLK_CLC
  SLK -0.464
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.535} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.788} { 0.000} {0.874} {1230.439} { 0.859} { 1.322} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.464} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.451} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.434} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.433} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.414} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.407} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 297
PATH 298
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]13} {CK}
  ENDPT {acc_reg_out_reg[14]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.195}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.860}
    {} {Slack Time} {-0.463}
  END_SLK_CLC
  SLK -0.463
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.534} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.789} { 0.000} {0.875} {1230.439} { 0.860} { 1.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.463} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.450} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.433} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.431} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.413} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.406} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 298
PATH 299
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]5} {CK}
  ENDPT {acc_reg_out_reg[15]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.195}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.860}
    {} {Slack Time} {-0.462}
  END_SLK_CLC
  SLK -0.462
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.533} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.789} { 0.000} {0.875} {1230.439} { 0.860} { 1.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.462} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.450} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.433} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.431} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.413} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.406} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 299
PATH 300
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]13} {CK}
  ENDPT {acc_reg_out_reg[15]13} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.195}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.860}
    {} {Slack Time} {-0.462}
  END_SLK_CLC
  SLK -0.462
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.533} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.789} { 0.000} {0.875} {1230.439} { 0.860} { 1.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.462} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.449} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.433} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.431} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.413} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.405} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 300
PATH 301
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><4]} {CK}
  ENDPT {result_reg_reg[1><4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Removal} {0.495}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.629}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.174}
    {} {Slack Time} {-0.454}
  END_SLK_CLC
  SLK -0.454
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.525} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.103} { 0.000} {0.315} {1230.439} { 0.174} { 0.629} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.454} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.441} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.425} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.423} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.405} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} {-0.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 301
PATH 302
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]5} {CK}
  ENDPT {acc_reg_out_reg[14]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.196}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.319}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.874}
    {} {Slack Time} {-0.446}
  END_SLK_CLC
  SLK -0.446
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.517} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.803} { 0.000} {0.876} {1230.439} { 0.874} { 1.319} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.446} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.433} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.416} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.414} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.396} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.394} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 302
PATH 303
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]5} {CK}
  ENDPT {acc_reg_out_reg[13]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.197}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.878}
    {} {Slack Time} {-0.442}
  END_SLK_CLC
  SLK -0.442
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.513} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.807} { 0.000} {0.876} {1230.439} { 0.878} { 1.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.442} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.429} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.413} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.411} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.392} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.390} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 303
PATH 304
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]5} {CK}
  ENDPT {acc_reg_out_reg[12]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.197}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.885}
    {} {Slack Time} {-0.436}
  END_SLK_CLC
  SLK -0.436
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.507} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.814} { 0.000} {0.877} {1230.439} { 0.885} { 1.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.436} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.423} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.406} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.404} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.385} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.383} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 304
PATH 305
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]5} {CK}
  ENDPT {acc_reg_out_reg[11]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.197}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.888}
    {} {Slack Time} {-0.433}
  END_SLK_CLC
  SLK -0.433
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.504} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.817} { 0.000} {0.877} {1230.439} { 0.888} { 1.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.433} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.420} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.403} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.401} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.382} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.380} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 305
PATH 306
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]5} {CK}
  ENDPT {acc_reg_out_reg[10]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.198}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.892}
    {} {Slack Time} {-0.429}
  END_SLK_CLC
  SLK -0.429
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.500} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.821} { 0.000} {0.877} {1230.439} { 0.892} { 1.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.429} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.416} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.399} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.397} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.378} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 306
PATH 307
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]5} {CK}
  ENDPT {acc_reg_out_reg[9]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.198}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.892}
    {} {Slack Time} {-0.429}
  END_SLK_CLC
  SLK -0.429
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.500} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.821} { 0.000} {0.877} {1230.439} { 0.892} { 1.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.429} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.416} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.399} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.397} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.378} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 307
PATH 308
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]6} {CK}
  ENDPT {weight_reg_reg[7]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.198}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.321}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.902}
    {} {Slack Time} {-0.420}
  END_SLK_CLC
  SLK -0.420
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.491} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.831} { 0.000} {0.877} {1230.439} { 0.902} { 1.321} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.420} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.407} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.390} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.388} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.369} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.368} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 308
PATH 309
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]6} {CK}
  ENDPT {weight_reg_reg[6]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.198}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.321}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.902}
    {} {Slack Time} {-0.419}
  END_SLK_CLC
  SLK -0.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.490} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.831} { 0.000} {0.877} {1230.439} { 0.902} { 1.321} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.419} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.406} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.389} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.387} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.369} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.367} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 309
PATH 310
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]7} {CK}
  ENDPT {acc_reg_out_reg[0]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.454}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.583}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {-0.418}
  END_SLK_CLC
  SLK -0.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.489} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.094} { 0.000} {0.283} {1230.439} { 0.165} { 0.583} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.418} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.405} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.389} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.387} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.368} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.360} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 310
PATH 311
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]7} {CK}
  ENDPT {acc_reg_out_reg[1]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.454}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.583}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {-0.418}
  END_SLK_CLC
  SLK -0.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.489} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.094} { 0.000} {0.283} {1230.439} { 0.165} { 0.583} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.418} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.405} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.389} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.387} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.368} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.360} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 311
PATH 312
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]6} {CK}
  ENDPT {weight_reg_reg[5]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.199}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.322}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.911}
    {} {Slack Time} {-0.411}
  END_SLK_CLC
  SLK -0.411
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.482} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.840} { 0.000} {0.878} {1230.439} { 0.911} { 1.322} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.411} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.398} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.382} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.380} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.361} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.359} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 312
PATH 313
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]6} {CK}
  ENDPT {weight_reg_reg[4]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.199}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.322}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.912}
    {} {Slack Time} {-0.410}
  END_SLK_CLC
  SLK -0.410
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.481} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.841} { 0.000} {0.878} {1230.439} { 0.912} { 1.322} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.410} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.397} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.380} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.378} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.360} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.358} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 313
PATH 314
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]6} {CK}
  ENDPT {weight_reg_reg[3]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.199}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.322}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.915}
    {} {Slack Time} {-0.407}
  END_SLK_CLC
  SLK -0.407
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.478} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.844} { 0.000} {0.878} {1230.439} { 0.915} { 1.322} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.407} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.394} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.378} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.376} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.357} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.355} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 314
PATH 315
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><0]} {CK}
  ENDPT {result_reg_reg[1><0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.437}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.566}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.161}
    {} {Slack Time} {-0.405}
  END_SLK_CLC
  SLK -0.405
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.476} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.090} { 0.000} {0.269} {1230.439} { 0.161} { 0.566} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.405} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.392} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.375} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.374} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.354} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.346} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 315
PATH 316
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]5} {CK}
  ENDPT {acc_reg_out_reg[2]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.200}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.326}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.923}
    {} {Slack Time} {-0.403}
  END_SLK_CLC
  SLK -0.403
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.474} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.852} { 0.000} {0.879} {1230.439} { 0.923} { 1.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.403} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.391} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.374} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.372} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.352} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.055} {-0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 316
PATH 317
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]6} {CK}
  ENDPT {weight_reg_reg[2]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.200}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.920}
    {} {Slack Time} {-0.403}
  END_SLK_CLC
  SLK -0.403
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.474} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.849} { 0.000} {0.879} {1230.439} { 0.920} { 1.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.403} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.390} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.374} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.372} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.352} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.001} { 0.000} {0.014} {131.838} { 0.052} {-0.351} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 317
PATH 318
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]6} {CK}
  ENDPT {x_reg_out_reg[6]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {1.200}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.325}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.923}
    {} {Slack Time} {-0.402}
  END_SLK_CLC
  SLK -0.402
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.473} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.852} { 0.000} {0.879} {1230.439} { 0.923} { 1.325} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.402} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.389} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.372} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.371} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.350} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.015} {131.838} { 0.053} {-0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 318
PATH 319
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]6} {CK}
  ENDPT {x_reg_out_reg[7]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {1.200}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.326}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.924}
    {} {Slack Time} {-0.402}
  END_SLK_CLC
  SLK -0.402
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.473} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.853} { 0.000} {0.879} {1230.439} { 0.924} { 1.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.402} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.389} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.372} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.370} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.350} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.054} {-0.347} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 319
PATH 320
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]6} {CK}
  ENDPT {weight_reg_reg[1]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {1.200}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.326}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.928}
    {} {Slack Time} {-0.397}
  END_SLK_CLC
  SLK -0.397
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.468} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.857} { 0.000} {0.879} {1230.439} { 0.928} { 1.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.397} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.385} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.368} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.366} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.346} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.054} {-0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 320
PATH 321
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]6} {CK}
  ENDPT {weight_reg_reg[0]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {1.200}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.326}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.928}
    {} {Slack Time} {-0.397}
  END_SLK_CLC
  SLK -0.397
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.468} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.857} { 0.000} {0.879} {1230.439} { 0.928} { 1.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.397} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.385} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.368} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.366} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.346} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.054} {-0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 321
PATH 322
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]6} {CK}
  ENDPT {x_reg_out_reg[3]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {1.200}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.326}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.928}
    {} {Slack Time} {-0.397}
  END_SLK_CLC
  SLK -0.397
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.468} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.857} { 0.000} {0.879} {1230.439} { 0.928} { 1.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.397} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.385} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.368} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.366} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.346} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.054} {-0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 322
PATH 323
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]6} {CK}
  ENDPT {x_reg_out_reg[1]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.200}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.928}
    {} {Slack Time} {-0.395}
  END_SLK_CLC
  SLK -0.395
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.466} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.857} { 0.000} {0.879} {1230.439} { 0.928} { 1.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.395} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.382} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.366} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.364} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.345} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.052} {-0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 323
PATH 324
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]6} {CK}
  ENDPT {x_reg_out_reg[5]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.327}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.933}
    {} {Slack Time} {-0.393}
  END_SLK_CLC
  SLK -0.393
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.464} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.863} { 0.000} {0.879} {1230.439} { 0.933} { 1.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.393} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.380} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.364} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.362} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.342} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} {-0.338} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 324
PATH 325
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]6} {CK}
  ENDPT {x_reg_out_reg[4]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.327}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.938}
    {} {Slack Time} {-0.389}
  END_SLK_CLC
  SLK -0.389
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.460} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.867} { 0.000} {0.879} {1230.439} { 0.938} { 1.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.389} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.376} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.360} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.358} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.338} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} {-0.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 325
PATH 326
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]2} {CK}
  ENDPT {acc_reg_out_reg[1]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.327}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.938}
    {} {Slack Time} {-0.389}
  END_SLK_CLC
  SLK -0.389
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.460} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.868} { 0.000} {0.879} {1230.439} { 0.938} { 1.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.389} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.376} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.359} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.358} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.338} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.005} { 0.000} {0.016} {132.770} { 0.055} {-0.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 326
PATH 327
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]2} {CK}
  ENDPT {weight_reg_reg[1]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.327}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.939}
    {} {Slack Time} {-0.388}
  END_SLK_CLC
  SLK -0.388
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.459} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.868} { 0.000} {0.879} {1230.439} { 0.939} { 1.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.388} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.375} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.358} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.336} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.055} {-0.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 327
PATH 328
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]2} {CK}
  ENDPT {x_reg_out_reg[0]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.326}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.938}
    {} {Slack Time} {-0.388}
  END_SLK_CLC
  SLK -0.388
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.459} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.868} { 0.000} {0.879} {1230.439} { 0.938} { 1.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.388} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.375} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.358} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.357} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.337} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.004} { 0.000} {0.016} {132.770} { 0.054} {-0.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 328
PATH 329
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]2} {CK}
  ENDPT {x_reg_out_reg[2]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.325}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.938}
    {} {Slack Time} {-0.387}
  END_SLK_CLC
  SLK -0.387
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.458} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.867} { 0.000} {0.879} {1230.439} { 0.938} { 1.325} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.387} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.374} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.358} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.337} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.016} {132.770} { 0.054} {-0.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 329
PATH 330
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]6} {CK}
  ENDPT {x_reg_out_reg[0]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.326}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.938}
    {} {Slack Time} {-0.387}
  END_SLK_CLC
  SLK -0.387
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.458} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.867} { 0.000} {0.879} {1230.439} { 0.938} { 1.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.387} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.374} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.358} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.337} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.016} {132.770} { 0.054} {-0.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 330
PATH 331
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]2} {CK}
  ENDPT {weight_reg_reg[4]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.324}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.938}
    {} {Slack Time} {-0.386}
  END_SLK_CLC
  SLK -0.386
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.457} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.867} { 0.000} {0.879} {1230.439} { 0.938} { 1.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.386} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.374} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.357} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.355} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.336} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.053} {-0.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 331
PATH 332
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]2} {CK}
  ENDPT {x_reg_out_reg[3]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.324}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.938}
    {} {Slack Time} {-0.386}
  END_SLK_CLC
  SLK -0.386
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.457} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.867} { 0.000} {0.879} {1230.439} { 0.938} { 1.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.386} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.374} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.357} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.355} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.336} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.053} {-0.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 332
PATH 333
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]2} {CK}
  ENDPT {x_reg_out_reg[1]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.324}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.938}
    {} {Slack Time} {-0.386}
  END_SLK_CLC
  SLK -0.386
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.457} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.867} { 0.000} {0.879} {1230.439} { 0.938} { 1.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.386} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.374} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.357} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.355} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.336} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.053} {-0.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 333
PATH 334
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]2} {CK}
  ENDPT {weight_reg_reg[2]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.327}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.940}
    {} {Slack Time} {-0.386}
  END_SLK_CLC
  SLK -0.386
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.457} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.869} { 0.000} {0.879} {1230.439} { 0.940} { 1.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.386} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.373} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.357} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.355} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.335} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.055} {-0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 334
PATH 335
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]6} {CK}
  ENDPT {x_reg_out_reg[2]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.324}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.938}
    {} {Slack Time} {-0.386}
  END_SLK_CLC
  SLK -0.386
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.457} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.867} { 0.000} {0.879} {1230.439} { 0.938} { 1.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.386} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.373} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.357} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.355} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.336} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.053} {-0.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 335
PATH 336
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]2} {CK}
  ENDPT {x_reg_out_reg[4]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.327}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.947}
    {} {Slack Time} {-0.380}
  END_SLK_CLC
  SLK -0.380
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.451} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.876} { 0.000} {0.880} {1230.439} { 0.947} { 1.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.380} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.367} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.351} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.349} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.329} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} {-0.325} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 336
PATH 337
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]2} {CK}
  ENDPT {weight_reg_reg[3]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.327}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.949}
    {} {Slack Time} {-0.378}
  END_SLK_CLC
  SLK -0.378
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.449} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.878} { 0.000} {0.880} {1230.439} { 0.949} { 1.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.378} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.365} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.348} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.347} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.326} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} {-0.323} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 337
PATH 338
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]2} {CK}
  ENDPT {weight_reg_reg[7]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.952}
    {} {Slack Time} {-0.375}
  END_SLK_CLC
  SLK -0.375
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.446} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.882} { 0.000} {0.880} {1230.439} { 0.952} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.375} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.362} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.346} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.344} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.324} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.056} {-0.320} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 338
PATH 339
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]2} {CK}
  ENDPT {weight_reg_reg[5]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.955}
    {} {Slack Time} {-0.373}
  END_SLK_CLC
  SLK -0.373
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.444} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.884} { 0.000} {0.880} {1230.439} { 0.955} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.373} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.360} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.344} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.342} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.322} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.056} {-0.318} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 339
PATH 340
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]1} {CK}
  ENDPT {acc_reg_out_reg[2]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.958}
    {} {Slack Time} {-0.370}
  END_SLK_CLC
  SLK -0.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.441} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.887} { 0.000} {0.880} {1230.439} { 0.958} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.370} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.358} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.341} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.339} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.319} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.056} {-0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 340
PATH 341
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]2} {CK}
  ENDPT {weight_reg_reg[0]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Removal} {1.185}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.309}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.938}
    {} {Slack Time} {-0.370}
  END_SLK_CLC
  SLK -0.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.441} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.867} { 0.000} {0.879} {1230.439} { 0.938} { 1.309} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.370} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.358} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.341} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.339} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.320} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.053} {-0.318} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 341
PATH 342
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]1} {CK}
  ENDPT {acc_reg_out_reg[4]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.959}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.888} { 0.000} {0.880} {1230.439} { 0.959} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.340} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.338} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.318} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.056} {-0.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 342
PATH 343
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]2} {CK}
  ENDPT {x_reg_out_reg[6]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.959}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.888} { 0.000} {0.880} {1230.439} { 0.959} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.340} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.338} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.318} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.056} {-0.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 343
PATH 344
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]1} {CK}
  ENDPT {acc_reg_out_reg[7]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.960}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.889} { 0.000} {0.880} {1230.439} { 0.960} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} {-0.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 344
PATH 345
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]1} {CK}
  ENDPT {acc_reg_out_reg[6]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.960}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.889} { 0.000} {0.880} {1230.439} { 0.960} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} {-0.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 345
PATH 346
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]1} {CK}
  ENDPT {acc_reg_out_reg[8]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.960}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.889} { 0.000} {0.880} {1230.439} { 0.960} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} {-0.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 346
PATH 347
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]1} {CK}
  ENDPT {acc_reg_out_reg[5]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.960}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.889} { 0.000} {0.880} {1230.439} { 0.960} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.056} {-0.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 347
PATH 348
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]1} {CK}
  ENDPT {acc_reg_out_reg[9]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.961}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.890} { 0.000} {0.880} {1230.439} { 0.961} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} {-0.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 348
PATH 349
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]1} {CK}
  ENDPT {acc_reg_out_reg[11]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.961}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.890} { 0.000} {0.880} {1230.439} { 0.961} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} {-0.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 349
PATH 350
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]1} {CK}
  ENDPT {acc_reg_out_reg[14]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.961}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.890} { 0.000} {0.880} {1230.439} { 0.961} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.057} {-0.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 350
PATH 351
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]1} {CK}
  ENDPT {acc_reg_out_reg[12]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.961}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.890} { 0.000} {0.880} {1230.439} { 0.961} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.057} {-0.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 351
PATH 352
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]1} {CK}
  ENDPT {acc_reg_out_reg[10]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.961}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.890} { 0.000} {0.880} {1230.439} { 0.961} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} {-0.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 352
PATH 353
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]2} {CK}
  ENDPT {weight_reg_reg[6]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.960}
    {} {Slack Time} {-0.369}
  END_SLK_CLC
  SLK -0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.440} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.889} { 0.000} {0.880} {1230.439} { 0.960} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.369} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.056} {-0.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 353
PATH 354
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]1} {CK}
  ENDPT {acc_reg_out_reg[13]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.961}
    {} {Slack Time} {-0.368}
  END_SLK_CLC
  SLK -0.368
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.439} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.890} { 0.000} {0.880} {1230.439} { 0.961} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.368} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} {-0.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 354
PATH 355
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]1} {CK}
  ENDPT {acc_reg_out_reg[3]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.960}
    {} {Slack Time} {-0.368}
  END_SLK_CLC
  SLK -0.368
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.439} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.889} { 0.000} {0.880} {1230.439} { 0.960} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.368} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.356} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.056} {-0.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 355
PATH 356
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]2} {CK}
  ENDPT {x_reg_out_reg[7]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.959}
    {} {Slack Time} {-0.368}
  END_SLK_CLC
  SLK -0.368
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.439} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.888} { 0.000} {0.880} {1230.439} { 0.959} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.368} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.355} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} {-0.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 356
PATH 357
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]2} {CK}
  ENDPT {x_reg_out_reg[5]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.959}
    {} {Slack Time} {-0.368}
  END_SLK_CLC
  SLK -0.368
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.439} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.888} { 0.000} {0.880} {1230.439} { 0.959} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.368} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.355} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.339} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.317} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} {-0.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 357
PATH 358
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]1} {CK}
  ENDPT {acc_reg_out_reg[1]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.963}
    {} {Slack Time} {-0.365}
  END_SLK_CLC
  SLK -0.365
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.436} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.892} { 0.000} {0.880} {1230.439} { 0.963} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.365} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.352} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.336} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.334} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.314} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.056} {-0.310} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 358
PATH 359
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><1]} {CK}
  ENDPT {result_reg_reg[1><1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.384}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.514}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {-0.364}
  END_SLK_CLC
  SLK -0.364
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.435} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.079} { 0.000} {0.227} {1230.439} { 0.150} { 0.514} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.364} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.351} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.334} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.333} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.313} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.305} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 359
PATH 360
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]5} {CK}
  ENDPT {acc_reg_out_reg[3]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.327}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.966}
    {} {Slack Time} {-0.361}
  END_SLK_CLC
  SLK -0.361
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.432} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.895} { 0.000} {0.880} {1230.439} { 0.966} { 1.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.361} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.348} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.332} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.330} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.310} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.055} {-0.306} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 360
PATH 361
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]5} {CK}
  ENDPT {acc_reg_out_reg[1]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.967}
    {} {Slack Time} {-0.361}
  END_SLK_CLC
  SLK -0.361
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.432} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.896} { 0.000} {0.880} {1230.439} { 0.967} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.361} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.348} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.331} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.329} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.309} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.016} {131.838} { 0.056} {-0.305} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 361
PATH 362
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]5} {CK}
  ENDPT {acc_reg_out_reg[0]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.327}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.966}
    {} {Slack Time} {-0.361}
  END_SLK_CLC
  SLK -0.361
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.432} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.896} { 0.000} {0.880} {1230.439} { 0.966} { 1.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.361} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.348} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.331} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.329} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.309} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} {-0.306} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 362
PATH 363
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]5} {CK}
  ENDPT {acc_reg_out_reg[5]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.324}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.966}
    {} {Slack Time} {-0.358}
  END_SLK_CLC
  SLK -0.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.429} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.895} { 0.000} {0.880} {1230.439} { 0.966} { 1.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.358} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.345} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.328} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.326} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.308} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.306} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 363
PATH 364
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]5} {CK}
  ENDPT {acc_reg_out_reg[4]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.324}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.966}
    {} {Slack Time} {-0.358}
  END_SLK_CLC
  SLK -0.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.429} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.895} { 0.000} {0.880} {1230.439} { 0.966} { 1.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.358} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.345} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.328} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.326} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.308} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.306} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 364
PATH 365
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]5} {CK}
  ENDPT {acc_reg_out_reg[6]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.324}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.966}
    {} {Slack Time} {-0.358}
  END_SLK_CLC
  SLK -0.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.429} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.895} { 0.000} {0.880} {1230.439} { 0.966} { 1.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.358} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.345} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.328} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.326} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.307} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.306} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 365
PATH 366
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]5} {CK}
  ENDPT {acc_reg_out_reg[8]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.324}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.966}
    {} {Slack Time} {-0.357}
  END_SLK_CLC
  SLK -0.357
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.428} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.895} { 0.000} {0.880} {1230.439} { 0.966} { 1.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.357} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.345} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.328} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.326} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.307} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.306} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 366
PATH 367
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]5} {CK}
  ENDPT {acc_reg_out_reg[7]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.324}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.966}
    {} {Slack Time} {-0.357}
  END_SLK_CLC
  SLK -0.357
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.428} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.895} { 0.000} {0.880} {1230.439} { 0.966} { 1.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.357} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.345} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.328} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.326} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.307} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} {-0.306} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 367
PATH 368
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]1} {CK}
  ENDPT {acc_reg_out_reg[0]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.973}
    {} {Slack Time} {-0.356}
  END_SLK_CLC
  SLK -0.356
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.427} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.902} { 0.000} {0.880} {1230.439} { 0.973} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.356} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.343} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.326} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.324} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.304} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.056} {-0.299} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 368
PATH 369
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><3]} {CK}
  ENDPT {result_reg_reg[1><3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.373}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.502}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {-0.355}
  END_SLK_CLC
  SLK -0.355
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.426} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.076} { 0.000} {0.218} {1230.439} { 0.147} { 0.502} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.355} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.342} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.325} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.324} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.304} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.296} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 369
PATH 370
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]1} {CK}
  ENDPT {x_reg_out_reg[0]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.977}
    {} {Slack Time} {-0.352}
  END_SLK_CLC
  SLK -0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.423} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.906} { 0.000} {0.880} {1230.439} { 0.977} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.352} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.339} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.323} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.321} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.301} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} {-0.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 370
PATH 371
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]1} {CK}
  ENDPT {x_reg_out_reg[1]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.980}
    {} {Slack Time} {-0.350}
  END_SLK_CLC
  SLK -0.350
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.421} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.909} { 0.000} {0.880} {1230.439} { 0.980} { 1.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.350} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.320} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.319} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.298} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.057} {-0.293} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 371
PATH 372
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]1} {CK}
  ENDPT {weight_reg_reg[4]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.981}
    {} {Slack Time} {-0.350}
  END_SLK_CLC
  SLK -0.350
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.421} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.910} { 0.000} {0.880} {1230.439} { 0.981} { 1.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.350} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.320} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.318} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.298} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.058} {-0.292} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 372
PATH 373
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]1} {CK}
  ENDPT {x_reg_out_reg[3]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.981}
    {} {Slack Time} {-0.349}
  END_SLK_CLC
  SLK -0.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.420} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.910} { 0.000} {0.880} {1230.439} { 0.981} { 1.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.349} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.320} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.318} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.298} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.058} {-0.292} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 373
PATH 374
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]1} {CK}
  ENDPT {x_reg_out_reg[2]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.981}
    {} {Slack Time} {-0.349}
  END_SLK_CLC
  SLK -0.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.420} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.910} { 0.000} {0.880} {1230.439} { 0.981} { 1.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.349} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.320} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.318} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.298} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.058} {-0.292} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 374
PATH 375
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]1} {CK}
  ENDPT {weight_reg_reg[0]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.983}
    {} {Slack Time} {-0.348}
  END_SLK_CLC
  SLK -0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.419} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.912} { 0.000} {0.880} {1230.439} { 0.983} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.348} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.335} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.318} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.316} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.296} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} {-0.290} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 375
PATH 376
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]1} {CK}
  ENDPT {x_reg_out_reg[4]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.984}
    {} {Slack Time} {-0.347}
  END_SLK_CLC
  SLK -0.347
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.418} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.913} { 0.000} {0.880} {1230.439} { 0.984} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.347} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.334} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.317} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.315} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.295} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} {-0.289} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 376
PATH 377
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]1} {CK}
  ENDPT {weight_reg_reg[2]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.990}
    {} {Slack Time} {-0.342}
  END_SLK_CLC
  SLK -0.342
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.413} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.919} { 0.000} {0.881} {1230.439} { 0.990} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.342} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.330} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.313} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.311} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.291} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.017} {131.838} { 0.059} {-0.284} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 377
PATH 378
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]1} {CK}
  ENDPT {weight_reg_reg[3]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.993}
    {} {Slack Time} {-0.340}
  END_SLK_CLC
  SLK -0.340
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.411} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.922} { 0.000} {0.881} {1230.439} { 0.993} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.340} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.327} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.310} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.309} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.288} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.281} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 378
PATH 379
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]1} {CK}
  ENDPT {x_reg_out_reg[5]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.995}
    {} {Slack Time} {-0.337}
  END_SLK_CLC
  SLK -0.337
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.408} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.924} { 0.000} {0.881} {1230.439} { 0.995} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.337} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.325} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.308} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.306} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.286} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.278} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 379
PATH 380
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]} {CK}
  ENDPT {acc_reg_out_reg[3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.997}
    {} {Slack Time} {-0.337}
  END_SLK_CLC
  SLK -0.337
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.408} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.926} { 0.000} {0.881} {1230.439} { 0.997} { 1.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.337} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.324} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.307} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.285} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.060} {-0.276} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 380
PATH 381
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]1} {CK}
  ENDPT {weight_reg_reg[5]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.997}
    {} {Slack Time} {-0.337}
  END_SLK_CLC
  SLK -0.337
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.408} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.926} { 0.000} {0.881} {1230.439} { 0.997} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.337} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.324} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.307} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.285} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.060} {-0.277} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 381
PATH 382
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]1} {CK}
  ENDPT {weight_reg_reg[7]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.997}
    {} {Slack Time} {-0.336}
  END_SLK_CLC
  SLK -0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.407} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.926} { 0.000} {0.881} {1230.439} { 0.997} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.336} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.324} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.307} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.285} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.060} {-0.276} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 382
PATH 383
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]} {CK}
  ENDPT {acc_reg_out_reg[4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.998}
    {} {Slack Time} {-0.336}
  END_SLK_CLC
  SLK -0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.407} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.927} { 0.000} {0.881} {1230.439} { 0.998} { 1.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.336} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.307} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.285} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.061} {-0.275} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 383
PATH 384
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]} {CK}
  ENDPT {acc_reg_out_reg[6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.998}
    {} {Slack Time} {-0.336}
  END_SLK_CLC
  SLK -0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.407} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.927} { 0.000} {0.881} {1230.439} { 0.998} { 1.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.336} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.307} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.285} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} {-0.275} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 384
PATH 385
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]} {CK}
  ENDPT {acc_reg_out_reg[5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.998}
    {} {Slack Time} {-0.336}
  END_SLK_CLC
  SLK -0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.407} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.927} { 0.000} {0.881} {1230.439} { 0.998} { 1.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.336} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.307} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.285} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.061} {-0.275} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 385
PATH 386
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]1} {CK}
  ENDPT {x_reg_out_reg[6]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.998}
    {} {Slack Time} {-0.336}
  END_SLK_CLC
  SLK -0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.407} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.927} { 0.000} {0.881} {1230.439} { 0.998} { 1.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.336} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.307} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.285} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.060} {-0.276} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 386
PATH 387
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]1} {CK}
  ENDPT {weight_reg_reg[1]1} {RN} {DFFR_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.195}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.324}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.988}
    {} {Slack Time} {-0.336}
  END_SLK_CLC
  SLK -0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.407} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.917} { 0.000} {0.880} {1230.439} { 0.988} { 1.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.336} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.306} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.284} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} {-0.278} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 387
PATH 388
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]} {CK}
  ENDPT {acc_reg_out_reg[10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.998}
    {} {Slack Time} {-0.336}
  END_SLK_CLC
  SLK -0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.407} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.928} { 0.000} {0.881} {1230.439} { 0.998} { 1.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.336} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.306} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.284} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} {-0.275} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 388
PATH 389
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]} {CK}
  ENDPT {acc_reg_out_reg[7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.999}
    {} {Slack Time} {-0.336}
  END_SLK_CLC
  SLK -0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.407} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.928} { 0.000} {0.881} {1230.439} { 0.999} { 1.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.336} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.306} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.304} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.284} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} {-0.275} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 389
PATH 390
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]1} {CK}
  ENDPT {x_reg_out_reg[7]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.997}
    {} {Slack Time} {-0.336}
  END_SLK_CLC
  SLK -0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.407} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.926} { 0.000} {0.881} {1230.439} { 0.997} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.336} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.306} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.304} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.284} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.276} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 390
PATH 391
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]} {CK}
  ENDPT {acc_reg_out_reg[9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.335}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.999}
    {} {Slack Time} {-0.336}
  END_SLK_CLC
  SLK -0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.407} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.928} { 0.000} {0.881} {1230.439} { 0.999} { 1.335} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.336} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.306} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.304} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.284} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} {-0.274} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 391
PATH 392
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]} {CK}
  ENDPT {acc_reg_out_reg[8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.999}
    {} {Slack Time} {-0.335}
  END_SLK_CLC
  SLK -0.335
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.406} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.928} { 0.000} {0.881} {1230.439} { 0.999} { 1.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.335} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.306} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.304} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.284} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} {-0.274} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 392
PATH 393
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]} {CK}
  ENDPT {acc_reg_out_reg[11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.335}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.999}
    {} {Slack Time} {-0.335}
  END_SLK_CLC
  SLK -0.335
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.406} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.928} { 0.000} {0.881} {1230.439} { 0.999} { 1.335} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.335} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.306} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.304} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.284} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} {-0.274} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 393
PATH 394
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]} {CK}
  ENDPT {acc_reg_out_reg[12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.335}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.999}
    {} {Slack Time} {-0.335}
  END_SLK_CLC
  SLK -0.335
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.406} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.928} { 0.000} {0.881} {1230.439} { 0.999} { 1.335} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.335} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.306} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.304} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.284} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} {-0.274} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 394
PATH 395
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]} {CK}
  ENDPT {acc_reg_out_reg[13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.335}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.999}
    {} {Slack Time} {-0.335}
  END_SLK_CLC
  SLK -0.335
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.406} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.928} { 0.000} {0.881} {1230.439} { 0.999} { 1.335} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.335} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.323} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.306} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.304} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.284} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.062} {-0.274} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 395
PATH 396
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]} {CK}
  ENDPT {acc_reg_out_reg[15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.335}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.999}
    {} {Slack Time} {-0.335}
  END_SLK_CLC
  SLK -0.335
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.406} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.928} { 0.000} {0.881} {1230.439} { 0.999} { 1.335} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.335} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.322} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.306} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.304} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.284} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} {-0.274} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 396
PATH 397
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]} {CK}
  ENDPT {acc_reg_out_reg[14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.335}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.999}
    {} {Slack Time} {-0.335}
  END_SLK_CLC
  SLK -0.335
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.406} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.928} { 0.000} {0.881} {1230.439} { 0.999} { 1.335} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.335} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.322} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.306} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.304} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.284} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} {-0.274} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 397
PATH 398
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]7} {CK}
  ENDPT {acc_reg_out_reg[3]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.347}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.476}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.334}
  END_SLK_CLC
  SLK -0.334
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.405} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.197} {1230.439} { 0.142} { 0.476} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.334} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.321} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.305} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.303} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.284} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.276} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 398
PATH 399
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]1} {CK}
  ENDPT {weight_reg_reg[6]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.000}
    {} {Slack Time} {-0.333}
  END_SLK_CLC
  SLK -0.333
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.404} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.929} { 0.000} {0.881} {1230.439} { 1.000} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.333} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.320} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.303} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.302} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.281} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.060} {-0.273} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 399
PATH 400
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]} {CK}
  ENDPT {acc_reg_out_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.001}
    {} {Slack Time} {-0.333}
  END_SLK_CLC
  SLK -0.333
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.404} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.930} { 0.000} {0.881} {1230.439} { 1.001} { 1.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.333} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.320} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.303} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.301} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.281} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.060} {-0.272} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 400
PATH 401
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]} {CK}
  ENDPT {acc_reg_out_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.004}
    {} {Slack Time} {-0.329}
  END_SLK_CLC
  SLK -0.329
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.400} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.933} { 0.000} {0.881} {1230.439} { 1.004} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.329} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.316} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.299} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.277} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.270} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 401
PATH 402
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]} {CK}
  ENDPT {weight_reg_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.005}
    {} {Slack Time} {-0.328}
  END_SLK_CLC
  SLK -0.328
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.399} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.934} { 0.000} {0.881} {1230.439} { 1.005} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.328} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.315} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.298} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.296} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.276} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.269} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 402
PATH 403
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]} {CK}
  ENDPT {weight_reg_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.007}
    {} {Slack Time} {-0.325}
  END_SLK_CLC
  SLK -0.325
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.396} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.936} { 0.000} {0.881} {1230.439} { 1.007} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.325} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.312} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.296} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.294} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.274} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.266} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 403
PATH 404
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]} {CK}
  ENDPT {weight_reg_reg[3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.010}
    {} {Slack Time} {-0.323}
  END_SLK_CLC
  SLK -0.323
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.394} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.939} { 0.000} {0.881} {1230.439} { 1.010} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.323} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.310} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.293} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.292} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.271} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.264} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 404
PATH 405
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]} {CK}
  ENDPT {weight_reg_reg[4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.013}
    {} {Slack Time} {-0.320}
  END_SLK_CLC
  SLK -0.320
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.391} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.942} { 0.000} {0.881} {1230.439} { 1.013} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.320} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.307} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.290} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.288} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.268} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.260} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 405
PATH 406
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]} {CK}
  ENDPT {weight_reg_reg[5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.014}
    {} {Slack Time} {-0.318}
  END_SLK_CLC
  SLK -0.318
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.389} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.943} { 0.000} {0.881} {1230.439} { 1.014} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.318} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.289} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.287} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.267} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.259} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 406
PATH 407
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><2]} {CK}
  ENDPT {result_reg_reg[1><2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.325}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.454}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {-0.317}
  END_SLK_CLC
  SLK -0.317
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.388} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.066} { 0.000} {0.179} {1230.439} { 0.137} { 0.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.317} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.304} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.287} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.286} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.266} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.259} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 407
PATH 408
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]} {CK}
  ENDPT {weight_reg_reg[7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.016}
    {} {Slack Time} {-0.316}
  END_SLK_CLC
  SLK -0.316
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.387} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.946} { 0.000} {0.881} {1230.439} { 1.016} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.316} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.304} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.287} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.285} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.265} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 408
PATH 409
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]7} {CK}
  ENDPT {acc_reg_out_reg[2]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.325}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.454}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {-0.316}
  END_SLK_CLC
  SLK -0.316
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.387} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.067} { 0.000} {0.179} {1230.439} { 0.138} { 0.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.316} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.303} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.287} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.285} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.266} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 409
PATH 410
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]} {CK}
  ENDPT {x_reg_out_reg[6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.018}
    {} {Slack Time} {-0.315}
  END_SLK_CLC
  SLK -0.315
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.386} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.947} { 0.000} {0.881} {1230.439} { 1.018} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.315} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.303} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.286} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.284} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.264} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.060} {-0.256} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 410
PATH 411
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]} {CK}
  ENDPT {x_reg_out_reg[7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.018}
    {} {Slack Time} {-0.315}
  END_SLK_CLC
  SLK -0.315
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.386} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.947} { 0.000} {0.881} {1230.439} { 1.018} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.315} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.303} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.286} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.284} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.264} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.060} {-0.256} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 411
PATH 412
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]} {CK}
  ENDPT {x_reg_out_reg[5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.018}
    {} {Slack Time} {-0.315}
  END_SLK_CLC
  SLK -0.315
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.386} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.947} { 0.000} {0.881} {1230.439} { 1.018} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.315} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.303} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.286} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.284} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.264} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.256} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 412
PATH 413
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><15]} {CK}
  ENDPT {result_reg_reg[0><15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.325}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.454}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {-0.315}
  END_SLK_CLC
  SLK -0.315
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.386} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.067} { 0.000} {0.179} {1230.439} { 0.138} { 0.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.315} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.302} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.286} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.284} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.265} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 413
PATH 414
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]} {CK}
  ENDPT {x_reg_out_reg[4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.019}
    {} {Slack Time} {-0.314}
  END_SLK_CLC
  SLK -0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.385} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.948} { 0.000} {0.881} {1230.439} { 1.019} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.314} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.301} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.284} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.262} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.255} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 414
PATH 415
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]7} {CK}
  ENDPT {x_reg_out_reg[0]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {-0.313}
  END_SLK_CLC
  SLK -0.313
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.384} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.069} { 0.000} {0.179} {1230.439} { 0.140} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.313} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.300} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.284} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.263} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.256} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 415
PATH 416
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]7} {CK}
  ENDPT {x_reg_out_reg[1]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {-0.313}
  END_SLK_CLC
  SLK -0.313
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.384} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.070} { 0.000} {0.179} {1230.439} { 0.141} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.313} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.300} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.283} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.262} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.255} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 416
PATH 417
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]} {CK}
  ENDPT {x_reg_out_reg[3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.021}
    {} {Slack Time} {-0.312}
  END_SLK_CLC
  SLK -0.312
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.383} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.950} { 0.000} {0.881} {1230.439} { 1.021} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.312} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.299} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.283} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.261} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 417
PATH 418
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]} {CK}
  ENDPT {x_reg_out_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.021}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.950} { 0.000} {0.881} {1230.439} { 1.021} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.299} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.282} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.260} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.252} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 418
PATH 419
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]3} {CK}
  ENDPT {x_reg_out_reg[0]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.325}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.282} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.261} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 419
PATH 420
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]7} {CK}
  ENDPT {x_reg_out_reg[3]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.282} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.261} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} {-0.254} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 420
PATH 421
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]7} {CK}
  ENDPT {x_reg_out_reg[2]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.282} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.261} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} {-0.254} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 421
PATH 422
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]3} {CK}
  ENDPT {x_reg_out_reg[6]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.325}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.454}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.072} { 0.000} {0.179} {1230.439} { 0.143} { 0.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.282} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.261} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 422
PATH 423
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]3} {CK}
  ENDPT {x_reg_out_reg[3]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.260} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 423
PATH 424
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]3} {CK}
  ENDPT {weight_reg_reg[4]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.260} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 424
PATH 425
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]3} {CK}
  ENDPT {weight_reg_reg[0]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.260} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 425
PATH 426
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]3} {CK}
  ENDPT {x_reg_out_reg[2]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.260} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 426
PATH 427
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]3} {CK}
  ENDPT {x_reg_out_reg[1]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.260} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 427
PATH 428
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]3} {CK}
  ENDPT {x_reg_out_reg[4]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.260} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 428
PATH 429
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]7} {CK}
  ENDPT {weight_reg_reg[0]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.260} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} {-0.254} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 429
PATH 430
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]} {CK}
  ENDPT {weight_reg_reg[6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.022}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.951} { 0.000} {0.881} {1230.439} { 1.022} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.259} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.251} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 430
PATH 431
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]7} {CK}
  ENDPT {x_reg_out_reg[4]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.382} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.311} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.260} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 431
PATH 432
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]7} {CK}
  ENDPT {x_reg_out_reg[5]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.310}
  END_SLK_CLC
  SLK -0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.381} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.310} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.260} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 432
PATH 433
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]3} {CK}
  ENDPT {x_reg_out_reg[5]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.453}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.310}
  END_SLK_CLC
  SLK -0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.381} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.310} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.298} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.260} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 433
PATH 434
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]7} {CK}
  ENDPT {weight_reg_reg[2]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.452}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.310}
  END_SLK_CLC
  SLK -0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.381} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.452} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.310} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.297} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.281} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.260} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 434
PATH 435
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]7} {CK}
  ENDPT {weight_reg_reg[1]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.325}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.452}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.310}
  END_SLK_CLC
  SLK -0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.381} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.072} { 0.000} {0.179} {1230.439} { 0.143} { 0.452} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.310} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.297} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.280} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.259} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 435
PATH 436
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]7} {CK}
  ENDPT {x_reg_out_reg[6]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.325}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.452}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.310}
  END_SLK_CLC
  SLK -0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.381} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.072} { 0.000} {0.179} {1230.439} { 0.143} { 0.452} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.310} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.297} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.280} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.259} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 436
PATH 437
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]3} {CK}
  ENDPT {weight_reg_reg[2]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.325}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.452}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.310}
  END_SLK_CLC
  SLK -0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.381} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.072} { 0.000} {0.179} {1230.439} { 0.143} { 0.452} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.310} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.297} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.280} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.259} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 437
PATH 438
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]3} {CK}
  ENDPT {weight_reg_reg[3]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.325}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.452}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.310}
  END_SLK_CLC
  SLK -0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.381} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.452} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.310} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.297} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.280} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.259} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.057} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 438
PATH 439
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]7} {CK}
  ENDPT {x_reg_out_reg[7]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.325}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.452}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.310}
  END_SLK_CLC
  SLK -0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.381} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.072} { 0.000} {0.179} {1230.439} { 0.143} { 0.452} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.310} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.297} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.280} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.259} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} {-0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 439
PATH 440
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]} {CK}
  ENDPT {x_reg_out_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.024}
    {} {Slack Time} {-0.309}
  END_SLK_CLC
  SLK -0.309
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.380} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.953} { 0.000} {0.881} {1230.439} { 1.024} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.309} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.296} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.279} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.257} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.250} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 440
PATH 441
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]4} {CK}
  ENDPT {x_reg_out_reg[0]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {-0.308}
  END_SLK_CLC
  SLK -0.308
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.379} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.954} { 0.000} {0.881} {1230.439} { 1.025} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.308} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.295} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.279} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.257} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 441
PATH 442
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]4} {CK}
  ENDPT {x_reg_out_reg[1]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {-0.308}
  END_SLK_CLC
  SLK -0.308
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.379} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.954} { 0.000} {0.881} {1230.439} { 1.025} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.308} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.295} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.278} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.256} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 442
PATH 443
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]} {CK}
  ENDPT {x_reg_out_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {-0.308}
  END_SLK_CLC
  SLK -0.308
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.379} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.954} { 0.000} {0.881} {1230.439} { 1.025} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.308} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.295} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.278} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.256} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 443
PATH 444
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]4} {CK}
  ENDPT {x_reg_out_reg[3]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {-0.308}
  END_SLK_CLC
  SLK -0.308
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.379} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.954} { 0.000} {0.881} {1230.439} { 1.025} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.308} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.295} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.278} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.276} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.256} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 444
PATH 445
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]4} {CK}
  ENDPT {x_reg_out_reg[2]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {-0.308}
  END_SLK_CLC
  SLK -0.308
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.379} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.954} { 0.000} {0.881} {1230.439} { 1.025} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.308} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.295} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.278} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.276} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} {-0.256} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 445
PATH 446
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]4} {CK}
  ENDPT {x_reg_out_reg[5]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {-0.308}
  END_SLK_CLC
  SLK -0.308
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.379} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.954} { 0.000} {0.881} {1230.439} { 1.025} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.308} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.295} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.278} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.276} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.256} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 446
PATH 447
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]3} {CK}
  ENDPT {acc_reg_out_reg[2]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.310}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.440}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.132}
    {} {Slack Time} {-0.308}
  END_SLK_CLC
  SLK -0.308
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.379} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.062} { 0.000} {0.168} {1230.439} { 0.132} { 0.440} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.308} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.295} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.278} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.276} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.257} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.059} {-0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 447
PATH 448
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]} {CK}
  ENDPT {weight_reg_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.026}
    {} {Slack Time} {-0.306}
  END_SLK_CLC
  SLK -0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.377} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.955} { 0.000} {0.881} {1230.439} { 1.026} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.306} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.293} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.277} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.275} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.255} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.017} {131.838} { 0.059} {-0.247} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 448
PATH 449
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]} {CK}
  ENDPT {acc_reg_out_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.028}
    {} {Slack Time} {-0.304}
  END_SLK_CLC
  SLK -0.304
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.375} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.957} { 0.000} {0.881} {1230.439} { 1.028} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.304} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.291} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.274} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.273} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.252} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} {-0.245} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 449
PATH 450
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]4} {CK}
  ENDPT {weight_reg_reg[3]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {-0.304}
  END_SLK_CLC
  SLK -0.304
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.375} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.954} { 0.000} {0.881} {1230.439} { 1.025} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.304} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.291} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.274} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.254} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 450
PATH 451
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]4} {CK}
  ENDPT {weight_reg_reg[4]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {-0.304}
  END_SLK_CLC
  SLK -0.304
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.375} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.954} { 0.000} {0.881} {1230.439} { 1.025} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.304} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.291} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.274} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.254} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 451
PATH 452
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]4} {CK}
  ENDPT {x_reg_out_reg[6]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {-0.304}
  END_SLK_CLC
  SLK -0.304
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.375} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.954} { 0.000} {0.881} {1230.439} { 1.025} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.304} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.291} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.274} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.254} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 452
PATH 453
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]4} {CK}
  ENDPT {x_reg_out_reg[7]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {-0.304}
  END_SLK_CLC
  SLK -0.304
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.375} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.954} { 0.000} {0.881} {1230.439} { 1.025} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.304} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.291} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.274} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.254} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 453
PATH 454
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]4} {CK}
  ENDPT {x_reg_out_reg[4]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {-0.304}
  END_SLK_CLC
  SLK -0.304
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.375} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.954} { 0.000} {0.881} {1230.439} { 1.025} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.304} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.291} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.274} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.254} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 454
PATH 455
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]4} {CK}
  ENDPT {acc_reg_out_reg[1]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.029}
    {} {Slack Time} {-0.303}
  END_SLK_CLC
  SLK -0.303
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.374} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.958} { 0.000} {0.881} {1230.439} { 1.029} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.303} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.291} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.274} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.252} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.017} {131.838} { 0.059} {-0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 455
PATH 456
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]7} {CK}
  ENDPT {weight_reg_reg[5]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.446}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.303}
  END_SLK_CLC
  SLK -0.303
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.374} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.072} { 0.000} {0.179} {1230.439} { 0.143} { 0.446} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.303} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.290} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.274} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.254} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} {-0.252} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 456
PATH 457
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]3} {CK}
  ENDPT {weight_reg_reg[1]3} {RN} {DFFR_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.318}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.446}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.303}
  END_SLK_CLC
  SLK -0.303
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.374} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.179} {1230.439} { 0.142} { 0.446} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.303} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.290} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.274} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.253} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} {-0.246} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 457
PATH 458
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]7} {CK}
  ENDPT {weight_reg_reg[7]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.446}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.303}
  END_SLK_CLC
  SLK -0.303
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.374} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.072} { 0.000} {0.179} {1230.439} { 0.143} { 0.446} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.303} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.290} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.274} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.254} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} {-0.252} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 458
PATH 459
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]7} {CK}
  ENDPT {weight_reg_reg[4]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Removal} {0.324}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.446}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.303}
  END_SLK_CLC
  SLK -0.303
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.374} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.072} { 0.000} {0.179} {1230.439} { 0.143} { 0.446} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.303} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.290} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.274} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.254} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} {-0.252} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 459
PATH 460
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]4} {CK}
  ENDPT {acc_reg_out_reg[2]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.031}
    {} {Slack Time} {-0.301}
  END_SLK_CLC
  SLK -0.301
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.372} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.960} { 0.000} {0.881} {1230.439} { 1.031} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.301} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.288} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.272} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.270} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.250} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.017} {131.838} { 0.059} {-0.242} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 460
PATH 461
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]5} {CK}
  ENDPT {x_reg_out_reg[6]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.032}
    {} {Slack Time} {-0.300}
  END_SLK_CLC
  SLK -0.300
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.371} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.961} { 0.000} {0.880} {1230.439} { 1.032} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.300} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.287} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.270} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.268} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.248} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.059} {-0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 461
PATH 462
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]5} {CK}
  ENDPT {x_reg_out_reg[5]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.032}
    {} {Slack Time} {-0.300}
  END_SLK_CLC
  SLK -0.300
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.371} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.961} { 0.000} {0.880} {1230.439} { 1.032} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.300} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.287} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.270} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.268} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.248} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.017} {131.838} { 0.059} {-0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 462
PATH 463
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]5} {CK}
  ENDPT {x_reg_out_reg[7]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.032}
    {} {Slack Time} {-0.299}
  END_SLK_CLC
  SLK -0.299
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.370} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.961} { 0.000} {0.880} {1230.439} { 1.032} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.299} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.286} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.270} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.268} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.248} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} {-0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 463
PATH 464
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]5} {CK}
  ENDPT {x_reg_out_reg[4]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.033}
    {} {Slack Time} {-0.299}
  END_SLK_CLC
  SLK -0.299
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.370} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.962} { 0.000} {0.880} {1230.439} { 1.033} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.299} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.286} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.269} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.267} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.247} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} {-0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 464
PATH 465
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]5} {CK}
  ENDPT {x_reg_out_reg[3]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.033}
    {} {Slack Time} {-0.299}
  END_SLK_CLC
  SLK -0.299
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.370} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.962} { 0.000} {0.880} {1230.439} { 1.033} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.299} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.286} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.269} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.267} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.247} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} {-0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 465
PATH 466
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]5} {CK}
  ENDPT {x_reg_out_reg[2]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.033}
    {} {Slack Time} {-0.298}
  END_SLK_CLC
  SLK -0.298
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.369} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.962} { 0.000} {0.880} {1230.439} { 1.033} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.298} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.285} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.268} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.267} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.246} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.058} {-0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 466
PATH 467
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]5} {CK}
  ENDPT {x_reg_out_reg[1]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.033}
    {} {Slack Time} {-0.298}
  END_SLK_CLC
  SLK -0.298
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.369} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.962} { 0.000} {0.880} {1230.439} { 1.033} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.298} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.285} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.268} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.267} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.246} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.058} {-0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 467
PATH 468
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]5} {CK}
  ENDPT {x_reg_out_reg[0]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.033}
    {} {Slack Time} {-0.298}
  END_SLK_CLC
  SLK -0.298
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.369} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.962} { 0.000} {0.880} {1230.439} { 1.033} { 1.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.298} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.285} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.268} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} {-0.246} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.057} {-0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 468
PATH 469
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]4} {CK}
  ENDPT {acc_reg_out_reg[0]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.031}
    {} {Slack Time} {-0.297}
  END_SLK_CLC
  SLK -0.297
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.368} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.960} { 0.000} {0.880} {1230.439} { 1.031} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.297} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.284} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.268} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.247} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.242} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 469
PATH 470
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]12} {CK}
  ENDPT {acc_reg_out_reg[11]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.037}
    {} {Slack Time} {-0.297}
  END_SLK_CLC
  SLK -0.297
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.368} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.966} { 0.000} {0.880} {1230.439} { 1.037} { 1.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.297} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.284} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.267} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.246} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} {-0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 470
PATH 471
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]4} {CK}
  ENDPT {acc_reg_out_reg[13]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.037}
    {} {Slack Time} {-0.296}
  END_SLK_CLC
  SLK -0.296
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.367} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.966} { 0.000} {0.880} {1230.439} { 1.037} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.296} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.267} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.246} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.060} {-0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 471
PATH 472
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]5} {CK}
  ENDPT {weight_reg_reg[2]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.032}
    {} {Slack Time} {-0.296}
  END_SLK_CLC
  SLK -0.296
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.367} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.961} { 0.000} {0.880} {1230.439} { 1.032} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.296} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.267} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.246} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.055} {-0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 472
PATH 473
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]12} {CK}
  ENDPT {acc_reg_out_reg[12]12} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.037}
    {} {Slack Time} {-0.296}
  END_SLK_CLC
  SLK -0.296
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.367} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.966} { 0.000} {0.880} {1230.439} { 1.037} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.296} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.246} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.060} {-0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 473
PATH 474
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]4} {CK}
  ENDPT {acc_reg_out_reg[3]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.033}
    {} {Slack Time} {-0.296}
  END_SLK_CLC
  SLK -0.296
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.367} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.962} { 0.000} {0.880} {1230.439} { 1.033} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.296} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.246} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 474
PATH 475
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]5} {CK}
  ENDPT {weight_reg_reg[1]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.032}
    {} {Slack Time} {-0.296}
  END_SLK_CLC
  SLK -0.296
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.367} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.961} { 0.000} {0.880} {1230.439} { 1.032} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.296} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.246} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.055} {-0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 475
PATH 476
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]4} {CK}
  ENDPT {acc_reg_out_reg[14]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.037}
    {} {Slack Time} {-0.296}
  END_SLK_CLC
  SLK -0.296
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.367} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.966} { 0.000} {0.880} {1230.439} { 1.037} { 1.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.296} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.018} {124.925} { 0.060} {-0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 476
PATH 477
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]5} {CK}
  ENDPT {weight_reg_reg[7]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.036}
    {} {Slack Time} {-0.296}
  END_SLK_CLC
  SLK -0.296
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.367} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.965} { 0.000} {0.880} {1230.439} { 1.036} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.296} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.059} {-0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 477
PATH 478
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]4} {CK}
  ENDPT {acc_reg_out_reg[8]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.036}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.965} { 0.000} {0.880} {1230.439} { 1.036} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} {-0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 478
PATH 479
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]4} {CK}
  ENDPT {acc_reg_out_reg[7]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.036}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.965} { 0.000} {0.880} {1230.439} { 1.036} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} {-0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 479
PATH 480
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]4} {CK}
  ENDPT {weight_reg_reg[0]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.033}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.962} { 0.000} {0.880} {1230.439} { 1.033} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 480
PATH 481
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]4} {CK}
  ENDPT {weight_reg_reg[2]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.033}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.962} { 0.000} {0.880} {1230.439} { 1.033} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 481
PATH 482
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]4} {CK}
  ENDPT {weight_reg_reg[1]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.033}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.962} { 0.000} {0.880} {1230.439} { 1.033} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 482
PATH 483
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]5} {CK}
  ENDPT {weight_reg_reg[6]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.036}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.965} { 0.000} {0.880} {1230.439} { 1.036} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} {-0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 483
PATH 484
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]4} {CK}
  ENDPT {acc_reg_out_reg[5]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.033}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.962} { 0.000} {0.880} {1230.439} { 1.033} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.266} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 484
PATH 485
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]5} {CK}
  ENDPT {weight_reg_reg[0]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.327}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.032}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.961} { 0.000} {0.880} {1230.439} { 1.032} { 1.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.265} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.004} { 0.000} {0.015} {124.925} { 0.054} {-0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 485
PATH 486
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]4} {CK}
  ENDPT {acc_reg_out_reg[9]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.037}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.966} { 0.000} {0.880} {1230.439} { 1.037} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.265} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} {-0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 486
PATH 487
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]4} {CK}
  ENDPT {acc_reg_out_reg[4]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.034}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.963} { 0.000} {0.880} {1230.439} { 1.034} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.265} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.245} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.055} {-0.239} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 487
PATH 488
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]4} {CK}
  ENDPT {weight_reg_reg[7]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.037}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.966} { 0.000} {0.880} {1230.439} { 1.037} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.265} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.244} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.059} {-0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 488
PATH 489
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]4} {CK}
  ENDPT {acc_reg_out_reg[12]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.037}
    {} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.366} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.966} { 0.000} {0.880} {1230.439} { 1.037} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.295} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.265} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.244} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} {-0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 489
PATH 490
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]4} {CK}
  ENDPT {acc_reg_out_reg[11]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.037}
    {} {Slack Time} {-0.294}
  END_SLK_CLC
  SLK -0.294
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.365} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.966} { 0.000} {0.880} {1230.439} { 1.037} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.294} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.265} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.244} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.059} {-0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 490
PATH 491
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]4} {CK}
  ENDPT {weight_reg_reg[6]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.332}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.037}
    {} {Slack Time} {-0.294}
  END_SLK_CLC
  SLK -0.294
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.365} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.966} { 0.000} {0.880} {1230.439} { 1.037} { 1.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.294} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.265} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.244} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.059} {-0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 491
PATH 492
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]4} {CK}
  ENDPT {acc_reg_out_reg[10]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.037}
    {} {Slack Time} {-0.294}
  END_SLK_CLC
  SLK -0.294
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.365} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.966} { 0.000} {0.880} {1230.439} { 1.037} { 1.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.294} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.265} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.244} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} {-0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 492
PATH 493
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]5} {CK}
  ENDPT {weight_reg_reg[4]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.035}
    {} {Slack Time} {-0.294}
  END_SLK_CLC
  SLK -0.294
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.365} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.964} { 0.000} {0.880} {1230.439} { 1.035} { 1.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.294} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.265} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.244} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.006} { 0.000} {0.016} {124.925} { 0.056} {-0.238} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 493
PATH 494
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]5} {CK}
  ENDPT {weight_reg_reg[3]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.034}
    {} {Slack Time} {-0.294}
  END_SLK_CLC
  SLK -0.294
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.365} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.963} { 0.000} {0.880} {1230.439} { 1.034} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.294} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.265} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.244} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.055} {-0.239} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 494
PATH 495
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]5} {CK}
  ENDPT {weight_reg_reg[5]5} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.035}
    {} {Slack Time} {-0.293}
  END_SLK_CLC
  SLK -0.293
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.364} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.964} { 0.000} {0.880} {1230.439} { 1.035} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.293} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.264} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.262} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.243} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.238} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 495
PATH 496
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]4} {CK}
  ENDPT {acc_reg_out_reg[6]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.036}
    {} {Slack Time} {-0.293}
  END_SLK_CLC
  SLK -0.293
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.364} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.965} { 0.000} {0.880} {1230.439} { 1.036} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.293} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.263} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.261} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.243} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 496
PATH 497
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]4} {CK}
  ENDPT {weight_reg_reg[5]4} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {1.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {1.328}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.036}
    {} {Slack Time} {-0.292}
  END_SLK_CLC
  SLK -0.292
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.363} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.965} { 0.000} {0.880} {1230.439} { 1.036} { 1.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.292} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.263} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} {-0.261} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} {-0.242} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} {-0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 497
PATH 498
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]3} {CK}
  ENDPT {acc_reg_out_reg[0]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.285}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.415}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.291}
  END_SLK_CLC
  SLK -0.291
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.362} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.054} { 0.000} {0.148} {1230.439} { 0.125} { 0.415} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.291} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.278} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.261} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.259} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.240} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} {-0.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 498
PATH 499
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]3} {CK}
  ENDPT {acc_reg_out_reg[1]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.285}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.415}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.290}
  END_SLK_CLC
  SLK -0.290
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.361} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.054} { 0.000} {0.148} {1230.439} { 0.125} { 0.415} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.290} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.278} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.261} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.259} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.240} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.059} {-0.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 499
PATH 500
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><1]} {CK}
  ENDPT {result_reg_reg[0><1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.269}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {-0.279}
  END_SLK_CLC
  SLK -0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.350} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.049} { 0.000} {0.135} {1230.439} { 0.120} { 0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.279} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.250} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.248} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.229} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.059} {-0.220} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 500
PATH 501
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><2]} {CK}
  ENDPT {result_reg_reg[0><2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.269}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {-0.279}
  END_SLK_CLC
  SLK -0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.350} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.049} { 0.000} {0.135} {1230.439} { 0.120} { 0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.279} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.249} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.248} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.228} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.220} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 501
PATH 502
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><0]} {CK}
  ENDPT {result_reg_reg[0><0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.253}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.383}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.114}
    {} {Slack Time} {-0.269}
  END_SLK_CLC
  SLK -0.269
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.340} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.043} { 0.000} {0.122} {1230.439} { 0.114} { 0.383} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.269} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.256} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.239} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.238} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.218} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.059} {-0.210} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 502
PATH 503
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><3]} {CK}
  ENDPT {result_reg_reg[0><3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.244}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.373}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.111}
    {} {Slack Time} {-0.263}
  END_SLK_CLC
  SLK -0.263
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.334} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.040} { 0.000} {0.115} {1230.439} { 0.111} { 0.373} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.263} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.250} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.233} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.232} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.212} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.059} {-0.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 503
PATH 504
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]3} {CK}
  ENDPT {acc_reg_out_reg[3]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.233}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.363}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.107}
    {} {Slack Time} {-0.256}
  END_SLK_CLC
  SLK -0.256
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.327} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.036} { 0.000} {0.106} {1230.439} { 0.107} { 0.363} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.256} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.243} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.227} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.225} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.206} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} {-0.197} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 504
PATH 505
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]3} {CK}
  ENDPT {acc_reg_out_reg[4]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.342}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {-0.244}
  END_SLK_CLC
  SLK -0.244
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.315} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.028} { 0.000} {0.090} {1230.439} { 0.099} { 0.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.244} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.231} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.214} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.212} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.193} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} {-0.184} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 505
PATH 506
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]3} {CK}
  ENDPT {acc_reg_out_reg[5]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {-0.237}
  END_SLK_CLC
  SLK -0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.308} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.024} { 0.000} {0.081} {1230.439} { 0.095} { 0.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.237} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.224} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.207} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.206} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.186} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} {-0.178} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 506
PATH 507
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]3} {CK}
  ENDPT {acc_reg_out_reg[7]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {-0.237}
  END_SLK_CLC
  SLK -0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.308} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.024} { 0.000} {0.081} {1230.439} { 0.095} { 0.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.237} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.224} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.207} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.206} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.186} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} {-0.178} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 507
PATH 508
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><4]} {CK}
  ENDPT {result_reg_reg[0><4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.192}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.322}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {-0.231}
  END_SLK_CLC
  SLK -0.231
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.302} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.020} { 0.000} {0.073} {1230.439} { 0.091} { 0.322} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.231} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.219} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.202} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.200} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.181} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} {-0.172} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 508
PATH 509
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><5]} {CK}
  ENDPT {result_reg_reg[0><5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.189}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.319}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {-0.229}
  END_SLK_CLC
  SLK -0.229
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.300} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.019} { 0.000} {0.071} {1230.439} { 0.090} { 0.319} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.229} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.217} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.200} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.198} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.179} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} {-0.170} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 509
PATH 510
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]3} {CK}
  ENDPT {acc_reg_out_reg[10]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.197}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.329}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {-0.229}
  END_SLK_CLC
  SLK -0.229
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.300} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.029} { 0.000} {0.077} {1230.439} { 0.100} { 0.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.229} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.216} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.199} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.198} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.178} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} {-0.168} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 510
PATH 511
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><10]} {CK}
  ENDPT {result_reg_reg[0><10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.195}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.327}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {-0.229}
  END_SLK_CLC
  SLK -0.229
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.300} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.027} { 0.000} {0.076} {1230.439} { 0.098} { 0.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.229} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.216} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.199} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.198} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.178} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} {-0.168} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 511
PATH 512
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><11]} {CK}
  ENDPT {result_reg_reg[0><11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.199}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.331}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {-0.229}
  END_SLK_CLC
  SLK -0.229
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.300} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.032} { 0.000} {0.079} {1230.439} { 0.103} { 0.331} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.229} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.216} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.199} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.197} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.178} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} {-0.168} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 512
PATH 513
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]3} {CK}
  ENDPT {acc_reg_out_reg[11]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.201}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {-0.228}
  END_SLK_CLC
  SLK -0.228
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.299} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.034} { 0.000} {0.081} {1230.439} { 0.105} { 0.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.228} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.216} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.199} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.197} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.178} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} {-0.168} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 513
PATH 514
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]3} {CK}
  ENDPT {acc_reg_out_reg[8]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.193}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.325}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.097}
    {} {Slack Time} {-0.228}
  END_SLK_CLC
  SLK -0.228
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.299} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.026} { 0.000} {0.074} {1230.439} { 0.097} { 0.325} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.228} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.216} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.199} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.197} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.178} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} {-0.168} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 514
PATH 515
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]3} {CK}
  ENDPT {acc_reg_out_reg[6]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.193}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.325}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.097}
    {} {Slack Time} {-0.228}
  END_SLK_CLC
  SLK -0.228
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.299} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.026} { 0.000} {0.074} {1230.439} { 0.097} { 0.325} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.228} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.216} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.199} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.197} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.178} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} {-0.168} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 515
PATH 516
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><6]} {CK}
  ENDPT {result_reg_reg[0><6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.192}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.324}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.096}
    {} {Slack Time} {-0.228}
  END_SLK_CLC
  SLK -0.228
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.299} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.025} { 0.000} {0.074} {1230.439} { 0.096} { 0.324} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.228} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.216} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.199} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.197} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.178} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} {-0.168} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 516
PATH 517
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><12]} {CK}
  ENDPT {result_reg_reg[0><12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.202}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.333}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {-0.228}
  END_SLK_CLC
  SLK -0.228
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.299} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.034} { 0.000} {0.081} {1230.439} { 0.105} { 0.333} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.228} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.215} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.199} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.197} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.178} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.168} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 517
PATH 518
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><8]} {CK}
  ENDPT {result_reg_reg[0><8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.190}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.322}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {-0.228}
  END_SLK_CLC
  SLK -0.228
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.299} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.023} { 0.000} {0.072} {1230.439} { 0.094} { 0.322} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.228} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.215} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.199} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.197} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.178} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} {-0.167} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 518
PATH 519
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]3} {CK}
  ENDPT {acc_reg_out_reg[12]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.203}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.335}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.107}
    {} {Slack Time} {-0.228}
  END_SLK_CLC
  SLK -0.228
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.299} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.036} { 0.000} {0.082} {1230.439} { 0.107} { 0.335} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.228} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.215} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.198} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.197} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.177} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.167} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 519
PATH 520
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><13]} {CK}
  ENDPT {result_reg_reg[0><13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.205}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.336}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.109}
    {} {Slack Time} {-0.227}
  END_SLK_CLC
  SLK -0.227
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.298} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.038} { 0.000} {0.083} {1230.439} { 0.109} { 0.336} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.227} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.214} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.198} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.196} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.177} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.167} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 520
PATH 521
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]3} {CK}
  ENDPT {acc_reg_out_reg[13]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.206}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.337}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.111}
    {} {Slack Time} {-0.226}
  END_SLK_CLC
  SLK -0.226
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.297} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.040} { 0.000} {0.084} {1230.439} { 0.111} { 0.337} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.226} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.214} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.197} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.195} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.176} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.166} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 521
PATH 522
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]3} {CK}
  ENDPT {acc_reg_out_reg[14]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.207}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.338}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.112}
    {} {Slack Time} {-0.226}
  END_SLK_CLC
  SLK -0.226
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.297} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.041} { 0.000} {0.085} {1230.439} { 0.112} { 0.338} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.226} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.213} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.196} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.195} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.175} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.166} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 522
PATH 523
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]3} {CK}
  ENDPT {acc_reg_out_reg[9]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.182}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.313}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {-0.226}
  END_SLK_CLC
  SLK -0.226
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.297} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.017} { 0.000} {0.065} {1230.439} { 0.088} { 0.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.226} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.213} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.196} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.194} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.175} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} {-0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 523
PATH 524
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><14]} {CK}
  ENDPT {result_reg_reg[0><14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.208}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.339}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.114}
    {} {Slack Time} {-0.225}
  END_SLK_CLC
  SLK -0.225
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.296} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.043} { 0.000} {0.086} {1230.439} { 0.114} { 0.339} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.225} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.212} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.195} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.194} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.174} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 524
PATH 525
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]2} {CK}
  ENDPT {acc_reg_out_reg[10]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.208}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.339}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.115}
    {} {Slack Time} {-0.225}
  END_SLK_CLC
  SLK -0.225
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.296} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.043} { 0.000} {0.086} {1230.439} { 0.115} { 0.339} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.225} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.212} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.195} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.194} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.174} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 525
PATH 526
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]2} {CK}
  ENDPT {acc_reg_out_reg[11]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.209}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.340}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.116}
    {} {Slack Time} {-0.224}
  END_SLK_CLC
  SLK -0.224
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.295} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.045} { 0.000} {0.087} {1230.439} { 0.116} { 0.340} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.224} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.211} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.194} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.193} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.173} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.164} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 526
PATH 527
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><7]} {CK}
  ENDPT {result_reg_reg[0><7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.181}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {-0.224}
  END_SLK_CLC
  SLK -0.224
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.295} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.016} { 0.000} {0.064} {1230.439} { 0.087} { 0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.224} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.211} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.194} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.193} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.173} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} {-0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 527
PATH 528
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><9]} {CK}
  ENDPT {result_reg_reg[0><9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.178}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.308}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {-0.222}
  END_SLK_CLC
  SLK -0.222
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.293} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.014} { 0.000} {0.062} {1230.439} { 0.086} { 0.308} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.222} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.210} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.193} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.191} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.172} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} {-0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 528
PATH 529
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]2} {CK}
  ENDPT {acc_reg_out_reg[12]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.210}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.119}
    {} {Slack Time} {-0.222}
  END_SLK_CLC
  SLK -0.222
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.293} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.048} { 0.000} {0.088} {1230.439} { 0.119} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.222} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.210} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.193} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.191} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.172} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.162} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 529
PATH 530
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]2} {CK}
  ENDPT {acc_reg_out_reg[14]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.210}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {-0.222}
  END_SLK_CLC
  SLK -0.222
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.293} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.049} { 0.000} {0.088} {1230.439} { 0.120} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.222} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.209} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.192} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.191} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.171} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.162} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 530
PATH 531
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]2} {CK}
  ENDPT {acc_reg_out_reg[13]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.210}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {-0.222}
  END_SLK_CLC
  SLK -0.222
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.293} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.049} { 0.000} {0.088} {1230.439} { 0.120} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.222} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.209} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.192} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.191} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.171} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.161} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 531
PATH 532
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]1} {CK}
  ENDPT {acc_reg_out_reg[15]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.210}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {-0.222}
  END_SLK_CLC
  SLK -0.222
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.293} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.049} { 0.000} {0.088} {1230.439} { 0.120} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.222} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.209} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.192} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.191} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.171} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.161} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 532
PATH 533
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]2} {CK}
  ENDPT {acc_reg_out_reg[9]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.211}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.342}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.123}
    {} {Slack Time} {-0.219}
  END_SLK_CLC
  SLK -0.219
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.290} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.052} { 0.000} {0.089} {1230.439} { 0.123} { 0.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.219} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.207} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.190} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.188} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.169} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} {-0.159} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 533
PATH 534
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]2} {CK}
  ENDPT {acc_reg_out_reg[15]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.211}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.342}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.217}
  END_SLK_CLC
  SLK -0.217
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.288} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.054} { 0.000} {0.089} {1230.439} { 0.125} { 0.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.217} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.205} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.188} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.186} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.167} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.060} {-0.158} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 534
PATH 535
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]2} {CK}
  ENDPT {acc_reg_out_reg[8]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.211}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.342}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.217}
  END_SLK_CLC
  SLK -0.217
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.288} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.054} { 0.000} {0.089} {1230.439} { 0.125} { 0.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.217} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.205} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.188} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.186} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.167} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.060} {-0.158} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 535
PATH 536
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]2} {CK}
  ENDPT {acc_reg_out_reg[7]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.127}
    {} {Slack Time} {-0.215}
  END_SLK_CLC
  SLK -0.215
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.286} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.056} { 0.000} {0.089} {1230.439} { 0.127} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.215} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.202} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.185} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.184} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.164} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.156} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 536
PATH 537
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]2} {CK}
  ENDPT {acc_reg_out_reg[6]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.342}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.128}
    {} {Slack Time} {-0.215}
  END_SLK_CLC
  SLK -0.215
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.286} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.057} { 0.000} {0.089} {1230.439} { 0.128} { 0.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.215} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.202} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.185} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.184} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.164} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} {-0.155} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 537
PATH 538
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]2} {CK}
  ENDPT {acc_reg_out_reg[5]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.129}
    {} {Slack Time} {-0.212}
  END_SLK_CLC
  SLK -0.212
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.283} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.058} { 0.000} {0.089} {1230.439} { 0.129} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.212} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.199} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.183} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.181} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.162} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.154} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 538
PATH 539
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]2} {CK}
  ENDPT {acc_reg_out_reg[4]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.342}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.130}
    {} {Slack Time} {-0.212}
  END_SLK_CLC
  SLK -0.212
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.283} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.059} { 0.000} {0.090} {1230.439} { 0.130} { 0.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.212} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.199} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.182} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.181} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.161} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.153} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 539
PATH 540
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]2} {CK}
  ENDPT {acc_reg_out_reg[3]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.342}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.131}
    {} {Slack Time} {-0.210}
  END_SLK_CLC
  SLK -0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.281} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.060} { 0.000} {0.090} {1230.439} { 0.131} { 0.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.210} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.197} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.181} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.179} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.160} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} {-0.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 540
PATH 541
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]3} {CK}
  ENDPT {x_reg_out_reg[7]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {-0.209}
  END_SLK_CLC
  SLK -0.209
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.280} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.062} { 0.000} {0.090} {1230.439} { 0.133} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.209} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.196} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.179} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.177} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.158} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.151} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 541
PATH 542
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]3} {CK}
  ENDPT {weight_reg_reg[7]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {-0.209}
  END_SLK_CLC
  SLK -0.209
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.280} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.062} { 0.000} {0.090} {1230.439} { 0.133} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.209} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.196} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.179} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.177} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.158} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.151} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 542
PATH 543
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]3} {CK}
  ENDPT {weight_reg_reg[5]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {-0.208}
  END_SLK_CLC
  SLK -0.208
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.279} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.062} { 0.000} {0.090} {1230.439} { 0.133} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.208} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.196} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.179} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.177} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.158} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.151} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 543
PATH 544
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]3} {CK}
  ENDPT {weight_reg_reg[6]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {-0.207}
  END_SLK_CLC
  SLK -0.207
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.278} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.063} { 0.000} {0.090} {1230.439} { 0.134} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.207} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.194} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.177} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.176} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.156} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.149} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 544
PATH 545
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]2} {CK}
  ENDPT {acc_reg_out_reg[0]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {-0.206}
  END_SLK_CLC
  SLK -0.206
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.277} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.064} { 0.000} {0.090} {1230.439} { 0.135} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.206} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.194} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.177} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.175} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.156} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} {-0.149} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 545
PATH 546
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]2} {CK}
  ENDPT {acc_reg_out_reg[2]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.340}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {-0.203}
  END_SLK_CLC
  SLK -0.203
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.274} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.066} { 0.000} {0.090} {1230.439} { 0.137} { 0.340} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.203} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.190} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.174} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.172} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.153} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.056} {-0.147} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 546
PATH 547
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]3} {CK}
  ENDPT {acc_reg_out_reg[15]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.340}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {-0.203}
  END_SLK_CLC
  SLK -0.203
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.274} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.066} { 0.000} {0.090} {1230.439} { 0.137} { 0.340} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.203} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.190} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.174} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.172} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.153} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.056} {-0.147} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 547
PATH 548
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]6} {CK}
  ENDPT {acc_reg_out_reg[1]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.339}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {-0.202}
  END_SLK_CLC
  SLK -0.202
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.273} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.066} { 0.000} {0.090} {1230.439} { 0.137} { 0.339} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.202} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.189} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.173} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.171} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.152} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.005} { 0.000} {0.016} {132.770} { 0.056} {-0.147} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 548
PATH 549
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]6} {CK}
  ENDPT {acc_reg_out_reg[0]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.340}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {-0.201}
  END_SLK_CLC
  SLK -0.201
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.272} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.068} { 0.000} {0.090} {1230.439} { 0.139} { 0.340} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.201} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.189} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.172} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.170} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.151} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.056} {-0.145} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 549
PATH 550
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]6} {CK}
  ENDPT {acc_reg_out_reg[2]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.340}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {-0.201}
  END_SLK_CLC
  SLK -0.201
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.272} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.068} { 0.000} {0.090} {1230.439} { 0.139} { 0.340} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.201} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.189} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.172} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.170} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.151} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.056} {-0.145} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 550
PATH 551
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]6} {CK}
  ENDPT {acc_reg_out_reg[3]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.340}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {-0.200}
  END_SLK_CLC
  SLK -0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.271} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.069} { 0.000} {0.090} {1230.439} { 0.140} { 0.340} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.200} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.187} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.170} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.169} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} {-0.149} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.056} {-0.144} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 551
PATH 552
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]6} {CK}
  ENDPT {acc_reg_out_reg[11]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {-0.197}
  END_SLK_CLC
  SLK -0.197
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.268} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.073} { 0.000} {0.090} {1230.439} { 0.144} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.197} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.184} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.168} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.166} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.147} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 552
PATH 553
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><11]} {CK}
  ENDPT {result_reg_reg[1><11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.346}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.197}
  END_SLK_CLC
  SLK -0.197
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.268} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.078} { 0.000} {0.090} {1230.439} { 0.149} { 0.346} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.197} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.184} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.167} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.166} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.147} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.061} {-0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 553
PATH 554
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><13]} {CK}
  ENDPT {result_reg_reg[1><13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.344}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.197}
  END_SLK_CLC
  SLK -0.197
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.268} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.077} { 0.000} {0.090} {1230.439} { 0.148} { 0.344} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.197} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.184} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.167} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.147} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} {-0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 554
PATH 555
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]15} {CK}
  ENDPT {acc_reg_out_reg[12]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.345}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.267} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.078} { 0.000} {0.090} {1230.439} { 0.149} { 0.345} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.196} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.184} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.167} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.147} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.061} {-0.136} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 555
PATH 556
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]7} {CK}
  ENDPT {acc_reg_out_reg[13]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.344}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.267} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.077} { 0.000} {0.090} {1230.439} { 0.148} { 0.344} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.196} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.184} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.167} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.147} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} {-0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 556
PATH 557
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]15} {CK}
  ENDPT {acc_reg_out_reg[11]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.345}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.267} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.078} { 0.000} {0.090} {1230.439} { 0.149} { 0.345} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.196} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.183} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.167} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.147} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.061} {-0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 557
PATH 558
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><13]} {CK}
  ENDPT {result_reg_reg[3><13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.345}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.267} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.078} { 0.000} {0.090} {1230.439} { 0.149} { 0.345} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.196} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.183} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.167} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.147} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.060} {-0.136} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 558
PATH 559
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]15} {CK}
  ENDPT {acc_reg_out_reg[13]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.345}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.267} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.078} { 0.000} {0.090} {1230.439} { 0.149} { 0.345} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.196} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.183} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.167} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.147} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.061} {-0.136} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 559
PATH 560
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><12]} {CK}
  ENDPT {result_reg_reg[3><12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.345}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.267} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.078} { 0.000} {0.090} {1230.439} { 0.149} { 0.345} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.196} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.183} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.167} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.146} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.061} {-0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 560
PATH 561
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><14]} {CK}
  ENDPT {result_reg_reg[1><14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.344}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.267} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.077} { 0.000} {0.090} {1230.439} { 0.148} { 0.344} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.196} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.183} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.166} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.146} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} {-0.136} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 561
PATH 562
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {cycle_reg[2]} {CK}
  ENDPT {cycle_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.267} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.074} { 0.000} {0.090} {1230.439} { 0.145} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.196} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.183} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.166} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.146} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 562
PATH 563
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]15} {CK}
  ENDPT {acc_reg_out_reg[14]15} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.344}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.267} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.077} { 0.000} {0.090} {1230.439} { 0.148} { 0.344} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.196} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.183} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.166} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.146} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} {-0.136} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 563
PATH 564
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]6} {CK}
  ENDPT {acc_reg_out_reg[15]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.267} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.074} { 0.000} {0.090} {1230.439} { 0.145} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.196} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.183} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.166} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.146} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 564
PATH 565
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[3><14]} {CK}
  ENDPT {result_reg_reg[3><14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.344}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.267} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.077} { 0.000} {0.090} {1230.439} { 0.148} { 0.344} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.196} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.183} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.166} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.165} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.146} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} {-0.136} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 565
PATH 566
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]7} {CK}
  ENDPT {acc_reg_out_reg[15]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.341}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {-0.195}
  END_SLK_CLC
  SLK -0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.266} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.075} { 0.000} {0.090} {1230.439} { 0.146} { 0.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.195} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.183} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.166} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.164} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.146} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} {-0.138} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 566
PATH 567
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><12]} {CK}
  ENDPT {result_reg_reg[1><12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.344}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.195}
  END_SLK_CLC
  SLK -0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.266} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.078} { 0.000} {0.090} {1230.439} { 0.149} { 0.344} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.195} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.182} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.166} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.164} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.146} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} {-0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 567
PATH 568
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]7} {CK}
  ENDPT {acc_reg_out_reg[12]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.344}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.195}
  END_SLK_CLC
  SLK -0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.266} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.078} { 0.000} {0.090} {1230.439} { 0.149} { 0.344} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.195} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.182} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.166} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.164} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.146} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} {-0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 568
PATH 569
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]7} {CK}
  ENDPT {acc_reg_out_reg[11]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.344}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {-0.195}
  END_SLK_CLC
  SLK -0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.266} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.078} { 0.000} {0.090} {1230.439} { 0.149} { 0.344} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.195} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.182} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.166} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.164} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.146} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} {-0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 569
PATH 570
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]6} {CK}
  ENDPT {acc_reg_out_reg[9]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.338}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.195}
  END_SLK_CLC
  SLK -0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.266} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.072} { 0.000} {0.090} {1230.439} { 0.143} { 0.338} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.195} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.182} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.166} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.164} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.145} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.054} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 570
PATH 571
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]6} {CK}
  ENDPT {acc_reg_out_reg[8]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.338}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {-0.195}
  END_SLK_CLC
  SLK -0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.266} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.072} { 0.000} {0.090} {1230.439} { 0.143} { 0.338} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.195} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.182} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.166} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.164} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.145} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.054} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 571
PATH 572
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]6} {CK}
  ENDPT {acc_reg_out_reg[13]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.340}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {-0.195}
  END_SLK_CLC
  SLK -0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.266} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.074} { 0.000} {0.090} {1230.439} { 0.145} { 0.340} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.195} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.182} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.165} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.164} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.145} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.006} { 0.000} {0.017} {130.134} { 0.056} {-0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 572
PATH 573
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {cycle_reg[0]} {CK}
  ENDPT {cycle_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.339}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {-0.194}
  END_SLK_CLC
  SLK -0.194
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.265} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.074} { 0.000} {0.090} {1230.439} { 0.145} { 0.339} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.194} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.181} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.165} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.163} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.145} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.006} { 0.000} {0.017} {130.134} { 0.055} {-0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 573
PATH 574
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]6} {CK}
  ENDPT {acc_reg_out_reg[10]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.338}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {-0.194}
  END_SLK_CLC
  SLK -0.194
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.265} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.073} { 0.000} {0.090} {1230.439} { 0.144} { 0.338} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.194} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.181} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.164} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.163} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.144} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.054} {-0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 574
PATH 575
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]7} {CK}
  ENDPT {weight_reg_reg[3]7} {RN} {DFFR_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Removal} {0.206}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {-0.193}
  END_SLK_CLC
  SLK -0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.264} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.069} { 0.000} {0.090} {1230.439} { 0.140} { 0.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.193} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.181} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.164} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.162} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} {-0.143} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} {-0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 575
PATH 576
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]6} {CK}
  ENDPT {acc_reg_out_reg[5]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {-0.193}
  END_SLK_CLC
  SLK -0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.264} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.070} { 0.000} {0.090} {1230.439} { 0.141} { 0.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.193} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.180} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.164} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.162} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.144} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} {-0.142} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 576
PATH 577
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]6} {CK}
  ENDPT {acc_reg_out_reg[4]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {-0.193}
  END_SLK_CLC
  SLK -0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.264} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.070} { 0.000} {0.090} {1230.439} { 0.141} { 0.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.193} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.180} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.164} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.162} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.143} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} {-0.142} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 577
PATH 578
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]6} {CK}
  ENDPT {acc_reg_out_reg[7]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.192}
  END_SLK_CLC
  SLK -0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.263} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.090} {1230.439} { 0.142} { 0.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.192} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.179} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.163} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.161} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.143} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 578
PATH 579
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]6} {CK}
  ENDPT {acc_reg_out_reg[6]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.192}
  END_SLK_CLC
  SLK -0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.263} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.090} {1230.439} { 0.142} { 0.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.192} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.179} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.163} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.161} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.143} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 579
PATH 580
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]7} {CK}
  ENDPT {weight_reg_reg[6]7} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Removal} {0.212}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.334}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {-0.192}
  END_SLK_CLC
  SLK -0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.263} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.071} { 0.000} {0.090} {1230.439} { 0.142} { 0.334} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.192} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.179} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.163} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.161} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.143} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 580
PATH 581
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]6} {CK}
  ENDPT {acc_reg_out_reg[14]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.337}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {-0.192}
  END_SLK_CLC
  SLK -0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.263} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.074} { 0.000} {0.090} {1230.439} { 0.145} { 0.337} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.192} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.179} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} {-0.163} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.161} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.142} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.053} {-0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 581
PATH 582
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]6} {CK}
  ENDPT {acc_reg_out_reg[12]6} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Removal} {0.213}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.337}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {-0.192}
  END_SLK_CLC
  SLK -0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {1230.439} { 0.071} { 0.263} {} {582} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.074} { 0.000} {0.090} {1230.439} { 0.145} { 0.337} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} {-0.192} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} {-0.179} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} {-0.162} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} {-0.161} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} {-0.142} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.053} {-0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 582
PATH 583
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]14} {CK}
  ENDPT {acc_reg_out_reg[8]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.014} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.015} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.072} { 0.072} {} {1} {(80.77,39.90) (77.28,39.66)} 
    NET {} {} {} {} {} {FE_PHN1213_acc_out_3__2__8} {} { 0.000} { 0.000} {0.004} {1.037} { 0.072} { 0.072} {} {} {} 
    INST {FE_PHC1213_acc_out_3__2__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.090} { 0.090} {} {2} {(75.68,38.95) (76.06,39.33)} 
    NET {} {} {} {} {} {acc_out[3><2><8]} {} { 0.000} { 0.000} {0.006} {2.299} { 0.090} { 0.090} {} {} {} 
    INST {FE_PHC174_acc_out_3__2__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.007} {} { 0.111} { 0.111} {} {1} {(80.43,38.95) (80.81,39.33)} 
    NET {} {} {} {} {} {FE_PHN174_acc_out_3__2__8} {} { 0.000} { 0.000} {0.007} {2.712} { 0.111} { 0.111} {} {} {} 
    INST {U5306} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.128} { 0.128} {} {1} {(79.48,45.61) (79.67,45.23)} 
    NET {} {} {} {} {} {n5291} {} { 0.000} { 0.000} {0.008} {1.890} { 0.128} { 0.128} {} {} {} 
    INST {U5307} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.136} { 0.136} {} {1} {(79.61,44.55) (79.48,44.73)} 
    NET {} {} {} {} {} {n823} {} { 0.000} { 0.000} {0.005} {1.525} { 0.136} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.050} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 583
PATH 584
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><8]} {CK}
  ENDPT {result_reg_reg[3><8]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.014} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.076} { 0.076} {} {2} {(78.67,11.90) (75.19,11.67)} 
    NET {} {} {} {} {} {result_flat[56]} {} { 0.000} { 0.000} {0.005} {2.708} { 0.077} { 0.077} {} {} {} 
    INST {U5424} {B} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.006} {} { 0.106} { 0.106} {} {1} {(76.70,13.76) (76.34,14.09)} 
    NET {} {} {} {} {} {n607} {} { 0.000} { 0.000} {0.006} {1.062} { 0.106} { 0.106} {} {} {} 
    INST {FE_PHC639_n607} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.122} { 0.122} {} {1} {(76.25,10.96) (76.63,11.33)} 
    NET {} {} {} {} {} {FE_PHN639_n607} {} { 0.000} { 0.000} {0.004} {1.009} { 0.122} { 0.122} {} {} {} 
    INST {FE_PHC1269_n607} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.139} { 0.139} {} {1} {(75.11,10.96) (75.49,11.33)} 
    NET {} {} {} {} {} {FE_PHN1269_n607} {} { 0.000} { 0.000} {0.005} {1.528} { 0.139} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.050} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 584
PATH 585
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><5]} {CK}
  ENDPT {result_reg_reg[0><5]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.014} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.007} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.074} { 0.074} {} {2} {(20.34,11.90) (16.86,11.67)} 
    NET {} {} {} {} {} {result_flat[5]} {} { 0.000} { 0.000} {0.005} {2.717} { 0.074} { 0.074} {} {} {} 
    INST {U5373} {A} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.006} {} { 0.103} { 0.103} {} {1} {(18.30,13.76) (19.23,14.09)} 
    NET {} {} {} {} {} {n754} {} { 0.000} { 0.000} {0.006} {1.042} { 0.103} { 0.103} {} {} {} 
    INST {FE_PHC672_n754} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.120} { 0.120} {} {1} {(20.58,12.01) (20.96,11.63)} 
    NET {} {} {} {} {} {FE_PHN672_n754} {} { 0.000} { 0.000} {0.005} {1.553} { 0.120} { 0.120} {} {} {} 
    INST {FE_PHC1291_n754} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.136} { 0.136} {} {1} {(19.82,10.96) (20.18,11.30)} 
    NET {} {} {} {} {} {FE_PHN1291_n754} {} { 0.000} { 0.000} {0.004} {1.242} { 0.136} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 585
PATH 586
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]8} {CK}
  ENDPT {x_reg_out_reg[0]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.014} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.010} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.020} { 0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.076} { 0.000} {0.018} {} { 0.095} { 0.095} {} {17} {(92.89,114.66) (96.38,114.89)} 
    NET {} {} {} {} {} {x_out[2><0><0]} {} { 0.000} { 0.000} {0.018} {18.298} { 0.095} { 0.095} {} {} {} 
    INST {U3777} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.011} {} { 0.120} { 0.120} {} {1} {(95.06,115.61) (95.25,115.47)} 
    NET {} {} {} {} {} {n3606} {} { 0.000} { 0.000} {0.011} {1.914} { 0.120} { 0.120} {} {} {} 
    INST {U3778} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.125} { 0.125} {} {1} {(94.37,115.61) (94.20,115.23)} 
    NET {} {} {} {} {} {FE_PHN170_n983} {} { 0.000} { 0.000} {0.004} {1.555} { 0.125} { 0.125} {} {} {} 
    INST {FE_PHC170_n983} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.015} { 0.000} {0.004} {} { 0.141} { 0.141} {} {1} {(93.16,115.61) (93.53,115.26)} 
    NET {} {} {} {} {} {n983} {} { 0.000} { 0.000} {0.004} {1.300} { 0.141} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.054} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 586
PATH 587
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><15]} {CK}
  ENDPT {result_reg_reg[0><15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><15]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.044} { 0.000} {0.005} {} { 0.058} { 0.058} {} {2} {(40.30,22.26) (37.19,22.28)} 
    NET {} {} {} {} {} {FE_PHN757_n5561} {} { 0.000} { 0.000} {0.005} {0.931} { 0.058} { 0.058} {} {} {} 
    INST {FE_PHC757_n5561} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.077} { 0.077} {} {1} {(36.16,22.16) (36.54,22.53)} 
    NET {} {} {} {} {} {n5561} {} { 0.000} { 0.000} {0.005} {1.967} { 0.077} { 0.077} {} {} {} 
    INST {U5383} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.011} { 0.000} {0.005} {} { 0.088} { 0.088} {} {1} {(38.70,23.21) (38.51,22.83)} 
    NET {} {} {} {} {} {n744} {} { 0.000} { 0.000} {0.005} {1.025} { 0.088} { 0.088} {} {} {} 
    INST {FE_PHC119_n744} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.104} { 0.104} {} {1} {(39.77,23.21) (40.15,22.83)} 
    NET {} {} {} {} {} {FE_PHN119_n744} {} { 0.000} { 0.000} {0.004} {1.150} { 0.104} { 0.104} {} {} {} 
    INST {FE_PHC120_n744} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.119} { 0.119} {} {1} {(40.34,20.41) (40.70,20.07)} 
    NET {} {} {} {} {} {FE_PHN120_n744} {} { 0.000} { 0.000} {0.004} {1.891} { 0.119} { 0.119} {} {} {} 
    INST {FE_PHC703_n744} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.015} { 0.000} {0.004} {} { 0.135} { 0.135} {} {1} {(39.39,19.36) (39.76,19.70)} 
    NET {} {} {} {} {} {FE_PHN703_n744} {} { 0.000} { 0.000} {0.004} {1.356} { 0.135} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 587
PATH 588
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]} {CK}
  ENDPT {x_reg_out_reg[0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[0]} {R} {} {} {x_vector_flat[0]} {} {} {} {0.002} {19.559} { 0.071} { 0.071} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[0]} {} { 0.006} { 0.000} {0.007} {19.559} { 0.077} { 0.077} {} {} {} 
    INST {U4823} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.100} { 0.100} {} {1} {(41.17,110.00) (40.81,109.67)} 
    NET {} {} {} {} {} {n1175} {} { 0.000} { 0.000} {0.005} {1.626} { 0.100} { 0.100} {} {} {} 
    INST {FE_PHC387_n1175} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.118} { 0.118} {} {1} {(39.77,110.00) (40.13,109.66)} 
    NET {} {} {} {} {} {FE_PHN387_n1175} {} { 0.000} { 0.000} {0.004} {1.311} { 0.118} { 0.118} {} {} {} 
    INST {FE_PHC1257_n1175} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.136} { 0.136} {} {1} {(41.86,111.75) (42.24,112.13)} 
    NET {} {} {} {} {} {FE_PHN1257_n1175} {} { 0.000} { 0.000} {0.005} {1.335} { 0.136} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 588
PATH 589
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><10]} {CK}
  ENDPT {result_reg_reg[2><10]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.009} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.020} { 0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} { 0.079} {} {2} {(126.56,27.86) (123.07,28.09)} 
    NET {} {} {} {} {} {result_flat[42]} {} { 0.000} { 0.000} {0.005} {2.697} { 0.079} { 0.079} {} {} {} 
    INST {U5410} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.109} { 0.109} {} {1} {(123.56,28.80) (123.92,28.47)} 
    NET {} {} {} {} {} {n653} {} { 0.000} { 0.000} {0.006} {1.138} { 0.109} { 0.109} {} {} {} 
    INST {FE_PHC677_n653} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.126} { 0.126} {} {1} {(126.03,28.80) (126.41,28.43)} 
    NET {} {} {} {} {} {FE_PHN677_n653} {} { 0.000} { 0.000} {0.005} {1.525} { 0.126} { 0.126} {} {} {} 
    INST {FE_PHC1280_n653} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.142} { 0.142} {} {1} {(125.08,28.80) (125.45,28.46)} 
    NET {} {} {} {} {} {FE_PHN1280_n653} {} { 0.000} { 0.000} {0.004} {1.223} { 0.142} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.053} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.064} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 589
PATH 590
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><12]} {CK}
  ENDPT {result_reg_reg[2><12]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.009} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} { 0.079} {} {2} {(126.75,37.10) (123.26,36.87)} 
    NET {} {} {} {} {} {result_flat[44]} {} { 0.000} { 0.000} {0.005} {2.742} { 0.079} { 0.079} {} {} {} 
    INST {U5412} {B} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.006} {} { 0.108} { 0.108} {} {1} {(125.27,38.95) (125.63,39.29)} 
    NET {} {} {} {} {} {n651} {} { 0.000} { 0.000} {0.006} {1.095} { 0.108} { 0.108} {} {} {} 
    INST {FE_PHC640_n651} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.126} { 0.125} {} {1} {(126.22,36.16) (126.60,36.53)} 
    NET {} {} {} {} {} {FE_PHN640_n651} {} { 0.000} { 0.000} {0.005} {1.518} { 0.126} { 0.125} {} {} {} 
    INST {FE_PHC1284_n651} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.141} { 0.141} {} {1} {(125.27,36.16) (125.64,36.50)} 
    NET {} {} {} {} {} {FE_PHN1284_n651} {} { 0.000} { 0.000} {0.004} {1.418} { 0.141} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.053} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 590
PATH 591
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]13} {CK}
  ENDPT {acc_reg_out_reg[1]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.010} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.076} { 0.076} {} {2} {(98.62,75.46) (95.14,75.70)} 
    NET {} {} {} {} {} {acc_out[3><1><1]} {} { 0.000} { 0.000} {0.006} {3.280} { 0.076} { 0.076} {} {} {} 
    INST {FE_PHC491_acc_out_3__1__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.094} { 0.094} {} {1} {(97.34,76.41) (97.72,76.03)} 
    NET {} {} {} {} {} {FE_PHN491_acc_out_3__1__1} {} { 0.000} { 0.000} {0.005} {1.594} { 0.094} { 0.094} {} {} {} 
    INST {FE_PHC1020_acc_out_3__1__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.113} { 0.113} {} {1} {(90.31,76.41) (90.69,76.03)} 
    NET {} {} {} {} {} {FE_PHN1020_acc_out_3__1__1} {} { 0.000} { 0.000} {0.007} {2.453} { 0.113} { 0.113} {} {} {} 
    INST {U5243} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.130} { 0.129} {} {1} {(96.01,76.41) (96.20,76.03)} 
    NET {} {} {} {} {} {n5186} {} { 0.000} { 0.000} {0.008} {1.831} { 0.130} { 0.129} {} {} {} 
    INST {U5244} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.138} { 0.138} {} {1} {(97.09,76.41) (96.96,76.23)} 
    NET {} {} {} {} {} {n854} {} { 0.000} { 0.000} {0.005} {1.355} { 0.138} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.054} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 591
PATH 592
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]} {CK}
  ENDPT {x_reg_out_reg[1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[1]} {R} {} {} {x_vector_flat[1]} {} {} {} {0.002} {19.978} { 0.071} { 0.071} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[1]} {} { 0.006} { 0.000} {0.007} {19.978} { 0.077} { 0.077} {} {} {} 
    INST {U4824} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.100} { 0.099} {} {1} {(40.03,114.56) (39.67,114.89)} 
    NET {} {} {} {} {} {FE_PHN745_n1174} {} { 0.000} { 0.000} {0.005} {1.034} { 0.100} { 0.099} {} {} {} 
    INST {FE_PHC745_n1174} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.117} { 0.117} {} {1} {(40.91,114.56) (41.29,114.93)} 
    NET {} {} {} {} {} {FE_PHN192_n1174} {} { 0.000} { 0.000} {0.005} {1.189} { 0.117} { 0.117} {} {} {} 
    INST {FE_PHC192_n1174} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.136} { 0.136} {} {1} {(39.01,114.56) (39.39,114.93)} 
    NET {} {} {} {} {} {n1174} {} { 0.000} { 0.000} {0.005} {1.603} { 0.136} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 592
PATH 593
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]2} {CK}
  ENDPT {x_reg_out_reg[6]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[22]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[22]} {R} {} {} {x_vector_flat[22]} {} {} {} {0.002} {13.470} { 0.071} { 0.071} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[22]} {} { 0.003} { 0.000} {0.004} {13.470} { 0.074} { 0.074} {} {} {} 
    INST {U4892} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.097} { 0.097} {} {1} {(28.06,73.61) (27.70,73.27)} 
    NET {} {} {} {} {} {n1121} {} { 0.000} { 0.000} {0.005} {1.659} { 0.097} { 0.097} {} {} {} 
    INST {FE_PHC388_n1121} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.114} { 0.114} {} {1} {(27.80,76.41) (28.16,76.06)} 
    NET {} {} {} {} {} {FE_PHN388_n1121} {} { 0.000} { 0.000} {0.004} {1.370} { 0.114} { 0.114} {} {} {} 
    INST {FE_PHC746_n1121} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.133} { 0.132} {} {1} {(30.46,73.61) (30.84,73.23)} 
    NET {} {} {} {} {} {FE_PHN746_n1121} {} { 0.000} { 0.000} {0.005} {1.510} { 0.133} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.056} { 0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 593
PATH 594
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><12]} {CK}
  ENDPT {result_reg_reg[1><12]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.016} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.075} { 0.075} {} {2} {(63.07,23.10) (66.55,22.87)} 
    NET {} {} {} {} {} {result_flat[28]} {} { 0.000} { 0.000} {0.005} {2.724} { 0.075} { 0.075} {} {} {} 
    INST {U5396} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.104} { 0.104} {} {1} {(65.11,24.96) (64.75,25.29)} 
    NET {} {} {} {} {} {n699} {} { 0.000} { 0.000} {0.006} {1.108} { 0.104} { 0.104} {} {} {} 
    INST {FE_PHC643_n699} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.121} { 0.120} {} {1} {(62.38,23.21) (62.76,22.83)} 
    NET {} {} {} {} {} {FE_PHN643_n699} {} { 0.000} { 0.000} {0.004} {1.057} { 0.121} { 0.120} {} {} {} 
    INST {FE_PHC1255_n699} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.137} { 0.137} {} {1} {(63.71,24.96) (64.09,25.33)} 
    NET {} {} {} {} {} {FE_PHN1255_n699} {} { 0.000} { 0.000} {0.005} {1.424} { 0.137} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.050} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 594
PATH 595
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]1} {CK}
  ENDPT {x_reg_out_reg[2]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[10]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[10]} {R} {} {} {x_vector_flat[10]} {} {} {} {0.002} {16.821} { 0.071} { 0.071} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[10]} {} { 0.005} { 0.000} {0.005} {16.821} { 0.076} { 0.076} {} {} {} 
    INST {U4841} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.098} { 0.098} {} {1} {(38.51,90.41) (38.15,90.07)} 
    NET {} {} {} {} {} {n1149} {} { 0.000} { 0.000} {0.005} {1.495} { 0.098} { 0.098} {} {} {} 
    INST {FE_PHC749_n1149} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.116} { 0.115} {} {1} {(33.50,89.36) (33.88,89.73)} 
    NET {} {} {} {} {} {FE_PHN749_n1149} {} { 0.000} { 0.000} {0.004} {0.955} { 0.116} { 0.115} {} {} {} 
    INST {FE_PHC173_n1149} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.134} { 0.134} {} {1} {(34.83,89.36) (35.21,89.73)} 
    NET {} {} {} {} {} {FE_PHN173_n1149} {} { 0.000} { 0.000} {0.005} {1.666} { 0.134} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.058} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 595
PATH 596
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]6} {CK}
  ENDPT {weight_reg_reg[1]6} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.130}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.071} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.010} {-0.008} {0.028} {59.668} { 0.081} { 0.081} {} {} {} 
    INST {U4105} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.007} {} { 0.094} { 0.094} {} {1} {(45.59,69.75) (45.92,69.89)} 
    NET {} {} {} {} {} {n3789} {} { 0.000} { 0.000} {0.007} {1.826} { 0.094} { 0.094} {} {} {} 
    INST {U4106} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.100} { 0.100} {} {1} {(44.59,69.75) (44.42,70.13)} 
    NET {} {} {} {} {} {n726} {} { 0.000} { 0.000} {0.004} {1.103} { 0.100} { 0.100} {} {} {} 
    INST {FE_PHC814_n726} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.113} { 0.113} {} {1} {(44.71,69.75) (45.07,70.09)} 
    NET {} {} {} {} {} {FE_PHN814_n726} {} { 0.000} { 0.000} {0.004} {1.240} { 0.113} { 0.113} {} {} {} 
    INST {FE_PHC268_n726} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.130} { 0.130} {} {1} {(42.81,69.75) (43.19,70.13)} 
    NET {} {} {} {} {} {FE_PHN268_n726} {} { 0.000} { 0.000} {0.005} {1.325} { 0.130} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.054} { 0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 596
PATH 597
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]9} {CK}
  ENDPT {x_reg_out_reg[0]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.007} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.013} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.079} { 0.000} {0.023} {} { 0.093} { 0.092} {} {17} {(41.02,87.50) (44.51,87.27)} 
    NET {} {} {} {} {} {x_out[1><1><0]} {} { 0.002} { 0.000} {0.023} {23.158} { 0.095} { 0.095} {} {} {} 
    INST {U3839} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.013} {} { 0.117} { 0.117} {} {1} {(94.05,90.41) (94.37,90.27)} 
    NET {} {} {} {} {} {n3637} {} { 0.000} { 0.000} {0.013} {1.968} { 0.117} { 0.117} {} {} {} 
    INST {U3840} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.122} { 0.122} {} {1} {(95.63,90.41) (95.80,90.03)} 
    NET {} {} {} {} {} {n959} {} { 0.000} { 0.000} {0.005} {1.630} { 0.122} { 0.122} {} {} {} 
    INST {FE_PHC166_n959} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.138} { 0.138} {} {1} {(96.58,87.61) (96.95,87.26)} 
    NET {} {} {} {} {} {FE_PHN166_n959} {} { 0.000} { 0.000} {0.004} {1.593} { 0.138} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.055} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 597
PATH 598
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]8} {CK}
  ENDPT {weight_reg_reg[4]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.010} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.020} { 0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.062} { 0.000} {0.007} {} { 0.082} { 0.082} {} {5} {(102.97,107.10) (106.45,106.87)} 
    NET {} {} {} {} {} {n8weight_reg[4]} {} { 0.000} { 0.000} {0.007} {5.614} { 0.082} { 0.082} {} {} {} 
    INST {U4244} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.013} {} { 0.102} { 0.102} {} {1} {(104.44,108.95) (104.25,109.09)} 
    NET {} {} {} {} {} {n3870} {} { 0.000} { 0.000} {0.013} {1.914} { 0.102} { 0.102} {} {} {} 
    INST {U4245} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.107} { 0.107} {} {1} {(103.30,108.95) (103.13,109.33)} 
    NET {} {} {} {} {} {FE_PHN742_n691} {} { 0.000} { 0.000} {0.004} {1.186} { 0.107} { 0.107} {} {} {} 
    INST {FE_PHC742_n691} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.123} { 0.123} {} {1} {(101.52,107.20) (101.90,106.83)} 
    NET {} {} {} {} {} {FE_PHN181_n691} {} { 0.000} { 0.000} {0.005} {1.498} { 0.123} { 0.123} {} {} {} 
    INST {FE_PHC181_n691} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.141} { 0.141} {} {1} {(105.89,108.95) (106.27,109.33)} 
    NET {} {} {} {} {} {n691} {} { 0.000} { 0.000} {0.005} {1.689} { 0.141} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.055} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 598
PATH 599
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><9]} {CK}
  ENDPT {result_reg_reg[0><9]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.074} { 0.074} {} {2} {(16.16,11.90) (12.68,11.67)} 
    NET {} {} {} {} {} {result_flat[9]} {} { 0.000} { 0.000} {0.005} {2.740} { 0.074} { 0.074} {} {} {} 
    INST {U5377} {A} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.005} {} { 0.103} { 0.103} {} {1} {(14.31,13.76) (15.24,14.09)} 
    NET {} {} {} {} {} {n750} {} { 0.000} { 0.000} {0.005} {0.996} { 0.103} { 0.103} {} {} {} 
    INST {FE_PHC636_n750} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.120} { 0.120} {} {1} {(15.64,10.96) (16.02,11.33)} 
    NET {} {} {} {} {} {FE_PHN636_n750} {} { 0.000} { 0.000} {0.005} {1.605} { 0.120} { 0.120} {} {} {} 
    INST {FE_PHC1297_n750} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.136} { 0.136} {} {1} {(15.64,13.76) (16.00,14.10)} 
    NET {} {} {} {} {} {FE_PHN1297_n750} {} { 0.000} { 0.000} {0.004} {1.352} { 0.136} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 599
PATH 600
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]3} {CK}
  ENDPT {acc_reg_out_reg[15]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.016} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]2} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.005} {} { 0.060} { 0.060} {} {1} {(20.54,50.26) (17.43,50.28)} 
    NET {} {} {} {} {} {FE_PHN627_n5573} {} { 0.000} { 0.000} {0.005} {1.114} { 0.060} { 0.060} {} {} {} 
    INST {FE_PHC627_n5573} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.031} { 0.000} {0.015} {} { 0.091} { 0.091} {} {5} {(14.50,50.16) (14.88,50.53)} 
    NET {} {} {} {} {} {n5573} {} { 0.000} { 0.000} {0.015} {9.728} { 0.091} { 0.091} {} {} {} 
    INST {FE_RC_8_0} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.014} { 0.000} {0.008} {} { 0.105} { 0.105} {} {1} {(22.05,45.61) (21.91,45.44)} 
    NET {} {} {} {} {} {FE_RN_0_0} {} { 0.000} { 0.000} {0.008} {3.414} { 0.105} { 0.105} {} {} {} 
    INST {FE_RC_6_0} {A2} {F} {ZN} {R} {} {NAND2_X2} { 0.017} { 0.000} {0.011} {} { 0.122} { 0.122} {} {3} {(22.05,44.55) (22.12,44.18)} 
    NET {} {} {} {} {} {n4730} {} { 0.000} { 0.000} {0.011} {13.460} { 0.122} { 0.122} {} {} {} 
    INST {U4982} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.133} { 0.133} {} {1} {(37.87,44.55) (38.06,44.69)} 
    NET {} {} {} {} {} {n1080} {} { 0.000} { 0.000} {0.005} {1.630} { 0.133} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.056} { 0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 600
PATH 601
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><9]} {CK}
  ENDPT {result_reg_reg[3><9]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.076} { 0.076} {} {2} {(74.69,11.90) (71.20,11.67)} 
    NET {} {} {} {} {} {result_flat[57]} {} { 0.000} { 0.000} {0.006} {2.861} { 0.077} { 0.076} {} {} {} 
    INST {U5425} {B} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.006} {} { 0.106} { 0.106} {} {1} {(73.21,13.76) (73.57,14.09)} 
    NET {} {} {} {} {} {n606} {} { 0.000} { 0.000} {0.006} {1.055} { 0.106} { 0.106} {} {} {} 
    INST {FE_PHC638_n606} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.122} { 0.122} {} {1} {(74.16,10.96) (74.54,11.33)} 
    NET {} {} {} {} {} {FE_PHN638_n606} {} { 0.000} { 0.000} {0.004} {1.055} { 0.122} { 0.122} {} {} {} 
    INST {FE_PHC1258_n606} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.139} { 0.138} {} {1} {(74.54,13.76) (74.92,14.13)} 
    NET {} {} {} {} {} {FE_PHN1258_n606} {} { 0.000} { 0.000} {0.005} {1.419} { 0.139} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.050} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.061} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 601
PATH 602
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]13} {CK}
  ENDPT {acc_reg_out_reg[15]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.006} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.017} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]12} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.054} { 0.000} {0.012} {} { 0.070} { 0.070} {} {4} {(72.41,95.06) (69.30,95.08)} 
    NET {} {} {} {} {} {n1362} {} { 0.000} { 0.000} {0.012} {6.427} { 0.070} { 0.070} {} {} {} 
    INST {U1695} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.016} { 0.000} {0.010} {} { 0.087} { 0.086} {} {3} {(69.79,82.00) (69.98,81.84)} 
    NET {} {} {} {} {} {n1332} {} { 0.000} { 0.000} {0.010} {5.361} { 0.087} { 0.086} {} {} {} 
    INST {U1566} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.021} { 0.000} {0.014} {} { 0.108} { 0.107} {} {3} {(70.05,79.20) (69.86,79.03)} 
    NET {} {} {} {} {} {n5250} {} { 0.000} { 0.000} {0.014} {8.757} { 0.108} { 0.107} {} {} {} 
    INST {U5281} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.005} {} { 0.118} { 0.117} {} {1} {(70.24,62.41) (70.05,62.27)} 
    NET {} {} {} {} {} {n840} {} { 0.000} { 0.000} {0.005} {1.075} { 0.118} { 0.117} {} {} {} 
    INST {FE_PHC722_n840} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.134} { 0.133} {} {1} {(68.46,62.41) (68.84,62.03)} 
    NET {} {} {} {} {} {FE_PHN722_n840} {} { 0.000} { 0.000} {0.005} {1.214} { 0.134} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.050} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} { 0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 602
PATH 603
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]} {CK}
  ENDPT {x_reg_out_reg[2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[2]} {R} {} {} {x_vector_flat[2]} {} {} {} {0.002} {20.069} { 0.071} { 0.071} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[2]} {} { 0.006} { 0.000} {0.007} {20.069} { 0.078} { 0.077} {} {} {} 
    INST {U4825} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.100} { 0.100} {} {1} {(36.92,118.41) (37.28,118.07)} 
    NET {} {} {} {} {} {FE_PHN758_n1173} {} { 0.000} { 0.000} {0.005} {1.291} { 0.100} { 0.100} {} {} {} 
    INST {FE_PHC758_n1173} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.117} { 0.117} {} {1} {(33.69,118.41) (34.07,118.03)} 
    NET {} {} {} {} {} {FE_PHN202_n1173} {} { 0.000} { 0.000} {0.004} {0.801} { 0.117} { 0.117} {} {} {} 
    INST {FE_PHC202_n1173} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.136} { 0.136} {} {1} {(34.26,118.41) (34.64,118.03)} 
    NET {} {} {} {} {} {n1173} {} { 0.000} { 0.000} {0.006} {1.948} { 0.136} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 603
PATH 604
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]1} {CK}
  ENDPT {x_reg_out_reg[4]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[12]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[12]} {R} {} {} {x_vector_flat[12]} {} {} {} {0.002} {17.334} { 0.071} { 0.071} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[12]} {} { 0.005} { 0.000} {0.006} {17.334} { 0.076} { 0.076} {} {} {} 
    INST {U4843} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.098} { 0.098} {} {1} {(38.13,94.95) (37.77,95.29)} 
    NET {} {} {} {} {} {FE_PHN739_n1147} {} { 0.000} { 0.000} {0.005} {1.211} { 0.098} { 0.098} {} {} {} 
    INST {FE_PHC739_n1147} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} {-0.000} {0.005} {} { 0.116} { 0.116} {} {1} {(39.01,94.95) (39.39,95.33)} 
    NET {} {} {} {} {} {FE_PHN190_n1147} {} { 0.000} { 0.000} {0.005} {1.372} { 0.116} { 0.116} {} {} {} 
    INST {FE_PHC190_n1147} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.135} { 0.134} {} {1} {(37.11,94.95) (37.49,95.33)} 
    NET {} {} {} {} {} {n1147} {} { 0.000} { 0.000} {0.005} {1.596} { 0.135} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 604
PATH 605
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><7]} {CK}
  ENDPT {result_reg_reg[0><7]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.074} { 0.074} {} {2} {(16.36,14.70) (12.87,14.46)} 
    NET {} {} {} {} {} {result_flat[7]} {} { 0.000} { 0.000} {0.006} {2.900} { 0.074} { 0.074} {} {} {} 
    INST {U5375} {A} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.104} { 0.104} {} {1} {(18.37,14.80) (17.44,14.47)} 
    NET {} {} {} {} {} {FE_PHN1290_n752} {} { 0.000} { 0.000} {0.006} {1.544} { 0.104} { 0.104} {} {} {} 
    INST {FE_PHC1290_n752} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.120} { 0.120} {} {1} {(18.68,14.80) (19.05,14.46)} 
    NET {} {} {} {} {} {FE_PHN678_n752} {} { 0.000} { 0.000} {0.004} {1.198} { 0.120} { 0.120} {} {} {} 
    INST {FE_PHC678_n752} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.136} { 0.136} {} {1} {(16.78,14.80) (17.16,14.43)} 
    NET {} {} {} {} {} {n752} {} { 0.000} { 0.000} {0.005} {1.317} { 0.136} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 605
PATH 606
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]5} {CK}
  ENDPT {x_reg_out_reg[3]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.007} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.014} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.012} {} { 0.081} { 0.081} {} {10} {(37.63,90.30) (34.15,90.06)} 
    NET {} {} {} {} {} {x_out[0><1><3]} {} { 0.000} { 0.000} {0.012} {11.321} { 0.082} { 0.081} {} {} {} 
    INST {U3739} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.100} { 0.100} {} {1} {(40.47,92.16) (40.79,92.29)} 
    NET {} {} {} {} {} {n3589} {} { 0.000} { 0.000} {0.011} {1.873} { 0.100} { 0.100} {} {} {} 
    INST {U3740} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.105} { 0.105} {} {1} {(41.67,92.16) (41.84,92.53)} 
    NET {} {} {} {} {} {n1052} {} { 0.000} { 0.000} {0.004} {1.230} { 0.105} { 0.105} {} {} {} 
    INST {FE_PHC1271_n1052} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.119} { 0.119} {} {1} {(43.19,92.16) (43.55,92.49)} 
    NET {} {} {} {} {} {FE_PHN1271_n1052} {} { 0.000} { 0.000} {0.003} {1.155} { 0.119} { 0.119} {} {} {} 
    INST {FE_PHC338_n1052} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.135} { 0.135} {} {1} {(40.53,93.20) (40.91,92.83)} 
    NET {} {} {} {} {} {FE_PHN338_n1052} {} { 0.000} { 0.000} {0.005} {1.230} { 0.135} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 606
PATH 607
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]5} {CK}
  ENDPT {weight_reg_reg[4]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.006} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.006} { 0.000} {0.016} {124.925} { 0.012} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.009} {} { 0.076} { 0.075} {} {6} {(52.23,100.66) (55.72,100.89)} 
    NET {} {} {} {} {} {n5weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.298} { 0.076} { 0.075} {} {} {} 
    INST {U4007} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.013} {} { 0.097} { 0.096} {} {1} {(56.11,98.81) (56.30,98.67)} 
    NET {} {} {} {} {} {n3736} {} { 0.000} { 0.000} {0.013} {2.091} { 0.097} { 0.096} {} {} {} 
    INST {U4008} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.102} { 0.101} {} {1} {(54.28,98.81) (54.11,98.43)} 
    NET {} {} {} {} {} {n731} {} { 0.000} { 0.000} {0.005} {1.275} { 0.102} { 0.101} {} {} {} 
    INST {FE_PHC776_n731} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.015} { 0.000} {0.004} {} { 0.117} { 0.116} {} {1} {(53.45,103.36) (53.83,103.73)} 
    NET {} {} {} {} {} {FE_PHN776_n731} {} { 0.000} { 0.000} {0.004} {0.926} { 0.117} { 0.116} {} {} {} 
    INST {FE_PHC350_n731} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.133} { 0.133} {} {1} {(53.26,101.61) (53.64,101.23)} 
    NET {} {} {} {} {} {FE_PHN350_n731} {} { 0.000} { 0.000} {0.005} {1.296} { 0.133} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.051} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.006} { 0.000} {0.016} {124.925} { 0.056} { 0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 607
PATH 608
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]8} {CK}
  ENDPT {x_reg_out_reg[6]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.006} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.012} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.018} {} { 0.086} { 0.085} {} {11} {(45.59,123.06) (49.07,123.30)} 
    NET {} {} {} {} {} {x_out[1><0><6]} {} { 0.002} { 0.000} {0.018} {17.726} { 0.087} { 0.087} {} {} {} 
    INST {U3809} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.108} { 0.107} {} {1} {(89.67,124.01) (90.00,123.87)} 
    NET {} {} {} {} {} {n3622} {} { 0.000} { 0.000} {0.012} {1.934} { 0.108} { 0.107} {} {} {} 
    INST {U3810} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.004} {} { 0.112} { 0.112} {} {1} {(91.26,124.01) (91.43,123.63)} 
    NET {} {} {} {} {} {n977} {} { 0.000} { 0.000} {0.004} {0.924} { 0.112} { 0.112} {} {} {} 
    INST {FE_PHC837_n977} {A} {F} {Z} {F} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.126} { 0.125} {} {1} {(91.64,124.01) (92.00,123.67)} 
    NET {} {} {} {} {} {FE_PHN837_n977} {} { 0.000} { 0.000} {0.003} {0.753} { 0.126} { 0.125} {} {} {} 
    INST {FE_PHC329_n977} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.141} { 0.141} {} {1} {(92.21,124.01) (92.59,123.63)} 
    NET {} {} {} {} {} {FE_PHN329_n977} {} { 0.000} { 0.000} {0.005} {1.233} { 0.141} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.055} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 608
PATH 609
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]5} {CK}
  ENDPT {acc_reg_out_reg[0]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.132}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.006} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.004} { 0.000} {0.015} {124.925} { 0.010} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]5} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.057} { 0.000} {0.016} {} { 0.068} { 0.067} {} {12} {(45.02,93.10) (48.12,93.08)} 
    NET {} {} {} {} {} {n1429} {} { 0.000} { 0.000} {0.016} {8.902} { 0.068} { 0.067} {} {} {} 
    INST {U1880} {A2} {R} {ZN} {F} {} {NOR2_X1} { 0.011} { 0.000} {0.008} {} { 0.078} { 0.078} {} {1} {(44.78,84.81) (44.59,84.43)} 
    NET {} {} {} {} {} {n1624} {} { 0.000} { 0.000} {0.008} {3.353} { 0.078} { 0.078} {} {} {} 
    INST {U1885} {A} {F} {S} {F} {} {HA_X1} { 0.000} { 0.000} {0.006} {} { 0.078} { 0.078} {} {2} {(43.54,84.81) (43.83,84.57)} 
    NET {} {} {} {} {} {n1625} {} { 0.000} { 0.000} {0.006} {1.993} { 0.078} { 0.078} {} {} {} 
    INST {FE_PHC630_n1625} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.095} { 0.094} {} {1} {(44.14,79.20) (44.51,78.86)} 
    NET {} {} {} {} {} {FE_PHN630_n1625} {} { 0.000} { 0.000} {0.004} {1.562} { 0.095} { 0.094} {} {} {} 
    INST {FE_PHC1577_n1625} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} {-0.001} {0.005} {} { 0.110} { 0.110} {} {1} {(47.56,79.20) (47.92,78.87)} 
    NET {} {} {} {} {} {FE_PHN1577_n1625} {} { 0.000} { 0.000} {0.005} {2.764} { 0.110} { 0.110} {} {} {} 
    INST {U1886} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.119} { 0.119} {} {1} {(43.07,79.20) (42.88,79.03)} 
    NET {} {} {} {} {} {n1627} {} { 0.000} { 0.000} {0.006} {1.911} { 0.119} { 0.119} {} {} {} 
    INST {U1891} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.132} { 0.132} {} {1} {(42.62,78.16) (42.61,77.88)} 
    NET {} {} {} {} {} {n1047} {} { 0.000} { 0.000} {0.007} {1.404} { 0.132} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} { 0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 609
PATH 610
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><11]} {CK}
  ENDPT {result_reg_reg[2><11]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.008} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.020} { 0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} { 0.079} {} {2} {(126.75,31.50) (123.26,31.27)} 
    NET {} {} {} {} {} {result_flat[43]} {} { 0.000} { 0.000} {0.005} {2.682} { 0.079} { 0.079} {} {} {} 
    INST {U5411} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.109} { 0.108} {} {1} {(123.75,33.36) (124.11,33.69)} 
    NET {} {} {} {} {} {n652} {} { 0.000} { 0.000} {0.006} {1.260} { 0.109} { 0.108} {} {} {} 
    INST {FE_PHC652_n652} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.126} { 0.126} {} {1} {(126.22,33.36) (126.60,33.73)} 
    NET {} {} {} {} {} {FE_PHN652_n652} {} { 0.000} { 0.000} {0.005} {1.518} { 0.126} { 0.126} {} {} {} 
    INST {FE_PHC1288_n652} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.142} { 0.142} {} {1} {(125.27,33.36) (125.64,33.70)} 
    NET {} {} {} {} {} {FE_PHN1288_n652} {} { 0.000} { 0.000} {0.004} {1.252} { 0.142} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.053} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.064} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 610
PATH 611
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><10]} {CK}
  ENDPT {result_reg_reg[0><10]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.075} { 0.075} {} {2} {(13.88,23.10) (10.40,22.87)} 
    NET {} {} {} {} {} {result_flat[10]} {} { 0.000} { 0.000} {0.005} {2.728} { 0.075} { 0.075} {} {} {} 
    INST {U5378} {A} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.006} {} { 0.105} { 0.104} {} {1} {(11.84,24.96) (12.77,25.29)} 
    NET {} {} {} {} {} {n749} {} { 0.000} { 0.000} {0.006} {1.160} { 0.105} { 0.104} {} {} {} 
    INST {FE_PHC664_n749} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.122} { 0.121} {} {1} {(14.12,23.21) (14.50,22.83)} 
    NET {} {} {} {} {} {FE_PHN664_n749} {} { 0.000} { 0.000} {0.005} {1.513} { 0.122} { 0.121} {} {} {} 
    INST {FE_PHC1295_n749} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.138} { 0.137} {} {1} {(14.31,24.96) (14.68,25.30)} 
    NET {} {} {} {} {} {FE_PHN1295_n749} {} { 0.000} { 0.000} {0.004} {1.563} { 0.138} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 611
PATH 612
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]15} {CK}
  ENDPT {acc_reg_out_reg[14]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.016} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.072} { 0.071} {} {1} {(68.39,31.50) (71.87,31.27)} 
    NET {} {} {} {} {} {FE_PHN138_acc_out_3__3__14} {} { 0.000} { 0.000} {0.004} {0.983} { 0.072} { 0.071} {} {} {} 
    INST {FE_PHC138_acc_out_3__3__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.022} { 0.000} {0.009} {} { 0.094} { 0.093} {} {2} {(71.88,33.36) (72.26,33.73)} 
    NET {} {} {} {} {} {acc_out[3><3><14]} {} { 0.000} { 0.000} {0.009} {3.866} { 0.094} { 0.093} {} {} {} 
    INST {FE_PHC892_acc_out_3__3__14} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.018} { 0.000} {0.004} {} { 0.112} { 0.112} {} {1} {(71.69,28.80) (72.06,28.46)} 
    NET {} {} {} {} {} {FE_PHN892_acc_out_3__3__14} {} { 0.000} { 0.000} {0.004} {1.950} { 0.112} { 0.112} {} {} {} 
    INST {U5364} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.128} { 0.128} {} {1} {(72.64,31.61) (72.83,31.23)} 
    NET {} {} {} {} {} {n5400} {} { 0.000} { 0.000} {0.008} {2.095} { 0.128} { 0.128} {} {} {} 
    INST {U5365} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.137} { 0.136} {} {1} {(70.88,33.36) (70.74,33.52)} 
    NET {} {} {} {} {} {n793} {} { 0.000} { 0.000} {0.005} {1.638} { 0.137} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.050} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 612
PATH 613
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]10} {CK}
  ENDPT {weight_reg_reg[6]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.010} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.018} { 0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.009} {} { 0.081} { 0.081} {} {5} {(106.20,75.46) (109.68,75.70)} 
    NET {} {} {} {} {} {n10weight_reg[6]} {} { 0.000} { 0.000} {0.009} {7.143} { 0.081} { 0.081} {} {} {} 
    INST {U4256} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.014} {} { 0.102} { 0.101} {} {1} {(104.63,75.36) (104.44,75.49)} 
    NET {} {} {} {} {} {n3877} {} { 0.000} { 0.000} {0.014} {1.990} { 0.102} { 0.101} {} {} {} 
    INST {U4257} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.107} { 0.106} {} {1} {(105.51,75.36) (105.68,75.73)} 
    NET {} {} {} {} {} {n673} {} { 0.000} { 0.000} {0.005} {1.449} { 0.107} { 0.106} {} {} {} 
    INST {FE_PHC786_n673} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.122} { 0.122} {} {1} {(110.45,75.36) (110.83,75.73)} 
    NET {} {} {} {} {} {FE_PHN786_n673} {} { 0.000} { 0.000} {0.004} {0.930} { 0.122} { 0.122} {} {} {} 
    INST {FE_PHC266_n673} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} {-0.001} {0.006} {} { 0.139} { 0.138} {} {1} {(109.88,75.36) (110.26,75.73)} 
    NET {} {} {} {} {} {FE_PHN266_n673} {} { 0.000} { 0.000} {0.006} {1.761} { 0.139} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.055} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 613
PATH 614
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]6} {CK}
  ENDPT {acc_reg_out_reg[15]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]5} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.006} {} { 0.058} { 0.057} {} {1} {(69.56,65.10) (66.45,65.08)} 
    NET {} {} {} {} {} {n5571} {} { 0.000} { 0.000} {0.006} {1.250} { 0.058} { 0.057} {} {} {} 
    INST {FE_PHC1201_n5571} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.071} { 0.070} {} {1} {(66.75,64.16) (67.11,64.49)} 
    NET {} {} {} {} {} {FE_PHN1201_n5571} {} { 0.000} { 0.000} {0.004} {1.044} { 0.071} { 0.070} {} {} {} 
    INST {FE_PHC618_n5571} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.027} { 0.000} {0.012} {} { 0.098} { 0.097} {} {4} {(65.61,64.16) (65.99,64.53)} 
    NET {} {} {} {} {} {FE_PHN618_n5571} {} { 0.000} { 0.000} {0.012} {7.505} { 0.098} { 0.097} {} {} {} 
    INST {U1491} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.108} { 0.108} {} {1} {(67.20,58.55) (67.01,58.73)} 
    NET {} {} {} {} {} {n1225} {} { 0.000} { 0.000} {0.006} {1.941} { 0.108} { 0.108} {} {} {} 
    INST {U1470} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.016} { 0.000} {0.011} {} { 0.124} { 0.124} {} {3} {(64.54,58.55) (64.35,58.73)} 
    NET {} {} {} {} {} {n4883} {} { 0.000} { 0.000} {0.011} {6.594} { 0.124} { 0.124} {} {} {} 
    INST {U5070} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.005} {} { 0.134} { 0.134} {} {1} {(63.78,44.55) (63.59,44.69)} 
    NET {} {} {} {} {} {n1008} {} { 0.000} { 0.000} {0.005} {1.346} { 0.134} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.000} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.050} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} { 0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 614
PATH 615
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]1} {CK}
  ENDPT {weight_reg_reg[4]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.007} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.014} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]1} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.071} { 0.000} {0.014} {} { 0.084} { 0.084} {} {6} {(35.93,92.26) (32.44,92.50)} 
    NET {} {} {} {} {} {n1weight_reg[4]} {} { 0.000} { 0.000} {0.014} {8.111} { 0.084} { 0.084} {} {} {} 
    INST {U4122} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.006} {} { 0.096} { 0.095} {} {1} {(35.02,93.20) (35.21,93.07)} 
    NET {} {} {} {} {} {n3799} {} { 0.000} { 0.000} {0.006} {1.957} { 0.096} { 0.095} {} {} {} 
    INST {U4123} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.102} { 0.102} {} {1} {(34.33,93.20) (34.16,92.83)} 
    NET {} {} {} {} {} {n779} {} { 0.000} { 0.000} {0.004} {1.395} { 0.102} { 0.102} {} {} {} 
    INST {FE_PHC796_n779} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.116} { 0.116} {} {1} {(35.02,96.00) (35.38,95.67)} 
    NET {} {} {} {} {} {FE_PHN796_n779} {} { 0.000} { 0.000} {0.004} {1.890} { 0.116} { 0.116} {} {} {} 
    INST {FE_PHC272_n779} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.134} { 0.134} {} {1} {(34.07,89.36) (34.45,89.73)} 
    NET {} {} {} {} {} {FE_PHN272_n779} {} { 0.000} { 0.000} {0.005} {1.621} { 0.134} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.058} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 615
PATH 616
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]15} {CK}
  ENDPT {x_reg_out_reg[4]15} {D} {DFFS_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]15} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.008} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]15} {CK} {R} {QN} {R} {} {DFFS_X1} { 0.064} { 0.000} {0.020} {} { 0.084} { 0.084} {} {10} {(93.11,28.87) (91.61,28.46)} 
    NET {} {} {} {} {} {x_out[3><3><4]} {} { 0.000} { 0.000} {0.020} {12.145} { 0.084} { 0.084} {} {} {} 
    INST {U5327} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.007} {} { 0.095} { 0.094} {} {1} {(96.01,28.80) (96.20,28.67)} 
    NET {} {} {} {} {} {n5582} {} { 0.000} { 0.000} {0.007} {1.084} { 0.095} { 0.094} {} {} {} 
    INST {FE_PHC115_n5582} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.110} { 0.110} {} {1} {(95.25,28.80) (95.61,28.47)} 
    NET {} {} {} {} {} {FE_PHN115_n5582} {} { 0.000} { 0.000} {0.004} {1.403} { 0.110} { 0.110} {} {} {} 
    INST {FE_PHC782_n5582} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.125} { 0.125} {} {1} {(96.39,24.96) (96.75,25.29)} 
    NET {} {} {} {} {} {FE_PHN782_n5582} {} { 0.000} { 0.000} {0.004} {2.000} { 0.125} { 0.125} {} {} {} 
    INST {FE_PHC264_n5582} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.143} { 0.142} {} {1} {(94.30,33.36) (94.68,33.73)} 
    NET {} {} {} {} {} {FE_PHN264_n5582} {} { 0.000} { 0.000} {0.005} {1.695} { 0.143} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.054} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 616
PATH 617
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><11]} {CK}
  ENDPT {result_reg_reg[1><11]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.044} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.076} { 0.076} {} {2} {(67.09,17.50) (63.60,17.27)} 
    NET {} {} {} {} {} {result_flat[27]} {} { 0.000} { 0.000} {0.005} {2.742} { 0.076} { 0.076} {} {} {} 
    INST {U5395} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.107} { 0.106} {} {1} {(65.42,19.36) (65.78,19.69)} 
    NET {} {} {} {} {} {n700} {} { 0.000} { 0.000} {0.006} {1.578} { 0.107} { 0.106} {} {} {} 
    INST {FE_PHC696_n700} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.123} { 0.122} {} {1} {(67.32,17.61) (67.69,17.26)} 
    NET {} {} {} {} {} {FE_PHN696_n700} {} { 0.000} { 0.000} {0.004} {1.077} { 0.123} { 0.122} {} {} {} 
    INST {FE_PHC1262_n700} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.139} { 0.138} {} {1} {(66.37,19.36) (66.75,19.73)} 
    NET {} {} {} {} {} {FE_PHN1262_n700} {} { 0.000} { 0.000} {0.005} {1.423} { 0.139} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.050} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.061} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 617
PATH 618
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]2} {CK}
  ENDPT {x_reg_out_reg[3]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[19]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.129}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.129}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[19]} {R} {} {} {x_vector_flat[19]} {} {} {} {0.002} {13.000} { 0.071} { 0.070} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[19]} {} { 0.003} { 0.000} {0.003} {13.000} { 0.074} { 0.074} {} {} {} 
    INST {U4889} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.097} { 0.097} {} {1} {(33.69,64.16) (34.05,64.49)} 
    NET {} {} {} {} {} {n1124} {} { 0.000} { 0.000} {0.006} {2.010} { 0.097} { 0.097} {} {} {} 
    INST {FE_PHC792_n1124} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.111} { 0.111} {} {1} {(27.04,64.16) (27.40,64.49)} 
    NET {} {} {} {} {} {FE_PHN792_n1124} {} { 0.000} { 0.000} {0.004} {1.720} { 0.111} { 0.111} {} {} {} 
    INST {FE_PHC217_n1124} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.129} { 0.129} {} {1} {(34.26,64.16) (34.64,64.53)} 
    NET {} {} {} {} {} {FE_PHN217_n1124} {} { 0.000} { 0.000} {0.005} {1.504} { 0.129} { 0.129} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.053} { 0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 618
PATH 619
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]3} {CK}
  ENDPT {weight_reg_reg[5]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.070} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.009} {-0.007} {0.027} {64.507} { 0.080} { 0.080} {} {} {} 
    INST {U4053} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.093} { 0.092} {} {1} {(34.77,42.80) (34.45,42.67)} 
    NET {} {} {} {} {} {n3759} {} { 0.000} { 0.000} {0.009} {1.812} { 0.093} { 0.092} {} {} {} 
    INST {U4054} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.100} { 0.099} {} {1} {(33.38,42.80) (33.21,42.43)} 
    NET {} {} {} {} {} {n762} {} { 0.000} { 0.000} {0.004} {0.819} { 0.100} { 0.099} {} {} {} 
    INST {FE_PHC743_n762} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.117} { 0.116} {} {1} {(33.50,42.80) (33.88,42.43)} 
    NET {} {} {} {} {} {FE_PHN743_n762} {} { 0.000} { 0.000} {0.004} {1.081} { 0.117} { 0.116} {} {} {} 
    INST {FE_PHC234_n762} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.135} { 0.134} {} {1} {(32.55,42.80) (32.93,42.43)} 
    NET {} {} {} {} {} {FE_PHN234_n762} {} { 0.000} { 0.000} {0.005} {1.393} { 0.135} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 619
PATH 620
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]14} {CK}
  ENDPT {weight_reg_reg[2]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.008} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.017} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.009} {} { 0.082} { 0.081} {} {7} {(102.81,48.30) (99.32,48.06)} 
    NET {} {} {} {} {} {n14weight_reg[2]} {} { 0.000} { 0.000} {0.009} {7.895} { 0.082} { 0.081} {} {} {} 
    INST {U4246} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.014} {} { 0.102} { 0.102} {} {1} {(101.14,52.95) (101.33,53.09)} 
    NET {} {} {} {} {} {n3871} {} { 0.000} { 0.000} {0.014} {2.023} { 0.102} { 0.102} {} {} {} 
    INST {U4247} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.005} {} { 0.107} { 0.106} {} {1} {(101.33,50.16) (101.50,50.53)} 
    NET {} {} {} {} {} {n629} {} { 0.000} { 0.000} {0.005} {0.992} { 0.107} { 0.106} {} {} {} 
    INST {FE_PHC794_n629} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.015} { 0.000} {0.004} {} { 0.122} { 0.122} {} {1} {(100.76,50.16) (101.14,50.53)} 
    NET {} {} {} {} {} {FE_PHN794_n629} {} { 0.000} { 0.000} {0.004} {0.949} { 0.122} { 0.122} {} {} {} 
    INST {FE_PHC318_n629} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.139} { 0.138} {} {1} {(102.28,50.16) (102.66,50.53)} 
    NET {} {} {} {} {} {FE_PHN318_n629} {} { 0.000} { 0.000} {0.005} {1.373} { 0.139} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.054} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.061} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 620
PATH 621
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]8} {CK}
  ENDPT {x_reg_out_reg[4]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.006} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.012} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.017} {} { 0.085} { 0.084} {} {11} {(48.44,123.90) (51.92,123.67)} 
    NET {} {} {} {} {} {x_out[1><0><4]} {} { 0.001} { 0.000} {0.017} {16.956} { 0.086} { 0.086} {} {} {} 
    INST {U3921} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.107} { 0.106} {} {1} {(84.73,122.95) (85.06,123.09)} 
    NET {} {} {} {} {} {n3679} {} { 0.000} { 0.000} {0.012} {1.931} { 0.107} { 0.106} {} {} {} 
    INST {U3922} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.112} { 0.111} {} {1} {(86.32,122.95) (86.49,123.33)} 
    NET {} {} {} {} {} {FE_PHN812_n979} {} { 0.000} { 0.000} {0.004} {1.314} { 0.112} { 0.111} {} {} {} 
    INST {FE_PHC812_n979} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.126} { 0.125} {} {1} {(84.04,122.95) (84.40,123.29)} 
    NET {} {} {} {} {} {FE_PHN250_n979} {} { 0.000} { 0.000} {0.003} {1.163} { 0.126} { 0.125} {} {} {} 
    INST {FE_PHC250_n979} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.142} { 0.141} {} {1} {(85.56,121.20) (85.94,120.83)} 
    NET {} {} {} {} {} {n979} {} { 0.000} { 0.000} {0.005} {1.436} { 0.142} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.051} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 621
PATH 622
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><2]} {CK}
  ENDPT {result_reg_reg[2><2]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.008} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} { 0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.081} { 0.080} {} {2} {(105.84,11.90) (102.36,11.67)} 
    NET {} {} {} {} {} {result_flat[34]} {} { 0.000} { 0.000} {0.005} {2.738} { 0.081} { 0.080} {} {} {} 
    INST {U5402} {B} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.006} {} { 0.110} { 0.110} {} {1} {(103.87,13.76) (103.51,14.09)} 
    NET {} {} {} {} {} {n661} {} { 0.000} { 0.000} {0.006} {1.093} { 0.110} { 0.110} {} {} {} 
    INST {FE_PHC662_n661} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.128} { 0.127} {} {1} {(106.08,12.01) (106.46,11.63)} 
    NET {} {} {} {} {} {FE_PHN662_n661} {} { 0.000} { 0.000} {0.005} {1.635} { 0.128} { 0.127} {} {} {} 
    INST {FE_PHC1282_n661} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.144} { 0.143} {} {1} {(104.75,10.96) (105.12,11.30)} 
    NET {} {} {} {} {} {FE_PHN1282_n661} {} { 0.000} { 0.000} {0.004} {1.264} { 0.144} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.054} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 622
PATH 623
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><12]} {CK}
  ENDPT {result_reg_reg[0><12]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.074} {} {2} {(14.08,33.46) (10.59,33.70)} 
    NET {} {} {} {} {} {result_flat[12]} {} { 0.000} { 0.000} {0.005} {2.688} { 0.075} { 0.075} {} {} {} 
    INST {U5380} {A} {F} {Z} {F} {} {MUX2_X1} { 0.028} { 0.000} {0.005} {} { 0.104} { 0.103} {} {1} {(11.84,34.41) (12.77,34.07)} 
    NET {} {} {} {} {} {n747} {} { 0.000} { 0.000} {0.005} {0.753} { 0.104} { 0.103} {} {} {} 
    INST {FE_PHC667_n747} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.122} { 0.121} {} {1} {(12.98,34.41) (13.36,34.03)} 
    NET {} {} {} {} {} {FE_PHN667_n747} {} { 0.000} { 0.000} {0.006} {1.823} { 0.122} { 0.121} {} {} {} 
    INST {FE_PHC1292_n747} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.138} { 0.137} {} {1} {(14.31,31.61) (14.68,31.26)} 
    NET {} {} {} {} {} {FE_PHN1292_n747} {} { 0.000} { 0.000} {0.004} {1.604} { 0.138} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 623
PATH 624
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]7} {CK}
  ENDPT {weight_reg_reg[2]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.016} {132.770} { 0.013} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.074} { 0.074} {} {5} {(41.98,37.10) (45.46,36.87)} 
    NET {} {} {} {} {} {n7weight_reg[2]} {} { 0.000} { 0.000} {0.007} {5.150} { 0.074} { 0.074} {} {} {} 
    INST {U4029} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.013} {} { 0.094} { 0.094} {} {1} {(44.59,40.01) (44.40,39.87)} 
    NET {} {} {} {} {} {n3745} {} { 0.000} { 0.000} {0.013} {1.958} { 0.094} { 0.094} {} {} {} 
    INST {U4030} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.100} { 0.100} {} {1} {(43.83,38.95) (43.66,39.33)} 
    NET {} {} {} {} {} {n717} {} { 0.000} { 0.000} {0.005} {2.071} { 0.100} { 0.100} {} {} {} 
    INST {FE_PHC390_n717} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.116} { 0.116} {} {1} {(45.66,37.20) (46.02,36.86)} 
    NET {} {} {} {} {} {FE_PHN390_n717} {} { 0.000} { 0.000} {0.004} {1.210} { 0.116} { 0.116} {} {} {} 
    INST {FE_PHC740_n717} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} {-0.001} {0.007} {} { 0.134} { 0.134} {} {1} {(46.23,34.41) (46.61,34.03)} 
    NET {} {} {} {} {} {FE_PHN740_n717} {} { 0.000} { 0.000} {0.007} {2.681} { 0.134} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 624
PATH 625
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]14} {CK}
  ENDPT {weight_reg_reg[4]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.008} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.016} {133.580} { 0.012} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.009} {} { 0.076} { 0.075} {} {6} {(102.05,58.66) (98.56,58.90)} 
    NET {} {} {} {} {} {n14weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.269} { 0.076} { 0.075} {} {} {} 
    INST {U4234} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.013} {} { 0.096} { 0.095} {} {1} {(99.62,56.80) (99.81,56.67)} 
    NET {} {} {} {} {} {n3865} {} { 0.000} { 0.000} {0.013} {1.925} { 0.096} { 0.095} {} {} {} 
    INST {U4235} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.102} { 0.101} {} {1} {(100.95,56.80) (101.12,56.43)} 
    NET {} {} {} {} {} {n627} {} { 0.000} { 0.000} {0.005} {1.680} { 0.102} { 0.101} {} {} {} 
    INST {FE_PHC420_n627} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.015} { 0.000} {0.003} {} { 0.117} { 0.116} {} {1} {(101.52,59.61) (101.89,59.26)} 
    NET {} {} {} {} {} {FE_PHN420_n627} {} { 0.000} { 0.000} {0.003} {0.963} { 0.117} { 0.116} {} {} {} 
    INST {FE_PHC774_n627} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.133} { 0.133} {} {1} {(100.95,59.61) (101.33,59.23)} 
    NET {} {} {} {} {} {FE_PHN774_n627} {} { 0.000} { 0.000} {0.005} {1.416} { 0.133} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.054} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.016} {133.580} { 0.056} { 0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 625
PATH 626
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><15]} {CK}
  ENDPT {result_reg_reg[2><15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><15]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.006} {} { 0.058} { 0.057} {} {2} {(74.69,45.50) (71.58,45.48)} 
    NET {} {} {} {} {} {n5564} {} { 0.000} { 0.000} {0.006} {1.399} { 0.058} { 0.057} {} {} {} 
    INST {FE_PHC750_n5564} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.077} { 0.076} {} {1} {(70.17,44.55) (70.55,44.93)} 
    NET {} {} {} {} {} {FE_PHN750_n5564} {} { 0.000} { 0.000} {0.005} {1.902} { 0.077} { 0.076} {} {} {} 
    INST {U5415} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.011} { 0.000} {0.005} {} { 0.088} { 0.087} {} {1} {(72.64,44.55) (72.83,44.93)} 
    NET {} {} {} {} {} {n648} {} { 0.000} { 0.000} {0.005} {1.026} { 0.088} { 0.087} {} {} {} 
    INST {FE_PHC118_n648} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.104} { 0.103} {} {1} {(74.16,44.55) (74.54,44.93)} 
    NET {} {} {} {} {} {FE_PHN118_n648} {} { 0.000} { 0.000} {0.004} {1.101} { 0.104} { 0.103} {} {} {} 
    INST {FE_PHC121_n648} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.118} { 0.117} {} {1} {(73.59,44.55) (73.95,44.89)} 
    NET {} {} {} {} {} {FE_PHN121_n648} {} { 0.000} { 0.000} {0.003} {0.969} { 0.118} { 0.117} {} {} {} 
    INST {FE_PHC715_n648} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.134} { 0.133} {} {1} {(75.68,44.55) (76.06,44.93)} 
    NET {} {} {} {} {} {FE_PHN715_n648} {} { 0.000} { 0.000} {0.005} {1.502} { 0.134} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.050} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} { 0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 626
PATH 627
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]8} {CK}
  ENDPT {x_reg_out_reg[7]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.005} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.012} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.072} { 0.000} {0.015} {} { 0.083} { 0.083} {} {10} {(48.81,125.86) (52.30,126.09)} 
    NET {} {} {} {} {} {x_out[1><0><7]} {} { 0.001} { 0.000} {0.015} {15.458} { 0.084} { 0.083} {} {} {} 
    INST {U3803} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.104} { 0.103} {} {1} {(82.45,124.01) (82.78,123.87)} 
    NET {} {} {} {} {} {n3619} {} { 0.000} { 0.000} {0.011} {1.927} { 0.104} { 0.103} {} {} {} 
    INST {U3804} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.110} { 0.109} {} {1} {(83.85,124.01) (84.02,123.63)} 
    NET {} {} {} {} {} {n976} {} { 0.000} { 0.000} {0.005} {2.149} { 0.110} { 0.109} {} {} {} 
    INST {FE_PHC406_n976} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.126} { 0.125} {} {1} {(87.65,125.76) (88.02,126.10)} 
    NET {} {} {} {} {} {FE_PHN406_n976} {} { 0.000} { 0.000} {0.004} {1.574} { 0.126} { 0.125} {} {} {} 
    INST {FE_PHC766_n976} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.142} { 0.141} {} {1} {(84.42,124.01) (84.80,123.63)} 
    NET {} {} {} {} {} {FE_PHN766_n976} {} { 0.000} { 0.000} {0.005} {1.289} { 0.142} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.051} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 627
PATH 628
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><13]} {CK}
  ENDPT {result_reg_reg[2><13]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.008} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.078} { 0.078} {} {2} {(126.75,44.66) (123.26,44.90)} 
    NET {} {} {} {} {} {result_flat[45]} {} { 0.000} { 0.000} {0.006} {2.930} { 0.078} { 0.078} {} {} {} 
    INST {U5413} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.108} { 0.108} {} {1} {(125.08,42.80) (125.44,42.47)} 
    NET {} {} {} {} {} {FE_PHN700_n650} {} { 0.000} { 0.000} {0.006} {1.339} { 0.108} { 0.108} {} {} {} 
    INST {FE_PHC700_n650} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.124} { 0.124} {} {1} {(125.65,42.80) (126.02,42.46)} 
    NET {} {} {} {} {} {n650} {} { 0.000} { 0.000} {0.004} {1.233} { 0.124} { 0.124} {} {} {} 
    INST {FE_PHC1231_n650} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.141} { 0.141} {} {1} {(122.61,44.55) (122.99,44.93)} 
    NET {} {} {} {} {} {FE_PHN1231_n650} {} { 0.000} { 0.000} {0.005} {1.643} { 0.141} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.054} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 628
PATH 629
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]} {CK}
  ENDPT {x_reg_out_reg[4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[4]} {R} {} {} {x_vector_flat[4]} {} {} {} {0.002} {20.979} { 0.071} { 0.070} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[4]} {} { 0.007} { 0.000} {0.008} {20.979} { 0.078} { 0.077} {} {} {} 
    INST {U4827} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.101} { 0.101} {} {1} {(39.77,122.95) (40.13,123.29)} 
    NET {} {} {} {} {} {FE_PHN874_n1171} {} { 0.000} { 0.000} {0.005} {1.610} { 0.101} { 0.101} {} {} {} 
    INST {FE_PHC874_n1171} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.119} { 0.118} {} {1} {(40.15,124.01) (40.52,123.66)} 
    NET {} {} {} {} {} {FE_PHN216_n1171} {} { 0.000} { 0.000} {0.004} {0.996} { 0.119} { 0.118} {} {} {} 
    INST {FE_PHC216_n1171} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.136} { 0.136} {} {1} {(40.34,122.95) (40.72,123.33)} 
    NET {} {} {} {} {} {n1171} {} { 0.000} { 0.000} {0.005} {1.396} { 0.136} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 629
PATH 630
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><9]} {CK}
  ENDPT {result_reg_reg[2><9]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.008} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.080} { 0.079} {} {2} {(126.37,23.10) (122.88,22.87)} 
    NET {} {} {} {} {} {result_flat[41]} {} { 0.000} { 0.000} {0.006} {2.828} { 0.080} { 0.079} {} {} {} 
    INST {U5409} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.109} { 0.109} {} {1} {(124.13,24.96) (124.49,25.29)} 
    NET {} {} {} {} {} {n654} {} { 0.000} { 0.000} {0.006} {1.242} { 0.109} { 0.109} {} {} {} 
    INST {FE_PHC661_n654} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.127} { 0.126} {} {1} {(126.60,23.21) (126.98,22.83)} 
    NET {} {} {} {} {} {FE_PHN661_n654} {} { 0.000} { 0.000} {0.005} {1.547} { 0.127} { 0.126} {} {} {} 
    INST {FE_PHC1283_n654} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.142} { 0.142} {} {1} {(125.84,24.96) (126.20,25.30)} 
    NET {} {} {} {} {} {FE_PHN1283_n654} {} { 0.000} { 0.000} {0.004} {1.329} { 0.142} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.054} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 630
PATH 631
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]15} {CK}
  ENDPT {x_reg_out_reg[7]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.008} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.010} {} { 0.086} { 0.085} {} {9} {(90.08,37.10) (86.59,36.87)} 
    NET {} {} {} {} {} {x_out[3><3><7]} {} { 0.000} { 0.000} {0.010} {8.964} { 0.086} { 0.085} {} {} {} 
    INST {U3767} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.107} { 0.106} {} {1} {(88.60,38.95) (88.79,39.09)} 
    NET {} {} {} {} {} {n3601} {} { 0.000} { 0.000} {0.011} {1.865} { 0.107} { 0.106} {} {} {} 
    INST {U3768} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.111} { 0.111} {} {1} {(89.62,38.95) (89.45,39.33)} 
    NET {} {} {} {} {} {n808} {} { 0.000} { 0.000} {0.004} {1.152} { 0.111} { 0.111} {} {} {} 
    INST {FE_PHC808_n808} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.126} { 0.125} {} {1} {(90.31,38.95) (90.67,39.29)} 
    NET {} {} {} {} {} {FE_PHN808_n808} {} { 0.000} { 0.000} {0.003} {1.219} { 0.126} { 0.125} {} {} {} 
    INST {FE_PHC328_n808} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.142} { 0.141} {} {1} {(90.69,37.20) (91.07,36.83)} 
    NET {} {} {} {} {} {FE_PHN328_n808} {} { 0.000} { 0.000} {0.005} {1.464} { 0.142} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.054} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 631
PATH 632
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><3]} {CK}
  ENDPT {result_reg_reg[0><3]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.015} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} { 0.072} {} {2} {(29.84,11.90) (26.36,11.67)} 
    NET {} {} {} {} {} {result_flat[3]} {} { 0.000} { 0.000} {0.005} {2.688} { 0.073} { 0.073} {} {} {} 
    INST {U5371} {A} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.006} {} { 0.103} { 0.102} {} {1} {(27.61,13.76) (28.54,14.09)} 
    NET {} {} {} {} {} {n756} {} { 0.000} { 0.000} {0.006} {1.152} { 0.103} { 0.102} {} {} {} 
    INST {FE_PHC666_n756} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.120} { 0.120} {} {1} {(30.08,12.01) (30.46,11.63)} 
    NET {} {} {} {} {} {FE_PHN666_n756} {} { 0.000} { 0.000} {0.005} {1.701} { 0.120} { 0.120} {} {} {} 
    INST {FE_PHC1296_n756} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.136} { 0.135} {} {1} {(29.32,13.76) (29.69,14.10)} 
    NET {} {} {} {} {} {FE_PHN1296_n756} {} { 0.000} { 0.000} {0.004} {1.260} { 0.136} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.059} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 632
PATH 633
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]1} {CK}
  ENDPT {x_reg_out_reg[1]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[9]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[9]} {R} {} {} {x_vector_flat[9]} {} {} {} {0.002} {16.433} { 0.071} { 0.070} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[9]} {} { 0.005} { 0.000} {0.005} {16.433} { 0.076} { 0.075} {} {} {} 
    INST {U4840} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.098} { 0.097} {} {1} {(39.20,86.56) (39.56,86.89)} 
    NET {} {} {} {} {} {FE_PHN753_n1150} {} { 0.000} { 0.000} {0.005} {1.275} { 0.098} { 0.097} {} {} {} 
    INST {FE_PHC753_n1150} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.116} { 0.115} {} {1} {(36.92,84.81) (37.30,84.43)} 
    NET {} {} {} {} {} {FE_PHN169_n1150} {} { 0.000} { 0.000} {0.005} {1.396} { 0.116} { 0.115} {} {} {} 
    INST {FE_PHC169_n1150} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.134} { 0.134} {} {1} {(41.29,84.81) (41.67,84.43)} 
    NET {} {} {} {} {} {n1150} {} { 0.000} { 0.000} {0.005} {1.517} { 0.134} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.057} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 633
PATH 634
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]14} {CK}
  ENDPT {acc_reg_out_reg[14]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.007} {} { 0.073} { 0.072} {} {2} {(70.86,48.30) (74.34,48.06)} 
    NET {} {} {} {} {} {acc_out[3><2><14]} {} { 0.000} { 0.000} {0.007} {4.085} { 0.073} { 0.072} {} {} {} 
    INST {FE_PHC490_acc_out_3__2__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.092} { 0.091} {} {1} {(72.83,52.95) (73.21,53.33)} 
    NET {} {} {} {} {} {FE_PHN490_acc_out_3__2__14} {} { 0.000} { 0.000} {0.006} {2.210} { 0.092} { 0.091} {} {} {} 
    INST {FE_PHC1173_acc_out_3__2__14} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.109} { 0.109} {} {1} {(69.41,54.01) (69.78,53.66)} 
    NET {} {} {} {} {} {FE_PHN1173_acc_out_3__2__14} {} { 0.000} { 0.000} {0.004} {2.362} { 0.109} { 0.109} {} {} {} 
    INST {U5324} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.125} { 0.124} {} {1} {(73.59,52.95) (73.78,53.33)} 
    NET {} {} {} {} {} {n5327} {} { 0.000} { 0.000} {0.008} {1.915} { 0.125} { 0.124} {} {} {} 
    INST {U5325} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.134} { 0.133} {} {1} {(73.53,51.20) (73.40,51.04)} 
    NET {} {} {} {} {} {n817} {} { 0.000} { 0.000} {0.005} {1.603} { 0.134} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.050} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.056} { 0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 634
PATH 635
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]2} {CK}
  ENDPT {acc_reg_out_reg[15]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]1} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.006} {} { 0.062} { 0.061} {} {1} {(10.81,59.50) (13.93,59.48)} 
    NET {} {} {} {} {} {FE_PHN1198_n5570} {} { 0.000} { 0.000} {0.006} {1.533} { 0.062} { 0.061} {} {} {} 
    INST {FE_PHC1198_n5570} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.075} { 0.074} {} {1} {(17.54,59.61) (17.90,59.27)} 
    NET {} {} {} {} {} {FE_PHN622_n5570} {} { 0.000} { 0.000} {0.004} {1.168} { 0.075} { 0.074} {} {} {} 
    INST {FE_PHC622_n5570} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.026} { 0.000} {0.011} {} { 0.101} { 0.100} {} {4} {(14.50,59.61) (14.88,59.23)} 
    NET {} {} {} {} {} {n5570} {} { 0.000} { 0.000} {0.011} {6.585} { 0.101} { 0.100} {} {} {} 
    INST {U3668} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.111} { 0.110} {} {1} {(12.29,61.36) (12.10,61.52)} 
    NET {} {} {} {} {} {n3537} {} { 0.000} { 0.000} {0.005} {1.620} { 0.111} { 0.110} {} {} {} 
    INST {U3669} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.016} { 0.000} {0.011} {} { 0.127} { 0.126} {} {3} {(11.53,61.36) (11.34,61.52)} 
    NET {} {} {} {} {} {n3546} {} { 0.000} { 0.000} {0.011} {6.920} { 0.127} { 0.126} {} {} {} 
    INST {U4935} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.005} {} { 0.137} { 0.136} {} {1} {(16.66,50.16) (16.47,50.29)} 
    NET {} {} {} {} {} {n1104} {} { 0.000} { 0.000} {0.005} {1.518} { 0.137} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.060} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 635
PATH 636
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]} {CK}
  ENDPT {weight_reg_reg[6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[6]} {R} {} {} {preload_data[6]} {} {} {} {0.002} {67.045} { 0.071} { 0.070} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[6]} {} { 0.014} {-0.009} {0.031} {67.045} { 0.085} { 0.084} {} {} {} 
    INST {U4136} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.004} {} { 0.097} { 0.096} {} {1} {(38.01,114.56) (37.68,114.69)} 
    NET {} {} {} {} {} {FE_PHN785_n3808} {} { 0.000} { 0.000} {0.004} {1.521} { 0.097} { 0.096} {} {} {} 
    INST {FE_PHC785_n3808} {A} {F} {Z} {F} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.110} { 0.110} {} {1} {(36.92,111.75) (37.28,112.09)} 
    NET {} {} {} {} {} {n3808} {} { 0.000} { 0.000} {0.003} {0.753} { 0.110} { 0.110} {} {} {} 
    INST {FE_PHC276_n3808} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.129} { 0.128} {} {1} {(37.49,111.75) (37.87,112.13)} 
    NET {} {} {} {} {} {FE_PHN276_n3808} {} { 0.000} { 0.000} {0.007} {2.447} { 0.129} { 0.128} {} {} {} 
    INST {U4137} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.136} { 0.135} {} {1} {(38.63,115.61) (38.80,115.23)} 
    NET {} {} {} {} {} {n785} {} { 0.000} { 0.000} {0.004} {1.437} { 0.136} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 636
PATH 637
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><2]} {CK}
  ENDPT {result_reg_reg[1><2]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} { 0.072} {} {2} {(40.11,17.50) (36.62,17.27)} 
    NET {} {} {} {} {} {result_flat[18]} {} { 0.000} { 0.000} {0.005} {2.778} { 0.073} { 0.072} {} {} {} 
    INST {U5386} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.103} { 0.102} {} {1} {(38.51,19.36) (38.15,19.69)} 
    NET {} {} {} {} {} {n709} {} { 0.000} { 0.000} {0.006} {1.287} { 0.103} { 0.102} {} {} {} 
    INST {FE_PHC1250_n709} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.119} { 0.118} {} {1} {(35.21,17.61) (35.59,17.23)} 
    NET {} {} {} {} {} {FE_PHN1250_n709} {} { 0.000} { 0.000} {0.004} {1.057} { 0.119} { 0.118} {} {} {} 
    INST {FE_PHC669_n709} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.136} { 0.135} {} {1} {(37.49,19.36) (37.87,19.73)} 
    NET {} {} {} {} {} {FE_PHN669_n709} {} { 0.000} { 0.000} {0.005} {1.504} { 0.136} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 637
PATH 638
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><13]} {CK}
  ENDPT {result_reg_reg[3><13]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.017} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.075} { 0.074} {} {2} {(71.08,25.90) (67.59,25.66)} 
    NET {} {} {} {} {} {result_flat[61]} {} { 0.000} { 0.000} {0.005} {2.686} { 0.075} { 0.074} {} {} {} 
    INST {U5429} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.105} { 0.104} {} {1} {(67.77,24.96) (67.41,25.29)} 
    NET {} {} {} {} {} {n602} {} { 0.000} { 0.000} {0.006} {1.215} { 0.105} { 0.104} {} {} {} 
    INST {FE_PHC1252_n602} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.121} { 0.120} {} {1} {(68.65,27.75) (69.03,28.13)} 
    NET {} {} {} {} {} {FE_PHN1252_n602} {} { 0.000} { 0.000} {0.004} {1.068} { 0.121} { 0.120} {} {} {} 
    INST {FE_PHC680_n602} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.138} { 0.137} {} {1} {(68.65,24.96) (69.03,25.33)} 
    NET {} {} {} {} {} {FE_PHN680_n602} {} { 0.000} { 0.000} {0.005} {1.499} { 0.138} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.050} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.060} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 638
PATH 639
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><7]} {CK}
  ENDPT {result_reg_reg[3><7]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.077} { 0.076} {} {2} {(80.39,11.06) (76.90,11.29)} 
    NET {} {} {} {} {} {result_flat[55]} {} { 0.000} { 0.000} {0.006} {3.079} { 0.077} { 0.076} {} {} {} 
    INST {U5423} {B} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.006} {} { 0.106} { 0.105} {} {1} {(78.79,13.76) (78.43,14.09)} 
    NET {} {} {} {} {} {n608} {} { 0.000} { 0.000} {0.006} {1.162} { 0.106} { 0.105} {} {} {} 
    INST {FE_PHC1265_n608} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.123} { 0.122} {} {1} {(75.68,13.76) (76.06,14.13)} 
    NET {} {} {} {} {} {FE_PHN1265_n608} {} { 0.000} { 0.000} {0.005} {1.173} { 0.123} { 0.122} {} {} {} 
    INST {FE_PHC659_n608} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.140} { 0.139} {} {1} {(75.68,10.96) (76.06,11.33)} 
    NET {} {} {} {} {} {FE_PHN659_n608} {} { 0.000} { 0.000} {0.005} {1.471} { 0.140} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.051} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 639
PATH 640
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><5]} {CK}
  ENDPT {result_reg_reg[3><5]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.077} { 0.076} {} {2} {(82.86,11.90) (79.37,11.67)} 
    NET {} {} {} {} {} {result_flat[53]} {} { 0.000} { 0.000} {0.006} {2.829} { 0.077} { 0.076} {} {} {} 
    INST {U5421} {B} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.005} {} { 0.106} { 0.105} {} {1} {(81.38,13.76) (81.74,14.09)} 
    NET {} {} {} {} {} {n610} {} { 0.000} { 0.000} {0.005} {0.789} { 0.106} { 0.105} {} {} {} 
    INST {FE_PHC673_n610} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.123} { 0.122} {} {1} {(82.33,13.76) (82.71,14.13)} 
    NET {} {} {} {} {} {FE_PHN673_n610} {} { 0.000} { 0.000} {0.005} {1.756} { 0.123} { 0.122} {} {} {} 
    INST {FE_PHC1286_n610} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.140} { 0.139} {} {1} {(85.94,13.76) (86.31,14.10)} 
    NET {} {} {} {} {} {FE_PHN1286_n610} {} { 0.000} { 0.000} {0.004} {1.618} { 0.140} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.051} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 640
PATH 641
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]} {CK}
  ENDPT {weight_reg_reg[0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.070} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.013} {-0.006} {0.029} {60.463} { 0.084} { 0.083} {} {} {} 
    INST {U4142} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.097} { 0.096} {} {1} {(36.87,106.16) (36.54,106.29)} 
    NET {} {} {} {} {} {n3811} {} { 0.000} { 0.000} {0.009} {1.823} { 0.097} { 0.096} {} {} {} 
    INST {U4143} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.105} { 0.104} {} {1} {(37.49,106.16) (37.66,106.53)} 
    NET {} {} {} {} {} {FE_PHN790_n791} {} { 0.000} { 0.000} {0.005} {1.869} { 0.105} { 0.104} {} {} {} 
    INST {FE_PHC790_n791} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.119} { 0.118} {} {1} {(34.07,108.95) (34.43,109.29)} 
    NET {} {} {} {} {} {FE_PHN236_n791} {} { 0.000} { 0.000} {0.004} {1.501} { 0.119} { 0.118} {} {} {} 
    INST {FE_PHC236_n791} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.136} { 0.135} {} {1} {(37.87,106.16) (38.25,106.53)} 
    NET {} {} {} {} {} {n791} {} { 0.000} { 0.000} {0.005} {1.308} { 0.136} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.052} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 641
PATH 642
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]3} {CK}
  ENDPT {weight_reg_reg[4]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.009} {} { 0.078} { 0.077} {} {6} {(37.63,34.30) (34.15,34.06)} 
    NET {} {} {} {} {} {n3weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.956} { 0.078} { 0.077} {} {} {} 
    INST {U4031} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.013} {} { 0.099} { 0.098} {} {1} {(36.16,37.20) (36.35,37.07)} 
    NET {} {} {} {} {} {n3746} {} { 0.000} { 0.000} {0.013} {1.919} { 0.099} { 0.098} {} {} {} 
    INST {U4032} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} {-0.000} {0.005} {} { 0.104} { 0.103} {} {1} {(37.11,37.20) (37.28,36.83)} 
    NET {} {} {} {} {} {n763} {} { 0.000} { 0.000} {0.005} {1.800} { 0.104} { 0.103} {} {} {} 
    INST {FE_PHC787_n763} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} {-0.001} {0.004} {} { 0.119} { 0.118} {} {1} {(34.64,38.95) (35.00,39.29)} 
    NET {} {} {} {} {} {FE_PHN787_n763} {} { 0.000} { 0.000} {0.004} {1.920} { 0.119} { 0.118} {} {} {} 
    INST {FE_PHC265_n763} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.135} { 0.134} {} {1} {(37.87,34.41) (38.25,34.03)} 
    NET {} {} {} {} {} {FE_PHN265_n763} {} { 0.000} { 0.000} {0.005} {1.292} { 0.135} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 642
PATH 643
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]2} {CK}
  ENDPT {x_reg_out_reg[0]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[16]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.132}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[16]} {R} {} {} {x_vector_flat[16]} {} {} {} {0.002} {12.126} { 0.071} { 0.070} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[16]} {} { 0.003} { 0.000} {0.003} {12.126} { 0.074} { 0.073} {} {} {} 
    INST {U4886} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.096} { 0.095} {} {1} {(36.73,54.01) (37.09,53.67)} 
    NET {} {} {} {} {} {n1127} {} { 0.000} { 0.000} {0.005} {1.192} { 0.096} { 0.095} {} {} {} 
    INST {FE_PHC1227_n1127} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.113} { 0.112} {} {1} {(35.21,55.76) (35.59,56.13)} 
    NET {} {} {} {} {} {FE_PHN1227_n1127} {} { 0.000} { 0.000} {0.005} {1.316} { 0.113} { 0.112} {} {} {} 
    INST {FE_PHC204_n1127} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.132} { 0.131} {} {1} {(37.30,56.80) (37.68,56.43)} 
    NET {} {} {} {} {} {FE_PHN204_n1127} {} { 0.000} { 0.000} {0.005} {1.439} { 0.132} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.004} { 0.000} {0.016} {132.770} { 0.054} { 0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 643
PATH 644
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]3} {CK}
  ENDPT {x_reg_out_reg[4]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[28]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[28]} {R} {} {} {x_vector_flat[28]} {} {} {} {0.002} {9.330} { 0.071} { 0.070} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[28]} {} { 0.002} { 0.000} {0.002} {9.330} { 0.073} { 0.072} {} {} {} 
    INST {U4940} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.096} { 0.095} {} {1} {(34.64,33.36) (35.00,33.69)} 
    NET {} {} {} {} {} {n1099} {} { 0.000} { 0.000} {0.006} {2.198} { 0.096} { 0.095} {} {} {} 
    INST {FE_PHC1224_n1099} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.020} {-0.001} {0.006} {} { 0.116} { 0.115} {} {1} {(26.85,31.61) (27.23,31.23)} 
    NET {} {} {} {} {} {FE_PHN1224_n1099} {} { 0.000} { 0.000} {0.006} {2.712} { 0.116} { 0.115} {} {} {} 
    INST {FE_PHC167_n1099} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.135} { 0.134} {} {1} {(39.20,33.36) (39.58,33.73)} 
    NET {} {} {} {} {} {FE_PHN167_n1099} {} { 0.000} { 0.000} {0.005} {1.314} { 0.135} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.051} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 644
PATH 645
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]9} {CK}
  ENDPT {weight_reg_reg[2]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.015} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.009} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.020} { 0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.062} { 0.000} {0.007} {} { 0.082} { 0.081} {} {5} {(100.12,103.46) (103.60,103.70)} 
    NET {} {} {} {} {} {n9weight_reg[2]} {} { 0.000} { 0.000} {0.007} {5.542} { 0.082} { 0.081} {} {} {} 
    INST {U4163} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.014} {} { 0.102} { 0.101} {} {1} {(102.16,101.61) (101.97,101.47)} 
    NET {} {} {} {} {} {n3821} {} { 0.000} { 0.000} {0.014} {1.953} { 0.102} { 0.101} {} {} {} 
    INST {U4164} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.107} { 0.106} {} {1} {(100.83,101.61) (100.66,101.23)} 
    NET {} {} {} {} {} {n685} {} { 0.000} { 0.000} {0.005} {1.756} { 0.107} { 0.106} {} {} {} 
    INST {FE_PHC399_n685} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.018} { 0.000} {0.005} {} { 0.125} { 0.124} {} {1} {(102.47,101.61) (102.84,101.26)} 
    NET {} {} {} {} {} {FE_PHN399_n685} {} { 0.000} { 0.000} {0.005} {3.100} { 0.125} { 0.124} {} {} {} 
    INST {FE_PHC884_n685} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.142} { 0.141} {} {1} {(94.11,104.41) (94.48,104.06)} 
    NET {} {} {} {} {} {FE_PHN884_n685} {} { 0.000} { 0.000} {0.004} {2.239} { 0.142} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.055} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 645
PATH 646
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]10} {CK}
  ENDPT {weight_reg_reg[2]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.009} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.063} { 0.000} {0.008} {} { 0.080} { 0.079} {} {5} {(98.98,76.30) (102.46,76.06)} 
    NET {} {} {} {} {} {n10weight_reg[2]} {} { 0.000} { 0.000} {0.008} {6.414} { 0.080} { 0.079} {} {} {} 
    INST {U4250} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.014} {} { 0.100} { 0.099} {} {1} {(102.54,75.36) (102.35,75.49)} 
    NET {} {} {} {} {} {n3874} {} { 0.000} { 0.000} {0.014} {2.071} { 0.100} { 0.099} {} {} {} 
    INST {U4251} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.106} { 0.105} {} {1} {(100.26,75.36) (100.09,75.73)} 
    NET {} {} {} {} {} {n677} {} { 0.000} { 0.000} {0.005} {1.738} { 0.106} { 0.105} {} {} {} 
    INST {FE_PHC402_n677} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.122} { 0.121} {} {1} {(97.91,76.41) (98.28,76.06)} 
    NET {} {} {} {} {} {FE_PHN402_n677} {} { 0.000} { 0.000} {0.004} {1.614} { 0.122} { 0.121} {} {} {} 
    INST {FE_PHC765_n677} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} {-0.001} {0.006} {} { 0.139} { 0.138} {} {1} {(103.23,75.36) (103.61,75.73)} 
    NET {} {} {} {} {} {FE_PHN765_n677} {} { 0.000} { 0.000} {0.006} {1.925} { 0.139} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.055} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 646
PATH 647
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]1} {CK}
  ENDPT {weight_reg_reg[6]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.006} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.016} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.009} {} { 0.079} { 0.078} {} {5} {(35.36,101.50) (31.87,101.27)} 
    NET {} {} {} {} {} {n1weight_reg[6]} {} { 0.000} { 0.000} {0.009} {7.290} { 0.079} { 0.078} {} {} {} 
    INST {U4118} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.014} {} { 0.099} { 0.098} {} {1} {(36.35,100.56) (36.54,100.69)} 
    NET {} {} {} {} {} {n3797} {} { 0.000} { 0.000} {0.014} {1.844} { 0.099} { 0.098} {} {} {} 
    INST {U4119} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.104} { 0.103} {} {1} {(36.61,101.61) (36.44,101.23)} 
    NET {} {} {} {} {} {n777} {} { 0.000} { 0.000} {0.005} {1.296} { 0.104} { 0.103} {} {} {} 
    INST {FE_PHC759_n777} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.121} { 0.119} {} {1} {(34.07,103.36) (34.45,103.73)} 
    NET {} {} {} {} {} {FE_PHN759_n777} {} { 0.000} { 0.000} {0.005} {1.197} { 0.121} { 0.119} {} {} {} 
    INST {FE_PHC269_n777} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.137} { 0.136} {} {1} {(35.59,101.61) (35.97,101.23)} 
    NET {} {} {} {} {} {FE_PHN269_n777} {} { 0.000} { 0.000} {0.005} {1.469} { 0.137} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.053} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.060} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 647
PATH 648
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]6} {CK}
  ENDPT {acc_reg_out_reg[7]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.127}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.128}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.007} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.065} { 0.064} {} {2} {(51.66,45.50) (55.15,45.27)} 
    NET {} {} {} {} {} {acc_out[1><2><7]} {} { 0.000} { 0.000} {0.006} {2.743} { 0.065} { 0.064} {} {} {} 
    INST {FE_PHC603_acc_out_1__2__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.083} { 0.082} {} {1} {(58.58,47.36) (58.96,47.73)} 
    NET {} {} {} {} {} {FE_PHN603_acc_out_1__2__7} {} { 0.000} { 0.000} {0.006} {1.862} { 0.083} { 0.082} {} {} {} 
    INST {FE_PHC963_acc_out_1__2__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.102} { 0.101} {} {1} {(55.92,51.20) (56.30,50.83)} 
    NET {} {} {} {} {} {FE_PHN963_acc_out_1__2__7} {} { 0.000} { 0.000} {0.006} {2.188} { 0.102} { 0.101} {} {} {} 
    INST {U5047} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.018} { 0.000} {0.009} {} { 0.120} { 0.119} {} {1} {(55.99,47.36) (55.80,47.73)} 
    NET {} {} {} {} {} {n4843} {} { 0.000} { 0.000} {0.009} {2.411} { 0.120} { 0.119} {} {} {} 
    INST {U5048} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.128} { 0.127} {} {1} {(51.11,47.36) (51.24,47.52)} 
    NET {} {} {} {} {} {n1016} {} { 0.000} { 0.000} {0.005} {1.381} { 0.128} { 0.127} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.051} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} { 0.052} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 648
PATH 649
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]6} {CK}
  ENDPT {x_reg_out_reg[4]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.006} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.011} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.075} { 0.000} {0.019} {} { 0.085} { 0.084} {} {11} {(37.80,67.06) (41.28,67.30)} 
    NET {} {} {} {} {} {x_out[1><2><4]} {} { 0.000} { 0.000} {0.019} {18.315} { 0.086} { 0.085} {} {} {} 
    INST {U3859} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.011} {} { 0.110} { 0.109} {} {1} {(40.41,65.20) (40.22,65.07)} 
    NET {} {} {} {} {} {n3647} {} { 0.000} { 0.000} {0.011} {1.846} { 0.110} { 0.109} {} {} {} 
    INST {U3860} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.115} { 0.114} {} {1} {(39.65,65.20) (39.48,64.83)} 
    NET {} {} {} {} {} {n1027} {} { 0.000} { 0.000} {0.004} {1.255} { 0.115} { 0.114} {} {} {} 
    INST {FE_PHC311_n1027} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.132} { 0.131} {} {1} {(42.62,65.20) (43.00,64.83)} 
    NET {} {} {} {} {} {FE_PHN311_n1027} {} { 0.000} { 0.000} {0.006} {1.826} { 0.133} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.053} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} { 0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 649
PATH 650
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {global_state_reg[1]} {CK}
  ENDPT {global_state_reg[1]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.014} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[3]} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.042} { 0.000} {0.007} {} { 0.055} { 0.054} {} {3} {(66.48,44.66) (69.59,44.68)} 
    NET {} {} {} {} {} {n5576} {} { 0.000} { 0.000} {0.007} {1.932} { 0.055} { 0.054} {} {} {} 
    INST {U1739} {C1} {F} {ZN} {R} {} {OAI221_X1} { 0.028} { 0.000} {0.013} {} { 0.083} { 0.082} {} {3} {(68.98,47.36) (68.45,47.03)} 
    NET {} {} {} {} {} {n4499} {} { 0.000} { 0.000} {0.013} {5.852} { 0.083} { 0.082} {} {} {} 
    INST {U4817} {A1} {R} {ZN} {F} {} {NOR2_X1} { 0.008} { 0.000} {0.006} {} { 0.091} { 0.090} {} {1} {(71.06,47.36) (71.19,47.73)} 
    NET {} {} {} {} {} {n4500} {} { 0.000} { 0.000} {0.006} {2.376} { 0.091} { 0.090} {} {} {} 
    INST {U4818} {A} {F} {Z} {F} {} {XOR2_X1} { 0.009} { 0.000} {0.007} {} { 0.100} { 0.099} {} {1} {(72.00,47.22) (72.59,46.84)} 
    NET {} {} {} {} {} {FE_PHN693_n1179} {} { 0.000} { 0.000} {0.007} {2.254} { 0.100} { 0.099} {} {} {} 
    INST {FE_PHC693_n1179} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.018} { 0.000} {0.004} {} { 0.118} { 0.117} {} {1} {(70.55,42.80) (70.92,42.46)} 
    NET {} {} {} {} {} {n1179} {} { 0.000} { 0.000} {0.004} {2.227} { 0.118} { 0.117} {} {} {} 
    INST {FE_PHC1301_n1179} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.134} { 0.133} {} {1} {(73.78,51.20) (74.16,50.83)} 
    NET {} {} {} {} {} {FE_PHN1301_n1179} {} { 0.000} { 0.000} {0.005} {1.415} { 0.134} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.051} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.056} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 650
PATH 651
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]} {CK}
  ENDPT {x_reg_out_reg[3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[3]} {R} {} {} {x_vector_flat[3]} {} {} {} {0.002} {20.331} { 0.071} { 0.070} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[3]} {} { 0.007} { 0.000} {0.008} {20.331} { 0.078} { 0.076} {} {} {} 
    INST {U4826} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.100} { 0.099} {} {1} {(37.30,120.16) (37.66,120.49)} 
    NET {} {} {} {} {} {FE_PHN744_n1172} {} { 0.000} { 0.000} {0.005} {1.243} { 0.100} { 0.099} {} {} {} 
    INST {FE_PHC744_n1172} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.118} { 0.117} {} {1} {(38.06,122.95) (38.44,123.33)} 
    NET {} {} {} {} {} {FE_PHN191_n1172} {} { 0.000} { 0.000} {0.005} {1.201} { 0.118} { 0.117} {} {} {} 
    INST {FE_PHC191_n1172} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.137} { 0.136} {} {1} {(35.97,121.20) (36.35,120.83)} 
    NET {} {} {} {} {} {n1172} {} { 0.000} { 0.000} {0.006} {1.950} { 0.137} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.053} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 651
PATH 652
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]7} {CK}
  ENDPT {weight_reg_reg[4]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.127}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.128}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.007} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.063} { 0.000} {0.009} {} { 0.070} { 0.069} {} {6} {(50.34,39.06) (53.82,39.30)} 
    NET {} {} {} {} {} {n7weight_reg[4]} {} { 0.000} { 0.000} {0.009} {6.993} { 0.070} { 0.069} {} {} {} 
    INST {U4018} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.014} {} { 0.091} { 0.090} {} {1} {(52.76,37.20) (52.57,37.07)} 
    NET {} {} {} {} {} {n3740} {} { 0.000} { 0.000} {0.014} {2.106} { 0.091} { 0.090} {} {} {} 
    INST {U4019} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.096} { 0.095} {} {1} {(50.86,37.20) (50.69,36.83)} 
    NET {} {} {} {} {} {FE_PHN781_n715} {} { 0.000} { 0.000} {0.004} {1.203} { 0.096} { 0.095} {} {} {} 
    INST {FE_PHC781_n715} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.015} { 0.000} {0.004} {} { 0.111} { 0.110} {} {1} {(49.84,36.16) (50.22,36.53)} 
    NET {} {} {} {} {} {FE_PHN300_n715} {} { 0.000} { 0.000} {0.004} {0.753} { 0.111} { 0.110} {} {} {} 
    INST {FE_PHC300_n715} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.128} { 0.127} {} {1} {(50.41,36.16) (50.79,36.53)} 
    NET {} {} {} {} {} {n715} {} { 0.000} { 0.000} {0.006} {1.904} { 0.128} { 0.127} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.051} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} { 0.052} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 652
PATH 653
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]6} {CK}
  ENDPT {weight_reg_reg[0]6} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.131}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.070} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.009} {-0.006} {0.027} {60.463} { 0.080} { 0.079} {} {} {} 
    INST {U4091} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.093} { 0.092} {} {1} {(45.79,66.95) (46.11,67.09)} 
    NET {} {} {} {} {} {n3780} {} { 0.000} { 0.000} {0.009} {1.754} { 0.093} { 0.092} {} {} {} 
    INST {U4092} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.101} { 0.099} {} {1} {(45.54,66.95) (45.37,67.33)} 
    NET {} {} {} {} {} {n727} {} { 0.000} { 0.000} {0.004} {1.454} { 0.101} { 0.099} {} {} {} 
    INST {FE_PHC834_n727} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} {-0.001} {0.004} {} { 0.114} { 0.112} {} {1} {(44.90,64.16) (45.26,64.49)} 
    NET {} {} {} {} {} {FE_PHN834_n727} {} { 0.000} { 0.000} {0.004} {1.693} { 0.114} { 0.112} {} {} {} 
    INST {FE_PHC186_n727} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.131} { 0.130} {} {1} {(42.05,65.20) (42.43,64.83)} 
    NET {} {} {} {} {} {FE_PHN186_n727} {} { 0.000} { 0.000} {0.005} {1.321} { 0.131} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.053} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.054} { 0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 653
PATH 654
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]} {CK}
  ENDPT {weight_reg_reg[2]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.006} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.062} { 0.000} {0.008} {} { 0.077} { 0.076} {} {5} {(38.77,104.30) (35.29,104.06)} 
    NET {} {} {} {} {} {weight_reg[2]} {} { 0.000} { 0.000} {0.008} {5.909} { 0.077} { 0.076} {} {} {} 
    INST {U4140} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.014} {} { 0.098} { 0.096} {} {1} {(38.63,106.16) (38.82,106.29)} 
    NET {} {} {} {} {} {n3810} {} { 0.000} { 0.000} {0.014} {1.997} { 0.098} { 0.096} {} {} {} 
    INST {U4141} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.103} { 0.102} {} {1} {(39.01,104.41) (39.18,104.03)} 
    NET {} {} {} {} {} {n789} {} { 0.000} { 0.000} {0.005} {1.738} { 0.103} { 0.102} {} {} {} 
    INST {FE_PHC391_n789} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.119} { 0.118} {} {1} {(37.87,101.61) (38.23,101.26)} 
    NET {} {} {} {} {} {FE_PHN391_n789} {} { 0.000} { 0.000} {0.004} {1.013} { 0.119} { 0.118} {} {} {} 
    INST {FE_PHC762_n789} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.137} { 0.136} {} {1} {(40.72,101.61) (41.10,101.23)} 
    NET {} {} {} {} {} {FE_PHN762_n789} {} { 0.000} { 0.000} {0.006} {2.059} { 0.137} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.053} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 654
PATH 655
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]12} {CK}
  ENDPT {x_reg_out_reg[0]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.009} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.019} { 0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.076} { 0.000} {0.019} {} { 0.096} { 0.094} {} {16} {(96.34,109.90) (92.86,109.67)} 
    NET {} {} {} {} {} {x_out[3><0><0]} {} { 0.000} { 0.000} {0.019} {19.347} { 0.096} { 0.094} {} {} {} 
    INST {U3911} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.012} {} { 0.121} { 0.120} {} {1} {(94.87,112.81) (95.06,112.67)} 
    NET {} {} {} {} {} {n3674} {} { 0.000} { 0.000} {0.012} {2.085} { 0.121} { 0.120} {} {} {} 
    INST {U3912} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.004} {} { 0.125} { 0.124} {} {1} {(94.94,111.75) (94.77,112.13)} 
    NET {} {} {} {} {} {n887} {} { 0.000} { 0.000} {0.004} {0.940} { 0.125} { 0.124} {} {} {} 
    INST {FE_PHC358_n887} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.142} { 0.140} {} {1} {(95.63,111.75) (96.01,112.13)} 
    NET {} {} {} {} {} {FE_PHN358_n887} {} { 0.000} { 0.000} {0.005} {1.318} { 0.142} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.056} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 655
PATH 656
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]12} {CK}
  ENDPT {x_reg_out_reg[7]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.005} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.018} {124.925} { 0.020} { 0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.010} {} { 0.086} { 0.085} {} {9} {(75.42,121.10) (78.90,120.87)} 
    NET {} {} {} {} {} {x_out[3><0><7]} {} { 0.000} { 0.000} {0.010} {9.123} { 0.086} { 0.085} {} {} {} 
    INST {U3741} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.108} { 0.107} {} {1} {(79.48,120.16) (79.67,120.29)} 
    NET {} {} {} {} {} {n3590} {} { 0.000} { 0.000} {0.012} {2.361} { 0.108} { 0.107} {} {} {} 
    INST {U3742} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.114} { 0.112} {} {1} {(77.46,120.16) (77.29,120.53)} 
    NET {} {} {} {} {} {n880} {} { 0.000} { 0.000} {0.004} {1.358} { 0.114} { 0.112} {} {} {} 
    INST {FE_PHC831_n880} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.127} { 0.126} {} {1} {(74.16,121.20) (74.52,120.87)} 
    NET {} {} {} {} {} {FE_PHN831_n880} {} { 0.000} { 0.000} {0.003} {0.753} { 0.127} { 0.126} {} {} {} 
    INST {FE_PHC323_n880} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.143} { 0.141} {} {1} {(74.73,121.20) (75.11,120.83)} 
    NET {} {} {} {} {} {FE_PHN323_n880} {} { 0.000} { 0.000} {0.005} {1.252} { 0.143} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.051} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.065} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 656
PATH 657
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]7} {CK}
  ENDPT {x_reg_out_reg[4]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.005} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.016} {132.770} { 0.013} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.075} { 0.000} {0.018} {} { 0.088} { 0.087} {} {11} {(40.45,34.30) (43.94,34.06)} 
    NET {} {} {} {} {} {x_out[1><3><4]} {} { 0.000} { 0.000} {0.018} {18.072} { 0.088} { 0.087} {} {} {} 
    INST {U3849} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.011} {} { 0.113} { 0.111} {} {1} {(39.08,34.41) (38.89,34.27)} 
    NET {} {} {} {} {} {n3642} {} { 0.000} { 0.000} {0.011} {1.916} { 0.113} { 0.111} {} {} {} 
    INST {U3850} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.118} { 0.117} {} {1} {(39.96,34.41) (40.13,34.03)} 
    NET {} {} {} {} {} {FE_PHN366_n1003} {} { 0.000} { 0.000} {0.004} {1.483} { 0.118} { 0.117} {} {} {} 
    INST {FE_PHC366_n1003} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} {-0.001} {0.006} {} { 0.135} { 0.134} {} {1} {(40.15,38.95) (40.53,39.33)} 
    NET {} {} {} {} {} {n1003} {} { 0.000} { 0.000} {0.006} {2.125} { 0.135} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.052} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 657
PATH 658
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]12} {CK}
  ENDPT {weight_reg_reg[5]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.070} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.021} {-0.007} {0.029} {64.507} { 0.092} { 0.091} {} {} {} 
    INST {U4280} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.105} { 0.104} {} {1} {(88.36,114.56) (88.03,114.69)} 
    NET {} {} {} {} {} {n3889} {} { 0.000} { 0.000} {0.009} {1.916} { 0.105} { 0.104} {} {} {} 
    INST {U4281} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.112} { 0.111} {} {1} {(89.74,115.61) (89.91,115.23)} 
    NET {} {} {} {} {} {n642} {} { 0.000} { 0.000} {0.004} {1.001} { 0.112} { 0.111} {} {} {} 
    INST {FE_PHC816_n642} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.004} {} { 0.124} { 0.123} {} {1} {(90.12,115.61) (90.48,115.27)} 
    NET {} {} {} {} {} {FE_PHN816_n642} {} { 0.000} { 0.000} {0.004} {1.116} { 0.124} { 0.123} {} {} {} 
    INST {FE_PHC237_n642} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.142} { 0.141} {} {1} {(89.93,118.41) (90.31,118.03)} 
    NET {} {} {} {} {} {FE_PHN237_n642} {} { 0.000} { 0.000} {0.005} {1.376} { 0.142} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.051} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 658
PATH 659
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]4} {CK}
  ENDPT {x_reg_out_reg[0]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.006} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.077} { 0.000} {0.020} {} { 0.092} { 0.090} {} {17} {(41.98,112.70) (45.46,112.47)} 
    NET {} {} {} {} {} {x_out[1><0><0]} {} { 0.000} { 0.000} {0.020} {19.521} { 0.092} { 0.091} {} {} {} 
    INST {U3731} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.011} {} { 0.117} { 0.116} {} {1} {(43.26,110.00) (43.07,109.87)} 
    NET {} {} {} {} {} {n3585} {} { 0.000} { 0.000} {0.011} {1.894} { 0.117} { 0.116} {} {} {} 
    INST {U3732} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.004} {} { 0.121} { 0.120} {} {1} {(43.19,111.75) (43.36,112.13)} 
    NET {} {} {} {} {} {n1079} {} { 0.000} { 0.000} {0.004} {0.825} { 0.121} { 0.120} {} {} {} 
    INST {FE_PHC321_n1079} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.137} { 0.136} {} {1} {(42.43,111.75) (42.81,112.13)} 
    NET {} {} {} {} {} {FE_PHN321_n1079} {} { 0.000} { 0.000} {0.005} {1.249} { 0.137} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.053} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 659
PATH 660
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><14]} {CK}
  ENDPT {result_reg_reg[1><14]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.015} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.074} { 0.073} {} {2} {(69.36,33.46) (65.88,33.70)} 
    NET {} {} {} {} {} {result_flat[30]} {} { 0.000} { 0.000} {0.006} {2.854} { 0.074} { 0.073} {} {} {} 
    INST {U5398} {B} {F} {Z} {F} {} {MUX2_X1} { 0.031} { 0.000} {0.006} {} { 0.105} { 0.104} {} {1} {(67.89,34.41) (68.25,34.07)} 
    NET {} {} {} {} {} {FE_PHN695_n697} {} { 0.000} { 0.000} {0.006} {1.765} { 0.105} { 0.104} {} {} {} 
    INST {FE_PHC695_n697} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.121} { 0.120} {} {1} {(69.60,33.36) (69.97,33.70)} 
    NET {} {} {} {} {} {n697} {} { 0.000} { 0.000} {0.004} {1.213} { 0.121} { 0.120} {} {} {} 
    INST {FE_PHC1266_n697} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.138} { 0.136} {} {1} {(68.65,34.41) (69.03,34.03)} 
    NET {} {} {} {} {} {FE_PHN1266_n697} {} { 0.000} { 0.000} {0.005} {1.419} { 0.138} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.051} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 660
PATH 661
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><14]} {CK}
  ENDPT {result_reg_reg[2><14]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.008} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><14]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.083} { 0.082} {} {2} {(126.75,45.50) (123.26,45.27)} 
    NET {} {} {} {} {} {result_flat[46]} {} { 0.000} { 0.000} {0.007} {2.848} { 0.083} { 0.082} {} {} {} 
    INST {U5414} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.004} {} { 0.105} { 0.104} {} {1} {(125.46,47.36) (125.82,47.69)} 
    NET {} {} {} {} {} {n649} {} { 0.000} { 0.000} {0.004} {0.818} { 0.105} { 0.104} {} {} {} 
    INST {FE_PHC670_n649} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.124} { 0.122} {} {1} {(126.22,47.36) (126.60,47.73)} 
    NET {} {} {} {} {} {FE_PHN670_n649} {} { 0.000} { 0.000} {0.005} {1.687} { 0.124} { 0.122} {} {} {} 
    INST {FE_PHC1225_n649} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} {-0.001} {0.005} {} { 0.142} { 0.141} {} {1} {(121.47,45.61) (121.85,45.23)} 
    NET {} {} {} {} {} {FE_PHN1225_n649} {} { 0.000} { 0.000} {0.005} {1.766} { 0.142} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.054} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 661
PATH 662
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]3} {CK}
  ENDPT {weight_reg_reg[1]3} {D} {DFFR_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.070} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.007} {-0.007} {0.027} {59.668} { 0.078} { 0.076} {} {} {} 
    INST {U4059} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.007} {} { 0.090} { 0.089} {} {1} {(38.38,40.01) (38.06,39.87)} 
    NET {} {} {} {} {} {n3766} {} { 0.000} { 0.000} {0.007} {1.790} { 0.090} { 0.089} {} {} {} 
    INST {U4060} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.097} { 0.096} {} {1} {(39.01,40.01) (39.18,39.63)} 
    NET {} {} {} {} {} {n766} {} { 0.000} { 0.000} {0.004} {1.476} { 0.097} { 0.096} {} {} {} 
    INST {FE_PHC737_n766} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.116} { 0.114} {} {1} {(35.21,38.95) (35.59,39.33)} 
    NET {} {} {} {} {} {FE_PHN737_n766} {} { 0.000} { 0.000} {0.005} {1.622} { 0.116} { 0.114} {} {} {} 
    INST {FE_PHC494_n766} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.134} { 0.133} {} {1} {(42.05,38.95) (42.43,39.33)} 
    NET {} {} {} {} {} {FE_PHN494_n766} {} { 0.000} { 0.000} {0.005} {1.685} { 0.134} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.052} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 662
PATH 663
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]7} {CK}
  ENDPT {weight_reg_reg[0]7} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.070} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.007} {-0.005} {0.025} {60.463} { 0.078} { 0.077} {} {} {} 
    INST {U4039} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.091} { 0.090} {} {1} {(44.45,36.16) (44.78,36.29)} 
    NET {} {} {} {} {} {n3750} {} { 0.000} { 0.000} {0.009} {2.034} { 0.091} { 0.090} {} {} {} 
    INST {U4040} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.098} { 0.097} {} {1} {(44.40,34.41) (44.23,34.03)} 
    NET {} {} {} {} {} {n719} {} { 0.000} { 0.000} {0.004} {1.258} { 0.098} { 0.097} {} {} {} 
    INST {FE_PHC909_n719} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.117} { 0.115} {} {1} {(47.75,34.41) (48.13,34.03)} 
    NET {} {} {} {} {} {FE_PHN909_n719} {} { 0.000} { 0.000} {0.005} {1.568} { 0.117} { 0.115} {} {} {} 
    INST {FE_PHC519_n719} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.135} { 0.134} {} {1} {(44.33,33.36) (44.71,33.73)} 
    NET {} {} {} {} {} {FE_PHN519_n719} {} { 0.000} { 0.000} {0.005} {1.534} { 0.135} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.052} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 663
PATH 664
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]12} {CK}
  ENDPT {x_reg_out_reg[5]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.005} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.018} {124.925} { 0.020} { 0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} {-0.001} {0.012} {} { 0.087} { 0.086} {} {9} {(76.56,123.06) (80.04,123.30)} 
    NET {} {} {} {} {} {x_out[3><0><5]} {} { 0.000} { 0.000} {0.012} {10.751} { 0.087} { 0.086} {} {} {} 
    INST {U3763} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.108} { 0.107} {} {1} {(79.67,124.01) (79.86,123.87)} 
    NET {} {} {} {} {} {n3599} {} { 0.000} { 0.000} {0.011} {1.876} { 0.108} { 0.107} {} {} {} 
    INST {U3764} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.113} { 0.112} {} {1} {(78.98,124.01) (78.81,123.63)} 
    NET {} {} {} {} {} {n882} {} { 0.000} { 0.000} {0.004} {1.246} { 0.113} { 0.112} {} {} {} 
    INST {FE_PHC840_n882} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.127} { 0.126} {} {1} {(77.01,124.01) (77.37,123.67)} 
    NET {} {} {} {} {} {FE_PHN840_n882} {} { 0.000} { 0.000} {0.003} {1.024} { 0.127} { 0.126} {} {} {} 
    INST {FE_PHC317_n882} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.143} { 0.141} {} {1} {(75.87,122.95) (76.25,123.33)} 
    NET {} {} {} {} {} {FE_PHN317_n882} {} { 0.000} { 0.000} {0.005} {1.269} { 0.143} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.052} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.065} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 664
PATH 665
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]} {CK}
  ENDPT {x_reg_out_reg[6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[6]} {R} {} {} {x_vector_flat[6]} {} {} {} {0.002} {20.547} { 0.071} { 0.070} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[6]} {} { 0.007} { 0.000} {0.008} {20.547} { 0.078} { 0.076} {} {} {} 
    INST {U4829} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.100} { 0.099} {} {1} {(35.21,124.01) (35.57,123.67)} 
    NET {} {} {} {} {} {n1169} {} { 0.000} { 0.000} {0.005} {1.093} { 0.100} { 0.099} {} {} {} 
    INST {FE_PHC754_n1169} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.119} { 0.117} {} {1} {(37.11,125.76) (37.49,126.13)} 
    NET {} {} {} {} {} {FE_PHN754_n1169} {} { 0.000} { 0.000} {0.005} {1.508} { 0.119} { 0.117} {} {} {} 
    INST {FE_PHC193_n1169} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.137} { 0.136} {} {1} {(33.88,124.01) (34.26,123.63)} 
    NET {} {} {} {} {} {FE_PHN193_n1169} {} { 0.000} { 0.000} {0.005} {1.775} { 0.137} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.053} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.060} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 665
PATH 666
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]7} {CK}
  ENDPT {x_reg_out_reg[3]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.005} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.012} {} { 0.081} { 0.080} {} {10} {(37.63,31.50) (34.15,31.27)} 
    NET {} {} {} {} {} {x_out[0><3><3]} {} { 0.000} { 0.000} {0.012} {10.774} { 0.081} { 0.080} {} {} {} 
    INST {U3861} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.100} { 0.098} {} {1} {(38.38,31.61) (38.70,31.47)} 
    NET {} {} {} {} {} {n3648} {} { 0.000} { 0.000} {0.011} {1.940} { 0.100} { 0.098} {} {} {} 
    INST {U3862} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.106} { 0.104} {} {1} {(39.58,31.61) (39.75,31.23)} 
    NET {} {} {} {} {} {n1004} {} { 0.000} { 0.000} {0.004} {1.778} { 0.106} { 0.104} {} {} {} 
    INST {FE_PHC800_n1004} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} {-0.001} {0.004} {} { 0.120} { 0.118} {} {1} {(44.52,31.61) (44.88,31.27)} 
    NET {} {} {} {} {} {FE_PHN800_n1004} {} { 0.000} { 0.000} {0.004} {1.516} { 0.120} { 0.118} {} {} {} 
    INST {FE_PHC359_n1004} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.136} { 0.134} {} {1} {(39.96,33.36) (40.34,33.73)} 
    NET {} {} {} {} {} {FE_PHN359_n1004} {} { 0.000} { 0.000} {0.005} {1.247} { 0.136} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.001} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.052} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 666
PATH 667
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]14} {CK}
  ENDPT {weight_reg_reg[6]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.045} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.014} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.063} { 0.000} {0.008} {} { 0.077} { 0.075} {} {5} {(88.17,65.10) (84.69,64.86)} 
    NET {} {} {} {} {} {n14weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.556} { 0.077} { 0.075} {} {} {} 
    INST {U4228} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.014} {} { 0.096} { 0.095} {} {1} {(86.51,62.41) (86.70,62.27)} 
    NET {} {} {} {} {} {n3862} {} { 0.000} { 0.000} {0.014} {1.813} { 0.096} { 0.095} {} {} {} 
    INST {U4229} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.103} { 0.101} {} {1} {(87.46,62.41) (87.63,62.03)} 
    NET {} {} {} {} {} {FE_PHN801_n625} {} { 0.000} { 0.000} {0.005} {2.156} { 0.103} { 0.101} {} {} {} 
    INST {FE_PHC801_n625} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} {-0.001} {0.005} {} { 0.119} { 0.118} {} {1} {(87.84,59.61) (88.20,59.27)} 
    NET {} {} {} {} {} {FE_PHN392_n625} {} { 0.000} { 0.000} {0.005} {2.939} { 0.119} { 0.118} {} {} {} 
    INST {FE_PHC392_n625} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.136} { 0.134} {} {1} {(79.67,64.16) (80.03,64.50)} 
    NET {} {} {} {} {} {n625} {} { 0.000} { 0.000} {0.004} {2.464} { 0.136} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.051} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.058} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 667
PATH 668
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><10]} {CK}
  ENDPT {result_reg_reg[3><10]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.017} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.076} { 0.075} {} {2} {(70.31,11.90) (66.83,11.67)} 
    NET {} {} {} {} {} {result_flat[58]} {} { 0.000} { 0.000} {0.005} {2.799} { 0.076} { 0.075} {} {} {} 
    INST {U5426} {B} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.005} {} { 0.106} { 0.104} {} {1} {(69.86,13.76) (69.50,14.09)} 
    NET {} {} {} {} {} {n605} {} { 0.000} { 0.000} {0.005} {0.997} { 0.106} { 0.104} {} {} {} 
    INST {FE_PHC675_n605} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.122} { 0.121} {} {1} {(70.55,12.01) (70.93,11.63)} 
    NET {} {} {} {} {} {FE_PHN675_n605} {} { 0.000} { 0.000} {0.005} {1.217} { 0.122} { 0.121} {} {} {} 
    INST {FE_PHC1236_n605} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.140} { 0.138} {} {1} {(69.79,10.96) (70.17,11.33)} 
    NET {} {} {} {} {} {FE_PHN1236_n605} {} { 0.000} { 0.000} {0.006} {1.739} { 0.140} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.051} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.061} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 668
PATH 669
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {global_state_reg[0]} {CK}
  ENDPT {global_state_reg[0]} {D} {DFFS_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.014} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[3]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.046} { 0.000} {0.007} {} { 0.060} { 0.059} {} {3} {(66.48,44.66) (69.59,44.68)} 
    NET {} {} {} {} {} {n5576} {} { 0.000} { 0.000} {0.007} {2.046} { 0.060} { 0.059} {} {} {} 
    INST {U1739} {C1} {R} {ZN} {F} {} {OAI221_X1} { 0.019} { 0.000} {0.011} {} { 0.079} { 0.077} {} {3} {(68.98,47.36) (68.45,47.03)} 
    NET {} {} {} {} {} {n4499} {} { 0.000} { 0.000} {0.011} {5.492} { 0.079} { 0.077} {} {} {} 
    INST {U1744} {C2} {F} {ZN} {R} {} {OAI211_X1} { 0.020} { 0.000} {0.008} {} { 0.099} { 0.097} {} {1} {(69.79,48.41) (69.98,48.16)} 
    NET {} {} {} {} {} {n1469} {} { 0.000} { 0.000} {0.008} {1.843} { 0.099} { 0.097} {} {} {} 
    INST {U1745} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.104} { 0.102} {} {1} {(69.98,50.16) (70.15,50.53)} 
    NET {} {} {} {} {} {FE_PHN1299_n5408} {} { 0.000} { 0.000} {0.003} {1.240} { 0.104} { 0.102} {} {} {} 
    INST {FE_PHC1299_n5408} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.015} { 0.000} {0.004} {} { 0.119} { 0.117} {} {1} {(70.36,52.95) (70.74,53.33)} 
    NET {} {} {} {} {} {n5408} {} { 0.000} { 0.000} {0.004} {1.075} { 0.119} { 0.117} {} {} {} 
    INST {FE_PHC707_n5408} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.135} { 0.133} {} {1} {(68.27,51.20) (68.65,50.83)} 
    NET {} {} {} {} {} {FE_PHN707_n5408} {} { 0.000} { 0.000} {0.005} {1.181} { 0.135} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.051} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.056} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 669
PATH 670
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]11} {CK}
  ENDPT {x_reg_out_reg[7]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.005} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.013} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.072} { 0.000} {0.016} {} { 0.085} { 0.083} {} {10} {(45.59,39.90) (49.07,39.66)} 
    NET {} {} {} {} {} {x_out[1><3><7]} {} { 0.001} { 0.000} {0.016} {15.734} { 0.086} { 0.085} {} {} {} 
    INST {U3785} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.106} { 0.104} {} {1} {(95.19,40.01) (95.51,39.87)} 
    NET {} {} {} {} {} {n3610} {} { 0.000} { 0.000} {0.011} {1.912} { 0.106} { 0.104} {} {} {} 
    INST {U3786} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.112} { 0.110} {} {1} {(96.58,40.01) (96.75,39.63)} 
    NET {} {} {} {} {} {n904} {} { 0.000} { 0.000} {0.005} {1.875} { 0.112} { 0.110} {} {} {} 
    INST {FE_PHC783_n904} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.126} { 0.125} {} {1} {(93.54,40.01) (93.90,39.67)} 
    NET {} {} {} {} {} {FE_PHN783_n904} {} { 0.000} { 0.000} {0.003} {1.184} { 0.126} { 0.125} {} {} {} 
    INST {FE_PHC306_n904} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.142} { 0.141} {} {1} {(96.01,40.01) (96.39,39.63)} 
    NET {} {} {} {} {} {FE_PHN306_n904} {} { 0.000} { 0.000} {0.005} {1.421} { 0.142} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.055} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 670
PATH 671
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]3} {CK}
  ENDPT {weight_reg_reg[6]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[6]} {R} {} {} {preload_data[6]} {} {} {} {0.002} {67.045} { 0.071} { 0.069} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[6]} {} { 0.009} {-0.009} {0.030} {67.045} { 0.080} { 0.079} {} {} {} 
    INST {U4023} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.006} {} { 0.093} { 0.091} {} {1} {(36.48,44.55) (36.16,44.69)} 
    NET {} {} {} {} {} {n3742} {} { 0.000} { 0.000} {0.006} {1.803} { 0.093} { 0.091} {} {} {} 
    INST {U4024} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.101} { 0.099} {} {1} {(36.04,45.61) (35.87,45.23)} 
    NET {} {} {} {} {} {n761} {} { 0.000} { 0.000} {0.004} {2.050} { 0.101} { 0.099} {} {} {} 
    INST {FE_PHC389_n761} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.118} { 0.116} {} {1} {(37.68,47.36) (38.05,47.70)} 
    NET {} {} {} {} {} {FE_PHN389_n761} {} { 0.000} { 0.000} {0.004} {1.809} { 0.118} { 0.116} {} {} {} 
    INST {FE_PHC752_n761} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.136} { 0.134} {} {1} {(33.69,44.55) (34.07,44.93)} 
    NET {} {} {} {} {} {FE_PHN752_n761} {} { 0.000} { 0.000} {0.005} {1.336} { 0.136} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.052} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 671
PATH 672
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><14]} {CK}
  ENDPT {result_reg_reg[3><14]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.016} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.075} { 0.073} {} {2} {(67.81,28.70) (71.30,28.46)} 
    NET {} {} {} {} {} {result_flat[62]} {} { 0.000} { 0.000} {0.006} {3.039} { 0.075} { 0.073} {} {} {} 
    INST {U5430} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.105} { 0.103} {} {1} {(67.58,30.55) (67.22,30.89)} 
    NET {} {} {} {} {} {FE_PHN1260_n601} {} { 0.000} { 0.000} {0.006} {1.268} { 0.105} { 0.103} {} {} {} 
    INST {FE_PHC1260_n601} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.121} { 0.120} {} {1} {(67.13,27.75) (67.51,28.13)} 
    NET {} {} {} {} {} {FE_PHN644_n601} {} { 0.000} { 0.000} {0.004} {1.192} { 0.121} { 0.120} {} {} {} 
    INST {FE_PHC644_n601} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.138} { 0.137} {} {1} {(66.56,30.55) (66.94,30.93)} 
    NET {} {} {} {} {} {n601} {} { 0.000} { 0.000} {0.005} {1.509} { 0.138} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.051} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 672
PATH 673
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]5} {CK}
  ENDPT {x_reg_out_reg[7]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.006} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.012} {} { 0.083} { 0.082} {} {10} {(30.20,98.70) (33.68,98.47)} 
    NET {} {} {} {} {} {x_out[0><1><7]} {} { 0.000} { 0.000} {0.012} {11.317} { 0.084} { 0.082} {} {} {} 
    INST {U3875} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.012} {} { 0.103} { 0.101} {} {1} {(39.90,97.75) (40.22,97.89)} 
    NET {} {} {} {} {} {n3655} {} { 0.000} { 0.000} {0.012} {2.015} { 0.103} { 0.101} {} {} {} 
    INST {U3876} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.107} { 0.106} {} {1} {(41.29,97.75) (41.46,98.13)} 
    NET {} {} {} {} {} {FE_PHN822_n1048} {} { 0.000} { 0.000} {0.004} {1.034} { 0.107} { 0.106} {} {} {} 
    INST {FE_PHC822_n1048} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.121} { 0.119} {} {1} {(41.48,96.00) (41.84,95.67)} 
    NET {} {} {} {} {} {FE_PHN322_n1048} {} { 0.000} { 0.000} {0.003} {1.101} { 0.121} { 0.119} {} {} {} 
    INST {FE_PHC322_n1048} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.137} { 0.135} {} {1} {(40.72,97.75) (41.10,98.13)} 
    NET {} {} {} {} {} {n1048} {} { 0.000} { 0.000} {0.005} {1.269} { 0.137} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.053} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 673
PATH 674
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]4} {CK}
  ENDPT {x_reg_out_reg[1]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.006} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.013} {} { 0.084} { 0.082} {} {11} {(41.62,112.70) (38.14,112.47)} 
    NET {} {} {} {} {} {x_out[0><0><1]} {} { 0.000} { 0.000} {0.013} {12.506} { 0.084} { 0.083} {} {} {} 
    INST {U3755} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.104} { 0.102} {} {1} {(41.61,114.56) (41.93,114.69)} 
    NET {} {} {} {} {} {n3595} {} { 0.000} { 0.000} {0.011} {1.887} { 0.104} { 0.102} {} {} {} 
    INST {U3756} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.108} { 0.106} {} {1} {(42.69,114.56) (42.52,114.93)} 
    NET {} {} {} {} {} {n1078} {} { 0.000} { 0.000} {0.004} {1.045} { 0.108} { 0.106} {} {} {} 
    INST {FE_PHC841_n1078} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.122} { 0.120} {} {1} {(42.81,114.56) (43.17,114.89)} 
    NET {} {} {} {} {} {FE_PHN841_n1078} {} { 0.000} { 0.000} {0.003} {1.092} { 0.122} { 0.120} {} {} {} 
    INST {FE_PHC339_n1078} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.138} { 0.136} {} {1} {(41.10,115.61) (41.48,115.23)} 
    NET {} {} {} {} {} {FE_PHN339_n1078} {} { 0.000} { 0.000} {0.005} {1.221} { 0.138} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.053} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 674
PATH 675
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]} {CK}
  ENDPT {x_reg_out_reg[5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[5]} {R} {} {} {x_vector_flat[5]} {} {} {} {0.002} {20.314} { 0.071} { 0.069} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[5]} {} { 0.007} { 0.000} {0.008} {20.314} { 0.078} { 0.076} {} {} {} 
    INST {U4828} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.101} { 0.099} {} {1} {(33.31,124.01) (33.67,123.67)} 
    NET {} {} {} {} {} {FE_PHN394_n1170} {} { 0.000} { 0.000} {0.005} {1.608} { 0.101} { 0.099} {} {} {} 
    INST {FE_PHC394_n1170} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.118} { 0.117} {} {1} {(33.31,122.95) (33.67,123.30)} 
    NET {} {} {} {} {} {n1170} {} { 0.000} { 0.000} {0.004} {1.355} { 0.118} { 0.117} {} {} {} 
    INST {FE_PHC756_n1170} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.138} { 0.136} {} {1} {(31.98,124.01) (32.36,123.63)} 
    NET {} {} {} {} {} {FE_PHN756_n1170} {} { 0.000} { 0.000} {0.006} {2.193} { 0.138} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.053} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 675
PATH 676
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]10} {CK}
  ENDPT {x_reg_out_reg[0]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.008} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.077} { 0.000} {0.019} {} { 0.094} { 0.092} {} {17} {(98.59,61.46) (102.08,61.70)} 
    NET {} {} {} {} {} {x_out[2><2><0]} {} { 0.000} { 0.000} {0.019} {19.638} { 0.095} { 0.093} {} {} {} 
    INST {U3733} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.012} {} { 0.119} { 0.118} {} {1} {(97.34,61.36) (97.53,61.49)} 
    NET {} {} {} {} {} {n3586} {} { 0.000} { 0.000} {0.012} {1.889} { 0.119} { 0.118} {} {} {} 
    INST {U3734} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.004} {} { 0.124} { 0.122} {} {1} {(98.10,61.36) (98.27,61.73)} 
    NET {} {} {} {} {} {FE_PHN379_n935} {} { 0.000} { 0.000} {0.004} {0.950} { 0.124} { 0.122} {} {} {} 
    INST {FE_PHC379_n935} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.140} { 0.138} {} {1} {(98.29,62.41) (98.67,62.03)} 
    NET {} {} {} {} {} {n935} {} { 0.000} { 0.000} {0.005} {1.349} { 0.140} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.056} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 676
PATH 677
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]13} {CK}
  ENDPT {x_reg_out_reg[7]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.004} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.018} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.010} {} { 0.085} { 0.083} {} {9} {(82.86,95.06) (79.37,95.30)} 
    NET {} {} {} {} {} {x_out[3><1><7]} {} { 0.000} { 0.000} {0.010} {9.723} { 0.085} { 0.083} {} {} {} 
    INST {U3753} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.106} { 0.104} {} {1} {(83.85,96.00) (84.04,95.87)} 
    NET {} {} {} {} {} {n3594} {} { 0.000} { 0.000} {0.011} {1.924} { 0.106} { 0.104} {} {} {} 
    INST {U3754} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.111} { 0.109} {} {1} {(82.97,96.00) (82.80,95.63)} 
    NET {} {} {} {} {} {FE_PHN806_n856} {} { 0.000} { 0.000} {0.004} {1.487} { 0.111} { 0.109} {} {} {} 
    INST {FE_PHC806_n856} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.125} { 0.123} {} {1} {(84.61,96.00) (84.97,95.67)} 
    NET {} {} {} {} {} {FE_PHN374_n856} {} { 0.000} { 0.000} {0.003} {1.001} { 0.125} { 0.123} {} {} {} 
    INST {FE_PHC374_n856} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.141} { 0.139} {} {1} {(83.09,96.00) (83.47,95.63)} 
    NET {} {} {} {} {} {n856} {} { 0.000} { 0.000} {0.005} {1.354} { 0.141} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.052} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.062} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 677
PATH 678
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]7} {CK}
  ENDPT {x_reg_out_reg[2]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.005} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.012} {} { 0.081} { 0.080} {} {10} {(37.63,30.66) (34.15,30.89)} 
    NET {} {} {} {} {} {x_out[0><3><2]} {} { 0.000} { 0.000} {0.012} {10.909} { 0.081} { 0.080} {} {} {} 
    INST {U3789} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.100} { 0.098} {} {1} {(38.38,30.55) (38.70,30.69)} 
    NET {} {} {} {} {} {n3612} {} { 0.000} { 0.000} {0.011} {1.917} { 0.100} { 0.098} {} {} {} 
    INST {U3790} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.106} { 0.104} {} {1} {(39.58,30.55) (39.75,30.93)} 
    NET {} {} {} {} {} {n1005} {} { 0.000} { 0.000} {0.004} {1.920} { 0.106} { 0.104} {} {} {} 
    INST {FE_PHC813_n1005} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} {-0.001} {0.004} {} { 0.120} { 0.118} {} {1} {(43.57,27.75) (43.93,28.09)} 
    NET {} {} {} {} {} {FE_PHN813_n1005} {} { 0.000} { 0.000} {0.004} {1.551} { 0.120} { 0.118} {} {} {} 
    INST {FE_PHC284_n1005} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.136} { 0.134} {} {1} {(39.77,28.80) (40.15,28.43)} 
    NET {} {} {} {} {} {FE_PHN284_n1005} {} { 0.000} { 0.000} {0.005} {1.278} { 0.136} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.052} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 678
PATH 679
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]6} {CK}
  ENDPT {weight_reg_reg[4]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.130}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.004} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.008} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.063} { 0.000} {0.009} {} { 0.070} { 0.068} {} {6} {(50.34,70.70) (53.82,70.47)} 
    NET {} {} {} {} {} {n6weight_reg[4]} {} { 0.000} { 0.000} {0.009} {6.960} { 0.070} { 0.068} {} {} {} 
    INST {U4083} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.018} { 0.000} {0.010} {} { 0.088} { 0.086} {} {1} {(52.38,69.75) (52.19,69.89)} 
    NET {} {} {} {} {} {FE_PHN768_n3776} {} { 0.000} { 0.000} {0.010} {1.167} { 0.088} { 0.086} {} {} {} 
    INST {FE_PHC768_n3776} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.022} { 0.000} {0.006} {} { 0.110} { 0.108} {} {1} {(53.64,69.75) (54.02,70.13)} 
    NET {} {} {} {} {} {n3776} {} { 0.000} { 0.000} {0.006} {2.299} { 0.110} { 0.108} {} {} {} 
    INST {U4084} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.003} {} { 0.114} { 0.112} {} {1} {(51.24,69.75) (51.07,70.13)} 
    NET {} {} {} {} {} {FE_PHN308_n723} {} { 0.000} { 0.000} {0.003} {1.018} { 0.114} { 0.112} {} {} {} 
    INST {FE_PHC308_n723} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.130} { 0.128} {} {1} {(50.41,69.75) (50.79,70.13)} 
    NET {} {} {} {} {} {n723} {} { 0.000} { 0.000} {0.005} {1.330} { 0.130} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.052} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 679
PATH 680
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]15} {CK}
  ENDPT {weight_reg_reg[4]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.016} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.009} {} { 0.079} { 0.077} {} {6} {(88.17,34.30) (84.69,34.06)} 
    NET {} {} {} {} {} {n15weight_reg[4]} {} { 0.000} { 0.000} {0.009} {6.945} { 0.079} { 0.077} {} {} {} 
    INST {U4175} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.013} {} { 0.099} { 0.097} {} {1} {(85.75,37.20) (85.94,37.07)} 
    NET {} {} {} {} {} {n3827} {} { 0.000} { 0.000} {0.013} {1.947} { 0.099} { 0.097} {} {} {} 
    INST {U4176} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.105} { 0.103} {} {1} {(86.32,36.16) (86.49,36.53)} 
    NET {} {} {} {} {} {n619} {} { 0.000} { 0.000} {0.005} {1.560} { 0.105} { 0.103} {} {} {} 
    INST {FE_PHC761_n619} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} {-0.001} {0.005} {} { 0.121} { 0.119} {} {1} {(91.07,34.41) (91.45,34.03)} 
    NET {} {} {} {} {} {FE_PHN761_n619} {} { 0.000} { 0.000} {0.005} {1.613} { 0.121} { 0.119} {} {} {} 
    INST {FE_PHC316_n619} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.138} { 0.136} {} {1} {(88.41,34.41) (88.79,34.03)} 
    NET {} {} {} {} {} {FE_PHN316_n619} {} { 0.000} { 0.000} {0.005} {1.514} { 0.138} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.052} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 680
PATH 681
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]8} {CK}
  ENDPT {x_reg_out_reg[5]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.016} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.005} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.085} { 0.083} {} {10} {(43.49,121.10) (46.98,120.87)} 
    NET {} {} {} {} {} {x_out[1><0><5]} {} { 0.001} { 0.000} {0.014} {13.457} { 0.086} { 0.084} {} {} {} 
    INST {U3729} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.014} {} { 0.108} { 0.106} {} {1} {(83.22,122.95) (83.54,123.09)} 
    NET {} {} {} {} {} {n3584} {} { 0.000} { 0.000} {0.014} {2.858} { 0.108} { 0.106} {} {} {} 
    INST {U3730} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.113} { 0.111} {} {1} {(91.64,122.95) (91.81,123.33)} 
    NET {} {} {} {} {} {n978} {} { 0.000} { 0.000} {0.005} {1.141} { 0.113} { 0.111} {} {} {} 
    INST {FE_PHC854_n978} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.127} { 0.125} {} {1} {(91.07,122.95) (91.43,123.29)} 
    NET {} {} {} {} {} {FE_PHN854_n978} {} { 0.000} { 0.000} {0.003} {0.891} { 0.127} { 0.125} {} {} {} 
    INST {FE_PHC301_n978} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.143} { 0.141} {} {1} {(92.21,122.95) (92.59,123.33)} 
    NET {} {} {} {} {} {FE_PHN301_n978} {} { 0.000} { 0.000} {0.005} {1.284} { 0.143} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.056} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 681
PATH 682
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]2} {CK}
  ENDPT {x_reg_out_reg[1]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[17]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.129}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.131}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[17]} {R} {} {} {x_vector_flat[17]} {} {} {} {0.002} {13.276} { 0.071} { 0.069} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[17]} {} { 0.003} { 0.000} {0.004} {13.276} { 0.074} { 0.072} {} {} {} 
    INST {U4887} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.097} { 0.095} {} {1} {(37.68,62.41) (38.04,62.07)} 
    NET {} {} {} {} {} {FE_PHN802_n1126} {} { 0.000} { 0.000} {0.006} {1.750} { 0.097} { 0.095} {} {} {} 
    INST {FE_PHC802_n1126} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.112} { 0.110} {} {1} {(41.86,59.61) (42.22,59.27)} 
    NET {} {} {} {} {} {FE_PHN182_n1126} {} { 0.000} { 0.000} {0.005} {2.201} { 0.112} { 0.110} {} {} {} 
    INST {FE_PHC182_n1126} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.131} { 0.129} {} {1} {(38.06,65.20) (38.44,64.83)} 
    NET {} {} {} {} {} {n1126} {} { 0.000} { 0.000} {0.006} {1.982} { 0.131} { 0.129} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.053} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.053} { 0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 682
PATH 683
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]14} {CK}
  ENDPT {x_reg_out_reg[0]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.007} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.017} {133.580} { 0.013} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.075} { 0.000} {0.018} {} { 0.088} { 0.086} {} {16} {(99.20,56.70) (95.71,56.47)} 
    NET {} {} {} {} {} {x_out[3><2><0]} {} { 0.000} { 0.000} {0.018} {18.382} { 0.089} { 0.087} {} {} {} 
    INST {U3865} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.025} { 0.000} {0.013} {} { 0.114} { 0.112} {} {1} {(96.39,61.36) (96.58,61.49)} 
    NET {} {} {} {} {} {n3650} {} { 0.000} { 0.000} {0.013} {2.118} { 0.114} { 0.112} {} {} {} 
    INST {U3866} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.119} { 0.117} {} {1} {(97.53,58.55) (97.70,58.93)} 
    NET {} {} {} {} {} {n839} {} { 0.000} { 0.000} {0.005} {1.284} { 0.119} { 0.117} {} {} {} 
    INST {FE_PHC125_n839} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.136} { 0.134} {} {1} {(100.38,56.80) (100.76,56.43)} 
    NET {} {} {} {} {} {FE_PHN125_n839} {} { 0.000} { 0.000} {0.005} {1.621} { 0.136} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.055} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.017} {133.580} { 0.057} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 683
PATH 684
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]7} {CK}
  ENDPT {weight_reg_reg[1]7} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.069} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.008} {-0.007} {0.027} {59.668} { 0.079} { 0.076} {} {} {} 
    INST {U4057} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.091} { 0.089} {} {1} {(43.12,41.76) (43.45,41.89)} 
    NET {} {} {} {} {} {n3763} {} { 0.000} { 0.000} {0.009} {1.762} { 0.091} { 0.089} {} {} {} 
    INST {U4058} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.098} { 0.096} {} {1} {(42.69,41.76) (42.52,42.13)} 
    NET {} {} {} {} {} {n718} {} { 0.000} { 0.000} {0.004} {1.140} { 0.098} { 0.096} {} {} {} 
    INST {FE_PHC741_n718} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.117} { 0.115} {} {1} {(41.10,42.80) (41.48,42.43)} 
    NET {} {} {} {} {} {FE_PHN741_n718} {} { 0.000} { 0.000} {0.005} {1.771} { 0.117} { 0.115} {} {} {} 
    INST {FE_PHC467_n718} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.135} { 0.133} {} {1} {(43.38,40.01) (43.76,39.63)} 
    NET {} {} {} {} {} {FE_PHN467_n718} {} { 0.000} { 0.000} {0.005} {1.414} { 0.135} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.053} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 684
PATH 685
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]10} {CK}
  ENDPT {x_reg_out_reg[7]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.005} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.010} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.015} {} { 0.081} { 0.079} {} {10} {(42.16,70.70) (45.65,70.47)} 
    NET {} {} {} {} {} {x_out[1><2><7]} {} { 0.001} { 0.000} {0.015} {14.918} { 0.083} { 0.081} {} {} {} 
    INST {U3815} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.103} { 0.101} {} {1} {(94.61,70.81) (94.94,70.67)} 
    NET {} {} {} {} {} {n3625} {} { 0.000} { 0.000} {0.012} {2.130} { 0.103} { 0.101} {} {} {} 
    INST {U3816} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.108} { 0.106} {} {1} {(96.01,70.81) (96.18,70.43)} 
    NET {} {} {} {} {} {n928} {} { 0.000} { 0.000} {0.004} {1.221} { 0.108} { 0.106} {} {} {} 
    INST {FE_PHC778_n928} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.124} { 0.122} {} {1} {(93.92,70.81) (94.30,70.43)} 
    NET {} {} {} {} {} {FE_PHN778_n928} {} { 0.000} { 0.000} {0.004} {1.183} { 0.124} { 0.122} {} {} {} 
    INST {FE_PHC327_n928} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.140} { 0.138} {} {1} {(95.06,73.61) (95.44,73.23)} 
    NET {} {} {} {} {} {FE_PHN327_n928} {} { 0.000} { 0.000} {0.005} {1.330} { 0.140} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.056} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 685
PATH 686
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]2} {CK}
  ENDPT {x_reg_out_reg[7]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[23]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[23]} {R} {} {} {x_vector_flat[23]} {} {} {} {0.002} {13.417} { 0.071} { 0.069} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[23]} {} { 0.003} { 0.000} {0.004} {13.417} { 0.074} { 0.072} {} {} {} 
    INST {U4893} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.096} { 0.094} {} {1} {(31.48,69.75) (31.12,70.09)} 
    NET {} {} {} {} {} {FE_PHN780_n1120} {} { 0.000} { 0.000} {0.005} {1.438} { 0.096} { 0.094} {} {} {} 
    INST {FE_PHC780_n1120} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.115} { 0.113} {} {1} {(27.23,70.81) (27.61,70.43)} 
    NET {} {} {} {} {} {FE_PHN165_n1120} {} { 0.000} { 0.000} {0.005} {1.642} { 0.115} { 0.113} {} {} {} 
    INST {FE_PHC165_n1120} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} {-0.001} {0.006} {} { 0.134} { 0.132} {} {1} {(27.80,68.00) (28.18,67.63)} 
    NET {} {} {} {} {} {n1120} {} { 0.000} { 0.000} {0.006} {2.227} { 0.134} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.054} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} { 0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 686
PATH 687
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]2} {CK}
  ENDPT {weight_reg_reg[0]2} {D} {DFFS_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.132}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.009} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]2} {CK} {R} {QN} {R} {} {DFFS_X1} { 0.071} { 0.000} {0.028} {} { 0.080} { 0.078} {} {12} {(36.30,65.27) (34.80,64.86)} 
    NET {} {} {} {} {} {n2weight_reg[0]} {} { 0.000} { 0.000} {0.028} {18.269} { 0.080} { 0.078} {} {} {} 
    INST {U5367} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.093} { 0.091} {} {1} {(36.92,66.95) (37.11,67.09)} 
    NET {} {} {} {} {} {n5583} {} { 0.000} { 0.000} {0.009} {2.047} { 0.093} { 0.091} {} {} {} 
    INST {FE_PHC615_n5583} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.021} {-0.001} {0.008} {} { 0.114} { 0.112} {} {1} {(43.76,65.20) (44.14,64.83)} 
    NET {} {} {} {} {} {FE_PHN615_n5583} {} { 0.000} { 0.000} {0.008} {3.186} { 0.114} { 0.112} {} {} {} 
    INST {FE_PHC738_n5583} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} {-0.004} {0.007} {} { 0.132} { 0.130} {} {1} {(30.08,65.20) (30.46,64.83)} 
    NET {} {} {} {} {} {FE_PHN738_n5583} {} { 0.000} { 0.000} {0.007} {2.767} { 0.132} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.053} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.053} { 0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 687
PATH 688
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]4} {CK}
  ENDPT {weight_reg_reg[6]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.004} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.015} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.063} { 0.000} {0.008} {} { 0.078} { 0.075} {} {5} {(64.61,109.90) (61.13,109.67)} 
    NET {} {} {} {} {} {n4weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.607} { 0.078} { 0.075} {} {} {} 
    INST {U4065} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.014} {} { 0.098} { 0.095} {} {1} {(61.81,108.95) (62.00,109.09)} 
    NET {} {} {} {} {} {n3769} {} { 0.000} { 0.000} {0.014} {1.883} { 0.098} { 0.095} {} {} {} 
    INST {U4066} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} {-0.000} {0.005} {} { 0.103} { 0.101} {} {1} {(62.95,108.95) (63.12,109.33)} 
    NET {} {} {} {} {} {n737} {} { 0.000} { 0.000} {0.005} {1.630} { 0.103} { 0.101} {} {} {} 
    INST {FE_PHC1133_n737} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.120} { 0.118} {} {1} {(64.09,114.56) (64.47,114.93)} 
    NET {} {} {} {} {} {FE_PHN1133_n737} {} { 0.000} { 0.000} {0.005} {1.592} { 0.120} { 0.118} {} {} {} 
    INST {FE_PHC293_n737} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.138} { 0.135} {} {1} {(64.47,108.95) (64.85,109.33)} 
    NET {} {} {} {} {} {FE_PHN293_n737} {} { 0.000} { 0.000} {0.005} {1.568} { 0.138} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.052} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.059} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 688
PATH 689
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]14} {CK}
  ENDPT {x_reg_out_reg[7]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.003} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.014} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.011} {} { 0.080} { 0.078} {} {9} {(86.47,67.06) (82.98,67.30)} 
    NET {} {} {} {} {} {x_out[3><2><7]} {} { 0.000} { 0.000} {0.011} {9.766} { 0.080} { 0.078} {} {} {} 
    INST {U3847} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.101} { 0.099} {} {1} {(88.98,66.95) (89.17,67.09)} 
    NET {} {} {} {} {} {n3641} {} { 0.000} { 0.000} {0.011} {1.917} { 0.101} { 0.099} {} {} {} 
    INST {U3848} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.106} { 0.104} {} {1} {(88.29,66.95) (88.12,67.33)} 
    NET {} {} {} {} {} {FE_PHN836_n832} {} { 0.000} { 0.000} {0.004} {1.219} { 0.106} { 0.104} {} {} {} 
    INST {FE_PHC836_n832} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.121} { 0.118} {} {1} {(89.74,66.95) (90.10,67.29)} 
    NET {} {} {} {} {} {FE_PHN320_n832} {} { 0.000} { 0.000} {0.004} {1.234} { 0.121} { 0.118} {} {} {} 
    INST {FE_PHC320_n832} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.137} { 0.134} {} {1} {(87.46,66.95) (87.84,67.33)} 
    NET {} {} {} {} {} {n832} {} { 0.000} { 0.000} {0.005} {1.362} { 0.137} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.052} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.058} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 689
PATH 690
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]10} {CK}
  ENDPT {x_reg_out_reg[2]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.009} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.018} {} { 0.083} { 0.080} {} {10} {(37.61,61.46) (41.09,61.70)} 
    NET {} {} {} {} {} {x_out[1><2><2]} {} { 0.002} { 0.000} {0.018} {17.800} { 0.084} { 0.082} {} {} {} 
    INST {U3903} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.013} {} { 0.106} { 0.104} {} {1} {(95.38,64.16) (95.70,64.29)} 
    NET {} {} {} {} {} {n3670} {} { 0.000} { 0.000} {0.013} {2.158} { 0.106} { 0.104} {} {} {} 
    INST {U3904} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.110} { 0.108} {} {1} {(97.53,64.16) (97.70,64.53)} 
    NET {} {} {} {} {} {n933} {} { 0.000} { 0.000} {0.004} {1.026} { 0.110} { 0.108} {} {} {} 
    INST {FE_PHC824_n933} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.125} { 0.123} {} {1} {(97.72,62.41) (98.08,62.07)} 
    NET {} {} {} {} {} {FE_PHN824_n933} {} { 0.000} { 0.000} {0.004} {1.352} { 0.125} { 0.123} {} {} {} 
    INST {FE_PHC335_n933} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.140} { 0.138} {} {1} {(96.58,65.20) (96.96,64.83)} 
    NET {} {} {} {} {} {FE_PHN335_n933} {} { 0.000} { 0.000} {0.005} {1.173} { 0.140} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.057} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 690
PATH 691
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]15} {CK}
  ENDPT {weight_reg_reg[1]15} {D} {DFFR_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.069} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.020} {-0.008} {0.029} {59.668} { 0.091} { 0.089} {} {} {} 
    INST {U4207} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.007} {} { 0.104} { 0.102} {} {1} {(93.67,38.95) (93.35,39.09)} 
    NET {} {} {} {} {} {n3843} {} { 0.000} { 0.000} {0.007} {1.864} { 0.104} { 0.102} {} {} {} 
    INST {U4208} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.112} { 0.110} {} {1} {(94.30,38.95) (94.47,39.33)} 
    NET {} {} {} {} {} {n622} {} { 0.000} { 0.000} {0.005} {2.211} { 0.112} { 0.110} {} {} {} 
    INST {FE_PHC804_n622} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.125} { 0.123} {} {1} {(92.40,36.16) (92.76,36.49)} 
    NET {} {} {} {} {} {FE_PHN804_n622} {} { 0.000} { 0.000} {0.004} {1.053} { 0.125} { 0.123} {} {} {} 
    INST {FE_PHC256_n622} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.143} { 0.141} {} {1} {(94.30,36.16) (94.68,36.53)} 
    NET {} {} {} {} {} {FE_PHN256_n622} {} { 0.000} { 0.000} {0.005} {1.514} { 0.143} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.055} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 691
PATH 692
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><15]} {CK}
  ENDPT {result_reg_reg[1><15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.003} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.015} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><15]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.005} {} { 0.060} { 0.058} {} {2} {(69.56,37.10) (66.45,37.08)} 
    NET {} {} {} {} {} {FE_PHN795_n5563} {} { 0.000} { 0.000} {0.005} {1.043} { 0.060} { 0.058} {} {} {} 
    INST {FE_PHC795_n5563} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.079} { 0.077} {} {1} {(65.04,37.20) (65.42,36.83)} 
    NET {} {} {} {} {} {n5563} {} { 0.000} { 0.000} {0.005} {1.915} { 0.079} { 0.077} {} {} {} 
    INST {U5399} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.011} { 0.000} {0.005} {} { 0.090} { 0.088} {} {1} {(67.51,38.95) (67.70,39.33)} 
    NET {} {} {} {} {} {n696} {} { 0.000} { 0.000} {0.005} {1.315} { 0.090} { 0.088} {} {} {} 
    INST {FE_PHC116_n696} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.107} { 0.105} {} {1} {(70.55,37.20) (70.93,36.83)} 
    NET {} {} {} {} {} {FE_PHN116_n696} {} { 0.000} { 0.000} {0.005} {1.381} { 0.107} { 0.105} {} {} {} 
    INST {FE_PHC124_n696} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.122} { 0.120} {} {1} {(68.65,38.95) (69.01,39.29)} 
    NET {} {} {} {} {} {FE_PHN124_n696} {} { 0.000} { 0.000} {0.004} {1.990} { 0.122} { 0.120} {} {} {} 
    INST {FE_PHC705_n696} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.138} { 0.136} {} {1} {(62.95,38.95) (63.32,39.30)} 
    NET {} {} {} {} {} {FE_PHN705_n696} {} { 0.000} { 0.000} {0.004} {1.687} { 0.138} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.052} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 692
PATH 693
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]3} {CK}
  ENDPT {weight_reg_reg[0]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.069} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.006} {-0.005} {0.025} {60.463} { 0.077} { 0.075} {} {} {} 
    INST {U4037} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.090} { 0.088} {} {1} {(35.73,37.20) (35.40,37.07)} 
    NET {} {} {} {} {} {n3749} {} { 0.000} { 0.000} {0.009} {1.832} { 0.090} { 0.088} {} {} {} 
    INST {U4038} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.099} { 0.096} {} {1} {(34.26,37.20) (34.43,36.83)} 
    NET {} {} {} {} {} {n767} {} { 0.000} { 0.000} {0.005} {2.247} { 0.099} { 0.097} {} {} {} 
    INST {FE_PHC907_n767} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.118} { 0.115} {} {1} {(25.71,37.20) (26.09,36.83)} 
    NET {} {} {} {} {} {FE_PHN907_n767} {} { 0.000} { 0.000} {0.005} {1.748} { 0.118} { 0.115} {} {} {} 
    INST {FE_PHC493_n767} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.136} { 0.134} {} {1} {(33.69,37.20) (34.07,36.83)} 
    NET {} {} {} {} {} {FE_PHN493_n767} {} { 0.000} { 0.000} {0.005} {1.524} { 0.136} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.053} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 693
PATH 694
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]6} {CK}
  ENDPT {x_reg_out_reg[2]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.129}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.131}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.009} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.018} {} { 0.083} { 0.080} {} {10} {(37.61,61.46) (41.09,61.70)} 
    NET {} {} {} {} {} {x_out[1><2><2]} {} { 0.000} { 0.000} {0.018} {17.800} { 0.083} { 0.080} {} {} {} 
    INST {U3821} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.026} { 0.000} {0.013} {} { 0.109} { 0.107} {} {1} {(41.55,59.61) (41.36,59.47)} 
    NET {} {} {} {} {} {n3628} {} { 0.000} { 0.000} {0.013} {2.496} { 0.109} { 0.107} {} {} {} 
    INST {U3822} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.114} { 0.111} {} {1} {(38.70,62.41) (38.53,62.03)} 
    NET {} {} {} {} {} {n1029} {} { 0.000} { 0.000} {0.004} {1.119} { 0.114} { 0.111} {} {} {} 
    INST {FE_PHC279_n1029} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.131} { 0.129} {} {1} {(38.63,65.20) (39.01,64.83)} 
    NET {} {} {} {} {} {FE_PHN279_n1029} {} { 0.000} { 0.000} {0.006} {1.858} { 0.131} { 0.129} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.053} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.053} { 0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 694
PATH 695
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]11} {CK}
  ENDPT {weight_reg_reg[6]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.006} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.018} {133.580} { 0.017} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.063} { 0.000} {0.008} {} { 0.081} { 0.078} {} {5} {(107.53,44.66) (111.01,44.90)} 
    NET {} {} {} {} {} {n11weight_reg[6]} {} { 0.000} { 0.000} {0.008} {6.770} { 0.081} { 0.078} {} {} {} 
    INST {U4181} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.013} {} { 0.101} { 0.099} {} {1} {(105.77,44.55) (105.58,44.69)} 
    NET {} {} {} {} {} {n3830} {} { 0.000} { 0.000} {0.013} {2.030} { 0.101} { 0.099} {} {} {} 
    INST {U4182} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.106} { 0.103} {} {1} {(106.65,44.55) (106.82,44.93)} 
    NET {} {} {} {} {} {n665} {} { 0.000} { 0.000} {0.004} {1.058} { 0.106} { 0.103} {} {} {} 
    INST {FE_PHC613_n665} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.124} { 0.122} {} {1} {(107.60,45.61) (107.98,45.23)} 
    NET {} {} {} {} {} {FE_PHN613_n665} {} { 0.000} { 0.000} {0.006} {2.053} { 0.124} { 0.122} {} {} {} 
    INST {FE_PHC871_n665} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.141} { 0.138} {} {1} {(111.21,44.55) (111.58,44.90)} 
    NET {} {} {} {} {} {FE_PHN871_n665} {} { 0.000} { 0.000} {0.004} {1.800} { 0.141} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.055} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.061} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 695
PATH 696
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {cycle_reg[1]} {CK}
  ENDPT {cycle_reg[1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.003} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.012} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[1]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.005} {} { 0.073} { 0.071} {} {2} {(69.56,50.26) (66.07,50.50)} 
    NET {} {} {} {} {} {FE_PHN126_cycle_1} {} { 0.000} { 0.000} {0.005} {0.980} { 0.073} { 0.071} {} {} {} 
    INST {FE_PHC126_cycle_1} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.025} { 0.000} {0.009} {} { 0.098} { 0.095} {} {2} {(65.99,48.41) (66.37,48.03)} 
    NET {} {} {} {} {} {cycle[1]} {} { 0.000} { 0.000} {0.009} {5.413} { 0.098} { 0.095} {} {} {} 
    INST {U4811} {S} {R} {Z} {R} {} {MUX2_X1} { 0.020} { 0.000} {0.004} {} { 0.117} { 0.115} {} {1} {(67.32,52.95) (68.44,53.29)} 
    NET {} {} {} {} {} {FE_PHN712_n1177} {} { 0.000} { 0.000} {0.004} {0.801} { 0.117} { 0.115} {} {} {} 
    INST {FE_PHC712_n1177} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.135} { 0.133} {} {1} {(68.65,52.95) (69.03,53.33)} 
    NET {} {} {} {} {} {n1177} {} { 0.000} { 0.000} {0.005} {1.476} { 0.135} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.052} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.056} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 696
PATH 697
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]9} {CK}
  ENDPT {weight_reg_reg[1]9} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.069} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.019} {-0.008} {0.029} {59.668} { 0.090} { 0.087} {} {} {} 
    INST {U4199} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.102} { 0.100} {} {1} {(100.31,97.75) (100.64,97.89)} 
    NET {} {} {} {} {} {n3839} {} { 0.000} { 0.000} {0.009} {1.817} { 0.102} { 0.100} {} {} {} 
    INST {U4200} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.110} { 0.108} {} {1} {(99.69,97.75) (99.52,98.13)} 
    NET {} {} {} {} {} {FE_PHN828_n686} {} { 0.000} { 0.000} {0.004} {1.443} { 0.110} { 0.108} {} {} {} 
    INST {FE_PHC828_n686} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.123} { 0.120} {} {1} {(98.86,100.56) (99.22,100.89)} 
    NET {} {} {} {} {} {FE_PHN259_n686} {} { 0.000} { 0.000} {0.003} {1.027} { 0.123} { 0.120} {} {} {} 
    INST {FE_PHC259_n686} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.141} { 0.139} {} {1} {(98.86,98.81) (99.24,98.43)} 
    NET {} {} {} {} {} {n686} {} { 0.000} { 0.000} {0.005} {1.713} { 0.141} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.057} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.062} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 697
PATH 698
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]13} {CK}
  ENDPT {x_reg_out_reg[2]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.008} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]13} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.074} { 0.000} {0.017} {} { 0.091} { 0.089} {} {9} {(93.11,90.30) (89.63,90.06)} 
    NET {} {} {} {} {} {x_out[3><1><2]} {} { 0.000} { 0.000} {0.017} {10.559} { 0.091} { 0.089} {} {} {} 
    INST {U3899} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.006} {} { 0.103} { 0.100} {} {1} {(92.40,92.16) (92.59,92.29)} 
    NET {} {} {} {} {} {n3667} {} { 0.000} { 0.000} {0.006} {1.767} { 0.103} { 0.100} {} {} {} 
    INST {U3900} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.109} { 0.107} {} {1} {(91.71,92.16) (91.54,92.53)} 
    NET {} {} {} {} {} {n861} {} { 0.000} { 0.000} {0.004} {1.270} { 0.109} { 0.107} {} {} {} 
    INST {FE_PHC1272_n861} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.122} { 0.120} {} {1} {(91.83,94.95) (92.19,95.29)} 
    NET {} {} {} {} {} {FE_PHN1272_n861} {} { 0.000} { 0.000} {0.004} {1.566} { 0.122} { 0.120} {} {} {} 
    INST {FE_PHC349_n861} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.140} { 0.138} {} {1} {(93.16,92.16) (93.54,92.53)} 
    NET {} {} {} {} {} {FE_PHN349_n861} {} { 0.000} { 0.000} {0.005} {1.427} { 0.140} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.057} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 698
PATH 699
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]14} {CK}
  ENDPT {acc_reg_out_reg[9]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.046} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.003} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.015} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.072} { 0.070} {} {1} {(80.77,41.86) (77.28,42.09)} 
    NET {} {} {} {} {} {FE_PHN1216_acc_out_3__2__9} {} { 0.000} { 0.000} {0.005} {1.405} { 0.072} { 0.070} {} {} {} 
    INST {FE_PHC1216_acc_out_3__2__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.021} { 0.000} {0.008} {} { 0.093} { 0.091} {} {2} {(78.53,44.55) (78.91,44.93)} 
    NET {} {} {} {} {} {acc_out[3><2><9]} {} { 0.000} { 0.000} {0.008} {3.322} { 0.093} { 0.091} {} {} {} 
    INST {FE_PHC492_acc_out_3__2__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} {-0.002} {0.008} {} { 0.113} { 0.110} {} {1} {(77.20,38.95) (77.58,39.33)} 
    NET {} {} {} {} {} {FE_PHN492_acc_out_3__2__9} {} { 0.000} { 0.000} {0.008} {2.863} { 0.113} { 0.110} {} {} {} 
    INST {U5309} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.129} { 0.127} {} {1} {(77.96,45.61) (78.15,45.23)} 
    NET {} {} {} {} {} {n5296} {} { 0.000} { 0.000} {0.008} {1.787} { 0.129} { 0.127} {} {} {} 
    INST {U5310} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.139} { 0.136} {} {1} {(78.09,44.55) (78.22,44.73)} 
    NET {} {} {} {} {} {n822} {} { 0.000} { 0.000} {0.006} {1.894} { 0.139} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.002} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.052} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 699
PATH 700
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]11} {CK}
  ENDPT {weight_reg_reg[2]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.006} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.017} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.066} { 0.000} {0.010} {} { 0.083} { 0.080} {} {7} {(100.88,44.66) (104.36,44.90)} 
    NET {} {} {} {} {} {n11weight_reg[2]} {} { 0.000} { 0.000} {0.010} {8.797} { 0.083} { 0.080} {} {} {} 
    INST {U4179} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.013} {} { 0.104} { 0.101} {} {1} {(102.54,42.80) (102.35,42.67)} 
    NET {} {} {} {} {} {n3829} {} { 0.000} { 0.000} {0.013} {1.985} { 0.104} { 0.101} {} {} {} 
    INST {U4180} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.110} { 0.108} {} {1} {(101.40,42.80) (101.23,42.43)} 
    NET {} {} {} {} {} {FE_PHN805_n669} {} { 0.000} { 0.000} {0.005} {2.056} { 0.110} { 0.108} {} {} {} 
    INST {FE_PHC805_n669} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} {-0.001} {0.004} {} { 0.125} { 0.122} {} {1} {(106.08,44.55) (106.44,44.89)} 
    NET {} {} {} {} {} {FE_PHN363_n669} {} { 0.000} { 0.000} {0.004} {1.679} { 0.125} { 0.122} {} {} {} 
    INST {FE_PHC363_n669} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.141} { 0.138} {} {1} {(100.19,44.55) (100.57,44.93)} 
    NET {} {} {} {} {} {n669} {} { 0.000} { 0.000} {0.005} {1.325} { 0.141} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.056} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 700
PATH 701
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]6} {CK}
  ENDPT {x_reg_out_reg[0]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.016} {132.770} { 0.010} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.075} { 0.000} {0.018} {} { 0.085} { 0.082} {} {17} {(39.12,58.66) (42.61,58.90)} 
    NET {} {} {} {} {} {x_out[1><2><0]} {} { 0.000} { 0.000} {0.018} {18.276} { 0.085} { 0.083} {} {} {} 
    INST {U3825} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.026} { 0.000} {0.012} {} { 0.111} { 0.108} {} {1} {(39.96,56.80) (40.15,56.67)} 
    NET {} {} {} {} {} {n3630} {} { 0.000} { 0.000} {0.012} {2.235} { 0.111} { 0.108} {} {} {} 
    INST {U3826} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.115} { 0.113} {} {1} {(38.51,58.55) (38.34,58.93)} 
    NET {} {} {} {} {} {FE_PHN281_n1031} {} { 0.000} { 0.000} {0.004} {1.038} { 0.115} { 0.113} {} {} {} 
    INST {FE_PHC281_n1031} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.133} { 0.130} {} {1} {(38.25,56.80) (38.63,56.43)} 
    NET {} {} {} {} {} {n1031} {} { 0.000} { 0.000} {0.006} {1.827} { 0.133} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.053} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.016} {132.770} { 0.054} { 0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 701
PATH 702
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]1} {CK}
  ENDPT {weight_reg_reg[5]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.068} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.012} {-0.007} {0.028} {64.507} { 0.083} { 0.081} {} {} {} 
    INST {U4132} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.096} { 0.093} {} {1} {(34.97,100.56) (34.64,100.69)} 
    NET {} {} {} {} {} {n3806} {} { 0.000} { 0.000} {0.009} {1.903} { 0.096} { 0.093} {} {} {} 
    INST {U4133} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.104} { 0.101} {} {1} {(33.76,100.56) (33.59,100.93)} 
    NET {} {} {} {} {} {n778} {} { 0.000} { 0.000} {0.004} {1.313} { 0.104} { 0.101} {} {} {} 
    INST {FE_PHC760_n778} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.121} { 0.118} {} {1} {(31.98,103.36) (32.36,103.73)} 
    NET {} {} {} {} {} {FE_PHN760_n778} {} { 0.000} { 0.000} {0.004} {0.893} { 0.121} { 0.118} {} {} {} 
    INST {FE_PHC205_n778} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.139} { 0.136} {} {1} {(32.55,103.36) (32.93,103.73)} 
    NET {} {} {} {} {} {FE_PHN205_n778} {} { 0.000} { 0.000} {0.005} {1.586} { 0.139} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.054} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.060} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 702
PATH 703
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]11} {CK}
  ENDPT {x_reg_out_reg[2]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.013} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.072} {-0.001} {0.016} {} { 0.085} { 0.083} {} {10} {(40.08,30.66) (43.56,30.89)} 
    NET {} {} {} {} {} {x_out[1><3><2]} {} { 0.001} {-0.000} {0.016} {15.862} { 0.086} { 0.083} {} {} {} 
    INST {U3895} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.013} {} { 0.107} { 0.105} {} {1} {(95.95,30.55) (96.27,30.69)} 
    NET {} {} {} {} {} {n3665} {} { 0.000} { 0.000} {0.013} {2.277} { 0.107} { 0.105} {} {} {} 
    INST {U3896} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.113} { 0.110} {} {1} {(98.48,28.80) (98.65,28.43)} 
    NET {} {} {} {} {} {FE_PHN815_n909} {} { 0.000} { 0.000} {0.004} {1.434} { 0.113} { 0.110} {} {} {} 
    INST {FE_PHC815_n909} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.128} { 0.125} {} {1} {(100.76,26.00) (101.12,25.67)} 
    NET {} {} {} {} {} {FE_PHN361_n909} {} { 0.000} { 0.000} {0.004} {1.707} { 0.128} { 0.125} {} {} {} 
    INST {FE_PHC361_n909} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.144} { 0.142} {} {1} {(97.34,31.61) (97.72,31.23)} 
    NET {} {} {} {} {} {n909} {} { 0.000} { 0.000} {0.005} {1.585} { 0.144} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.056} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 703
PATH 704
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><15]} {CK}
  ENDPT {result_reg_reg[3><15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.003} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.015} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><15]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.006} {} { 0.060} { 0.057} {} {2} {(69.36,39.90) (66.25,39.88)} 
    NET {} {} {} {} {} {FE_PHN772_n5562} {} { 0.000} { 0.000} {0.006} {1.192} { 0.060} { 0.057} {} {} {} 
    INST {FE_PHC772_n5562} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.020} { 0.000} {0.006} {} { 0.080} { 0.077} {} {1} {(65.80,38.95) (66.18,39.33)} 
    NET {} {} {} {} {} {n5562} {} { 0.000} { 0.000} {0.006} {2.288} { 0.080} { 0.077} {} {} {} 
    INST {U5431} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.012} { 0.000} {0.005} {} { 0.091} { 0.088} {} {1} {(67.89,41.76) (68.08,42.13)} 
    NET {} {} {} {} {} {n600} {} { 0.000} { 0.000} {0.005} {1.370} { 0.091} { 0.088} {} {} {} 
    INST {FE_PHC122_n600} {A} {F} {Z} {F} {} {BUF_X1} { 0.019} { 0.000} {0.006} {} { 0.110} { 0.107} {} {1} {(68.84,42.80) (69.20,42.47)} 
    NET {} {} {} {} {} {FE_PHN122_n600} {} { 0.000} { 0.000} {0.006} {4.518} { 0.110} { 0.107} {} {} {} 
    INST {FE_PHC704_n600} {A} {F} {Z} {F} {} {BUF_X4} { 0.013} { 0.000} {0.003} {} { 0.123} { 0.120} {} {1} {(58.39,41.76) (58.95,42.13)} 
    NET {} {} {} {} {} {FE_PHN704_n600} {} { 0.000} { 0.000} {0.003} {1.821} { 0.123} { 0.120} {} {} {} 
    INST {FE_PHC117_n600} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.138} { 0.136} {} {1} {(68.84,41.76) (69.22,42.13)} 
    NET {} {} {} {} {} {FE_PHN117_n600} {} { 0.000} { 0.000} {0.005} {1.251} { 0.138} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.052} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 704
PATH 705
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]2} {CK}
  ENDPT {weight_reg_reg[6]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[6]} {R} {} {} {preload_data[6]} {} {} {} {0.002} {67.045} { 0.071} { 0.068} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[6]} {} { 0.013} {-0.009} {0.031} {67.045} { 0.084} { 0.082} {} {} {} 
    INST {U4073} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.005} {} { 0.097} { 0.095} {} {1} {(36.68,73.61) (36.35,73.47)} 
    NET {} {} {} {} {} {n3772} {} { 0.000} { 0.000} {0.005} {1.999} { 0.097} { 0.095} {} {} {} 
    INST {U4074} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.105} { 0.102} {} {1} {(34.52,75.36) (34.35,75.73)} 
    NET {} {} {} {} {} {n769} {} { 0.000} { 0.000} {0.004} {2.196} { 0.105} { 0.102} {} {} {} 
    INST {FE_PHC1154_n769} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.118} { 0.115} {} {1} {(27.23,76.41) (27.59,76.07)} 
    NET {} {} {} {} {} {FE_PHN1154_n769} {} { 0.000} { 0.000} {0.004} {1.429} { 0.118} { 0.115} {} {} {} 
    INST {FE_PHC309_n769} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} {-0.002} {0.006} {} { 0.135} { 0.132} {} {1} {(32.55,75.36) (32.93,75.73)} 
    NET {} {} {} {} {} {FE_PHN309_n769} {} { 0.000} { 0.000} {0.006} {2.039} { 0.135} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.054} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.056} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 705
PATH 706
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]5} {CK}
  ENDPT {weight_reg_reg[1]5} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.068} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.012} {-0.008} {0.029} {59.668} { 0.083} { 0.081} {} {} {} 
    INST {U4035} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.007} {} { 0.096} { 0.093} {} {1} {(46.73,97.75) (47.06,97.89)} 
    NET {} {} {} {} {} {n3748} {} { 0.000} { 0.000} {0.007} {2.047} { 0.096} { 0.093} {} {} {} 
    INST {U4036} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.103} { 0.101} {} {1} {(45.92,97.75) (45.75,98.13)} 
    NET {} {} {} {} {} {FE_PHN829_n734} {} { 0.000} { 0.000} {0.004} {1.411} { 0.103} { 0.101} {} {} {} 
    INST {FE_PHC829_n734} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.116} { 0.113} {} {1} {(45.47,94.95) (45.83,95.29)} 
    NET {} {} {} {} {} {FE_PHN258_n734} {} { 0.000} { 0.000} {0.004} {1.323} { 0.116} { 0.113} {} {} {} 
    INST {FE_PHC258_n734} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.134} { 0.131} {} {1} {(46.04,97.75) (46.42,98.13)} 
    NET {} {} {} {} {} {n734} {} { 0.000} { 0.000} {0.005} {1.516} { 0.134} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.053} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.055} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 706
PATH 707
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]12} {CK}
  ENDPT {weight_reg_reg[4]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[4]} {R} {} {} {preload_data[4]} {} {} {} {0.002} {61.642} { 0.071} { 0.068} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[4]} {} { 0.019} {-0.003} {0.023} {61.642} { 0.090} { 0.087} {} {} {} 
    INST {U4238} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.005} {} { 0.102} { 0.099} {} {1} {(91.97,111.75) (91.64,111.89)} 
    NET {} {} {} {} {} {n3867} {} { 0.000} { 0.000} {0.005} {1.795} { 0.102} { 0.099} {} {} {} 
    INST {U4239} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.108} { 0.105} {} {1} {(92.97,111.75) (93.14,112.13)} 
    NET {} {} {} {} {} {n643} {} { 0.000} { 0.000} {0.003} {1.264} { 0.108} { 0.105} {} {} {} 
    INST {FE_PHC990_n643} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.125} { 0.122} {} {1} {(95.63,112.81) (96.01,112.43)} 
    NET {} {} {} {} {} {FE_PHN990_n643} {} { 0.000} { 0.000} {0.005} {1.273} { 0.125} { 0.122} {} {} {} 
    INST {FE_PHC578_n643} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.143} { 0.140} {} {1} {(93.73,111.75) (94.11,112.13)} 
    NET {} {} {} {} {} {FE_PHN578_n643} {} { 0.000} { 0.000} {0.005} {1.351} { 0.143} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.057} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 707
PATH 708
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]11} {CK}
  ENDPT {x_reg_out_reg[3]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.013} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.072} {-0.001} {0.017} {} { 0.086} { 0.083} {} {10} {(40.08,31.50) (43.56,31.27)} 
    NET {} {} {} {} {} {x_out[1><3><3]} {} { 0.001} {-0.000} {0.017} {16.383} { 0.087} { 0.084} {} {} {} 
    INST {U3915} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.107} { 0.105} {} {1} {(97.09,30.55) (97.41,30.69)} 
    NET {} {} {} {} {} {n3676} {} { 0.000} { 0.000} {0.012} {2.060} { 0.107} { 0.105} {} {} {} 
    INST {U3916} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.113} { 0.110} {} {1} {(98.29,30.55) (98.46,30.93)} 
    NET {} {} {} {} {} {n908} {} { 0.000} { 0.000} {0.005} {1.567} { 0.113} { 0.110} {} {} {} 
    INST {FE_PHC820_n908} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.128} { 0.125} {} {1} {(102.28,31.61) (102.64,31.27)} 
    NET {} {} {} {} {} {FE_PHN820_n908} {} { 0.000} { 0.000} {0.004} {1.926} { 0.128} { 0.125} {} {} {} 
    INST {FE_PHC251_n908} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.144} { 0.142} {} {1} {(97.91,28.80) (98.29,28.43)} 
    NET {} {} {} {} {} {FE_PHN251_n908} {} { 0.000} { 0.000} {0.005} {1.355} { 0.144} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.056} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.064} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 708
PATH 709
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]9} {CK}
  ENDPT {acc_reg_out_reg[15]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.007} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.017} {134.460} { 0.019} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]9} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.006} {} { 0.064} { 0.061} {} {1} {(121.97,61.46) (125.08,61.48)} 
    NET {} {} {} {} {} {n5572} {} { 0.000} { 0.000} {0.006} {1.271} { 0.064} { 0.061} {} {} {} 
    INST {FE_PHC1563_n5572} {A} {R} {Z} {R} {} {BUF_X1} { 0.016} { 0.000} {0.006} {} { 0.080} { 0.077} {} {2} {(123.37,62.41) (123.73,62.07)} 
    NET {} {} {} {} {} {FE_PHN1563_n5572} {} { 0.000} { 0.000} {0.006} {3.643} { 0.080} { 0.077} {} {} {} 
    INST {FE_PHC1200_n5572} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.024} { 0.000} {0.008} {} { 0.104} { 0.101} {} {3} {(124.89,64.16) (125.27,64.53)} 
    NET {} {} {} {} {} {FE_PHN1200_n5572} {} { 0.000} { 0.000} {0.008} {4.364} { 0.104} { 0.101} {} {} {} 
    INST {FE_PHC105_n5572} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.118} { 0.115} {} {1} {(121.09,61.36) (121.45,61.69)} 
    NET {} {} {} {} {} {FE_PHN105_n5572} {} { 0.000} { 0.000} {0.004} {1.756} { 0.118} { 0.115} {} {} {} 
    INST {U5156} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.126} { 0.123} {} {1} {(120.84,61.36) (120.52,61.49)} 
    NET {} {} {} {} {} {n936} {} { 0.000} { 0.000} {0.005} {1.032} { 0.126} { 0.123} {} {} {} 
    INST {FE_PHC724_n936} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.142} { 0.140} {} {1} {(122.42,59.61) (122.80,59.23)} 
    NET {} {} {} {} {} {FE_PHN724_n936} {} { 0.000} { 0.000} {0.005} {1.309} { 0.142} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.057} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 709
PATH 710
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]11} {CK}
  ENDPT {weight_reg_reg[5]11} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.068} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.019} {-0.007} {0.029} {64.507} { 0.090} { 0.087} {} {} {} 
    INST {U4223} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.103} { 0.100} {} {1} {(103.73,42.80) (104.06,42.67)} 
    NET {} {} {} {} {} {n3859} {} { 0.000} { 0.000} {0.009} {1.809} { 0.103} { 0.100} {} {} {} 
    INST {U4224} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.111} { 0.108} {} {1} {(104.75,42.80) (104.92,42.43)} 
    NET {} {} {} {} {} {FE_PHN809_n666} {} { 0.000} { 0.000} {0.005} {1.683} { 0.111} { 0.108} {} {} {} 
    INST {FE_PHC809_n666} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.124} { 0.121} {} {1} {(107.03,45.61) (107.39,45.27)} 
    NET {} {} {} {} {} {FE_PHN230_n666} {} { 0.000} { 0.000} {0.004} {1.374} { 0.124} { 0.121} {} {} {} 
    INST {FE_PHC230_n666} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.142} { 0.139} {} {1} {(104.56,44.55) (104.94,44.93)} 
    NET {} {} {} {} {} {n666} {} { 0.000} { 0.000} {0.005} {1.373} { 0.142} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.056} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 710
PATH 711
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]13} {CK}
  ENDPT {weight_reg_reg[4]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.007} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]13} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.071} { 0.000} {0.014} {} { 0.088} { 0.085} {} {6} {(94.64,86.66) (91.15,86.89)} 
    NET {} {} {} {} {} {n13weight_reg[4]} {} { 0.000} { 0.000} {0.014} {8.429} { 0.088} { 0.085} {} {} {} 
    INST {U4183} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.006} {} { 0.099} { 0.096} {} {1} {(92.59,84.81) (92.78,84.67)} 
    NET {} {} {} {} {} {n3831} {} { 0.000} { 0.000} {0.006} {1.773} { 0.099} { 0.096} {} {} {} 
    INST {U4184} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.107} { 0.104} {} {1} {(93.73,84.81) (93.90,84.43)} 
    NET {} {} {} {} {} {FE_PHN807_n635} {} { 0.000} { 0.000} {0.004} {2.011} { 0.107} { 0.104} {} {} {} 
    INST {FE_PHC807_n635} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.122} { 0.119} {} {1} {(94.11,79.20) (94.47,78.87)} 
    NET {} {} {} {} {} {FE_PHN295_n635} {} { 0.000} { 0.000} {0.005} {2.611} { 0.122} { 0.119} {} {} {} 
    INST {FE_PHC295_n635} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.140} { 0.137} {} {1} {(94.87,89.36) (95.25,89.73)} 
    NET {} {} {} {} {} {n635} {} { 0.000} { 0.000} {0.005} {1.592} { 0.140} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.057} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 711
PATH 712
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]9} {CK}
  ENDPT {acc_reg_out_reg[3]9} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.007} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]9} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.021} {} { 0.082} { 0.079} {} {17} {(96.12,90.30) (99.23,90.28)} 
    NET {} {} {} {} {} {n5523} {} { 0.000} { 0.000} {0.021} {13.145} { 0.082} { 0.079} {} {} {} 
    INST {U2187} {A2} {R} {ZN} {F} {} {NOR2_X1} { 0.015} { 0.000} {0.010} {} { 0.097} { 0.094} {} {3} {(102.47,89.36) (102.66,89.73)} 
    NET {} {} {} {} {} {n1945} {} { 0.000} { 0.000} {0.010} {6.295} { 0.097} { 0.094} {} {} {} 
    INST {U1610} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.107} { 0.104} {} {1} {(104.12,87.61) (103.99,87.44)} 
    NET {} {} {} {} {} {n1273} {} { 0.000} { 0.000} {0.006} {1.819} { 0.107} { 0.104} {} {} {} 
    INST {U1394} {A1} {R} {ZN} {F} {} {NAND3_X1} { 0.022} { 0.000} {0.017} {} { 0.129} { 0.126} {} {3} {(103.99,86.56) (103.78,86.28)} 
    NET {} {} {} {} {} {n4970} {} { 0.000} { 0.000} {0.017} {6.190} { 0.129} { 0.126} {} {} {} 
    INST {U1482} {B} {F} {Z} {F} {} {XOR2_X1} {-0.024} { 0.000} {0.008} {} { 0.105} { 0.102} {} {1} {(104.58,82.36) (104.11,82.52)} 
    NET {} {} {} {} {} {n1220} {} { 0.000} { 0.000} {0.008} {2.826} { 0.105} { 0.102} {} {} {} 
    INST {U1483} {B} {F} {Z} {R} {} {XOR2_X1} { 0.017} { 0.000} {0.011} {} { 0.123} { 0.120} {} {1} {(106.14,82.36) (106.61,82.52)} 
    NET {} {} {} {} {} {n4972} {} { 0.000} { 0.000} {0.011} {1.911} { 0.123} { 0.120} {} {} {} 
    INST {U5120} {A1} {R} {ZN} {F} {} {AOI22_X1} { 0.011} { 0.000} {0.007} {} { 0.133} { 0.130} {} {1} {(107.17,81.06) (107.03,81.33)} 
    NET {} {} {} {} {} {n4973} {} { 0.000} { 0.000} {0.007} {1.814} { 0.133} { 0.130} {} {} {} 
    INST {U5121} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.142} { 0.139} {} {1} {(108.11,80.95) (108.24,81.12)} 
    NET {} {} {} {} {} {n948} {} { 0.000} { 0.000} {0.005} {1.525} { 0.142} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.057} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.062} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 712
PATH 713
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]15} {CK}
  ENDPT {x_reg_out_reg[2]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.017} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.006} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.020} { 0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.013} {} { 0.090} { 0.087} {} {10} {(98.98,28.70) (102.46,28.46)} 
    NET {} {} {} {} {} {x_out[2><3><2]} {} { 0.000} { 0.000} {0.013} {12.173} { 0.090} { 0.087} {} {} {} 
    INST {U3759} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.109} { 0.106} {} {1} {(96.34,27.75) (96.01,27.89)} 
    NET {} {} {} {} {} {n3597} {} { 0.000} { 0.000} {0.011} {1.962} { 0.109} { 0.106} {} {} {} 
    INST {U3760} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.115} { 0.112} {} {1} {(96.08,26.00) (95.91,25.63)} 
    NET {} {} {} {} {} {FE_PHN835_n813} {} { 0.000} { 0.000} {0.004} {1.588} { 0.115} { 0.112} {} {} {} 
    INST {FE_PHC835_n813} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} {-0.001} {0.004} {} { 0.129} { 0.126} {} {1} {(100.57,23.21) (100.93,22.87)} 
    NET {} {} {} {} {} {FE_PHN330_n813} {} { 0.000} { 0.000} {0.004} {1.447} { 0.129} { 0.126} {} {} {} 
    INST {FE_PHC330_n813} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.145} { 0.142} {} {1} {(95.82,24.96) (96.20,25.33)} 
    NET {} {} {} {} {} {n813} {} { 0.000} { 0.000} {0.005} {1.357} { 0.145} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.056} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 713
PATH 714
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]14} {CK}
  ENDPT {x_reg_out_reg[2]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.006} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.014} {133.580} { 0.010} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]14} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.072} { 0.000} {0.016} {} { 0.082} { 0.079} {} {9} {(94.45,59.50) (90.96,59.27)} 
    NET {} {} {} {} {} {x_out[3><2><2]} {} { 0.000} { 0.000} {0.016} {9.664} { 0.082} { 0.079} {} {} {} 
    INST {U3747} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.007} {} { 0.094} { 0.091} {} {1} {(94.49,61.36) (94.68,61.49)} 
    NET {} {} {} {} {} {n3592} {} { 0.000} { 0.000} {0.007} {1.758} { 0.094} { 0.091} {} {} {} 
    INST {U3748} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.101} { 0.098} {} {1} {(94.18,61.36) (94.01,61.73)} 
    NET {} {} {} {} {} {n837} {} { 0.000} { 0.000} {0.004} {1.556} { 0.101} { 0.098} {} {} {} 
    INST {FE_PHC821_n837} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.115} { 0.111} {} {1} {(95.06,56.80) (95.42,56.47)} 
    NET {} {} {} {} {} {FE_PHN821_n837} {} { 0.000} { 0.000} {0.004} {1.854} { 0.115} { 0.111} {} {} {} 
    INST {FE_PHC287_n837} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.133} { 0.130} {} {1} {(95.06,62.41) (95.44,62.03)} 
    NET {} {} {} {} {} {FE_PHN287_n837} {} { 0.000} { 0.000} {0.005} {1.767} { 0.133} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.056} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.001} { 0.000} {0.014} {133.580} { 0.054} { 0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 714
PATH 715
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]9} {CK}
  ENDPT {x_reg_out_reg[7]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.004} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.014} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.072} { 0.000} {0.016} {} { 0.086} { 0.083} {} {10} {(41.79,97.86) (45.27,98.09)} 
    NET {} {} {} {} {} {x_out[1><1><7]} {} { 0.001} { 0.000} {0.016} {15.570} { 0.088} { 0.084} {} {} {} 
    INST {U3827} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.108} { 0.105} {} {1} {(92.72,100.56) (93.04,100.69)} 
    NET {} {} {} {} {} {n3631} {} { 0.000} { 0.000} {0.012} {1.998} { 0.108} { 0.105} {} {} {} 
    INST {U3828} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.113} { 0.109} {} {1} {(94.30,100.56) (94.47,100.93)} 
    NET {} {} {} {} {} {FE_PHN867_n952} {} { 0.000} { 0.000} {0.004} {1.247} { 0.113} { 0.109} {} {} {} 
    INST {FE_PHC867_n952} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.126} { 0.123} {} {1} {(93.16,98.81) (93.52,98.47)} 
    NET {} {} {} {} {} {FE_PHN319_n952} {} { 0.000} { 0.000} {0.003} {0.948} { 0.126} { 0.123} {} {} {} 
    INST {FE_PHC319_n952} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.142} { 0.139} {} {1} {(93.73,100.56) (94.11,100.93)} 
    NET {} {} {} {} {} {n952} {} { 0.000} { 0.000} {0.005} {1.348} { 0.142} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.057} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.062} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 715
PATH 716
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]14} {CK}
  ENDPT {acc_reg_out_reg[3]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.006} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.019} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} {-0.001} {0.006} {} { 0.077} { 0.074} {} {1} {(90.42,44.66) (93.91,44.90)} 
    NET {} {} {} {} {} {FE_PHN1214_acc_out_3__2__3} {} { 0.000} { 0.000} {0.006} {2.934} { 0.077} { 0.074} {} {} {} 
    INST {FE_PHC1214_acc_out_3__2__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.022} {-0.001} {0.009} {} { 0.099} { 0.096} {} {2} {(89.74,48.41) (90.12,48.03)} 
    NET {} {} {} {} {} {acc_out[3><2><3]} {} { 0.000} { 0.000} {0.009} {3.722} { 0.099} { 0.096} {} {} {} 
    INST {FE_PHC460_acc_out_3__2__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.006} {} { 0.119} { 0.116} {} {1} {(94.11,44.55) (94.49,44.93)} 
    NET {} {} {} {} {} {FE_PHN460_acc_out_3__2__3} {} { 0.000} { 0.000} {0.006} {2.196} { 0.119} { 0.116} {} {} {} 
    INST {U5289} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.135} { 0.132} {} {1} {(92.40,45.61) (92.59,45.23)} 
    NET {} {} {} {} {} {n5264} {} { 0.000} { 0.000} {0.008} {1.837} { 0.135} { 0.132} {} {} {} 
    INST {U5290} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.143} { 0.140} {} {1} {(91.39,45.61) (91.26,45.44)} 
    NET {} {} {} {} {} {n828} {} { 0.000} { 0.000} {0.005} {1.267} { 0.143} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.056} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 716
PATH 717
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]4} {CK}
  ENDPT {x_reg_out_reg[3]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.004} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.085} { 0.082} {} {11} {(41.44,120.26) (37.95,120.50)} 
    NET {} {} {} {} {} {x_out[0><0><3]} {} { 0.000} { 0.000} {0.014} {13.021} { 0.085} { 0.082} {} {} {} 
    INST {U3817} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.105} { 0.101} {} {1} {(41.61,121.20) (41.93,121.07)} 
    NET {} {} {} {} {} {n3626} {} { 0.000} { 0.000} {0.012} {1.934} { 0.105} { 0.101} {} {} {} 
    INST {U3818} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.109} { 0.106} {} {1} {(41.86,120.16) (42.03,120.53)} 
    NET {} {} {} {} {} {FE_PHN894_n1076} {} { 0.000} { 0.000} {0.004} {1.095} { 0.109} { 0.106} {} {} {} 
    INST {FE_PHC894_n1076} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.123} { 0.120} {} {1} {(42.43,121.20) (42.79,120.87)} 
    NET {} {} {} {} {} {FE_PHN273_n1076} {} { 0.000} { 0.000} {0.003} {1.128} { 0.123} { 0.120} {} {} {} 
    INST {FE_PHC273_n1076} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.139} { 0.136} {} {1} {(41.67,118.41) (42.05,118.03)} 
    NET {} {} {} {} {} {n1076} {} { 0.000} { 0.000} {0.005} {1.379} { 0.139} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 717
PATH 718
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]10} {CK}
  ENDPT {x_reg_out_reg[5]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.004} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.011} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.017} {} { 0.084} { 0.081} {} {11} {(38.55,67.90) (42.04,67.67)} 
    NET {} {} {} {} {} {x_out[1><2><5]} {} { 0.001} { 0.000} {0.017} {17.083} { 0.086} { 0.083} {} {} {} 
    INST {U3887} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.106} { 0.103} {} {1} {(92.34,68.00) (92.66,67.87)} 
    NET {} {} {} {} {} {n3661} {} { 0.000} { 0.000} {0.012} {1.909} { 0.106} { 0.103} {} {} {} 
    INST {U3888} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.111} { 0.108} {} {1} {(93.73,68.00) (93.90,67.63)} 
    NET {} {} {} {} {} {n930} {} { 0.000} { 0.000} {0.004} {1.278} { 0.111} { 0.108} {} {} {} 
    INST {FE_PHC857_n930} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.125} { 0.122} {} {1} {(93.35,70.81) (93.71,70.47)} 
    NET {} {} {} {} {} {FE_PHN857_n930} {} { 0.000} { 0.000} {0.003} {1.146} { 0.125} { 0.122} {} {} {} 
    INST {FE_PHC354_n930} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.141} { 0.138} {} {1} {(95.44,70.81) (95.82,70.43)} 
    NET {} {} {} {} {} {FE_PHN354_n930} {} { 0.000} { 0.000} {0.005} {1.496} { 0.141} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.057} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 718
PATH 719
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]} {CK}
  ENDPT {weight_reg_reg[5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.068} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.013} {-0.007} {0.028} {64.507} { 0.084} { 0.080} {} {} {} 
    INST {U4146} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.096} { 0.093} {} {1} {(36.29,114.56) (36.61,114.69)} 
    NET {} {} {} {} {} {n3813} {} { 0.000} { 0.000} {0.009} {1.863} { 0.096} { 0.093} {} {} {} 
    INST {U4147} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.103} { 0.100} {} {1} {(38.25,114.56) (38.42,114.93)} 
    NET {} {} {} {} {} {n786} {} { 0.000} { 0.000} {0.004} {1.058} { 0.103} { 0.100} {} {} {} 
    INST {FE_PHC206_n786} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.120} { 0.117} {} {1} {(39.01,115.61) (39.39,115.23)} 
    NET {} {} {} {} {} {FE_PHN206_n786} {} { 0.000} { 0.000} {0.004} {0.991} { 0.120} { 0.117} {} {} {} 
    INST {FE_PHC779_n786} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.139} { 0.136} {} {1} {(40.53,115.61) (40.91,115.23)} 
    NET {} {} {} {} {} {FE_PHN779_n786} {} { 0.000} { 0.000} {0.005} {1.646} { 0.139} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 719
PATH 720
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]11} {CK}
  ENDPT {weight_reg_reg[4]11} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[4]} {R} {} {} {preload_data[4]} {} {} {} {0.002} {61.642} { 0.071} { 0.068} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[4]} {} { 0.016} {-0.003} {0.023} {61.642} { 0.087} { 0.084} {} {} {} 
    INST {U4171} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.006} {} { 0.100} { 0.097} {} {1} {(99.94,36.16) (100.26,36.29)} 
    NET {} {} {} {} {} {n3825} {} { 0.000} { 0.000} {0.006} {1.823} { 0.100} { 0.097} {} {} {} 
    INST {U4172} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.108} { 0.105} {} {1} {(99.50,36.16) (99.33,36.53)} 
    NET {} {} {} {} {} {n667} {} { 0.000} { 0.000} {0.005} {2.667} { 0.108} { 0.105} {} {} {} 
    INST {FE_PHC386_n667} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.018} { 0.000} {0.004} {} { 0.126} { 0.123} {} {1} {(104.94,34.41) (105.31,34.06)} 
    NET {} {} {} {} {} {FE_PHN386_n667} {} { 0.000} { 0.000} {0.004} {1.759} { 0.126} { 0.123} {} {} {} 
    INST {FE_PHC769_n667} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.144} { 0.141} {} {1} {(99.24,33.36) (99.62,33.73)} 
    NET {} {} {} {} {} {FE_PHN769_n667} {} { 0.000} { 0.000} {0.005} {1.531} { 0.144} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.056} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 720
PATH 721
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]2} {CK}
  ENDPT {x_reg_out_reg[5]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[21]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[21]} {R} {} {} {x_vector_flat[21]} {} {} {} {0.002} {13.695} { 0.071} { 0.068} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[21]} {} { 0.003} { 0.000} {0.004} {13.695} { 0.074} { 0.071} {} {} {} 
    INST {U4891} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.097} { 0.094} {} {1} {(29.89,73.61) (30.25,73.27)} 
    NET {} {} {} {} {} {FE_PHN385_n1122} {} { 0.000} { 0.000} {0.006} {1.788} { 0.097} { 0.094} {} {} {} 
    INST {FE_PHC385_n1122} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.018} { 0.000} {0.004} {} { 0.115} { 0.112} {} {1} {(29.51,76.41) (29.88,76.06)} 
    NET {} {} {} {} {} {n1122} {} { 0.000} { 0.000} {0.004} {2.270} { 0.116} { 0.112} {} {} {} 
    INST {FE_PHC763_n1122} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.135} { 0.132} {} {1} {(26.28,72.56) (26.66,72.93)} 
    NET {} {} {} {} {} {FE_PHN763_n1122} {} { 0.000} { 0.000} {0.006} {2.103} { 0.135} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 721
PATH 722
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]2} {CK}
  ENDPT {weight_reg_reg[4]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[4]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.129}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.132}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.009} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[4]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.009} {} { 0.073} { 0.070} {} {6} {(38.40,64.26) (34.91,64.50)} 
    NET {} {} {} {} {} {n2weight_reg[4]} {} { 0.000} { 0.000} {0.009} {7.908} { 0.073} { 0.070} {} {} {} 
    INST {U4085} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.093} { 0.090} {} {1} {(35.97,66.95) (36.16,67.09)} 
    NET {} {} {} {} {} {n3777} {} { 0.000} { 0.000} {0.012} {1.849} { 0.093} { 0.090} {} {} {} 
    INST {U4086} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.100} { 0.096} {} {1} {(35.66,66.95) (35.49,67.33)} 
    NET {} {} {} {} {} {FE_PHN798_n771} {} { 0.000} { 0.000} {0.005} {2.156} { 0.100} { 0.096} {} {} {} 
    INST {FE_PHC798_n771} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.115} { 0.112} {} {1} {(27.42,66.95) (27.78,67.29)} 
    NET {} {} {} {} {} {n771} {} { 0.000} { 0.000} {0.004} {2.037} { 0.115} { 0.112} {} {} {} 
    INST {FE_PHC310_n771} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.132} { 0.129} {} {1} {(33.69,65.20) (34.07,64.83)} 
    NET {} {} {} {} {} {FE_PHN310_n771} {} { 0.000} { 0.000} {0.005} {1.654} { 0.132} { 0.129} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.054} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.053} { 0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 722
PATH 723
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]5} {CK}
  ENDPT {weight_reg_reg[5]5} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.068} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.013} {-0.007} {0.028} {64.507} { 0.084} { 0.081} {} {} {} 
    INST {U4041} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.097} { 0.093} {} {1} {(56.80,100.56) (57.13,100.69)} 
    NET {} {} {} {} {} {n3751} {} { 0.000} { 0.000} {0.009} {1.797} { 0.097} { 0.093} {} {} {} 
    INST {U4042} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.104} { 0.101} {} {1} {(56.18,100.56) (56.01,100.93)} 
    NET {} {} {} {} {} {n730} {} { 0.000} { 0.000} {0.005} {1.431} { 0.104} { 0.101} {} {} {} 
    INST {FE_PHC855_n730} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.004} {} { 0.117} { 0.113} {} {1} {(56.87,103.36) (57.23,103.69)} 
    NET {} {} {} {} {} {FE_PHN855_n730} {} { 0.000} { 0.000} {0.004} {1.038} { 0.117} { 0.113} {} {} {} 
    INST {FE_PHC195_n730} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.135} { 0.132} {} {1} {(56.30,103.36) (56.68,103.73)} 
    NET {} {} {} {} {} {FE_PHN195_n730} {} { 0.000} { 0.000} {0.005} {1.659} { 0.135} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.054} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 723
PATH 724
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]5} {CK}
  ENDPT {x_reg_out_reg[2]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.004} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.014} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.013} {} { 0.083} { 0.079} {} {11} {(38.97,89.46) (35.48,89.70)} 
    NET {} {} {} {} {} {x_out[0><1><2]} {} { 0.000} { 0.000} {0.013} {12.621} { 0.083} { 0.079} {} {} {} 
    INST {U3837} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.102} { 0.099} {} {1} {(39.70,90.41) (40.03,90.27)} 
    NET {} {} {} {} {} {n3636} {} { 0.000} { 0.000} {0.011} {1.926} { 0.102} { 0.099} {} {} {} 
    INST {U3838} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.107} { 0.104} {} {1} {(41.10,90.41) (41.27,90.03)} 
    NET {} {} {} {} {} {n1053} {} { 0.000} { 0.000} {0.004} {1.468} { 0.107} { 0.104} {} {} {} 
    INST {FE_PHC1276_n1053} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.121} { 0.118} {} {1} {(43.76,92.16) (44.12,92.49)} 
    NET {} {} {} {} {} {FE_PHN1276_n1053} {} { 0.000} { 0.000} {0.003} {1.073} { 0.121} { 0.118} {} {} {} 
    INST {FE_PHC369_n1053} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.138} { 0.134} {} {1} {(42.62,92.16) (43.00,92.53)} 
    NET {} {} {} {} {} {FE_PHN369_n1053} {} { 0.000} { 0.000} {0.005} {1.533} { 0.138} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.058} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 724
PATH 725
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]5} {CK}
  ENDPT {x_reg_out_reg[1]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.004} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.013} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.013} {} { 0.082} { 0.078} {} {11} {(40.48,87.50) (37.00,87.27)} 
    NET {} {} {} {} {} {x_out[0><1><1]} {} { 0.000} { 0.000} {0.013} {12.092} { 0.082} { 0.079} {} {} {} 
    INST {U3835} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.101} { 0.098} {} {1} {(39.70,89.36) (40.03,89.49)} 
    NET {} {} {} {} {} {n3635} {} { 0.000} { 0.000} {0.011} {1.936} { 0.101} { 0.098} {} {} {} 
    INST {U3836} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.107} { 0.103} {} {1} {(40.91,89.36) (41.08,89.73)} 
    NET {} {} {} {} {} {n1054} {} { 0.000} { 0.000} {0.004} {1.480} { 0.107} { 0.103} {} {} {} 
    INST {FE_PHC833_n1054} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.121} { 0.118} {} {1} {(45.85,89.36) (46.21,89.69)} 
    NET {} {} {} {} {} {FE_PHN833_n1054} {} { 0.000} { 0.000} {0.004} {1.601} { 0.121} { 0.118} {} {} {} 
    INST {FE_PHC324_n1054} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.138} { 0.134} {} {1} {(42.05,92.16) (42.43,92.53)} 
    NET {} {} {} {} {} {FE_PHN324_n1054} {} { 0.000} { 0.000} {0.005} {1.481} { 0.138} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.058} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 725
PATH 726
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]11} {CK}
  ENDPT {weight_reg_reg[1]11} {D} {DFFR_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.068} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.020} {-0.008} {0.029} {59.668} { 0.091} { 0.088} {} {} {} 
    INST {U4205} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.007} {} { 0.104} { 0.101} {} {1} {(102.22,40.01) (102.54,39.87)} 
    NET {} {} {} {} {} {n3842} {} { 0.000} { 0.000} {0.007} {1.909} { 0.104} { 0.101} {} {} {} 
    INST {U4206} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.112} { 0.108} {} {1} {(101.59,40.01) (101.42,39.63)} 
    NET {} {} {} {} {} {FE_PHN823_n670} {} { 0.000} { 0.000} {0.004} {1.892} { 0.112} { 0.108} {} {} {} 
    INST {FE_PHC823_n670} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.126} { 0.122} {} {1} {(94.87,41.76) (95.23,42.09)} 
    NET {} {} {} {} {} {FE_PHN183_n670} {} { 0.000} { 0.000} {0.004} {1.804} { 0.126} { 0.122} {} {} {} 
    INST {FE_PHC183_n670} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.144} { 0.140} {} {1} {(100.57,42.80) (100.95,42.43)} 
    NET {} {} {} {} {} {n670} {} { 0.000} { 0.000} {0.005} {1.379} { 0.144} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.056} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.064} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 726
PATH 727
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]12} {CK}
  ENDPT {weight_reg_reg[3]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.068} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.022} {-0.003} {0.028} {58.889} { 0.093} { 0.089} {} {} {} 
    INST {U4294} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.105} { 0.102} {} {1} {(91.39,108.95) (91.07,109.09)} 
    NET {} {} {} {} {} {n3902} {} { 0.000} { 0.000} {0.009} {1.759} { 0.105} { 0.102} {} {} {} 
    INST {U4295} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.113} { 0.109} {} {1} {(91.83,108.95) (92.00,109.33)} 
    NET {} {} {} {} {} {n644} {} { 0.000} { 0.000} {0.004} {1.181} { 0.113} { 0.109} {} {} {} 
    INST {FE_PHC876_n644} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.126} { 0.122} {} {1} {(91.64,107.20) (92.00,106.87)} 
    NET {} {} {} {} {} {FE_PHN876_n644} {} { 0.000} { 0.000} {0.004} {1.529} { 0.126} { 0.122} {} {} {} 
    INST {FE_PHC247_n644} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.144} { 0.140} {} {1} {(92.21,111.75) (92.59,112.13)} 
    NET {} {} {} {} {} {FE_PHN247_n644} {} { 0.000} { 0.000} {0.005} {1.398} { 0.144} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.058} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 727
PATH 728
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]11} {CK}
  ENDPT {x_reg_out_reg[0]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.005} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.078} { 0.000} {0.020} {} { 0.099} { 0.095} {} {18} {(98.22,25.06) (101.70,25.30)} 
    NET {} {} {} {} {} {x_out[2><3><0]} {} { 0.000} { 0.000} {0.020} {20.079} { 0.099} { 0.095} {} {} {} 
    INST {U3907} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.026} { 0.000} {0.012} {} { 0.125} { 0.121} {} {1} {(98.36,26.00) (98.17,25.87)} 
    NET {} {} {} {} {} {n3672} {} { 0.000} { 0.000} {0.012} {2.120} { 0.125} { 0.121} {} {} {} 
    INST {U3908} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.130} { 0.126} {} {1} {(100.07,26.00) (99.90,25.63)} 
    NET {} {} {} {} {} {n911} {} { 0.000} { 0.000} {0.004} {1.247} { 0.130} { 0.126} {} {} {} 
    INST {FE_PHC305_n911} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.145} { 0.142} {} {1} {(97.53,24.96) (97.91,25.33)} 
    NET {} {} {} {} {} {FE_PHN305_n911} {} { 0.000} { 0.000} {0.005} {1.167} { 0.145} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.056} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 728
PATH 729
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]2} {CK}
  ENDPT {weight_reg_reg[2]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.004} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.011} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.009} {} { 0.075} { 0.072} {} {7} {(39.34,70.70) (35.86,70.47)} 
    NET {} {} {} {} {} {n2weight_reg[2]} {} { 0.000} { 0.000} {0.009} {8.317} { 0.075} { 0.072} {} {} {} 
    INST {U4077} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.018} { 0.000} {0.011} {} { 0.093} { 0.090} {} {1} {(37.49,72.56) (37.68,72.69)} 
    NET {} {} {} {} {} {FE_PHN351_n3774} {} { 0.000} { 0.000} {0.011} {1.084} { 0.093} { 0.090} {} {} {} 
    INST {FE_PHC351_n3774} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.021} { 0.000} {0.006} {} { 0.114} { 0.111} {} {1} {(37.87,73.61) (38.25,73.23)} 
    NET {} {} {} {} {} {n3774} {} { 0.000} { 0.000} {0.006} {1.934} { 0.114} { 0.111} {} {} {} 
    INST {U4078} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.119} { 0.116} {} {1} {(38.25,72.56) (38.42,72.93)} 
    NET {} {} {} {} {} {FE_PHN784_n773} {} { 0.000} { 0.000} {0.003} {1.270} { 0.119} { 0.116} {} {} {} 
    INST {FE_PHC784_n773} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.135} { 0.131} {} {1} {(38.44,73.61) (38.82,73.23)} 
    NET {} {} {} {} {} {n773} {} { 0.000} { 0.000} {0.005} {1.337} { 0.135} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.055} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 729
PATH 730
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]15} {CK}
  ENDPT {weight_reg_reg[6]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.047} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.002} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.015} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.009} {} { 0.079} { 0.075} {} {5} {(81.31,41.86) (84.79,42.09)} 
    NET {} {} {} {} {} {n15weight_reg[6]} {} { 0.000} { 0.000} {0.009} {7.037} { 0.079} { 0.075} {} {} {} 
    INST {U4159} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.013} {} { 0.099} { 0.096} {} {1} {(86.13,41.76) (86.32,41.89)} 
    NET {} {} {} {} {} {n3820} {} { 0.000} { 0.000} {0.013} {1.914} { 0.099} { 0.096} {} {} {} 
    INST {U4160} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.105} { 0.101} {} {1} {(85.44,41.76) (85.27,42.13)} 
    NET {} {} {} {} {} {FE_PHN764_n617} {} { 0.000} { 0.000} {0.005} {1.621} { 0.105} { 0.101} {} {} {} 
    INST {FE_PHC764_n617} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} {-0.001} {0.006} {} { 0.122} { 0.119} {} {1} {(84.99,37.20) (85.37,36.83)} 
    NET {} {} {} {} {} {FE_PHN271_n617} {} { 0.000} { 0.000} {0.006} {1.982} { 0.122} { 0.119} {} {} {} 
    INST {FE_PHC271_n617} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.140} { 0.136} {} {1} {(84.80,44.55) (85.18,44.93)} 
    NET {} {} {} {} {} {n617} {} { 0.000} { 0.000} {0.005} {1.599} { 0.140} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.003} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.053} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 730
PATH 731
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]13} {CK}
  ENDPT {weight_reg_reg[6]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[6]} {R} {} {} {preload_data[6]} {} {} {} {0.002} {67.045} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[6]} {} { 0.020} {-0.008} {0.031} {67.045} { 0.091} { 0.087} {} {} {} 
    INST {U4167} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.005} {} { 0.103} { 0.100} {} {1} {(89.31,89.36) (88.98,89.49)} 
    NET {} {} {} {} {} {n3823} {} { 0.000} { 0.000} {0.005} {1.839} { 0.103} { 0.100} {} {} {} 
    INST {U4168} {A} {F} {ZN} {R} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.109} { 0.105} {} {1} {(89.05,90.41) (88.88,90.03)} 
    NET {} {} {} {} {} {n633} {} { 0.000} { 0.000} {0.003} {0.837} { 0.109} { 0.105} {} {} {} 
    INST {FE_PHC1019_n633} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.126} { 0.122} {} {1} {(88.22,90.41) (88.60,90.03)} 
    NET {} {} {} {} {} {FE_PHN1019_n633} {} { 0.000} { 0.000} {0.005} {1.306} { 0.126} { 0.122} {} {} {} 
    INST {FE_PHC226_n633} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.144} { 0.140} {} {1} {(90.88,92.16) (91.26,92.53)} 
    NET {} {} {} {} {} {FE_PHN226_n633} {} { 0.000} { 0.000} {0.005} {1.325} { 0.144} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.054} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 731
PATH 732
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]1} {CK}
  ENDPT {weight_reg_reg[1]1} {D} {DFFR_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.012} {-0.008} {0.029} {59.668} { 0.083} { 0.080} {} {} {} 
    INST {U4128} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.007} {} { 0.096} { 0.093} {} {1} {(37.62,97.75) (37.30,97.89)} 
    NET {} {} {} {} {} {n3802} {} { 0.000} { 0.000} {0.007} {2.040} { 0.096} { 0.093} {} {} {} 
    INST {U4129} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.102} { 0.099} {} {1} {(39.01,97.75) (39.18,98.13)} 
    NET {} {} {} {} {} {FE_PHN789_n782} {} { 0.000} { 0.000} {0.004} {1.001} { 0.102} { 0.099} {} {} {} 
    INST {FE_PHC789_n782} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.120} { 0.116} {} {1} {(39.58,98.81) (39.96,98.43)} 
    NET {} {} {} {} {} {FE_PHN223_n782} {} { 0.000} { 0.000} {0.005} {1.335} { 0.120} { 0.116} {} {} {} 
    INST {FE_PHC223_n782} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.138} { 0.134} {} {1} {(38.44,97.75) (38.82,98.13)} 
    NET {} {} {} {} {} {n782} {} { 0.000} { 0.000} {0.005} {1.319} { 0.138} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 732
PATH 733
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]4} {CK}
  ENDPT {weight_reg_reg[5]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.013} {-0.007} {0.028} {64.507} { 0.084} { 0.080} {} {} {} 
    INST {U4093} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.097} { 0.093} {} {1} {(59.86,107.20) (59.53,107.07)} 
    NET {} {} {} {} {} {n3781} {} { 0.000} { 0.000} {0.009} {1.811} { 0.097} { 0.093} {} {} {} 
    INST {U4094} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.105} { 0.101} {} {1} {(58.84,107.20) (58.67,106.83)} 
    NET {} {} {} {} {} {n738} {} { 0.000} { 0.000} {0.005} {1.539} { 0.105} { 0.101} {} {} {} 
    INST {FE_PHC842_n738} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.118} { 0.114} {} {1} {(59.91,110.00) (60.27,109.67)} 
    NET {} {} {} {} {} {FE_PHN842_n738} {} { 0.000} { 0.000} {0.004} {1.427} { 0.118} { 0.114} {} {} {} 
    INST {FE_PHC218_n738} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.135} { 0.132} {} {1} {(57.06,108.95) (57.44,109.33)} 
    NET {} {} {} {} {} {FE_PHN218_n738} {} { 0.000} { 0.000} {0.005} {1.400} { 0.135} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.054} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 733
PATH 734
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]7} {CK}
  ENDPT {weight_reg_reg[3]7} {D} {DFFR_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.010} {-0.003} {0.025} {58.889} { 0.081} { 0.077} {} {} {} 
    INST {U4049} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.008} {} { 0.093} { 0.090} {} {1} {(44.45,41.76) (44.78,41.89)} 
    NET {} {} {} {} {} {n3757} {} { 0.000} { 0.000} {0.008} {1.799} { 0.093} { 0.090} {} {} {} 
    INST {U4050} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.100} { 0.097} {} {1} {(45.54,41.76) (45.37,42.13)} 
    NET {} {} {} {} {} {FE_PHN777_n716} {} { 0.000} { 0.000} {0.004} {1.320} { 0.100} { 0.097} {} {} {} 
    INST {FE_PHC777_n716} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.118} { 0.115} {} {1} {(47.94,41.76) (48.32,42.13)} 
    NET {} {} {} {} {} {FE_PHN244_n716} {} { 0.000} { 0.000} {0.005} {1.425} { 0.118} { 0.115} {} {} {} 
    INST {FE_PHC244_n716} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.136} { 0.133} {} {1} {(45.66,41.76) (46.04,42.13)} 
    NET {} {} {} {} {} {n716} {} { 0.000} { 0.000} {0.005} {1.452} { 0.136} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.054} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 734
PATH 735
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]14} {CK}
  ENDPT {acc_reg_out_reg[15]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {global_state_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.002} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {global_state_reg[1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.100} { 0.000} {0.042} {} { 0.112} { 0.108} {} {15} {(74.31,50.26) (70.82,50.50)} 
    NET {} {} {} {} {} {global_state[1]} {} { 0.002} { 0.000} {0.042} {44.242} { 0.114} { 0.110} {} {} {} 
    INST {U5326} {A1} {F} {ZN} {R} {} {OAI22_X1} { 0.026} { 0.000} {0.009} {} { 0.140} { 0.136} {} {1} {(72.02,42.80) (71.88,42.67)} 
    NET {} {} {} {} {} {n816} {} { 0.000} { 0.000} {0.009} {1.530} { 0.140} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.053} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 735
PATH 736
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]} {CK}
  ENDPT {weight_reg_reg[1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.013} {-0.008} {0.029} {59.668} { 0.084} { 0.081} {} {} {} 
    INST {U4148} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.097} { 0.093} {} {1} {(40.48,107.20) (40.15,107.07)} 
    NET {} {} {} {} {} {n3814} {} { 0.000} { 0.000} {0.009} {1.752} { 0.097} { 0.093} {} {} {} 
    INST {U4149} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.104} { 0.100} {} {1} {(40.72,107.20) (40.89,106.83)} 
    NET {} {} {} {} {} {n790} {} { 0.000} { 0.000} {0.004} {1.184} { 0.104} { 0.100} {} {} {} 
    INST {FE_PHC791_n790} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.121} { 0.117} {} {1} {(42.24,108.95) (42.62,109.33)} 
    NET {} {} {} {} {} {FE_PHN791_n790} {} { 0.000} { 0.000} {0.004} {1.033} { 0.121} { 0.117} {} {} {} 
    INST {FE_PHC228_n790} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.139} { 0.135} {} {1} {(41.67,108.95) (42.05,109.33)} 
    NET {} {} {} {} {} {FE_PHN228_n790} {} { 0.000} { 0.000} {0.005} {1.378} { 0.139} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.017} {131.838} { 0.059} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 736
PATH 737
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]7} {CK}
  ENDPT {x_reg_out_reg[7]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.012} {} { 0.082} { 0.079} {} {10} {(27.34,41.86) (30.83,42.09)} 
    NET {} {} {} {} {} {x_out[0><3><7]} {} { 0.000} { 0.000} {0.012} {11.730} { 0.083} { 0.079} {} {} {} 
    INST {U3855} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.102} { 0.098} {} {1} {(46.73,41.76) (47.06,41.89)} 
    NET {} {} {} {} {} {n3645} {} { 0.000} { 0.000} {0.011} {1.889} { 0.102} { 0.098} {} {} {} 
    INST {U3856} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.107} { 0.103} {} {1} {(47.82,41.76) (47.65,42.13)} 
    NET {} {} {} {} {} {n1000} {} { 0.000} { 0.000} {0.004} {1.392} { 0.107} { 0.103} {} {} {} 
    INST {FE_PHC846_n1000} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.121} { 0.118} {} {1} {(47.94,38.95) (48.30,39.29)} 
    NET {} {} {} {} {} {FE_PHN846_n1000} {} { 0.000} { 0.000} {0.004} {1.500} { 0.121} { 0.118} {} {} {} 
    INST {FE_PHC340_n1000} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.137} { 0.133} {} {1} {(44.90,40.01) (45.28,39.63)} 
    NET {} {} {} {} {} {FE_PHN340_n1000} {} { 0.000} { 0.000} {0.005} {1.246} { 0.137} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.054} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 737
PATH 738
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]5} {CK}
  ENDPT {x_reg_out_reg[4]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.004} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.014} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.084} { 0.081} {} {11} {(40.30,93.10) (36.81,92.86)} 
    NET {} {} {} {} {} {x_out[0><1><4]} {} { 0.000} { 0.000} {0.014} {13.707} { 0.084} { 0.081} {} {} {} 
    INST {U3807} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.104} { 0.101} {} {1} {(39.70,94.95) (40.03,95.09)} 
    NET {} {} {} {} {} {n3621} {} { 0.000} { 0.000} {0.012} {1.991} { 0.104} { 0.101} {} {} {} 
    INST {U3808} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.109} { 0.105} {} {1} {(41.10,94.95) (41.27,95.33)} 
    NET {} {} {} {} {} {n1051} {} { 0.000} { 0.000} {0.004} {1.233} { 0.109} { 0.105} {} {} {} 
    INST {FE_PHC1274_n1051} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.123} { 0.119} {} {1} {(42.81,96.00) (43.17,95.67)} 
    NET {} {} {} {} {} {FE_PHN1274_n1051} {} { 0.000} { 0.000} {0.003} {0.926} { 0.123} { 0.119} {} {} {} 
    INST {FE_PHC375_n1051} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.138} { 0.135} {} {1} {(42.24,96.00) (42.62,95.63)} 
    NET {} {} {} {} {} {FE_PHN375_n1051} {} { 0.000} { 0.000} {0.005} {1.265} { 0.138} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 738
PATH 739
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]5} {CK}
  ENDPT {weight_reg_reg[0]5} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.012} {-0.006} {0.028} {60.463} { 0.083} { 0.079} {} {} {} 
    INST {U4013} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.096} { 0.092} {} {1} {(47.12,94.95) (47.44,95.09)} 
    NET {} {} {} {} {} {n3739} {} { 0.000} { 0.000} {0.009} {1.990} { 0.096} { 0.092} {} {} {} 
    INST {U4014} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.103} { 0.100} {} {1} {(46.30,94.95) (46.13,95.33)} 
    NET {} {} {} {} {} {FE_PHN852_n735} {} { 0.000} { 0.000} {0.004} {1.286} { 0.103} { 0.100} {} {} {} 
    INST {FE_PHC852_n735} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.116} { 0.112} {} {1} {(47.94,94.95) (48.30,95.29)} 
    NET {} {} {} {} {} {FE_PHN238_n735} {} { 0.000} { 0.000} {0.004} {1.104} { 0.116} { 0.112} {} {} {} 
    INST {FE_PHC238_n735} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.134} { 0.130} {} {1} {(46.42,94.95) (46.80,95.33)} 
    NET {} {} {} {} {} {n735} {} { 0.000} { 0.000} {0.005} {1.655} { 0.134} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.054} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.004} { 0.000} {0.015} {124.925} { 0.054} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 739
PATH 740
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]4} {CK}
  ENDPT {x_reg_out_reg[7]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.004} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.012} {} { 0.083} { 0.079} {} {10} {(36.88,125.86) (33.39,126.09)} 
    NET {} {} {} {} {} {x_out[0><0><7]} {} { 0.000} { 0.000} {0.012} {10.794} { 0.083} { 0.079} {} {} {} 
    INST {U3869} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.012} {} { 0.102} { 0.098} {} {1} {(45.41,125.76) (45.73,125.89)} 
    NET {} {} {} {} {} {n3652} {} { 0.000} { 0.000} {0.012} {2.069} { 0.102} { 0.098} {} {} {} 
    INST {U3870} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.107} { 0.103} {} {1} {(47.75,125.76) (47.92,126.13)} 
    NET {} {} {} {} {} {FE_PHN883_n1072} {} { 0.000} { 0.000} {0.004} {1.060} { 0.107} { 0.103} {} {} {} 
    INST {FE_PHC883_n1072} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.120} { 0.117} {} {1} {(47.18,125.76) (47.54,126.09)} 
    NET {} {} {} {} {} {FE_PHN353_n1072} {} { 0.000} { 0.000} {0.003} {0.887} { 0.120} { 0.117} {} {} {} 
    INST {FE_PHC353_n1072} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.136} { 0.132} {} {1} {(48.13,125.76) (48.51,126.13)} 
    NET {} {} {} {} {} {n1072} {} { 0.000} { 0.000} {0.005} {1.230} { 0.136} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.054} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 740
PATH 741
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]9} {CK}
  ENDPT {weight_reg_reg[5]9} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.021} {-0.007} {0.029} {64.507} { 0.092} { 0.088} {} {} {} 
    INST {U4217} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.105} { 0.101} {} {1} {(103.73,101.61) (104.06,101.47)} 
    NET {} {} {} {} {} {n3852} {} { 0.000} { 0.000} {0.009} {1.806} { 0.105} { 0.101} {} {} {} 
    INST {U4218} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.113} { 0.109} {} {1} {(105.13,101.61) (105.30,101.23)} 
    NET {} {} {} {} {} {n682} {} { 0.000} { 0.000} {0.005} {1.828} { 0.113} { 0.109} {} {} {} 
    INST {FE_PHC811_n682} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.127} { 0.123} {} {1} {(109.88,100.56) (110.24,100.89)} 
    NET {} {} {} {} {} {FE_PHN811_n682} {} { 0.000} { 0.000} {0.004} {1.699} { 0.127} { 0.123} {} {} {} 
    INST {FE_PHC212_n682} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.145} { 0.141} {} {1} {(104.56,101.61) (104.94,101.23)} 
    NET {} {} {} {} {} {FE_PHN212_n682} {} { 0.000} { 0.000} {0.005} {1.370} { 0.145} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.058} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 741
PATH 742
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]1} {CK}
  ENDPT {acc_reg_out_reg[0]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.004} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.014} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]1} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.056} { 0.000} {0.015} {} { 0.070} { 0.067} {} {12} {(39.73,92.26) (36.62,92.28)} 
    NET {} {} {} {} {} {n1435} {} { 0.000} { 0.000} {0.015} {7.946} { 0.070} { 0.067} {} {} {} 
    INST {U2851} {A2} {R} {ZN} {F} {} {NOR2_X1} { 0.011} { 0.000} {0.008} {} { 0.081} { 0.077} {} {1} {(37.68,86.56) (37.87,86.93)} 
    NET {} {} {} {} {} {n2650} {} { 0.000} { 0.000} {0.008} {3.400} { 0.081} { 0.077} {} {} {} 
    INST {U2856} {A} {F} {S} {F} {} {HA_X1} {-0.001} {-0.001} {0.006} {} { 0.080} { 0.076} {} {2} {(38.02,83.75) (38.32,83.99)} 
    NET {} {} {} {} {} {n2651} {} { 0.000} { 0.000} {0.006} {1.501} { 0.080} { 0.076} {} {} {} 
    INST {FE_PHC690_n2651} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.098} { 0.094} {} {1} {(37.30,80.95) (37.68,81.33)} 
    NET {} {} {} {} {} {FE_PHN690_n2651} {} { 0.000} { 0.000} {0.005} {1.525} { 0.098} { 0.094} {} {} {} 
    INST {FE_PHC1268_n2651} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.116} { 0.112} {} {1} {(41.67,80.95) (42.05,81.33)} 
    NET {} {} {} {} {} {FE_PHN1268_n2651} {} { 0.000} { 0.000} {0.006} {2.096} { 0.116} { 0.112} {} {} {} 
    INST {U2857} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.126} { 0.122} {} {1} {(36.73,80.95) (36.92,81.12)} 
    NET {} {} {} {} {} {n2654} {} { 0.000} { 0.000} {0.006} {1.831} { 0.126} { 0.122} {} {} {} 
    INST {U2859} {A1} {R} {ZN} {F} {} {NAND3_X1} { 0.011} {-0.001} {0.008} {} { 0.137} { 0.133} {} {1} {(37.87,79.20) (37.66,79.48)} 
    NET {} {} {} {} {} {n1143} {} { 0.000} { 0.000} {0.008} {1.800} { 0.137} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.056} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 742
PATH 743
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]7} {CK}
  ENDPT {x_reg_out_reg[1]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.014} {} { 0.083} { 0.079} {} {11} {(33.42,28.70) (36.91,28.46)} 
    NET {} {} {} {} {} {x_out[0><3><1]} {} { 0.000} { 0.000} {0.014} {12.762} { 0.083} { 0.080} {} {} {} 
    INST {U3791} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.102} { 0.099} {} {1} {(38.95,28.80) (39.27,28.67)} 
    NET {} {} {} {} {} {n3613} {} { 0.000} { 0.000} {0.011} {1.921} { 0.102} { 0.099} {} {} {} 
    INST {U3792} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.108} { 0.104} {} {1} {(38.32,28.80) (38.15,28.43)} 
    NET {} {} {} {} {} {n1006} {} { 0.000} { 0.000} {0.004} {1.566} { 0.108} { 0.104} {} {} {} 
    INST {FE_PHC853_n1006} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.122} { 0.119} {} {1} {(39.01,23.21) (39.37,22.87)} 
    NET {} {} {} {} {} {FE_PHN853_n1006} {} { 0.000} { 0.000} {0.004} {1.365} { 0.122} { 0.119} {} {} {} 
    INST {FE_PHC333_n1006} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.138} { 0.134} {} {1} {(36.92,27.75) (37.30,28.13)} 
    NET {} {} {} {} {} {FE_PHN333_n1006} {} { 0.000} { 0.000} {0.005} {1.221} { 0.138} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.054} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 743
PATH 744
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]8} {CK}
  ENDPT {weight_reg_reg[1]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.018} {-0.008} {0.029} {59.668} { 0.089} { 0.086} {} {} {} 
    INST {U4278} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.102} { 0.098} {} {1} {(98.61,111.75) (98.93,111.89)} 
    NET {} {} {} {} {} {n3888} {} { 0.000} { 0.000} {0.009} {1.744} { 0.102} { 0.098} {} {} {} 
    INST {U4279} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.109} { 0.105} {} {1} {(98.86,112.81) (99.03,112.43)} 
    NET {} {} {} {} {} {FE_PHN793_n694} {} { 0.000} { 0.000} {0.004} {1.025} { 0.109} { 0.105} {} {} {} 
    INST {FE_PHC793_n694} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.126} { 0.122} {} {1} {(98.29,112.81) (98.67,112.43)} 
    NET {} {} {} {} {} {FE_PHN286_n694} {} { 0.000} { 0.000} {0.004} {0.992} { 0.126} { 0.122} {} {} {} 
    INST {FE_PHC286_n694} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.144} { 0.140} {} {1} {(99.24,112.81) (99.62,112.43)} 
    NET {} {} {} {} {} {n694} {} { 0.000} { 0.000} {0.005} {1.405} { 0.144} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.058} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 744
PATH 745
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]6} {CK}
  ENDPT {x_reg_out_reg[7]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.004} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.011} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.012} {} { 0.079} { 0.075} {} {10} {(31.37,70.70) (27.88,70.47)} 
    NET {} {} {} {} {} {x_out[0><2><7]} {} { 0.000} { 0.000} {0.012} {11.272} { 0.079} { 0.076} {} {} {} 
    INST {U3737} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.099} { 0.095} {} {1} {(40.27,70.81) (40.60,70.67)} 
    NET {} {} {} {} {} {n3588} {} { 0.000} { 0.000} {0.012} {2.126} { 0.099} { 0.095} {} {} {} 
    INST {U3738} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.104} { 0.100} {} {1} {(41.67,70.81) (41.84,70.43)} 
    NET {} {} {} {} {} {FE_PHN803_n1024} {} { 0.000} { 0.000} {0.004} {1.370} { 0.104} { 0.100} {} {} {} 
    INST {FE_PHC803_n1024} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.119} { 0.115} {} {1} {(43.38,69.75) (43.74,70.09)} 
    NET {} {} {} {} {} {FE_PHN365_n1024} {} { 0.000} { 0.000} {0.004} {1.325} { 0.119} { 0.115} {} {} {} 
    INST {FE_PHC365_n1024} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.135} { 0.131} {} {1} {(41.10,70.81) (41.48,70.43)} 
    NET {} {} {} {} {} {n1024} {} { 0.000} { 0.000} {0.005} {1.277} { 0.135} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.054} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 745
PATH 746
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]9} {CK}
  ENDPT {weight_reg_reg[6]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.006} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.020} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.010} {} { 0.086} { 0.082} {} {5} {(107.14,103.46) (110.63,103.70)} 
    NET {} {} {} {} {} {n9weight_reg[6]} {} { 0.000} { 0.000} {0.010} {8.532} { 0.086} { 0.082} {} {} {} 
    INST {U4177} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.014} {} { 0.107} { 0.103} {} {1} {(104.82,103.36) (104.63,103.49)} 
    NET {} {} {} {} {} {n3828} {} { 0.000} { 0.000} {0.014} {2.015} { 0.107} { 0.103} {} {} {} 
    INST {U4178} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.111} { 0.107} {} {1} {(106.46,103.36) (106.63,103.73)} 
    NET {} {} {} {} {} {n681} {} { 0.000} { 0.000} {0.005} {1.060} { 0.111} { 0.107} {} {} {} 
    INST {FE_PHC291_n681} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.128} { 0.124} {} {1} {(107.79,104.41) (108.17,104.03)} 
    NET {} {} {} {} {} {FE_PHN291_n681} {} { 0.000} { 0.000} {0.005} {1.532} { 0.128} { 0.124} {} {} {} 
    INST {FE_PHC773_n681} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} {-0.002} {0.006} {} { 0.145} { 0.141} {} {1} {(110.83,103.36) (111.21,103.73)} 
    NET {} {} {} {} {} {FE_PHN773_n681} {} { 0.000} { 0.000} {0.006} {1.903} { 0.145} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.058} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 746
PATH 747
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]1} {CK}
  ENDPT {weight_reg_reg[2]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[2]} {R} {} {} {preload_data[2]} {} {} {} {0.002} {58.451} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[2]} {} { 0.014} {-0.007} {0.029} {58.451} { 0.085} { 0.081} {} {} {} 
    INST {U4120} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.005} {} { 0.097} { 0.094} {} {1} {(38.20,100.56) (37.87,100.69)} 
    NET {} {} {} {} {} {n3798} {} { 0.000} { 0.000} {0.005} {1.764} { 0.097} { 0.094} {} {} {} 
    INST {U4121} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.103} { 0.100} {} {1} {(38.63,100.56) (38.80,100.93)} 
    NET {} {} {} {} {} {FE_PHN948_n781} {} { 0.000} { 0.000} {0.003} {1.310} { 0.103} { 0.100} {} {} {} 
    INST {FE_PHC948_n781} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.121} { 0.117} {} {1} {(41.29,101.61) (41.67,101.23)} 
    NET {} {} {} {} {} {FE_PHN587_n781} {} { 0.000} { 0.000} {0.005} {1.402} { 0.121} { 0.117} {} {} {} 
    INST {FE_PHC587_n781} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.139} { 0.135} {} {1} {(39.01,100.56) (39.39,100.93)} 
    NET {} {} {} {} {} {n781} {} { 0.000} { 0.000} {0.005} {1.326} { 0.139} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.055} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.017} {131.838} { 0.059} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 747
PATH 748
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]12} {CK}
  ENDPT {x_reg_out_reg[2]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.006} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.020} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.014} {} { 0.090} { 0.086} {} {11} {(92.89,120.26) (96.38,120.50)} 
    NET {} {} {} {} {} {x_out[2><0><2]} {} { 0.000} { 0.000} {0.014} {13.566} { 0.090} { 0.087} {} {} {} 
    INST {U3901} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.110} { 0.106} {} {1} {(90.64,120.16) (90.31,120.29)} 
    NET {} {} {} {} {} {n3668} {} { 0.000} { 0.000} {0.011} {1.876} { 0.110} { 0.106} {} {} {} 
    INST {U3902} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.115} { 0.111} {} {1} {(89.43,120.16) (89.26,120.53)} 
    NET {} {} {} {} {} {n885} {} { 0.000} { 0.000} {0.004} {1.485} { 0.115} { 0.111} {} {} {} 
    INST {FE_PHC863_n885} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.129} { 0.125} {} {1} {(90.50,122.95) (90.86,123.29)} 
    NET {} {} {} {} {} {FE_PHN863_n885} {} { 0.000} { 0.000} {0.003} {0.941} { 0.129} { 0.125} {} {} {} 
    INST {FE_PHC296_n885} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.145} { 0.141} {} {1} {(91.26,121.20) (91.64,120.83)} 
    NET {} {} {} {} {} {FE_PHN296_n885} {} { 0.000} { 0.000} {0.005} {1.557} { 0.145} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.054} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 748
PATH 749
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]14} {CK}
  ENDPT {weight_reg_reg[1]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.020} {-0.008} {0.029} {59.668} { 0.091} { 0.087} {} {} {} 
    INST {U4272} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.103} { 0.099} {} {1} {(101.66,54.01) (101.33,53.87)} 
    NET {} {} {} {} {} {n3885} {} { 0.000} { 0.000} {0.009} {1.809} { 0.103} { 0.099} {} {} {} 
    INST {U4273} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.111} { 0.107} {} {1} {(102.28,54.01) (102.45,53.63)} 
    NET {} {} {} {} {} {n630} {} { 0.000} { 0.000} {0.004} {1.020} { 0.111} { 0.107} {} {} {} 
    INST {FE_PHC240_n630} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.128} { 0.124} {} {1} {(102.85,52.95) (103.23,53.33)} 
    NET {} {} {} {} {} {FE_PHN240_n630} {} { 0.000} { 0.000} {0.004} {1.154} { 0.128} { 0.124} {} {} {} 
    INST {FE_PHC888_n630} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.141} { 0.137} {} {1} {(102.28,52.95) (102.64,53.29)} 
    NET {} {} {} {} {} {FE_PHN888_n630} {} { 0.000} { 0.000} {0.004} {1.353} { 0.141} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.057} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.061} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 749
PATH 750
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]10} {CK}
  ENDPT {x_reg_out_reg[6]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.004} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.015} {131.838} { 0.009} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.075} { 0.000} {0.019} {} { 0.084} { 0.080} {} {11} {(40.08,72.66) (43.56,72.89)} 
    NET {} {} {} {} {} {x_out[1><2><6]} {} { 0.002} {-0.000} {0.019} {18.686} { 0.086} { 0.082} {} {} {} 
    INST {U3877} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.107} { 0.103} {} {1} {(95.00,69.75) (95.32,69.89)} 
    NET {} {} {} {} {} {n3656} {} { 0.000} { 0.000} {0.012} {1.913} { 0.107} { 0.103} {} {} {} 
    INST {U3878} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.112} { 0.108} {} {1} {(96.20,69.75) (96.37,70.13)} 
    NET {} {} {} {} {} {FE_PHN844_n929} {} { 0.000} { 0.000} {0.004} {1.408} { 0.112} { 0.108} {} {} {} 
    INST {FE_PHC844_n929} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.126} { 0.122} {} {1} {(100.38,69.75) (100.74,70.09)} 
    NET {} {} {} {} {} {n929} {} { 0.000} { 0.000} {0.003} {1.238} { 0.126} { 0.122} {} {} {} 
    INST {FE_PHC336_n929} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.142} { 0.138} {} {1} {(96.58,70.81) (96.96,70.43)} 
    NET {} {} {} {} {} {FE_PHN336_n929} {} { 0.000} { 0.000} {0.005} {1.281} { 0.142} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.058} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 750
PATH 751
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]1} {CK}
  ENDPT {acc_reg_out_reg[15]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]1} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.006} {} { 0.062} { 0.058} {} {1} {(10.81,59.50) (13.93,59.48)} 
    NET {} {} {} {} {} {FE_PHN1198_n5570} {} { 0.000} { 0.000} {0.006} {1.533} { 0.062} { 0.058} {} {} {} 
    INST {FE_PHC1198_n5570} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.075} { 0.071} {} {1} {(17.54,59.61) (17.90,59.27)} 
    NET {} {} {} {} {} {FE_PHN622_n5570} {} { 0.000} { 0.000} {0.004} {1.168} { 0.075} { 0.071} {} {} {} 
    INST {FE_PHC622_n5570} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.026} { 0.000} {0.011} {} { 0.101} { 0.097} {} {4} {(14.50,59.61) (14.88,59.23)} 
    NET {} {} {} {} {} {n5570} {} { 0.000} { 0.000} {0.011} {6.585} { 0.101} { 0.097} {} {} {} 
    INST {FE_PHC107_n5570} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.116} { 0.112} {} {1} {(15.45,59.61) (15.81,59.27)} 
    NET {} {} {} {} {} {FE_PHN107_n5570} {} { 0.000} { 0.000} {0.004} {1.617} { 0.116} { 0.112} {} {} {} 
    INST {U4885} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.004} {} { 0.124} { 0.120} {} {1} {(16.14,59.61) (16.47,59.47)} 
    NET {} {} {} {} {} {FE_PHN718_n1128} {} { 0.000} { 0.000} {0.004} {0.909} { 0.124} { 0.120} {} {} {} 
    INST {FE_PHC718_n1128} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.141} { 0.137} {} {1} {(16.97,59.61) (17.35,59.23)} 
    NET {} {} {} {} {} {n1128} {} { 0.000} { 0.000} {0.005} {1.735} { 0.141} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.054} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 751
PATH 752
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]8} {CK}
  ENDPT {acc_reg_out_reg[15]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.006} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.021} { 0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.004} {} { 0.077} { 0.073} {} {4} {(117.98,106.26) (121.46,106.50)} 
    NET {} {} {} {} {} {FE_PHN1328_acc_out_2__0__15} {} { 0.000} { 0.000} {0.004} {1.157} { 0.077} { 0.073} {} {} {} 
    INST {FE_PHC1328_acc_out_2__0__15} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.091} { 0.087} {} {1} {(122.80,106.16) (123.16,106.49)} 
    NET {} {} {} {} {} {FE_PHN1081_acc_out_2__0__15} {} { 0.000} { 0.000} {0.003} {0.907} { 0.091} { 0.087} {} {} {} 
    INST {FE_PHC1081_acc_out_2__0__15} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.015} { 0.000} {0.004} {} { 0.106} { 0.102} {} {1} {(122.23,106.16) (122.61,106.53)} 
    NET {} {} {} {} {} {acc_out[2><0><15]} {} { 0.000} { 0.000} {0.004} {0.909} { 0.106} { 0.102} {} {} {} 
    INST {FE_PHC473_acc_out_2__0__15} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.124} { 0.120} {} {1} {(121.66,106.16) (122.04,106.53)} 
    NET {} {} {} {} {} {FE_PHN473_acc_out_2__0__15} {} { 0.000} { 0.000} {0.006} {2.181} { 0.124} { 0.120} {} {} {} 
    INST {U5112} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.141} { 0.137} {} {1} {(117.36,108.95) (117.17,109.33)} 
    NET {} {} {} {} {} {n4958} {} { 0.000} { 0.000} {0.008} {1.902} { 0.141} { 0.137} {} {} {} 
    INST {U5113} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.146} { 0.142} {} {1} {(117.86,108.95) (118.03,109.33)} 
    NET {} {} {} {} {} {n960} {} { 0.000} { 0.000} {0.004} {1.403} { 0.146} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.058} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 752
PATH 753
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]8} {CK}
  ENDPT {weight_reg_reg[2]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.006} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.020} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.062} { 0.000} {0.008} {} { 0.082} { 0.078} {} {5} {(104.14,106.26) (100.65,106.50)} 
    NET {} {} {} {} {} {n8weight_reg[2]} {} { 0.000} { 0.000} {0.008} {5.682} { 0.082} { 0.078} {} {} {} 
    INST {U4232} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.015} {} { 0.103} { 0.099} {} {1} {(100.76,107.20) (100.95,107.07)} 
    NET {} {} {} {} {} {n3864} {} { 0.000} { 0.000} {0.015} {2.190} { 0.103} { 0.099} {} {} {} 
    INST {U4233} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.109} { 0.105} {} {1} {(102.09,107.20) (102.26,106.83)} 
    NET {} {} {} {} {} {FE_PHN395_n693} {} { 0.000} { 0.000} {0.005} {1.934} { 0.109} { 0.105} {} {} {} 
    INST {FE_PHC395_n693} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.126} { 0.122} {} {1} {(106.65,107.20) (107.02,106.86)} 
    NET {} {} {} {} {} {n693} {} { 0.000} { 0.000} {0.004} {2.758} { 0.127} { 0.123} {} {} {} 
    INST {FE_PHC1092_n693} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} {-0.001} {0.007} {} { 0.145} { 0.141} {} {1} {(103.23,115.61) (103.61,115.23)} 
    NET {} {} {} {} {} {FE_PHN1092_n693} {} { 0.000} { 0.000} {0.007} {2.650} { 0.145} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.033} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.058} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 753
PATH 754
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {cycle_reg[0]} {CK}
  ENDPT {cycle_reg[0]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.002} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.006} { 0.000} {0.016} {130.134} { 0.011} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[0]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.071} { 0.000} {0.014} {} { 0.082} { 0.078} {} {5} {(62.30,50.26) (65.79,50.50)} 
    NET {} {} {} {} {} {cycle[0]} {} { 0.000} { 0.000} {0.014} {8.007} { 0.082} { 0.078} {} {} {} 
    INST {U4808} {A2} {R} {ZN} {R} {} {AND2_X1} { 0.031} { 0.000} {0.013} {} { 0.113} { 0.109} {} {4} {(66.56,55.76) (66.92,56.09)} 
    NET {} {} {} {} {} {n4502} {} { 0.000} { 0.000} {0.013} {7.332} { 0.113} { 0.109} {} {} {} 
    INST {U4820} {A2} {R} {ZN} {F} {} {NOR2_X1} { 0.010} {-0.001} {0.005} {} { 0.123} { 0.119} {} {1} {(65.68,54.01) (65.49,53.63)} 
    NET {} {} {} {} {} {n1178} {} { 0.000} { 0.000} {0.005} {3.792} { 0.123} { 0.119} {} {} {} 
    INST {FE_PHC380_n1178} {A} {F} {Z} {F} {} {BUF_X4} { 0.013} { 0.000} {0.003} {} { 0.136} { 0.132} {} {1} {(68.08,54.01) (68.64,53.63)} 
    NET {} {} {} {} {} {FE_PHN380_n1178} {} { 0.000} { 0.000} {0.003} {2.870} { 0.136} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.054} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.006} { 0.000} {0.017} {130.134} { 0.055} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 754
PATH 755
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]15} {CK}
  ENDPT {x_reg_out_reg[5]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.018} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.005} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.014} {} { 0.091} { 0.087} {} {11} {(97.08,37.10) (100.56,36.87)} 
    NET {} {} {} {} {} {x_out[2><3><5]} {} { 0.000} { 0.000} {0.014} {13.725} { 0.091} { 0.087} {} {} {} 
    INST {U3885} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.012} {} { 0.110} { 0.106} {} {1} {(96.91,33.36) (96.58,33.49)} 
    NET {} {} {} {} {} {n3660} {} { 0.000} { 0.000} {0.012} {1.899} { 0.110} { 0.106} {} {} {} 
    INST {U3886} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.115} { 0.111} {} {1} {(95.70,33.36) (95.53,33.73)} 
    NET {} {} {} {} {} {n810} {} { 0.000} { 0.000} {0.004} {1.100} { 0.115} { 0.111} {} {} {} 
    INST {FE_PHC845_n810} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} {-0.000} {0.004} {} { 0.129} { 0.125} {} {1} {(92.97,33.36) (93.33,33.69)} 
    NET {} {} {} {} {} {FE_PHN845_n810} {} { 0.000} { 0.000} {0.004} {1.338} { 0.129} { 0.125} {} {} {} 
    INST {FE_PHC367_n810} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.142} {} {1} {(96.58,31.61) (96.96,31.23)} 
    NET {} {} {} {} {} {FE_PHN367_n810} {} { 0.000} { 0.000} {0.005} {1.423} { 0.146} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.057} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 755
PATH 756
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]3} {CK}
  ENDPT {weight_reg_reg[7]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.010} {-0.005} {0.031} {67.555} { 0.081} { 0.077} {} {} {} 
    INST {U4045} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.094} { 0.090} {} {1} {(34.97,44.55) (34.64,44.69)} 
    NET {} {} {} {} {} {n3755} {} { 0.000} { 0.000} {0.009} {2.023} { 0.094} { 0.090} {} {} {} 
    INST {U4046} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.102} { 0.098} {} {1} {(33.00,44.55) (32.83,44.93)} 
    NET {} {} {} {} {} {n760} {} { 0.000} { 0.000} {0.005} {1.496} { 0.102} { 0.098} {} {} {} 
    INST {FE_PHC767_n760} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.120} { 0.116} {} {1} {(30.84,45.61) (31.22,45.23)} 
    NET {} {} {} {} {} {FE_PHN767_n760} {} { 0.000} { 0.000} {0.005} {1.275} { 0.120} { 0.116} {} {} {} 
    INST {FE_PHC211_n760} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.138} { 0.134} {} {1} {(33.12,44.55) (33.50,44.93)} 
    NET {} {} {} {} {} {FE_PHN211_n760} {} { 0.000} { 0.000} {0.005} {1.499} { 0.138} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.055} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 756
PATH 757
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]13} {CK}
  ENDPT {x_reg_out_reg[3]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.018} {124.925} { 0.020} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.013} {} { 0.089} { 0.085} {} {10} {(90.84,93.10) (87.35,92.86)} 
    NET {} {} {} {} {} {x_out[3><1><3]} {} { 0.000} { 0.000} {0.013} {12.186} { 0.089} { 0.085} {} {} {} 
    INST {U3757} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.011} {} { 0.111} { 0.107} {} {1} {(89.36,94.95) (89.55,95.09)} 
    NET {} {} {} {} {} {n3596} {} { 0.000} { 0.000} {0.011} {1.949} { 0.111} { 0.107} {} {} {} 
    INST {U3758} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.004} {} { 0.115} { 0.111} {} {1} {(90.50,94.95) (90.67,95.33)} 
    NET {} {} {} {} {} {n860} {} { 0.000} { 0.000} {0.004} {0.924} { 0.115} { 0.111} {} {} {} 
    INST {FE_PHC1273_n860} {A} {F} {Z} {F} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.129} { 0.125} {} {1} {(90.88,94.95) (91.24,95.29)} 
    NET {} {} {} {} {} {FE_PHN1273_n860} {} { 0.000} { 0.000} {0.003} {0.878} { 0.129} { 0.125} {} {} {} 
    INST {FE_PHC362_n860} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.145} { 0.141} {} {1} {(91.07,93.20) (91.45,92.83)} 
    NET {} {} {} {} {} {FE_PHN362_n860} {} { 0.000} { 0.000} {0.005} {1.418} { 0.145} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.054} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 757
PATH 758
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]12} {CK}
  ENDPT {acc_reg_out_reg[1]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.006} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.019} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]12} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.058} { 0.000} {0.016} {} { 0.078} { 0.073} {} {12} {(96.16,106.26) (93.05,106.28)} 
    NET {} {} {} {} {} {n5468} {} { 0.000} { 0.000} {0.016} {8.977} { 0.078} { 0.073} {} {} {} 
    INST {U3939} {B2} {R} {ZN} {F} {} {OAI22_X1} { 0.016} { 0.000} {0.007} {} { 0.093} { 0.089} {} {1} {(87.08,106.16) (87.46,106.29)} 
    NET {} {} {} {} {} {n3695} {} { 0.000} { 0.000} {0.007} {3.678} { 0.093} { 0.089} {} {} {} 
    INST {U3943} {A} {F} {S} {R} {} {HA_X1} { 0.015} { 0.000} {0.011} {} { 0.108} { 0.104} {} {2} {(92.56,104.41) (92.85,104.17)} 
    NET {} {} {} {} {} {n3696} {} { 0.000} { 0.000} {0.011} {1.998} { 0.108} { 0.104} {} {} {} 
    INST {U3944} {A1} {R} {ZN} {F} {} {AOI22_X1} { 0.010} { 0.000} {0.007} {} { 0.119} { 0.115} {} {1} {(93.48,103.46) (93.61,103.73)} 
    NET {} {} {} {} {} {n3697} {} { 0.000} { 0.000} {0.007} {1.748} { 0.119} { 0.115} {} {} {} 
    INST {U3945} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.125} { 0.121} {} {1} {(94.37,103.36) (94.20,103.73)} 
    NET {} {} {} {} {} {n878} {} { 0.000} { 0.000} {0.004} {1.089} { 0.125} { 0.121} {} {} {} 
    INST {FE_PHC716_n878} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.143} { 0.139} {} {1} {(94.49,103.36) (94.87,103.73)} 
    NET {} {} {} {} {} {FE_PHN716_n878} {} { 0.000} { 0.000} {0.005} {1.557} { 0.143} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.058} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.062} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 758
PATH 759
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]2} {CK}
  ENDPT {weight_reg_reg[5]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.012} {-0.007} {0.028} {64.507} { 0.083} { 0.079} {} {} {} 
    INST {U4107} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.095} { 0.091} {} {1} {(35.54,73.61) (35.21,73.47)} 
    NET {} {} {} {} {} {n3790} {} { 0.000} { 0.000} {0.009} {1.773} { 0.095} { 0.091} {} {} {} 
    INST {U4108} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.104} { 0.100} {} {1} {(34.90,75.36) (34.73,75.73)} 
    NET {} {} {} {} {} {n770} {} { 0.000} { 0.000} {0.005} {1.994} { 0.104} { 0.100} {} {} {} 
    INST {FE_PHC839_n770} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} {-0.001} {0.005} {} { 0.118} { 0.114} {} {1} {(27.04,73.61) (27.40,73.27)} 
    NET {} {} {} {} {} {FE_PHN839_n770} {} { 0.000} { 0.000} {0.005} {2.419} { 0.118} { 0.114} {} {} {} 
    INST {FE_PHC231_n770} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} {-0.001} {0.005} {} { 0.136} { 0.132} {} {1} {(36.92,73.61) (37.30,73.23)} 
    NET {} {} {} {} {} {FE_PHN231_n770} {} { 0.000} { 0.000} {0.005} {1.836} { 0.136} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.056} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.056} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 759
PATH 760
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]13} {CK}
  ENDPT {x_reg_out_reg[0]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.006} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.079} { 0.000} {0.021} {} { 0.096} { 0.092} {} {17} {(96.12,90.30) (99.61,90.06)} 
    NET {} {} {} {} {} {x_out[2><1><0]} {} { 0.000} { 0.000} {0.021} {21.494} { 0.096} { 0.092} {} {} {} 
    INST {U3871} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.118} { 0.113} {} {1} {(95.58,87.61) (95.25,87.47)} 
    NET {} {} {} {} {} {n3653} {} { 0.000} { 0.000} {0.012} {1.919} { 0.118} { 0.113} {} {} {} 
    INST {U3872} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.123} { 0.119} {} {1} {(96.20,87.61) (96.37,87.23)} 
    NET {} {} {} {} {} {n863} {} { 0.000} { 0.000} {0.005} {1.662} { 0.123} { 0.119} {} {} {} 
    INST {FE_PHC283_n863} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.141} { 0.137} {} {1} {(93.35,83.75) (93.73,84.13)} 
    NET {} {} {} {} {} {FE_PHN283_n863} {} { 0.000} { 0.000} {0.006} {1.941} { 0.141} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.058} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.006} { 0.000} {0.017} {134.460} { 0.061} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 760
PATH 761
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]1} {CK}
  ENDPT {x_reg_out_reg[3]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[11]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[11]} {R} {} {} {x_vector_flat[11]} {} {} {} {0.002} {16.158} { 0.071} { 0.067} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[11]} {} { 0.004} { 0.000} {0.005} {16.158} { 0.075} { 0.071} {} {} {} 
    INST {U4842} {B} {R} {Z} {R} {} {MUX2_X1} { 0.025} { 0.000} {0.007} {} { 0.101} { 0.096} {} {1} {(33.12,90.41) (33.48,90.07)} 
    NET {} {} {} {} {} {FE_PHN396_n1148} {} { 0.000} { 0.000} {0.007} {2.935} { 0.101} { 0.096} {} {} {} 
    INST {FE_PHC396_n1148} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.019} { 0.000} {0.005} {} { 0.119} { 0.115} {} {1} {(33.88,83.75) (34.24,84.10)} 
    NET {} {} {} {} {} {n1148} {} { 0.000} { 0.000} {0.005} {2.228} { 0.119} { 0.115} {} {} {} 
    INST {FE_PHC775_n1148} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.138} { 0.134} {} {1} {(31.41,89.36) (31.79,89.73)} 
    NET {} {} {} {} {} {FE_PHN775_n1148} {} { 0.000} { 0.000} {0.005} {1.878} { 0.138} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.056} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.058} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 761
PATH 762
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]} {CK}
  ENDPT {weight_reg_reg[3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.017} {-0.003} {0.028} {58.889} { 0.088} { 0.084} {} {} {} 
    INST {U4150} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.101} { 0.097} {} {1} {(36.48,108.95) (36.16,109.09)} 
    NET {} {} {} {} {} {n3817} {} { 0.000} { 0.000} {0.009} {2.010} { 0.101} { 0.097} {} {} {} 
    INST {U4151} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.109} { 0.105} {} {1} {(37.30,108.95) (37.47,109.33)} 
    NET {} {} {} {} {} {n788} {} { 0.000} { 0.000} {0.005} {1.638} { 0.109} { 0.105} {} {} {} 
    INST {FE_PHC895_n788} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.122} { 0.118} {} {1} {(35.02,110.00) (35.38,109.67)} 
    NET {} {} {} {} {} {FE_PHN895_n788} {} { 0.000} { 0.000} {0.004} {1.191} { 0.122} { 0.118} {} {} {} 
    INST {FE_PHC232_n788} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.140} { 0.135} {} {1} {(36.73,108.95) (37.11,109.33)} 
    NET {} {} {} {} {} {FE_PHN232_n788} {} { 0.000} { 0.000} {0.005} {1.517} { 0.140} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.056} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 762
PATH 763
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]12} {CK}
  ENDPT {weight_reg_reg[6]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[6]} {R} {} {} {preload_data[6]} {} {} {} {0.002} {67.045} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[6]} {} { 0.020} {-0.008} {0.031} {67.045} { 0.091} { 0.087} {} {} {} 
    INST {U4242} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.005} {} { 0.104} { 0.100} {} {1} {(89.30,114.56) (89.62,114.69)} 
    NET {} {} {} {} {} {n3869} {} { 0.000} { 0.000} {0.005} {2.034} { 0.104} { 0.100} {} {} {} 
    INST {U4243} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.110} { 0.106} {} {1} {(90.69,117.36) (90.86,117.73)} 
    NET {} {} {} {} {} {n641} {} { 0.000} { 0.000} {0.003} {1.301} { 0.110} { 0.106} {} {} {} 
    INST {FE_PHC1073_n641} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.127} { 0.123} {} {1} {(90.69,114.56) (91.07,114.93)} 
    NET {} {} {} {} {} {FE_PHN1073_n641} {} { 0.000} { 0.000} {0.005} {1.216} { 0.127} { 0.123} {} {} {} 
    INST {FE_PHC478_n641} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.145} { 0.141} {} {1} {(91.07,117.36) (91.45,117.73)} 
    NET {} {} {} {} {} {FE_PHN478_n641} {} { 0.000} { 0.000} {0.005} {1.381} { 0.145} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.054} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 763
PATH 764
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]} {CK}
  ENDPT {acc_reg_out_reg[1]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.035} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.003} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.056} { 0.000} {0.014} {} { 0.071} { 0.067} {} {12} {(39.16,107.10) (36.05,107.08)} 
    NET {} {} {} {} {} {n5423} {} { 0.000} { 0.000} {0.014} {7.746} { 0.071} { 0.067} {} {} {} 
    INST {U3698} {B2} {R} {ZN} {F} {} {OAI22_X1} { 0.015} { 0.000} {0.007} {} { 0.086} { 0.082} {} {1} {(34.07,110.00) (34.45,109.87)} 
    NET {} {} {} {} {} {n3579} {} { 0.000} { 0.000} {0.007} {3.555} { 0.086} { 0.082} {} {} {} 
    INST {U3723} {A} {F} {S} {F} {} {HA_X1} { 0.002} { 0.000} {0.008} {} { 0.089} { 0.084} {} {2} {(35.18,107.20) (35.47,106.97)} 
    NET {} {} {} {} {} {n3580} {} { 0.000} { 0.000} {0.008} {2.794} { 0.089} { 0.084} {} {} {} 
    INST {U3724} {A1} {F} {ZN} {R} {} {AOI22_X1} { 0.012} { 0.000} {0.008} {} { 0.101} { 0.097} {} {1} {(40.86,104.30) (40.72,104.03)} 
    NET {} {} {} {} {} {n3581} {} { 0.000} { 0.000} {0.008} {1.882} { 0.101} { 0.097} {} {} {} 
    INST {U3725} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.106} { 0.102} {} {1} {(39.84,104.41) (39.67,104.03)} 
    NET {} {} {} {} {} {n1166} {} { 0.000} { 0.000} {0.004} {1.752} { 0.106} { 0.102} {} {} {} 
    INST {FE_PHC1302_n1166} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.123} { 0.119} {} {1} {(44.52,101.61) (44.90,101.23)} 
    NET {} {} {} {} {} {FE_PHN1302_n1166} {} { 0.000} { 0.000} {0.005} {1.660} { 0.123} { 0.119} {} {} {} 
    INST {FE_PHC714_n1166} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.140} { 0.136} {} {1} {(39.39,101.61) (39.77,101.23)} 
    NET {} {} {} {} {} {FE_PHN714_n1166} {} { 0.000} { 0.000} {0.005} {1.294} { 0.140} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.056} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 764
PATH 765
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]8} {CK}
  ENDPT {weight_reg_reg[5]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.021} {-0.007} {0.029} {64.507} { 0.092} { 0.088} {} {} {} 
    INST {U4282} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.105} { 0.100} {} {1} {(100.70,114.56) (101.02,114.69)} 
    NET {} {} {} {} {} {n3890} {} { 0.000} { 0.000} {0.009} {1.755} { 0.105} { 0.100} {} {} {} 
    INST {U4283} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.113} { 0.108} {} {1} {(101.02,112.81) (100.85,112.43)} 
    NET {} {} {} {} {} {FE_PHN819_n690} {} { 0.000} { 0.000} {0.005} {1.606} { 0.113} { 0.108} {} {} {} 
    INST {FE_PHC819_n690} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.126} { 0.122} {} {1} {(104.18,112.81) (104.54,112.47)} 
    NET {} {} {} {} {} {FE_PHN278_n690} {} { 0.000} { 0.000} {0.004} {1.813} { 0.126} { 0.122} {} {} {} 
    INST {FE_PHC278_n690} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.145} { 0.140} {} {1} {(100.19,112.81) (100.57,112.43)} 
    NET {} {} {} {} {} {n690} {} { 0.000} { 0.000} {0.005} {1.458} { 0.145} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.059} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 765
PATH 766
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]4} {CK}
  ENDPT {x_reg_out_reg[2]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.003} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.015} {} { 0.086} { 0.082} {} {11} {(41.44,118.30) (37.95,118.06)} 
    NET {} {} {} {} {} {x_out[0><0><2]} {} { 0.000} { 0.000} {0.015} {14.088} { 0.086} { 0.082} {} {} {} 
    INST {U3769} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.106} { 0.101} {} {1} {(41.80,117.36) (42.12,117.49)} 
    NET {} {} {} {} {} {n3602} {} { 0.000} { 0.000} {0.012} {1.904} { 0.106} { 0.101} {} {} {} 
    INST {U3770} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.111} { 0.106} {} {1} {(43.00,117.36) (43.17,117.73)} 
    NET {} {} {} {} {} {n1077} {} { 0.000} { 0.000} {0.004} {1.138} { 0.111} { 0.106} {} {} {} 
    INST {FE_PHC910_n1077} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.124} { 0.120} {} {1} {(43.95,117.36) (44.31,117.69)} 
    NET {} {} {} {} {} {FE_PHN910_n1077} {} { 0.000} { 0.000} {0.003} {0.989} { 0.124} { 0.120} {} {} {} 
    INST {FE_PHC341_n1077} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.140} { 0.136} {} {1} {(43.38,117.36) (43.76,117.73)} 
    NET {} {} {} {} {} {FE_PHN341_n1077} {} { 0.000} { 0.000} {0.005} {1.405} { 0.140} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.056} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 766
PATH 767
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]2} {CK}
  ENDPT {x_reg_out_reg[2]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[18]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[18]} {R} {} {} {x_vector_flat[18]} {} {} {} {0.002} {12.756} { 0.071} { 0.067} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[18]} {} { 0.003} { 0.000} {0.003} {12.756} { 0.074} { 0.070} {} {} {} 
    INST {U4888} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.096} { 0.092} {} {1} {(37.30,58.55) (37.66,58.89)} 
    NET {} {} {} {} {} {n1125} {} { 0.000} { 0.000} {0.005} {1.562} { 0.096} { 0.092} {} {} {} 
    INST {FE_PHC1267_n1125} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.116} { 0.111} {} {1} {(39.20,54.01) (39.58,53.63)} 
    NET {} {} {} {} {} {FE_PHN1267_n1125} {} { 0.000} { 0.000} {0.005} {1.850} { 0.116} { 0.111} {} {} {} 
    INST {FE_PHC176_n1125} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.134} { 0.130} {} {1} {(35.59,59.61) (35.97,59.23)} 
    NET {} {} {} {} {} {FE_PHN176_n1125} {} { 0.000} { 0.000} {0.005} {1.670} { 0.134} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.055} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.003} { 0.000} {0.016} {132.770} { 0.054} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 767
PATH 768
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]10} {CK}
  ENDPT {x_reg_out_reg[3]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.003} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.010} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.017} {} { 0.083} { 0.079} {} {10} {(41.22,64.26) (44.70,64.50)} 
    NET {} {} {} {} {} {x_out[1><2><3]} {} { 0.001} { 0.000} {0.017} {16.888} { 0.085} { 0.080} {} {} {} 
    INST {U3913} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.105} { 0.100} {} {1} {(95.00,65.20) (95.32,65.07)} 
    NET {} {} {} {} {} {n3675} {} { 0.000} { 0.000} {0.012} {1.864} { 0.105} { 0.100} {} {} {} 
    INST {U3914} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.110} { 0.106} {} {1} {(96.20,65.20) (96.37,64.83)} 
    NET {} {} {} {} {} {FE_PHN827_n932} {} { 0.000} { 0.000} {0.005} {1.819} { 0.110} { 0.106} {} {} {} 
    INST {FE_PHC827_n932} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.126} { 0.122} {} {1} {(99.43,62.41) (99.79,62.07)} 
    NET {} {} {} {} {} {FE_PHN377_n932} {} { 0.000} { 0.000} {0.004} {2.093} { 0.126} { 0.122} {} {} {} 
    INST {FE_PHC377_n932} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.143} { 0.138} {} {1} {(94.87,66.95) (95.25,67.33)} 
    NET {} {} {} {} {} {n932} {} { 0.000} { 0.000} {0.005} {1.459} { 0.143} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.059} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 768
PATH 769
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]12} {CK}
  ENDPT {weight_reg_reg[0]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.020} {-0.007} {0.030} {60.463} { 0.091} { 0.087} {} {} {} 
    INST {U4260} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.014} { 0.000} {0.009} {} { 0.105} { 0.101} {} {1} {(90.44,106.16) (90.76,106.29)} 
    NET {} {} {} {} {} {n3879} {} { 0.000} { 0.000} {0.009} {2.552} { 0.105} { 0.101} {} {} {} 
    INST {U4261} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.113} { 0.109} {} {1} {(96.39,106.16) (96.56,106.53)} 
    NET {} {} {} {} {} {FE_PHN825_n647} {} { 0.000} { 0.000} {0.005} {1.562} { 0.113} { 0.109} {} {} {} 
    INST {FE_PHC825_n647} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.126} { 0.122} {} {1} {(95.06,104.41) (95.42,104.07)} 
    NET {} {} {} {} {} {FE_PHN292_n647} {} { 0.000} { 0.000} {0.004} {1.207} { 0.126} { 0.122} {} {} {} 
    INST {FE_PHC292_n647} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.144} { 0.140} {} {1} {(96.58,107.20) (96.96,106.83)} 
    NET {} {} {} {} {} {n647} {} { 0.000} { 0.000} {0.005} {1.663} { 0.144} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.059} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 769
PATH 770
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]12} {CK}
  ENDPT {x_reg_out_reg[3]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.006} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.020} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.014} {} { 0.090} { 0.086} {} {11} {(92.70,121.10) (96.19,120.87)} 
    NET {} {} {} {} {} {x_out[2><0><3]} {} { 0.000} { 0.000} {0.014} {13.730} { 0.091} { 0.086} {} {} {} 
    INST {U3867} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.110} { 0.106} {} {1} {(85.31,121.20) (84.99,121.07)} 
    NET {} {} {} {} {} {n3651} {} { 0.000} { 0.000} {0.012} {2.042} { 0.110} { 0.106} {} {} {} 
    INST {U3868} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.116} { 0.112} {} {1} {(85.75,122.95) (85.92,123.33)} 
    NET {} {} {} {} {} {n884} {} { 0.000} { 0.000} {0.005} {1.659} { 0.116} { 0.112} {} {} {} 
    INST {FE_PHC860_n884} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.130} { 0.126} {} {1} {(88.60,125.76) (88.96,126.09)} 
    NET {} {} {} {} {} {FE_PHN860_n884} {} { 0.000} { 0.000} {0.003} {1.036} { 0.130} { 0.126} {} {} {} 
    INST {FE_PHC352_n884} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.141} {} {1} {(87.08,125.76) (87.46,126.13)} 
    NET {} {} {} {} {} {FE_PHN352_n884} {} { 0.000} { 0.000} {0.005} {1.331} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.055} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.065} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 770
PATH 771
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]7} {CK}
  ENDPT {acc_reg_out_reg[15]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.001} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]7} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.006} {} { 0.058} { 0.054} {} {1} {(63.26,41.86) (66.36,41.88)} 
    NET {} {} {} {} {} {FE_PHN134_n5578} {} { 0.000} { 0.000} {0.006} {1.393} { 0.058} { 0.054} {} {} {} 
    INST {FE_PHC134_n5578} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.077} { 0.072} {} {1} {(66.37,38.95) (66.75,39.33)} 
    NET {} {} {} {} {} {n5578} {} { 0.000} { 0.000} {0.005} {1.434} { 0.077} { 0.072} {} {} {} 
    INST {FE_PHC106_n5578} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.022} { 0.000} {0.007} {} { 0.098} { 0.094} {} {2} {(66.94,41.76) (67.32,42.13)} 
    NET {} {} {} {} {} {FE_PHN106_n5578} {} { 0.000} { 0.000} {0.007} {3.483} { 0.098} { 0.094} {} {} {} 
    INST {FE_PHC123_n5578} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.111} { 0.107} {} {1} {(67.70,42.80) (68.06,42.47)} 
    NET {} {} {} {} {} {FE_PHN810_n5578} {} { 0.000} { 0.000} {0.003} {0.801} { 0.111} { 0.107} {} {} {} 
    INST {FE_PHC810_n5578} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.129} { 0.125} {} {1} {(68.27,42.80) (68.65,42.43)} 
    NET {} {} {} {} {} {FE_PHN123_n5578} {} { 0.000} { 0.000} {0.005} {1.797} { 0.129} { 0.125} {} {} {} 
    INST {U5105} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.009} { 0.000} {0.005} {} { 0.138} { 0.134} {} {1} {(67.45,42.80) (67.13,42.67)} 
    NET {} {} {} {} {} {n984} {} { 0.000} { 0.000} {0.005} {1.693} { 0.138} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.054} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 771
PATH 772
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]15} {CK}
  ENDPT {x_reg_out_reg[1]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.048} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.014} {} { 0.091} { 0.087} {} {11} {(98.78,27.86) (102.27,28.09)} 
    NET {} {} {} {} {} {x_out[2><3><1]} {} { 0.000} { 0.000} {0.014} {13.682} { 0.092} { 0.087} {} {} {} 
    INST {U3851} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.111} { 0.107} {} {1} {(97.28,26.00) (96.96,25.87)} 
    NET {} {} {} {} {} {n3643} {} { 0.000} { 0.000} {0.011} {1.918} { 0.111} { 0.107} {} {} {} 
    INST {U3852} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.117} { 0.112} {} {1} {(96.96,24.96) (97.13,25.33)} 
    NET {} {} {} {} {} {n814} {} { 0.000} { 0.000} {0.004} {1.615} { 0.117} { 0.112} {} {} {} 
    INST {FE_PHC869_n814} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.130} { 0.126} {} {1} {(101.14,23.21) (101.50,22.87)} 
    NET {} {} {} {} {} {FE_PHN869_n814} {} { 0.000} { 0.000} {0.003} {0.959} { 0.130} { 0.126} {} {} {} 
    INST {FE_PHC334_n814} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.147} { 0.142} {} {1} {(100.00,23.21) (100.38,22.83)} 
    NET {} {} {} {} {} {FE_PHN334_n814} {} { 0.000} { 0.000} {0.005} {1.421} { 0.147} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.057} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 772
PATH 773
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]12} {CK}
  ENDPT {weight_reg_reg[1]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.067} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.017} {-0.008} {0.029} {59.668} { 0.089} { 0.084} {} {} {} 
    INST {U4296} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.101} { 0.097} {} {1} {(90.06,111.75) (89.74,111.89)} 
    NET {} {} {} {} {} {n3905} {} { 0.000} { 0.000} {0.009} {1.793} { 0.101} { 0.097} {} {} {} 
    INST {U4297} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.108} { 0.103} {} {1} {(90.57,111.75) (90.40,112.13)} 
    NET {} {} {} {} {} {n646} {} { 0.000} { 0.000} {0.004} {0.819} { 0.108} { 0.103} {} {} {} 
    INST {FE_PHC771_n646} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.126} { 0.122} {} {1} {(90.69,111.75) (91.07,112.13)} 
    NET {} {} {} {} {} {FE_PHN771_n646} {} { 0.000} { 0.000} {0.005} {1.783} { 0.126} { 0.122} {} {} {} 
    INST {FE_PHC252_n646} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.145} { 0.141} {} {1} {(90.12,114.56) (90.50,114.93)} 
    NET {} {} {} {} {} {FE_PHN252_n646} {} { 0.000} { 0.000} {0.005} {1.842} { 0.145} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.004} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.055} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 773
PATH 774
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]8} {CK}
  ENDPT {weight_reg_reg[0]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.022} {-0.007} {0.030} {60.463} { 0.093} { 0.088} {} {} {} 
    INST {U4262} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.105} { 0.101} {} {1} {(99.56,107.20) (99.24,107.07)} 
    NET {} {} {} {} {} {n3880} {} { 0.000} { 0.000} {0.009} {1.870} { 0.105} { 0.101} {} {} {} 
    INST {U4263} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.112} { 0.108} {} {1} {(98.17,107.20) (98.00,106.83)} 
    NET {} {} {} {} {} {FE_PHN274_n695} {} { 0.000} { 0.000} {0.004} {0.922} { 0.112} { 0.108} {} {} {} 
    INST {FE_PHC274_n695} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.131} { 0.126} {} {1} {(98.29,107.20) (98.67,106.83)} 
    NET {} {} {} {} {} {n695} {} { 0.000} { 0.000} {0.005} {1.766} { 0.131} { 0.126} {} {} {} 
    INST {FE_PHC832_n695} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.144} { 0.140} {} {1} {(94.68,107.20) (95.04,106.87)} 
    NET {} {} {} {} {} {FE_PHN832_n695} {} { 0.000} { 0.000} {0.004} {1.662} { 0.144} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.059} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 774
PATH 775
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]12} {CK}
  ENDPT {x_reg_out_reg[6]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.018} {124.925} { 0.020} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.012} {} { 0.089} { 0.085} {} {10} {(82.67,121.10) (79.18,120.87)} 
    NET {} {} {} {} {} {x_out[3><0><6]} {} { 0.000} { 0.000} {0.012} {11.978} { 0.089} { 0.085} {} {} {} 
    INST {U3891} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.111} { 0.107} {} {1} {(81.00,124.01) (81.19,123.87)} 
    NET {} {} {} {} {} {n3663} {} { 0.000} { 0.000} {0.012} {1.972} { 0.111} { 0.107} {} {} {} 
    INST {U3892} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.116} { 0.112} {} {1} {(81.19,122.95) (81.36,123.33)} 
    NET {} {} {} {} {} {FE_PHN917_n881} {} { 0.000} { 0.000} {0.004} {1.382} { 0.116} { 0.112} {} {} {} 
    INST {FE_PHC917_n881} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.130} { 0.126} {} {1} {(80.62,122.95) (80.98,123.29)} 
    NET {} {} {} {} {} {FE_PHN344_n881} {} { 0.000} { 0.000} {0.003} {0.879} { 0.130} { 0.126} {} {} {} 
    INST {FE_PHC344_n881} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.141} {} {1} {(81.57,122.95) (81.95,123.33)} 
    NET {} {} {} {} {} {n881} {} { 0.000} { 0.000} {0.005} {1.335} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.055} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.065} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 775
PATH 776
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]12} {CK}
  ENDPT {weight_reg_reg[7]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.023} {-0.005} {0.033} {67.555} { 0.094} { 0.089} {} {} {} 
    INST {U4270} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.107} { 0.103} {} {1} {(86.84,114.56) (86.51,114.69)} 
    NET {} {} {} {} {} {n3884} {} { 0.000} { 0.000} {0.009} {2.030} { 0.107} { 0.103} {} {} {} 
    INST {U4271} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.115} { 0.111} {} {1} {(86.39,117.36) (86.22,117.73)} 
    NET {} {} {} {} {} {n640} {} { 0.000} { 0.000} {0.005} {1.535} { 0.115} { 0.111} {} {} {} 
    INST {FE_PHC849_n640} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.128} { 0.123} {} {1} {(90.50,118.41) (90.86,118.07)} 
    NET {} {} {} {} {} {FE_PHN849_n640} {} { 0.000} { 0.000} {0.004} {1.143} { 0.128} { 0.123} {} {} {} 
    INST {FE_PHC219_n640} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.146} { 0.141} {} {1} {(88.60,120.16) (88.98,120.53)} 
    NET {} {} {} {} {} {FE_PHN219_n640} {} { 0.000} { 0.000} {0.005} {1.470} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.055} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 776
PATH 777
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]1} {CK}
  ENDPT {weight_reg_reg[0]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.011} {-0.006} {0.028} {60.463} { 0.082} { 0.078} {} {} {} 
    INST {U4124} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.095} { 0.090} {} {1} {(36.48,93.20) (36.16,93.07)} 
    NET {} {} {} {} {} {n3800} {} { 0.000} { 0.000} {0.009} {1.761} { 0.095} { 0.090} {} {} {} 
    INST {U4125} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.103} { 0.098} {} {1} {(36.42,94.95) (36.25,95.33)} 
    NET {} {} {} {} {} {FE_PHN797_n783} {} { 0.000} { 0.000} {0.004} {1.430} { 0.103} { 0.098} {} {} {} 
    INST {FE_PHC797_n783} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} {-0.001} {0.005} {} { 0.120} { 0.116} {} {1} {(40.53,94.95) (40.91,95.33)} 
    NET {} {} {} {} {} {FE_PHN229_n783} {} { 0.000} { 0.000} {0.005} {1.604} { 0.120} { 0.116} {} {} {} 
    INST {FE_PHC229_n783} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.139} { 0.134} {} {1} {(36.54,94.95) (36.92,95.33)} 
    NET {} {} {} {} {} {n783} {} { 0.000} { 0.000} {0.005} {1.670} { 0.139} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.056} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.058} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 777
PATH 778
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><13]} {CK}
  ENDPT {result_reg_reg[1><13]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.001} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.016} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><13]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.079} { 0.075} {} {2} {(67.47,28.70) (63.98,28.46)} 
    NET {} {} {} {} {} {result_flat[29]} {} { 0.000} { 0.000} {0.007} {2.809} { 0.080} { 0.075} {} {} {} 
    INST {U5397} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.102} { 0.098} {} {1} {(65.49,30.55) (65.13,30.89)} 
    NET {} {} {} {} {} {FE_PHN1261_n698} {} { 0.000} { 0.000} {0.005} {1.449} { 0.102} { 0.098} {} {} {} 
    INST {FE_PHC1261_n698} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.122} { 0.117} {} {1} {(66.56,27.75) (66.94,28.13)} 
    NET {} {} {} {} {} {FE_PHN647_n698} {} { 0.000} { 0.000} {0.005} {1.906} { 0.122} { 0.117} {} {} {} 
    INST {FE_PHC647_n698} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.020} { 0.000} {0.006} {} { 0.141} { 0.137} {} {1} {(64.28,33.36) (64.66,33.73)} 
    NET {} {} {} {} {} {n698} {} { 0.000} { 0.000} {0.006} {2.141} { 0.141} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.054} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 778
PATH 779
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]10} {CK}
  ENDPT {acc_reg_out_reg[0]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.005} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]10} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.056} { 0.000} {0.015} {} { 0.073} { 0.069} {} {12} {(100.31,67.06) (103.42,67.08)} 
    NET {} {} {} {} {} {n1451} {} { 0.000} { 0.000} {0.015} {7.892} { 0.073} { 0.069} {} {} {} 
    INST {U2688} {A2} {R} {ZN} {F} {} {NOR2_X1} { 0.011} { 0.000} {0.008} {} { 0.084} { 0.079} {} {2} {(102.92,58.55) (102.73,58.93)} 
    NET {} {} {} {} {} {n2478} {} { 0.000} { 0.000} {0.008} {3.581} { 0.084} { 0.079} {} {} {} 
    INST {U2695} {A} {F} {Z} {F} {} {XOR2_X1} { 0.007} { 0.000} {0.005} {} { 0.091} { 0.087} {} {1} {(102.59,56.95) (103.19,57.32)} 
    NET {} {} {} {} {} {n2479} {} { 0.000} { 0.000} {0.005} {1.297} { 0.091} { 0.087} {} {} {} 
    INST {FE_PHC692_n2479} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.108} { 0.103} {} {1} {(103.61,52.95) (103.99,53.33)} 
    NET {} {} {} {} {} {FE_PHN692_n2479} {} { 0.000} { 0.000} {0.005} {1.199} { 0.108} { 0.103} {} {} {} 
    INST {FE_PHC1303_n2479} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.123} { 0.118} {} {1} {(102.66,54.01) (103.02,53.67)} 
    NET {} {} {} {} {} {FE_PHN1303_n2479} {} { 0.000} { 0.000} {0.004} {1.935} { 0.123} { 0.118} {} {} {} 
    INST {U2696} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.132} { 0.127} {} {1} {(103.61,51.20) (103.80,51.04)} 
    NET {} {} {} {} {} {n2482} {} { 0.000} { 0.000} {0.005} {1.777} { 0.132} { 0.127} {} {} {} 
    INST {U2699} {A1} {R} {ZN} {F} {} {NAND3_X1} { 0.011} { 0.000} {0.007} {} { 0.143} { 0.138} {} {1} {(103.30,50.16) (103.50,49.88)} 
    NET {} {} {} {} {} {n927} {} { 0.000} { 0.000} {0.007} {1.454} { 0.143} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.058} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.061} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 779
PATH 780
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]15} {CK}
  ENDPT {weight_reg_reg[5]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.018} {-0.007} {0.029} {64.507} { 0.089} { 0.084} {} {} {} 
    INST {U4215} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.102} { 0.097} {} {1} {(87.98,41.76) (87.65,41.89)} 
    NET {} {} {} {} {} {n3849} {} { 0.000} { 0.000} {0.009} {1.911} { 0.102} { 0.097} {} {} {} 
    INST {U4216} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.110} { 0.105} {} {1} {(87.72,40.01) (87.55,39.63)} 
    NET {} {} {} {} {} {n618} {} { 0.000} { 0.000} {0.005} {1.664} { 0.110} { 0.105} {} {} {} 
    INST {FE_PHC862_n618} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.123} { 0.118} {} {1} {(91.45,38.95) (91.81,39.29)} 
    NET {} {} {} {} {} {FE_PHN862_n618} {} { 0.000} { 0.000} {0.004} {1.047} { 0.123} { 0.118} {} {} {} 
    INST {FE_PHC260_n618} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.141} { 0.136} {} {1} {(89.74,38.95) (90.12,39.33)} 
    NET {} {} {} {} {} {FE_PHN260_n618} {} { 0.000} { 0.000} {0.005} {1.704} { 0.141} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.054} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 780
PATH 781
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]} {CK}
  ENDPT {acc_reg_out_reg[15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.003} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.017} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.004} {} { 0.074} { 0.069} {} {4} {(10.62,109.90) (14.11,109.67)} 
    NET {} {} {} {} {} {FE_PHN1327_acc_out_0__0__15} {} { 0.000} { 0.000} {0.004} {1.403} { 0.074} { 0.069} {} {} {} 
    INST {FE_PHC1327_acc_out_0__0__15} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.088} { 0.083} {} {1} {(13.55,108.95) (13.91,109.29)} 
    NET {} {} {} {} {} {acc_out[0><0><15]} {} { 0.000} { 0.000} {0.003} {0.753} { 0.088} { 0.083} {} {} {} 
    INST {FE_PHC1066_acc_out_0__0__15} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.015} {-0.001} {0.005} {} { 0.102} { 0.098} {} {1} {(14.12,108.95) (14.50,109.33)} 
    NET {} {} {} {} {} {FE_PHN1066_acc_out_0__0__15} {} { 0.000} { 0.000} {0.005} {1.277} { 0.102} { 0.098} {} {} {} 
    INST {FE_PHC466_acc_out_0__0__15} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.121} { 0.116} {} {1} {(14.69,111.75) (15.07,112.13)} 
    NET {} {} {} {} {} {FE_PHN466_acc_out_0__0__15} {} { 0.000} { 0.000} {0.006} {2.107} { 0.121} { 0.116} {} {} {} 
    INST {U4837} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.138} { 0.133} {} {1} {(13.93,111.75) (14.12,112.13)} 
    NET {} {} {} {} {} {n4522} {} { 0.000} { 0.000} {0.008} {1.999} { 0.138} { 0.133} {} {} {} 
    INST {U4838} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.143} { 0.138} {} {1} {(12.86,111.75) (12.69,112.13)} 
    NET {} {} {} {} {} {n1152} {} { 0.000} { 0.000} {0.003} {1.465} { 0.143} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.056} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 781
PATH 782
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]11} {CK}
  ENDPT {x_reg_out_reg[4]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.002} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.016} {132.770} { 0.013} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.075} { 0.000} {0.018} {} { 0.088} { 0.083} {} {11} {(40.45,34.30) (43.94,34.06)} 
    NET {} {} {} {} {} {x_out[1><3><4]} {} { 0.001} { 0.000} {0.018} {18.072} { 0.089} { 0.084} {} {} {} 
    INST {U3795} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.110} { 0.105} {} {1} {(97.47,33.36) (97.79,33.49)} 
    NET {} {} {} {} {} {n3615} {} { 0.000} { 0.000} {0.012} {1.944} { 0.110} { 0.105} {} {} {} 
    INST {U3796} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.116} { 0.112} {} {1} {(98.86,33.36) (99.03,33.73)} 
    NET {} {} {} {} {} {n907} {} { 0.000} { 0.000} {0.005} {2.259} { 0.116} { 0.112} {} {} {} 
    INST {FE_PHC843_n907} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} {-0.001} {0.004} {} { 0.130} { 0.126} {} {1} {(92.21,31.61) (92.57,31.27)} 
    NET {} {} {} {} {} {FE_PHN843_n907} {} { 0.000} { 0.000} {0.004} {1.826} { 0.130} { 0.126} {} {} {} 
    INST {FE_PHC331_n907} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.141} {} {1} {(97.91,31.61) (98.29,31.23)} 
    NET {} {} {} {} {} {FE_PHN331_n907} {} { 0.000} { 0.000} {0.005} {1.238} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.058} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 782
PATH 783
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]15} {CK}
  ENDPT {x_reg_out_reg[3]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.020} { 0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.013} {} { 0.090} { 0.085} {} {10} {(98.78,30.66) (102.27,30.89)} 
    NET {} {} {} {} {} {x_out[2><3><3]} {} { 0.000} { 0.000} {0.013} {12.021} { 0.090} { 0.085} {} {} {} 
    INST {U3783} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.109} { 0.105} {} {1} {(97.67,28.80) (97.34,28.67)} 
    NET {} {} {} {} {} {n3609} {} { 0.000} { 0.000} {0.012} {2.104} { 0.109} { 0.105} {} {} {} 
    INST {U3784} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.115} { 0.111} {} {1} {(95.13,28.80) (94.96,28.43)} 
    NET {} {} {} {} {} {n812} {} { 0.000} { 0.000} {0.005} {1.912} { 0.115} { 0.111} {} {} {} 
    INST {FE_PHC870_n812} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.130} { 0.125} {} {1} {(93.35,20.41) (93.71,20.07)} 
    NET {} {} {} {} {} {FE_PHN870_n812} {} { 0.000} { 0.000} {0.004} {1.445} { 0.130} { 0.125} {} {} {} 
    INST {FE_PHC245_n812} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.142} {} {1} {(94.68,24.96) (95.06,25.33)} 
    NET {} {} {} {} {} {FE_PHN245_n812} {} { 0.000} { 0.000} {0.005} {1.419} { 0.146} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.058} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 783
PATH 784
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]4} {CK}
  ENDPT {weight_reg_reg[1]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.015} {-0.008} {0.029} {59.668} { 0.086} { 0.081} {} {} {} 
    INST {U4097} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.099} { 0.094} {} {1} {(52.26,108.95) (51.93,109.09)} 
    NET {} {} {} {} {} {n3785} {} { 0.000} { 0.000} {0.009} {1.988} { 0.099} { 0.094} {} {} {} 
    INST {U4098} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.107} { 0.102} {} {1} {(50.86,108.95) (50.69,109.33)} 
    NET {} {} {} {} {} {n742} {} { 0.000} { 0.000} {0.004} {1.295} { 0.107} { 0.102} {} {} {} 
    INST {FE_PHC922_n742} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.119} { 0.114} {} {1} {(50.22,110.00) (50.58,109.67)} 
    NET {} {} {} {} {} {FE_PHN922_n742} {} { 0.000} { 0.000} {0.003} {1.006} { 0.119} { 0.114} {} {} {} 
    INST {FE_PHC220_n742} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.137} { 0.132} {} {1} {(50.98,108.95) (51.36,109.33)} 
    NET {} {} {} {} {} {FE_PHN220_n742} {} { 0.000} { 0.000} {0.005} {1.438} { 0.137} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.055} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 784
PATH 785
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]15} {CK}
  ENDPT {acc_reg_out_reg[15]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {global_state_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.007}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} { 0.001} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {global_state_reg[1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.100} { 0.000} {0.042} {} { 0.112} { 0.107} {} {15} {(74.31,50.26) (70.82,50.50)} 
    NET {} {} {} {} {} {global_state[1]} {} { 0.002} { 0.000} {0.042} {44.242} { 0.114} { 0.109} {} {} {} 
    INST {U5366} {A1} {F} {ZN} {R} {} {OAI22_X1} { 0.027} { 0.000} {0.010} {} { 0.141} { 0.137} {} {1} {(69.73,42.80) (69.86,42.67)} 
    NET {} {} {} {} {} {n792} {} { 0.000} { 0.000} {0.010} {2.002} { 0.141} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.054} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 785
PATH 786
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]5} {CK}
  ENDPT {weight_reg_reg[6]5} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[6]} {R} {} {} {preload_data[6]} {} {} {} {0.002} {67.045} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[6]} {} { 0.015} {-0.009} {0.031} {67.045} { 0.086} { 0.081} {} {} {} 
    INST {U4011} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.005} {} { 0.099} { 0.094} {} {1} {(58.72,100.56) (58.39,100.69)} 
    NET {} {} {} {} {} {n3738} {} { 0.000} { 0.000} {0.005} {1.833} { 0.099} { 0.094} {} {} {} 
    INST {U4012} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.105} { 0.100} {} {1} {(60.29,100.56) (60.46,100.93)} 
    NET {} {} {} {} {} {n729} {} { 0.000} { 0.000} {0.004} {1.701} { 0.105} { 0.100} {} {} {} 
    INST {FE_PHC403_n729} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.122} { 0.117} {} {1} {(61.62,101.61) (61.98,101.26)} 
    NET {} {} {} {} {} {FE_PHN403_n729} {} { 0.000} { 0.000} {0.004} {0.801} { 0.122} { 0.117} {} {} {} 
    INST {FE_PHC1088_n729} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.140} { 0.135} {} {1} {(62.57,101.61) (62.95,101.23)} 
    NET {} {} {} {} {} {FE_PHN1088_n729} {} { 0.000} { 0.000} {0.005} {1.514} { 0.140} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.055} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 786
PATH 787
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]12} {CK}
  ENDPT {acc_reg_out_reg[15]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.001} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.017} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.074} { 0.069} {} {4} {(72.41,95.06) (68.92,95.30)} 
    NET {} {} {} {} {} {acc_out[3><0><15]} {} { 0.000} { 0.000} {0.005} {1.521} { 0.074} { 0.069} {} {} {} 
    INST {FE_PHC921_acc_out_3__0__15} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.088} { 0.083} {} {1} {(69.79,100.56) (70.15,100.89)} 
    NET {} {} {} {} {} {FE_PHN921_acc_out_3__0__15} {} { 0.000} { 0.000} {0.003} {1.244} { 0.088} { 0.083} {} {} {} 
    INST {FE_PHC518_acc_out_3__0__15} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.105} { 0.100} {} {1} {(68.84,97.75) (69.22,98.13)} 
    NET {} {} {} {} {} {FE_PHN518_acc_out_3__0__15} {} { 0.000} { 0.000} {0.005} {1.729} { 0.105} { 0.100} {} {} {} 
    INST {U5239} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.122} { 0.117} {} {1} {(69.60,97.75) (69.79,98.13)} 
    NET {} {} {} {} {} {n5178} {} { 0.000} { 0.000} {0.008} {1.922} { 0.122} { 0.117} {} {} {} 
    INST {U5240} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.003} {} { 0.126} { 0.121} {} {1} {(69.29,96.00) (69.12,95.63)} 
    NET {} {} {} {} {} {FE_PHN725_n864} {} { 0.000} { 0.000} {0.003} {1.009} { 0.126} { 0.121} {} {} {} 
    INST {FE_PHC725_n864} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.142} { 0.138} {} {1} {(68.46,96.00) (68.84,95.63)} 
    NET {} {} {} {} {} {n864} {} { 0.000} { 0.000} {0.005} {1.607} { 0.142} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.055} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 787
PATH 788
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]14} {CK}
  ENDPT {x_reg_out_reg[5]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.005} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.014} {} { 0.088} { 0.083} {} {11} {(96.70,69.86) (100.18,70.09)} 
    NET {} {} {} {} {} {x_out[2><2><5]} {} { 0.000} { 0.000} {0.014} {14.112} { 0.089} { 0.084} {} {} {} 
    INST {U3923} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.108} { 0.103} {} {1} {(91.20,66.95) (90.88,67.09)} 
    NET {} {} {} {} {} {n3681} {} { 0.000} { 0.000} {0.011} {1.873} { 0.108} { 0.103} {} {} {} 
    INST {U3924} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.113} { 0.108} {} {1} {(91.83,66.95) (92.00,67.33)} 
    NET {} {} {} {} {} {FE_PHN878_n834} {} { 0.000} { 0.000} {0.004} {1.346} { 0.113} { 0.108} {} {} {} 
    INST {FE_PHC878_n834} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.127} { 0.122} {} {1} {(89.36,68.00) (89.72,67.67)} 
    NET {} {} {} {} {} {n834} {} { 0.000} { 0.000} {0.004} {1.372} { 0.127} { 0.122} {} {} {} 
    INST {FE_PHC360_n834} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.143} { 0.138} {} {1} {(92.21,66.95) (92.59,67.33)} 
    NET {} {} {} {} {} {FE_PHN360_n834} {} { 0.000} { 0.000} {0.005} {1.324} { 0.143} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.059} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 788
PATH 789
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]8} {CK}
  ENDPT {x_reg_out_reg[1]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.003} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.018} {} { 0.089} { 0.084} {} {11} {(41.79,115.50) (45.27,115.27)} 
    NET {} {} {} {} {} {x_out[1><0><1]} {} { 0.001} { 0.000} {0.018} {17.475} { 0.090} { 0.085} {} {} {} 
    INST {U3845} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.111} { 0.106} {} {1} {(91.77,117.36) (92.09,117.49)} 
    NET {} {} {} {} {} {n3640} {} { 0.000} { 0.000} {0.012} {1.979} { 0.111} { 0.106} {} {} {} 
    INST {U3846} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.116} { 0.111} {} {1} {(92.97,117.36) (93.14,117.73)} 
    NET {} {} {} {} {} {n982} {} { 0.000} { 0.000} {0.004} {1.143} { 0.116} { 0.111} {} {} {} 
    INST {FE_PHC1308_n982} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.130} { 0.125} {} {1} {(93.92,117.36) (94.28,117.69)} 
    NET {} {} {} {} {} {FE_PHN1308_n982} {} { 0.000} { 0.000} {0.003} {1.086} { 0.130} { 0.125} {} {} {} 
    INST {FE_PHC326_n982} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.141} {} {1} {(92.40,118.41) (92.78,118.03)} 
    NET {} {} {} {} {} {FE_PHN326_n982} {} { 0.000} { 0.000} {0.005} {1.325} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.059} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 789
PATH 790
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]2} {CK}
  ENDPT {acc_reg_out_reg[0]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.002} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.009} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]2} {CK} {R} {Q} {R} {} {DFFS_X1} { 0.065} { 0.000} {0.015} {} { 0.074} { 0.069} {} {12} {(36.30,65.27) (34.43,64.86)} 
    NET {} {} {} {} {} {n5485} {} { 0.000} { 0.000} {0.015} {9.643} { 0.074} { 0.069} {} {} {} 
    INST {U3661} {A2} {R} {ZN} {F} {} {NOR2_X1} { 0.011} { 0.000} {0.008} {} { 0.085} { 0.080} {} {1} {(38.82,56.80) (39.01,56.43)} 
    NET {} {} {} {} {} {n3544} {} { 0.000} { 0.000} {0.008} {3.700} { 0.085} { 0.080} {} {} {} 
    INST {U3675} {A} {F} {S} {F} {} {HA_X1} { 0.002} { 0.000} {0.006} {} { 0.087} { 0.082} {} {2} {(38.79,54.01) (39.08,53.77)} 
    NET {} {} {} {} {} {n3545} {} { 0.000} { 0.000} {0.006} {2.152} { 0.087} { 0.082} {} {} {} 
    INST {FE_PHC688_n3545} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.104} { 0.099} {} {1} {(32.74,50.16) (33.12,50.53)} 
    NET {} {} {} {} {} {FE_PHN688_n3545} {} { 0.000} { 0.000} {0.005} {1.431} { 0.104} { 0.099} {} {} {} 
    INST {FE_PHC1277_n3545} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.120} { 0.115} {} {1} {(30.84,52.95) (31.20,53.29)} 
    NET {} {} {} {} {} {FE_PHN1277_n3545} {} { 0.000} { 0.000} {0.004} {2.116} { 0.120} { 0.115} {} {} {} 
    INST {U3676} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.129} { 0.124} {} {1} {(33.76,50.16) (33.57,50.33)} 
    NET {} {} {} {} {} {n3549} {} { 0.000} { 0.000} {0.005} {1.777} { 0.129} { 0.124} {} {} {} 
    INST {U3679} {A1} {R} {ZN} {F} {} {NAND3_X1} { 0.011} { 0.000} {0.007} {} { 0.139} { 0.134} {} {1} {(32.93,48.41) (32.73,48.68)} 
    NET {} {} {} {} {} {n1119} {} { 0.000} { 0.000} {0.007} {1.374} { 0.139} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.055} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 790
PATH 791
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]8} {CK}
  ENDPT {acc_reg_out_reg[1]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.005} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.019} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]8} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.056} { 0.000} {0.014} {} { 0.076} { 0.071} {} {12} {(96.12,109.06) (99.23,109.08)} 
    NET {} {} {} {} {} {n5453} {} { 0.000} { 0.000} {0.014} {7.835} { 0.076} { 0.071} {} {} {} 
    INST {U3686} {B2} {R} {ZN} {F} {} {OAI22_X1} { 0.016} { 0.000} {0.007} {} { 0.091} { 0.086} {} {1} {(97.03,115.61) (96.65,115.47)} 
    NET {} {} {} {} {} {n3575} {} { 0.000} { 0.000} {0.007} {3.723} { 0.091} { 0.086} {} {} {} 
    INST {U3720} {A} {F} {S} {F} {} {HA_X1} { 0.001} { 0.000} {0.007} {} { 0.093} { 0.088} {} {2} {(97.69,111.75) (97.98,111.99)} 
    NET {} {} {} {} {} {n3557} {} { 0.000} { 0.000} {0.007} {2.502} { 0.093} { 0.088} {} {} {} 
    INST {U3688} {A1} {F} {ZN} {R} {} {AOI22_X1} { 0.012} { 0.000} {0.008} {} { 0.105} { 0.100} {} {1} {(98.05,106.26) (97.91,106.53)} 
    NET {} {} {} {} {} {n3558} {} { 0.000} { 0.000} {0.008} {1.882} { 0.105} { 0.100} {} {} {} 
    INST {U3689} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.110} { 0.105} {} {1} {(97.22,106.16) (97.05,106.53)} 
    NET {} {} {} {} {} {FE_PHN1300_n974} {} { 0.000} { 0.000} {0.004} {1.757} { 0.110} { 0.105} {} {} {} 
    INST {FE_PHC1300_n974} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.128} { 0.123} {} {1} {(92.02,106.16) (92.40,106.53)} 
    NET {} {} {} {} {} {FE_PHN720_n974} {} { 0.000} { 0.000} {0.006} {1.858} { 0.128} { 0.123} {} {} {} 
    INST {FE_PHC720_n974} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.145} { 0.140} {} {1} {(97.15,107.20) (97.53,106.83)} 
    NET {} {} {} {} {} {n974} {} { 0.000} { 0.000} {0.005} {1.506} { 0.145} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.059} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 791
PATH 792
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]9} {CK}
  ENDPT {weight_reg_reg[3]9} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.023} {-0.003} {0.028} {58.889} { 0.094} { 0.089} {} {} {} 
    INST {U4213} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.106} { 0.101} {} {1} {(101.27,98.81) (101.59,98.67)} 
    NET {} {} {} {} {} {n3846} {} { 0.000} { 0.000} {0.009} {1.799} { 0.106} { 0.101} {} {} {} 
    INST {U4214} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.115} { 0.110} {} {1} {(100.83,98.81) (100.66,98.43)} 
    NET {} {} {} {} {} {n684} {} { 0.000} { 0.000} {0.005} {1.875} { 0.115} { 0.110} {} {} {} 
    INST {FE_PHC889_n684} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.127} { 0.123} {} {1} {(99.43,103.36) (99.79,103.69)} 
    NET {} {} {} {} {} {FE_PHN889_n684} {} { 0.000} { 0.000} {0.004} {1.244} { 0.127} { 0.123} {} {} {} 
    INST {FE_PHC267_n684} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.145} { 0.140} {} {1} {(100.95,101.61) (101.33,101.23)} 
    NET {} {} {} {} {} {FE_PHN267_n684} {} { 0.000} { 0.000} {0.005} {1.420} { 0.145} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.059} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 792
PATH 793
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]15} {CK}
  ENDPT {weight_reg_reg[0]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.023} {-0.007} {0.030} {60.463} { 0.094} { 0.089} {} {} {} 
    INST {U4185} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.107} { 0.102} {} {1} {(93.67,36.16) (93.35,36.29)} 
    NET {} {} {} {} {} {n3832} {} { 0.000} { 0.000} {0.009} {1.936} { 0.107} { 0.102} {} {} {} 
    INST {U4186} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.115} { 0.110} {} {1} {(93.54,33.36) (93.71,33.73)} 
    NET {} {} {} {} {} {n623} {} { 0.000} { 0.000} {0.005} {1.668} { 0.115} { 0.110} {} {} {} 
    INST {FE_PHC866_n623} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.128} { 0.123} {} {1} {(90.31,31.61) (90.67,31.27)} 
    NET {} {} {} {} {} {FE_PHN866_n623} {} { 0.000} { 0.000} {0.004} {1.376} { 0.128} { 0.123} {} {} {} 
    INST {FE_PHC208_n623} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.146} { 0.141} {} {1} {(94.87,33.36) (95.25,33.73)} 
    NET {} {} {} {} {} {FE_PHN208_n623} {} { 0.000} { 0.000} {0.005} {1.492} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.034} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.058} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 793
PATH 794
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]13} {CK}
  ENDPT {x_reg_out_reg[1]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.019} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.005} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.012} {} { 0.085} { 0.080} {} {10} {(94.45,87.50) (90.96,87.27)} 
    NET {} {} {} {} {} {x_out[3><1><1]} {} { 0.000} { 0.000} {0.012} {11.500} { 0.085} { 0.080} {} {} {} 
    INST {U3750} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.107} { 0.102} {} {1} {(93.16,89.36) (93.35,89.49)} 
    NET {} {} {} {} {} {n3593} {} { 0.000} { 0.000} {0.012} {1.911} { 0.107} { 0.102} {} {} {} 
    INST {U3751} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.112} { 0.107} {} {1} {(92.21,89.36) (92.38,89.73)} 
    NET {} {} {} {} {} {n862} {} { 0.000} { 0.000} {0.004} {1.059} { 0.112} { 0.107} {} {} {} 
    INST {FE_PHC926_n862} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.126} { 0.121} {} {1} {(91.64,89.36) (92.00,89.69)} 
    NET {} {} {} {} {} {FE_PHN926_n862} {} { 0.000} { 0.000} {0.004} {1.482} { 0.126} { 0.121} {} {} {} 
    INST {FE_PHC342_n862} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.143} { 0.138} {} {1} {(93.35,90.41) (93.73,90.03)} 
    NET {} {} {} {} {} {FE_PHN342_n862} {} { 0.000} { 0.000} {0.005} {1.553} { 0.143} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.059} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 794
PATH 795
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]1} {CK}
  ENDPT {weight_reg_reg[7]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.019} {-0.005} {0.033} {67.555} { 0.090} { 0.085} {} {} {} 
    INST {U4126} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.103} { 0.098} {} {1} {(35.91,100.56) (35.59,100.69)} 
    NET {} {} {} {} {} {n3801} {} { 0.000} { 0.000} {0.009} {2.005} { 0.103} { 0.098} {} {} {} 
    INST {U4127} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.111} { 0.106} {} {1} {(34.14,100.56) (33.97,100.93)} 
    NET {} {} {} {} {} {n776} {} { 0.000} { 0.000} {0.005} {1.866} { 0.111} { 0.106} {} {} {} 
    INST {FE_PHC872_n776} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.124} { 0.119} {} {1} {(29.89,103.36) (30.25,103.69)} 
    NET {} {} {} {} {} {FE_PHN872_n776} {} { 0.000} { 0.000} {0.003} {1.024} { 0.124} { 0.119} {} {} {} 
    INST {FE_PHC239_n776} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.141} { 0.136} {} {1} {(31.03,103.36) (31.41,103.73)} 
    NET {} {} {} {} {} {FE_PHN239_n776} {} { 0.000} { 0.000} {0.005} {1.323} { 0.141} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.057} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.060} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 795
PATH 796
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]7} {CK}
  ENDPT {acc_reg_out_reg[0]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.001} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.016} {132.770} { 0.013} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]7} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.057} { 0.000} {0.015} {} { 0.070} { 0.065} {} {12} {(40.65,33.46) (43.76,33.48)} 
    NET {} {} {} {} {} {n1439} {} { 0.000} { 0.000} {0.015} {8.025} { 0.070} { 0.065} {} {} {} 
    INST {U3324} {A2} {R} {ZN} {F} {} {NOR2_X1} { 0.011} { 0.000} {0.008} {} { 0.081} { 0.076} {} {2} {(43.00,27.75) (43.19,28.13)} 
    NET {} {} {} {} {} {n3188} {} { 0.000} { 0.000} {0.008} {3.683} { 0.081} { 0.076} {} {} {} 
    INST {U3342} {A} {F} {Z} {F} {} {XOR2_X1} { 0.009} { 0.000} {0.006} {} { 0.089} { 0.084} {} {1} {(43.49,24.82) (44.09,24.44)} 
    NET {} {} {} {} {} {n3189} {} { 0.000} { 0.000} {0.006} {1.762} { 0.089} { 0.084} {} {} {} 
    INST {FE_PHC691_n3189} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.106} { 0.101} {} {1} {(43.76,17.61) (44.14,17.23)} 
    NET {} {} {} {} {} {FE_PHN691_n3189} {} { 0.000} { 0.000} {0.004} {1.060} { 0.106} { 0.101} {} {} {} 
    INST {FE_PHC1313_n3189} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.121} { 0.116} {} {1} {(44.90,17.61) (45.26,17.27)} 
    NET {} {} {} {} {} {FE_PHN1313_n3189} {} { 0.000} { 0.000} {0.004} {1.741} { 0.121} { 0.116} {} {} {} 
    INST {U3343} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.129} { 0.124} {} {1} {(44.33,17.61) (44.52,17.43)} 
    NET {} {} {} {} {} {n3192} {} { 0.000} { 0.000} {0.005} {1.685} { 0.129} { 0.124} {} {} {} 
    INST {U3345} {A1} {R} {ZN} {F} {} {NAND3_X1} { 0.011} { 0.000} {0.007} {} { 0.140} { 0.135} {} {1} {(44.78,16.55) (44.98,16.28)} 
    NET {} {} {} {} {} {n999} {} { 0.000} { 0.000} {0.007} {1.568} { 0.140} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.056} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 796
PATH 797
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]} {CK}
  ENDPT {acc_reg_out_reg[2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.019} {} { 0.074} { 0.069} {} {17} {(41.62,111.86) (38.52,111.88)} 
    NET {} {} {} {} {} {n5424} {} { 0.001} { 0.000} {0.019} {14.729} { 0.075} { 0.070} {} {} {} 
    INST {U3695} {A2} {F} {ZN} {R} {} {NOR2_X1} { 0.024} { 0.000} {0.014} {} { 0.099} { 0.094} {} {1} {(32.05,108.95) (31.86,109.33)} 
    NET {} {} {} {} {} {n3712} {} { 0.000} { 0.000} {0.014} {3.762} { 0.099} { 0.094} {} {} {} 
    INST {U3969} {B} {R} {S} {R} {} {FA_X1} { 0.027} { 0.000} {0.006} {} { 0.126} { 0.121} {} {2} {(32.00,107.10) (33.48,106.88)} 
    NET {} {} {} {} {} {n3563} {} { 0.000} { 0.000} {0.006} {1.911} { 0.126} { 0.121} {} {} {} 
    INST {U3700} {A1} {R} {ZN} {F} {} {AOI22_X1} { 0.009} { 0.000} {0.006} {} { 0.135} { 0.130} {} {1} {(32.87,106.26) (33.00,106.53)} 
    NET {} {} {} {} {} {n3564} {} { 0.000} { 0.000} {0.006} {1.728} { 0.135} { 0.130} {} {} {} 
    INST {U3701} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.142} { 0.136} {} {1} {(32.05,106.16) (31.88,106.53)} 
    NET {} {} {} {} {} {n1165} {} { 0.000} { 0.000} {0.004} {1.289} { 0.142} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.057} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.060} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 797
PATH 798
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]1} {CK}
  ENDPT {weight_reg_reg[3]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.016} {-0.003} {0.028} {58.889} { 0.087} { 0.081} {} {} {} 
    INST {U4130} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.099} { 0.094} {} {1} {(34.59,98.81) (34.26,98.67)} 
    NET {} {} {} {} {} {n3803} {} { 0.000} { 0.000} {0.009} {1.889} { 0.099} { 0.094} {} {} {} 
    INST {U4131} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.108} { 0.102} {} {1} {(35.40,98.81) (35.57,98.43)} 
    NET {} {} {} {} {} {n780} {} { 0.000} { 0.000} {0.005} {1.670} { 0.108} { 0.102} {} {} {} 
    INST {FE_PHC838_n780} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.122} { 0.117} {} {1} {(40.91,100.56) (41.27,100.89)} 
    NET {} {} {} {} {} {FE_PHN838_n780} {} { 0.000} { 0.000} {0.005} {2.443} { 0.122} { 0.117} {} {} {} 
    INST {FE_PHC246_n780} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.141} { 0.136} {} {1} {(34.83,98.81) (35.21,98.43)} 
    NET {} {} {} {} {} {FE_PHN246_n780} {} { 0.000} { 0.000} {0.005} {1.545} { 0.141} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.057} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 798
PATH 799
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]11} {CK}
  ENDPT {x_reg_out_reg[6]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.001} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.013} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.075} { 0.000} {0.018} {} { 0.088} { 0.082} {} {11} {(44.26,39.06) (47.74,39.30)} 
    NET {} {} {} {} {} {x_out[1><3><6]} {} { 0.001} { 0.000} {0.018} {18.237} { 0.089} { 0.084} {} {} {} 
    INST {U3917} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.110} { 0.104} {} {1} {(95.38,38.95) (95.70,39.09)} 
    NET {} {} {} {} {} {n3677} {} { 0.000} { 0.000} {0.012} {1.903} { 0.110} { 0.104} {} {} {} 
    INST {U3918} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.115} { 0.110} {} {1} {(96.58,38.95) (96.75,39.33)} 
    NET {} {} {} {} {} {n905} {} { 0.000} { 0.000} {0.005} {1.668} { 0.115} { 0.110} {} {} {} 
    INST {FE_PHC861_n905} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.130} { 0.124} {} {1} {(92.40,38.95) (92.76,39.29)} 
    NET {} {} {} {} {} {FE_PHN861_n905} {} { 0.000} { 0.000} {0.004} {1.295} { 0.130} { 0.124} {} {} {} 
    INST {FE_PHC254_n905} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.141} {} {1} {(94.68,38.95) (95.06,39.33)} 
    NET {} {} {} {} {} {FE_PHN254_n905} {} { 0.000} { 0.000} {0.005} {1.449} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.058} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 799
PATH 800
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]13} {CK}
  ENDPT {x_reg_out_reg[5]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.001} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.018} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.012} {} { 0.086} { 0.081} {} {10} {(79.41,93.10) (82.89,92.86)} 
    NET {} {} {} {} {} {x_out[3><1><5]} {} { 0.000} { 0.000} {0.012} {11.563} { 0.087} { 0.081} {} {} {} 
    INST {U3893} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.012} {} { 0.109} { 0.103} {} {1} {(84.42,94.95) (84.61,95.09)} 
    NET {} {} {} {} {} {n3664} {} { 0.000} { 0.000} {0.012} {1.961} { 0.109} { 0.103} {} {} {} 
    INST {U3894} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.004} {} { 0.113} { 0.107} {} {1} {(83.54,94.95) (83.37,95.33)} 
    NET {} {} {} {} {} {n858} {} { 0.000} { 0.000} {0.004} {0.884} { 0.113} { 0.107} {} {} {} 
    INST {FE_PHC313_n858} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.130} { 0.124} {} {1} {(83.66,94.95) (84.04,95.33)} 
    NET {} {} {} {} {} {FE_PHN313_n858} {} { 0.000} { 0.000} {0.005} {1.658} { 0.130} { 0.124} {} {} {} 
    INST {FE_PHC933_n858} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.144} { 0.139} {} {1} {(78.72,93.20) (79.08,92.87)} 
    NET {} {} {} {} {} {FE_PHN933_n858} {} { 0.000} { 0.000} {0.004} {1.285} { 0.144} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.055} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.062} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 800
PATH 801
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]4} {CK}
  ENDPT {weight_reg_reg[0]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.016} {-0.007} {0.029} {60.463} { 0.087} { 0.081} {} {} {} 
    INST {U4075} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.099} { 0.094} {} {1} {(51.50,107.20) (51.17,107.07)} 
    NET {} {} {} {} {} {n3773} {} { 0.000} { 0.000} {0.009} {1.802} { 0.099} { 0.094} {} {} {} 
    INST {U4076} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.106} { 0.101} {} {1} {(50.29,107.20) (50.12,106.83)} 
    NET {} {} {} {} {} {FE_PHN949_n743} {} { 0.000} { 0.000} {0.004} {1.189} { 0.106} { 0.101} {} {} {} 
    INST {FE_PHC949_n743} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.119} { 0.114} {} {1} {(49.65,110.00) (50.01,109.67)} 
    NET {} {} {} {} {} {n743} {} { 0.000} { 0.000} {0.004} {1.417} { 0.119} { 0.114} {} {} {} 
    INST {FE_PHC213_n743} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.137} { 0.132} {} {1} {(49.27,106.16) (49.65,106.53)} 
    NET {} {} {} {} {} {FE_PHN213_n743} {} { 0.000} { 0.000} {0.005} {1.371} { 0.137} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.055} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 801
PATH 802
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]7} {CK}
  ENDPT {x_reg_out_reg[5]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.001} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.016} {132.770} { 0.013} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.013} {} { 0.082} { 0.077} {} {11} {(39.73,36.26) (36.24,36.49)} 
    NET {} {} {} {} {} {x_out[0><3><5]} {} { 0.000} { 0.000} {0.013} {12.093} { 0.082} { 0.077} {} {} {} 
    INST {U3743} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.101} { 0.096} {} {1} {(39.90,37.20) (40.22,37.07)} 
    NET {} {} {} {} {} {n3591} {} { 0.000} { 0.000} {0.011} {1.869} { 0.101} { 0.096} {} {} {} 
    INST {U3744} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.107} { 0.102} {} {1} {(41.10,37.20) (41.27,36.83)} 
    NET {} {} {} {} {} {n1002} {} { 0.000} { 0.000} {0.005} {2.059} { 0.107} { 0.102} {} {} {} 
    INST {FE_PHC859_n1002} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.123} { 0.117} {} {1} {(40.53,42.80) (40.89,42.47)} 
    NET {} {} {} {} {} {FE_PHN859_n1002} {} { 0.000} { 0.000} {0.004} {2.255} { 0.123} { 0.117} {} {} {} 
    INST {FE_PHC253_n1002} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.139} { 0.134} {} {1} {(39.39,34.41) (39.77,34.03)} 
    NET {} {} {} {} {} {FE_PHN253_n1002} {} { 0.000} { 0.000} {0.005} {1.329} { 0.139} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.056} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 802
PATH 803
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]4} {CK}
  ENDPT {acc_reg_out_reg[1]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.015} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.074} { 0.069} {} {2} {(40.27,106.26) (43.75,106.50)} 
    NET {} {} {} {} {} {acc_out[1><0><1]} {} { 0.000} { 0.000} {0.006} {3.492} { 0.074} { 0.069} {} {} {} 
    INST {U3926} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.091} { 0.086} {} {1} {(42.62,107.20) (42.81,106.83)} 
    NET {} {} {} {} {} {n3685} {} { 0.000} { 0.000} {0.008} {1.983} { 0.091} { 0.086} {} {} {} 
    INST {U3927} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.096} { 0.091} {} {1} {(41.74,107.20) (41.57,106.83)} 
    NET {} {} {} {} {} {FE_PHN1326_n1070} {} { 0.000} { 0.000} {0.003} {1.392} { 0.096} { 0.091} {} {} {} 
    INST {FE_PHC1326_n1070} {A} {F} {Z} {F} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.109} { 0.104} {} {1} {(43.38,108.95) (43.74,109.29)} 
    NET {} {} {} {} {} {FE_PHN1311_n1070} {} { 0.000} { 0.000} {0.003} {1.013} { 0.109} { 0.104} {} {} {} 
    INST {FE_PHC1311_n1070} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.015} { 0.000} {0.004} {} { 0.124} { 0.119} {} {1} {(42.81,108.95) (43.19,109.33)} 
    NET {} {} {} {} {} {FE_PHN721_n1070} {} { 0.000} { 0.000} {0.004} {1.005} { 0.124} { 0.119} {} {} {} 
    INST {FE_PHC721_n1070} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.141} { 0.136} {} {1} {(41.86,107.20) (42.24,106.83)} 
    NET {} {} {} {} {} {n1070} {} { 0.000} { 0.000} {0.005} {1.439} { 0.141} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.057} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.017} {131.838} { 0.059} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 803
PATH 804
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]13} {CK}
  ENDPT {weight_reg_reg[5]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.021} {-0.007} {0.029} {64.507} { 0.092} { 0.086} {} {} {} 
    INST {U4221} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.104} { 0.099} {} {1} {(90.83,86.56) (90.50,86.69)} 
    NET {} {} {} {} {} {n3856} {} { 0.000} { 0.000} {0.009} {1.732} { 0.104} { 0.099} {} {} {} 
    INST {U4222} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.113} { 0.108} {} {1} {(90.00,86.56) (89.83,86.93)} 
    NET {} {} {} {} {} {FE_PHN830_n634} {} { 0.000} { 0.000} {0.005} {1.960} { 0.113} { 0.108} {} {} {} 
    INST {FE_PHC830_n634} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.127} { 0.121} {} {1} {(89.74,89.36) (90.10,89.69)} 
    NET {} {} {} {} {} {FE_PHN177_n634} {} { 0.000} { 0.000} {0.004} {1.900} { 0.127} { 0.121} {} {} {} 
    INST {FE_PHC177_n634} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.146} { 0.141} {} {1} {(88.79,84.81) (89.17,84.43)} 
    NET {} {} {} {} {} {n634} {} { 0.000} { 0.000} {0.006} {1.998} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 804
PATH 805
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]11} {CK}
  ENDPT {weight_reg_reg[0]11} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.066} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.023} {-0.007} {0.030} {60.463} { 0.094} { 0.089} {} {} {} 
    INST {U4189} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.107} { 0.102} {} {1} {(101.45,36.16) (101.78,36.29)} 
    NET {} {} {} {} {} {n3834} {} { 0.000} { 0.000} {0.009} {1.860} { 0.107} { 0.102} {} {} {} 
    INST {U4190} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.115} { 0.110} {} {1} {(101.78,34.41) (101.61,34.03)} 
    NET {} {} {} {} {} {FE_PHN850_n671} {} { 0.000} { 0.000} {0.005} {1.718} { 0.115} { 0.110} {} {} {} 
    INST {FE_PHC850_n671} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.128} { 0.123} {} {1} {(104.94,33.36) (105.30,33.69)} 
    NET {} {} {} {} {} {FE_PHN207_n671} {} { 0.000} { 0.000} {0.004} {1.565} { 0.128} { 0.123} {} {} {} 
    INST {FE_PHC207_n671} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.146} { 0.141} {} {1} {(100.76,36.16) (101.14,36.53)} 
    NET {} {} {} {} {} {n671} {} { 0.000} { 0.000} {0.005} {1.598} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.058} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 805
PATH 806
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]5} {CK}
  ENDPT {x_reg_out_reg[5]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.085} { 0.080} {} {11} {(29.44,97.86) (32.92,98.09)} 
    NET {} {} {} {} {} {x_out[0><1><5]} {} { 0.000} { 0.000} {0.014} {13.498} { 0.086} { 0.080} {} {} {} 
    INST {U3830} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.105} { 0.100} {} {1} {(40.27,98.81) (40.60,98.67)} 
    NET {} {} {} {} {} {n3632} {} { 0.000} { 0.000} {0.012} {1.983} { 0.105} { 0.100} {} {} {} 
    INST {U3831} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.110} { 0.105} {} {1} {(41.86,98.81) (42.03,98.43)} 
    NET {} {} {} {} {} {FE_PHN864_n1050} {} { 0.000} { 0.000} {0.004} {1.405} { 0.110} { 0.105} {} {} {} 
    INST {FE_PHC864_n1050} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.125} { 0.119} {} {1} {(41.86,101.61) (42.22,101.27)} 
    NET {} {} {} {} {} {FE_PHN368_n1050} {} { 0.000} { 0.000} {0.004} {1.417} { 0.125} { 0.119} {} {} {} 
    INST {FE_PHC368_n1050} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.141} { 0.135} {} {1} {(41.29,98.81) (41.67,98.43)} 
    NET {} {} {} {} {} {n1050} {} { 0.000} { 0.000} {0.005} {1.275} { 0.141} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.057} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.017} {131.838} { 0.059} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 806
PATH 807
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]8} {CK}
  ENDPT {x_reg_out_reg[2]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.018} {} { 0.089} { 0.084} {} {11} {(42.36,118.30) (45.84,118.06)} 
    NET {} {} {} {} {} {x_out[1><0><2]} {} { 0.001} { 0.000} {0.018} {17.107} { 0.090} { 0.085} {} {} {} 
    INST {U3843} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.110} { 0.105} {} {1} {(91.20,118.41) (91.52,118.27)} 
    NET {} {} {} {} {} {n3639} {} { 0.000} { 0.000} {0.012} {1.878} { 0.110} { 0.105} {} {} {} 
    INST {U3844} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.116} { 0.110} {} {1} {(91.64,120.16) (91.81,120.53)} 
    NET {} {} {} {} {} {FE_PHN920_n981} {} { 0.000} { 0.000} {0.004} {1.386} { 0.116} { 0.110} {} {} {} 
    INST {FE_PHC920_n981} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.130} { 0.125} {} {1} {(93.35,117.36) (93.71,117.69)} 
    NET {} {} {} {} {} {FE_PHN343_n981} {} { 0.000} { 0.000} {0.004} {1.372} { 0.130} { 0.125} {} {} {} 
    INST {FE_PHC343_n981} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.141} {} {1} {(91.07,120.16) (91.45,120.53)} 
    NET {} {} {} {} {} {n981} {} { 0.000} { 0.000} {0.005} {1.380} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.060} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 807
PATH 808
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]15} {CK}
  ENDPT {x_reg_out_reg[6]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.003} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.090} { 0.085} {} {11} {(97.08,39.06) (100.56,39.30)} 
    NET {} {} {} {} {} {x_out[2><3><6]} {} { 0.000} { 0.000} {0.014} {13.363} { 0.090} { 0.085} {} {} {} 
    INST {U3897} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.109} { 0.104} {} {1} {(95.00,36.16) (95.32,36.29)} 
    NET {} {} {} {} {} {n3666} {} { 0.000} { 0.000} {0.011} {1.942} { 0.109} { 0.104} {} {} {} 
    INST {U3898} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} {-0.000} {0.005} {} { 0.116} { 0.110} {} {1} {(96.20,36.16) (96.37,36.53)} 
    NET {} {} {} {} {} {n809} {} { 0.000} { 0.000} {0.005} {2.270} { 0.116} { 0.110} {} {} {} 
    INST {FE_PHC904_n809} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} {-0.001} {0.004} {} { 0.131} { 0.126} {} {1} {(93.73,41.76) (94.09,42.09)} 
    NET {} {} {} {} {} {FE_PHN904_n809} {} { 0.000} { 0.000} {0.004} {2.573} { 0.131} { 0.126} {} {} {} 
    INST {FE_PHC373_n809} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.015} {-0.002} {0.006} {} { 0.147} { 0.141} {} {1} {(92.78,34.41) (93.16,34.03)} 
    NET {} {} {} {} {} {FE_PHN373_n809} {} { 0.000} { 0.000} {0.006} {1.724} { 0.147} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.058} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 808
PATH 809
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]11} {CK}
  ENDPT {x_reg_out_reg[5]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.001} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.016} {132.770} { 0.013} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.018} {} { 0.087} { 0.082} {} {11} {(40.27,36.26) (43.75,36.49)} 
    NET {} {} {} {} {} {x_out[1><3><5]} {} { 0.001} { 0.000} {0.018} {17.683} { 0.089} { 0.083} {} {} {} 
    INST {U3919} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.109} { 0.104} {} {1} {(97.28,36.16) (97.60,36.29)} 
    NET {} {} {} {} {} {n3678} {} { 0.000} { 0.000} {0.012} {1.926} { 0.109} { 0.104} {} {} {} 
    INST {U3920} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.115} { 0.110} {} {1} {(98.48,36.16) (98.65,36.53)} 
    NET {} {} {} {} {} {FE_PHN880_n906} {} { 0.000} { 0.000} {0.005} {1.880} { 0.115} { 0.110} {} {} {} 
    INST {FE_PHC880_n906} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} {-0.001} {0.004} {} { 0.129} { 0.124} {} {1} {(92.21,34.41) (92.57,34.07)} 
    NET {} {} {} {} {} {FE_PHN255_n906} {} { 0.000} { 0.000} {0.004} {1.712} { 0.129} { 0.124} {} {} {} 
    INST {FE_PHC255_n906} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.146} { 0.141} {} {1} {(98.29,33.36) (98.67,33.73)} 
    NET {} {} {} {} {} {n906} {} { 0.000} { 0.000} {0.005} {1.687} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.058} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 809
PATH 810
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]4} {CK}
  ENDPT {acc_reg_out_reg[15]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.049} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.001} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.072} { 0.067} {} {4} {(64.97,100.66) (68.45,100.89)} 
    NET {} {} {} {} {} {acc_out[1><0><15]} {} { 0.000} { 0.000} {0.005} {1.492} { 0.072} { 0.067} {} {} {} 
    INST {FE_PHC1138_acc_out_1__0__15} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.089} { 0.083} {} {1} {(65.61,104.41) (65.99,104.03)} 
    NET {} {} {} {} {} {FE_PHN1138_acc_out_1__0__15} {} { 0.000} { 0.000} {0.005} {1.312} { 0.089} { 0.083} {} {} {} 
    INST {FE_PHC1325_acc_out_1__0__15} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.102} { 0.097} {} {1} {(66.75,103.36) (67.11,103.69)} 
    NET {} {} {} {} {} {FE_PHN1325_acc_out_1__0__15} {} { 0.000} { 0.000} {0.003} {0.875} { 0.102} { 0.097} {} {} {} 
    INST {FE_PHC596_acc_out_1__0__15} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.119} { 0.114} {} {1} {(67.13,104.41) (67.51,104.03)} 
    NET {} {} {} {} {} {FE_PHN596_acc_out_1__0__15} {} { 0.000} { 0.000} {0.006} {1.833} { 0.119} { 0.114} {} {} {} 
    INST {U4989} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.136} { 0.131} {} {1} {(66.82,104.41) (66.63,104.03)} 
    NET {} {} {} {} {} {n4744} {} { 0.000} { 0.000} {0.008} {1.912} { 0.136} { 0.131} {} {} {} 
    INST {U4990} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.141} { 0.136} {} {1} {(66.63,103.36) (66.46,103.73)} 
    NET {} {} {} {} {} {n1056} {} { 0.000} { 0.000} {0.003} {1.563} { 0.141} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.005} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.018} {124.925} { 0.059} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 810
PATH 811
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]7} {CK}
  ENDPT {weight_reg_reg[6]7} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.127}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.132}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[6]} {R} {} {} {preload_data[6]} {} {} {} {0.002} {67.045} { 0.071} { 0.065} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[6]} {} { 0.010} {-0.009} {0.031} {67.045} { 0.082} { 0.076} {} {} {} 
    INST {U4027} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.004} {} { 0.094} { 0.088} {} {1} {(50.91,42.80) (51.24,42.67)} 
    NET {} {} {} {} {} {FE_PHN891_n3744} {} { 0.000} { 0.000} {0.004} {1.620} { 0.094} { 0.088} {} {} {} 
    INST {FE_PHC891_n3744} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.015} { 0.000} {0.003} {} { 0.109} { 0.103} {} {1} {(49.84,42.80) (50.20,42.46)} 
    NET {} {} {} {} {} {FE_PHN294_n3744} {} { 0.000} { 0.000} {0.003} {0.959} { 0.109} { 0.103} {} {} {} 
    INST {FE_PHC294_n3744} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.126} { 0.120} {} {1} {(51.74,42.80) (52.12,42.43)} 
    NET {} {} {} {} {} {n3744} {} { 0.000} { 0.000} {0.005} {1.616} { 0.126} { 0.120} {} {} {} 
    INST {U4028} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.132} { 0.127} {} {1} {(52.31,42.80) (52.48,42.43)} 
    NET {} {} {} {} {} {n713} {} { 0.000} { 0.000} {0.004} {1.503} { 0.132} { 0.127} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.055} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} { 0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 811
PATH 812
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]8} {CK}
  ENDPT {x_reg_out_reg[3]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} {-0.001} {0.018} {} { 0.088} { 0.082} {} {11} {(42.36,120.26) (45.84,120.50)} 
    NET {} {} {} {} {} {x_out[1><0><3]} {} { 0.001} { 0.000} {0.018} {17.277} { 0.089} { 0.083} {} {} {} 
    INST {U3735} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.110} { 0.104} {} {1} {(90.44,121.20) (90.76,121.07)} 
    NET {} {} {} {} {} {n3587} {} { 0.000} { 0.000} {0.012} {1.948} { 0.110} { 0.104} {} {} {} 
    INST {U3736} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.115} { 0.110} {} {1} {(91.83,121.20) (92.00,120.83)} 
    NET {} {} {} {} {} {n980} {} { 0.000} { 0.000} {0.004} {1.640} { 0.115} { 0.110} {} {} {} 
    INST {FE_PHC912_n980} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.130} { 0.124} {} {1} {(92.78,125.76) (93.14,126.09)} 
    NET {} {} {} {} {} {FE_PHN912_n980} {} { 0.000} { 0.000} {0.004} {1.619} { 0.130} { 0.124} {} {} {} 
    INST {FE_PHC302_n980} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.141} {} {1} {(92.21,120.16) (92.59,120.53)} 
    NET {} {} {} {} {} {FE_PHN302_n980} {} { 0.000} { 0.000} {0.005} {1.436} { 0.146} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.060} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 812
PATH 813
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]13} {CK}
  ENDPT {x_reg_out_reg[6]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.004} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.018} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.072} { 0.000} {0.015} {} { 0.090} { 0.084} {} {11} {(95.17,98.70) (98.66,98.47)} 
    NET {} {} {} {} {} {x_out[2><1><6]} {} { 0.000} { 0.000} {0.015} {15.051} { 0.090} { 0.084} {} {} {} 
    INST {U3873} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.110} { 0.104} {} {1} {(84.75,97.75) (84.42,97.89)} 
    NET {} {} {} {} {} {n3654} {} { 0.000} { 0.000} {0.012} {1.923} { 0.110} { 0.104} {} {} {} 
    INST {U3874} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.115} { 0.109} {} {1} {(83.35,97.75) (83.18,98.13)} 
    NET {} {} {} {} {} {FE_PHN914_n857} {} { 0.000} { 0.000} {0.004} {1.323} { 0.115} { 0.109} {} {} {} 
    INST {FE_PHC914_n857} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.129} { 0.123} {} {1} {(84.99,97.75) (85.35,98.09)} 
    NET {} {} {} {} {} {FE_PHN355_n857} {} { 0.000} { 0.000} {0.004} {1.256} { 0.129} { 0.123} {} {} {} 
    INST {FE_PHC355_n857} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.145} { 0.139} {} {1} {(83.47,97.75) (83.85,98.13)} 
    NET {} {} {} {} {} {n857} {} { 0.000} { 0.000} {0.005} {1.391} { 0.145} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.019} {124.925} { 0.063} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 813
PATH 814
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]9} {CK}
  ENDPT {x_reg_out_reg[6]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.015} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.017} {} { 0.088} { 0.082} {} {11} {(42.93,100.66) (46.41,100.89)} 
    NET {} {} {} {} {} {x_out[1><1><6]} {} { 0.002} { 0.000} {0.017} {17.025} { 0.090} { 0.084} {} {} {} 
    INST {U3841} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.110} { 0.104} {} {1} {(92.72,97.75) (93.04,97.89)} 
    NET {} {} {} {} {} {n3638} {} { 0.000} { 0.000} {0.012} {1.974} { 0.110} { 0.104} {} {} {} 
    INST {U3842} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.115} { 0.109} {} {1} {(93.73,98.81) (93.90,98.43)} 
    NET {} {} {} {} {} {FE_PHN925_n953} {} { 0.000} { 0.000} {0.004} {1.352} { 0.115} { 0.109} {} {} {} 
    INST {FE_PHC925_n953} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.129} { 0.123} {} {1} {(93.54,97.75) (93.90,98.09)} 
    NET {} {} {} {} {} {FE_PHN376_n953} {} { 0.000} { 0.000} {0.003} {0.930} { 0.129} { 0.123} {} {} {} 
    INST {FE_PHC376_n953} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.145} { 0.139} {} {1} {(94.11,98.81) (94.49,98.43)} 
    NET {} {} {} {} {} {n953} {} { 0.000} { 0.000} {0.005} {1.256} { 0.145} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.060} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.062} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 814
PATH 815
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]9} {CK}
  ENDPT {x_reg_out_reg[2]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.014} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.070} { 0.064} {} {5} {(41.59,90.30) (45.08,90.06)} 
    NET {} {} {} {} {} {FE_PHN1220_x_out_1__1__2} {} { 0.000} { 0.000} {0.004} {1.193} { 0.070} { 0.064} {} {} {} 
    INST {FE_PHC1220_x_out_1__1__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.032} {-0.000} {0.017} {} { 0.102} { 0.096} {} {7} {(46.61,90.41) (46.97,90.07)} 
    NET {} {} {} {} {} {x_out[1><1><2]} {} { 0.001} {-0.000} {0.018} {17.589} { 0.103} { 0.097} {} {} {} 
    INST {U3797} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.123} { 0.118} {} {1} {(93.86,92.16) (94.18,92.29)} 
    NET {} {} {} {} {} {n3616} {} { 0.000} { 0.000} {0.012} {1.942} { 0.123} { 0.118} {} {} {} 
    INST {U3798} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.128} { 0.122} {} {1} {(95.25,92.16) (95.42,92.53)} 
    NET {} {} {} {} {} {n957} {} { 0.000} { 0.000} {0.004} {1.018} { 0.128} { 0.122} {} {} {} 
    INST {FE_PHC299_n957} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.144} { 0.138} {} {1} {(94.68,92.16) (95.06,92.53)} 
    NET {} {} {} {} {} {FE_PHN299_n957} {} { 0.000} { 0.000} {0.005} {1.352} { 0.144} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.060} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 815
PATH 816
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]} {CK}
  ENDPT {acc_reg_out_reg[6]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.017} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.069} {} {2} {(18.61,106.26) (22.09,106.50)} 
    NET {} {} {} {} {} {acc_out[0><0><6]} {} { 0.000} { 0.000} {0.005} {2.474} { 0.075} { 0.069} {} {} {} 
    INST {FE_PHC557_acc_out_0__0__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.091} { 0.085} {} {1} {(22.67,107.20) (23.05,106.83)} 
    NET {} {} {} {} {} {FE_PHN557_acc_out_0__0__6} {} { 0.000} { 0.000} {0.004} {1.066} { 0.091} { 0.085} {} {} {} 
    INST {FE_PHC1335_acc_out_0__0__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.105} { 0.099} {} {1} {(23.81,107.20) (24.17,106.87)} 
    NET {} {} {} {} {} {FE_PHN1335_acc_out_0__0__6} {} { 0.000} { 0.000} {0.003} {0.899} { 0.105} { 0.099} {} {} {} 
    INST {FE_PHC1069_acc_out_0__0__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.122} { 0.116} {} {1} {(23.24,107.20) (23.62,106.83)} 
    NET {} {} {} {} {} {FE_PHN1069_acc_out_0__0__6} {} { 0.000} { 0.000} {0.006} {1.832} { 0.122} { 0.116} {} {} {} 
    INST {U4430} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.139} { 0.133} {} {1} {(21.91,107.20) (22.10,106.83)} 
    NET {} {} {} {} {} {n4016} {} { 0.000} { 0.000} {0.008} {2.024} { 0.139} { 0.133} {} {} {} 
    INST {U4431} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.144} { 0.138} {} {1} {(21.03,107.20) (20.86,106.83)} 
    NET {} {} {} {} {} {n1161} {} { 0.000} { 0.000} {0.003} {1.386} { 0.144} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.057} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 816
PATH 817
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]10} {CK}
  ENDPT {weight_reg_reg[1]10} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.065} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.020} {-0.008} {0.029} {59.668} { 0.091} { 0.085} {} {} {} 
    INST {U4268} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.103} { 0.097} {} {1} {(99.94,73.61) (100.26,73.47)} 
    NET {} {} {} {} {} {n3883} {} { 0.000} { 0.000} {0.009} {1.750} { 0.103} { 0.097} {} {} {} 
    INST {U4269} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.111} { 0.106} {} {1} {(99.69,73.61) (99.52,73.23)} 
    NET {} {} {} {} {} {n678} {} { 0.000} { 0.000} {0.005} {1.883} { 0.111} { 0.106} {} {} {} 
    INST {FE_PHC881_n678} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.125} { 0.119} {} {1} {(102.09,70.81) (102.45,70.47)} 
    NET {} {} {} {} {} {FE_PHN881_n678} {} { 0.000} { 0.000} {0.004} {1.764} { 0.125} { 0.119} {} {} {} 
    INST {FE_PHC214_n678} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.143} { 0.138} {} {1} {(98.86,75.36) (99.24,75.73)} 
    NET {} {} {} {} {} {FE_PHN214_n678} {} { 0.000} { 0.000} {0.005} {1.635} { 0.143} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.060} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 817
PATH 818
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]10} {CK}
  ENDPT {weight_reg_reg[5]10} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.065} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.020} {-0.007} {0.029} {64.507} { 0.091} { 0.086} {} {} {} 
    INST {U4286} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.104} { 0.099} {} {1} {(103.73,76.41) (104.06,76.27)} 
    NET {} {} {} {} {} {n3892} {} { 0.000} { 0.000} {0.009} {1.920} { 0.104} { 0.099} {} {} {} 
    INST {U4287} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.113} { 0.107} {} {1} {(105.32,76.41) (105.49,76.03)} 
    NET {} {} {} {} {} {n674} {} { 0.000} { 0.000} {0.005} {1.743} { 0.113} { 0.107} {} {} {} 
    INST {FE_PHC868_n674} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.126} { 0.120} {} {1} {(109.88,76.41) (110.24,76.07)} 
    NET {} {} {} {} {} {FE_PHN868_n674} {} { 0.000} { 0.000} {0.004} {1.533} { 0.126} { 0.120} {} {} {} 
    INST {FE_PHC198_n674} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.144} { 0.138} {} {1} {(104.75,76.41) (105.13,76.03)} 
    NET {} {} {} {} {} {FE_PHN198_n674} {} { 0.000} { 0.000} {0.005} {1.459} { 0.144} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.060} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 818
PATH 819
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]12} {CK}
  ENDPT {acc_reg_out_reg[6]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.000} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.018} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.076} { 0.070} {} {2} {(78.08,98.70) (81.56,98.47)} 
    NET {} {} {} {} {} {acc_out[3><0><6]} {} { 0.000} { 0.000} {0.005} {1.992} { 0.076} { 0.070} {} {} {} 
    INST {FE_PHC521_acc_out_3__0__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.093} { 0.087} {} {1} {(81.38,100.56) (81.76,100.93)} 
    NET {} {} {} {} {} {FE_PHN521_acc_out_3__0__6} {} { 0.000} { 0.000} {0.005} {1.739} { 0.093} { 0.087} {} {} {} 
    INST {U4466} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.110} { 0.104} {} {1} {(82.14,100.56) (82.33,100.93)} 
    NET {} {} {} {} {} {n4061} {} { 0.000} { 0.000} {0.009} {2.036} { 0.110} { 0.104} {} {} {} 
    INST {U4467} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.115} { 0.109} {} {1} {(80.12,100.56) (79.95,100.93)} 
    NET {} {} {} {} {} {FE_PHN1572_n873} {} { 0.000} { 0.000} {0.003} {1.216} { 0.115} { 0.109} {} {} {} 
    INST {FE_PHC1572_n873} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.128} { 0.123} {} {1} {(80.62,103.36) (80.98,103.69)} 
    NET {} {} {} {} {} {FE_PHN1310_n873} {} { 0.000} { 0.000} {0.003} {1.181} { 0.128} { 0.123} {} {} {} 
    INST {FE_PHC1310_n873} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.145} { 0.139} {} {1} {(80.24,100.56) (80.62,100.93)} 
    NET {} {} {} {} {} {n873} {} { 0.000} { 0.000} {0.005} {1.495} { 0.145} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.062} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 819
PATH 820
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]14} {CK}
  ENDPT {x_reg_out_reg[3]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.004} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.087} { 0.081} {} {10} {(96.50,67.06) (99.99,67.30)} 
    NET {} {} {} {} {} {x_out[2><2><3]} {} { 0.000} { 0.000} {0.014} {13.036} { 0.087} { 0.082} {} {} {} 
    INST {U3883} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.107} { 0.101} {} {1} {(94.81,62.41) (94.49,62.27)} 
    NET {} {} {} {} {} {n3659} {} { 0.000} { 0.000} {0.011} {1.993} { 0.107} { 0.101} {} {} {} 
    INST {U3884} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.113} { 0.107} {} {1} {(93.42,62.41) (93.25,62.03)} 
    NET {} {} {} {} {} {FE_PHN851_n836} {} { 0.000} { 0.000} {0.005} {1.884} { 0.113} { 0.107} {} {} {} 
    INST {FE_PHC851_n836} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} {-0.001} {0.004} {} { 0.127} { 0.121} {} {1} {(93.16,68.00) (93.52,67.67)} 
    NET {} {} {} {} {} {FE_PHN378_n836} {} { 0.000} { 0.000} {0.004} {2.118} { 0.127} { 0.121} {} {} {} 
    INST {FE_PHC378_n836} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.144} { 0.138} {} {1} {(95.63,62.41) (96.01,62.03)} 
    NET {} {} {} {} {} {n836} {} { 0.000} { 0.000} {0.005} {1.623} { 0.144} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.060} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 820
PATH 821
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]6} {CK}
  ENDPT {x_reg_out_reg[1]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.001} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.009} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.014} {} { 0.078} { 0.072} {} {11} {(37.26,61.46) (33.77,61.70)} 
    NET {} {} {} {} {} {x_out[0><2><1]} {} { 0.000} { 0.000} {0.014} {12.879} { 0.078} { 0.072} {} {} {} 
    INST {U3811} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.098} { 0.092} {} {1} {(39.52,64.16) (39.84,64.29)} 
    NET {} {} {} {} {} {n3623} {} { 0.000} { 0.000} {0.011} {1.912} { 0.098} { 0.092} {} {} {} 
    INST {U3812} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.103} { 0.097} {} {1} {(40.34,64.16) (40.51,64.53)} 
    NET {} {} {} {} {} {FE_PHN905_n1030} {} { 0.000} { 0.000} {0.004} {1.799} { 0.103} { 0.097} {} {} {} 
    INST {FE_PHC905_n1030} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} {-0.001} {0.004} {} { 0.117} { 0.111} {} {1} {(45.47,62.41) (45.83,62.07)} 
    NET {} {} {} {} {} {n1030} {} { 0.000} { 0.000} {0.004} {1.383} { 0.117} { 0.111} {} {} {} 
    INST {FE_PHC297_n1030} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.134} { 0.128} {} {1} {(43.57,62.41) (43.95,62.03)} 
    NET {} {} {} {} {} {FE_PHN297_n1030} {} { 0.000} { 0.000} {0.005} {1.661} { 0.134} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.056} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.052} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 821
PATH 822
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]12} {CK}
  ENDPT {acc_reg_out_reg[8]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.000} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.018} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.076} { 0.070} {} {2} {(81.14,95.90) (77.66,95.67)} 
    NET {} {} {} {} {} {acc_out[3><0><8]} {} { 0.000} { 0.000} {0.005} {1.956} { 0.076} { 0.070} {} {} {} 
    INST {FE_PHC999_acc_out_3__0__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.092} { 0.086} {} {1} {(76.63,94.95) (77.01,95.33)} 
    NET {} {} {} {} {} {FE_PHN999_acc_out_3__0__8} {} { 0.000} { 0.000} {0.004} {1.117} { 0.092} { 0.086} {} {} {} 
    INST {FE_PHC1341_acc_out_3__0__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.106} { 0.101} {} {1} {(77.58,93.20) (77.94,92.87)} 
    NET {} {} {} {} {} {FE_PHN1341_acc_out_3__0__8} {} { 0.000} { 0.000} {0.004} {1.391} { 0.106} { 0.101} {} {} {} 
    INST {FE_PHC520_acc_out_3__0__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.118} {} {1} {(76.82,97.75) (77.20,98.13)} 
    NET {} {} {} {} {} {FE_PHN520_acc_out_3__0__8} {} { 0.000} { 0.000} {0.006} {1.773} { 0.123} { 0.118} {} {} {} 
    INST {U4554} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.134} {} {1} {(77.58,97.75) (77.77,98.13)} 
    NET {} {} {} {} {} {n4144} {} { 0.000} { 0.000} {0.008} {1.856} { 0.140} { 0.134} {} {} {} 
    INST {U4555} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.145} { 0.139} {} {1} {(78.72,97.75) (78.89,98.13)} 
    NET {} {} {} {} {} {n871} {} { 0.000} { 0.000} {0.004} {1.575} { 0.145} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.062} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 822
PATH 823
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]} {CK}
  ENDPT {acc_reg_out_reg[8]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.017} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.076} { 0.070} {} {2} {(18.25,109.06) (14.77,109.30)} 
    NET {} {} {} {} {} {acc_out[0><0><8]} {} { 0.000} { 0.000} {0.005} {2.778} { 0.076} { 0.070} {} {} {} 
    INST {FE_PHC559_acc_out_0__0__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.092} { 0.086} {} {1} {(19.44,110.00) (19.82,109.63)} 
    NET {} {} {} {} {} {FE_PHN559_acc_out_0__0__8} {} { 0.000} { 0.000} {0.004} {1.096} { 0.092} { 0.086} {} {} {} 
    INST {FE_PHC1346_acc_out_0__0__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.106} { 0.100} {} {1} {(20.58,108.95) (20.94,109.29)} 
    NET {} {} {} {} {} {FE_PHN1346_acc_out_0__0__8} {} { 0.000} { 0.000} {0.003} {0.997} { 0.106} { 0.100} {} {} {} 
    INST {FE_PHC1039_acc_out_0__0__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.117} {} {1} {(18.87,108.95) (19.25,109.33)} 
    NET {} {} {} {} {} {FE_PHN1039_acc_out_0__0__8} {} { 0.000} { 0.000} {0.006} {1.823} { 0.123} { 0.117} {} {} {} 
    INST {U4570} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.133} {} {1} {(18.68,110.00) (18.87,109.63)} 
    NET {} {} {} {} {} {n4163} {} { 0.000} { 0.000} {0.008} {1.873} { 0.139} { 0.133} {} {} {} 
    INST {U4571} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.144} { 0.138} {} {1} {(18.75,108.95) (18.58,109.33)} 
    NET {} {} {} {} {} {n1159} {} { 0.000} { 0.000} {0.003} {1.226} { 0.144} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.057} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 823
PATH 824
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]4} {CK}
  ENDPT {acc_reg_out_reg[5]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.000} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.011} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.069} { 0.063} {} {2} {(49.95,104.30) (53.44,104.06)} 
    NET {} {} {} {} {} {acc_out[1><0><5]} {} { 0.000} { 0.000} {0.005} {2.106} { 0.069} { 0.063} {} {} {} 
    INST {FE_PHC1021_acc_out_1__0__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.085} { 0.079} {} {1} {(52.12,103.36) (52.50,103.73)} 
    NET {} {} {} {} {} {FE_PHN1021_acc_out_1__0__5} {} { 0.000} { 0.000} {0.005} {1.200} { 0.085} { 0.079} {} {} {} 
    INST {FE_PHC1338_acc_out_1__0__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.099} { 0.093} {} {1} {(54.02,103.36) (54.38,103.69)} 
    NET {} {} {} {} {} {FE_PHN1338_acc_out_1__0__5} {} { 0.000} { 0.000} {0.003} {0.987} { 0.099} { 0.093} {} {} {} 
    INST {FE_PHC500_acc_out_1__0__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.116} { 0.110} {} {1} {(53.64,106.16) (54.02,106.53)} 
    NET {} {} {} {} {} {FE_PHN500_acc_out_1__0__5} {} { 0.000} { 0.000} {0.006} {1.924} { 0.116} { 0.110} {} {} {} 
    INST {U4402} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.133} { 0.127} {} {1} {(52.88,106.16) (53.07,106.53)} 
    NET {} {} {} {} {} {n3989} {} { 0.000} { 0.000} {0.008} {1.929} { 0.133} { 0.127} {} {} {} 
    INST {U4403} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.138} { 0.132} {} {1} {(52.38,106.16) (52.21,106.53)} 
    NET {} {} {} {} {} {n1066} {} { 0.000} { 0.000} {0.004} {1.507} { 0.138} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 824
PATH 825
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]12} {CK}
  ENDPT {x_reg_out_reg[1]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.000} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.018} {124.925} { 0.020} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.013} {} { 0.089} { 0.083} {} {10} {(89.50,115.50) (86.02,115.27)} 
    NET {} {} {} {} {} {x_out[3><0><1]} {} { 0.000} { 0.000} {0.013} {11.956} { 0.089} { 0.083} {} {} {} 
    INST {U3889} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.023} { 0.000} {0.012} {} { 0.112} { 0.106} {} {1} {(92.66,115.61) (92.47,115.47)} 
    NET {} {} {} {} {} {n3662} {} { 0.000} { 0.000} {0.012} {2.128} { 0.112} { 0.106} {} {} {} 
    INST {U3890} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.117} { 0.111} {} {1} {(90.95,115.61) (90.78,115.23)} 
    NET {} {} {} {} {} {FE_PHN1275_n886} {} { 0.000} { 0.000} {0.004} {1.177} { 0.117} { 0.111} {} {} {} 
    INST {FE_PHC1275_n886} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.131} { 0.125} {} {1} {(91.26,114.56) (91.62,114.89)} 
    NET {} {} {} {} {} {FE_PHN371_n886} {} { 0.000} { 0.000} {0.003} {1.068} { 0.131} { 0.125} {} {} {} 
    INST {FE_PHC371_n886} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.147} { 0.141} {} {1} {(91.07,115.61) (91.45,115.23)} 
    NET {} {} {} {} {} {n886} {} { 0.000} { 0.000} {0.005} {1.584} { 0.147} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 825
PATH 826
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]6} {CK}
  ENDPT {weight_reg_reg[5]6} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.127}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.065} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.012} {-0.007} {0.028} {64.507} { 0.083} { 0.077} {} {} {} 
    INST {U4109} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.096} { 0.090} {} {1} {(52.62,73.61) (52.95,73.47)} 
    NET {} {} {} {} {} {n3791} {} { 0.000} { 0.000} {0.009} {1.872} { 0.096} { 0.090} {} {} {} 
    INST {U4110} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.103} { 0.097} {} {1} {(51.55,73.61) (51.72,73.23)} 
    NET {} {} {} {} {} {FE_PHN280_n722} {} { 0.000} { 0.000} {0.004} {0.801} { 0.103} { 0.097} {} {} {} 
    INST {FE_PHC280_n722} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.120} { 0.114} {} {1} {(51.93,73.61) (52.31,73.23)} 
    NET {} {} {} {} {} {n722} {} { 0.000} { 0.000} {0.005} {1.233} { 0.120} { 0.114} {} {} {} 
    INST {FE_PHC1035_n722} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.133} { 0.127} {} {1} {(53.45,73.61) (53.81,73.27)} 
    NET {} {} {} {} {} {FE_PHN1035_n722} {} { 0.000} { 0.000} {0.004} {1.518} { 0.133} { 0.127} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 826
PATH 827
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]12} {CK}
  ENDPT {acc_reg_out_reg[14]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.020} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.000} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.017} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.069} {} {2} {(69.91,95.90) (73.39,95.67)} 
    NET {} {} {} {} {} {acc_out[3><0><14]} {} { 0.000} { 0.000} {0.005} {2.685} { 0.075} { 0.069} {} {} {} 
    INST {FE_PHC504_acc_out_3__0__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.093} { 0.087} {} {1} {(71.50,97.75) (71.88,98.13)} 
    NET {} {} {} {} {} {FE_PHN504_acc_out_3__0__14} {} { 0.000} { 0.000} {0.006} {1.759} { 0.093} { 0.087} {} {} {} 
    INST {FE_PHC1031_acc_out_3__0__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.109} { 0.103} {} {1} {(70.93,100.56) (71.29,100.89)} 
    NET {} {} {} {} {} {FE_PHN1031_acc_out_3__0__14} {} { 0.000} { 0.000} {0.004} {2.129} { 0.109} { 0.103} {} {} {} 
    INST {U5235} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.125} { 0.119} {} {1} {(72.26,97.75) (72.45,98.13)} 
    NET {} {} {} {} {} {n5172} {} { 0.000} { 0.000} {0.008} {1.971} { 0.125} { 0.119} {} {} {} 
    INST {U5236} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.130} { 0.124} {} {1} {(71.38,97.75) (71.21,98.13)} 
    NET {} {} {} {} {} {FE_PHN726_n865} {} { 0.000} { 0.000} {0.003} {1.082} { 0.130} { 0.124} {} {} {} 
    INST {FE_PHC726_n865} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.144} { 0.138} {} {1} {(70.55,97.75) (70.91,98.09)} 
    NET {} {} {} {} {} {n865} {} { 0.000} { 0.000} {0.004} {1.289} { 0.144} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 827
PATH 828
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]12} {CK}
  ENDPT {x_reg_out_reg[4]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.000} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.018} {124.925} { 0.020} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.015} {} { 0.092} { 0.085} {} {11} {(86.81,123.06) (90.30,123.30)} 
    NET {} {} {} {} {} {x_out[2><0><4]} {} { 0.000} { 0.000} {0.015} {14.115} { 0.092} { 0.086} {} {} {} 
    INST {U3775} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.111} { 0.105} {} {1} {(84.17,121.20) (83.85,121.07)} 
    NET {} {} {} {} {} {n3605} {} { 0.000} { 0.000} {0.011} {1.929} { 0.111} { 0.105} {} {} {} 
    INST {U3776} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.117} { 0.111} {} {1} {(83.16,121.20) (82.99,120.83)} 
    NET {} {} {} {} {} {FE_PHN911_n883} {} { 0.000} { 0.000} {0.004} {1.550} { 0.117} { 0.111} {} {} {} 
    INST {FE_PHC911_n883} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.131} { 0.125} {} {1} {(83.28,124.01) (83.64,123.67)} 
    NET {} {} {} {} {} {FE_PHN325_n883} {} { 0.000} { 0.000} {0.003} {1.086} { 0.131} { 0.125} {} {} {} 
    INST {FE_PHC325_n883} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.147} { 0.141} {} {1} {(82.52,122.95) (82.90,123.33)} 
    NET {} {} {} {} {} {n883} {} { 0.000} { 0.000} {0.005} {1.653} { 0.147} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 828
PATH 829
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]13} {CK}
  ENDPT {x_reg_out_reg[4]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.000} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.018} {124.925} { 0.020} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.013} {} { 0.089} { 0.083} {} {10} {(86.84,93.10) (83.36,92.86)} 
    NET {} {} {} {} {} {x_out[3><1><4]} {} { 0.000} { 0.000} {0.013} {12.457} { 0.089} { 0.083} {} {} {} 
    INST {U3787} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.022} { 0.000} {0.011} {} { 0.112} { 0.105} {} {1} {(85.75,94.95) (85.94,95.09)} 
    NET {} {} {} {} {} {n3611} {} { 0.000} { 0.000} {0.011} {1.984} { 0.112} { 0.105} {} {} {} 
    INST {U3788} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.116} { 0.110} {} {1} {(86.77,94.95) (86.60,95.33)} 
    NET {} {} {} {} {} {n859} {} { 0.000} { 0.000} {0.004} {1.260} { 0.116} { 0.110} {} {} {} 
    INST {FE_PHC1278_n859} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.130} { 0.124} {} {1} {(87.46,94.95) (87.82,95.29)} 
    NET {} {} {} {} {} {FE_PHN1278_n859} {} { 0.000} { 0.000} {0.003} {1.001} { 0.130} { 0.124} {} {} {} 
    INST {FE_PHC332_n859} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.147} { 0.141} {} {1} {(86.89,94.95) (87.27,95.33)} 
    NET {} {} {} {} {} {FE_PHN332_n859} {} { 0.000} { 0.000} {0.005} {1.635} { 0.147} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 829
PATH 830
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]12} {CK}
  ENDPT {acc_reg_out_reg[11]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} { 0.000} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.017} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.069} {} {2} {(72.95,101.50) (76.43,101.27)} 
    NET {} {} {} {} {} {acc_out[3><0><11]} {} { 0.000} { 0.000} {0.005} {2.562} { 0.075} { 0.069} {} {} {} 
    INST {FE_PHC523_acc_out_3__0__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.091} { 0.085} {} {1} {(75.87,103.36) (76.25,103.73)} 
    NET {} {} {} {} {} {FE_PHN1343_acc_out_3__0__11} {} { 0.000} { 0.000} {0.004} {1.120} { 0.091} { 0.085} {} {} {} 
    INST {FE_PHC1343_acc_out_3__0__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.105} { 0.099} {} {1} {(77.01,103.36) (77.37,103.69)} 
    NET {} {} {} {} {} {FE_PHN523_acc_out_3__0__11} {} { 0.000} { 0.000} {0.003} {0.975} { 0.105} { 0.099} {} {} {} 
    INST {FE_PHC1040_acc_out_3__0__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.122} { 0.116} {} {1} {(76.44,103.36) (76.82,103.73)} 
    NET {} {} {} {} {} {FE_PHN1040_acc_out_3__0__11} {} { 0.000} { 0.000} {0.006} {1.889} { 0.122} { 0.116} {} {} {} 
    INST {U4731} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.133} {} {1} {(75.11,103.36) (75.30,103.73)} 
    NET {} {} {} {} {} {n4382} {} { 0.000} { 0.000} {0.008} {1.882} { 0.139} { 0.133} {} {} {} 
    INST {U4732} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.144} { 0.138} {} {1} {(74.42,103.36) (74.25,103.73)} 
    NET {} {} {} {} {} {n868} {} { 0.000} { 0.000} {0.003} {1.388} { 0.144} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 830
PATH 831
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]5} {CK}
  ENDPT {acc_reg_out_reg[3]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.000} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.058} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.058} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.075} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.075} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.090} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.091} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.119} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.002} { 0.000} {0.026} {29.231} { 0.127} { 0.121} {} {} {} 
    INST {U4995} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.138} { 0.131} {} {1} {(46.23,78.16) (46.42,78.33)} 
    NET {} {} {} {} {} {n1044} {} { 0.000} { 0.000} {0.005} {1.449} { 0.138} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.058} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.055} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 831
PATH 832
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]4} {CK}
  ENDPT {x_reg_out_reg[5]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.085} { 0.079} {} {10} {(43.49,121.10) (46.98,120.87)} 
    NET {} {} {} {} {} {x_out[1><0><5]} {} { 0.000} { 0.000} {0.014} {13.457} { 0.086} { 0.079} {} {} {} 
    INST {U3761} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.023} { 0.000} {0.011} {} { 0.108} { 0.102} {} {1} {(41.93,122.95) (41.74,123.09)} 
    NET {} {} {} {} {} {n3598} {} { 0.000} { 0.000} {0.011} {1.972} { 0.108} { 0.102} {} {} {} 
    INST {U3762} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.113} { 0.107} {} {1} {(43.19,122.95) (43.36,123.33)} 
    NET {} {} {} {} {} {FE_PHN818_n1074} {} { 0.000} { 0.000} {0.004} {1.137} { 0.113} { 0.107} {} {} {} 
    INST {FE_PHC818_n1074} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.127} { 0.120} {} {1} {(42.62,122.95) (42.98,123.29)} 
    NET {} {} {} {} {} {FE_PHN348_n1074} {} { 0.000} { 0.000} {0.003} {0.902} { 0.127} { 0.120} {} {} {} 
    INST {FE_PHC348_n1074} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.142} { 0.136} {} {1} {(43.57,122.95) (43.95,123.33)} 
    NET {} {} {} {} {} {n1074} {} { 0.000} { 0.000} {0.005} {1.290} { 0.142} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.058} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 832
PATH 833
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]12} {CK}
  ENDPT {acc_reg_out_reg[9]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.000} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.017} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.068} {} {2} {(73.89,95.90) (77.38,95.67)} 
    NET {} {} {} {} {} {acc_out[3><0><9]} {} { 0.000} { 0.000} {0.005} {2.156} { 0.075} { 0.068} {} {} {} 
    INST {FE_PHC1067_acc_out_3__0__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.090} { 0.084} {} {1} {(76.06,94.95) (76.44,95.33)} 
    NET {} {} {} {} {} {FE_PHN1067_acc_out_3__0__9} {} { 0.000} { 0.000} {0.004} {1.031} { 0.090} { 0.084} {} {} {} 
    INST {FE_PHC1330_acc_out_3__0__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.105} { 0.099} {} {1} {(76.44,93.20) (76.80,92.87)} 
    NET {} {} {} {} {} {FE_PHN1330_acc_out_3__0__9} {} { 0.000} { 0.000} {0.004} {1.430} { 0.105} { 0.099} {} {} {} 
    INST {FE_PHC574_acc_out_3__0__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.122} { 0.116} {} {1} {(77.39,98.81) (77.77,98.43)} 
    NET {} {} {} {} {} {FE_PHN574_acc_out_3__0__9} {} { 0.000} { 0.000} {0.006} {2.022} { 0.122} { 0.116} {} {} {} 
    INST {U4641} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.133} {} {1} {(76.51,97.75) (76.32,98.13)} 
    NET {} {} {} {} {} {n4252} {} { 0.000} { 0.000} {0.008} {1.848} { 0.139} { 0.133} {} {} {} 
    INST {U4642} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.144} { 0.138} {} {1} {(75.56,97.75) (75.39,98.13)} 
    NET {} {} {} {} {} {n870} {} { 0.000} { 0.000} {0.003} {1.376} { 0.144} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 833
PATH 834
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]4} {CK}
  ENDPT {x_reg_out_reg[6]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.013} {} { 0.085} { 0.078} {} {11} {(37.83,123.06) (34.34,123.30)} 
    NET {} {} {} {} {} {x_out[0><0><6]} {} { 0.000} { 0.000} {0.013} {12.735} { 0.085} { 0.079} {} {} {} 
    INST {U3801} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.104} { 0.098} {} {1} {(43.51,124.01) (43.83,123.87)} 
    NET {} {} {} {} {} {n3618} {} { 0.000} { 0.000} {0.011} {1.905} { 0.104} { 0.098} {} {} {} 
    INST {U3802} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.109} { 0.103} {} {1} {(44.14,122.95) (44.31,123.33)} 
    NET {} {} {} {} {} {FE_PHN1152_n1073} {} { 0.000} { 0.000} {0.004} {1.107} { 0.109} { 0.103} {} {} {} 
    INST {FE_PHC1152_n1073} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.123} { 0.116} {} {1} {(44.33,124.01) (44.69,123.67)} 
    NET {} {} {} {} {} {FE_PHN356_n1073} {} { 0.000} { 0.000} {0.003} {1.101} { 0.123} { 0.116} {} {} {} 
    INST {FE_PHC356_n1073} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.138} { 0.132} {} {1} {(44.52,122.95) (44.90,123.33)} 
    NET {} {} {} {} {} {n1073} {} { 0.000} { 0.000} {0.005} {1.251} { 0.138} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.056} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 834
PATH 835
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]9} {CK}
  ENDPT {x_reg_out_reg[5]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.015} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.018} {} { 0.089} { 0.083} {} {11} {(42.36,98.70) (45.84,98.47)} 
    NET {} {} {} {} {} {x_out[1><1><5]} {} { 0.001} { 0.000} {0.018} {17.911} { 0.090} { 0.084} {} {} {} 
    INST {U3779} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.111} { 0.105} {} {1} {(92.53,96.00) (92.85,95.87)} 
    NET {} {} {} {} {} {n3607} {} { 0.000} { 0.000} {0.012} {1.977} { 0.111} { 0.105} {} {} {} 
    INST {U3780} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.116} { 0.109} {} {1} {(94.87,96.00) (95.04,95.63)} 
    NET {} {} {} {} {} {n954} {} { 0.000} { 0.000} {0.004} {1.048} { 0.116} { 0.109} {} {} {} 
    INST {FE_PHC1178_n954} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.129} { 0.123} {} {1} {(94.30,96.00) (94.66,95.67)} 
    NET {} {} {} {} {} {FE_PHN1178_n954} {} { 0.000} { 0.000} {0.003} {0.922} { 0.129} { 0.123} {} {} {} 
    INST {FE_PHC304_n954} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.145} { 0.139} {} {1} {(95.82,96.00) (96.20,95.63)} 
    NET {} {} {} {} {} {FE_PHN304_n954} {} { 0.000} { 0.000} {0.005} {1.256} { 0.145} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.061} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.062} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 835
PATH 836
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]} {CK}
  ENDPT {weight_reg_reg[4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[4]} {R} {} {} {preload_data[4]} {} {} {} {0.002} {61.642} { 0.071} { 0.065} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[4]} {} { 0.015} {-0.003} {0.023} {61.642} { 0.086} { 0.080} {} {} {} 
    INST {U4138} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.005} {} { 0.098} { 0.092} {} {1} {(35.91,111.75) (35.59,111.89)} 
    NET {} {} {} {} {} {n3809} {} { 0.000} { 0.000} {0.005} {1.790} { 0.098} { 0.092} {} {} {} 
    INST {U4139} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.106} { 0.100} {} {1} {(36.54,111.75) (36.71,112.13)} 
    NET {} {} {} {} {} {n787} {} { 0.000} { 0.000} {0.005} {2.426} { 0.106} { 0.100} {} {} {} 
    INST {FE_PHC400_n787} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.018} { 0.000} {0.004} {} { 0.124} { 0.118} {} {1} {(39.58,115.61) (39.95,115.26)} 
    NET {} {} {} {} {} {FE_PHN400_n787} {} { 0.000} { 0.000} {0.004} {2.342} { 0.124} { 0.118} {} {} {} 
    INST {FE_PHC882_n787} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.018} { 0.000} {0.004} {} { 0.142} { 0.135} {} {1} {(33.50,115.61) (33.87,115.26)} 
    NET {} {} {} {} {} {FE_PHN882_n787} {} { 0.000} { 0.000} {0.004} {2.000} { 0.142} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.058} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 836
PATH 837
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]6} {CK}
  ENDPT {x_reg_out_reg[3]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} { 0.000} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.002} { 0.000} {0.015} {132.770} { 0.009} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.079} { 0.073} {} {11} {(36.49,62.30) (33.01,62.07)} 
    NET {} {} {} {} {} {x_out[0><2><3]} {} { 0.000} { 0.000} {0.014} {13.988} { 0.079} { 0.073} {} {} {} 
    INST {U3813} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.099} { 0.093} {} {1} {(40.84,65.20) (41.17,65.07)} 
    NET {} {} {} {} {} {n3624} {} { 0.000} { 0.000} {0.011} {2.014} { 0.099} { 0.093} {} {} {} 
    INST {U3814} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.105} { 0.099} {} {1} {(40.72,64.16) (40.89,64.53)} 
    NET {} {} {} {} {} {n1028} {} { 0.000} { 0.000} {0.005} {2.135} { 0.105} { 0.099} {} {} {} 
    INST {FE_PHC856_n1028} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} {-0.000} {0.004} {} { 0.120} { 0.114} {} {1} {(46.23,64.16) (46.59,64.49)} 
    NET {} {} {} {} {} {FE_PHN856_n1028} {} { 0.000} { 0.000} {0.004} {1.593} { 0.120} { 0.114} {} {} {} 
    INST {FE_PHC372_n1028} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.137} { 0.131} {} {1} {(43.19,65.20) (43.57,64.83)} 
    NET {} {} {} {} {} {FE_PHN372_n1028} {} { 0.000} { 0.000} {0.005} {1.655} { 0.137} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.058} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.054} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 837
PATH 838
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]} {CK}
  ENDPT {acc_reg_out_reg[10]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.017} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.068} {} {2} {(16.32,103.46) (19.81,103.70)} 
    NET {} {} {} {} {} {acc_out[0><0><10]} {} { 0.000} { 0.000} {0.005} {2.020} { 0.075} { 0.068} {} {} {} 
    INST {FE_PHC974_acc_out_0__0__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.091} { 0.085} {} {1} {(20.01,103.36) (20.39,103.73)} 
    NET {} {} {} {} {} {FE_PHN974_acc_out_0__0__10} {} { 0.000} { 0.000} {0.005} {1.385} { 0.091} { 0.085} {} {} {} 
    INST {FE_PHC1333_acc_out_0__0__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.106} { 0.099} {} {1} {(18.68,101.61) (19.04,101.27)} 
    NET {} {} {} {} {} {FE_PHN1333_acc_out_0__0__10} {} { 0.000} { 0.000} {0.004} {1.173} { 0.106} { 0.099} {} {} {} 
    INST {FE_PHC604_acc_out_0__0__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.117} {} {1} {(18.49,104.41) (18.87,104.03)} 
    NET {} {} {} {} {} {FE_PHN604_acc_out_0__0__10} {} { 0.000} { 0.000} {0.006} {1.823} { 0.123} { 0.117} {} {} {} 
    INST {U4665} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.139} { 0.133} {} {1} {(18.18,104.41) (17.99,104.03)} 
    NET {} {} {} {} {} {n4286} {} { 0.000} { 0.000} {0.008} {1.870} { 0.139} { 0.133} {} {} {} 
    INST {U4666} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.144} { 0.138} {} {1} {(17.42,104.41) (17.25,104.03)} 
    NET {} {} {} {} {} {n1157} {} { 0.000} { 0.000} {0.003} {1.325} { 0.144} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.058} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 838
PATH 839
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]13} {CK}
  ENDPT {weight_reg_reg[7]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.065} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.025} {-0.005} {0.033} {67.555} { 0.096} { 0.090} {} {} {} 
    INST {U4193} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.109} { 0.103} {} {1} {(87.98,90.41) (87.65,90.27)} 
    NET {} {} {} {} {} {n3836} {} { 0.000} { 0.000} {0.009} {1.956} { 0.109} { 0.103} {} {} {} 
    INST {U4194} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.117} { 0.110} {} {1} {(86.58,90.41) (86.41,90.03)} 
    NET {} {} {} {} {} {n632} {} { 0.000} { 0.000} {0.004} {1.226} { 0.117} { 0.110} {} {} {} 
    INST {FE_PHC898_n632} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.129} { 0.123} {} {1} {(86.70,90.41) (87.06,90.07)} 
    NET {} {} {} {} {} {FE_PHN898_n632} {} { 0.000} { 0.000} {0.004} {1.144} { 0.129} { 0.123} {} {} {} 
    INST {FE_PHC248_n632} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.147} { 0.140} {} {1} {(85.75,90.41) (86.13,90.03)} 
    NET {} {} {} {} {} {FE_PHN248_n632} {} { 0.000} { 0.000} {0.005} {1.340} { 0.147} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.057} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 839
PATH 840
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]8} {CK}
  ENDPT {acc_reg_out_reg[8]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.050} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.004} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.021} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.078} { 0.072} {} {2} {(114.75,104.30) (118.23,104.06)} 
    NET {} {} {} {} {} {acc_out[2><0><8]} {} { 0.000} { 0.000} {0.005} {2.159} { 0.078} { 0.072} {} {} {} 
    INST {FE_PHC952_acc_out_2__0__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.095} { 0.089} {} {1} {(116.53,101.61) (116.91,101.23)} 
    NET {} {} {} {} {} {FE_PHN952_acc_out_2__0__8} {} { 0.000} { 0.000} {0.005} {1.332} { 0.095} { 0.089} {} {} {} 
    INST {FE_PHC1370_acc_out_2__0__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.109} { 0.103} {} {1} {(115.01,106.16) (115.37,106.49)} 
    NET {} {} {} {} {} {FE_PHN1370_acc_out_2__0__8} {} { 0.000} { 0.000} {0.003} {1.047} { 0.109} { 0.103} {} {} {} 
    INST {FE_PHC438_acc_out_2__0__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.127} { 0.120} {} {1} {(117.29,106.16) (117.67,106.53)} 
    NET {} {} {} {} {} {FE_PHN438_acc_out_2__0__8} {} { 0.000} { 0.000} {0.006} {1.979} { 0.127} { 0.120} {} {} {} 
    INST {U4602} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.143} { 0.137} {} {1} {(116.53,106.16) (116.72,106.53)} 
    NET {} {} {} {} {} {n4201} {} { 0.000} { 0.000} {0.008} {1.929} { 0.143} { 0.137} {} {} {} 
    INST {U4603} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.148} { 0.142} {} {1} {(115.84,106.16) (115.67,106.53)} 
    NET {} {} {} {} {} {n967} {} { 0.000} { 0.000} {0.003} {1.269} { 0.148} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.006} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.061} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.065} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 840
PATH 841
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]11} {CK}
  ENDPT {acc_reg_out_reg[1]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.078} { 0.072} {} {1} {(105.81,13.86) (109.30,14.10)} 
    NET {} {} {} {} {} {FE_PHN409_acc_out_2__3__1} {} { 0.000} { 0.000} {0.004} {0.753} { 0.078} { 0.072} {} {} {} 
    INST {FE_PHC409_acc_out_2__3__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.097} { 0.090} {} {2} {(109.50,13.76) (109.88,14.13)} 
    NET {} {} {} {} {} {acc_out[2><3><1]} {} { 0.000} { 0.000} {0.006} {2.201} { 0.097} { 0.090} {} {} {} 
    INST {FE_PHC1107_acc_out_2__3__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.113} { 0.106} {} {1} {(109.12,16.55) (109.50,16.93)} 
    NET {} {} {} {} {} {FE_PHN1107_acc_out_2__3__1} {} { 0.000} { 0.000} {0.004} {1.019} { 0.113} { 0.106} {} {} {} 
    INST {FE_PHC1382_acc_out_2__3__1} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.128} { 0.122} {} {1} {(109.69,16.55) (110.05,16.89)} 
    NET {} {} {} {} {} {FE_PHN1382_acc_out_2__3__1} {} { 0.000} { 0.000} {0.004} {1.936} { 0.128} { 0.122} {} {} {} 
    INST {U3190} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.137} { 0.130} {} {1} {(108.55,16.55) (108.74,16.73)} 
    NET {} {} {} {} {} {n3019} {} { 0.000} { 0.000} {0.005} {1.867} { 0.137} { 0.130} {} {} {} 
    INST {U3191} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.150} { 0.143} {} {1} {(108.05,17.61) (108.06,17.88)} 
    NET {} {} {} {} {} {n902} {} { 0.000} { 0.000} {0.008} {1.609} { 0.150} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.060} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 841
PATH 842
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]} {CK}
  ENDPT {acc_reg_out_reg[13]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.017} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.076} { 0.069} {} {2} {(10.44,117.46) (13.92,117.70)} 
    NET {} {} {} {} {} {acc_out[0><0><13]} {} { 0.000} { 0.000} {0.006} {2.941} { 0.076} { 0.069} {} {} {} 
    INST {FE_PHC503_acc_out_0__0__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.092} { 0.085} {} {1} {(14.69,117.36) (15.07,117.73)} 
    NET {} {} {} {} {} {FE_PHN503_acc_out_0__0__13} {} { 0.000} { 0.000} {0.004} {1.020} { 0.092} { 0.085} {} {} {} 
    INST {FE_PHC1354_acc_out_0__0__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.106} { 0.099} {} {1} {(15.07,118.41) (15.43,118.07)} 
    NET {} {} {} {} {} {FE_PHN1354_acc_out_0__0__13} {} { 0.000} { 0.000} {0.003} {1.078} { 0.106} { 0.099} {} {} {} 
    INST {FE_PHC1084_acc_out_0__0__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.117} {} {1} {(16.21,117.36) (16.59,117.73)} 
    NET {} {} {} {} {} {FE_PHN1084_acc_out_0__0__13} {} { 0.000} { 0.000} {0.006} {1.920} { 0.123} { 0.117} {} {} {} 
    INST {U4806} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.133} {} {1} {(15.45,117.36) (15.64,117.73)} 
    NET {} {} {} {} {} {n4493} {} { 0.000} { 0.000} {0.008} {1.876} { 0.140} { 0.133} {} {} {} 
    INST {U4807} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.145} { 0.138} {} {1} {(14.57,117.36) (14.40,117.73)} 
    NET {} {} {} {} {} {n1154} {} { 0.000} { 0.000} {0.003} {1.454} { 0.145} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.058} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 842
PATH 843
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]8} {CK}
  ENDPT {acc_reg_out_reg[3]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.004} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.020} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} { 0.072} {} {2} {(104.11,104.30) (107.59,104.06)} 
    NET {} {} {} {} {} {acc_out[2><0><3]} {} { 0.000} { 0.000} {0.005} {2.711} { 0.079} { 0.072} {} {} {} 
    INST {FE_PHC893_acc_out_2__0__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.095} { 0.088} {} {1} {(110.64,106.16) (111.02,106.53)} 
    NET {} {} {} {} {} {FE_PHN893_acc_out_2__0__3} {} { 0.000} { 0.000} {0.004} {1.161} { 0.095} { 0.088} {} {} {} 
    INST {FE_PHC536_acc_out_2__0__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.111} { 0.105} {} {1} {(108.17,107.20) (108.55,106.83)} 
    NET {} {} {} {} {} {FE_PHN536_acc_out_2__0__3} {} { 0.000} { 0.000} {0.005} {1.375} { 0.111} { 0.105} {} {} {} 
    INST {FE_PHC1417_acc_out_2__0__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.127} { 0.120} {} {1} {(109.50,104.41) (109.86,104.07)} 
    NET {} {} {} {} {} {FE_PHN1417_acc_out_2__0__3} {} { 0.000} { 0.000} {0.004} {2.172} { 0.127} { 0.120} {} {} {} 
    INST {U3983} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.143} { 0.136} {} {1} {(105.70,106.16) (105.89,106.53)} 
    NET {} {} {} {} {} {n3724} {} { 0.000} { 0.000} {0.008} {1.836} { 0.143} { 0.136} {} {} {} 
    INST {U3984} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.148} { 0.141} {} {1} {(105.01,106.16) (104.84,106.53)} 
    NET {} {} {} {} {} {n972} {} { 0.000} { 0.000} {0.003} {1.232} { 0.148} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.061} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 843
PATH 844
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]4} {CK}
  ENDPT {x_reg_out_reg[4]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.085} { 0.078} {} {11} {(40.11,121.10) (36.62,120.87)} 
    NET {} {} {} {} {} {x_out[0><0><4]} {} { 0.000} { 0.000} {0.014} {13.081} { 0.085} { 0.079} {} {} {} 
    INST {U3833} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.105} { 0.098} {} {1} {(45.22,124.01) (45.54,123.87)} 
    NET {} {} {} {} {} {n3634} {} { 0.000} { 0.000} {0.012} {2.022} { 0.105} { 0.098} {} {} {} 
    INST {U3834} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.110} { 0.103} {} {1} {(47.18,124.01) (47.35,123.63)} 
    NET {} {} {} {} {} {n1075} {} { 0.000} { 0.000} {0.004} {1.054} { 0.110} { 0.103} {} {} {} 
    INST {FE_PHC1171_n1075} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.123} { 0.117} {} {1} {(46.61,124.01) (46.97,123.67)} 
    NET {} {} {} {} {} {FE_PHN1171_n1075} {} { 0.000} { 0.000} {0.003} {0.901} { 0.123} { 0.117} {} {} {} 
    INST {FE_PHC337_n1075} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.139} { 0.132} {} {1} {(47.75,124.01) (48.13,123.63)} 
    NET {} {} {} {} {} {FE_PHN337_n1075} {} { 0.000} { 0.000} {0.005} {1.249} { 0.139} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.057} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 844
PATH 845
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]8} {CK}
  ENDPT {acc_reg_out_reg[4]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.003} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.020} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.078} { 0.071} {} {2} {(106.95,106.26) (110.44,106.50)} 
    NET {} {} {} {} {} {acc_out[2><0><4]} {} { 0.000} { 0.000} {0.005} {2.265} { 0.078} { 0.071} {} {} {} 
    INST {FE_PHC597_acc_out_2__0__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.095} { 0.088} {} {1} {(108.74,107.20) (109.12,106.83)} 
    NET {} {} {} {} {} {FE_PHN597_acc_out_2__0__4} {} { 0.000} { 0.000} {0.005} {1.462} { 0.095} { 0.088} {} {} {} 
    INST {FE_PHC1334_acc_out_2__0__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.109} { 0.102} {} {1} {(111.78,107.20) (112.14,106.87)} 
    NET {} {} {} {} {} {FE_PHN1334_acc_out_2__0__4} {} { 0.000} { 0.000} {0.003} {0.990} { 0.109} { 0.102} {} {} {} 
    INST {FE_PHC1068_acc_out_2__0__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.126} { 0.120} {} {1} {(111.21,107.20) (111.59,106.83)} 
    NET {} {} {} {} {} {FE_PHN1068_acc_out_2__0__4} {} { 0.000} { 0.000} {0.006} {1.942} { 0.126} { 0.120} {} {} {} 
    INST {U4322} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.143} { 0.136} {} {1} {(109.95,107.20) (109.76,106.83)} 
    NET {} {} {} {} {} {n3927} {} { 0.000} { 0.000} {0.008} {1.958} { 0.143} { 0.136} {} {} {} 
    INST {U4323} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.148} { 0.141} {} {1} {(108.05,107.20) (107.88,106.83)} 
    NET {} {} {} {} {} {n971} {} { 0.000} { 0.000} {0.003} {1.239} { 0.148} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.061} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 845
PATH 846
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]15} {CK}
  ENDPT {acc_reg_out_reg[2]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.077} { 0.070} {} {1} {(99.55,19.46) (103.03,19.70)} 
    NET {} {} {} {} {} {acc_out[3><3><2]} {} { 0.000} { 0.000} {0.004} {0.753} { 0.077} { 0.070} {} {} {} 
    INST {FE_PHC405_acc_out_3__3__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.095} { 0.089} {} {2} {(103.23,19.36) (103.61,19.73)} 
    NET {} {} {} {} {} {FE_PHN405_acc_out_3__3__2} {} { 0.000} { 0.000} {0.006} {2.136} { 0.095} { 0.089} {} {} {} 
    INST {FE_PHC1150_acc_out_3__3__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.112} { 0.105} {} {1} {(101.14,17.61) (101.52,17.23)} 
    NET {} {} {} {} {} {FE_PHN1150_acc_out_3__3__2} {} { 0.000} { 0.000} {0.004} {1.172} { 0.112} { 0.105} {} {} {} 
    INST {FE_PHC1415_acc_out_3__3__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.128} { 0.121} {} {1} {(103.23,17.61) (103.59,17.27)} 
    NET {} {} {} {} {} {FE_PHN1415_acc_out_3__3__2} {} { 0.000} { 0.000} {0.004} {2.115} { 0.128} { 0.121} {} {} {} 
    INST {U2364} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.136} { 0.129} {} {1} {(98.93,17.61) (98.74,17.43)} 
    NET {} {} {} {} {} {n2131} {} { 0.000} { 0.000} {0.005} {1.766} { 0.136} { 0.129} {} {} {} 
    INST {U2365} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.149} { 0.142} {} {1} {(98.17,17.61) (98.19,17.88)} 
    NET {} {} {} {} {} {n805} {} { 0.000} { 0.000} {0.007} {1.463} { 0.149} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.060} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 846
PATH 847
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]14} {CK}
  ENDPT {x_reg_out_reg[6]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.001} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.014} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.013} {} { 0.083} { 0.076} {} {10} {(86.66,67.90) (83.17,67.67)} 
    NET {} {} {} {} {} {x_out[3><2><6]} {} { 0.000} { 0.000} {0.013} {12.742} { 0.083} { 0.076} {} {} {} 
    INST {U3881} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.023} { 0.000} {0.012} {} { 0.106} { 0.100} {} {1} {(88.41,68.00) (88.60,67.87)} 
    NET {} {} {} {} {} {n3658} {} { 0.000} { 0.000} {0.012} {2.112} { 0.106} { 0.100} {} {} {} 
    INST {U3882} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.111} { 0.104} {} {1} {(87.15,68.00) (86.98,67.63)} 
    NET {} {} {} {} {} {n833} {} { 0.000} { 0.000} {0.004} {1.138} { 0.111} { 0.104} {} {} {} 
    INST {FE_PHC1038_n833} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.125} { 0.118} {} {1} {(86.13,70.81) (86.49,70.47)} 
    NET {} {} {} {} {} {FE_PHN1038_n833} {} { 0.000} { 0.000} {0.003} {1.126} { 0.125} { 0.118} {} {} {} 
    INST {FE_PHC346_n833} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.141} { 0.134} {} {1} {(87.27,68.00) (87.65,67.63)} 
    NET {} {} {} {} {} {FE_PHN346_n833} {} { 0.000} { 0.000} {0.005} {1.396} { 0.141} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.056} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.058} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 847
PATH 848
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]11} {CK}
  ENDPT {x_reg_out_reg[1]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.000} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.075} { 0.000} {0.018} {} { 0.088} { 0.081} {} {11} {(37.61,27.86) (41.09,28.09)} 
    NET {} {} {} {} {} {x_out[1><3><1]} {} { 0.002} { 0.000} {0.018} {17.956} { 0.090} { 0.083} {} {} {} 
    INST {U3805} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.110} { 0.104} {} {1} {(97.09,27.75) (97.41,27.89)} 
    NET {} {} {} {} {} {n3620} {} { 0.000} { 0.000} {0.012} {1.963} { 0.110} { 0.104} {} {} {} 
    INST {U3806} {A} {R} {ZN} {F} {} {INV_X1} { 0.007} { 0.000} {0.005} {} { 0.117} { 0.110} {} {1} {(98.29,27.75) (98.46,28.13)} 
    NET {} {} {} {} {} {n910} {} { 0.000} { 0.000} {0.005} {2.291} { 0.117} { 0.110} {} {} {} 
    INST {FE_PHC879_n910} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.132} { 0.125} {} {1} {(102.28,22.16) (102.64,22.49)} 
    NET {} {} {} {} {} {FE_PHN879_n910} {} { 0.000} { 0.000} {0.004} {1.620} { 0.132} { 0.125} {} {} {} 
    INST {FE_PHC277_n910} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.149} { 0.142} {} {1} {(100.19,26.00) (100.57,25.63)} 
    NET {} {} {} {} {} {FE_PHN277_n910} {} { 0.000} { 0.000} {0.005} {1.510} { 0.149} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.060} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 848
PATH 849
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]8} {CK}
  ENDPT {weight_reg_reg[3]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.064} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.023} {-0.003} {0.028} {58.889} { 0.094} { 0.087} {} {} {} 
    INST {U4288} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.106} { 0.099} {} {1} {(101.45,108.95) (101.78,109.09)} 
    NET {} {} {} {} {} {n3895} {} { 0.000} { 0.000} {0.009} {1.786} { 0.106} { 0.099} {} {} {} 
    INST {U4289} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.115} { 0.108} {} {1} {(101.02,108.95) (100.85,109.33)} 
    NET {} {} {} {} {} {n692} {} { 0.000} { 0.000} {0.005} {2.115} { 0.115} { 0.108} {} {} {} 
    INST {FE_PHC923_n692} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} {-0.001} {0.005} {} { 0.129} { 0.122} {} {1} {(107.41,110.00) (107.77,109.67)} 
    NET {} {} {} {} {} {FE_PHN923_n692} {} { 0.000} { 0.000} {0.005} {2.248} { 0.129} { 0.122} {} {} {} 
    INST {FE_PHC197_n692} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} {-0.001} {0.006} {} { 0.147} { 0.140} {} {1} {(101.14,112.81) (101.52,112.43)} 
    NET {} {} {} {} {} {FE_PHN197_n692} {} { 0.000} { 0.000} {0.006} {2.167} { 0.147} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.061} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 849
PATH 850
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]4} {CK}
  ENDPT {acc_reg_out_reg[14]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.001} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.016} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.074} { 0.067} {} {2} {(67.06,101.50) (70.54,101.27)} 
    NET {} {} {} {} {} {acc_out[1><0><14]} {} { 0.000} { 0.000} {0.005} {2.556} { 0.074} { 0.067} {} {} {} 
    INST {FE_PHC502_acc_out_1__0__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.090} { 0.083} {} {1} {(67.89,104.41) (68.27,104.03)} 
    NET {} {} {} {} {} {FE_PHN1351_acc_out_1__0__14} {} { 0.000} { 0.000} {0.004} {1.143} { 0.090} { 0.083} {} {} {} 
    INST {FE_PHC1351_acc_out_1__0__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.104} { 0.097} {} {1} {(67.89,103.36) (68.25,103.69)} 
    NET {} {} {} {} {} {FE_PHN502_acc_out_1__0__14} {} { 0.000} { 0.000} {0.003} {1.043} { 0.104} { 0.097} {} {} {} 
    INST {FE_PHC1023_acc_out_1__0__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.122} { 0.115} {} {1} {(69.03,103.36) (69.41,103.73)} 
    NET {} {} {} {} {} {FE_PHN1023_acc_out_1__0__14} {} { 0.000} { 0.000} {0.006} {2.139} { 0.122} { 0.115} {} {} {} 
    INST {U4985} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.138} { 0.132} {} {1} {(69.10,104.41) (68.91,104.03)} 
    NET {} {} {} {} {} {n4738} {} { 0.000} { 0.000} {0.008} {1.859} { 0.138} { 0.132} {} {} {} 
    INST {U4986} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.143} { 0.136} {} {1} {(68.72,103.36) (68.55,103.73)} 
    NET {} {} {} {} {} {n1057} {} { 0.000} { 0.000} {0.003} {1.362} { 0.143} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.057} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.018} {124.925} { 0.060} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 850
PATH 851
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]3} {CK}
  ENDPT {x_reg_out_reg[0]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[24]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[24]} {R} {} {} {x_vector_flat[24]} {} {} {} {0.002} {8.668} { 0.071} { 0.064} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[24]} {} { 0.002} { 0.000} {0.002} {8.668} { 0.073} { 0.066} {} {} {} 
    INST {U4936} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.095} { 0.088} {} {1} {(36.61,26.00) (36.25,25.67)} 
    NET {} {} {} {} {} {FE_PHN1496_n1103} {} { 0.000} { 0.000} {0.005} {1.532} { 0.095} { 0.088} {} {} {} 
    INST {FE_PHC1496_n1103} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.107} { 0.100} {} {1} {(35.02,23.21) (35.38,22.87)} 
    NET {} {} {} {} {} {FE_PHN1298_n1103} {} { 0.000} { 0.000} {0.003} {0.801} { 0.107} { 0.100} {} {} {} 
    INST {FE_PHC1298_n1103} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.123} { 0.116} {} {1} {(35.59,23.21) (35.97,22.83)} 
    NET {} {} {} {} {} {FE_PHN447_n1103} {} { 0.000} { 0.000} {0.004} {0.801} { 0.123} { 0.116} {} {} {} 
    INST {FE_PHC447_n1103} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.141} { 0.134} {} {1} {(36.16,23.21) (36.54,22.83)} 
    NET {} {} {} {} {} {n1103} {} { 0.000} { 0.000} {0.005} {1.273} { 0.141} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.057} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 851
PATH 852
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]} {CK}
  ENDPT {acc_reg_out_reg[7]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.017} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.068} {} {2} {(16.14,107.10) (19.62,106.87)} 
    NET {} {} {} {} {} {acc_out[0><0><7]} {} { 0.000} { 0.000} {0.005} {2.397} { 0.075} { 0.068} {} {} {} 
    INST {FE_PHC1009_acc_out_0__0__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.091} { 0.084} {} {1} {(20.01,108.95) (20.39,109.33)} 
    NET {} {} {} {} {} {FE_PHN1361_acc_out_0__0__7} {} { 0.000} { 0.000} {0.004} {1.096} { 0.091} { 0.084} {} {} {} 
    INST {FE_PHC1361_acc_out_0__0__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.105} { 0.098} {} {1} {(21.15,108.95) (21.51,109.29)} 
    NET {} {} {} {} {} {FE_PHN1009_acc_out_0__0__7} {} { 0.000} { 0.000} {0.003} {0.896} { 0.105} { 0.098} {} {} {} 
    INST {FE_PHC524_acc_out_0__0__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.122} { 0.115} {} {1} {(21.15,107.20) (21.53,106.83)} 
    NET {} {} {} {} {} {FE_PHN524_acc_out_0__0__7} {} { 0.000} { 0.000} {0.006} {1.957} { 0.122} { 0.115} {} {} {} 
    INST {U4520} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.140} { 0.133} {} {1} {(20.01,107.20) (20.20,106.83)} 
    NET {} {} {} {} {} {n4109} {} { 0.000} { 0.000} {0.009} {2.065} { 0.140} { 0.133} {} {} {} 
    INST {U4521} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.145} { 0.138} {} {1} {(19.44,108.95) (19.61,109.33)} 
    NET {} {} {} {} {} {n1160} {} { 0.000} { 0.000} {0.004} {1.528} { 0.145} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.058} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 852
PATH 853
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]1} {CK}
  ENDPT {acc_reg_out_reg[2]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.021} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.000} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.012} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.070} { 0.063} {} {2} {(30.57,76.30) (34.06,76.06)} 
    NET {} {} {} {} {} {acc_out[0><1><2]} {} { 0.000} { 0.000} {0.005} {2.614} { 0.070} { 0.063} {} {} {} 
    INST {FE_PHC913_acc_out_0__1__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.086} { 0.079} {} {1} {(31.60,80.95) (31.98,81.33)} 
    NET {} {} {} {} {} {FE_PHN913_acc_out_0__1__2} {} { 0.000} { 0.000} {0.004} {1.165} { 0.086} { 0.079} {} {} {} 
    INST {FE_PHC1383_acc_out_0__1__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.101} { 0.094} {} {1} {(31.60,82.00) (31.96,81.67)} 
    NET {} {} {} {} {} {FE_PHN1383_acc_out_0__1__2} {} { 0.000} { 0.000} {0.004} {1.302} { 0.101} { 0.094} {} {} {} 
    INST {FE_PHC606_acc_out_0__1__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.117} { 0.110} {} {1} {(32.74,79.20) (33.12,78.83)} 
    NET {} {} {} {} {} {FE_PHN606_acc_out_0__1__2} {} { 0.000} { 0.000} {0.005} {1.578} { 0.117} { 0.110} {} {} {} 
    INST {U2866} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.127} { 0.120} {} {1} {(33.31,79.20) (33.50,79.03)} 
    NET {} {} {} {} {} {n2665} {} { 0.000} { 0.000} {0.006} {1.998} { 0.127} { 0.120} {} {} {} 
    INST {U2867} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.139} { 0.132} {} {1} {(31.86,79.20) (31.88,79.48)} 
    NET {} {} {} {} {} {n1141} {} { 0.000} { 0.000} {0.007} {1.427} { 0.139} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.058} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.056} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 853
PATH 854
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]9} {CK}
  ENDPT {weight_reg_reg[0]9} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.064} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.022} {-0.007} {0.030} {60.463} { 0.093} { 0.086} {} {} {} 
    INST {U4187} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.106} { 0.099} {} {1} {(100.89,94.95) (100.57,95.09)} 
    NET {} {} {} {} {} {n3833} {} { 0.000} { 0.000} {0.009} {1.811} { 0.106} { 0.099} {} {} {} 
    INST {U4188} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.114} { 0.107} {} {1} {(99.88,94.95) (99.71,95.33)} 
    NET {} {} {} {} {} {n687} {} { 0.000} { 0.000} {0.005} {1.883} { 0.114} { 0.107} {} {} {} 
    INST {FE_PHC897_n687} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.127} { 0.120} {} {1} {(93.54,94.95) (93.90,95.29)} 
    NET {} {} {} {} {} {FE_PHN897_n687} {} { 0.000} { 0.000} {0.004} {1.543} { 0.127} { 0.120} {} {} {} 
    INST {FE_PHC261_n687} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.145} { 0.138} {} {1} {(98.86,94.95) (99.24,95.33)} 
    NET {} {} {} {} {} {FE_PHN261_n687} {} { 0.000} { 0.000} {0.005} {1.359} { 0.145} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.061} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 854
PATH 855
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]12} {CK}
  ENDPT {acc_reg_out_reg[2]12} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.003} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.019} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]12} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.019} {} { 0.079} { 0.072} {} {16} {(96.34,109.90) (93.23,109.88)} 
    NET {} {} {} {} {} {n5469} {} { 0.000} { 0.000} {0.019} {14.793} { 0.080} { 0.073} {} {} {} 
    INST {U3936} {A2} {F} {ZN} {R} {} {NOR2_X1} { 0.025} { 0.000} {0.014} {} { 0.104} { 0.097} {} {1} {(88.41,106.16) (88.60,106.53)} 
    NET {} {} {} {} {} {n3730} {} { 0.000} { 0.000} {0.014} {3.925} { 0.104} { 0.097} {} {} {} 
    INST {U3995} {B} {R} {S} {R} {} {FA_X1} { 0.027} { 0.000} {0.006} {} { 0.131} { 0.124} {} {2} {(89.00,104.30) (90.48,104.08)} 
    NET {} {} {} {} {} {n3692} {} { 0.000} { 0.000} {0.006} {1.939} { 0.131} { 0.124} {} {} {} 
    INST {U3941} {A1} {R} {ZN} {F} {} {AOI22_X1} { 0.009} { 0.000} {0.006} {} { 0.141} { 0.134} {} {1} {(91.77,103.46) (91.90,103.73)} 
    NET {} {} {} {} {} {n3693} {} { 0.000} { 0.000} {0.006} {1.742} { 0.141} { 0.134} {} {} {} 
    INST {U3942} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.147} { 0.140} {} {1} {(90.95,103.36) (90.78,103.73)} 
    NET {} {} {} {} {} {n877} {} { 0.000} { 0.000} {0.004} {1.401} { 0.147} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.057} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.014} { 0.000} {0.019} {124.925} { 0.064} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 855
PATH 856
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]8} {CK}
  ENDPT {acc_reg_out_reg[5]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.003} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.020} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.077} { 0.070} {} {1} {(110.75,104.30) (114.24,104.06)} 
    NET {} {} {} {} {} {acc_out[2><0><5]} {} { 0.000} { 0.000} {0.004} {0.894} { 0.077} { 0.070} {} {} {} 
    INST {FE_PHC1211_acc_out_2__0__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.095} { 0.088} {} {2} {(114.25,106.16) (114.63,106.53)} 
    NET {} {} {} {} {} {FE_PHN1211_acc_out_2__0__5} {} { 0.000} { 0.000} {0.006} {2.291} { 0.095} { 0.088} {} {} {} 
    INST {FE_PHC495_acc_out_2__0__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.112} { 0.105} {} {1} {(113.30,106.16) (113.68,106.53)} 
    NET {} {} {} {} {} {FE_PHN495_acc_out_2__0__5} {} { 0.000} { 0.000} {0.005} {1.299} { 0.112} { 0.105} {} {} {} 
    INST {FE_PHC1378_acc_out_2__0__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.128} { 0.121} {} {1} {(112.35,107.20) (112.71,106.87)} 
    NET {} {} {} {} {} {FE_PHN1378_acc_out_2__0__5} {} { 0.000} { 0.000} {0.004} {2.020} { 0.128} { 0.121} {} {} {} 
    INST {U4386} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.144} { 0.136} {} {1} {(112.23,106.16) (112.04,106.53)} 
    NET {} {} {} {} {} {n3977} {} { 0.000} { 0.000} {0.008} {1.865} { 0.144} { 0.136} {} {} {} 
    INST {U4387} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.149} { 0.141} {} {1} {(113.18,106.16) (113.01,106.53)} 
    NET {} {} {} {} {} {n970} {} { 0.000} { 0.000} {0.003} {1.475} { 0.149} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.061} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.065} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 856
PATH 857
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]13} {CK}
  ENDPT {weight_reg_reg[1]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.064} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.019} {-0.008} {0.029} {59.668} { 0.090} { 0.083} {} {} {} 
    INST {U4195} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.103} { 0.096} {} {1} {(99.00,84.81) (98.67,84.67)} 
    NET {} {} {} {} {} {n3837} {} { 0.000} { 0.000} {0.009} {1.789} { 0.103} { 0.096} {} {} {} 
    INST {U4196} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.112} { 0.105} {} {1} {(99.62,84.81) (99.79,84.43)} 
    NET {} {} {} {} {} {n638} {} { 0.000} { 0.000} {0.005} {2.130} { 0.112} { 0.105} {} {} {} 
    INST {FE_PHC886_n638} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.126} { 0.119} {} {1} {(100.00,89.36) (100.36,89.69)} 
    NET {} {} {} {} {} {FE_PHN886_n638} {} { 0.000} { 0.000} {0.005} {2.300} { 0.126} { 0.119} {} {} {} 
    INST {FE_PHC178_n638} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.145} { 0.138} {} {1} {(101.90,82.00) (102.28,81.63)} 
    NET {} {} {} {} {} {FE_PHN178_n638} {} { 0.000} { 0.000} {0.005} {1.548} { 0.145} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.061} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 857
PATH 858
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]3} {CK}
  ENDPT {acc_reg_out_reg[2]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.001} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.015} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.071} { 0.064} {} {1} {(34.95,14.70) (38.43,14.46)} 
    NET {} {} {} {} {} {acc_out[0><3><2]} {} { 0.000} { 0.000} {0.004} {1.117} { 0.071} { 0.064} {} {} {} 
    INST {FE_PHC401_acc_out_0__3__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.090} { 0.082} {} {2} {(35.97,16.55) (36.35,16.93)} 
    NET {} {} {} {} {} {FE_PHN401_acc_out_0__3__2} {} { 0.000} { 0.000} {0.006} {2.212} { 0.090} { 0.082} {} {} {} 
    INST {FE_PHC1151_acc_out_0__3__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.106} { 0.099} {} {1} {(35.78,17.61) (36.16,17.23)} 
    NET {} {} {} {} {} {FE_PHN1151_acc_out_0__3__2} {} { 0.000} { 0.000} {0.004} {1.151} { 0.106} { 0.099} {} {} {} 
    INST {FE_PHC1385_acc_out_0__3__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.121} { 0.114} {} {1} {(34.64,17.61) (35.00,17.27)} 
    NET {} {} {} {} {} {FE_PHN1385_acc_out_0__3__2} {} { 0.000} { 0.000} {0.004} {1.833} { 0.121} { 0.114} {} {} {} 
    INST {U2532} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.130} { 0.123} {} {1} {(35.85,16.55) (35.66,16.73)} 
    NET {} {} {} {} {} {n2312} {} { 0.000} { 0.000} {0.005} {1.847} { 0.130} { 0.123} {} {} {} 
    INST {U2533} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.143} { 0.135} {} {1} {(34.71,16.55) (34.73,16.28)} 
    NET {} {} {} {} {} {n1093} {} { 0.000} { 0.000} {0.007} {1.411} { 0.143} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.058} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.059} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 858
PATH 859
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]} {CK}
  ENDPT {acc_reg_out_reg[9]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.000} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.017} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.068} {} {2} {(14.43,109.90) (17.91,109.67)} 
    NET {} {} {} {} {} {acc_out[0><0><9]} {} { 0.000} { 0.000} {0.005} {2.462} { 0.075} { 0.068} {} {} {} 
    INST {FE_PHC499_acc_out_0__0__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.092} { 0.085} {} {1} {(17.54,111.75) (17.92,112.13)} 
    NET {} {} {} {} {} {FE_PHN499_acc_out_0__0__9} {} { 0.000} { 0.000} {0.005} {1.425} { 0.092} { 0.085} {} {} {} 
    INST {FE_PHC1355_acc_out_0__0__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.107} { 0.099} {} {1} {(13.17,111.75) (13.53,112.09)} 
    NET {} {} {} {} {} {FE_PHN1355_acc_out_0__0__9} {} { 0.000} { 0.000} {0.003} {1.160} { 0.107} { 0.099} {} {} {} 
    INST {FE_PHC1000_acc_out_0__0__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.124} { 0.117} {} {1} {(15.26,111.75) (15.64,112.13)} 
    NET {} {} {} {} {} {FE_PHN1000_acc_out_0__0__9} {} { 0.000} { 0.000} {0.006} {1.916} { 0.124} { 0.117} {} {} {} 
    INST {U4615} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.140} { 0.133} {} {1} {(16.78,111.75) (16.97,112.13)} 
    NET {} {} {} {} {} {n4218} {} { 0.000} { 0.000} {0.008} {1.878} { 0.140} { 0.133} {} {} {} 
    INST {U4616} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.145} { 0.138} {} {1} {(16.09,111.75) (15.92,112.13)} 
    NET {} {} {} {} {} {n1158} {} { 0.000} { 0.000} {0.003} {1.460} { 0.145} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.059} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 859
PATH 860
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]11} {CK}
  ENDPT {acc_reg_out_reg[2]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.001} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} { 0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.079} { 0.071} {} {1} {(108.31,14.70) (104.83,14.46)} 
    NET {} {} {} {} {} {FE_PHN416_acc_out_2__3__2} {} { 0.000} { 0.000} {0.004} {0.861} { 0.079} { 0.071} {} {} {} 
    INST {FE_PHC416_acc_out_2__3__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.097} { 0.090} {} {2} {(104.18,14.80) (104.56,14.43)} 
    NET {} {} {} {} {} {acc_out[2><3><2]} {} { 0.000} { 0.000} {0.007} {2.448} { 0.097} { 0.090} {} {} {} 
    INST {FE_PHC984_acc_out_2__3__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.114} { 0.107} {} {1} {(107.98,16.55) (108.36,16.93)} 
    NET {} {} {} {} {} {FE_PHN984_acc_out_2__3__2} {} { 0.000} { 0.000} {0.004} {1.065} { 0.114} { 0.107} {} {} {} 
    INST {FE_PHC1395_acc_out_2__3__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.130} { 0.122} {} {1} {(108.55,14.80) (108.91,14.47)} 
    NET {} {} {} {} {} {FE_PHN1395_acc_out_2__3__2} {} { 0.000} { 0.000} {0.004} {2.209} { 0.130} { 0.122} {} {} {} 
    INST {U3193} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.139} { 0.131} {} {1} {(106.27,16.55) (106.46,16.73)} 
    NET {} {} {} {} {} {n3025} {} { 0.000} { 0.000} {0.006} {1.893} { 0.139} { 0.131} {} {} {} 
    INST {U3194} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.012} { 0.000} {0.007} {} { 0.151} { 0.143} {} {1} {(107.67,16.55) (107.69,16.28)} 
    NET {} {} {} {} {} {n901} {} { 0.000} { 0.000} {0.007} {1.222} { 0.151} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.060} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 860
PATH 861
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]9} {CK}
  ENDPT {weight_reg_reg[7]9} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.064} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.025} {-0.005} {0.033} {67.555} { 0.096} { 0.088} {} {} {} 
    INST {U4197} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.108} { 0.101} {} {1} {(104.31,100.56) (104.63,100.69)} 
    NET {} {} {} {} {} {n3838} {} { 0.000} { 0.000} {0.009} {1.876} { 0.108} { 0.101} {} {} {} 
    INST {U4198} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.117} { 0.109} {} {1} {(105.70,100.56) (105.87,100.93)} 
    NET {} {} {} {} {} {n680} {} { 0.000} { 0.000} {0.005} {1.706} { 0.117} { 0.109} {} {} {} 
    INST {FE_PHC885_n680} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.130} { 0.123} {} {1} {(109.88,98.81) (110.24,98.47)} 
    NET {} {} {} {} {} {FE_PHN885_n680} {} { 0.000} { 0.000} {0.004} {1.844} { 0.130} { 0.123} {} {} {} 
    INST {FE_PHC196_n680} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.148} { 0.141} {} {1} {(105.13,100.56) (105.51,100.93)} 
    NET {} {} {} {} {} {FE_PHN196_n680} {} { 0.000} { 0.000} {0.005} {1.349} { 0.148} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.062} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 861
PATH 862
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]6} {CK}
  ENDPT {x_reg_out_reg[5]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.000} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.011} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.082} { 0.074} {} {11} {(31.37,72.66) (27.88,72.89)} 
    NET {} {} {} {} {} {x_out[0><2><5]} {} { 0.001} { 0.000} {0.014} {13.814} { 0.082} { 0.075} {} {} {} 
    INST {U3857} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.101} { 0.094} {} {1} {(40.47,69.75) (40.79,69.89)} 
    NET {} {} {} {} {} {n3646} {} { 0.000} { 0.000} {0.011} {1.901} { 0.101} { 0.094} {} {} {} 
    INST {U3858} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.107} { 0.100} {} {1} {(41.67,69.75) (41.84,70.13)} 
    NET {} {} {} {} {} {n1026} {} { 0.000} { 0.000} {0.004} {1.753} { 0.107} { 0.100} {} {} {} 
    INST {FE_PHC1091_n1026} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.122} { 0.115} {} {1} {(46.42,69.75) (46.78,70.09)} 
    NET {} {} {} {} {} {FE_PHN1091_n1026} {} { 0.000} { 0.000} {0.004} {1.654} { 0.122} { 0.115} {} {} {} 
    INST {FE_PHC298_n1026} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.139} { 0.131} {} {1} {(42.05,69.75) (42.43,70.13)} 
    NET {} {} {} {} {} {FE_PHN298_n1026} {} { 0.000} { 0.000} {0.005} {1.653} { 0.139} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.059} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 862
PATH 863
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]12} {CK}
  ENDPT {acc_reg_out_reg[13]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.001} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.017} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.075} { 0.068} {} {2} {(68.58,98.70) (72.06,98.47)} 
    NET {} {} {} {} {} {acc_out[3><0><13]} {} { 0.000} { 0.000} {0.006} {2.801} { 0.075} { 0.068} {} {} {} 
    INST {FE_PHC588_acc_out_3__0__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.092} { 0.085} {} {1} {(72.45,100.56) (72.83,100.93)} 
    NET {} {} {} {} {} {FE_PHN588_acc_out_3__0__13} {} { 0.000} { 0.000} {0.005} {1.256} { 0.092} { 0.085} {} {} {} 
    INST {FE_PHC1329_acc_out_3__0__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.106} { 0.098} {} {1} {(71.50,101.61) (71.86,101.27)} 
    NET {} {} {} {} {} {FE_PHN1329_acc_out_3__0__13} {} { 0.000} { 0.000} {0.003} {0.753} { 0.106} { 0.098} {} {} {} 
    INST {FE_PHC1082_acc_out_3__0__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.116} {} {1} {(72.07,101.61) (72.45,101.23)} 
    NET {} {} {} {} {} {FE_PHN1082_acc_out_3__0__13} {} { 0.000} { 0.000} {0.006} {1.997} { 0.123} { 0.116} {} {} {} 
    INST {U4779} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.140} { 0.133} {} {1} {(72.14,100.56) (71.95,100.93)} 
    NET {} {} {} {} {} {n4457} {} { 0.000} { 0.000} {0.008} {2.019} { 0.140} { 0.133} {} {} {} 
    INST {U4780} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.145} { 0.138} {} {1} {(70.62,100.56) (70.45,100.93)} 
    NET {} {} {} {} {} {n866} {} { 0.000} { 0.000} {0.004} {1.454} { 0.145} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 863
PATH 864
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]12} {CK}
  ENDPT {acc_reg_out_reg[10]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.001} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.017} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.068} {} {2} {(72.75,98.70) (76.24,98.47)} 
    NET {} {} {} {} {} {acc_out[3><0><10]} {} { 0.000} { 0.000} {0.005} {2.499} { 0.075} { 0.068} {} {} {} 
    INST {FE_PHC480_acc_out_3__0__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.091} { 0.084} {} {1} {(73.97,100.56) (74.35,100.93)} 
    NET {} {} {} {} {} {FE_PHN480_acc_out_3__0__10} {} { 0.000} { 0.000} {0.005} {1.269} { 0.091} { 0.084} {} {} {} 
    INST {FE_PHC1365_acc_out_3__0__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.106} { 0.099} {} {1} {(73.40,103.36) (73.76,103.69)} 
    NET {} {} {} {} {} {FE_PHN1365_acc_out_3__0__10} {} { 0.000} { 0.000} {0.004} {1.303} { 0.106} { 0.099} {} {} {} 
    INST {FE_PHC975_acc_out_3__0__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.116} {} {1} {(73.02,100.56) (73.40,100.93)} 
    NET {} {} {} {} {} {FE_PHN975_acc_out_3__0__10} {} { 0.000} { 0.000} {0.006} {1.929} { 0.123} { 0.116} {} {} {} 
    INST {U4676} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.140} { 0.133} {} {1} {(74.73,100.56) (74.92,100.93)} 
    NET {} {} {} {} {} {n4303} {} { 0.000} { 0.000} {0.009} {2.058} { 0.140} { 0.133} {} {} {} 
    INST {U4677} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.145} { 0.138} {} {1} {(73.85,100.56) (73.68,100.93)} 
    NET {} {} {} {} {} {n869} {} { 0.000} { 0.000} {0.003} {1.255} { 0.145} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.061} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 864
PATH 865
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]} {CK}
  ENDPT {acc_reg_out_reg[5]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} { 0.000} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.017} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.067} {} {2} {(20.12,104.30) (23.61,104.06)} 
    NET {} {} {} {} {} {acc_out[0><0><5]} {} { 0.000} { 0.000} {0.005} {2.273} { 0.075} { 0.067} {} {} {} 
    INST {FE_PHC1022_acc_out_0__0__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.092} { 0.084} {} {1} {(24.76,106.16) (25.14,106.53)} 
    NET {} {} {} {} {} {FE_PHN1022_acc_out_0__0__5} {} { 0.000} { 0.000} {0.005} {1.455} { 0.092} { 0.084} {} {} {} 
    INST {FE_PHC1348_acc_out_0__0__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.106} { 0.099} {} {1} {(23.81,103.36) (24.17,103.69)} 
    NET {} {} {} {} {} {FE_PHN1348_acc_out_0__0__5} {} { 0.000} { 0.000} {0.004} {1.260} { 0.106} { 0.099} {} {} {} 
    INST {FE_PHC498_acc_out_0__0__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.123} { 0.116} {} {1} {(23.24,106.16) (23.62,106.53)} 
    NET {} {} {} {} {} {FE_PHN498_acc_out_0__0__5} {} { 0.000} { 0.000} {0.005} {1.759} { 0.123} { 0.116} {} {} {} 
    INST {U4370} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.140} { 0.133} {} {1} {(24.00,106.16) (24.19,106.53)} 
    NET {} {} {} {} {} {n3965} {} { 0.000} { 0.000} {0.008} {2.002} { 0.140} { 0.133} {} {} {} 
    INST {U4371} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.145} { 0.138} {} {1} {(22.74,106.16) (22.57,106.53)} 
    NET {} {} {} {} {} {n1162} {} { 0.000} { 0.000} {0.004} {1.516} { 0.145} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.059} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.061} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 865
PATH 866
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]4} {CK}
  ENDPT {acc_reg_out_reg[0]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.001} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.011} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.007} {} { 0.071} { 0.064} {} {2} {(46.38,103.46) (42.89,103.70)} 
    NET {} {} {} {} {} {acc_out[1><0><0]} {} { 0.000} { 0.000} {0.007} {3.937} { 0.071} { 0.064} {} {} {} 
    INST {U4354} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.088} { 0.081} {} {1} {(46.30,106.16) (46.11,106.53)} 
    NET {} {} {} {} {} {n3953} {} { 0.000} { 0.000} {0.008} {1.947} { 0.088} { 0.081} {} {} {} 
    INST {U4355} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.093} { 0.085} {} {1} {(46.11,104.41) (45.94,104.03)} 
    NET {} {} {} {} {} {n1071} {} { 0.000} { 0.000} {0.003} {1.284} { 0.093} { 0.085} {} {} {} 
    INST {FE_PHC1347_n1071} {A} {F} {Z} {F} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.106} { 0.099} {} {1} {(47.94,104.41) (48.30,104.07)} 
    NET {} {} {} {} {} {FE_PHN1347_n1071} {} { 0.000} { 0.000} {0.003} {0.961} { 0.106} { 0.099} {} {} {} 
    INST {FE_PHC1309_n1071} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.122} { 0.115} {} {1} {(47.37,104.41) (47.75,104.03)} 
    NET {} {} {} {} {} {FE_PHN1309_n1071} {} { 0.000} { 0.000} {0.005} {1.482} { 0.122} { 0.115} {} {} {} 
    INST {FE_PHC717_n1071} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.139} { 0.132} {} {1} {(46.04,101.61) (46.42,101.23)} 
    NET {} {} {} {} {} {FE_PHN717_n1071} {} { 0.000} { 0.000} {0.005} {1.426} { 0.139} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 866
PATH 867
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]12} {CK}
  ENDPT {acc_reg_out_reg[12]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.001} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.017} {124.925} { 0.016} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.075} { 0.067} {} {2} {(69.72,103.46) (73.20,103.70)} 
    NET {} {} {} {} {} {acc_out[3><0><12]} {} { 0.000} { 0.000} {0.006} {3.015} { 0.075} { 0.067} {} {} {} 
    INST {FE_PHC590_acc_out_3__0__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.091} { 0.084} {} {1} {(72.45,104.41) (72.83,104.03)} 
    NET {} {} {} {} {} {FE_PHN590_acc_out_3__0__12} {} { 0.000} { 0.000} {0.004} {1.057} { 0.091} { 0.084} {} {} {} 
    INST {FE_PHC1357_acc_out_3__0__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.105} { 0.097} {} {1} {(73.59,104.41) (73.95,104.07)} 
    NET {} {} {} {} {} {FE_PHN1357_acc_out_3__0__12} {} { 0.000} { 0.000} {0.003} {0.926} { 0.105} { 0.097} {} {} {} 
    INST {FE_PHC1119_acc_out_3__0__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.122} { 0.114} {} {1} {(73.02,104.41) (73.40,104.03)} 
    NET {} {} {} {} {} {FE_PHN1119_acc_out_3__0__12} {} { 0.000} { 0.000} {0.006} {1.881} { 0.122} { 0.114} {} {} {} 
    INST {U4763} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.139} { 0.132} {} {1} {(72.14,104.41) (71.95,104.03)} 
    NET {} {} {} {} {} {n4433} {} { 0.000} { 0.000} {0.009} {2.040} { 0.139} { 0.132} {} {} {} 
    INST {U4764} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.144} { 0.137} {} {1} {(70.55,104.41) (70.72,104.03)} 
    NET {} {} {} {} {} {n867} {} { 0.000} { 0.000} {0.004} {1.465} { 0.144} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.060} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 867
PATH 868
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]8} {CK}
  ENDPT {acc_reg_out_reg[6]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.003} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.020} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} { 0.072} {} {2} {(111.14,109.06) (114.62,109.30)} 
    NET {} {} {} {} {} {acc_out[2><0><6]} {} { 0.000} { 0.000} {0.005} {2.721} { 0.079} { 0.072} {} {} {} 
    INST {FE_PHC598_acc_out_2__0__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.096} { 0.088} {} {1} {(114.44,110.00) (114.82,109.63)} 
    NET {} {} {} {} {} {FE_PHN598_acc_out_2__0__6} {} { 0.000} { 0.000} {0.005} {1.259} { 0.096} { 0.088} {} {} {} 
    INST {FE_PHC1331_acc_out_2__0__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.110} { 0.102} {} {1} {(112.92,110.00) (113.28,109.67)} 
    NET {} {} {} {} {} {FE_PHN1331_acc_out_2__0__6} {} { 0.000} { 0.000} {0.003} {1.096} { 0.110} { 0.102} {} {} {} 
    INST {FE_PHC1115_acc_out_2__0__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.127} { 0.120} {} {1} {(115.01,110.00) (115.39,109.63)} 
    NET {} {} {} {} {} {FE_PHN1115_acc_out_2__0__6} {} { 0.000} { 0.000} {0.006} {1.938} { 0.127} { 0.120} {} {} {} 
    INST {U4454} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.144} { 0.137} {} {1} {(114.13,110.00) (113.94,109.63)} 
    NET {} {} {} {} {} {n4046} {} { 0.000} { 0.000} {0.008} {2.003} { 0.144} { 0.137} {} {} {} 
    INST {U4455} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.149} { 0.141} {} {1} {(112.23,110.00) (112.06,109.63)} 
    NET {} {} {} {} {} {n969} {} { 0.000} { 0.000} {0.003} {1.361} { 0.149} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.007} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.062} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.065} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 868
PATH 869
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]5} {CK}
  ENDPT {acc_reg_out_reg[13]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.051} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.001} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.056} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.056} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.073} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.073} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.089} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.089} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.118} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.000} { 0.000} {0.025} {29.231} { 0.126} { 0.118} {} {} {} 
    INST {U5027} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.136} { 0.128} {} {1} {(66.94,78.16) (67.13,78.33)} 
    NET {} {} {} {} {} {n1034} {} { 0.000} { 0.000} {0.005} {1.488} { 0.136} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 869
PATH 870
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]5} {CK}
  ENDPT {acc_reg_out_reg[2]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.000} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.011} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.069} { 0.062} {} {2} {(45.62,75.46) (42.13,75.70)} 
    NET {} {} {} {} {} {acc_out[1><1><2]} {} { 0.000} { 0.000} {0.006} {2.882} { 0.069} { 0.062} {} {} {} 
    INST {FE_PHC1017_acc_out_1__1__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.085} { 0.078} {} {1} {(44.90,78.16) (45.28,78.53)} 
    NET {} {} {} {} {} {FE_PHN1017_acc_out_1__1__2} {} { 0.000} { 0.000} {0.004} {1.006} { 0.085} { 0.078} {} {} {} 
    INST {FE_PHC1394_acc_out_1__1__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.100} { 0.092} {} {1} {(45.47,78.16) (45.83,78.49)} 
    NET {} {} {} {} {} {FE_PHN1394_acc_out_1__1__2} {} { 0.000} { 0.000} {0.004} {1.370} { 0.100} { 0.092} {} {} {} 
    INST {FE_PHC526_acc_out_1__1__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.117} { 0.109} {} {1} {(42.62,76.41) (43.00,76.03)} 
    NET {} {} {} {} {} {FE_PHN526_acc_out_1__1__2} {} { 0.000} { 0.000} {0.005} {1.688} { 0.117} { 0.109} {} {} {} 
    INST {U1682} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.126} { 0.118} {} {1} {(43.64,76.41) (43.45,76.23)} 
    NET {} {} {} {} {} {n1321} {} { 0.000} { 0.000} {0.006} {1.894} { 0.126} { 0.118} {} {} {} 
    INST {U1681} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.139} { 0.131} {} {1} {(44.59,78.16) (44.61,77.88)} 
    NET {} {} {} {} {} {n1045} {} { 0.000} { 0.000} {0.008} {1.629} { 0.139} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.059} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.055} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 870
PATH 871
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]4} {CK}
  ENDPT {acc_reg_out_reg[2]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.000} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.015} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} { 0.066} {} {2} {(41.79,104.30) (45.27,104.06)} 
    NET {} {} {} {} {} {acc_out[1><0><2]} {} { 0.000} { 0.000} {0.005} {2.726} { 0.073} { 0.066} {} {} {} 
    INST {FE_PHC525_acc_out_1__0__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.089} { 0.082} {} {1} {(43.76,107.20) (44.14,106.83)} 
    NET {} {} {} {} {} {FE_PHN1350_acc_out_1__0__2} {} { 0.000} { 0.000} {0.004} {1.136} { 0.089} { 0.082} {} {} {} 
    INST {FE_PHC1350_acc_out_1__0__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.104} { 0.096} {} {1} {(44.14,108.95) (44.50,109.29)} 
    NET {} {} {} {} {} {FE_PHN525_acc_out_1__0__2} {} { 0.000} { 0.000} {0.003} {1.177} { 0.104} { 0.096} {} {} {} 
    INST {FE_PHC1122_acc_out_1__0__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.121} { 0.113} {} {1} {(45.28,107.20) (45.66,106.83)} 
    NET {} {} {} {} {} {FE_PHN1122_acc_out_1__0__2} {} { 0.000} { 0.000} {0.006} {1.783} { 0.121} { 0.113} {} {} {} 
    INST {U3712} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.138} { 0.130} {} {1} {(44.52,107.20) (44.71,106.83)} 
    NET {} {} {} {} {} {n3570} {} { 0.000} { 0.000} {0.008} {2.087} { 0.138} { 0.130} {} {} {} 
    INST {U3713} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.143} { 0.135} {} {1} {(44.21,106.16) (44.04,106.53)} 
    NET {} {} {} {} {} {n1069} {} { 0.000} { 0.000} {0.004} {1.730} { 0.143} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.059} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.017} {131.838} { 0.059} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 871
PATH 872
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]13} {CK}
  ENDPT {weight_reg_reg[0]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.063} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.023} {-0.007} {0.030} {60.463} { 0.094} { 0.086} {} {} {} 
    INST {U4191} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.106} { 0.098} {} {1} {(97.86,80.95) (97.53,81.09)} 
    NET {} {} {} {} {} {n3835} {} { 0.000} { 0.000} {0.009} {1.812} { 0.106} { 0.098} {} {} {} 
    INST {U4192} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.114} { 0.106} {} {1} {(96.65,80.95) (96.48,81.33)} 
    NET {} {} {} {} {} {FE_PHN1168_n639} {} { 0.000} { 0.000} {0.004} {1.568} { 0.114} { 0.106} {} {} {} 
    INST {FE_PHC1168_n639} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.127} { 0.119} {} {1} {(90.50,79.20) (90.86,78.87)} 
    NET {} {} {} {} {} {FE_PHN172_n639} {} { 0.000} { 0.000} {0.004} {1.494} { 0.127} { 0.119} {} {} {} 
    INST {FE_PHC172_n639} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.145} { 0.137} {} {1} {(96.96,78.16) (97.34,78.53)} 
    NET {} {} {} {} {} {n639} {} { 0.000} { 0.000} {0.005} {1.407} { 0.145} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.062} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 872
PATH 873
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]5} {CK}
  ENDPT {acc_reg_out_reg[14]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.001} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.056} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.056} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.073} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.073} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.089} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.089} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.118} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.000} { 0.000} {0.025} {29.231} { 0.126} { 0.118} {} {} {} 
    INST {U5030} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.136} { 0.128} {} {1} {(68.08,78.16) (68.27,78.33)} 
    NET {} {} {} {} {} {n1033} {} { 0.000} { 0.000} {0.005} {1.501} { 0.136} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 873
PATH 874
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]4} {CK}
  ENDPT {acc_reg_out_reg[3]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.011} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.070} { 0.062} {} {2} {(50.37,103.46) (46.88,103.70)} 
    NET {} {} {} {} {} {acc_out[1><0><3]} {} { 0.000} { 0.000} {0.005} {2.846} { 0.070} { 0.062} {} {} {} 
    INST {FE_PHC1149_acc_out_1__0__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.086} { 0.078} {} {1} {(46.23,104.41) (46.61,104.03)} 
    NET {} {} {} {} {} {FE_PHN1149_acc_out_1__0__3} {} { 0.000} { 0.000} {0.004} {1.048} { 0.086} { 0.078} {} {} {} 
    INST {FE_PHC1358_acc_out_1__0__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.100} { 0.092} {} {1} {(46.80,106.16) (47.16,106.49)} 
    NET {} {} {} {} {} {FE_PHN1358_acc_out_1__0__3} {} { 0.000} { 0.000} {0.003} {0.921} { 0.100} { 0.092} {} {} {} 
    INST {FE_PHC468_acc_out_1__0__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.118} { 0.110} {} {1} {(46.80,104.41) (47.18,104.03)} 
    NET {} {} {} {} {} {FE_PHN468_acc_out_1__0__3} {} { 0.000} { 0.000} {0.006} {2.148} { 0.118} { 0.110} {} {} {} 
    INST {U3957} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.135} { 0.127} {} {1} {(48.51,106.16) (48.70,106.53)} 
    NET {} {} {} {} {} {n3706} {} { 0.000} { 0.000} {0.008} {1.963} { 0.135} { 0.127} {} {} {} 
    INST {U3958} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.140} { 0.132} {} {1} {(48.77,104.41) (48.60,104.03)} 
    NET {} {} {} {} {} {n1068} {} { 0.000} { 0.000} {0.003} {1.356} { 0.140} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 874
PATH 875
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]5} {CK}
  ENDPT {x_reg_out_reg[0]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.000} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.013} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.079} { 0.000} {0.023} {} { 0.093} { 0.085} {} {17} {(41.02,87.50) (44.51,87.27)} 
    NET {} {} {} {} {} {x_out[1><1><0]} {} { 0.000} { 0.000} {0.023} {23.158} { 0.093} { 0.085} {} {} {} 
    INST {U3799} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.027} { 0.000} {0.012} {} { 0.119} { 0.112} {} {1} {(40.79,86.56) (40.60,86.69)} 
    NET {} {} {} {} {} {n3617} {} { 0.000} { 0.000} {0.012} {1.914} { 0.119} { 0.112} {} {} {} 
    INST {U3800} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.124} { 0.117} {} {1} {(41.48,86.56) (41.65,86.93)} 
    NET {} {} {} {} {} {FE_PHN282_n1055} {} { 0.000} { 0.000} {0.004} {1.297} { 0.124} { 0.117} {} {} {} 
    INST {FE_PHC282_n1055} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.142} { 0.134} {} {1} {(44.33,86.56) (44.71,86.93)} 
    NET {} {} {} {} {} {n1055} {} { 0.000} { 0.000} {0.005} {1.655} { 0.142} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.059} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.057} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 875
PATH 876
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]2} {CK}
  ENDPT {weight_reg_reg[1]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {59.668} { 0.071} { 0.063} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.010} {-0.008} {0.028} {59.668} { 0.081} { 0.074} {} {} {} 
    INST {U4103} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.094} { 0.086} {} {1} {(37.05,68.00) (36.73,67.87)} 
    NET {} {} {} {} {} {n3788} {} { 0.000} { 0.000} {0.009} {1.751} { 0.094} { 0.086} {} {} {} 
    INST {U4104} {A} {F} {ZN} {R} {} {INV_X1} { 0.010} { 0.000} {0.006} {} { 0.104} { 0.096} {} {1} {(38.13,68.00) (37.96,67.63)} 
    NET {} {} {} {} {} {FE_PHN817_n774} {} { 0.000} { 0.000} {0.006} {3.261} { 0.104} { 0.096} {} {} {} 
    INST {FE_PHC817_n774} {A} {R} {Z} {R} {} {BUF_X1} { 0.016} { 0.000} {0.005} {} { 0.120} { 0.112} {} {1} {(36.54,75.36) (36.90,75.69)} 
    NET {} {} {} {} {} {FE_PHN257_n774} {} { 0.000} { 0.000} {0.005} {2.619} { 0.120} { 0.112} {} {} {} 
    INST {FE_PHC257_n774} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.139} { 0.131} {} {1} {(37.30,68.00) (37.68,67.63)} 
    NET {} {} {} {} {} {n774} {} { 0.000} { 0.000} {0.005} {1.696} { 0.139} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.059} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.015} {131.838} { 0.055} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 876
PATH 877
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]} {CK}
  ENDPT {acc_reg_out_reg[12]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.000} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.017} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.076} { 0.068} {} {2} {(10.62,114.66) (14.11,114.89)} 
    NET {} {} {} {} {} {acc_out[0><0><12]} {} { 0.000} { 0.000} {0.005} {2.646} { 0.076} { 0.068} {} {} {} 
    INST {FE_PHC475_acc_out_0__0__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.093} { 0.085} {} {1} {(15.07,114.56) (15.45,114.93)} 
    NET {} {} {} {} {} {FE_PHN475_acc_out_0__0__12} {} { 0.000} { 0.000} {0.005} {1.430} { 0.093} { 0.085} {} {} {} 
    INST {FE_PHC1345_acc_out_0__0__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.107} { 0.099} {} {1} {(17.35,115.61) (17.71,115.27)} 
    NET {} {} {} {} {} {FE_PHN1345_acc_out_0__0__12} {} { 0.000} { 0.000} {0.003} {1.067} { 0.107} { 0.099} {} {} {} 
    INST {FE_PHC1094_acc_out_0__0__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.124} { 0.116} {} {1} {(16.59,114.56) (16.97,114.93)} 
    NET {} {} {} {} {} {FE_PHN1094_acc_out_0__0__12} {} { 0.000} { 0.000} {0.006} {1.918} { 0.124} { 0.116} {} {} {} 
    INST {U4749} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.141} { 0.133} {} {1} {(15.83,114.56) (16.02,114.93)} 
    NET {} {} {} {} {} {n4409} {} { 0.000} { 0.000} {0.008} {1.983} { 0.141} { 0.133} {} {} {} 
    INST {U4750} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.146} { 0.138} {} {1} {(14.95,114.56) (14.78,114.93)} 
    NET {} {} {} {} {} {n1155} {} { 0.000} { 0.000} {0.004} {1.486} { 0.146} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.059} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 877
PATH 878
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]} {CK}
  ENDPT {acc_reg_out_reg[11]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.000} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.017} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.068} {} {2} {(10.62,112.70) (14.11,112.47)} 
    NET {} {} {} {} {} {acc_out[0><0><11]} {} { 0.000} { 0.000} {0.005} {2.468} { 0.075} { 0.068} {} {} {} 
    INST {FE_PHC562_acc_out_0__0__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.093} { 0.085} {} {1} {(14.88,112.81) (15.26,112.43)} 
    NET {} {} {} {} {} {FE_PHN562_acc_out_0__0__11} {} { 0.000} { 0.000} {0.005} {1.530} { 0.093} { 0.085} {} {} {} 
    INST {FE_PHC1340_acc_out_0__0__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.107} { 0.100} {} {1} {(16.78,115.61) (17.14,115.27)} 
    NET {} {} {} {} {} {FE_PHN1340_acc_out_0__0__11} {} { 0.000} { 0.000} {0.004} {1.250} { 0.107} { 0.100} {} {} {} 
    INST {FE_PHC1117_acc_out_0__0__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.124} { 0.117} {} {1} {(16.40,112.81) (16.78,112.43)} 
    NET {} {} {} {} {} {FE_PHN1117_acc_out_0__0__11} {} { 0.000} { 0.000} {0.006} {1.805} { 0.124} { 0.117} {} {} {} 
    INST {U4720} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.141} { 0.133} {} {1} {(15.64,112.81) (15.83,112.43)} 
    NET {} {} {} {} {} {n4367} {} { 0.000} { 0.000} {0.008} {1.898} { 0.141} { 0.133} {} {} {} 
    INST {U4721} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.146} { 0.138} {} {1} {(14.76,112.81) (14.59,112.43)} 
    NET {} {} {} {} {} {n1156} {} { 0.000} { 0.000} {0.003} {1.460} { 0.146} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.059} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 878
PATH 879
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]14} {CK}
  ENDPT {x_reg_out_reg[4]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.002} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.087} { 0.080} {} {11} {(96.50,67.90) (99.99,67.67)} 
    NET {} {} {} {} {} {x_out[2><2><4]} {} { 0.000} { 0.000} {0.014} {13.428} { 0.088} { 0.080} {} {} {} 
    INST {U3879} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.107} { 0.099} {} {1} {(94.25,65.20) (93.92,65.07)} 
    NET {} {} {} {} {} {n3657} {} { 0.000} { 0.000} {0.011} {1.917} { 0.107} { 0.099} {} {} {} 
    INST {U3880} {A} {R} {ZN} {F} {} {INV_X1} { 0.007} { 0.000} {0.005} {} { 0.114} { 0.106} {} {1} {(93.04,65.20) (92.87,64.83)} 
    NET {} {} {} {} {} {n835} {} { 0.000} { 0.000} {0.005} {2.578} { 0.114} { 0.106} {} {} {} 
    INST {FE_PHC901_n835} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} {-0.001} {0.004} {} { 0.129} { 0.121} {} {1} {(100.00,62.41) (100.36,62.07)} 
    NET {} {} {} {} {} {FE_PHN901_n835} {} { 0.000} { 0.000} {0.004} {2.172} { 0.129} { 0.121} {} {} {} 
    INST {FE_PHC303_n835} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.146} { 0.138} {} {1} {(93.16,66.95) (93.54,67.33)} 
    NET {} {} {} {} {} {FE_PHN303_n835} {} { 0.000} { 0.000} {0.005} {1.629} { 0.146} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.062} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 879
PATH 880
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]10} {CK}
  ENDPT {x_reg_out_reg[1]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.002} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.014} {} { 0.088} { 0.080} {} {11} {(98.41,64.26) (101.89,64.50)} 
    NET {} {} {} {} {} {x_out[2><2><1]} {} { 0.000} { 0.000} {0.014} {13.892} { 0.088} { 0.081} {} {} {} 
    INST {U3905} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.023} { 0.000} {0.011} {} { 0.111} { 0.103} {} {1} {(97.22,64.16) (97.03,64.29)} 
    NET {} {} {} {} {} {n3671} {} { 0.000} { 0.000} {0.011} {1.912} { 0.111} { 0.103} {} {} {} 
    INST {U3906} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.116} { 0.109} {} {1} {(97.91,64.16) (98.08,64.53)} 
    NET {} {} {} {} {} {n934} {} { 0.000} { 0.000} {0.004} {1.486} { 0.116} { 0.109} {} {} {} 
    INST {FE_PHC1162_n934} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.130} { 0.123} {} {1} {(99.43,59.61) (99.79,59.27)} 
    NET {} {} {} {} {} {FE_PHN1162_n934} {} { 0.000} { 0.000} {0.003} {1.114} { 0.130} { 0.123} {} {} {} 
    INST {FE_PHC307_n934} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.138} {} {1} {(98.86,62.41) (99.24,62.03)} 
    NET {} {} {} {} {} {FE_PHN307_n934} {} { 0.000} { 0.000} {0.005} {1.234} { 0.146} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.062} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 880
PATH 881
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]5} {CK}
  ENDPT {acc_reg_out_reg[12]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.056} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.056} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.073} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.073} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.089} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.089} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.118} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.000} { 0.000} {0.025} {29.231} { 0.126} { 0.118} {} {} {} 
    INST {U5024} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.136} { 0.128} {} {1} {(64.92,78.16) (64.73,78.33)} 
    NET {} {} {} {} {} {n1035} {} { 0.000} { 0.000} {0.005} {1.365} { 0.136} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 881
PATH 882
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]5} {CK}
  ENDPT {weight_reg_reg[7]5} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.063} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.022} {-0.005} {0.033} {67.555} { 0.093} { 0.085} {} {} {} 
    INST {U4033} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.106} { 0.098} {} {1} {(59.86,100.56) (59.53,100.69)} 
    NET {} {} {} {} {} {n3747} {} { 0.000} { 0.000} {0.009} {1.872} { 0.106} { 0.098} {} {} {} 
    INST {U4034} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.114} { 0.106} {} {1} {(60.67,100.56) (60.84,100.93)} 
    NET {} {} {} {} {} {n728} {} { 0.000} { 0.000} {0.005} {1.532} { 0.114} { 0.106} {} {} {} 
    INST {FE_PHC1160_n728} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.126} { 0.118} {} {1} {(63.52,101.61) (63.88,101.27)} 
    NET {} {} {} {} {} {FE_PHN1160_n728} {} { 0.000} { 0.000} {0.003} {0.801} { 0.126} { 0.118} {} {} {} 
    INST {FE_PHC242_n728} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.143} { 0.136} {} {1} {(64.09,101.61) (64.47,101.23)} 
    NET {} {} {} {} {} {FE_PHN242_n728} {} { 0.000} { 0.000} {0.005} {1.463} { 0.143} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.059} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 882
PATH 883
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]8} {CK}
  ENDPT {acc_reg_out_reg[12]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {global_state_reg[0]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.002} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.012} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {global_state_reg[0]} {CK} {R} {QN} {R} {} {DFFS_X1} { 0.052} { 0.000} {0.011} {} { 0.064} { 0.056} {} {6} {(70.48,51.27) (71.98,50.87)} 
    NET {} {} {} {} {} {global_state[0]} {} { 0.000} { 0.000} {0.011} {5.011} { 0.064} { 0.056} {} {} {} 
    INST {U1473} {A2} {R} {ZN} {R} {} {OR2_X1} { 0.040} { 0.000} {0.026} {} { 0.104} { 0.096} {} {2} {(71.38,52.95) (71.02,53.33)} 
    NET {} {} {} {} {} {n1290} {} { 0.000} { 0.000} {0.026} {16.237} { 0.104} { 0.096} {} {} {} 
    INST {FE_OFC66_n1290} {A} {R} {ZN} {F} {} {INV_X8} { 0.014} { 0.000} {0.013} {} { 0.118} { 0.110} {} {42} {(69.79,61.36) (69.97,61.73)} 
    NET {} {} {} {} {} {FE_DBTN3_n1290} {} { 0.009} { 0.000} {0.015} {67.584} { 0.127} { 0.119} {} {} {} 
    INST {U4770} {A2} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.145} { 0.137} {} {1} {(118.75,107.10) (118.43,106.83)} 
    NET {} {} {} {} {} {n4445} {} { 0.000} { 0.000} {0.008} {1.877} { 0.145} { 0.137} {} {} {} 
    INST {U4771} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.150} { 0.142} {} {1} {(119.38,107.20) (119.55,106.83)} 
    NET {} {} {} {} {} {n963} {} { 0.000} { 0.000} {0.004} {1.505} { 0.150} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.062} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 883
PATH 884
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]15} {CK}
  ENDPT {acc_reg_out_reg[1]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.001} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.077} { 0.070} {} {1} {(96.70,14.70) (100.18,14.46)} 
    NET {} {} {} {} {} {FE_PHN427_acc_out_3__3__1} {} { 0.000} { 0.000} {0.004} {0.753} { 0.077} { 0.070} {} {} {} 
    INST {FE_PHC427_acc_out_3__3__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.095} { 0.088} {} {2} {(100.38,14.80) (100.76,14.43)} 
    NET {} {} {} {} {} {acc_out[3><3><1]} {} { 0.000} { 0.000} {0.006} {2.139} { 0.095} { 0.088} {} {} {} 
    INST {FE_PHC1161_acc_out_3__3__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.113} { 0.105} {} {1} {(99.24,13.76) (99.62,14.13)} 
    NET {} {} {} {} {} {FE_PHN1161_acc_out_3__3__1} {} { 0.000} { 0.000} {0.005} {1.509} { 0.113} { 0.105} {} {} {} 
    INST {FE_PHC1371_acc_out_3__3__1} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.129} { 0.121} {} {1} {(96.01,14.80) (96.37,14.47)} 
    NET {} {} {} {} {} {FE_PHN1371_acc_out_3__3__1} {} { 0.000} { 0.000} {0.004} {2.087} { 0.129} { 0.121} {} {} {} 
    INST {U2360} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.137} { 0.130} {} {1} {(98.36,16.55) (98.17,16.73)} 
    NET {} {} {} {} {} {n2125} {} { 0.000} { 0.000} {0.005} {1.803} { 0.137} { 0.130} {} {} {} 
    INST {U2361} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.150} { 0.142} {} {1} {(97.22,16.55) (97.23,16.28)} 
    NET {} {} {} {} {} {n806} {} { 0.000} { 0.000} {0.007} {1.360} { 0.150} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.061} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 884
PATH 885
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]6} {CK}
  ENDPT {weight_reg_reg[3]6} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.127}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.063} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.013} {-0.003} {0.027} {58.889} { 0.084} { 0.076} {} {} {} 
    INST {U4111} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.096} { 0.089} {} {1} {(49.59,69.75) (49.91,69.89)} 
    NET {} {} {} {} {} {n3794} {} { 0.000} { 0.000} {0.009} {1.758} { 0.096} { 0.089} {} {} {} 
    INST {U4112} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.104} { 0.096} {} {1} {(49.91,70.81) (49.74,70.43)} 
    NET {} {} {} {} {} {n724} {} { 0.000} { 0.000} {0.004} {1.252} { 0.104} { 0.096} {} {} {} 
    INST {FE_PHC1175_n724} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.117} { 0.109} {} {1} {(48.89,69.75) (49.25,70.09)} 
    NET {} {} {} {} {} {FE_PHN1175_n724} {} { 0.000} { 0.000} {0.004} {1.529} { 0.117} { 0.109} {} {} {} 
    INST {FE_PHC263_n724} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.135} { 0.127} {} {1} {(48.13,73.61) (48.51,73.23)} 
    NET {} {} {} {} {} {FE_PHN263_n724} {} { 0.000} { 0.000} {0.005} {1.539} { 0.135} { 0.127} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 885
PATH 886
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]8} {CK}
  ENDPT {weight_reg_reg[7]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.063} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.024} {-0.005} {0.033} {67.555} { 0.095} { 0.087} {} {} {} 
    INST {U4266} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.108} { 0.100} {} {1} {(102.23,114.56) (101.90,114.69)} 
    NET {} {} {} {} {} {n3882} {} { 0.000} { 0.000} {0.009} {2.054} { 0.108} { 0.100} {} {} {} 
    INST {U4267} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.116} { 0.108} {} {1} {(99.31,115.61) (99.14,115.23)} 
    NET {} {} {} {} {} {n688} {} { 0.000} { 0.000} {0.005} {1.697} { 0.116} { 0.108} {} {} {} 
    INST {FE_PHC960_n688} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.130} { 0.122} {} {1} {(95.63,117.36) (95.99,117.69)} 
    NET {} {} {} {} {} {FE_PHN960_n688} {} { 0.000} { 0.000} {0.004} {1.612} { 0.130} { 0.122} {} {} {} 
    INST {FE_PHC175_n688} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.148} { 0.140} {} {1} {(98.48,120.16) (98.86,120.53)} 
    NET {} {} {} {} {} {FE_PHN175_n688} {} { 0.000} { 0.000} {0.005} {1.594} { 0.148} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.062} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 886
PATH 887
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]10} {CK}
  ENDPT {acc_reg_out_reg[1]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.002} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]10} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.050} { 0.000} {0.012} {} { 0.067} { 0.059} {} {12} {(100.31,67.06) (103.42,67.08)} 
    NET {} {} {} {} {} {n1451} {} { 0.000} { 0.000} {0.012} {7.450} { 0.067} { 0.059} {} {} {} 
    INST {U1523} {B2} {F} {ZN} {R} {} {OAI21_X1} { 0.025} { 0.000} {0.010} {} { 0.093} { 0.085} {} {2} {(103.99,62.41) (104.18,62.16)} 
    NET {} {} {} {} {} {n2471} {} { 0.000} { 0.000} {0.010} {4.229} { 0.093} { 0.085} {} {} {} 
    INST {U2690} {B} {R} {ZN} {F} {} {XNOR2_X1} { 0.016} { 0.000} {0.009} {} { 0.109} { 0.101} {} {2} {(104.66,57.12) (104.94,57.26)} 
    NET {} {} {} {} {} {n2486} {} { 0.000} { 0.000} {0.009} {3.943} { 0.109} { 0.101} {} {} {} 
    INST {U2701} {A} {F} {ZN} {F} {} {XNOR2_X1} { 0.001} { 0.000} {0.007} {} { 0.110} { 0.102} {} {1} {(105.25,55.89) (105.70,55.30)} 
    NET {} {} {} {} {} {n2487} {} { 0.000} { 0.000} {0.007} {2.247} { 0.110} { 0.102} {} {} {} 
    INST {U2702} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.120} { 0.112} {} {1} {(105.01,51.20) (104.82,51.04)} 
    NET {} {} {} {} {} {n2489} {} { 0.000} { 0.000} {0.006} {1.845} { 0.120} { 0.112} {} {} {} 
    INST {U2704} {A1} {R} {ZN} {F} {} {NAND3_X1} { 0.010} { 0.000} {0.007} {} { 0.130} { 0.122} {} {1} {(104.56,50.16) (104.36,49.88)} 
    NET {} {} {} {} {} {n926} {} { 0.000} { 0.000} {0.007} {1.187} { 0.130} { 0.122} {} {} {} 
    INST {FE_PHC727_n926} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.146} { 0.138} {} {1} {(104.37,52.95) (104.73,53.29)} 
    NET {} {} {} {} {} {FE_PHN727_n926} {} { 0.000} { 0.000} {0.004} {1.621} { 0.146} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.061} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.061} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 887
PATH 888
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]8} {CK}
  ENDPT {acc_reg_out_reg[11]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.002} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.021} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.080} { 0.072} {} {2} {(122.56,115.50) (119.08,115.27)} 
    NET {} {} {} {} {} {acc_out[2><0><11]} {} { 0.000} { 0.000} {0.005} {2.722} { 0.080} { 0.072} {} {} {} 
    INST {FE_PHC474_acc_out_2__0__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.097} { 0.089} {} {1} {(117.86,114.56) (118.24,114.93)} 
    NET {} {} {} {} {} {FE_PHN474_acc_out_2__0__11} {} { 0.000} { 0.000} {0.005} {1.376} { 0.097} { 0.089} {} {} {} 
    INST {FE_PHC1364_acc_out_2__0__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.111} { 0.103} {} {1} {(120.90,114.56) (121.26,114.89)} 
    NET {} {} {} {} {} {FE_PHN1364_acc_out_2__0__11} {} { 0.000} { 0.000} {0.003} {0.934} { 0.111} { 0.103} {} {} {} 
    INST {FE_PHC1083_acc_out_2__0__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.128} { 0.120} {} {1} {(120.33,114.56) (120.71,114.93)} 
    NET {} {} {} {} {} {FE_PHN1083_acc_out_2__0__11} {} { 0.000} { 0.000} {0.006} {1.985} { 0.128} { 0.120} {} {} {} 
    INST {U4742} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.145} { 0.137} {} {1} {(118.62,114.56) (118.81,114.93)} 
    NET {} {} {} {} {} {n4397} {} { 0.000} { 0.000} {0.008} {2.004} { 0.145} { 0.137} {} {} {} 
    INST {U4743} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.150} { 0.142} {} {1} {(119.95,114.56) (120.12,114.93)} 
    NET {} {} {} {} {} {n964} {} { 0.000} { 0.000} {0.004} {1.453} { 0.150} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.062} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 888
PATH 889
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]8} {CK}
  ENDPT {acc_reg_out_reg[10]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.002} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.021} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.080} { 0.072} {} {2} {(122.56,118.30) (119.08,118.06)} 
    NET {} {} {} {} {} {acc_out[2><0><10]} {} { 0.000} { 0.000} {0.006} {3.076} { 0.080} { 0.072} {} {} {} 
    INST {FE_PHC496_acc_out_2__0__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.097} { 0.089} {} {1} {(117.86,117.36) (118.24,117.73)} 
    NET {} {} {} {} {} {FE_PHN496_acc_out_2__0__10} {} { 0.000} { 0.000} {0.005} {1.298} { 0.097} { 0.089} {} {} {} 
    INST {FE_PHC1342_acc_out_2__0__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.111} { 0.103} {} {1} {(120.33,117.36) (120.69,117.69)} 
    NET {} {} {} {} {} {FE_PHN1342_acc_out_2__0__10} {} { 0.000} { 0.000} {0.003} {0.970} { 0.111} { 0.103} {} {} {} 
    INST {FE_PHC1093_acc_out_2__0__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.128} { 0.120} {} {1} {(119.38,117.36) (119.76,117.73)} 
    NET {} {} {} {} {} {FE_PHN1093_acc_out_2__0__10} {} { 0.000} { 0.000} {0.006} {1.865} { 0.128} { 0.120} {} {} {} 
    INST {U4687} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.145} { 0.137} {} {1} {(118.62,117.36) (118.81,117.73)} 
    NET {} {} {} {} {} {n4320} {} { 0.000} { 0.000} {0.008} {1.954} { 0.145} { 0.137} {} {} {} 
    INST {U4688} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.150} { 0.142} {} {1} {(119.95,117.36) (120.12,117.73)} 
    NET {} {} {} {} {} {n965} {} { 0.000} { 0.000} {0.004} {1.484} { 0.150} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.062} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 889
PATH 890
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]13} {CK}
  ENDPT {acc_reg_out_reg[6]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.002} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.013} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]13} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.076} { 0.068} {} {2} {(79.41,69.86) (82.89,70.09)} 
    NET {} {} {} {} {} {acc_out[3><1><6]} {} { 0.000} { 0.000} {0.007} {2.351} { 0.076} { 0.068} {} {} {} 
    INST {FE_PHC584_acc_out_3__1__6} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.096} { 0.088} {} {1} {(82.71,72.56) (83.09,72.93)} 
    NET {} {} {} {} {} {FE_PHN584_acc_out_3__1__6} {} { 0.000} { 0.000} {0.005} {1.763} { 0.096} { 0.088} {} {} {} 
    INST {U5255} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.012} { 0.000} {0.006} {} { 0.108} { 0.100} {} {1} {(82.40,72.56) (82.21,72.93)} 
    NET {} {} {} {} {} {n5207} {} { 0.000} { 0.000} {0.006} {1.824} { 0.108} { 0.100} {} {} {} 
    INST {U5256} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.008} { 0.000} {0.004} {} { 0.115} { 0.107} {} {1} {(81.89,70.81) (81.76,70.64)} 
    NET {} {} {} {} {} {n849} {} { 0.000} { 0.000} {0.004} {1.486} { 0.115} { 0.107} {} {} {} 
    INST {FE_PHC1323_n849} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.129} { 0.121} {} {1} {(79.10,70.81) (79.46,70.47)} 
    NET {} {} {} {} {} {FE_PHN1323_n849} {} { 0.000} { 0.000} {0.004} {1.520} { 0.129} { 0.121} {} {} {} 
    INST {FE_PHC1576_n849} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.142} { 0.134} {} {1} {(79.86,66.95) (80.22,67.29)} 
    NET {} {} {} {} {} {FE_PHN1576_n849} {} { 0.000} { 0.000} {0.004} {1.465} { 0.142} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.057} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.057} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 890
PATH 891
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]9} {CK}
  ENDPT {x_reg_out_reg[4]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.000} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.014} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.071} { 0.063} {} {5} {(41.79,95.06) (45.27,95.30)} 
    NET {} {} {} {} {} {FE_PHN1219_x_out_1__1__4} {} { 0.000} { 0.000} {0.004} {1.312} { 0.071} { 0.063} {} {} {} 
    INST {FE_PHC1219_x_out_1__1__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.033} { 0.000} {0.019} {} { 0.104} { 0.096} {} {7} {(45.28,92.16) (45.64,92.49)} 
    NET {} {} {} {} {} {x_out[1><1><4]} {} { 0.002} { 0.000} {0.019} {18.754} { 0.105} { 0.097} {} {} {} 
    INST {U3765} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.013} {} { 0.127} { 0.119} {} {1} {(92.53,94.95) (92.85,95.09)} 
    NET {} {} {} {} {} {n3600} {} { 0.000} { 0.000} {0.013} {2.039} { 0.127} { 0.119} {} {} {} 
    INST {U3766} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.004} {} { 0.131} { 0.123} {} {1} {(94.11,94.95) (94.28,95.33)} 
    NET {} {} {} {} {} {FE_PHN345_n955} {} { 0.000} { 0.000} {0.004} {0.753} { 0.131} { 0.123} {} {} {} 
    INST {FE_PHC345_n955} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.147} { 0.139} {} {1} {(94.49,94.95) (94.87,95.33)} 
    NET {} {} {} {} {} {n955} {} { 0.000} { 0.000} {0.005} {1.238} { 0.147} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.062} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.062} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 891
PATH 892
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]14} {CK}
  ENDPT {x_reg_out_reg[1]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.001} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.015} {133.580} { 0.010} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]14} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.076} { 0.000} {0.019} {} { 0.086} { 0.078} {} {10} {(97.30,58.66) (93.81,58.90)} 
    NET {} {} {} {} {} {x_out[3><2><1]} {} { 0.000} { 0.000} {0.019} {11.935} { 0.086} { 0.078} {} {} {} 
    INST {U3773} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.008} {} { 0.099} { 0.091} {} {1} {(95.44,61.36) (95.63,61.49)} 
    NET {} {} {} {} {} {n3604} {} { 0.000} { 0.000} {0.008} {2.307} { 0.099} { 0.091} {} {} {} 
    INST {U3774} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.107} { 0.099} {} {1} {(96.84,62.41) (96.67,62.03)} 
    NET {} {} {} {} {} {FE_PHN1037_n838} {} { 0.000} { 0.000} {0.004} {1.607} { 0.107} { 0.099} {} {} {} 
    INST {FE_PHC1037_n838} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.120} { 0.112} {} {1} {(100.57,62.41) (100.93,62.07)} 
    NET {} {} {} {} {} {FE_PHN364_n838} {} { 0.000} { 0.000} {0.004} {1.357} { 0.120} { 0.112} {} {} {} 
    INST {FE_PHC364_n838} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.139} { 0.131} {} {1} {(96.96,62.41) (97.34,62.03)} 
    NET {} {} {} {} {} {n838} {} { 0.000} { 0.000} {0.005} {1.895} { 0.139} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.061} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.015} {133.580} { 0.055} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 892
PATH 893
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]7} {CK}
  ENDPT {weight_reg_reg[5]7} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.127}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.063} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.013} {-0.007} {0.028} {64.507} { 0.084} { 0.076} {} {} {} 
    INST {U4051} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.096} { 0.088} {} {1} {(50.54,41.76) (50.86,41.89)} 
    NET {} {} {} {} {} {n3758} {} { 0.000} { 0.000} {0.009} {1.708} { 0.096} { 0.088} {} {} {} 
    INST {U4052} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.104} { 0.096} {} {1} {(50.10,41.76) (49.93,42.13)} 
    NET {} {} {} {} {} {n714} {} { 0.000} { 0.000} {0.004} {1.340} { 0.104} { 0.096} {} {} {} 
    INST {FE_PHC1165_n714} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.117} { 0.109} {} {1} {(49.27,42.80) (49.63,42.47)} 
    NET {} {} {} {} {} {FE_PHN1165_n714} {} { 0.000} { 0.000} {0.004} {1.427} { 0.117} { 0.109} {} {} {} 
    INST {FE_PHC210_n714} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.135} { 0.127} {} {1} {(49.65,38.95) (50.03,39.33)} 
    NET {} {} {} {} {} {FE_PHN210_n714} {} { 0.000} { 0.000} {0.005} {1.482} { 0.135} { 0.127} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.037} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.058} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 893
PATH 894
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]5} {CK}
  ENDPT {x_reg_out_reg[6]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.016} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.015} {} { 0.088} { 0.080} {} {11} {(25.45,103.46) (28.93,103.70)} 
    NET {} {} {} {} {} {x_out[0><1><6]} {} { 0.000} { 0.000} {0.015} {14.612} { 0.088} { 0.080} {} {} {} 
    INST {U3909} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.108} { 0.100} {} {1} {(40.09,100.56) (40.41,100.69)} 
    NET {} {} {} {} {} {n3673} {} { 0.000} { 0.000} {0.012} {2.014} { 0.108} { 0.100} {} {} {} 
    INST {U3910} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.113} { 0.105} {} {1} {(41.86,100.56) (42.03,100.93)} 
    NET {} {} {} {} {} {FE_PHN1166_n1049} {} { 0.000} { 0.000} {0.004} {1.351} { 0.113} { 0.105} {} {} {} 
    INST {FE_PHC1166_n1049} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.128} { 0.120} {} {1} {(43.19,101.61) (43.55,101.27)} 
    NET {} {} {} {} {} {FE_PHN357_n1049} {} { 0.000} { 0.000} {0.004} {1.442} { 0.128} { 0.120} {} {} {} 
    INST {FE_PHC357_n1049} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.143} { 0.135} {} {1} {(42.24,100.56) (42.62,100.93)} 
    NET {} {} {} {} {} {n1049} {} { 0.000} { 0.000} {0.005} {1.240} { 0.143} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.060} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.059} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 894
PATH 895
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]5} {CK}
  ENDPT {acc_reg_out_reg[11]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.022} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.056} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.056} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.073} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.073} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.088} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.089} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.118} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.000} { 0.000} {0.025} {29.231} { 0.126} { 0.118} {} {} {} 
    INST {U5021} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.136} { 0.128} {} {1} {(64.16,78.16) (63.97,78.33)} 
    NET {} {} {} {} {} {n1036} {} { 0.000} { 0.000} {0.005} {1.454} { 0.136} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 895
PATH 896
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]8} {CK}
  ENDPT {acc_reg_out_reg[9]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {global_state_reg[0]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.002} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.012} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {global_state_reg[0]} {CK} {R} {QN} {R} {} {DFFS_X1} { 0.052} { 0.000} {0.011} {} { 0.064} { 0.056} {} {6} {(70.48,51.27) (71.98,50.87)} 
    NET {} {} {} {} {} {global_state[0]} {} { 0.000} { 0.000} {0.011} {5.011} { 0.064} { 0.056} {} {} {} 
    INST {U1473} {A2} {R} {ZN} {R} {} {OR2_X1} { 0.040} { 0.000} {0.026} {} { 0.104} { 0.095} {} {2} {(71.38,52.95) (71.02,53.33)} 
    NET {} {} {} {} {} {n1290} {} { 0.000} { 0.000} {0.026} {16.237} { 0.104} { 0.096} {} {} {} 
    INST {FE_OFC66_n1290} {A} {R} {ZN} {F} {} {INV_X8} { 0.014} { 0.000} {0.013} {} { 0.118} { 0.110} {} {42} {(69.79,61.36) (69.97,61.73)} 
    NET {} {} {} {} {} {FE_DBTN3_n1290} {} { 0.009} { 0.000} {0.015} {67.584} { 0.127} { 0.119} {} {} {} 
    INST {U4654} {A2} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.145} { 0.137} {} {1} {(119.14,109.06) (118.81,109.33)} 
    NET {} {} {} {} {} {n4269} {} { 0.000} { 0.000} {0.008} {1.942} { 0.145} { 0.137} {} {} {} 
    INST {U4655} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.150} { 0.142} {} {1} {(119.95,108.95) (120.12,109.33)} 
    NET {} {} {} {} {} {n966} {} { 0.000} { 0.000} {0.004} {1.588} { 0.150} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.062} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 896
PATH 897
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]4} {CK}
  ENDPT {acc_reg_out_reg[9]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.014} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} { 0.064} {} {2} {(61.55,104.30) (65.03,104.06)} 
    NET {} {} {} {} {} {acc_out[1><0><9]} {} { 0.000} { 0.000} {0.005} {2.413} { 0.073} { 0.064} {} {} {} 
    INST {FE_PHC605_acc_out_1__0__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.090} { 0.082} {} {1} {(62.95,107.20) (63.33,106.83)} 
    NET {} {} {} {} {} {FE_PHN1377_acc_out_1__0__9} {} { 0.000} { 0.000} {0.006} {1.800} { 0.090} { 0.082} {} {} {} 
    INST {FE_PHC1377_acc_out_1__0__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.105} { 0.097} {} {1} {(61.81,103.36) (62.17,103.69)} 
    NET {} {} {} {} {} {FE_PHN605_acc_out_1__0__9} {} { 0.000} { 0.000} {0.003} {0.999} { 0.105} { 0.097} {} {} {} 
    INST {FE_PHC1106_acc_out_1__0__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} {-0.001} {0.007} {} { 0.122} { 0.114} {} {1} {(63.14,103.36) (63.52,103.73)} 
    NET {} {} {} {} {} {FE_PHN1106_acc_out_1__0__9} {} { 0.000} { 0.000} {0.007} {2.298} { 0.122} { 0.114} {} {} {} 
    INST {U4628} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.139} { 0.131} {} {1} {(62.64,107.20) (62.45,106.83)} 
    NET {} {} {} {} {} {n4235} {} { 0.000} { 0.000} {0.008} {1.857} { 0.139} { 0.131} {} {} {} 
    INST {U4629} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.143} { 0.135} {} {1} {(62.26,106.16) (62.09,106.53)} 
    NET {} {} {} {} {} {n1062} {} { 0.000} { 0.000} {0.003} {1.216} { 0.143} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 897
PATH 898
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]5} {CK}
  ENDPT {weight_reg_reg[2]5} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[2]} {R} {} {} {preload_data[2]} {} {} {} {0.002} {58.451} { 0.071} { 0.063} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[2]} {} { 0.015} {-0.007} {0.030} {58.451} { 0.086} { 0.078} {} {} {} 
    INST {U4009} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.005} {} { 0.099} { 0.091} {} {1} {(49.02,100.56) (49.34,100.69)} 
    NET {} {} {} {} {} {n3737} {} { 0.000} { 0.000} {0.005} {2.080} { 0.099} { 0.091} {} {} {} 
    INST {U4010} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.105} { 0.097} {} {1} {(47.82,100.56) (47.65,100.93)} 
    NET {} {} {} {} {} {FE_PHN966_n733} {} { 0.000} { 0.000} {0.003} {0.915} { 0.105} { 0.097} {} {} {} 
    INST {FE_PHC966_n733} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.121} { 0.113} {} {1} {(46.99,100.56) (47.37,100.93)} 
    NET {} {} {} {} {} {FE_PHN472_n733} {} { 0.000} { 0.000} {0.004} {0.837} { 0.121} { 0.113} {} {} {} 
    INST {FE_PHC472_n733} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.139} { 0.131} {} {1} {(47.94,100.56) (48.32,100.93)} 
    NET {} {} {} {} {} {n733} {} { 0.000} { 0.000} {0.005} {1.526} { 0.139} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.055} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 898
PATH 899
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]12} {CK}
  ENDPT {acc_reg_out_reg[7]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.011} { 0.000} {0.018} {124.925} { 0.017} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.076} { 0.067} {} {2} {(75.98,100.66) (79.47,100.89)} 
    NET {} {} {} {} {} {acc_out[3><0><7]} {} { 0.000} { 0.000} {0.005} {2.654} { 0.076} { 0.067} {} {} {} 
    INST {FE_PHC563_acc_out_3__0__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.093} { 0.085} {} {1} {(77.58,101.61) (77.96,101.23)} 
    NET {} {} {} {} {} {FE_PHN563_acc_out_3__0__7} {} { 0.000} { 0.000} {0.005} {1.555} { 0.093} { 0.085} {} {} {} 
    INST {FE_PHC1349_acc_out_3__0__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.107} { 0.099} {} {1} {(75.11,104.41) (75.47,104.07)} 
    NET {} {} {} {} {} {FE_PHN1349_acc_out_3__0__7} {} { 0.000} { 0.000} {0.003} {1.129} { 0.107} { 0.099} {} {} {} 
    INST {FE_PHC1008_acc_out_3__0__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.125} { 0.116} {} {1} {(76.63,101.61) (77.01,101.23)} 
    NET {} {} {} {} {} {FE_PHN1008_acc_out_3__0__7} {} { 0.000} { 0.000} {0.006} {1.887} { 0.125} { 0.116} {} {} {} 
    INST {U4502} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.141} { 0.133} {} {1} {(78.34,101.61) (78.53,101.23)} 
    NET {} {} {} {} {} {n4093} {} { 0.000} { 0.000} {0.008} {2.043} { 0.141} { 0.133} {} {} {} 
    INST {U4503} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.146} { 0.138} {} {1} {(77.46,101.61) (77.29,101.23)} 
    NET {} {} {} {} {} {n872} {} { 0.000} { 0.000} {0.003} {1.345} { 0.146} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.011} { 0.000} {0.018} {124.925} { 0.061} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 899
PATH 900
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]10} {CK}
  ENDPT {acc_reg_out_reg[15]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.001} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.019} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]10} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.005} {} { 0.063} { 0.055} {} {1} {(115.73,53.06) (112.62,53.08)} 
    NET {} {} {} {} {} {n5566} {} { 0.000} { 0.000} {0.005} {0.960} { 0.063} { 0.055} {} {} {} 
    INST {FE_PHC1202_n5566} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.029} { 0.000} {0.013} {} { 0.092} { 0.084} {} {4} {(111.59,52.95) (111.97,53.33)} 
    NET {} {} {} {} {} {FE_PHN1202_n5566} {} { 0.000} { 0.000} {0.013} {8.392} { 0.092} { 0.084} {} {} {} 
    INST {FE_PHC112_n5566} {A} {R} {Z} {R} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.108} { 0.100} {} {1} {(113.49,54.01) (113.85,53.67)} 
    NET {} {} {} {} {} {FE_PHN112_n5566} {} { 0.000} { 0.000} {0.004} {1.460} { 0.108} { 0.100} {} {} {} 
    INST {FE_PHC1336_n5566} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.122} { 0.114} {} {1} {(115.77,55.76) (116.13,56.09)} 
    NET {} {} {} {} {} {FE_PHN1336_n5566} {} { 0.000} { 0.000} {0.004} {2.025} { 0.122} { 0.114} {} {} {} 
    INST {U5195} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.129} { 0.121} {} {1} {(114.19,54.01) (114.51,53.87)} 
    NET {} {} {} {} {} {n912} {} { 0.000} { 0.000} {0.005} {0.980} { 0.129} { 0.121} {} {} {} 
    INST {FE_PHC719_n912} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.148} { 0.140} {} {1} {(115.01,54.01) (115.39,53.63)} 
    NET {} {} {} {} {} {FE_PHN719_n912} {} { 0.000} { 0.000} {0.006} {2.120} { 0.148} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.061} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 900
PATH 901
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]7} {CK}
  ENDPT {acc_reg_out_reg[6]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.003} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.075} { 0.066} {} {1} {(56.06,14.70) (52.58,14.46)} 
    NET {} {} {} {} {} {acc_out[1><3><6]} {} { 0.000} { 0.000} {0.004} {0.907} { 0.075} { 0.066} {} {} {} 
    INST {FE_PHC131_acc_out_1__3__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.092} { 0.084} {} {2} {(52.88,16.55) (53.26,16.93)} 
    NET {} {} {} {} {} {FE_PHN131_acc_out_1__3__6} {} { 0.000} { 0.000} {0.006} {1.941} { 0.092} { 0.084} {} {} {} 
    INST {FE_PHC1065_acc_out_1__3__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.109} { 0.100} {} {1} {(53.45,16.55) (53.83,16.93)} 
    NET {} {} {} {} {} {FE_PHN1065_acc_out_1__3__6} {} { 0.000} { 0.000} {0.004} {1.143} { 0.109} { 0.100} {} {} {} 
    INST {FE_PHC1517_acc_out_1__3__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.124} { 0.115} {} {1} {(53.07,17.61) (53.43,17.27)} 
    NET {} {} {} {} {} {FE_PHN1517_acc_out_1__3__6} {} { 0.000} { 0.000} {0.004} {1.742} { 0.124} { 0.115} {} {} {} 
    INST {U5079} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.139} { 0.131} {} {1} {(54.02,17.61) (54.21,17.23)} 
    NET {} {} {} {} {} {n4899} {} { 0.000} { 0.000} {0.008} {1.794} { 0.139} { 0.131} {} {} {} 
    INST {U5080} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.139} {} {1} {(54.15,16.55) (54.28,16.73)} 
    NET {} {} {} {} {} {n993} {} { 0.000} { 0.000} {0.005} {1.477} { 0.147} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.058} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 901
PATH 902
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]} {CK}
  ENDPT {acc_reg_out_reg[14]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.017} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.076} { 0.068} {} {2} {(10.62,115.50) (14.11,115.27)} 
    NET {} {} {} {} {} {acc_out[0><0><14]} {} { 0.000} { 0.000} {0.006} {3.122} { 0.076} { 0.068} {} {} {} 
    INST {FE_PHC539_acc_out_0__0__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.093} { 0.085} {} {1} {(14.69,115.61) (15.07,115.23)} 
    NET {} {} {} {} {} {FE_PHN539_acc_out_0__0__14} {} { 0.000} { 0.000} {0.005} {1.382} { 0.093} { 0.085} {} {} {} 
    INST {FE_PHC1353_acc_out_0__0__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.107} { 0.099} {} {1} {(17.92,115.61) (18.28,115.27)} 
    NET {} {} {} {} {} {FE_PHN1353_acc_out_0__0__14} {} { 0.000} { 0.000} {0.003} {1.006} { 0.107} { 0.099} {} {} {} 
    INST {FE_PHC1118_acc_out_0__0__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.125} { 0.116} {} {1} {(16.21,115.61) (16.59,115.23)} 
    NET {} {} {} {} {} {FE_PHN1118_acc_out_0__0__14} {} { 0.000} { 0.000} {0.006} {1.928} { 0.125} { 0.116} {} {} {} 
    INST {U4833} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.141} { 0.133} {} {1} {(15.45,115.61) (15.64,115.23)} 
    NET {} {} {} {} {} {n4515} {} { 0.000} { 0.000} {0.008} {1.971} { 0.141} { 0.133} {} {} {} 
    INST {U4834} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.146} { 0.138} {} {1} {(14.57,115.61) (14.40,115.23)} 
    NET {} {} {} {} {} {n1153} {} { 0.000} { 0.000} {0.004} {1.452} { 0.146} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.060} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.017} {131.838} { 0.061} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 902
PATH 903
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]10} {CK}
  ENDPT {x_reg_out_reg[4]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.011} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.075} { 0.000} {0.019} {} { 0.085} { 0.077} {} {11} {(37.80,67.06) (41.28,67.30)} 
    NET {} {} {} {} {} {x_out[1><2><4]} {} { 0.002} { 0.000} {0.019} {18.315} { 0.087} { 0.079} {} {} {} 
    INST {U3823} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.108} { 0.099} {} {1} {(93.86,66.95) (94.18,67.09)} 
    NET {} {} {} {} {} {n3629} {} { 0.000} { 0.000} {0.012} {1.979} { 0.108} { 0.099} {} {} {} 
    INST {U3824} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.114} { 0.106} {} {1} {(95.44,66.95) (95.61,67.33)} 
    NET {} {} {} {} {} {n931} {} { 0.000} { 0.000} {0.005} {2.190} { 0.114} { 0.106} {} {} {} 
    INST {FE_PHC915_n931} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.130} { 0.122} {} {1} {(93.16,73.61) (93.52,73.27)} 
    NET {} {} {} {} {} {FE_PHN915_n931} {} { 0.000} { 0.000} {0.004} {2.191} { 0.130} { 0.122} {} {} {} 
    INST {FE_PHC275_n931} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.138} {} {1} {(95.82,66.95) (96.20,67.33)} 
    NET {} {} {} {} {} {FE_PHN275_n931} {} { 0.000} { 0.000} {0.005} {1.370} { 0.146} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.063} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 903
PATH 904
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]12} {CK}
  ENDPT {acc_reg_out_reg[4]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.013} { 0.000} {0.018} {124.925} { 0.019} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.077} { 0.069} {} {2} {(85.67,98.70) (89.16,98.47)} 
    NET {} {} {} {} {} {acc_out[3><0><4]} {} { 0.000} { 0.000} {0.005} {2.522} { 0.077} { 0.069} {} {} {} 
    INST {FE_PHC522_acc_out_3__0__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.095} { 0.087} {} {1} {(84.99,100.56) (85.37,100.93)} 
    NET {} {} {} {} {} {FE_PHN522_acc_out_3__0__4} {} { 0.000} { 0.000} {0.005} {1.663} { 0.095} { 0.087} {} {} {} 
    INST {FE_PHC1339_acc_out_3__0__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.109} { 0.101} {} {1} {(84.80,104.41) (85.16,104.07)} 
    NET {} {} {} {} {} {FE_PHN1339_acc_out_3__0__4} {} { 0.000} { 0.000} {0.003} {1.009} { 0.109} { 0.101} {} {} {} 
    INST {FE_PHC1056_acc_out_3__0__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.127} { 0.119} {} {1} {(85.94,103.36) (86.32,103.73)} 
    NET {} {} {} {} {} {FE_PHN1056_acc_out_3__0__4} {} { 0.000} { 0.000} {0.006} {2.029} { 0.127} { 0.119} {} {} {} 
    INST {U4348} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.143} { 0.135} {} {1} {(85.75,100.56) (85.94,100.93)} 
    NET {} {} {} {} {} {n3949} {} { 0.000} { 0.000} {0.008} {1.925} { 0.143} { 0.135} {} {} {} 
    INST {U4349} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.148} { 0.140} {} {1} {(86.77,100.56) (86.60,100.93)} 
    NET {} {} {} {} {} {n875} {} { 0.000} { 0.000} {0.003} {1.300} { 0.148} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.013} { 0.000} {0.019} {124.925} { 0.063} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 904
PATH 905
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]7} {CK}
  ENDPT {acc_reg_out_reg[1]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.002} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.070} { 0.062} {} {1} {(43.52,14.70) (40.04,14.46)} 
    NET {} {} {} {} {} {FE_PHN414_acc_out_1__3__1} {} { 0.000} { 0.000} {0.004} {0.878} { 0.070} { 0.062} {} {} {} 
    INST {FE_PHC414_acc_out_1__3__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.089} { 0.081} {} {2} {(39.39,14.80) (39.77,14.43)} 
    NET {} {} {} {} {} {acc_out[1><3><1]} {} { 0.000} { 0.000} {0.007} {2.300} { 0.089} { 0.081} {} {} {} 
    INST {FE_PHC1359_acc_out_1__3__1} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.003} {} { 0.104} { 0.096} {} {1} {(39.20,13.76) (39.56,14.09)} 
    NET {} {} {} {} {} {FE_PHN1359_acc_out_1__3__1} {} { 0.000} { 0.000} {0.003} {1.131} { 0.104} { 0.096} {} {} {} 
    INST {FE_PHC1172_acc_out_1__3__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.122} { 0.113} {} {1} {(38.82,14.80) (39.20,14.43)} 
    NET {} {} {} {} {} {FE_PHN1172_acc_out_1__3__1} {} { 0.000} { 0.000} {0.006} {2.023} { 0.122} { 0.113} {} {} {} 
    INST {U3348} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.131} { 0.123} {} {1} {(41.67,16.55) (41.86,16.73)} 
    NET {} {} {} {} {} {n3197} {} { 0.000} { 0.000} {0.006} {1.787} { 0.131} { 0.123} {} {} {} 
    INST {U3349} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.012} { 0.000} {0.007} {} { 0.143} { 0.135} {} {1} {(43.07,16.55) (43.09,16.28)} 
    NET {} {} {} {} {} {n998} {} { 0.000} { 0.000} {0.007} {1.231} { 0.143} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.059} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 905
PATH 906
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]} {CK}
  ENDPT {acc_reg_out_reg[4]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.017} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.066} {} {2} {(23.93,104.30) (27.41,104.06)} 
    NET {} {} {} {} {} {acc_out[0><0><4]} {} { 0.000} { 0.000} {0.005} {2.384} { 0.075} { 0.066} {} {} {} 
    INST {FE_PHC501_acc_out_0__0__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.092} { 0.084} {} {1} {(26.09,106.16) (26.47,106.53)} 
    NET {} {} {} {} {} {FE_PHN1337_acc_out_0__0__4} {} { 0.000} { 0.000} {0.005} {1.519} { 0.092} { 0.084} {} {} {} 
    INST {FE_PHC1337_acc_out_0__0__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.107} { 0.098} {} {1} {(25.33,108.95) (25.69,109.29)} 
    NET {} {} {} {} {} {FE_PHN501_acc_out_0__0__4} {} { 0.000} { 0.000} {0.004} {1.325} { 0.107} { 0.098} {} {} {} 
    INST {FE_PHC1085_acc_out_0__0__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.124} { 0.115} {} {1} {(27.61,106.16) (27.99,106.53)} 
    NET {} {} {} {} {} {FE_PHN1085_acc_out_0__0__4} {} { 0.000} { 0.000} {0.006} {1.841} { 0.124} { 0.115} {} {} {} 
    INST {U4309} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.141} { 0.132} {} {1} {(26.85,106.16) (27.04,106.53)} 
    NET {} {} {} {} {} {n3916} {} { 0.000} { 0.000} {0.008} {2.050} { 0.141} { 0.132} {} {} {} 
    INST {U4310} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.146} { 0.137} {} {1} {(25.97,106.16) (25.80,106.53)} 
    NET {} {} {} {} {} {n1163} {} { 0.000} { 0.000} {0.004} {1.420} { 0.146} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.060} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.061} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 906
PATH 907
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]10} {CK}
  ENDPT {acc_reg_out_reg[11]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.001} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.078} { 0.070} {} {2} {(126.75,50.26) (123.26,50.50)} 
    NET {} {} {} {} {} {acc_out[2><2><11]} {} { 0.000} { 0.000} {0.005} {2.307} { 0.078} { 0.070} {} {} {} 
    INST {FE_PHC978_acc_out_2__2__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.093} { 0.085} {} {1} {(124.89,51.20) (125.27,50.83)} 
    NET {} {} {} {} {} {FE_PHN978_acc_out_2__2__11} {} { 0.000} { 0.000} {0.004} {0.924} { 0.093} { 0.085} {} {} {} 
    INST {FE_PHC1446_acc_out_2__2__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.108} { 0.099} {} {1} {(125.46,51.20) (125.82,50.87)} 
    NET {} {} {} {} {} {FE_PHN1446_acc_out_2__2__11} {} { 0.000} { 0.000} {0.003} {1.234} { 0.108} { 0.099} {} {} {} 
    INST {FE_PHC458_acc_out_2__2__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.125} { 0.116} {} {1} {(121.47,51.20) (121.85,50.83)} 
    NET {} {} {} {} {} {FE_PHN458_acc_out_2__2__11} {} { 0.000} { 0.000} {0.006} {1.802} { 0.125} { 0.116} {} {} {} 
    INST {U5184} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.141} { 0.132} {} {1} {(123.18,51.20) (123.37,50.83)} 
    NET {} {} {} {} {} {n5081} {} { 0.000} { 0.000} {0.008} {1.850} { 0.141} { 0.132} {} {} {} 
    INST {U5185} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.141} {} {1} {(124.64,51.20) (124.51,51.04)} 
    NET {} {} {} {} {} {n916} {} { 0.000} { 0.000} {0.005} {1.324} { 0.149} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.061} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 907
PATH 908
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]5} {CK}
  ENDPT {acc_reg_out_reg[1]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.056} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.056} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.072} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.072} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.088} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.088} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.117} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.002} { 0.000} {0.026} {29.231} { 0.127} { 0.119} {} {} {} 
    INST {U1678} {A3} {R} {ZN} {F} {} {NAND3_X1} { 0.014} { 0.000} {0.007} {} { 0.141} { 0.133} {} {1} {(41.93,79.20) (41.76,79.48)} 
    NET {} {} {} {} {} {n1046} {} { 0.000} { 0.000} {0.007} {1.240} { 0.141} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.060} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.016} {131.838} { 0.056} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 908
PATH 909
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]4} {CK}
  ENDPT {weight_reg_reg[7]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.063} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.022} {-0.005} {0.033} {67.555} { 0.093} { 0.084} {} {} {} 
    INST {U4089} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.105} { 0.097} {} {1} {(61.18,111.75) (61.50,111.89)} 
    NET {} {} {} {} {} {n3779} {} { 0.000} { 0.000} {0.009} {1.772} { 0.105} { 0.097} {} {} {} 
    INST {U4090} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.113} { 0.105} {} {1} {(62.38,111.75) (62.55,112.13)} 
    NET {} {} {} {} {} {n736} {} { 0.000} { 0.000} {0.004} {1.498} { 0.113} { 0.105} {} {} {} 
    INST {FE_PHC1156_n736} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.126} { 0.117} {} {1} {(64.66,114.56) (65.02,114.89)} 
    NET {} {} {} {} {} {FE_PHN1156_n736} {} { 0.000} { 0.000} {0.004} {1.127} { 0.126} { 0.117} {} {} {} 
    INST {FE_PHC233_n736} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.143} { 0.135} {} {1} {(62.38,114.56) (62.76,114.93)} 
    NET {} {} {} {} {} {FE_PHN233_n736} {} { 0.000} { 0.000} {0.005} {1.368} { 0.143} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.058} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.059} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 909
PATH 910
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]5} {CK}
  ENDPT {acc_reg_out_reg[9]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.056} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.056} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.072} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.072} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.088} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.088} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.117} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.001} { 0.000} {0.025} {29.231} { 0.126} { 0.118} {} {} {} 
    INST {U5015} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.136} { 0.128} {} {1} {(59.91,79.20) (60.10,79.03)} 
    NET {} {} {} {} {} {n1038} {} { 0.000} { 0.000} {0.005} {1.302} { 0.136} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 910
PATH 911
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]2} {CK}
  ENDPT {acc_reg_out_reg[4]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.002} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.015} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.072} { 0.064} {} {2} {(26.02,47.46) (29.50,47.70)} 
    NET {} {} {} {} {} {acc_out[0><2><4]} {} { 0.000} { 0.000} {0.005} {1.975} { 0.072} { 0.064} {} {} {} 
    INST {FE_PHC1072_acc_out_0__2__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.088} { 0.079} {} {1} {(29.70,47.36) (30.08,47.73)} 
    NET {} {} {} {} {} {FE_PHN1072_acc_out_0__2__4} {} { 0.000} { 0.000} {0.004} {0.922} { 0.088} { 0.079} {} {} {} 
    INST {FE_PHC1410_acc_out_0__2__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.102} { 0.093} {} {1} {(30.27,47.36) (30.63,47.69)} 
    NET {} {} {} {} {} {FE_PHN1410_acc_out_0__2__4} {} { 0.000} { 0.000} {0.004} {1.266} { 0.102} { 0.093} {} {} {} 
    INST {FE_PHC482_acc_out_0__2__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.119} { 0.111} {} {1} {(29.51,50.16) (29.89,50.53)} 
    NET {} {} {} {} {} {FE_PHN482_acc_out_0__2__4} {} { 0.000} { 0.000} {0.006} {1.921} { 0.119} { 0.111} {} {} {} 
    INST {U4902} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.135} { 0.127} {} {1} {(29.20,50.16) (29.01,50.53)} 
    NET {} {} {} {} {} {n4604} {} { 0.000} { 0.000} {0.008} {1.804} { 0.135} { 0.127} {} {} {} 
    INST {U4903} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.144} { 0.135} {} {1} {(27.75,50.16) (27.61,50.33)} 
    NET {} {} {} {} {} {n1115} {} { 0.000} { 0.000} {0.005} {1.390} { 0.144} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.059} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 911
PATH 912
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]14} {CK}
  ENDPT {acc_reg_out_reg[12]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.003} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.072} { 0.063} {} {2} {(74.84,50.26) (78.33,50.50)} 
    NET {} {} {} {} {} {acc_out[3><2><12]} {} { 0.000} { 0.000} {0.006} {3.446} { 0.072} { 0.063} {} {} {} 
    INST {FE_PHC194_acc_out_3__2__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.088} { 0.080} {} {1} {(77.01,51.20) (77.39,50.83)} 
    NET {} {} {} {} {} {FE_PHN194_acc_out_3__2__12} {} { 0.000} { 0.000} {0.004} {1.136} { 0.088} { 0.080} {} {} {} 
    INST {FE_PHC1170_acc_out_3__2__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.103} { 0.095} {} {1} {(76.06,51.20) (76.42,50.87)} 
    NET {} {} {} {} {} {FE_PHN1170_acc_out_3__2__12} {} { 0.000} { 0.000} {0.004} {1.459} { 0.103} { 0.095} {} {} {} 
    INST {FE_PHC1468_acc_out_3__2__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.118} { 0.109} {} {1} {(75.68,54.01) (76.04,53.67)} 
    NET {} {} {} {} {} {FE_PHN1468_acc_out_3__2__12} {} { 0.000} { 0.000} {0.004} {1.847} { 0.118} { 0.109} {} {} {} 
    INST {U5318} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.133} { 0.125} {} {1} {(75.37,54.01) (75.18,53.63)} 
    NET {} {} {} {} {} {n5312} {} { 0.000} { 0.000} {0.008} {1.870} { 0.133} { 0.125} {} {} {} 
    INST {U5319} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.142} { 0.133} {} {1} {(75.81,51.20) (75.68,51.04)} 
    NET {} {} {} {} {} {n819} {} { 0.000} { 0.000} {0.005} {1.406} { 0.142} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.058} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 912
PATH 913
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]4} {CK}
  ENDPT {acc_reg_out_reg[12]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.014} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} { 0.064} {} {2} {(62.50,106.26) (65.98,106.50)} 
    NET {} {} {} {} {} {acc_out[1><0><12]} {} { 0.000} { 0.000} {0.005} {2.590} { 0.073} { 0.064} {} {} {} 
    INST {FE_PHC937_acc_out_1__0__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.090} { 0.081} {} {1} {(66.56,108.95) (66.94,109.33)} 
    NET {} {} {} {} {} {FE_PHN1374_acc_out_1__0__12} {} { 0.000} { 0.000} {0.005} {1.344} { 0.090} { 0.081} {} {} {} 
    INST {FE_PHC1374_acc_out_1__0__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} {-0.000} {0.004} {} { 0.105} { 0.096} {} {1} {(67.32,111.75) (67.68,112.09)} 
    NET {} {} {} {} {} {FE_PHN937_acc_out_1__0__12} {} { 0.000} { 0.000} {0.004} {1.736} { 0.105} { 0.096} {} {} {} 
    INST {FE_PHC558_acc_out_1__0__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.122} { 0.114} {} {1} {(63.52,107.20) (63.90,106.83)} 
    NET {} {} {} {} {} {FE_PHN558_acc_out_1__0__12} {} { 0.000} { 0.000} {0.006} {1.879} { 0.122} { 0.114} {} {} {} 
    INST {U4756} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.139} { 0.130} {} {1} {(65.04,107.20) (65.23,106.83)} 
    NET {} {} {} {} {} {n4421} {} { 0.000} { 0.000} {0.008} {1.986} { 0.139} { 0.130} {} {} {} 
    INST {U4757} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.144} { 0.135} {} {1} {(64.35,107.20) (64.18,106.83)} 
    NET {} {} {} {} {} {n1059} {} { 0.000} { 0.000} {0.004} {1.425} { 0.144} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 913
PATH 914
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]2} {CK}
  ENDPT {acc_reg_out_reg[10]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.002} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.074} { 0.065} {} {2} {(10.81,47.46) (14.30,47.70)} 
    NET {} {} {} {} {} {acc_out[0><2><10]} {} { 0.000} { 0.000} {0.005} {2.080} { 0.074} { 0.065} {} {} {} 
    INST {FE_PHC1131_acc_out_0__2__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.090} { 0.082} {} {1} {(14.50,47.36) (14.88,47.73)} 
    NET {} {} {} {} {} {FE_PHN1131_acc_out_0__2__10} {} { 0.000} { 0.000} {0.005} {1.340} { 0.090} { 0.082} {} {} {} 
    INST {FE_PHC1388_acc_out_0__2__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.104} { 0.096} {} {1} {(12.03,48.41) (12.39,48.07)} 
    NET {} {} {} {} {} {FE_PHN1388_acc_out_0__2__10} {} { 0.000} { 0.000} {0.003} {0.957} { 0.104} { 0.096} {} {} {} 
    INST {FE_PHC541_acc_out_0__2__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.121} { 0.113} {} {1} {(13.17,48.41) (13.55,48.03)} 
    NET {} {} {} {} {} {FE_PHN541_acc_out_0__2__10} {} { 0.000} { 0.000} {0.005} {1.738} { 0.121} { 0.113} {} {} {} 
    INST {U4921} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.137} { 0.129} {} {1} {(13.93,48.41) (14.12,48.03)} 
    NET {} {} {} {} {} {n4636} {} { 0.000} { 0.000} {0.008} {1.749} { 0.137} { 0.129} {} {} {} 
    INST {U4922} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.145} { 0.137} {} {1} {(12.93,48.41) (12.79,48.23)} 
    NET {} {} {} {} {} {n1109} {} { 0.000} { 0.000} {0.005} {1.429} { 0.145} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.059} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 914
PATH 915
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]9} {CK}
  ENDPT {acc_reg_out_reg[4]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.052} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.002} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.018} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.076} { 0.068} {} {2} {(107.91,79.10) (111.39,78.86)} 
    NET {} {} {} {} {} {acc_out[2><1><4]} {} { 0.000} { 0.000} {0.006} {2.824} { 0.076} { 0.068} {} {} {} 
    INST {FE_PHC1108_acc_out_2__1__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.092} { 0.084} {} {1} {(111.02,82.00) (111.40,81.63)} 
    NET {} {} {} {} {} {FE_PHN1408_acc_out_2__1__4} {} { 0.000} { 0.000} {0.004} {0.924} { 0.092} { 0.084} {} {} {} 
    INST {FE_PHC1408_acc_out_2__1__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.106} { 0.097} {} {1} {(111.59,82.00) (111.95,81.67)} 
    NET {} {} {} {} {} {FE_PHN1108_acc_out_2__1__4} {} { 0.000} { 0.000} {0.003} {0.939} { 0.106} { 0.097} {} {} {} 
    INST {FE_PHC507_acc_out_2__1__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.114} {} {1} {(111.21,80.95) (111.59,81.33)} 
    NET {} {} {} {} {} {FE_PHN507_acc_out_2__1__4} {} { 0.000} { 0.000} {0.006} {1.780} { 0.123} { 0.114} {} {} {} 
    INST {U5122} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.130} {} {1} {(110.90,80.95) (110.71,81.33)} 
    NET {} {} {} {} {} {n4978} {} { 0.000} { 0.000} {0.008} {1.883} { 0.139} { 0.130} {} {} {} 
    INST {U5123} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.139} {} {1} {(109.25,80.95) (109.12,81.12)} 
    NET {} {} {} {} {} {n947} {} { 0.000} { 0.000} {0.005} {1.296} { 0.147} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.008} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.063} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 915
PATH 916
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]2} {CK}
  ENDPT {weight_reg_reg[3]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.062} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.013} {-0.003} {0.027} {58.889} { 0.084} { 0.075} {} {} {} 
    INST {U4113} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.096} { 0.088} {} {1} {(35.34,69.75) (35.66,69.89)} 
    NET {} {} {} {} {} {n3795} {} { 0.000} { 0.000} {0.009} {1.774} { 0.096} { 0.088} {} {} {} 
    INST {U4114} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.106} { 0.097} {} {1} {(34.71,69.75) (34.54,70.13)} 
    NET {} {} {} {} {} {n772} {} { 0.000} { 0.000} {0.005} {2.377} { 0.106} { 0.097} {} {} {} 
    INST {FE_PHC896_n772} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.121} { 0.112} {} {1} {(25.33,69.75) (25.69,70.09)} 
    NET {} {} {} {} {} {FE_PHN896_n772} {} { 0.000} { 0.000} {0.005} {2.638} { 0.121} { 0.112} {} {} {} 
    INST {FE_PHC179_n772} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.140} { 0.131} {} {1} {(35.78,68.00) (36.16,67.63)} 
    NET {} {} {} {} {} {FE_PHN179_n772} {} { 0.000} { 0.000} {0.005} {1.825} { 0.140} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.060} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 916
PATH 917
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]12} {CK}
  ENDPT {acc_reg_out_reg[5]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.018} {124.925} { 0.018} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.077} { 0.068} {} {2} {(81.88,98.70) (85.36,98.47)} 
    NET {} {} {} {} {} {acc_out[3><0><5]} {} { 0.000} { 0.000} {0.005} {2.559} { 0.077} { 0.068} {} {} {} 
    INST {FE_PHC951_acc_out_3__0__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.094} { 0.085} {} {1} {(85.37,103.36) (85.75,103.73)} 
    NET {} {} {} {} {} {FE_PHN1404_acc_out_3__0__5} {} { 0.000} { 0.000} {0.005} {1.325} { 0.094} { 0.085} {} {} {} 
    INST {FE_PHC1404_acc_out_3__0__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.109} { 0.100} {} {1} {(81.76,103.36) (82.12,103.69)} 
    NET {} {} {} {} {} {FE_PHN951_acc_out_3__0__5} {} { 0.000} { 0.000} {0.004} {1.681} { 0.109} { 0.100} {} {} {} 
    INST {FE_PHC576_acc_out_3__0__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.127} { 0.118} {} {1} {(86.89,100.56) (87.27,100.93)} 
    NET {} {} {} {} {} {FE_PHN576_acc_out_3__0__5} {} { 0.000} { 0.000} {0.006} {2.130} { 0.127} { 0.118} {} {} {} 
    INST {U4418} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.143} { 0.135} {} {1} {(84.49,100.56) (84.30,100.93)} 
    NET {} {} {} {} {} {n4001} {} { 0.000} { 0.000} {0.008} {1.857} { 0.143} { 0.135} {} {} {} 
    INST {U4419} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.148} { 0.139} {} {1} {(83.35,100.56) (83.18,100.93)} 
    NET {} {} {} {} {} {n874} {} { 0.000} { 0.000} {0.003} {1.290} { 0.148} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.012} { 0.000} {0.019} {124.925} { 0.062} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 917
PATH 918
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]15} {CK}
  ENDPT {acc_reg_out_reg[3]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.000} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.078} { 0.069} {} {1} {(92.70,11.90) (96.19,11.67)} 
    NET {} {} {} {} {} {FE_PHN411_acc_out_3__3__3} {} { 0.000} { 0.000} {0.004} {0.924} { 0.078} { 0.069} {} {} {} 
    INST {FE_PHC411_acc_out_3__3__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.096} { 0.087} {} {2} {(96.20,13.76) (96.58,14.13)} 
    NET {} {} {} {} {} {acc_out[3><3><3]} {} { 0.000} { 0.000} {0.006} {2.198} { 0.096} { 0.087} {} {} {} 
    INST {FE_PHC1087_acc_out_3__3__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.112} { 0.104} {} {1} {(95.63,13.76) (96.01,14.13)} 
    NET {} {} {} {} {} {FE_PHN1087_acc_out_3__3__3} {} { 0.000} { 0.000} {0.004} {1.043} { 0.112} { 0.104} {} {} {} 
    INST {FE_PHC1442_acc_out_3__3__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.128} { 0.119} {} {1} {(96.77,13.76) (97.13,14.09)} 
    NET {} {} {} {} {} {FE_PHN1442_acc_out_3__3__3} {} { 0.000} { 0.000} {0.004} {1.915} { 0.128} { 0.119} {} {} {} 
    INST {U5329} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.143} { 0.134} {} {1} {(94.94,14.80) (94.75,14.43)} 
    NET {} {} {} {} {} {n5335} {} { 0.000} { 0.000} {0.007} {1.722} { 0.143} { 0.134} {} {} {} 
    INST {U5330} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.151} { 0.142} {} {1} {(94.61,13.76) (94.75,13.93)} 
    NET {} {} {} {} {} {n804} {} { 0.000} { 0.000} {0.005} {1.349} { 0.151} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.062} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 918
PATH 919
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]9} {CK}
  ENDPT {x_reg_out_reg[1]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.013} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.018} {} { 0.088} { 0.079} {} {11} {(41.41,89.46) (44.89,89.70)} 
    NET {} {} {} {} {} {x_out[1><1><1]} {} { 0.001} { 0.000} {0.018} {17.655} { 0.089} { 0.080} {} {} {} 
    INST {U3771} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.110} { 0.101} {} {1} {(94.05,89.36) (94.37,89.49)} 
    NET {} {} {} {} {} {n3603} {} { 0.000} { 0.000} {0.012} {2.088} { 0.110} { 0.101} {} {} {} 
    INST {U3772} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.115} { 0.107} {} {1} {(95.63,89.36) (95.80,89.73)} 
    NET {} {} {} {} {} {n958} {} { 0.000} { 0.000} {0.005} {1.676} { 0.115} { 0.107} {} {} {} 
    INST {FE_PHC1157_n958} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.130} { 0.122} {} {1} {(91.07,89.36) (91.43,89.69)} 
    NET {} {} {} {} {} {FE_PHN1157_n958} {} { 0.000} { 0.000} {0.004} {1.613} { 0.130} { 0.122} {} {} {} 
    INST {FE_PHC314_n958} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.147} { 0.138} {} {1} {(95.06,90.41) (95.44,90.03)} 
    NET {} {} {} {} {} {FE_PHN314_n958} {} { 0.000} { 0.000} {0.005} {1.419} { 0.147} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.063} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 919
PATH 920
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]5} {CK}
  ENDPT {acc_reg_out_reg[10]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.002} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.055} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.055} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.072} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.072} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.088} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.088} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.117} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.001} { 0.000} {0.025} {29.231} { 0.127} { 0.118} {} {} {} 
    INST {U5018} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.137} { 0.128} {} {1} {(58.77,78.16) (58.96,78.33)} 
    NET {} {} {} {} {} {n1037} {} { 0.000} { 0.000} {0.005} {1.333} { 0.137} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 920
PATH 921
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]4} {CK}
  ENDPT {weight_reg_reg[2]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[2]} {R} {} {} {preload_data[2]} {} {} {} {0.002} {58.451} { 0.071} { 0.062} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[2]} {} { 0.016} {-0.007} {0.030} {58.451} { 0.087} { 0.078} {} {} {} 
    INST {U4069} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.005} {} { 0.099} { 0.091} {} {1} {(52.81,108.95) (53.14,109.09)} 
    NET {} {} {} {} {} {n3771} {} { 0.000} { 0.000} {0.005} {1.779} { 0.099} { 0.091} {} {} {} 
    INST {U4070} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.105} { 0.097} {} {1} {(53.83,108.95) (54.00,109.33)} 
    NET {} {} {} {} {} {FE_PHN1070_n741} {} { 0.000} { 0.000} {0.003} {1.315} { 0.105} { 0.097} {} {} {} 
    INST {FE_PHC1070_n741} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.122} { 0.113} {} {1} {(52.12,110.00) (52.50,109.63)} 
    NET {} {} {} {} {} {FE_PHN612_n741} {} { 0.000} { 0.000} {0.004} {1.063} { 0.122} { 0.113} {} {} {} 
    INST {FE_PHC612_n741} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.140} { 0.132} {} {1} {(53.83,110.00) (54.21,109.63)} 
    NET {} {} {} {} {} {n741} {} { 0.000} { 0.000} {0.005} {1.553} { 0.140} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 921
PATH 922
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]6} {CK}
  ENDPT {weight_reg_reg[2]6} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[2]} {R} {} {} {preload_data[2]} {} {} {} {0.002} {58.451} { 0.071} { 0.062} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[2]} {} { 0.012} {-0.007} {0.029} {58.451} { 0.083} { 0.074} {} {} {} 
    INST {U4081} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.005} {} { 0.095} { 0.086} {} {1} {(47.30,73.61) (47.63,73.47)} 
    NET {} {} {} {} {} {n3775} {} { 0.000} { 0.000} {0.005} {1.752} { 0.095} { 0.086} {} {} {} 
    INST {U4082} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.101} { 0.092} {} {1} {(47.06,73.61) (46.89,73.23)} 
    NET {} {} {} {} {} {FE_PHN950_n725} {} { 0.000} { 0.000} {0.003} {1.021} { 0.101} { 0.092} {} {} {} 
    INST {FE_PHC950_n725} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.118} { 0.109} {} {1} {(46.04,75.36) (46.42,75.73)} 
    NET {} {} {} {} {} {FE_PHN517_n725} {} { 0.000} { 0.000} {0.005} {1.345} { 0.118} { 0.109} {} {} {} 
    INST {FE_PHC517_n725} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.137} { 0.128} {} {1} {(48.70,73.61) (49.08,73.23)} 
    NET {} {} {} {} {} {n725} {} { 0.000} { 0.000} {0.005} {1.721} { 0.137} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.060} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.001} { 0.000} {0.014} {131.838} { 0.052} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 922
PATH 923
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]4} {CK}
  ENDPT {acc_reg_out_reg[6]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.003} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.012} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.069} { 0.061} {} {2} {(53.95,104.30) (57.43,104.06)} 
    NET {} {} {} {} {} {acc_out[1><0><6]} {} { 0.000} { 0.000} {0.005} {2.434} { 0.069} { 0.061} {} {} {} 
    INST {FE_PHC537_acc_out_1__0__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.087} { 0.078} {} {1} {(56.11,106.16) (56.49,106.53)} 
    NET {} {} {} {} {} {FE_PHN1375_acc_out_1__0__6} {} { 0.000} { 0.000} {0.005} {1.667} { 0.087} { 0.078} {} {} {} 
    INST {FE_PHC1375_acc_out_1__0__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.102} { 0.093} {} {1} {(58.96,103.36) (59.32,103.69)} 
    NET {} {} {} {} {} {FE_PHN537_acc_out_1__0__6} {} { 0.000} { 0.000} {0.004} {1.537} { 0.102} { 0.093} {} {} {} 
    INST {FE_PHC906_acc_out_1__0__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.120} { 0.111} {} {1} {(54.97,103.36) (55.35,103.73)} 
    NET {} {} {} {} {} {FE_PHN906_acc_out_1__0__6} {} { 0.000} { 0.000} {0.006} {1.956} { 0.120} { 0.111} {} {} {} 
    INST {U4442} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.136} { 0.127} {} {1} {(55.80,106.16) (55.61,106.53)} 
    NET {} {} {} {} {} {n4031} {} { 0.000} { 0.000} {0.008} {1.856} { 0.136} { 0.127} {} {} {} 
    INST {U4443} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.141} { 0.132} {} {1} {(54.66,106.16) (54.49,106.53)} 
    NET {} {} {} {} {} {n1065} {} { 0.000} { 0.000} {0.003} {1.220} { 0.141} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 923
PATH 924
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]7} {CK}
  ENDPT {weight_reg_reg[7]7} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.127}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.062} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.012} {-0.005} {0.032} {67.555} { 0.083} { 0.074} {} {} {} 
    INST {U4047} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.096} { 0.087} {} {1} {(52.05,41.76) (52.38,41.89)} 
    NET {} {} {} {} {} {n3756} {} { 0.000} { 0.000} {0.009} {1.788} { 0.096} { 0.087} {} {} {} 
    INST {U4048} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.104} { 0.095} {} {1} {(53.26,41.76) (53.43,42.13)} 
    NET {} {} {} {} {} {FE_PHN1167_n712} {} { 0.000} { 0.000} {0.005} {1.702} { 0.104} { 0.095} {} {} {} 
    INST {FE_PHC1167_n712} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.117} { 0.109} {} {1} {(52.31,44.55) (52.67,44.89)} 
    NET {} {} {} {} {} {FE_PHN180_n712} {} { 0.000} { 0.000} {0.004} {1.622} { 0.117} { 0.109} {} {} {} 
    INST {FE_PHC180_n712} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.135} { 0.127} {} {1} {(51.36,41.76) (51.74,42.13)} 
    NET {} {} {} {} {} {n712} {} { 0.000} { 0.000} {0.005} {1.527} { 0.135} { 0.127} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.058} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} { 0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 924
PATH 925
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]15} {CK}
  ENDPT {weight_reg_reg[3]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.062} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.024} {-0.003} {0.028} {58.889} { 0.095} { 0.087} {} {} {} 
    INST {U4209} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.108} { 0.099} {} {1} {(91.97,37.20) (91.64,37.07)} 
    NET {} {} {} {} {} {n3844} {} { 0.000} { 0.000} {0.009} {1.817} { 0.108} { 0.099} {} {} {} 
    INST {U4210} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.116} { 0.107} {} {1} {(90.31,37.20) (90.48,36.83)} 
    NET {} {} {} {} {} {n620} {} { 0.000} { 0.000} {0.005} {1.626} { 0.116} { 0.107} {} {} {} 
    INST {FE_PHC1007_n620} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.006} {} { 0.131} { 0.122} {} {1} {(90.50,41.76) (90.86,42.09)} 
    NET {} {} {} {} {} {FE_PHN1007_n620} {} { 0.000} { 0.000} {0.006} {2.802} { 0.131} { 0.122} {} {} {} 
    INST {FE_PHC224_n620} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.150} { 0.141} {} {1} {(90.69,36.16) (91.07,36.53)} 
    NET {} {} {} {} {} {FE_PHN224_n620} {} { 0.000} { 0.000} {0.005} {1.419} { 0.150} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.062} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 925
PATH 926
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]3} {CK}
  ENDPT {acc_reg_out_reg[6]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.002} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.073} { 0.064} {} {1} {(17.12,22.26) (13.63,22.50)} 
    NET {} {} {} {} {} {FE_PHN141_acc_out_0__3__6} {} { 0.000} { 0.000} {0.004} {0.868} { 0.073} { 0.064} {} {} {} 
    INST {FE_PHC141_acc_out_0__3__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.091} { 0.082} {} {2} {(12.98,22.16) (13.36,22.53)} 
    NET {} {} {} {} {} {acc_out[0><3><6]} {} { 0.000} { 0.000} {0.006} {2.274} { 0.091} { 0.082} {} {} {} 
    INST {FE_PHC946_acc_out_0__3__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.108} { 0.099} {} {1} {(13.74,24.96) (14.12,25.33)} 
    NET {} {} {} {} {} {FE_PHN946_acc_out_0__3__6} {} { 0.000} { 0.000} {0.004} {1.120} { 0.108} { 0.099} {} {} {} 
    INST {FE_PHC1526_acc_out_0__3__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.123} { 0.114} {} {1} {(15.26,24.96) (15.62,25.29)} 
    NET {} {} {} {} {} {FE_PHN1526_acc_out_0__3__6} {} { 0.000} { 0.000} {0.004} {1.786} { 0.123} { 0.114} {} {} {} 
    INST {U4956} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.138} { 0.129} {} {1} {(15.26,23.21) (15.45,22.83)} 
    NET {} {} {} {} {} {n4686} {} { 0.000} { 0.000} {0.008} {1.731} { 0.138} { 0.129} {} {} {} 
    INST {U4957} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.146} { 0.137} {} {1} {(16.52,23.21) (16.66,23.04)} 
    NET {} {} {} {} {} {n1089} {} { 0.000} { 0.000} {0.005} {1.302} { 0.146} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.059} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 926
PATH 927
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]8} {CK}
  ENDPT {acc_reg_out_reg[13]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.001} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.021} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.079} { 0.070} {} {2} {(122.38,112.70) (118.89,112.47)} 
    NET {} {} {} {} {} {acc_out[2><0><13]} {} { 0.000} { 0.000} {0.005} {2.324} { 0.079} { 0.070} {} {} {} 
    INST {FE_PHC573_acc_out_2__0__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.097} { 0.088} {} {1} {(116.15,112.81) (116.53,112.43)} 
    NET {} {} {} {} {} {FE_PHN573_acc_out_2__0__13} {} { 0.000} { 0.000} {0.005} {1.701} { 0.097} { 0.088} {} {} {} 
    INST {FE_PHC1352_acc_out_2__0__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.112} { 0.103} {} {1} {(117.29,117.36) (117.65,117.69)} 
    NET {} {} {} {} {} {FE_PHN1352_acc_out_2__0__13} {} { 0.000} { 0.000} {0.004} {1.445} { 0.112} { 0.103} {} {} {} 
    INST {FE_PHC1059_acc_out_2__0__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.129} { 0.120} {} {1} {(117.29,114.56) (117.67,114.93)} 
    NET {} {} {} {} {} {FE_PHN1059_acc_out_2__0__13} {} { 0.000} { 0.000} {0.006} {1.881} { 0.129} { 0.120} {} {} {} 
    INST {U4788} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.146} { 0.137} {} {1} {(118.12,112.81) (117.93,112.43)} 
    NET {} {} {} {} {} {n4469} {} { 0.000} { 0.000} {0.008} {1.889} { 0.146} { 0.137} {} {} {} 
    INST {U4789} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.151} { 0.142} {} {1} {(116.98,112.81) (116.81,112.43)} 
    NET {} {} {} {} {} {n962} {} { 0.000} { 0.000} {0.004} {1.606} { 0.151} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.063} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 927
PATH 928
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]9} {CK}
  ENDPT {acc_reg_out_reg[9]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.001} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.019} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.077} { 0.068} {} {2} {(122.19,78.26) (118.70,78.50)} 
    NET {} {} {} {} {} {acc_out[2><1><9]} {} { 0.000} { 0.000} {0.005} {2.462} { 0.077} { 0.068} {} {} {} 
    INST {FE_PHC509_acc_out_2__1__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.093} { 0.084} {} {1} {(120.71,80.95) (121.09,81.33)} 
    NET {} {} {} {} {} {FE_PHN1457_acc_out_2__1__9} {} { 0.000} { 0.000} {0.004} {1.086} { 0.093} { 0.084} {} {} {} 
    INST {FE_PHC1457_acc_out_2__1__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.107} { 0.098} {} {1} {(120.90,79.20) (121.26,78.87)} 
    NET {} {} {} {} {} {FE_PHN509_acc_out_2__1__9} {} { 0.000} { 0.000} {0.003} {1.091} { 0.107} { 0.098} {} {} {} 
    INST {FE_PHC958_acc_out_2__1__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.124} { 0.115} {} {1} {(119.38,79.20) (119.76,78.83)} 
    NET {} {} {} {} {} {FE_PHN958_acc_out_2__1__9} {} { 0.000} { 0.000} {0.006} {1.832} { 0.124} { 0.115} {} {} {} 
    INST {U5139} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.131} {} {1} {(119.95,80.95) (120.14,81.33)} 
    NET {} {} {} {} {} {n5004} {} { 0.000} { 0.000} {0.008} {1.823} { 0.140} { 0.131} {} {} {} 
    INST {U5140} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.139} {} {1} {(120.08,79.20) (120.21,79.03)} 
    NET {} {} {} {} {} {n942} {} { 0.000} { 0.000} {0.005} {1.363} { 0.148} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.063} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.063} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 928
PATH 929
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]10} {CK}
  ENDPT {acc_reg_out_reg[7]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} { 0.000} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.019} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.077} { 0.068} {} {2} {(116.08,53.06) (119.56,53.30)} 
    NET {} {} {} {} {} {acc_out[2><2><7]} {} { 0.000} { 0.000} {0.005} {2.644} { 0.077} { 0.068} {} {} {} 
    INST {FE_PHC592_acc_out_2__2__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.093} { 0.085} {} {1} {(116.34,54.01) (116.72,53.63)} 
    NET {} {} {} {} {} {FE_PHN592_acc_out_2__2__7} {} { 0.000} { 0.000} {0.004} {1.068} { 0.093} { 0.085} {} {} {} 
    INST {FE_PHC1396_acc_out_2__2__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.107} { 0.098} {} {1} {(116.91,55.76) (117.27,56.09)} 
    NET {} {} {} {} {} {FE_PHN1396_acc_out_2__2__7} {} { 0.000} { 0.000} {0.003} {0.753} { 0.107} { 0.098} {} {} {} 
    INST {FE_PHC1139_acc_out_2__2__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.124} { 0.115} {} {1} {(117.48,55.76) (117.86,56.13)} 
    NET {} {} {} {} {} {FE_PHN1139_acc_out_2__2__7} {} { 0.000} { 0.000} {0.006} {1.831} { 0.124} { 0.115} {} {} {} 
    INST {U5172} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.131} {} {1} {(117.55,54.01) (117.36,53.63)} 
    NET {} {} {} {} {} {n5061} {} { 0.000} { 0.000} {0.008} {1.887} { 0.140} { 0.131} {} {} {} 
    INST {U5173} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.140} {} {1} {(115.91,54.01) (115.77,53.84)} 
    NET {} {} {} {} {} {n920} {} { 0.000} { 0.000} {0.005} {1.359} { 0.148} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.062} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 929
PATH 930
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]3} {CK}
  ENDPT {acc_reg_out_reg[4]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.002} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.071} { 0.063} {} {1} {(24.53,14.70) (21.04,14.46)} 
    NET {} {} {} {} {} {acc_out[0><3><4]} {} { 0.000} { 0.000} {0.004} {0.918} { 0.071} { 0.063} {} {} {} 
    INST {FE_PHC154_acc_out_0__3__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.090} { 0.081} {} {2} {(21.34,13.76) (21.72,14.13)} 
    NET {} {} {} {} {} {FE_PHN154_acc_out_0__3__4} {} { 0.000} { 0.000} {0.006} {2.283} { 0.090} { 0.081} {} {} {} 
    INST {FE_PHC1089_acc_out_0__3__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.106} { 0.098} {} {1} {(23.24,16.55) (23.62,16.93)} 
    NET {} {} {} {} {} {FE_PHN1089_acc_out_0__3__4} {} { 0.000} { 0.000} {0.004} {1.069} { 0.106} { 0.098} {} {} {} 
    INST {FE_PHC1491_acc_out_0__3__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.121} { 0.113} {} {1} {(24.38,16.55) (24.74,16.89)} 
    NET {} {} {} {} {} {FE_PHN1491_acc_out_0__3__4} {} { 0.000} { 0.000} {0.004} {1.829} { 0.121} { 0.113} {} {} {} 
    INST {U4948} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.137} { 0.128} {} {1} {(24.19,17.61) (24.38,17.23)} 
    NET {} {} {} {} {} {n4675} {} { 0.000} { 0.000} {0.008} {1.784} { 0.137} { 0.128} {} {} {} 
    INST {U4949} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.145} { 0.136} {} {1} {(24.14,16.55) (24.00,16.73)} 
    NET {} {} {} {} {} {n1091} {} { 0.000} { 0.000} {0.005} {1.201} { 0.145} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.059} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 930
PATH 931
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]1} {CK}
  ENDPT {acc_reg_out_reg[11]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.013} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.071} { 0.062} {} {2} {(13.67,76.30) (17.15,76.06)} 
    NET {} {} {} {} {} {acc_out[0><1><11]} {} { 0.000} { 0.000} {0.005} {2.487} { 0.071} { 0.062} {} {} {} 
    INST {FE_PHC977_acc_out_0__1__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.087} { 0.078} {} {1} {(12.79,78.16) (13.17,78.53)} 
    NET {} {} {} {} {} {FE_PHN977_acc_out_0__1__11} {} { 0.000} { 0.000} {0.004} {1.065} { 0.087} { 0.078} {} {} {} 
    INST {FE_PHC1412_acc_out_0__1__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.101} { 0.092} {} {1} {(12.98,76.41) (13.34,76.07)} 
    NET {} {} {} {} {} {FE_PHN1412_acc_out_0__1__11} {} { 0.000} { 0.000} {0.003} {1.109} { 0.101} { 0.092} {} {} {} 
    INST {FE_PHC505_acc_out_0__1__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.118} { 0.109} {} {1} {(15.45,78.16) (15.83,78.53)} 
    NET {} {} {} {} {} {FE_PHN505_acc_out_0__1__11} {} { 0.000} { 0.000} {0.006} {1.838} { 0.118} { 0.109} {} {} {} 
    INST {U4874} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.134} { 0.125} {} {1} {(14.69,78.16) (14.88,78.53)} 
    NET {} {} {} {} {} {n4569} {} { 0.000} { 0.000} {0.008} {1.837} { 0.134} { 0.125} {} {} {} 
    INST {U4875} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.142} { 0.133} {} {1} {(13.48,78.16) (13.62,78.33)} 
    NET {} {} {} {} {} {n1132} {} { 0.000} { 0.000} {0.005} {1.307} { 0.142} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.060} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 931
PATH 932
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]4} {CK}
  ENDPT {weight_reg_reg[4]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[4]} {R} {} {} {preload_data[4]} {} {} {} {0.002} {61.642} { 0.071} { 0.062} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[4]} {} { 0.016} {-0.003} {0.023} {61.642} { 0.087} { 0.078} {} {} {} 
    INST {U4067} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.005} {} { 0.099} { 0.090} {} {1} {(55.86,107.20) (56.18,107.07)} 
    NET {} {} {} {} {} {n3770} {} { 0.000} { 0.000} {0.005} {1.865} { 0.099} { 0.090} {} {} {} 
    INST {U4068} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.105} { 0.096} {} {1} {(56.18,108.95) (56.01,109.33)} 
    NET {} {} {} {} {} {n739} {} { 0.000} { 0.000} {0.003} {1.310} { 0.105} { 0.096} {} {} {} 
    INST {FE_PHC735_n739} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.122} { 0.114} {} {1} {(57.25,111.75) (57.63,112.13)} 
    NET {} {} {} {} {} {FE_PHN735_n739} {} { 0.000} { 0.000} {0.005} {1.377} { 0.122} { 0.114} {} {} {} 
    INST {FE_PHC599_n739} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.141} { 0.132} {} {1} {(54.40,110.00) (54.78,109.63)} 
    NET {} {} {} {} {} {FE_PHN599_n739} {} { 0.000} { 0.000} {0.005} {1.460} { 0.141} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 932
PATH 933
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]1} {CK}
  ENDPT {acc_reg_out_reg[5]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.001} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.012} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.070} { 0.061} {} {2} {(27.95,78.26) (24.46,78.50)} 
    NET {} {} {} {} {} {acc_out[0><1><5]} {} { 0.000} { 0.000} {0.005} {2.148} { 0.070} { 0.061} {} {} {} 
    INST {FE_PHC1128_acc_out_0__1__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.086} { 0.077} {} {1} {(25.71,79.20) (26.09,78.83)} 
    NET {} {} {} {} {} {FE_PHN1128_acc_out_0__1__5} {} { 0.000} { 0.000} {0.004} {1.061} { 0.086} { 0.077} {} {} {} 
    INST {FE_PHC1369_acc_out_0__1__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.100} { 0.091} {} {1} {(26.85,79.20) (27.21,78.87)} 
    NET {} {} {} {} {} {FE_PHN1369_acc_out_0__1__5} {} { 0.000} { 0.000} {0.004} {1.263} { 0.100} { 0.091} {} {} {} 
    INST {FE_PHC607_acc_out_0__1__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.117} { 0.108} {} {1} {(25.14,79.20) (25.52,78.83)} 
    NET {} {} {} {} {} {FE_PHN607_acc_out_0__1__5} {} { 0.000} { 0.000} {0.006} {1.948} { 0.117} { 0.108} {} {} {} 
    INST {U4855} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.134} { 0.125} {} {1} {(24.83,79.20) (24.64,78.83)} 
    NET {} {} {} {} {} {n4538} {} { 0.000} { 0.000} {0.008} {1.840} { 0.134} { 0.125} {} {} {} 
    INST {U4856} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.142} { 0.133} {} {1} {(26.41,79.20) (26.54,79.03)} 
    NET {} {} {} {} {} {n1138} {} { 0.000} { 0.000} {0.005} {1.290} { 0.142} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.060} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.056} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 933
PATH 934
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]7} {CK}
  ENDPT {x_reg_out_reg[6]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.002} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.084} { 0.075} {} {11} {(31.14,41.86) (34.63,42.09)} 
    NET {} {} {} {} {} {x_out[0><3><6]} {} { 0.001} { 0.000} {0.014} {13.715} { 0.085} { 0.076} {} {} {} 
    INST {U3781} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.104} { 0.095} {} {1} {(41.23,38.95) (41.55,39.09)} 
    NET {} {} {} {} {} {n3608} {} { 0.000} { 0.000} {0.011} {1.995} { 0.104} { 0.095} {} {} {} 
    INST {U3782} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.111} { 0.102} {} {1} {(42.62,38.95) (42.79,39.33)} 
    NET {} {} {} {} {} {n1001} {} { 0.000} { 0.000} {0.005} {2.030} { 0.111} { 0.102} {} {} {} 
    INST {FE_PHC1114_n1001} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.126} { 0.117} {} {1} {(48.51,41.76) (48.87,42.09)} 
    NET {} {} {} {} {} {FE_PHN1114_n1001} {} { 0.000} { 0.000} {0.004} {1.901} { 0.126} { 0.117} {} {} {} 
    INST {FE_PHC370_n1001} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.142} { 0.133} {} {1} {(43.00,38.95) (43.38,39.33)} 
    NET {} {} {} {} {} {FE_PHN370_n1001} {} { 0.000} { 0.000} {0.005} {1.444} { 0.142} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.059} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 934
PATH 935
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]5} {CK}
  ENDPT {acc_reg_out_reg[6]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.003} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.055} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.055} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.072} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.072} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.087} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.088} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.117} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.001} { 0.000} {0.025} {29.231} { 0.127} { 0.118} {} {} {} 
    INST {U5006} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.137} { 0.128} {} {1} {(54.28,78.16) (54.09,78.33)} 
    NET {} {} {} {} {} {n1041} {} { 0.000} { 0.000} {0.005} {1.254} { 0.137} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 935
PATH 936
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]11} {CK}
  ENDPT {acc_reg_out_reg[13]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.000} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.076} { 0.067} {} {1} {(123.30,41.86) (126.78,42.09)} 
    NET {} {} {} {} {} {FE_PHN426_acc_out_2__3__13} {} { 0.000} { 0.000} {0.004} {0.905} { 0.076} { 0.067} {} {} {} 
    INST {FE_PHC426_acc_out_2__3__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.094} { 0.085} {} {2} {(126.60,42.80) (126.98,42.43)} 
    NET {} {} {} {} {} {acc_out[2><3><13]} {} { 0.000} { 0.000} {0.006} {2.033} { 0.094} { 0.085} {} {} {} 
    INST {FE_PHC1174_acc_out_2__3__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.111} { 0.102} {} {1} {(123.75,42.80) (124.13,42.43)} 
    NET {} {} {} {} {} {FE_PHN1174_acc_out_2__3__13} {} { 0.000} { 0.000} {0.005} {1.270} { 0.111} { 0.102} {} {} {} 
    INST {FE_PHC1443_acc_out_2__3__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.126} { 0.117} {} {1} {(122.23,42.80) (122.59,42.47)} 
    NET {} {} {} {} {} {FE_PHN1443_acc_out_2__3__13} {} { 0.000} { 0.000} {0.004} {1.871} { 0.126} { 0.117} {} {} {} 
    INST {U5227} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.142} { 0.133} {} {1} {(121.73,42.80) (121.54,42.43)} 
    NET {} {} {} {} {} {n5155} {} { 0.000} { 0.000} {0.008} {1.901} { 0.142} { 0.133} {} {} {} 
    INST {U5228} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.150} { 0.141} {} {1} {(123.12,42.80) (122.99,42.63)} 
    NET {} {} {} {} {} {n890} {} { 0.000} { 0.000} {0.005} {1.296} { 0.150} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.062} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 936
PATH 937
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]9} {CK}
  ENDPT {acc_reg_out_reg[11]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.001} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.017} {134.460} { 0.019} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.077} { 0.068} {} {2} {(123.11,79.10) (126.59,78.86)} 
    NET {} {} {} {} {} {acc_out[2><1><11]} {} { 0.000} { 0.000} {0.005} {2.323} { 0.077} { 0.068} {} {} {} 
    INST {FE_PHC508_acc_out_2__1__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.093} { 0.084} {} {1} {(123.18,80.95) (123.56,81.33)} 
    NET {} {} {} {} {} {FE_PHN508_acc_out_2__1__11} {} { 0.000} { 0.000} {0.005} {1.232} { 0.093} { 0.084} {} {} {} 
    INST {FE_PHC1406_acc_out_2__1__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.107} { 0.098} {} {1} {(125.27,80.95) (125.63,81.29)} 
    NET {} {} {} {} {} {FE_PHN1406_acc_out_2__1__11} {} { 0.000} { 0.000} {0.003} {0.939} { 0.107} { 0.098} {} {} {} 
    INST {FE_PHC1096_acc_out_2__1__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.124} { 0.115} {} {1} {(124.70,80.95) (125.08,81.33)} 
    NET {} {} {} {} {} {FE_PHN1096_acc_out_2__1__11} {} { 0.000} { 0.000} {0.006} {1.854} { 0.124} { 0.115} {} {} {} 
    INST {U5145} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.131} {} {1} {(123.94,80.95) (124.13,81.33)} 
    NET {} {} {} {} {} {n5014} {} { 0.000} { 0.000} {0.008} {1.775} { 0.140} { 0.131} {} {} {} 
    INST {U5146} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.139} {} {1} {(122.94,80.95) (122.80,81.12)} 
    NET {} {} {} {} {} {n940} {} { 0.000} { 0.000} {0.005} {1.368} { 0.148} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.063} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.063} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 937
PATH 938
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]15} {CK}
  ENDPT {acc_reg_out_reg[6]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.000} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.078} { 0.069} {} {1} {(88.36,11.90) (84.88,11.67)} 
    NET {} {} {} {} {} {FE_PHN413_acc_out_3__3__6} {} { 0.000} { 0.000} {0.004} {0.865} { 0.078} { 0.069} {} {} {} 
    INST {FE_PHC413_acc_out_3__3__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.096} { 0.087} {} {2} {(84.80,13.76) (85.18,14.13)} 
    NET {} {} {} {} {} {acc_out[3><3><6]} {} { 0.000} { 0.000} {0.006} {2.077} { 0.096} { 0.087} {} {} {} 
    INST {FE_PHC1062_acc_out_3__3__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.112} { 0.103} {} {1} {(85.37,13.76) (85.75,14.13)} 
    NET {} {} {} {} {} {FE_PHN1062_acc_out_3__3__6} {} { 0.000} { 0.000} {0.004} {1.114} { 0.112} { 0.103} {} {} {} 
    INST {FE_PHC1472_acc_out_3__3__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.127} { 0.118} {} {1} {(85.94,14.80) (86.30,14.47)} 
    NET {} {} {} {} {} {FE_PHN1472_acc_out_3__3__6} {} { 0.000} { 0.000} {0.004} {1.911} { 0.127} { 0.118} {} {} {} 
    INST {U5340} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.143} { 0.134} {} {1} {(85.18,14.80) (85.37,14.43)} 
    NET {} {} {} {} {} {n5352} {} { 0.000} { 0.000} {0.008} {2.007} { 0.143} { 0.134} {} {} {} 
    INST {U5341} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.151} { 0.142} {} {1} {(87.78,13.76) (87.65,13.93)} 
    NET {} {} {} {} {} {n801} {} { 0.000} { 0.000} {0.005} {1.240} { 0.151} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.062} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 938
PATH 939
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]5} {CK}
  ENDPT {weight_reg_reg[3]5} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.062} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.019} {-0.003} {0.028} {58.889} { 0.090} { 0.081} {} {} {} 
    INST {U4043} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.102} { 0.094} {} {1} {(52.06,97.75) (51.74,97.89)} 
    NET {} {} {} {} {} {n3754} {} { 0.000} { 0.000} {0.009} {1.676} { 0.102} { 0.094} {} {} {} 
    INST {U4044} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.111} { 0.102} {} {1} {(51.24,97.75) (51.07,98.13)} 
    NET {} {} {} {} {} {n732} {} { 0.000} { 0.000} {0.004} {1.529} { 0.111} { 0.102} {} {} {} 
    INST {FE_PHC1189_n732} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.123} { 0.114} {} {1} {(50.03,100.56) (50.39,100.89)} 
    NET {} {} {} {} {} {FE_PHN1189_n732} {} { 0.000} { 0.000} {0.003} {0.801} { 0.123} { 0.114} {} {} {} 
    INST {FE_PHC243_n732} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.140} { 0.131} {} {1} {(50.60,100.56) (50.98,100.93)} 
    NET {} {} {} {} {} {FE_PHN243_n732} {} { 0.000} { 0.000} {0.005} {1.410} { 0.140} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.038} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.055} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 939
PATH 940
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]5} {CK}
  ENDPT {acc_reg_out_reg[8]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.023} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.003} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.055} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.055} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.072} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.072} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.087} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.088} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.117} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.001} { 0.000} {0.025} {29.231} { 0.127} { 0.118} {} {} {} 
    INST {U5012} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.137} { 0.128} {} {1} {(54.78,79.20) (54.97,79.03)} 
    NET {} {} {} {} {} {n1039} {} { 0.000} { 0.000} {0.005} {1.313} { 0.137} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 940
PATH 941
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]7} {CK}
  ENDPT {acc_reg_out_reg[2]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.070} { 0.061} {} {1} {(40.11,20.30) (36.62,20.07)} 
    NET {} {} {} {} {} {FE_PHN404_acc_out_1__3__2} {} { 0.000} { 0.000} {0.004} {0.888} { 0.070} { 0.061} {} {} {} 
    INST {FE_PHC404_acc_out_1__3__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.089} { 0.080} {} {2} {(36.54,19.36) (36.92,19.73)} 
    NET {} {} {} {} {} {acc_out[1><3><2]} {} { 0.000} { 0.000} {0.007} {2.537} { 0.089} { 0.080} {} {} {} 
    INST {FE_PHC1095_acc_out_1__3__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.107} { 0.098} {} {1} {(41.10,16.55) (41.48,16.93)} 
    NET {} {} {} {} {} {FE_PHN1095_acc_out_1__3__2} {} { 0.000} { 0.000} {0.005} {1.482} { 0.107} { 0.098} {} {} {} 
    INST {FE_PHC1494_acc_out_1__3__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.122} { 0.113} {} {1} {(42.62,20.41) (42.98,20.07)} 
    NET {} {} {} {} {} {FE_PHN1494_acc_out_1__3__2} {} { 0.000} { 0.000} {0.004} {1.973} { 0.122} { 0.113} {} {} {} 
    INST {U3352} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.131} { 0.122} {} {1} {(40.34,19.36) (40.53,19.53)} 
    NET {} {} {} {} {} {n3203} {} { 0.000} { 0.000} {0.006} {1.917} { 0.131} { 0.122} {} {} {} 
    INST {U3353} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.144} { 0.135} {} {1} {(41.10,20.41) (41.09,20.68)} 
    NET {} {} {} {} {} {n997} {} { 0.000} { 0.000} {0.007} {1.376} { 0.144} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 941
PATH 942
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]6} {CK}
  ENDPT {x_reg_out_reg[6]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.012} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.071} { 0.000} {0.015} {} { 0.083} { 0.074} {} {11} {(28.48,75.46) (31.97,75.70)} 
    NET {} {} {} {} {} {x_out[0><2><6]} {} { 0.000} { 0.000} {0.015} {14.621} { 0.083} { 0.074} {} {} {} 
    INST {U3853} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.103} { 0.094} {} {1} {(38.76,72.56) (39.08,72.69)} 
    NET {} {} {} {} {} {n3644} {} { 0.000} { 0.000} {0.011} {1.844} { 0.103} { 0.094} {} {} {} 
    INST {U3854} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.108} { 0.099} {} {1} {(39.58,72.56) (39.75,72.93)} 
    NET {} {} {} {} {} {FE_PHN1180_n1025} {} { 0.000} { 0.000} {0.004} {1.495} { 0.108} { 0.099} {} {} {} 
    INST {FE_PHC1180_n1025} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.123} { 0.114} {} {1} {(41.48,75.36) (41.84,75.69)} 
    NET {} {} {} {} {} {FE_PHN288_n1025} {} { 0.000} { 0.000} {0.004} {1.650} { 0.123} { 0.114} {} {} {} 
    INST {FE_PHC288_n1025} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.139} { 0.130} {} {1} {(39.58,70.81) (39.96,70.43)} 
    NET {} {} {} {} {} {n1025} {} { 0.000} { 0.000} {0.005} {1.302} { 0.139} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.061} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.015} {131.838} { 0.053} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 942
PATH 943
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]15} {CK}
  ENDPT {acc_reg_out_reg[9]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.003} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.074} { 0.065} {} {1} {(74.69,14.70) (71.20,14.46)} 
    NET {} {} {} {} {} {acc_out[3><3><9]} {} { 0.000} { 0.000} {0.004} {0.856} { 0.074} { 0.065} {} {} {} 
    INST {FE_PHC159_acc_out_3__3__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.092} { 0.083} {} {2} {(70.55,14.80) (70.93,14.43)} 
    NET {} {} {} {} {} {FE_PHN159_acc_out_3__3__9} {} { 0.000} { 0.000} {0.006} {2.202} { 0.092} { 0.083} {} {} {} 
    INST {FE_PHC1136_acc_out_3__3__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.109} { 0.099} {} {1} {(73.97,13.76) (74.35,14.13)} 
    NET {} {} {} {} {} {FE_PHN1136_acc_out_3__3__9} {} { 0.000} { 0.000} {0.004} {1.050} { 0.109} { 0.099} {} {} {} 
    INST {FE_PHC1482_acc_out_3__3__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.124} { 0.115} {} {1} {(75.11,13.76) (75.47,14.09)} 
    NET {} {} {} {} {} {FE_PHN1482_acc_out_3__3__9} {} { 0.000} { 0.000} {0.004} {2.162} { 0.124} { 0.115} {} {} {} 
    INST {U5349} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.139} { 0.130} {} {1} {(75.49,17.61) (75.68,17.23)} 
    NET {} {} {} {} {} {n5368} {} { 0.000} { 0.000} {0.007} {1.717} { 0.139} { 0.130} {} {} {} 
    INST {U5350} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.139} {} {1} {(75.81,16.55) (75.68,16.73)} 
    NET {} {} {} {} {} {n798} {} { 0.000} { 0.000} {0.005} {1.348} { 0.148} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.059} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 943
PATH 944
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]5} {CK}
  ENDPT {acc_reg_out_reg[7]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.003} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.055} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.055} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.072} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.072} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.087} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.088} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.116} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.001} { 0.000} {0.025} {29.231} { 0.127} { 0.118} {} {} {} 
    INST {U5009} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.137} { 0.128} {} {1} {(55.73,79.20) (55.92,79.03)} 
    NET {} {} {} {} {} {n1040} {} { 0.000} { 0.000} {0.005} {1.352} { 0.137} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 944
PATH 945
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]10} {CK}
  ENDPT {acc_reg_out_reg[5]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.000} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.018} {133.580} { 0.017} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.076} { 0.066} {} {2} {(113.83,48.30) (110.34,48.06)} 
    NET {} {} {} {} {} {acc_out[2><2><5]} {} { 0.000} { 0.000} {0.005} {2.361} { 0.076} { 0.066} {} {} {} 
    INST {FE_PHC1071_acc_out_2__2__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.092} { 0.083} {} {1} {(113.11,50.16) (113.49,50.53)} 
    NET {} {} {} {} {} {FE_PHN1071_acc_out_2__2__5} {} { 0.000} { 0.000} {0.005} {1.262} { 0.092} { 0.083} {} {} {} 
    INST {FE_PHC1397_acc_out_2__2__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.106} { 0.097} {} {1} {(112.92,51.20) (113.28,50.87)} 
    NET {} {} {} {} {} {FE_PHN1397_acc_out_2__2__5} {} { 0.000} { 0.000} {0.003} {1.101} { 0.106} { 0.097} {} {} {} 
    INST {FE_PHC581_acc_out_2__2__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.114} {} {1} {(111.97,50.16) (112.35,50.53)} 
    NET {} {} {} {} {} {FE_PHN581_acc_out_2__2__5} {} { 0.000} { 0.000} {0.006} {1.807} { 0.123} { 0.114} {} {} {} 
    INST {U5165} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.130} {} {1} {(112.16,51.20) (112.35,50.83)} 
    NET {} {} {} {} {} {n5050} {} { 0.000} { 0.000} {0.008} {1.795} { 0.139} { 0.130} {} {} {} 
    INST {U5166} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.138} {} {1} {(112.67,50.16) (112.80,50.33)} 
    NET {} {} {} {} {} {n922} {} { 0.000} { 0.000} {0.005} {1.268} { 0.148} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.062} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.061} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 945
PATH 946
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]7} {CK}
  ENDPT {acc_reg_out_reg[3]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.070} { 0.061} {} {1} {(40.87,16.66) (37.38,16.89)} 
    NET {} {} {} {} {} {FE_PHN129_acc_out_1__3__3} {} { 0.000} { 0.000} {0.004} {0.857} { 0.070} { 0.061} {} {} {} 
    INST {FE_PHC129_acc_out_1__3__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.007} {} { 0.090} { 0.081} {} {2} {(36.73,16.55) (37.11,16.93)} 
    NET {} {} {} {} {} {acc_out[1><3><3]} {} { 0.000} { 0.000} {0.007} {2.691} { 0.090} { 0.081} {} {} {} 
    INST {FE_PHC993_acc_out_1__3__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.107} { 0.098} {} {1} {(40.91,19.36) (41.29,19.73)} 
    NET {} {} {} {} {} {FE_PHN993_acc_out_1__3__3} {} { 0.000} { 0.000} {0.005} {1.288} { 0.107} { 0.098} {} {} {} 
    INST {FE_PHC1460_acc_out_1__3__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.123} { 0.114} {} {1} {(43.19,17.61) (43.55,17.27)} 
    NET {} {} {} {} {} {FE_PHN1460_acc_out_1__3__3} {} { 0.000} { 0.000} {0.004} {1.984} { 0.123} { 0.114} {} {} {} 
    INST {U3356} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.131} { 0.122} {} {1} {(40.72,17.61) (40.91,17.43)} 
    NET {} {} {} {} {} {n3209} {} { 0.000} { 0.000} {0.005} {1.727} { 0.131} { 0.122} {} {} {} 
    INST {U3357} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.144} { 0.135} {} {1} {(41.67,17.61) (41.66,17.88)} 
    NET {} {} {} {} {} {n996} {} { 0.000} { 0.000} {0.007} {1.474} { 0.144} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 946
PATH 947
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]3} {CK}
  ENDPT {acc_reg_out_reg[9]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.073} { 0.063} {} {1} {(12.91,16.66) (16.39,16.89)} 
    NET {} {} {} {} {} {FE_PHN150_acc_out_0__3__9} {} { 0.000} { 0.000} {0.004} {0.753} { 0.073} { 0.063} {} {} {} 
    INST {FE_PHC150_acc_out_0__3__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.091} { 0.082} {} {2} {(16.59,16.55) (16.97,16.93)} 
    NET {} {} {} {} {} {acc_out[0><3><9]} {} { 0.000} { 0.000} {0.006} {2.267} { 0.091} { 0.082} {} {} {} 
    INST {FE_PHC1134_acc_out_0__3__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.108} { 0.098} {} {1} {(15.64,17.61) (16.02,17.23)} 
    NET {} {} {} {} {} {FE_PHN1134_acc_out_0__3__9} {} { 0.000} { 0.000} {0.004} {1.069} { 0.108} { 0.098} {} {} {} 
    INST {FE_PHC1465_acc_out_0__3__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.123} { 0.113} {} {1} {(15.07,17.61) (15.43,17.27)} 
    NET {} {} {} {} {} {FE_PHN1465_acc_out_0__3__9} {} { 0.000} { 0.000} {0.004} {1.876} { 0.123} { 0.113} {} {} {} 
    INST {U4965} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.138} { 0.129} {} {1} {(16.85,19.36) (16.66,19.73)} 
    NET {} {} {} {} {} {n4701} {} { 0.000} { 0.000} {0.008} {1.843} { 0.138} { 0.129} {} {} {} 
    INST {U4966} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.137} {} {1} {(15.20,19.36) (15.33,19.53)} 
    NET {} {} {} {} {} {n1086} {} { 0.000} { 0.000} {0.005} {1.524} { 0.147} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 947
PATH 948
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]15} {CK}
  ENDPT {acc_reg_out_reg[12]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.017} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.073} { 0.064} {} {1} {(72.98,25.06) (69.49,25.30)} 
    NET {} {} {} {} {} {acc_out[3><3><12]} {} { 0.000} { 0.000} {0.004} {0.860} { 0.073} { 0.064} {} {} {} 
    INST {FE_PHC422_acc_out_3__3__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.092} { 0.082} {} {2} {(69.41,23.21) (69.79,22.83)} 
    NET {} {} {} {} {} {FE_PHN422_acc_out_3__3__12} {} { 0.000} { 0.000} {0.007} {2.316} { 0.092} { 0.082} {} {} {} 
    INST {FE_PHC1101_acc_out_3__3__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.108} { 0.099} {} {1} {(71.88,23.21) (72.26,22.83)} 
    NET {} {} {} {} {} {FE_PHN1101_acc_out_3__3__12} {} { 0.000} { 0.000} {0.004} {1.143} { 0.108} { 0.099} {} {} {} 
    INST {FE_PHC1439_acc_out_3__3__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.123} { 0.114} {} {1} {(73.40,23.21) (73.76,22.87)} 
    NET {} {} {} {} {} {FE_PHN1439_acc_out_3__3__12} {} { 0.000} { 0.000} {0.004} {1.836} { 0.123} { 0.114} {} {} {} 
    INST {U5358} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.139} { 0.130} {} {1} {(72.64,23.21) (72.83,22.83)} 
    NET {} {} {} {} {} {n5385} {} { 0.000} { 0.000} {0.008} {1.719} { 0.139} { 0.130} {} {} {} 
    INST {U5359} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.138} {} {1} {(72.95,22.16) (73.09,22.32)} 
    NET {} {} {} {} {} {n795} {} { 0.000} { 0.000} {0.005} {1.327} { 0.147} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.059} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.061} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 948
PATH 949
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]5} {CK}
  ENDPT {acc_reg_out_reg[5]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.003} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.055} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.055} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.072} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.072} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.087} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.088} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.116} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.002} { 0.000} {0.026} {29.231} { 0.127} { 0.118} {} {} {} 
    INST {U5002} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.137} { 0.128} {} {1} {(50.60,79.20) (50.79,79.03)} 
    NET {} {} {} {} {} {n1042} {} { 0.000} { 0.000} {0.005} {1.437} { 0.137} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 949
PATH 950
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]9} {CK}
  ENDPT {acc_reg_out_reg[14]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.001} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.017} {134.460} { 0.019} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.078} { 0.069} {} {2} {(126.56,86.66) (123.07,86.89)} 
    NET {} {} {} {} {} {acc_out[2><1><14]} {} { 0.000} { 0.000} {0.006} {3.096} { 0.078} { 0.069} {} {} {} 
    INST {FE_PHC550_acc_out_2__1__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.094} { 0.084} {} {1} {(124.13,87.61) (124.51,87.23)} 
    NET {} {} {} {} {} {FE_PHN1429_acc_out_2__1__14} {} { 0.000} { 0.000} {0.004} {0.924} { 0.094} { 0.084} {} {} {} 
    INST {FE_PHC1429_acc_out_2__1__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.107} { 0.098} {} {1} {(124.70,87.61) (125.06,87.27)} 
    NET {} {} {} {} {} {FE_PHN550_acc_out_2__1__14} {} { 0.000} { 0.000} {0.003} {1.100} { 0.107} { 0.098} {} {} {} 
    INST {FE_PHC1074_acc_out_2__1__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.124} { 0.115} {} {1} {(122.04,87.61) (122.42,87.23)} 
    NET {} {} {} {} {} {FE_PHN1074_acc_out_2__1__14} {} { 0.000} { 0.000} {0.006} {1.778} { 0.124} { 0.115} {} {} {} 
    INST {U5154} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.131} {} {1} {(123.25,87.61) (123.06,87.23)} 
    NET {} {} {} {} {} {n5032} {} { 0.000} { 0.000} {0.008} {1.809} { 0.140} { 0.131} {} {} {} 
    INST {U5155} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.140} {} {1} {(123.89,87.61) (123.75,87.44)} 
    NET {} {} {} {} {} {n937} {} { 0.000} { 0.000} {0.005} {1.448} { 0.149} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.063} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 950
PATH 951
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]5} {CK}
  ENDPT {acc_reg_out_reg[4]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.003} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.049} { 0.000} {0.012} {} { 0.064} { 0.055} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.012} {6.517} { 0.064} { 0.055} {} {} {} 
    INST {FE_RC_40_0} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.081} { 0.072} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {6.012} { 0.081} { 0.072} {} {} {} 
    INST {FE_RC_42_0} {A} {R} {ZN} {F} {} {OAI21_X2} { 0.016} { 0.000} {0.009} {} { 0.096} { 0.087} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.000} { 0.000} {0.009} {11.263} { 0.097} { 0.088} {} {} {} 
    INST {U1591} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.029} { 0.000} {0.025} {} { 0.126} { 0.116} {} {15} {(66.06,78.16) (66.39,77.78)} 
    NET {} {} {} {} {} {n4815} {} { 0.002} { 0.000} {0.026} {29.231} { 0.127} { 0.118} {} {} {} 
    INST {U4998} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.137} { 0.128} {} {1} {(48.32,78.16) (48.51,78.33)} 
    NET {} {} {} {} {} {n1043} {} { 0.000} { 0.000} {0.005} {1.236} { 0.137} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 951
PATH 952
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]14} {CK}
  ENDPT {acc_reg_out_reg[1]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.000} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.017} {133.580} { 0.014} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]14} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.057} { 0.000} {0.015} {} { 0.071} { 0.062} {} {12} {(99.95,53.90) (96.84,53.88)} 
    NET {} {} {} {} {} {n1423} {} { 0.000} { 0.000} {0.015} {8.548} { 0.071} { 0.062} {} {} {} 
    INST {U3497} {B2} {R} {ZN} {F} {} {OAI21_X1} { 0.017} { 0.000} {0.007} {} { 0.088} { 0.079} {} {2} {(95.70,54.01) (95.51,53.77)} 
    NET {} {} {} {} {} {n3358} {} { 0.000} { 0.000} {0.007} {3.682} { 0.088} { 0.079} {} {} {} 
    INST {U3504} {A} {F} {ZN} {R} {} {XNOR2_X1} { 0.018} { 0.000} {0.009} {} { 0.106} { 0.097} {} {1} {(96.33,50.29) (96.77,49.70)} 
    NET {} {} {} {} {} {n5255} {} { 0.000} { 0.000} {0.009} {3.058} { 0.106} { 0.097} {} {} {} 
    INST {U5285} {CI} {R} {S} {R} {} {FA_X1} { 0.026} { 0.000} {0.007} {} { 0.132} { 0.123} {} {2} {(96.20,48.30) (98.46,48.08)} 
    NET {} {} {} {} {} {n5258} {} { 0.000} { 0.000} {0.007} {2.523} { 0.132} { 0.123} {} {} {} 
    INST {U5286} {A1} {R} {ZN} {F} {} {AOI22_X1} { 0.010} { 0.000} {0.006} {} { 0.141} { 0.132} {} {1} {(95.20,45.50) (95.06,45.23)} 
    NET {} {} {} {} {} {n5259} {} { 0.000} { 0.000} {0.006} {1.802} { 0.141} { 0.132} {} {} {} 
    INST {U5287} {A1} {F} {ZN} {R} {} {NAND2_X1} { 0.008} { 0.000} {0.004} {} { 0.149} { 0.140} {} {1} {(95.00,44.55) (94.87,44.73)} 
    NET {} {} {} {} {} {n830} {} { 0.000} { 0.000} {0.004} {1.380} { 0.149} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.062} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 952
PATH 953
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]2} {CK}
  ENDPT {acc_reg_out_reg[6]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} { 0.064} {} {2} {(20.50,48.30) (23.99,48.06)} 
    NET {} {} {} {} {} {acc_out[0><2><6]} {} { 0.000} { 0.000} {0.005} {2.357} { 0.073} { 0.064} {} {} {} 
    INST {FE_PHC545_acc_out_0__2__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.090} { 0.080} {} {1} {(22.86,51.20) (23.24,50.83)} 
    NET {} {} {} {} {} {FE_PHN1405_acc_out_0__2__6} {} { 0.000} { 0.000} {0.004} {1.151} { 0.090} { 0.080} {} {} {} 
    INST {FE_PHC1405_acc_out_0__2__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.104} { 0.094} {} {1} {(23.24,52.95) (23.60,53.29)} 
    NET {} {} {} {} {} {FE_PHN545_acc_out_0__2__6} {} { 0.000} { 0.000} {0.003} {1.045} { 0.104} { 0.094} {} {} {} 
    INST {FE_PHC1121_acc_out_0__2__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.121} { 0.111} {} {1} {(24.38,51.20) (24.76,50.83)} 
    NET {} {} {} {} {} {FE_PHN1121_acc_out_0__2__6} {} { 0.000} { 0.000} {0.006} {1.821} { 0.121} { 0.111} {} {} {} 
    INST {U4909} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.137} { 0.128} {} {1} {(23.62,51.20) (23.81,50.83)} 
    NET {} {} {} {} {} {n4615} {} { 0.000} { 0.000} {0.008} {2.064} { 0.137} { 0.128} {} {} {} 
    INST {U4910} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.145} { 0.136} {} {1} {(21.09,50.16) (20.96,50.33)} 
    NET {} {} {} {} {} {n1113} {} { 0.000} { 0.000} {0.005} {1.245} { 0.145} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 953
PATH 954
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]4} {CK}
  ENDPT {acc_reg_out_reg[8]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.003} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.014} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.073} { 0.064} {} {2} {(61.20,104.30) (57.71,104.06)} 
    NET {} {} {} {} {} {acc_out[1><0><8]} {} { 0.000} { 0.000} {0.006} {2.857} { 0.073} { 0.064} {} {} {} 
    INST {FE_PHC561_acc_out_1__0__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.091} { 0.082} {} {1} {(61.24,106.16) (61.62,106.53)} 
    NET {} {} {} {} {} {FE_PHN561_acc_out_1__0__8} {} { 0.000} { 0.000} {0.006} {1.803} { 0.091} { 0.082} {} {} {} 
    INST {FE_PHC1368_acc_out_1__0__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.105} { 0.096} {} {1} {(60.48,111.75) (60.84,112.09)} 
    NET {} {} {} {} {} {FE_PHN1368_acc_out_1__0__8} {} { 0.000} { 0.000} {0.003} {1.040} { 0.105} { 0.096} {} {} {} 
    INST {FE_PHC976_acc_out_1__0__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.123} { 0.114} {} {1} {(60.48,110.00) (60.86,109.63)} 
    NET {} {} {} {} {} {FE_PHN976_acc_out_1__0__8} {} { 0.000} { 0.000} {0.006} {2.082} { 0.123} { 0.114} {} {} {} 
    INST {U4586} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.140} { 0.131} {} {1} {(60.67,107.20) (60.86,106.83)} 
    NET {} {} {} {} {} {n4182} {} { 0.000} { 0.000} {0.008} {1.848} { 0.140} { 0.131} {} {} {} 
    INST {U4587} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.144} { 0.135} {} {1} {(60.86,106.16) (61.03,106.53)} 
    NET {} {} {} {} {} {n1063} {} { 0.000} { 0.000} {0.003} {1.283} { 0.144} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.059} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 954
PATH 955
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]6} {CK}
  ENDPT {acc_reg_out_reg[0]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.012} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.069} { 0.060} {} {1} {(40.27,45.50) (43.75,45.27)} 
    NET {} {} {} {} {} {acc_out[1><2><0]} {} { 0.000} { 0.000} {0.004} {1.203} { 0.069} { 0.060} {} {} {} 
    INST {FE_PHC620_acc_out_1__2__0} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.088} { 0.079} {} {2} {(42.62,47.36) (43.00,47.73)} 
    NET {} {} {} {} {} {FE_PHN620_acc_out_1__2__0} {} { 0.000} { 0.000} {0.007} {2.523} { 0.088} { 0.079} {} {} {} 
    INST {FE_PHC1105_acc_out_1__2__0} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.106} { 0.097} {} {1} {(41.29,47.36) (41.67,47.73)} 
    NET {} {} {} {} {} {FE_PHN1105_acc_out_1__2__0} {} { 0.000} { 0.000} {0.005} {1.578} { 0.106} { 0.097} {} {} {} 
    INST {U3018} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.115} { 0.106} {} {1} {(41.86,47.36) (42.05,47.52)} 
    NET {} {} {} {} {} {n2830} {} { 0.000} { 0.000} {0.006} {1.894} { 0.115} { 0.106} {} {} {} 
    INST {U3019} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.012} { 0.000} {0.006} {} { 0.127} { 0.117} {} {1} {(41.86,48.41) (41.84,48.68)} 
    NET {} {} {} {} {} {FE_PHN1318_n1023} {} { 0.000} { 0.000} {0.006} {0.924} { 0.127} { 0.117} {} {} {} 
    INST {FE_PHC1318_n1023} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.142} { 0.133} {} {1} {(42.43,48.41) (42.79,48.07)} 
    NET {} {} {} {} {} {n1023} {} { 0.000} { 0.000} {0.004} {1.507} { 0.142} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.056} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 955
PATH 956
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]1} {CK}
  ENDPT {acc_reg_out_reg[4]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.012} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.070} { 0.061} {} {2} {(28.48,78.26) (31.97,78.50)} 
    NET {} {} {} {} {} {acc_out[0><1><4]} {} { 0.000} { 0.000} {0.005} {2.247} { 0.070} { 0.061} {} {} {} 
    INST {FE_PHC1142_acc_out_0__1__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.086} { 0.077} {} {1} {(29.32,79.20) (29.70,78.83)} 
    NET {} {} {} {} {} {FE_PHN1142_acc_out_0__1__4} {} { 0.000} { 0.000} {0.005} {1.294} { 0.086} { 0.077} {} {} {} 
    INST {FE_PHC1379_acc_out_0__1__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.101} { 0.091} {} {1} {(30.84,82.00) (31.20,81.67)} 
    NET {} {} {} {} {} {FE_PHN1379_acc_out_0__1__4} {} { 0.000} { 0.000} {0.003} {1.111} { 0.101} { 0.091} {} {} {} 
    INST {FE_PHC529_acc_out_0__1__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.118} { 0.108} {} {1} {(30.84,79.20) (31.22,78.83)} 
    NET {} {} {} {} {} {FE_PHN529_acc_out_0__1__4} {} { 0.000} { 0.000} {0.006} {1.915} { 0.118} { 0.108} {} {} {} 
    INST {U4851} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.134} { 0.125} {} {1} {(30.08,79.20) (30.27,78.83)} 
    NET {} {} {} {} {} {n4533} {} { 0.000} { 0.000} {0.008} {1.860} { 0.134} { 0.125} {} {} {} 
    INST {U4852} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.142} { 0.133} {} {1} {(28.89,79.20) (28.75,79.03)} 
    NET {} {} {} {} {} {n1139} {} { 0.000} { 0.000} {0.005} {1.250} { 0.142} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.061} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.056} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 956
PATH 957
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]7} {CK}
  ENDPT {acc_reg_out_reg[4]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.019} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.075} { 0.066} {} {1} {(49.41,13.86) (45.93,14.10)} 
    NET {} {} {} {} {} {acc_out[1><3><4]} {} { 0.000} { 0.000} {0.004} {0.948} { 0.075} { 0.066} {} {} {} 
    INST {FE_PHC155_acc_out_1__3__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.093} { 0.084} {} {2} {(46.42,14.80) (46.80,14.43)} 
    NET {} {} {} {} {} {FE_PHN155_acc_out_1__3__4} {} { 0.000} { 0.000} {0.006} {2.211} { 0.093} { 0.084} {} {} {} 
    INST {FE_PHC1141_acc_out_1__3__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.110} { 0.101} {} {1} {(46.42,16.55) (46.80,16.93)} 
    NET {} {} {} {} {} {FE_PHN1141_acc_out_1__3__4} {} { 0.000} { 0.000} {0.004} {1.139} { 0.110} { 0.101} {} {} {} 
    INST {FE_PHC1478_acc_out_1__3__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.125} { 0.116} {} {1} {(46.42,17.61) (46.78,17.27)} 
    NET {} {} {} {} {} {FE_PHN1478_acc_out_1__3__4} {} { 0.000} { 0.000} {0.004} {1.723} { 0.125} { 0.116} {} {} {} 
    INST {U5072} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.140} { 0.131} {} {1} {(47.18,17.61) (47.37,17.23)} 
    NET {} {} {} {} {} {n4888} {} { 0.000} { 0.000} {0.008} {1.833} { 0.140} { 0.131} {} {} {} 
    INST {U5073} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.139} {} {1} {(47.49,16.55) (47.63,16.73)} 
    NET {} {} {} {} {} {n995} {} { 0.000} { 0.000} {0.005} {1.482} { 0.149} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.059} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 957
PATH 958
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]6} {CK}
  ENDPT {acc_reg_out_reg[3]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.012} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.070} { 0.061} {} {2} {(44.06,45.50) (47.55,45.27)} 
    NET {} {} {} {} {} {acc_out[1><2><3]} {} { 0.000} { 0.000} {0.005} {2.379} { 0.070} { 0.061} {} {} {} 
    INST {FE_PHC593_acc_out_1__2__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.087} { 0.077} {} {1} {(46.23,48.41) (46.61,48.03)} 
    NET {} {} {} {} {} {FE_PHN593_acc_out_1__2__3} {} { 0.000} { 0.000} {0.005} {1.198} { 0.087} { 0.077} {} {} {} 
    INST {FE_PHC1391_acc_out_1__2__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.101} { 0.091} {} {1} {(44.71,48.41) (45.07,48.07)} 
    NET {} {} {} {} {} {FE_PHN1391_acc_out_1__2__3} {} { 0.000} { 0.000} {0.003} {1.043} { 0.101} { 0.091} {} {} {} 
    INST {FE_PHC1127_acc_out_1__2__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.118} { 0.109} {} {1} {(46.80,48.41) (47.18,48.03)} 
    NET {} {} {} {} {} {FE_PHN1127_acc_out_1__2__3} {} { 0.000} { 0.000} {0.006} {1.937} { 0.118} { 0.109} {} {} {} 
    INST {U5033} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.134} { 0.125} {} {1} {(45.92,48.41) (45.73,48.03)} 
    NET {} {} {} {} {} {n4822} {} { 0.000} { 0.000} {0.008} {1.742} { 0.134} { 0.125} {} {} {} 
    INST {U5034} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.142} { 0.133} {} {1} {(45.61,47.36) (45.47,47.52)} 
    NET {} {} {} {} {} {n1020} {} { 0.000} { 0.000} {0.005} {1.379} { 0.142} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.056} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 958
PATH 959
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]6} {CK}
  ENDPT {acc_reg_out_reg[1]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.005} { 0.000} {0.016} {132.770} { 0.012} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.068} { 0.058} {} {1} {(36.84,50.26) (40.33,50.50)} 
    NET {} {} {} {} {} {acc_out[1><2><1]} {} { 0.000} { 0.000} {0.004} {1.036} { 0.068} { 0.058} {} {} {} 
    INST {FE_PHC1207_acc_out_1__2__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.086} { 0.077} {} {2} {(40.15,47.36) (40.53,47.73)} 
    NET {} {} {} {} {} {FE_PHN1207_acc_out_1__2__1} {} { 0.000} { 0.000} {0.006} {2.198} { 0.086} { 0.077} {} {} {} 
    INST {FE_PHC579_acc_out_1__2__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.104} { 0.095} {} {1} {(40.15,48.41) (40.53,48.03)} 
    NET {} {} {} {} {} {FE_PHN579_acc_out_1__2__1} {} { 0.000} { 0.000} {0.005} {1.578} { 0.104} { 0.095} {} {} {} 
    INST {U3022} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.113} { 0.104} {} {1} {(40.72,48.41) (40.91,48.23)} 
    NET {} {} {} {} {} {n2836} {} { 0.000} { 0.000} {0.006} {1.912} { 0.113} { 0.104} {} {} {} 
    INST {U3023} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.012} { 0.000} {0.007} {} { 0.125} { 0.116} {} {1} {(41.29,50.16) (41.27,49.88)} 
    NET {} {} {} {} {} {n1022} {} { 0.000} { 0.000} {0.007} {1.155} { 0.125} { 0.116} {} {} {} 
    INST {FE_PHC1573_n1022} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.142} { 0.132} {} {1} {(42.81,50.16) (43.17,50.49)} 
    NET {} {} {} {} {} {FE_PHN1573_n1022} {} { 0.000} { 0.000} {0.004} {2.006} { 0.142} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.005} { 0.000} {0.016} {132.770} { 0.056} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 959
PATH 960
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]3} {CK}
  ENDPT {acc_reg_out_reg[5]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.071} { 0.062} {} {1} {(22.25,16.66) (18.76,16.89)} 
    NET {} {} {} {} {} {FE_PHN135_acc_out_0__3__5} {} { 0.000} { 0.000} {0.004} {0.785} { 0.071} { 0.062} {} {} {} 
    INST {FE_PHC135_acc_out_0__3__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.090} { 0.081} {} {2} {(18.11,16.55) (18.49,16.93)} 
    NET {} {} {} {} {} {acc_out[0><3><5]} {} { 0.000} { 0.000} {0.007} {2.441} { 0.090} { 0.081} {} {} {} 
    INST {FE_PHC994_acc_out_0__3__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.107} { 0.097} {} {1} {(22.48,17.61) (22.86,17.23)} 
    NET {} {} {} {} {} {FE_PHN994_acc_out_0__3__5} {} { 0.000} { 0.000} {0.004} {1.008} { 0.107} { 0.097} {} {} {} 
    INST {FE_PHC1505_acc_out_0__3__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.122} { 0.113} {} {1} {(23.05,17.61) (23.41,17.27)} 
    NET {} {} {} {} {} {FE_PHN1505_acc_out_0__3__5} {} { 0.000} { 0.000} {0.004} {2.177} { 0.122} { 0.113} {} {} {} 
    INST {U4952} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.138} { 0.128} {} {1} {(20.77,17.61) (20.96,17.23)} 
    NET {} {} {} {} {} {n4680} {} { 0.000} { 0.000} {0.008} {1.773} { 0.138} { 0.128} {} {} {} 
    INST {U4953} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.145} { 0.136} {} {1} {(22.04,17.61) (22.17,17.43)} 
    NET {} {} {} {} {} {n1090} {} { 0.000} { 0.000} {0.005} {1.224} { 0.145} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 960
PATH 961
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]4} {CK}
  ENDPT {acc_reg_out_reg[13]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.003} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.017} {124.925} { 0.016} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.075} { 0.066} {} {2} {(69.75,106.26) (66.26,106.50)} 
    NET {} {} {} {} {} {acc_out[1><0><13]} {} { 0.000} { 0.000} {0.006} {3.338} { 0.075} { 0.066} {} {} {} 
    INST {FE_PHC528_acc_out_1__0__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.092} { 0.083} {} {1} {(67.70,107.20) (68.08,106.83)} 
    NET {} {} {} {} {} {FE_PHN528_acc_out_1__0__13} {} { 0.000} { 0.000} {0.005} {1.330} { 0.092} { 0.083} {} {} {} 
    INST {FE_PHC1373_acc_out_1__0__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.106} { 0.097} {} {1} {(69.79,108.95) (70.15,109.29)} 
    NET {} {} {} {} {} {FE_PHN1373_acc_out_1__0__13} {} { 0.000} { 0.000} {0.003} {0.960} { 0.106} { 0.097} {} {} {} 
    INST {FE_PHC1144_acc_out_1__0__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.114} {} {1} {(68.65,108.95) (69.03,109.33)} 
    NET {} {} {} {} {} {FE_PHN1144_acc_out_1__0__13} {} { 0.000} { 0.000} {0.006} {1.958} { 0.123} { 0.114} {} {} {} 
    INST {U4797} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.141} { 0.131} {} {1} {(68.46,107.20) (68.65,106.83)} 
    NET {} {} {} {} {} {n4481} {} { 0.000} { 0.000} {0.009} {2.097} { 0.141} { 0.131} {} {} {} 
    INST {U4798} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.146} { 0.137} {} {1} {(68.53,108.95) (68.36,109.33)} 
    NET {} {} {} {} {} {n1058} {} { 0.000} { 0.000} {0.004} {1.737} { 0.146} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.060} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.060} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 961
PATH 962
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]9} {CK}
  ENDPT {x_reg_out_reg[3]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]5} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.053} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.016} {131.838} { 0.014} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]5} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.004} {} { 0.071} { 0.061} {} {5} {(41.22,93.10) (44.70,92.86)} 
    NET {} {} {} {} {} {x_out[1><1><3]} {} { 0.000} { 0.000} {0.004} {1.379} { 0.071} { 0.061} {} {} {} 
    INST {FE_PHC1571_x_out_1__1__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.086} { 0.076} {} {1} {(45.85,92.16) (46.21,92.49)} 
    NET {} {} {} {} {} {FE_PHN1571_x_out_1__1__3} {} { 0.000} { 0.000} {0.004} {1.981} { 0.086} { 0.076} {} {} {} 
    INST {FE_PHC1222_x_out_1__1__3} {A} {F} {Z} {F} {} {BUF_X2} { 0.022} { 0.000} {0.010} {} { 0.108} { 0.098} {} {7} {(44.52,92.16) (44.93,92.53)} 
    NET {} {} {} {} {} {FE_PHN1222_x_out_1__1__3} {} { 0.001} { 0.000} {0.010} {17.861} { 0.109} { 0.099} {} {} {} 
    INST {U3819} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.012} {} { 0.127} { 0.118} {} {1} {(92.14,93.20) (92.47,93.07)} 
    NET {} {} {} {} {} {n3627} {} { 0.000} { 0.000} {0.012} {2.060} { 0.127} { 0.118} {} {} {} 
    INST {U3820} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.004} {} { 0.132} { 0.122} {} {1} {(93.73,93.20) (93.90,92.83)} 
    NET {} {} {} {} {} {n956} {} { 0.000} { 0.000} {0.004} {0.978} { 0.132} { 0.122} {} {} {} 
    INST {FE_PHC315_n956} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.148} { 0.138} {} {1} {(93.16,93.20) (93.54,92.83)} 
    NET {} {} {} {} {} {FE_PHN315_n956} {} { 0.000} { 0.000} {0.005} {1.334} { 0.148} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.009} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.064} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 962
PATH 963
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]} {CK}
  ENDPT {acc_reg_out_reg[3]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.016} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.075} { 0.065} {} {2} {(27.73,104.30) (31.21,104.06)} 
    NET {} {} {} {} {} {acc_out[0><0><3]} {} { 0.000} { 0.000} {0.006} {2.845} { 0.075} { 0.065} {} {} {} 
    INST {FE_PHC564_acc_out_0__0__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.092} { 0.083} {} {1} {(30.84,106.16) (31.22,106.53)} 
    NET {} {} {} {} {} {FE_PHN1372_acc_out_0__0__3} {} { 0.000} { 0.000} {0.005} {1.448} { 0.092} { 0.083} {} {} {} 
    INST {FE_PHC1372_acc_out_0__0__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.106} { 0.097} {} {1} {(29.32,103.36) (29.68,103.69)} 
    NET {} {} {} {} {} {FE_PHN564_acc_out_0__0__3} {} { 0.000} { 0.000} {0.003} {1.088} { 0.106} { 0.097} {} {} {} 
    INST {FE_PHC1043_acc_out_0__0__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.124} { 0.115} {} {1} {(28.18,106.16) (28.56,106.53)} 
    NET {} {} {} {} {} {FE_PHN1043_acc_out_0__0__3} {} { 0.000} { 0.000} {0.006} {2.095} { 0.124} { 0.115} {} {} {} 
    INST {U3970} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.018} { 0.000} {0.009} {} { 0.142} { 0.132} {} {1} {(30.53,106.16) (30.34,106.53)} 
    NET {} {} {} {} {} {n3715} {} { 0.000} { 0.000} {0.009} {2.126} { 0.142} { 0.132} {} {} {} 
    INST {U3971} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.147} { 0.137} {} {1} {(29.01,106.16) (28.84,106.53)} 
    NET {} {} {} {} {} {n1164} {} { 0.000} { 0.000} {0.004} {1.327} { 0.147} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.061} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.060} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 963
PATH 964
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]14} {CK}
  ENDPT {weight_reg_reg[5]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {64.507} { 0.071} { 0.061} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.020} {-0.007} {0.029} {64.507} { 0.091} { 0.082} {} {} {} 
    INST {U4284} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.104} { 0.094} {} {1} {(89.31,61.36) (88.98,61.49)} 
    NET {} {} {} {} {} {n3891} {} { 0.000} { 0.000} {0.009} {1.792} { 0.104} { 0.094} {} {} {} 
    INST {U4285} {A} {F} {ZN} {R} {} {INV_X1} { 0.010} { 0.000} {0.006} {} { 0.114} { 0.104} {} {1} {(89.74,61.36) (89.91,61.73)} 
    NET {} {} {} {} {} {n626} {} { 0.000} { 0.000} {0.006} {2.708} { 0.114} { 0.104} {} {} {} 
    INST {FE_PHC858_n626} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.129} { 0.119} {} {1} {(93.73,55.76) (94.09,56.09)} 
    NET {} {} {} {} {} {FE_PHN858_n626} {} { 0.000} { 0.000} {0.005} {2.577} { 0.129} { 0.119} {} {} {} 
    INST {FE_PHC241_n626} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.148} { 0.138} {} {1} {(93.54,62.41) (93.92,62.03)} 
    NET {} {} {} {} {} {FE_PHN241_n626} {} { 0.000} { 0.000} {0.005} {1.578} { 0.148} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.064} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 964
PATH 965
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]1} {CK}
  ENDPT {acc_reg_out_reg[1]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.012} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.070} { 0.060} {} {2} {(34.76,76.30) (38.24,76.06)} 
    NET {} {} {} {} {} {acc_out[0><1><1]} {} { 0.000} { 0.000} {0.005} {2.783} { 0.070} { 0.060} {} {} {} 
    INST {FE_PHC961_acc_out_0__1__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.086} { 0.077} {} {1} {(43.19,78.16) (43.57,78.53)} 
    NET {} {} {} {} {} {FE_PHN961_acc_out_0__1__1} {} { 0.000} { 0.000} {0.005} {1.198} { 0.086} { 0.077} {} {} {} 
    INST {FE_PHC1431_acc_out_0__1__1} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.101} { 0.092} {} {1} {(43.57,80.95) (43.93,81.29)} 
    NET {} {} {} {} {} {FE_PHN1431_acc_out_0__1__1} {} { 0.000} { 0.000} {0.004} {1.672} { 0.101} { 0.092} {} {} {} 
    INST {FE_PHC479_acc_out_0__1__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.120} { 0.110} {} {1} {(39.20,79.20) (39.58,78.83)} 
    NET {} {} {} {} {} {FE_PHN479_acc_out_0__1__1} {} { 0.000} { 0.000} {0.006} {2.174} { 0.120} { 0.110} {} {} {} 
    INST {U2862} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.129} { 0.120} {} {1} {(37.68,78.16) (37.87,78.33)} 
    NET {} {} {} {} {} {n2659} {} { 0.000} { 0.000} {0.006} {1.794} { 0.129} { 0.120} {} {} {} 
    INST {U2863} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.142} { 0.132} {} {1} {(36.99,78.16) (37.01,77.88)} 
    NET {} {} {} {} {} {n1142} {} { 0.000} { 0.000} {0.007} {1.375} { 0.142} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.061} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.056} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 965
PATH 966
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]3} {CK}
  ENDPT {acc_reg_out_reg[14]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.072} { 0.063} {} {1} {(13.88,42.70) (10.40,42.47)} 
    NET {} {} {} {} {} {FE_PHN156_acc_out_0__3__14} {} { 0.000} { 0.000} {0.004} {0.848} { 0.072} { 0.063} {} {} {} 
    INST {FE_PHC156_acc_out_0__3__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.091} { 0.081} {} {2} {(10.32,44.55) (10.70,44.93)} 
    NET {} {} {} {} {} {acc_out[0><3><14]} {} { 0.000} { 0.000} {0.006} {2.133} { 0.091} { 0.081} {} {} {} 
    INST {FE_PHC1030_acc_out_0__3__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.107} { 0.098} {} {1} {(12.79,44.55) (13.17,44.93)} 
    NET {} {} {} {} {} {FE_PHN1030_acc_out_0__3__14} {} { 0.000} { 0.000} {0.004} {1.146} { 0.107} { 0.098} {} {} {} 
    INST {FE_PHC1516_acc_out_0__3__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.122} { 0.113} {} {1} {(14.31,44.55) (14.67,44.89)} 
    NET {} {} {} {} {} {FE_PHN1516_acc_out_0__3__14} {} { 0.000} { 0.000} {0.004} {1.867} { 0.122} { 0.113} {} {} {} 
    INST {U4980} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.129} {} {1} {(13.55,44.55) (13.74,44.93)} 
    NET {} {} {} {} {} {n4729} {} { 0.000} { 0.000} {0.008} {1.924} { 0.139} { 0.129} {} {} {} 
    INST {U4981} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.137} {} {1} {(14.44,42.80) (14.57,42.63)} 
    NET {} {} {} {} {} {n1081} {} { 0.000} { 0.000} {0.005} {1.280} { 0.147} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 966
PATH 967
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]15} {CK}
  ENDPT {acc_reg_out_reg[13]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.017} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.073} { 0.063} {} {1} {(71.81,25.90) (75.29,25.66)} 
    NET {} {} {} {} {} {acc_out[3><3><13]} {} { 0.000} { 0.000} {0.004} {0.753} { 0.073} { 0.063} {} {} {} 
    INST {FE_PHC137_acc_out_3__3__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.007} {} { 0.092} { 0.083} {} {2} {(75.49,26.00) (75.87,25.63)} 
    NET {} {} {} {} {} {FE_PHN137_acc_out_3__3__13} {} { 0.000} { 0.000} {0.007} {2.874} { 0.092} { 0.083} {} {} {} 
    INST {FE_PHC1080_acc_out_3__3__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.109} { 0.099} {} {1} {(73.59,28.80) (73.97,28.43)} 
    NET {} {} {} {} {} {FE_PHN1080_acc_out_3__3__13} {} { 0.000} { 0.000} {0.004} {0.924} { 0.109} { 0.099} {} {} {} 
    INST {FE_PHC1534_acc_out_3__3__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.124} { 0.114} {} {1} {(74.16,28.80) (74.52,28.47)} 
    NET {} {} {} {} {} {FE_PHN1534_acc_out_3__3__13} {} { 0.000} { 0.000} {0.004} {1.819} { 0.124} { 0.114} {} {} {} 
    INST {U5361} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.139} { 0.130} {} {1} {(72.83,28.80) (73.02,28.43)} 
    NET {} {} {} {} {} {n5392} {} { 0.000} { 0.000} {0.008} {1.750} { 0.139} { 0.130} {} {} {} 
    INST {U5362} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.137} {} {1} {(72.59,27.75) (72.45,27.93)} 
    NET {} {} {} {} {} {n794} {} { 0.000} { 0.000} {0.005} {1.208} { 0.147} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.059} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.061} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 967
PATH 968
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]8} {CK}
  ENDPT {acc_reg_out_reg[14]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.001} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.021} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.078} { 0.068} {} {1} {(122.38,111.86) (118.89,112.09)} 
    NET {} {} {} {} {} {FE_PHN1565_acc_out_2__0__14} {} { 0.000} { 0.000} {0.005} {1.500} { 0.078} { 0.068} {} {} {} 
    INST {FE_PHC1565_acc_out_2__0__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.017} { 0.000} {0.005} {} { 0.095} { 0.085} {} {2} {(122.61,111.75) (122.97,112.09)} 
    NET {} {} {} {} {} {acc_out[2><0><14]} {} { 0.000} { 0.000} {0.005} {2.793} { 0.095} { 0.085} {} {} {} 
    INST {FE_PHC964_acc_out_2__0__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.112} { 0.102} {} {1} {(119.38,114.56) (119.76,114.93)} 
    NET {} {} {} {} {} {FE_PHN964_acc_out_2__0__14} {} { 0.000} { 0.000} {0.005} {1.632} { 0.112} { 0.102} {} {} {} 
    INST {FE_PHC451_acc_out_2__0__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.130} { 0.120} {} {1} {(116.53,111.75) (116.91,112.13)} 
    NET {} {} {} {} {} {FE_PHN451_acc_out_2__0__14} {} { 0.000} { 0.000} {0.006} {1.849} { 0.130} { 0.120} {} {} {} 
    INST {U5108} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.146} { 0.137} {} {1} {(118.05,111.75) (118.24,112.13)} 
    NET {} {} {} {} {} {n4951} {} { 0.000} { 0.000} {0.008} {1.915} { 0.146} { 0.137} {} {} {} 
    INST {U5109} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.152} { 0.142} {} {1} {(117.36,111.75) (117.19,112.13)} 
    NET {} {} {} {} {} {n961} {} { 0.000} { 0.000} {0.004} {1.684} { 0.152} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.064} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.011} { 0.000} {0.018} {134.460} { 0.065} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 968
PATH 969
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]3} {CK}
  ENDPT {acc_reg_out_reg[1]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.015} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.071} { 0.061} {} {1} {(34.59,14.70) (31.11,14.46)} 
    NET {} {} {} {} {} {FE_PHN408_acc_out_0__3__1} {} { 0.000} { 0.000} {0.004} {0.857} { 0.071} { 0.061} {} {} {} 
    INST {FE_PHC408_acc_out_0__3__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.090} { 0.080} {} {2} {(30.46,14.80) (30.84,14.43)} 
    NET {} {} {} {} {} {acc_out[0><3><1]} {} { 0.000} { 0.000} {0.007} {2.367} { 0.090} { 0.080} {} {} {} 
    INST {FE_PHC1120_acc_out_0__3__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.107} { 0.098} {} {1} {(32.17,17.61) (32.55,17.23)} 
    NET {} {} {} {} {} {FE_PHN1120_acc_out_0__3__1} {} { 0.000} { 0.000} {0.005} {1.486} { 0.107} { 0.098} {} {} {} 
    INST {FE_PHC1399_acc_out_0__3__1} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.123} { 0.114} {} {1} {(28.37,16.55) (28.73,16.89)} 
    NET {} {} {} {} {} {FE_PHN1399_acc_out_0__3__1} {} { 0.000} { 0.000} {0.004} {2.145} { 0.123} { 0.114} {} {} {} 
    INST {U2528} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.132} { 0.122} {} {1} {(33.31,16.55) (33.50,16.73)} 
    NET {} {} {} {} {} {n2306} {} { 0.000} { 0.000} {0.005} {1.841} { 0.132} { 0.122} {} {} {} 
    INST {U2529} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.145} { 0.136} {} {1} {(33.19,17.61) (33.20,17.88)} 
    NET {} {} {} {} {} {n1094} {} { 0.000} { 0.000} {0.007} {1.520} { 0.145} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.059} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 969
PATH 970
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]4} {CK}
  ENDPT {acc_reg_out_reg[7]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.003} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.014} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.072} { 0.062} {} {1} {(60.25,106.26) (56.76,106.50)} 
    NET {} {} {} {} {} {FE_PHN1568_acc_out_1__0__7} {} { 0.000} { 0.000} {0.005} {1.762} { 0.072} { 0.062} {} {} {} 
    INST {FE_PHC1568_acc_out_1__0__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.088} { 0.078} {} {2} {(61.24,103.36) (61.60,103.69)} 
    NET {} {} {} {} {} {acc_out[1><0><7]} {} { 0.000} { 0.000} {0.004} {2.396} { 0.088} { 0.078} {} {} {} 
    INST {FE_PHC919_acc_out_1__0__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.105} { 0.095} {} {1} {(57.44,103.36) (57.82,103.73)} 
    NET {} {} {} {} {} {FE_PHN919_acc_out_1__0__7} {} { 0.000} { 0.000} {0.005} {1.706} { 0.105} { 0.095} {} {} {} 
    INST {FE_PHC560_acc_out_1__0__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} {-0.001} {0.007} {} { 0.123} { 0.113} {} {1} {(61.43,107.20) (61.81,106.83)} 
    NET {} {} {} {} {} {FE_PHN560_acc_out_1__0__7} {} { 0.000} { 0.000} {0.007} {2.309} { 0.123} { 0.113} {} {} {} 
    INST {U4484} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.140} { 0.130} {} {1} {(57.32,107.20) (57.13,106.83)} 
    NET {} {} {} {} {} {n4077} {} { 0.000} { 0.000} {0.008} {1.912} { 0.140} { 0.130} {} {} {} 
    INST {U4485} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.145} { 0.135} {} {1} {(57.82,107.20) (57.99,106.83)} 
    NET {} {} {} {} {} {n1064} {} { 0.000} { 0.000} {0.003} {1.480} { 0.145} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.060} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 970
PATH 971
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]15} {CK}
  ENDPT {acc_reg_out_reg[7]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.074} { 0.064} {} {1} {(79.22,14.70) (82.70,14.46)} 
    NET {} {} {} {} {} {acc_out[3><3><7]} {} { 0.000} { 0.000} {0.004} {0.753} { 0.074} { 0.064} {} {} {} 
    INST {FE_PHC412_acc_out_3__3__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.093} { 0.083} {} {2} {(82.90,14.80) (83.28,14.43)} 
    NET {} {} {} {} {} {FE_PHN412_acc_out_3__3__7} {} { 0.000} { 0.000} {0.007} {2.469} { 0.093} { 0.083} {} {} {} 
    INST {FE_PHC1061_acc_out_3__3__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.110} { 0.100} {} {1} {(81.19,16.55) (81.57,16.93)} 
    NET {} {} {} {} {} {FE_PHN1061_acc_out_3__3__7} {} { 0.000} { 0.000} {0.004} {1.159} { 0.110} { 0.100} {} {} {} 
    INST {FE_PHC1462_acc_out_3__3__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.125} { 0.115} {} {1} {(81.00,17.61) (81.36,17.27)} 
    NET {} {} {} {} {} {FE_PHN1462_acc_out_3__3__7} {} { 0.000} { 0.000} {0.004} {1.918} { 0.125} { 0.115} {} {} {} 
    INST {U5343} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.140} { 0.131} {} {1} {(80.43,16.55) (80.62,16.93)} 
    NET {} {} {} {} {} {n5358} {} { 0.000} { 0.000} {0.008} {1.775} { 0.140} { 0.131} {} {} {} 
    INST {U5344} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.139} {} {1} {(79.42,16.55) (79.29,16.73)} 
    NET {} {} {} {} {} {n800} {} { 0.000} { 0.000} {0.005} {1.331} { 0.148} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.059} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 971
PATH 972
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]3} {CK}
  ENDPT {acc_reg_out_reg[10]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.073} { 0.063} {} {1} {(14.08,25.90) (10.59,25.66)} 
    NET {} {} {} {} {} {acc_out[0><3><10]} {} { 0.000} { 0.000} {0.004} {0.980} { 0.073} { 0.063} {} {} {} 
    INST {FE_PHC152_acc_out_0__3__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.091} { 0.082} {} {2} {(11.65,27.75) (12.03,28.13)} 
    NET {} {} {} {} {} {FE_PHN152_acc_out_0__3__10} {} { 0.000} { 0.000} {0.006} {2.207} { 0.091} { 0.082} {} {} {} 
    INST {FE_PHC1051_acc_out_0__3__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.108} { 0.098} {} {1} {(12.41,27.75) (12.79,28.13)} 
    NET {} {} {} {} {} {FE_PHN1051_acc_out_0__3__10} {} { 0.000} { 0.000} {0.004} {1.105} { 0.108} { 0.098} {} {} {} 
    INST {FE_PHC1512_acc_out_0__3__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.123} { 0.113} {} {1} {(13.93,27.75) (14.29,28.09)} 
    NET {} {} {} {} {} {FE_PHN1512_acc_out_0__3__10} {} { 0.000} { 0.000} {0.004} {1.864} { 0.123} { 0.113} {} {} {} 
    INST {U4968} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.129} {} {1} {(13.17,27.75) (13.36,28.13)} 
    NET {} {} {} {} {} {n4706} {} { 0.000} { 0.000} {0.008} {1.892} { 0.139} { 0.129} {} {} {} 
    INST {U4969} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.137} {} {1} {(14.62,27.75) (14.76,27.93)} 
    NET {} {} {} {} {} {n1085} {} { 0.000} { 0.000} {0.005} {1.528} { 0.147} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 972
PATH 973
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]7} {CK}
  ENDPT {acc_reg_out_reg[5]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.019} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.075} { 0.065} {} {1} {(48.44,14.70) (51.92,14.46)} 
    NET {} {} {} {} {} {FE_PHN160_acc_out_1__3__5} {} { 0.000} { 0.000} {0.004} {0.886} { 0.075} { 0.065} {} {} {} 
    INST {FE_PHC160_acc_out_1__3__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.094} { 0.084} {} {2} {(51.93,16.55) (52.31,16.93)} 
    NET {} {} {} {} {} {acc_out[1><3><5]} {} { 0.000} { 0.000} {0.007} {2.373} { 0.094} { 0.084} {} {} {} 
    INST {FE_PHC1135_acc_out_1__3__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.110} { 0.101} {} {1} {(51.17,17.61) (51.55,17.23)} 
    NET {} {} {} {} {} {FE_PHN1135_acc_out_1__3__5} {} { 0.000} { 0.000} {0.005} {1.210} { 0.110} { 0.101} {} {} {} 
    INST {FE_PHC1459_acc_out_1__3__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.126} { 0.116} {} {1} {(49.65,17.61) (50.01,17.27)} 
    NET {} {} {} {} {} {FE_PHN1459_acc_out_1__3__5} {} { 0.000} { 0.000} {0.004} {1.826} { 0.126} { 0.116} {} {} {} 
    INST {U5076} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.141} { 0.131} {} {1} {(50.86,17.61) (50.67,17.23)} 
    NET {} {} {} {} {} {n4894} {} { 0.000} { 0.000} {0.008} {1.753} { 0.141} { 0.131} {} {} {} 
    INST {U5077} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.139} {} {1} {(50.73,16.55) (50.60,16.73)} 
    NET {} {} {} {} {} {n994} {} { 0.000} { 0.000} {0.005} {1.379} { 0.149} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.059} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 973
PATH 974
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]} {CK}
  ENDPT {acc_reg_out_reg[0]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.016} {131.838} { 0.015} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.074} { 0.065} {} {2} {(38.20,103.46) (34.72,103.70)} 
    NET {} {} {} {} {} {acc_out[0><0><0]} {} { 0.000} { 0.000} {0.006} {3.414} { 0.074} { 0.065} {} {} {} 
    INST {U4351} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.091} { 0.081} {} {1} {(34.52,106.16) (34.33,106.53)} 
    NET {} {} {} {} {} {n3951} {} { 0.000} { 0.000} {0.008} {1.933} { 0.091} { 0.081} {} {} {} 
    INST {U4352} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.097} { 0.087} {} {1} {(35.40,106.16) (35.57,106.53)} 
    NET {} {} {} {} {} {FE_PHN1579_n1167} {} { 0.000} { 0.000} {0.004} {2.268} { 0.097} { 0.087} {} {} {} 
    INST {FE_PHC1579_n1167} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.111} { 0.102} {} {1} {(47.37,106.16) (47.73,106.49)} 
    NET {} {} {} {} {} {FE_PHN1294_n1167} {} { 0.000} { 0.000} {0.004} {1.501} { 0.111} { 0.102} {} {} {} 
    INST {FE_PHC1294_n1167} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} {-0.002} {0.006} {} { 0.127} { 0.118} {} {1} {(44.33,106.16) (44.71,106.53)} 
    NET {} {} {} {} {} {FE_PHN713_n1167} {} { 0.000} { 0.000} {0.006} {2.034} { 0.127} { 0.118} {} {} {} 
    INST {FE_PHC713_n1167} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.145} { 0.136} {} {1} {(39.39,106.16) (39.77,106.53)} 
    NET {} {} {} {} {} {n1167} {} { 0.000} { 0.000} {0.006} {1.780} { 0.145} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.061} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 974
PATH 975
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]14} {CK}
  ENDPT {acc_reg_out_reg[7]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.015} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.074} { 0.065} {} {2} {(80.58,42.70) (77.09,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><7]} {} { 0.000} { 0.000} {0.006} {2.907} { 0.074} { 0.065} {} {} {} 
    INST {FE_PHC487_acc_out_3__2__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.090} { 0.081} {} {1} {(79.86,44.55) (80.24,44.93)} 
    NET {} {} {} {} {} {FE_PHN487_acc_out_3__2__7} {} { 0.000} { 0.000} {0.004} {1.063} { 0.090} { 0.081} {} {} {} 
    INST {FE_PHC1420_acc_out_3__2__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.104} { 0.094} {} {1} {(80.24,45.61) (80.60,45.27)} 
    NET {} {} {} {} {} {FE_PHN1420_acc_out_3__2__7} {} { 0.000} { 0.000} {0.003} {0.962} { 0.104} { 0.094} {} {} {} 
    INST {FE_PHC1146_acc_out_3__2__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.121} { 0.112} {} {1} {(81.00,44.55) (81.38,44.93)} 
    NET {} {} {} {} {} {FE_PHN1146_acc_out_3__2__7} {} { 0.000} { 0.000} {0.006} {1.899} { 0.121} { 0.112} {} {} {} 
    INST {U5303} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.138} { 0.128} {} {1} {(81.00,45.61) (81.19,45.23)} 
    NET {} {} {} {} {} {n5286} {} { 0.000} { 0.000} {0.008} {1.943} { 0.138} { 0.128} {} {} {} 
    INST {U5304} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.146} { 0.136} {} {1} {(80.75,44.55) (80.62,44.73)} 
    NET {} {} {} {} {} {n824} {} { 0.000} { 0.000} {0.005} {1.292} { 0.146} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.059} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 975
PATH 976
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]1} {CK}
  ENDPT {acc_reg_out_reg[6]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.013} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.070} { 0.060} {} {2} {(20.50,78.26) (23.99,78.50)} 
    NET {} {} {} {} {} {acc_out[0><1><6]} {} { 0.000} { 0.000} {0.005} {2.032} { 0.070} { 0.060} {} {} {} 
    INST {FE_PHC1060_acc_out_0__1__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.086} { 0.076} {} {1} {(23.81,76.41) (24.19,76.03)} 
    NET {} {} {} {} {} {FE_PHN1060_acc_out_0__1__6} {} { 0.000} { 0.000} {0.004} {1.148} { 0.086} { 0.076} {} {} {} 
    INST {FE_PHC1438_acc_out_0__1__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.100} { 0.090} {} {1} {(23.24,76.41) (23.60,76.07)} 
    NET {} {} {} {} {} {FE_PHN1438_acc_out_0__1__6} {} { 0.000} { 0.000} {0.003} {1.038} { 0.100} { 0.090} {} {} {} 
    INST {FE_PHC533_acc_out_0__1__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.118} { 0.108} {} {1} {(23.62,79.20) (24.00,78.83)} 
    NET {} {} {} {} {} {FE_PHN533_acc_out_0__1__6} {} { 0.000} { 0.000} {0.006} {2.104} { 0.118} { 0.108} {} {} {} 
    INST {U4859} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.134} { 0.125} {} {1} {(22.55,80.95) (22.36,81.33)} 
    NET {} {} {} {} {} {n4544} {} { 0.000} { 0.000} {0.008} {2.024} { 0.134} { 0.125} {} {} {} 
    INST {U4860} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.143} { 0.133} {} {1} {(22.43,79.20) (22.29,79.03)} 
    NET {} {} {} {} {} {n1137} {} { 0.000} { 0.000} {0.005} {1.428} { 0.143} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.061} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 976
PATH 977
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]13} {CK}
  ENDPT {acc_reg_out_reg[13]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.071} { 0.061} {} {2} {(68.00,69.86) (71.49,70.09)} 
    NET {} {} {} {} {} {acc_out[3><1><13]} {} { 0.000} { 0.000} {0.005} {2.413} { 0.071} { 0.061} {} {} {} 
    INST {FE_PHC1110_acc_out_3__1__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.087} { 0.077} {} {1} {(71.12,70.81) (71.50,70.43)} 
    NET {} {} {} {} {} {FE_PHN1110_acc_out_3__1__13} {} { 0.000} { 0.000} {0.004} {1.145} { 0.087} { 0.077} {} {} {} 
    INST {FE_PHC1461_acc_out_3__1__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.101} { 0.092} {} {1} {(72.26,70.81) (72.62,70.47)} 
    NET {} {} {} {} {} {FE_PHN1461_acc_out_3__1__13} {} { 0.000} { 0.000} {0.003} {1.158} { 0.101} { 0.092} {} {} {} 
    INST {FE_PHC440_acc_out_3__1__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} {-0.001} {0.006} {} { 0.118} { 0.108} {} {1} {(72.07,68.00) (72.45,67.63)} 
    NET {} {} {} {} {} {FE_PHN440_acc_out_3__1__13} {} { 0.000} { 0.000} {0.006} {2.098} { 0.118} { 0.108} {} {} {} 
    INST {U5276} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.135} { 0.125} {} {1} {(72.45,72.56) (72.64,72.93)} 
    NET {} {} {} {} {} {n5243} {} { 0.000} { 0.000} {0.008} {1.876} { 0.135} { 0.125} {} {} {} 
    INST {U5277} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.143} { 0.134} {} {1} {(72.02,70.81) (71.88,70.64)} 
    NET {} {} {} {} {} {n842} {} { 0.000} { 0.000} {0.005} {1.628} { 0.143} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.059} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 977
PATH 978
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]9} {CK}
  ENDPT {acc_reg_out_reg[7]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.000} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.018} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.077} { 0.067} {} {2} {(114.75,78.26) (118.23,78.50)} 
    NET {} {} {} {} {} {acc_out[2><1><7]} {} { 0.000} { 0.000} {0.005} {2.738} { 0.077} { 0.067} {} {} {} 
    INST {FE_PHC568_acc_out_2__1__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.093} { 0.083} {} {1} {(116.15,80.95) (116.53,81.33)} 
    NET {} {} {} {} {} {FE_PHN1445_acc_out_2__1__7} {} { 0.000} { 0.000} {0.004} {1.084} { 0.093} { 0.083} {} {} {} 
    INST {FE_PHC1445_acc_out_2__1__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.107} { 0.097} {} {1} {(115.96,79.20) (116.32,78.87)} 
    NET {} {} {} {} {} {FE_PHN568_acc_out_2__1__7} {} { 0.000} { 0.000} {0.003} {0.892} { 0.107} { 0.097} {} {} {} 
    INST {FE_PHC991_acc_out_2__1__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.124} { 0.114} {} {1} {(117.29,79.20) (117.67,78.83)} 
    NET {} {} {} {} {} {FE_PHN991_acc_out_2__1__7} {} { 0.000} { 0.000} {0.006} {1.835} { 0.124} { 0.114} {} {} {} 
    INST {U5133} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.140} { 0.131} {} {1} {(117.36,80.95) (117.17,81.33)} 
    NET {} {} {} {} {} {n4994} {} { 0.000} { 0.000} {0.008} {1.866} { 0.140} { 0.131} {} {} {} 
    INST {U5134} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.139} {} {1} {(116.86,79.20) (116.72,79.03)} 
    NET {} {} {} {} {} {n944} {} { 0.000} { 0.000} {0.005} {1.481} { 0.149} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.064} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.062} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 978
PATH 979
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]11} {CK}
  ENDPT {acc_reg_out_reg[14]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.001} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.019} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.075} { 0.066} {} {1} {(120.45,47.46) (123.93,47.70)} 
    NET {} {} {} {} {} {FE_PHN146_acc_out_2__3__14} {} { 0.000} { 0.000} {0.004} {0.753} { 0.075} { 0.066} {} {} {} 
    INST {FE_PHC146_acc_out_2__3__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.094} { 0.084} {} {2} {(124.13,47.36) (124.51,47.73)} 
    NET {} {} {} {} {} {acc_out[2><3><14]} {} { 0.000} { 0.000} {0.007} {2.314} { 0.094} { 0.084} {} {} {} 
    INST {FE_PHC1158_acc_out_2__3__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.111} { 0.101} {} {1} {(122.04,45.61) (122.42,45.23)} 
    NET {} {} {} {} {} {FE_PHN1158_acc_out_2__3__14} {} { 0.000} { 0.000} {0.005} {1.278} { 0.111} { 0.101} {} {} {} 
    INST {FE_PHC1509_acc_out_2__3__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.126} { 0.116} {} {1} {(120.14,44.55) (120.50,44.89)} 
    NET {} {} {} {} {} {FE_PHN1509_acc_out_2__3__14} {} { 0.000} { 0.000} {0.004} {1.778} { 0.126} { 0.116} {} {} {} 
    INST {U5230} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.142} { 0.132} {} {1} {(121.35,44.55) (121.16,44.93)} 
    NET {} {} {} {} {} {n5162} {} { 0.000} { 0.000} {0.008} {1.813} { 0.142} { 0.132} {} {} {} 
    INST {U5231} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.150} { 0.140} {} {1} {(121.98,44.55) (121.85,44.73)} 
    NET {} {} {} {} {} {n889} {} { 0.000} { 0.000} {0.005} {1.383} { 0.150} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.063} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 979
PATH 980
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]15} {CK}
  ENDPT {acc_reg_out_reg[0]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.001} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.021} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.004} {} { 0.078} { 0.068} {} {1} {(102.42,20.30) (98.94,20.07)} 
    NET {} {} {} {} {} {acc_out[3><3><0]} {} { 0.000} { 0.000} {0.004} {1.016} { 0.078} { 0.068} {} {} {} 
    INST {FE_PHC417_acc_out_3__3__0} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.096} { 0.086} {} {2} {(97.91,19.36) (98.29,19.73)} 
    NET {} {} {} {} {} {FE_PHN417_acc_out_3__3__0} {} { 0.000} { 0.000} {0.006} {2.114} { 0.096} { 0.086} {} {} {} 
    INST {FE_PHC1001_acc_out_3__3__0} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.114} { 0.104} {} {1} {(99.05,17.61) (99.43,17.23)} 
    NET {} {} {} {} {} {FE_PHN1001_acc_out_3__3__0} {} { 0.000} { 0.000} {0.005} {1.736} { 0.114} { 0.104} {} {} {} 
    INST {U2356} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.124} { 0.114} {} {1} {(98.93,19.36) (98.74,19.53)} 
    NET {} {} {} {} {} {n2119} {} { 0.000} { 0.000} {0.006} {1.831} { 0.124} { 0.114} {} {} {} 
    INST {U2357} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.137} { 0.127} {} {1} {(98.17,20.41) (98.19,20.68)} 
    NET {} {} {} {} {} {n807} {} { 0.000} { 0.000} {0.007} {1.645} { 0.137} { 0.127} {} {} {} 
    INST {FE_PHC1322_n807} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.152} { 0.143} {} {1} {(103.80,19.36) (104.16,19.69)} 
    NET {} {} {} {} {} {FE_PHN1322_n807} {} { 0.000} { 0.000} {0.004} {1.332} { 0.152} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.063} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 980
PATH 981
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]2} {CK}
  ENDPT {acc_reg_out_reg[2]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.012} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.070} { 0.060} {} {2} {(39.91,48.30) (36.43,48.06)} 
    NET {} {} {} {} {} {acc_out[0><2><2]} {} { 0.000} { 0.000} {0.005} {2.261} { 0.070} { 0.060} {} {} {} 
    INST {FE_PHC927_acc_out_0__2__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.086} { 0.077} {} {1} {(38.63,47.36) (39.01,47.73)} 
    NET {} {} {} {} {} {FE_PHN927_acc_out_0__2__2} {} { 0.000} { 0.000} {0.004} {1.155} { 0.086} { 0.077} {} {} {} 
    INST {FE_PHC1422_acc_out_0__2__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.102} { 0.092} {} {1} {(40.72,47.36) (41.08,47.69)} 
    NET {} {} {} {} {} {FE_PHN1422_acc_out_0__2__2} {} { 0.000} { 0.000} {0.004} {2.117} { 0.102} { 0.092} {} {} {} 
    INST {FE_PHC589_acc_out_0__2__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.120} { 0.110} {} {1} {(35.40,51.20) (35.78,50.83)} 
    NET {} {} {} {} {} {FE_PHN589_acc_out_0__2__2} {} { 0.000} { 0.000} {0.006} {1.992} { 0.120} { 0.110} {} {} {} 
    INST {U3682} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.129} { 0.119} {} {1} {(36.04,48.41) (35.85,48.23)} 
    NET {} {} {} {} {} {n3554} {} { 0.000} { 0.000} {0.006} {1.764} { 0.129} { 0.119} {} {} {} 
    INST {U3683} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.014} { 0.000} {0.008} {} { 0.143} { 0.133} {} {1} {(34.90,48.41) (34.91,48.68)} 
    NET {} {} {} {} {} {n1117} {} { 0.000} { 0.000} {0.008} {1.806} { 0.143} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.056} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 981
PATH 982
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]7} {CK}
  ENDPT {acc_reg_out_reg[9]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.004} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.004} {} { 0.075} { 0.065} {} {1} {(63.09,16.66) (59.61,16.89)} 
    NET {} {} {} {} {} {FE_PHN429_acc_out_1__3__9} {} { 0.000} { 0.000} {0.004} {1.117} { 0.075} { 0.065} {} {} {} 
    INST {FE_PHC429_acc_out_1__3__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.093} { 0.083} {} {2} {(59.53,19.36) (59.91,19.73)} 
    NET {} {} {} {} {} {acc_out[1><3><9]} {} { 0.000} { 0.000} {0.006} {2.176} { 0.093} { 0.083} {} {} {} 
    INST {FE_PHC1028_acc_out_1__3__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.110} { 0.100} {} {1} {(61.43,17.61) (61.81,17.23)} 
    NET {} {} {} {} {} {FE_PHN1028_acc_out_1__3__9} {} { 0.000} { 0.000} {0.005} {1.239} { 0.110} { 0.100} {} {} {} 
    INST {FE_PHC1493_acc_out_1__3__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.125} { 0.115} {} {1} {(60.10,19.36) (60.46,19.69)} 
    NET {} {} {} {} {} {FE_PHN1493_acc_out_1__3__9} {} { 0.000} { 0.000} {0.004} {1.892} { 0.125} { 0.115} {} {} {} 
    INST {U5088} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.140} { 0.131} {} {1} {(60.10,17.61) (60.29,17.23)} 
    NET {} {} {} {} {} {n4914} {} { 0.000} { 0.000} {0.008} {1.815} { 0.140} { 0.131} {} {} {} 
    INST {U5089} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.139} {} {1} {(61.19,17.61) (61.05,17.43)} 
    NET {} {} {} {} {} {n990} {} { 0.000} { 0.000} {0.005} {1.407} { 0.149} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.059} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 982
PATH 983
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]12} {CK}
  ENDPT {acc_reg_out_reg[0]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.004} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.013} { 0.000} {0.018} {124.925} { 0.019} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.006} {} { 0.079} { 0.069} {} {2} {(89.48,98.70) (92.96,98.47)} 
    NET {} {} {} {} {} {acc_out[3><0><0]} {} { 0.000} { 0.000} {0.006} {3.531} { 0.079} { 0.069} {} {} {} 
    INST {U3727} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.095} { 0.086} {} {1} {(91.52,100.56) (91.33,100.93)} 
    NET {} {} {} {} {} {n3583} {} { 0.000} { 0.000} {0.008} {1.871} { 0.095} { 0.086} {} {} {} 
    INST {U3728} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.101} { 0.092} {} {1} {(90.38,100.56) (90.21,100.93)} 
    NET {} {} {} {} {} {FE_PHN1411_n879} {} { 0.000} { 0.000} {0.004} {2.160} { 0.102} { 0.092} {} {} {} 
    INST {FE_PHC1411_n879} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.115} { 0.105} {} {1} {(91.83,96.00) (92.19,95.67)} 
    NET {} {} {} {} {} {FE_PHN1306_n879} {} { 0.000} { 0.000} {0.003} {1.029} { 0.115} { 0.105} {} {} {} 
    INST {FE_PHC1306_n879} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.132} { 0.122} {} {1} {(90.31,96.00) (90.69,95.63)} 
    NET {} {} {} {} {} {FE_PHN708_n879} {} { 0.000} { 0.000} {0.005} {1.648} { 0.132} { 0.122} {} {} {} 
    INST {FE_PHC708_n879} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.150} { 0.140} {} {1} {(91.83,100.56) (92.21,100.93)} 
    NET {} {} {} {} {} {n879} {} { 0.000} { 0.000} {0.006} {1.842} { 0.150} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.060} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.013} { 0.000} {0.019} {124.925} { 0.063} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 983
PATH 984
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]1} {CK}
  ENDPT {acc_reg_out_reg[9]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.002} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.013} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.071} { 0.061} {} {2} {(14.43,79.10) (17.91,78.86)} 
    NET {} {} {} {} {} {acc_out[0><1><9]} {} { 0.000} { 0.000} {0.005} {2.360} { 0.071} { 0.061} {} {} {} 
    INST {FE_PHC530_acc_out_0__1__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.087} { 0.077} {} {1} {(18.30,82.00) (18.68,81.63)} 
    NET {} {} {} {} {} {FE_PHN1433_acc_out_0__1__9} {} { 0.000} { 0.000} {0.005} {1.193} { 0.087} { 0.077} {} {} {} 
    INST {FE_PHC1433_acc_out_0__1__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.101} { 0.091} {} {1} {(20.77,82.00) (21.13,81.67)} 
    NET {} {} {} {} {} {FE_PHN530_acc_out_0__1__9} {} { 0.000} { 0.000} {0.003} {1.196} { 0.101} { 0.091} {} {} {} 
    INST {FE_PHC1011_acc_out_0__1__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.118} { 0.109} {} {1} {(16.78,83.75) (17.16,84.13)} 
    NET {} {} {} {} {} {FE_PHN1011_acc_out_0__1__9} {} { 0.000} { 0.000} {0.006} {1.858} { 0.118} { 0.109} {} {} {} 
    INST {U4868} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.135} { 0.125} {} {1} {(16.97,80.95) (17.16,81.33)} 
    NET {} {} {} {} {} {n4559} {} { 0.000} { 0.000} {0.008} {1.933} { 0.135} { 0.125} {} {} {} 
    INST {U4869} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.143} { 0.134} {} {1} {(16.16,80.95) (16.02,81.12)} 
    NET {} {} {} {} {} {n1134} {} { 0.000} { 0.000} {0.005} {1.539} { 0.143} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.061} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 984
PATH 985
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]11} {CK}
  ENDPT {acc_reg_out_reg[15]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.001} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.018} {133.580} { 0.017} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]11} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.005} {} { 0.062} { 0.052} {} {1} {(102.62,45.50) (99.50,45.48)} 
    NET {} {} {} {} {} {n5579} {} { 0.000} { 0.000} {0.005} {1.036} { 0.062} { 0.052} {} {} {} 
    INST {FE_PHC421_n5579} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.080} { 0.070} {} {1} {(98.48,45.61) (98.86,45.23)} 
    NET {} {} {} {} {} {FE_PHN421_n5579} {} { 0.000} { 0.000} {0.004} {1.028} { 0.080} { 0.070} {} {} {} 
    INST {FE_PHC103_n5579} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.027} { 0.000} {0.011} {} { 0.106} { 0.097} {} {2} {(98.67,44.55) (99.05,44.93)} 
    NET {} {} {} {} {} {FE_PHN103_n5579} {} { 0.000} { 0.000} {0.011} {6.804} { 0.106} { 0.097} {} {} {} 
    INST {U5232} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.006} {} { 0.117} { 0.107} {} {1} {(99.37,44.55) (99.69,44.69)} 
    NET {} {} {} {} {} {n888} {} { 0.000} { 0.000} {0.006} {1.579} { 0.117} { 0.107} {} {} {} 
    INST {FE_PHC709_n888} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} {-0.001} {0.006} {} { 0.133} { 0.123} {} {1} {(105.32,45.61) (105.70,45.23)} 
    NET {} {} {} {} {} {FE_PHN709_n888} {} { 0.000} { 0.000} {0.006} {1.801} { 0.133} { 0.123} {} {} {} 
    INST {FE_PHC1317_n888} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} {-0.002} {0.004} {} { 0.148} { 0.138} {} {1} {(111.02,45.61) (111.38,45.27)} 
    NET {} {} {} {} {} {FE_PHN1317_n888} {} { 0.000} { 0.000} {0.004} {2.414} { 0.148} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.063} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.061} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 985
PATH 986
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]10} {CK}
  ENDPT {acc_reg_out_reg[9]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.001} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.019} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.078} { 0.068} {} {2} {(122.19,50.26) (118.70,50.50)} 
    NET {} {} {} {} {} {acc_out[2><2><9]} {} { 0.000} { 0.000} {0.005} {2.492} { 0.078} { 0.068} {} {} {} 
    INST {FE_PHC506_acc_out_2__2__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.095} { 0.085} {} {1} {(119.76,52.95) (120.14,53.33)} 
    NET {} {} {} {} {} {FE_PHN506_acc_out_2__2__9} {} { 0.000} { 0.000} {0.005} {1.479} { 0.095} { 0.085} {} {} {} 
    INST {FE_PHC1387_acc_out_2__2__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.109} { 0.099} {} {1} {(121.28,54.01) (121.64,53.67)} 
    NET {} {} {} {} {} {FE_PHN1387_acc_out_2__2__9} {} { 0.000} { 0.000} {0.003} {1.038} { 0.109} { 0.099} {} {} {} 
    INST {FE_PHC1148_acc_out_2__2__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.126} { 0.116} {} {1} {(120.71,54.01) (121.09,53.63)} 
    NET {} {} {} {} {} {FE_PHN1148_acc_out_2__2__9} {} { 0.000} { 0.000} {0.006} {1.822} { 0.126} { 0.116} {} {} {} 
    INST {U5178} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.142} { 0.132} {} {1} {(120.52,52.95) (120.71,53.33)} 
    NET {} {} {} {} {} {n5071} {} { 0.000} { 0.000} {0.008} {1.817} { 0.142} { 0.132} {} {} {} 
    INST {U5179} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.150} { 0.140} {} {1} {(121.03,51.20) (121.16,51.04)} 
    NET {} {} {} {} {} {n918} {} { 0.000} { 0.000} {0.005} {1.266} { 0.150} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.063} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 986
PATH 987
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]6} {CK}
  ENDPT {acc_reg_out_reg[2]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.012} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.071} { 0.061} {} {2} {(44.48,44.66) (40.99,44.90)} 
    NET {} {} {} {} {} {acc_out[1><2><2]} {} { 0.000} { 0.000} {0.006} {2.740} { 0.071} { 0.061} {} {} {} 
    INST {FE_PHC997_acc_out_1__2__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.087} { 0.077} {} {1} {(46.04,44.55) (46.42,44.93)} 
    NET {} {} {} {} {} {FE_PHN997_acc_out_1__2__2} {} { 0.000} { 0.000} {0.004} {1.085} { 0.087} { 0.077} {} {} {} 
    INST {FE_PHC1464_acc_out_1__2__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.101} { 0.092} {} {1} {(47.37,44.55) (47.73,44.89)} 
    NET {} {} {} {} {} {FE_PHN1464_acc_out_1__2__2} {} { 0.000} { 0.000} {0.004} {1.349} { 0.101} { 0.092} {} {} {} 
    INST {FE_PHC435_acc_out_1__2__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.120} { 0.110} {} {1} {(44.71,44.55) (45.09,44.93)} 
    NET {} {} {} {} {} {FE_PHN435_acc_out_1__2__2} {} { 0.000} { 0.000} {0.006} {2.218} { 0.120} { 0.110} {} {} {} 
    INST {U3026} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.130} { 0.120} {} {1} {(43.19,47.36) (43.38,47.52)} 
    NET {} {} {} {} {} {n2842} {} { 0.000} { 0.000} {0.006} {1.945} { 0.130} { 0.120} {} {} {} 
    INST {U3027} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.008} {} { 0.143} { 0.133} {} {1} {(43.95,48.41) (43.94,48.68)} 
    NET {} {} {} {} {} {n1021} {} { 0.000} { 0.000} {0.008} {1.568} { 0.143} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.056} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 987
PATH 988
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]3} {CK}
  ENDPT {acc_reg_out_reg[7]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.071} { 0.061} {} {1} {(16.32,17.50) (19.81,17.27)} 
    NET {} {} {} {} {} {FE_PHN428_acc_out_0__3__7} {} { 0.000} { 0.000} {0.004} {0.753} { 0.071} { 0.061} {} {} {} 
    INST {FE_PHC428_acc_out_0__3__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.090} { 0.080} {} {2} {(20.01,17.61) (20.39,17.23)} 
    NET {} {} {} {} {} {acc_out[0><3><7]} {} { 0.000} { 0.000} {0.007} {2.464} { 0.090} { 0.080} {} {} {} 
    INST {FE_PHC1126_acc_out_0__3__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.107} { 0.097} {} {1} {(20.01,19.36) (20.39,19.73)} 
    NET {} {} {} {} {} {FE_PHN1126_acc_out_0__3__7} {} { 0.000} { 0.000} {0.004} {1.172} { 0.107} { 0.097} {} {} {} 
    INST {FE_PHC1448_acc_out_0__3__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.122} { 0.112} {} {1} {(18.49,19.36) (18.85,19.69)} 
    NET {} {} {} {} {} {FE_PHN1448_acc_out_0__3__7} {} { 0.000} { 0.000} {0.004} {1.873} { 0.122} { 0.112} {} {} {} 
    INST {U4959} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.138} { 0.128} {} {1} {(19.70,19.36) (19.51,19.73)} 
    NET {} {} {} {} {} {n4691} {} { 0.000} { 0.000} {0.008} {1.864} { 0.138} { 0.128} {} {} {} 
    INST {U4960} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.146} { 0.136} {} {1} {(18.25,19.36) (18.11,19.53)} 
    NET {} {} {} {} {} {n1088} {} { 0.000} { 0.000} {0.005} {1.371} { 0.146} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.060} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 988
PATH 989
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]11} {CK}
  ENDPT {acc_reg_out_reg[11]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.001} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.077} { 0.067} {} {1} {(126.75,34.30) (123.26,34.06)} 
    NET {} {} {} {} {} {FE_PHN419_acc_out_2__3__11} {} { 0.000} { 0.000} {0.004} {0.963} { 0.077} { 0.067} {} {} {} 
    INST {FE_PHC419_acc_out_2__3__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.096} { 0.086} {} {2} {(122.61,34.41) (122.99,34.03)} 
    NET {} {} {} {} {} {acc_out[2><3><11]} {} { 0.000} { 0.000} {0.007} {2.461} { 0.096} { 0.086} {} {} {} 
    INST {FE_PHC1048_acc_out_2__3__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.112} { 0.102} {} {1} {(121.09,34.41) (121.47,34.03)} 
    NET {} {} {} {} {} {FE_PHN1048_acc_out_2__3__11} {} { 0.000} { 0.000} {0.004} {1.101} { 0.112} { 0.102} {} {} {} 
    INST {FE_PHC1475_acc_out_2__3__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.127} { 0.117} {} {1} {(122.23,33.36) (122.59,33.69)} 
    NET {} {} {} {} {} {FE_PHN1475_acc_out_2__3__11} {} { 0.000} { 0.000} {0.004} {1.821} { 0.127} { 0.117} {} {} {} 
    INST {U5221} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.143} { 0.133} {} {1} {(122.30,34.41) (122.11,34.03)} 
    NET {} {} {} {} {} {n5145} {} { 0.000} { 0.000} {0.008} {1.922} { 0.143} { 0.133} {} {} {} 
    INST {U5222} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.151} { 0.141} {} {1} {(124.64,33.36) (124.51,33.52)} 
    NET {} {} {} {} {} {n892} {} { 0.000} { 0.000} {0.005} {1.370} { 0.151} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.063} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 989
PATH 990
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]11} {CK}
  ENDPT {weight_reg_reg[3]11} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.061} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.024} {-0.003} {0.028} {58.889} { 0.095} { 0.085} {} {} {} 
    INST {U4219} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.108} { 0.098} {} {1} {(101.64,37.20) (101.97,37.07)} 
    NET {} {} {} {} {} {n3853} {} { 0.000} { 0.000} {0.009} {1.885} { 0.108} { 0.098} {} {} {} 
    INST {U4220} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.117} { 0.107} {} {1} {(101.21,37.20) (101.04,36.83)} 
    NET {} {} {} {} {} {FE_PHN1179_n668} {} { 0.000} { 0.000} {0.005} {2.182} { 0.117} { 0.107} {} {} {} 
    INST {FE_PHC1179_n668} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.132} { 0.122} {} {1} {(106.84,34.41) (107.20,34.07)} 
    NET {} {} {} {} {} {FE_PHN225_n668} {} { 0.000} { 0.000} {0.005} {2.279} { 0.132} { 0.122} {} {} {} 
    INST {FE_PHC225_n668} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.151} { 0.141} {} {1} {(96.58,36.16) (96.96,36.53)} 
    NET {} {} {} {} {} {n668} {} { 0.000} { 0.000} {0.005} {1.856} { 0.151} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.039} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.063} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 990
PATH 991
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]1} {CK}
  ENDPT {acc_reg_out_reg[14]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.003} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.015} {131.838} { 0.013} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.072} { 0.062} {} {2} {(10.44,84.70) (13.92,84.47)} 
    NET {} {} {} {} {} {acc_out[0><1><14]} {} { 0.000} { 0.000} {0.006} {2.972} { 0.072} { 0.062} {} {} {} 
    INST {FE_PHC547_acc_out_0__1__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.088} { 0.078} {} {1} {(13.93,86.56) (14.31,86.93)} 
    NET {} {} {} {} {} {FE_PHN547_acc_out_0__1__14} {} { 0.000} { 0.000} {0.005} {1.249} { 0.088} { 0.078} {} {} {} 
    INST {FE_PHC1428_acc_out_0__1__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.102} { 0.092} {} {1} {(11.08,86.56) (11.44,86.89)} 
    NET {} {} {} {} {} {FE_PHN1428_acc_out_0__1__14} {} { 0.000} { 0.000} {0.003} {0.968} { 0.102} { 0.092} {} {} {} 
    INST {FE_PHC1045_acc_out_0__1__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.119} { 0.109} {} {1} {(12.41,86.56) (12.79,86.93)} 
    NET {} {} {} {} {} {FE_PHN1045_acc_out_0__1__14} {} { 0.000} { 0.000} {0.006} {1.840} { 0.119} { 0.109} {} {} {} 
    INST {U4883} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.135} { 0.125} {} {1} {(13.62,86.56) (13.43,86.93)} 
    NET {} {} {} {} {} {n4587} {} { 0.000} { 0.000} {0.008} {1.869} { 0.135} { 0.125} {} {} {} 
    INST {U4884} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.144} { 0.134} {} {1} {(11.78,86.56) (11.91,86.73)} 
    NET {} {} {} {} {} {n1129} {} { 0.000} { 0.000} {0.005} {1.371} { 0.144} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.062} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.057} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 991
PATH 992
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]12} {CK}
  ENDPT {acc_reg_out_reg[3]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.004} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.013} { 0.000} {0.018} {124.925} { 0.019} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.078} { 0.068} {} {2} {(87.00,97.86) (90.49,98.09)} 
    NET {} {} {} {} {} {acc_out[3><0><3]} {} { 0.000} { 0.000} {0.006} {2.824} { 0.078} { 0.068} {} {} {} 
    INST {FE_PHC452_acc_out_3__0__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.095} { 0.085} {} {1} {(87.46,100.56) (87.84,100.93)} 
    NET {} {} {} {} {} {FE_PHN1444_acc_out_3__0__3} {} { 0.000} { 0.000} {0.005} {1.353} { 0.095} { 0.085} {} {} {} 
    INST {FE_PHC1444_acc_out_3__0__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.109} { 0.099} {} {1} {(86.32,97.75) (86.68,98.09)} 
    NET {} {} {} {} {} {FE_PHN452_acc_out_3__0__3} {} { 0.000} { 0.000} {0.004} {1.456} { 0.109} { 0.099} {} {} {} 
    INST {FE_PHC973_acc_out_3__0__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.128} { 0.118} {} {1} {(90.69,97.75) (91.07,98.13)} 
    NET {} {} {} {} {} {FE_PHN973_acc_out_3__0__3} {} { 0.000} { 0.000} {0.007} {2.426} { 0.128} { 0.118} {} {} {} 
    INST {U3996} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.145} { 0.135} {} {1} {(88.98,100.56) (89.17,100.93)} 
    NET {} {} {} {} {} {n3733} {} { 0.000} { 0.000} {0.008} {1.894} { 0.145} { 0.135} {} {} {} 
    INST {U3997} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.150} { 0.140} {} {1} {(88.29,100.56) (88.12,100.93)} 
    NET {} {} {} {} {} {n876} {} { 0.000} { 0.000} {0.003} {1.445} { 0.150} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.060} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.013} { 0.000} {0.019} {124.925} { 0.063} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 992
PATH 993
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]2} {CK}
  ENDPT {acc_reg_out_reg[7]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.003} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.015} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} { 0.063} {} {2} {(24.91,50.26) (21.42,50.50)} 
    NET {} {} {} {} {} {acc_out[0><2><7]} {} { 0.000} { 0.000} {0.005} {2.299} { 0.073} { 0.063} {} {} {} 
    INST {FE_PHC1125_acc_out_0__2__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.089} { 0.079} {} {1} {(22.29,51.20) (22.67,50.83)} 
    NET {} {} {} {} {} {FE_PHN1125_acc_out_0__2__7} {} { 0.000} { 0.000} {0.005} {1.331} { 0.089} { 0.079} {} {} {} 
    INST {FE_PHC1425_acc_out_0__2__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.103} { 0.093} {} {1} {(20.58,52.95) (20.94,53.29)} 
    NET {} {} {} {} {} {FE_PHN1425_acc_out_0__2__7} {} { 0.000} { 0.000} {0.003} {0.959} { 0.103} { 0.093} {} {} {} 
    INST {FE_PHC552_acc_out_0__2__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.120} { 0.110} {} {1} {(21.15,51.20) (21.53,50.83)} 
    NET {} {} {} {} {} {FE_PHN552_acc_out_0__2__7} {} { 0.000} { 0.000} {0.006} {1.957} { 0.120} { 0.110} {} {} {} 
    INST {U4912} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.137} { 0.127} {} {1} {(21.34,52.95) (21.53,53.33)} 
    NET {} {} {} {} {} {n4620} {} { 0.000} { 0.000} {0.008} {1.847} { 0.137} { 0.127} {} {} {} 
    INST {U4913} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.145} { 0.135} {} {1} {(21.84,51.20) (21.98,51.04)} 
    NET {} {} {} {} {} {n1112} {} { 0.000} { 0.000} {0.005} {1.511} { 0.145} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.061} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 993
PATH 994
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]8} {CK}
  ENDPT {acc_reg_out_reg[2]8} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.024} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.000} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.020} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]8} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.018} {} { 0.079} { 0.069} {} {17} {(92.89,114.66) (96.00,114.68)} 
    NET {} {} {} {} {} {n5454} {} { 0.000} { 0.000} {0.018} {14.097} { 0.079} { 0.069} {} {} {} 
    INST {U3719} {A2} {F} {ZN} {R} {} {NOR2_X1} { 0.024} { 0.000} {0.014} {} { 0.103} { 0.093} {} {1} {(99.81,111.75) (100.00,112.13)} 
    NET {} {} {} {} {} {n3721} {} { 0.000} { 0.000} {0.014} {3.838} { 0.103} { 0.093} {} {} {} 
    INST {U3982} {B} {R} {S} {R} {} {FA_X1} { 0.029} { 0.000} {0.007} {} { 0.132} { 0.122} {} {2} {(98.53,109.90) (97.05,109.67)} 
    NET {} {} {} {} {} {n3576} {} { 0.000} { 0.000} {0.007} {2.961} { 0.132} { 0.122} {} {} {} 
    INST {U3721} {A1} {R} {ZN} {F} {} {AOI22_X1} { 0.010} { 0.000} {0.006} {} { 0.142} { 0.132} {} {1} {(98.61,101.50) (98.74,101.23)} 
    NET {} {} {} {} {} {n3577} {} { 0.000} { 0.000} {0.006} {1.885} { 0.142} { 0.132} {} {} {} 
    INST {U3722} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.149} { 0.139} {} {1} {(97.60,101.61) (97.43,101.23)} 
    NET {} {} {} {} {} {n973} {} { 0.000} { 0.000} {0.004} {1.563} { 0.149} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.064} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.063} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 994
PATH 995
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]4} {CK}
  ENDPT {acc_reg_out_reg[4]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.004} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.011} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.068} { 0.058} {} {1} {(49.58,101.50) (53.06,101.27)} 
    NET {} {} {} {} {} {FE_PHN1567_acc_out_1__0__4} {} { 0.000} { 0.000} {0.005} {1.504} { 0.068} { 0.058} {} {} {} 
    INST {FE_PHC1567_acc_out_1__0__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.084} { 0.074} {} {2} {(50.60,103.36) (50.96,103.69)} 
    NET {} {} {} {} {} {acc_out[1><0><4]} {} { 0.000} { 0.000} {0.004} {2.559} { 0.084} { 0.074} {} {} {} 
    INST {FE_PHC457_acc_out_1__0__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.101} { 0.091} {} {1} {(50.22,106.16) (50.60,106.53)} 
    NET {} {} {} {} {} {FE_PHN457_acc_out_1__0__4} {} { 0.000} { 0.000} {0.005} {1.386} { 0.101} { 0.091} {} {} {} 
    INST {FE_PHC931_acc_out_1__0__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.119} { 0.109} {} {1} {(51.55,103.36) (51.93,103.73)} 
    NET {} {} {} {} {} {FE_PHN931_acc_out_1__0__4} {} { 0.000} { 0.000} {0.006} {2.208} { 0.119} { 0.109} {} {} {} 
    INST {U4335} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.137} { 0.127} {} {1} {(51.43,106.16) (51.24,106.53)} 
    NET {} {} {} {} {} {n3938} {} { 0.000} { 0.000} {0.009} {2.023} { 0.137} { 0.127} {} {} {} 
    INST {U4336} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.142} { 0.132} {} {1} {(51.17,103.36) (51.34,103.73)} 
    NET {} {} {} {} {} {n1067} {} { 0.000} { 0.000} {0.004} {1.525} { 0.142} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.060} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.015} {124.925} { 0.055} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 995
PATH 996
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]8} {CK}
  ENDPT {acc_reg_out_reg[7]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.000} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.021} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} { 0.069} {} {2} {(113.80,107.10) (117.28,106.87)} 
    NET {} {} {} {} {} {acc_out[2><0><7]} {} { 0.000} { 0.000} {0.005} {2.816} { 0.079} { 0.069} {} {} {} 
    INST {FE_PHC586_acc_out_2__0__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.096} { 0.086} {} {1} {(116.91,110.00) (117.29,109.63)} 
    NET {} {} {} {} {} {FE_PHN1376_acc_out_2__0__7} {} { 0.000} { 0.000} {0.005} {1.362} { 0.096} { 0.086} {} {} {} 
    INST {FE_PHC1376_acc_out_2__0__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.111} { 0.101} {} {1} {(115.20,112.81) (115.56,112.47)} 
    NET {} {} {} {} {} {FE_PHN586_acc_out_2__0__7} {} { 0.000} { 0.000} {0.004} {1.703} { 0.111} { 0.101} {} {} {} 
    INST {FE_PHC1116_acc_out_2__0__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.129} { 0.119} {} {1} {(115.01,108.95) (115.39,109.33)} 
    NET {} {} {} {} {} {FE_PHN1116_acc_out_2__0__7} {} { 0.000} { 0.000} {0.006} {2.091} { 0.129} { 0.119} {} {} {} 
    INST {U4538} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.147} { 0.137} {} {1} {(116.60,110.00) (116.41,109.63)} 
    NET {} {} {} {} {} {n4125} {} { 0.000} { 0.000} {0.009} {2.093} { 0.147} { 0.137} {} {} {} 
    INST {U4539} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.152} { 0.142} {} {1} {(115.84,108.95) (115.67,109.33)} 
    NET {} {} {} {} {} {n968} {} { 0.000} { 0.000} {0.004} {1.360} { 0.152} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.064} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.065} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 996
PATH 997
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]8} {CK}
  ENDPT {acc_reg_out_reg[0]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} { 0.000} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.019} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]8} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.056} { 0.000} {0.014} {} { 0.076} { 0.066} {} {12} {(96.12,109.06) (99.23,109.08)} 
    NET {} {} {} {} {} {n5453} {} { 0.000} { 0.000} {0.014} {7.835} { 0.076} { 0.066} {} {} {} 
    INST {U3928} {A2} {R} {ZN} {F} {} {NOR2_X1} { 0.007} { 0.000} {0.006} {} { 0.082} { 0.072} {} {1} {(99.81,108.95) (100.00,109.33)} 
    NET {} {} {} {} {} {FE_PHN918_n3686} {} { 0.000} { 0.000} {0.006} {0.913} { 0.082} { 0.072} {} {} {} 
    INST {FE_PHC918_n3686} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.100} { 0.090} {} {1} {(100.00,107.20) (100.38,106.83)} 
    NET {} {} {} {} {} {n3686} {} { 0.000} { 0.000} {0.005} {1.787} { 0.100} { 0.090} {} {} {} 
    INST {U3929} {A1} {F} {ZN} {R} {} {AOI22_X1} { 0.011} { 0.000} {0.008} {} { 0.112} { 0.102} {} {1} {(99.17,106.26) (99.31,106.53)} 
    NET {} {} {} {} {} {n3687} {} { 0.000} { 0.000} {0.008} {1.867} { 0.112} { 0.102} {} {} {} 
    INST {U3930} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.118} { 0.107} {} {1} {(100.19,106.16) (100.36,106.53)} 
    NET {} {} {} {} {} {FE_PHN1304_n975} {} { 0.000} { 0.000} {0.004} {2.009} { 0.118} { 0.108} {} {} {} 
    INST {FE_PHC1304_n975} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} {-0.002} {0.006} {} { 0.134} { 0.123} {} {1} {(93.35,107.20) (93.73,106.83)} 
    NET {} {} {} {} {} {n975} {} { 0.000} { 0.000} {0.006} {1.967} { 0.134} { 0.123} {} {} {} 
    INST {FE_PHC710_n975} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.151} { 0.141} {} {1} {(99.43,104.41) (99.81,104.03)} 
    NET {} {} {} {} {} {FE_PHN710_n975} {} { 0.000} { 0.000} {0.005} {1.560} { 0.151} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.064} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 997
PATH 998
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]15} {CK}
  ENDPT {acc_reg_out_reg[11]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.017} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.073} { 0.063} {} {1} {(71.08,19.46) (67.59,19.70)} 
    NET {} {} {} {} {} {acc_out[3><3><11]} {} { 0.000} { 0.000} {0.004} {0.786} { 0.073} { 0.063} {} {} {} 
    INST {FE_PHC143_acc_out_3__3__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.092} { 0.081} {} {2} {(66.94,19.36) (67.32,19.73)} 
    NET {} {} {} {} {} {FE_PHN143_acc_out_3__3__11} {} { 0.000} { 0.000} {0.006} {2.293} { 0.092} { 0.081} {} {} {} 
    INST {FE_PHC1137_acc_out_3__3__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.108} { 0.098} {} {1} {(68.08,20.41) (68.46,20.03)} 
    NET {} {} {} {} {} {FE_PHN1137_acc_out_3__3__11} {} { 0.000} { 0.000} {0.004} {1.129} { 0.108} { 0.098} {} {} {} 
    INST {FE_PHC1523_acc_out_3__3__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.124} { 0.114} {} {1} {(67.51,20.41) (67.87,20.07)} 
    NET {} {} {} {} {} {FE_PHN1523_acc_out_3__3__11} {} { 0.000} { 0.000} {0.004} {2.235} { 0.124} { 0.114} {} {} {} 
    INST {U5355} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.129} {} {1} {(71.12,23.21) (71.31,22.83)} 
    NET {} {} {} {} {} {n5379} {} { 0.000} { 0.000} {0.008} {1.875} { 0.140} { 0.129} {} {} {} 
    INST {U5356} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.138} {} {1} {(71.81,22.16) (71.95,22.32)} 
    NET {} {} {} {} {} {n796} {} { 0.000} { 0.000} {0.005} {1.508} { 0.148} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.060} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.061} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 998
PATH 999
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]3} {CK}
  ENDPT {acc_reg_out_reg[11]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.073} { 0.063} {} {1} {(14.08,31.50) (10.59,31.27)} 
    NET {} {} {} {} {} {acc_out[0><3><11]} {} { 0.000} { 0.000} {0.004} {0.906} { 0.073} { 0.063} {} {} {} 
    INST {FE_PHC162_acc_out_0__3__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.092} { 0.081} {} {2} {(10.89,30.55) (11.27,30.93)} 
    NET {} {} {} {} {} {FE_PHN162_acc_out_0__3__11} {} { 0.000} { 0.000} {0.007} {2.453} { 0.092} { 0.081} {} {} {} 
    INST {FE_PHC968_acc_out_0__3__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.109} { 0.098} {} {1} {(15.26,30.55) (15.64,30.93)} 
    NET {} {} {} {} {} {FE_PHN968_acc_out_0__3__11} {} { 0.000} { 0.000} {0.005} {1.216} { 0.109} { 0.098} {} {} {} 
    INST {FE_PHC1513_acc_out_0__3__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.124} { 0.114} {} {1} {(14.12,28.80) (14.48,28.47)} 
    NET {} {} {} {} {} {FE_PHN1513_acc_out_0__3__11} {} { 0.000} { 0.000} {0.004} {1.887} { 0.124} { 0.114} {} {} {} 
    INST {U4971} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.139} { 0.129} {} {1} {(13.55,30.55) (13.74,30.93)} 
    NET {} {} {} {} {} {n4711} {} { 0.000} { 0.000} {0.008} {1.814} { 0.139} { 0.129} {} {} {} 
    INST {U4972} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.137} {} {1} {(14.81,30.55) (14.95,30.73)} 
    NET {} {} {} {} {} {n1084} {} { 0.000} { 0.000} {0.005} {1.358} { 0.148} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.061} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 999
PATH 1000
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]2} {CK}
  ENDPT {acc_reg_out_reg[9]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} {-0.000} {0.006} {} { 0.075} { 0.065} {} {2} {(14.80,53.06) (18.29,53.30)} 
    NET {} {} {} {} {} {acc_out[0><2><9]} {} { 0.000} { 0.000} {0.006} {3.056} { 0.075} { 0.065} {} {} {} 
    INST {FE_PHC595_acc_out_0__2__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.092} { 0.081} {} {1} {(17.16,55.76) (17.54,56.13)} 
    NET {} {} {} {} {} {FE_PHN595_acc_out_0__2__9} {} { 0.000} { 0.000} {0.005} {1.219} { 0.092} { 0.081} {} {} {} 
    INST {FE_PHC1426_acc_out_0__2__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.105} { 0.095} {} {1} {(16.59,56.80) (16.95,56.47)} 
    NET {} {} {} {} {} {FE_PHN1426_acc_out_0__2__9} {} { 0.000} { 0.000} {0.003} {0.751} { 0.105} { 0.095} {} {} {} 
    INST {FE_PHC1044_acc_out_0__2__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.112} {} {1} {(17.16,56.80) (17.54,56.43)} 
    NET {} {} {} {} {} {FE_PHN1044_acc_out_0__2__9} {} { 0.000} { 0.000} {0.006} {1.984} { 0.123} { 0.112} {} {} {} 
    INST {U4918} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.129} {} {1} {(17.23,54.01) (17.04,53.63)} 
    NET {} {} {} {} {} {n4631} {} { 0.000} { 0.000} {0.008} {1.868} { 0.139} { 0.129} {} {} {} 
    INST {U4919} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.137} {} {1} {(15.96,54.01) (15.83,53.84)} 
    NET {} {} {} {} {} {n1110} {} { 0.000} { 0.000} {0.005} {1.404} { 0.147} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.061} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1000
PATH 1001
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]3} {CK}
  ENDPT {x_reg_out_reg[7]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[31]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[31]} {R} {} {} {x_vector_flat[31]} {} {} {} {0.002} {9.455} { 0.071} { 0.061} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[31]} {} { 0.002} { 0.000} {0.002} {9.455} { 0.073} { 0.063} {} {} {} 
    INST {U4943} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.095} { 0.085} {} {1} {(29.01,40.01) (28.65,39.67)} 
    NET {} {} {} {} {} {FE_PHN1484_n1096} {} { 0.000} { 0.000} {0.005} {1.421} { 0.095} { 0.085} {} {} {} 
    INST {FE_PHC1484_n1096} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.108} { 0.098} {} {1} {(25.33,40.01) (25.69,39.67)} 
    NET {} {} {} {} {} {FE_PHN902_n1096} {} { 0.000} { 0.000} {0.004} {1.494} { 0.108} { 0.098} {} {} {} 
    INST {FE_PHC902_n1096} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.126} { 0.116} {} {1} {(28.18,42.80) (28.56,42.43)} 
    NET {} {} {} {} {} {FE_PHN443_n1096} {} { 0.000} { 0.000} {0.005} {1.582} { 0.126} { 0.116} {} {} {} 
    INST {FE_PHC443_n1096} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} {-0.001} {0.006} {} { 0.145} { 0.134} {} {1} {(27.61,38.95) (27.99,39.33)} 
    NET {} {} {} {} {} {n1096} {} { 0.000} { 0.000} {0.006} {1.954} { 0.145} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.061} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1001
PATH 1002
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]13} {CK}
  ENDPT {acc_reg_out_reg[9]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.013} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.070} { 0.060} {} {1} {(79.06,69.86) (75.57,70.09)} 
    NET {} {} {} {} {} {FE_PHN1209_acc_out_3__1__9} {} { 0.000} { 0.000} {0.004} {1.049} { 0.070} { 0.060} {} {} {} 
    INST {FE_PHC1209_acc_out_3__1__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.089} { 0.079} {} {2} {(74.54,68.00) (74.92,67.63)} 
    NET {} {} {} {} {} {acc_out[3><1><9]} {} { 0.000} { 0.000} {0.007} {2.491} { 0.089} { 0.079} {} {} {} 
    INST {FE_PHC439_acc_out_3__1__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.105} { 0.095} {} {1} {(77.39,66.95) (77.77,67.33)} 
    NET {} {} {} {} {} {FE_PHN439_acc_out_3__1__9} {} { 0.000} { 0.000} {0.004} {1.101} { 0.105} { 0.095} {} {} {} 
    INST {FE_PHC1581_acc_out_3__1__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.121} { 0.111} {} {1} {(79.10,66.95) (79.46,67.29)} 
    NET {} {} {} {} {} {FE_PHN1581_acc_out_3__1__9} {} { 0.000} { 0.000} {0.004} {2.131} { 0.121} { 0.111} {} {} {} 
    INST {U5264} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.136} { 0.126} {} {1} {(77.58,70.81) (77.77,70.43)} 
    NET {} {} {} {} {} {n5222} {} { 0.000} { 0.000} {0.008} {1.704} { 0.136} { 0.126} {} {} {} 
    INST {U5265} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.144} { 0.134} {} {1} {(78.47,70.81) (78.60,70.64)} 
    NET {} {} {} {} {} {n846} {} { 0.000} { 0.000} {0.005} {1.297} { 0.144} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.060} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.057} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1002
PATH 1003
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]1} {CK}
  ENDPT {acc_reg_out_reg[7]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.003} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.013} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.071} { 0.061} {} {2} {(17.84,76.30) (21.33,76.06)} 
    NET {} {} {} {} {} {acc_out[0><1><7]} {} { 0.000} { 0.000} {0.005} {2.502} { 0.071} { 0.061} {} {} {} 
    INST {FE_PHC986_acc_out_0__1__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.088} { 0.078} {} {1} {(22.67,79.20) (23.05,78.83)} 
    NET {} {} {} {} {} {FE_PHN986_acc_out_0__1__7} {} { 0.000} { 0.000} {0.005} {1.459} { 0.088} { 0.078} {} {} {} 
    INST {FE_PHC1413_acc_out_0__1__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.102} { 0.092} {} {1} {(21.34,80.95) (21.70,81.29)} 
    NET {} {} {} {} {} {FE_PHN1413_acc_out_0__1__7} {} { 0.000} { 0.000} {0.003} {0.920} { 0.102} { 0.092} {} {} {} 
    INST {FE_PHC600_acc_out_0__1__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.119} { 0.109} {} {1} {(21.53,79.20) (21.91,78.83)} 
    NET {} {} {} {} {} {FE_PHN600_acc_out_0__1__7} {} { 0.000} { 0.000} {0.006} {1.908} { 0.119} { 0.109} {} {} {} 
    INST {U4862} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.135} { 0.125} {} {1} {(20.65,79.20) (20.46,78.83)} 
    NET {} {} {} {} {} {n4549} {} { 0.000} { 0.000} {0.008} {1.744} { 0.135} { 0.125} {} {} {} 
    INST {U4863} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.144} { 0.133} {} {1} {(19.57,79.20) (19.44,79.03)} 
    NET {} {} {} {} {} {n1136} {} { 0.000} { 0.000} {0.005} {1.486} { 0.144} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.062} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1003
PATH 1004
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]13} {CK}
  ENDPT {acc_reg_out_reg[10]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.129}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.004} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.008} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.066} { 0.056} {} {2} {(76.78,70.70) (73.29,70.47)} 
    NET {} {} {} {} {} {acc_out[3><1><10]} {} { 0.000} { 0.000} {0.006} {3.043} { 0.066} { 0.056} {} {} {} 
    INST {FE_PHC546_acc_out_3__1__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.083} { 0.073} {} {1} {(74.16,73.61) (74.54,73.23)} 
    NET {} {} {} {} {} {FE_PHN1430_acc_out_3__1__10} {} { 0.000} { 0.000} {0.005} {1.288} { 0.083} { 0.073} {} {} {} 
    INST {FE_PHC1430_acc_out_3__1__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.097} { 0.087} {} {1} {(75.68,72.56) (76.04,72.89)} 
    NET {} {} {} {} {} {FE_PHN546_acc_out_3__1__10} {} { 0.000} { 0.000} {0.003} {0.991} { 0.097} { 0.087} {} {} {} 
    INST {FE_PHC1010_acc_out_3__1__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.115} { 0.104} {} {1} {(76.82,73.61) (77.20,73.23)} 
    NET {} {} {} {} {} {FE_PHN1010_acc_out_3__1__10} {} { 0.000} { 0.000} {0.006} {2.055} { 0.115} { 0.104} {} {} {} 
    INST {U5267} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.131} { 0.120} {} {1} {(74.92,73.61) (75.11,73.23)} 
    NET {} {} {} {} {} {n5227} {} { 0.000} { 0.000} {0.007} {1.706} { 0.131} { 0.120} {} {} {} 
    INST {U5268} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.139} { 0.129} {} {1} {(75.23,72.56) (75.37,72.73)} 
    NET {} {} {} {} {} {n845} {} { 0.000} { 0.000} {0.005} {1.348} { 0.139} { 0.129} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.061} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.053} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1004
PATH 1005
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]} {CK}
  ENDPT {weight_reg_reg[7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.061} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.020} {-0.005} {0.033} {67.555} { 0.091} { 0.081} {} {} {} 
    INST {U4144} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.014} { 0.000} {0.010} {} { 0.105} { 0.094} {} {1} {(35.54,114.56) (35.21,114.69)} 
    NET {} {} {} {} {} {n3812} {} { 0.000} { 0.000} {0.010} {2.405} { 0.105} { 0.094} {} {} {} 
    INST {U4145} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.114} { 0.104} {} {1} {(35.09,118.41) (34.92,118.03)} 
    NET {} {} {} {} {} {n784} {} { 0.000} { 0.000} {0.005} {2.109} { 0.114} { 0.104} {} {} {} 
    INST {FE_PHC1159_n784} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.128} { 0.118} {} {1} {(40.34,121.20) (40.70,120.87)} 
    NET {} {} {} {} {} {FE_PHN1159_n784} {} { 0.000} { 0.000} {0.004} {1.896} { 0.128} { 0.118} {} {} {} 
    INST {FE_PHC184_n784} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.146} { 0.136} {} {1} {(35.59,118.41) (35.97,118.03)} 
    NET {} {} {} {} {} {FE_PHN184_n784} {} { 0.000} { 0.000} {0.005} {1.462} { 0.146} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.062} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1005
PATH 1006
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]2} {CK}
  ENDPT {acc_reg_out_reg[13]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.075} { 0.065} {} {2} {(10.62,58.66) (14.11,58.90)} 
    NET {} {} {} {} {} {acc_out[0><2><13]} {} { 0.000} { 0.000} {0.006} {2.943} { 0.075} { 0.065} {} {} {} 
    INST {FE_PHC570_acc_out_0__2__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.092} { 0.082} {} {1} {(14.31,56.80) (14.69,56.43)} 
    NET {} {} {} {} {} {FE_PHN570_acc_out_0__2__13} {} { 0.000} { 0.000} {0.005} {1.399} { 0.092} { 0.082} {} {} {} 
    INST {FE_PHC1449_acc_out_0__2__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.106} { 0.096} {} {1} {(11.27,56.80) (11.63,56.47)} 
    NET {} {} {} {} {} {FE_PHN1449_acc_out_0__2__13} {} { 0.000} { 0.000} {0.003} {0.753} { 0.106} { 0.096} {} {} {} 
    INST {FE_PHC1013_acc_out_0__2__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.113} {} {1} {(11.84,56.80) (12.22,56.43)} 
    NET {} {} {} {} {} {FE_PHN1013_acc_out_0__2__13} {} { 0.000} { 0.000} {0.006} {1.940} { 0.123} { 0.113} {} {} {} 
    INST {U4930} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.129} {} {1} {(13.55,56.80) (13.74,56.43)} 
    NET {} {} {} {} {} {n4652} {} { 0.000} { 0.000} {0.008} {1.814} { 0.139} { 0.129} {} {} {} 
    INST {U4931} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.137} {} {1} {(12.73,56.80) (12.60,56.63)} 
    NET {} {} {} {} {} {n1106} {} { 0.000} { 0.000} {0.005} {1.327} { 0.147} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.061} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1006
PATH 1007
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]2} {CK}
  ENDPT {acc_reg_out_reg[11]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.074} { 0.064} {} {2} {(10.62,50.26) (14.11,50.50)} 
    NET {} {} {} {} {} {acc_out[0><2><11]} {} { 0.000} { 0.000} {0.005} {2.283} { 0.074} { 0.064} {} {} {} 
    INST {FE_PHC987_acc_out_0__2__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.091} { 0.081} {} {1} {(14.69,48.41) (15.07,48.03)} 
    NET {} {} {} {} {} {FE_PHN987_acc_out_0__2__11} {} { 0.000} { 0.000} {0.005} {1.562} { 0.091} { 0.081} {} {} {} 
    INST {FE_PHC1419_acc_out_0__2__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.106} { 0.095} {} {1} {(12.03,51.20) (12.39,50.87)} 
    NET {} {} {} {} {} {FE_PHN1419_acc_out_0__2__11} {} { 0.000} { 0.000} {0.003} {0.926} { 0.106} { 0.095} {} {} {} 
    INST {FE_PHC567_acc_out_0__2__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.123} { 0.112} {} {1} {(13.17,51.20) (13.55,50.83)} 
    NET {} {} {} {} {} {FE_PHN567_acc_out_0__2__11} {} { 0.000} { 0.000} {0.006} {1.801} { 0.123} { 0.112} {} {} {} 
    INST {U4924} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.128} {} {1} {(13.93,51.20) (14.12,50.83)} 
    NET {} {} {} {} {} {n4641} {} { 0.000} { 0.000} {0.008} {1.909} { 0.139} { 0.128} {} {} {} 
    INST {U4925} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.137} {} {1} {(12.93,51.20) (12.79,51.04)} 
    NET {} {} {} {} {} {n1108} {} { 0.000} { 0.000} {0.005} {1.496} { 0.147} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.041} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.061} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1007
PATH 1008
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]7} {CK}
  ENDPT {acc_reg_out_reg[10]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.074} { 0.064} {} {1} {(63.45,16.66) (66.93,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><10]} {} { 0.000} { 0.000} {0.004} {1.011} { 0.074} { 0.064} {} {} {} 
    INST {FE_PHC130_acc_out_1__3__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.093} { 0.083} {} {2} {(65.80,14.80) (66.18,14.43)} 
    NET {} {} {} {} {} {FE_PHN130_acc_out_1__3__10} {} { 0.000} { 0.000} {0.007} {2.458} { 0.093} { 0.083} {} {} {} 
    INST {FE_PHC1016_acc_out_1__3__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.110} { 0.100} {} {1} {(62.95,17.61) (63.33,17.23)} 
    NET {} {} {} {} {} {FE_PHN1016_acc_out_1__3__10} {} { 0.000} { 0.000} {0.005} {1.262} { 0.110} { 0.100} {} {} {} 
    INST {FE_PHC1554_acc_out_1__3__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.125} { 0.115} {} {1} {(63.52,19.36) (63.88,19.69)} 
    NET {} {} {} {} {} {FE_PHN1554_acc_out_1__3__10} {} { 0.000} { 0.000} {0.004} {1.749} { 0.125} { 0.115} {} {} {} 
    INST {U5091} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.141} { 0.131} {} {1} {(63.21,19.36) (63.02,19.73)} 
    NET {} {} {} {} {} {n4920} {} { 0.000} { 0.000} {0.008} {1.835} { 0.141} { 0.131} {} {} {} 
    INST {U5092} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.139} {} {1} {(62.32,17.61) (62.45,17.43)} 
    NET {} {} {} {} {} {n989} {} { 0.000} { 0.000} {0.005} {1.418} { 0.149} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.060} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1008
PATH 1009
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]9} {CK}
  ENDPT {acc_reg_out_reg[1]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.000} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.076} { 0.065} {} {2} {(103.53,79.10) (107.02,78.86)} 
    NET {} {} {} {} {} {acc_out[2><1><1]} {} { 0.000} { 0.000} {0.005} {2.590} { 0.076} { 0.065} {} {} {} 
    INST {FE_PHC908_acc_out_2__1__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.093} { 0.082} {} {1} {(109.50,80.95) (109.88,81.33)} 
    NET {} {} {} {} {} {FE_PHN908_acc_out_2__1__1} {} { 0.000} { 0.000} {0.005} {1.396} { 0.093} { 0.082} {} {} {} 
    INST {FE_PHC1450_acc_out_2__1__1} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.107} { 0.097} {} {1} {(109.12,84.81) (109.48,84.47)} 
    NET {} {} {} {} {} {FE_PHN1450_acc_out_2__1__1} {} { 0.000} { 0.000} {0.003} {1.237} { 0.107} { 0.097} {} {} {} 
    INST {FE_PHC540_acc_out_2__1__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.125} { 0.114} {} {1} {(107.03,82.00) (107.41,81.63)} 
    NET {} {} {} {} {} {FE_PHN540_acc_out_2__1__1} {} { 0.000} { 0.000} {0.006} {1.984} { 0.125} { 0.114} {} {} {} 
    INST {U5115} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.141} { 0.130} {} {1} {(105.96,80.95) (105.77,81.33)} 
    NET {} {} {} {} {} {n4963} {} { 0.000} { 0.000} {0.008} {1.747} { 0.141} { 0.130} {} {} {} 
    INST {U5116} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.138} {} {1} {(104.70,80.95) (104.56,81.12)} 
    NET {} {} {} {} {} {n950} {} { 0.000} { 0.000} {0.005} {1.243} { 0.149} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.065} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1009
PATH 1010
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]4} {CK}
  ENDPT {acc_reg_out_reg[10]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.004} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.015} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.073} { 0.063} {} {2} {(62.88,111.86) (66.36,112.09)} 
    NET {} {} {} {} {} {acc_out[1><0><10]} {} { 0.000} { 0.000} {0.006} {2.977} { 0.073} { 0.063} {} {} {} 
    INST {FE_PHC476_acc_out_1__0__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.091} { 0.080} {} {1} {(65.99,108.95) (66.37,109.33)} 
    NET {} {} {} {} {} {FE_PHN1362_acc_out_1__0__10} {} { 0.000} { 0.000} {0.005} {1.506} { 0.091} { 0.080} {} {} {} 
    INST {FE_PHC1362_acc_out_1__0__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} {-0.000} {0.004} {} { 0.106} { 0.095} {} {1} {(69.22,108.95) (69.58,109.29)} 
    NET {} {} {} {} {} {FE_PHN476_acc_out_1__0__10} {} { 0.000} { 0.000} {0.004} {1.575} { 0.106} { 0.095} {} {} {} 
    INST {FE_PHC1041_acc_out_1__0__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.124} { 0.113} {} {1} {(63.52,108.95) (63.90,109.33)} 
    NET {} {} {} {} {} {FE_PHN1041_acc_out_1__0__10} {} { 0.000} { 0.000} {0.006} {2.110} { 0.124} { 0.113} {} {} {} 
    INST {U4698} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.140} { 0.130} {} {1} {(65.23,108.95) (65.42,109.33)} 
    NET {} {} {} {} {} {n4337} {} { 0.000} { 0.000} {0.008} {1.971} { 0.140} { 0.130} {} {} {} 
    INST {U4699} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.146} { 0.135} {} {1} {(64.35,108.95) (64.18,109.33)} 
    NET {} {} {} {} {} {n1061} {} { 0.000} { 0.000} {0.004} {1.559} { 0.146} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.061} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.058} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1010
PATH 1011
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]2} {CK}
  ENDPT {acc_reg_out_reg[5]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.071} { 0.060} {} {1} {(27.95,48.30) (24.46,48.06)} 
    NET {} {} {} {} {} {FE_PHN1570_acc_out_0__2__5} {} { 0.000} { 0.000} {0.004} {1.062} { 0.071} { 0.060} {} {} {} 
    INST {FE_PHC1570_acc_out_0__2__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.085} { 0.074} {} {1} {(24.95,47.36) (25.31,47.69)} 
    NET {} {} {} {} {} {FE_PHN1215_acc_out_0__2__5} {} { 0.000} { 0.000} {0.003} {0.975} { 0.085} { 0.074} {} {} {} 
    INST {FE_PHC1215_acc_out_0__2__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.102} { 0.091} {} {2} {(23.81,47.36) (24.19,47.73)} 
    NET {} {} {} {} {} {acc_out[0><2><5]} {} { 0.000} { 0.000} {0.006} {1.921} { 0.102} { 0.091} {} {} {} 
    INST {FE_PHC484_acc_out_0__2__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.121} { 0.110} {} {1} {(24.38,47.36) (24.76,47.73)} 
    NET {} {} {} {} {} {FE_PHN484_acc_out_0__2__5} {} { 0.000} { 0.000} {0.006} {2.174} { 0.121} { 0.110} {} {} {} 
    INST {U4906} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.137} { 0.127} {} {1} {(26.09,51.20) (26.28,50.83)} 
    NET {} {} {} {} {} {n4610} {} { 0.000} { 0.000} {0.008} {1.904} { 0.137} { 0.127} {} {} {} 
    INST {U4907} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.146} { 0.135} {} {1} {(26.21,50.16) (26.35,50.33)} 
    NET {} {} {} {} {} {n1114} {} { 0.000} { 0.000} {0.005} {1.461} { 0.146} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.010} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.061} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1011
PATH 1012
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]13} {CK}
  ENDPT {acc_reg_out_reg[5]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.129}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.004} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.009} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.066} { 0.055} {} {2} {(83.20,69.86) (86.69,70.09)} 
    NET {} {} {} {} {} {acc_out[3><1><5]} {} { 0.000} { 0.000} {0.005} {2.332} { 0.066} { 0.055} {} {} {} 
    INST {FE_PHC1104_acc_out_3__1__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.082} { 0.072} {} {1} {(85.56,70.81) (85.94,70.43)} 
    NET {} {} {} {} {} {FE_PHN1104_acc_out_3__1__5} {} { 0.000} { 0.000} {0.005} {1.385} { 0.082} { 0.072} {} {} {} 
    INST {FE_PHC1402_acc_out_3__1__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.097} { 0.087} {} {1} {(83.28,72.56) (83.64,72.89)} 
    NET {} {} {} {} {} {FE_PHN1402_acc_out_3__1__5} {} { 0.000} { 0.000} {0.004} {1.455} { 0.097} { 0.087} {} {} {} 
    INST {FE_PHC470_acc_out_3__1__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.115} { 0.104} {} {1} {(86.89,72.56) (87.27,72.93)} 
    NET {} {} {} {} {} {FE_PHN470_acc_out_3__1__5} {} { 0.000} { 0.000} {0.006} {2.064} { 0.115} { 0.104} {} {} {} 
    INST {U5252} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.131} { 0.121} {} {1} {(85.63,72.56) (85.44,72.93)} 
    NET {} {} {} {} {} {n5202} {} { 0.000} { 0.000} {0.008} {1.789} { 0.131} { 0.121} {} {} {} 
    INST {U5253} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.139} { 0.129} {} {1} {(84.75,70.81) (84.61,70.64)} 
    NET {} {} {} {} {} {n850} {} { 0.000} { 0.000} {0.005} {1.329} { 0.139} { 0.129} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.061} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.053} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1012
PATH 1013
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]11} {CK}
  ENDPT {weight_reg_reg[7]11} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.060} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.026} {-0.005} {0.033} {67.555} { 0.097} { 0.087} {} {} {} 
    INST {U4201} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.110} { 0.099} {} {1} {(105.64,40.01) (105.96,39.87)} 
    NET {} {} {} {} {} {n3840} {} { 0.000} { 0.000} {0.009} {1.815} { 0.110} { 0.099} {} {} {} 
    INST {U4202} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.118} { 0.108} {} {1} {(106.84,40.01) (107.01,39.63)} 
    NET {} {} {} {} {} {FE_PHN1177_n664} {} { 0.000} { 0.000} {0.005} {1.638} { 0.118} { 0.108} {} {} {} 
    INST {FE_PHC1177_n664} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.131} { 0.120} {} {1} {(109.88,38.95) (110.24,39.29)} 
    NET {} {} {} {} {} {FE_PHN187_n664} {} { 0.000} { 0.000} {0.004} {1.131} { 0.131} { 0.120} {} {} {} 
    INST {FE_PHC187_n664} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.150} { 0.139} {} {1} {(109.88,40.01) (110.26,39.63)} 
    NET {} {} {} {} {} {n664} {} { 0.000} { 0.000} {0.005} {1.969} { 0.150} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1013
PATH 1014
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]11} {CK}
  ENDPT {acc_reg_out_reg[5]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.144}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.019} {133.580} { 0.023} { 0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.079} { 0.068} {} {1} {(117.81,20.30) (114.33,20.07)} 
    NET {} {} {} {} {} {acc_out[2><3><5]} {} { 0.000} { 0.000} {0.004} {0.854} { 0.079} { 0.068} {} {} {} 
    INST {FE_PHC144_acc_out_2__3__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.007} {} { 0.099} { 0.088} {} {2} {(113.68,20.41) (114.06,20.03)} 
    NET {} {} {} {} {} {FE_PHN144_acc_out_2__3__5} {} { 0.000} { 0.000} {0.007} {2.794} { 0.099} { 0.088} {} {} {} 
    INST {FE_PHC1029_acc_out_2__3__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.116} { 0.105} {} {1} {(117.29,22.16) (117.67,22.53)} 
    NET {} {} {} {} {} {FE_PHN1029_acc_out_2__3__5} {} { 0.000} { 0.000} {0.004} {1.122} { 0.116} { 0.105} {} {} {} 
    INST {FE_PHC1499_acc_out_2__3__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.131} { 0.120} {} {1} {(117.86,23.21) (118.22,22.87)} 
    NET {} {} {} {} {} {FE_PHN1499_acc_out_2__3__5} {} { 0.000} { 0.000} {0.004} {1.955} { 0.131} { 0.120} {} {} {} 
    INST {U5203} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.146} { 0.136} {} {1} {(116.22,22.16) (116.03,22.53)} 
    NET {} {} {} {} {} {n5115} {} { 0.000} { 0.000} {0.008} {1.780} { 0.146} { 0.136} {} {} {} 
    INST {U5204} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.154} { 0.144} {} {1} {(116.84,22.16) (116.98,22.32)} 
    NET {} {} {} {} {} {n898} {} { 0.000} { 0.000} {0.005} {1.233} { 0.154} { 0.144} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} { 0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1014
PATH 1015
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]4} {CK}
  ENDPT {weight_reg_reg[3]4} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.060} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.020} {-0.003} {0.028} {58.889} { 0.091} { 0.080} {} {} {} 
    INST {U4095} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.103} { 0.093} {} {1} {(54.72,108.95) (55.04,109.09)} 
    NET {} {} {} {} {} {n3782} {} { 0.000} { 0.000} {0.009} {1.800} { 0.103} { 0.093} {} {} {} 
    INST {U4096} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.112} { 0.101} {} {1} {(54.97,110.00) (55.14,109.63)} 
    NET {} {} {} {} {} {FE_PHN1185_n740} {} { 0.000} { 0.000} {0.005} {1.786} { 0.112} { 0.101} {} {} {} 
    INST {FE_PHC1185_n740} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.124} { 0.114} {} {1} {(52.88,111.75) (53.24,112.09)} 
    NET {} {} {} {} {} {FE_PHN290_n740} {} { 0.000} { 0.000} {0.004} {1.247} { 0.124} { 0.114} {} {} {} 
    INST {FE_PHC290_n740} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.142} { 0.132} {} {1} {(55.35,110.00) (55.73,109.63)} 
    NET {} {} {} {} {} {n740} {} { 0.000} { 0.000} {0.005} {1.467} { 0.142} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.061} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.005} { 0.000} {0.016} {124.925} { 0.056} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1015
PATH 1016
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]10} {CK}
  ENDPT {weight_reg_reg[7]10} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.060} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.025} {-0.005} {0.033} {67.555} { 0.097} { 0.086} {} {} {} 
    INST {U4274} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.109} { 0.098} {} {1} {(104.31,73.61) (104.63,73.47)} 
    NET {} {} {} {} {} {n3886} {} { 0.000} { 0.000} {0.009} {1.746} { 0.109} { 0.098} {} {} {} 
    INST {U4275} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.117} { 0.106} {} {1} {(105.32,73.61) (105.49,73.23)} 
    NET {} {} {} {} {} {n672} {} { 0.000} { 0.000} {0.004} {1.560} { 0.117} { 0.106} {} {} {} 
    INST {FE_PHC1169_n672} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.131} { 0.120} {} {1} {(109.12,72.56) (109.48,72.89)} 
    NET {} {} {} {} {} {FE_PHN1169_n672} {} { 0.000} { 0.000} {0.004} {1.844} { 0.131} { 0.120} {} {} {} 
    INST {FE_PHC215_n672} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.149} { 0.138} {} {1} {(104.94,75.36) (105.32,75.73)} 
    NET {} {} {} {} {} {FE_PHN215_n672} {} { 0.000} { 0.000} {0.005} {1.395} { 0.149} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.065} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.062} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1016
PATH 1017
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]7} {CK}
  ENDPT {acc_reg_out_reg[8]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.004} {} { 0.075} { 0.064} {} {1} {(55.27,16.66) (58.76,16.89)} 
    NET {} {} {} {} {} {acc_out[1><3><8]} {} { 0.000} { 0.000} {0.004} {1.072} { 0.075} { 0.064} {} {} {} 
    INST {FE_PHC136_acc_out_1__3__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.094} { 0.084} {} {2} {(59.34,17.61) (59.72,17.23)} 
    NET {} {} {} {} {} {FE_PHN136_acc_out_1__3__8} {} { 0.000} { 0.000} {0.007} {2.592} { 0.094} { 0.084} {} {} {} 
    INST {FE_PHC1003_acc_out_1__3__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.111} { 0.100} {} {1} {(55.54,17.61) (55.92,17.23)} 
    NET {} {} {} {} {} {FE_PHN1003_acc_out_1__3__8} {} { 0.000} { 0.000} {0.004} {1.102} { 0.111} { 0.100} {} {} {} 
    INST {FE_PHC1508_acc_out_1__3__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.126} { 0.116} {} {1} {(54.97,17.61) (55.33,17.27)} 
    NET {} {} {} {} {} {FE_PHN1508_acc_out_1__3__8} {} { 0.000} { 0.000} {0.004} {2.025} { 0.126} { 0.116} {} {} {} 
    INST {U5085} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.142} { 0.131} {} {1} {(57.25,17.61) (57.44,17.23)} 
    NET {} {} {} {} {} {n4909} {} { 0.000} { 0.000} {0.008} {1.749} { 0.142} { 0.131} {} {} {} 
    INST {U5086} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.150} { 0.139} {} {1} {(56.44,17.61) (56.30,17.43)} 
    NET {} {} {} {} {} {n991} {} { 0.000} { 0.000} {0.005} {1.298} { 0.150} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.060} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1017
PATH 1018
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]14} {CK}
  ENDPT {acc_reg_out_reg[6]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.015} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.074} { 0.063} {} {2} {(81.11,42.70) (84.60,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><6]} {} { 0.000} { 0.000} {0.005} {2.718} { 0.074} { 0.063} {} {} {} 
    INST {FE_PHC582_acc_out_3__2__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.091} { 0.080} {} {1} {(82.14,44.55) (82.52,44.93)} 
    NET {} {} {} {} {} {FE_PHN582_acc_out_3__2__6} {} { 0.000} { 0.000} {0.005} {1.332} { 0.091} { 0.080} {} {} {} 
    INST {FE_PHC1504_acc_out_3__2__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.105} { 0.094} {} {1} {(81.76,45.61) (82.12,45.27)} 
    NET {} {} {} {} {} {FE_PHN1504_acc_out_3__2__6} {} { 0.000} { 0.000} {0.003} {1.010} { 0.105} { 0.094} {} {} {} 
    INST {FE_PHC930_acc_out_3__2__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.123} { 0.112} {} {1} {(81.57,44.55) (81.95,44.93)} 
    NET {} {} {} {} {} {FE_PHN930_acc_out_3__2__6} {} { 0.000} { 0.000} {0.006} {2.118} { 0.123} { 0.112} {} {} {} 
    INST {U5300} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.139} { 0.128} {} {1} {(84.30,44.55) (84.11,44.93)} 
    NET {} {} {} {} {} {n5281} {} { 0.000} { 0.000} {0.007} {1.732} { 0.139} { 0.128} {} {} {} 
    INST {U5301} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.136} {} {1} {(83.03,44.55) (82.90,44.73)} 
    NET {} {} {} {} {} {n825} {} { 0.000} { 0.000} {0.005} {1.334} { 0.147} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.060} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1018
PATH 1019
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]15} {CK}
  ENDPT {acc_reg_out_reg[5]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.074} { 0.064} {} {1} {(84.38,11.06) (80.89,11.29)} 
    NET {} {} {} {} {} {acc_out[3><3><5]} {} { 0.000} { 0.000} {0.004} {1.006} { 0.074} { 0.064} {} {} {} 
    INST {FE_PHC127_acc_out_3__3__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.093} { 0.083} {} {2} {(80.05,13.76) (80.43,14.13)} 
    NET {} {} {} {} {} {FE_PHN127_acc_out_3__3__5} {} { 0.000} { 0.000} {0.007} {2.498} { 0.093} { 0.083} {} {} {} 
    INST {FE_PHC1112_acc_out_3__3__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.110} { 0.100} {} {1} {(84.42,14.80) (84.80,14.43)} 
    NET {} {} {} {} {} {FE_PHN1112_acc_out_3__3__5} {} { 0.000} { 0.000} {0.005} {1.209} { 0.110} { 0.100} {} {} {} 
    INST {FE_PHC1525_acc_out_3__3__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.126} { 0.115} {} {1} {(83.09,13.76) (83.45,14.09)} 
    NET {} {} {} {} {} {FE_PHN1525_acc_out_3__3__5} {} { 0.000} { 0.000} {0.004} {2.048} { 0.126} { 0.115} {} {} {} 
    INST {U5336} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.141} { 0.131} {} {1} {(83.66,14.80) (83.85,14.43)} 
    NET {} {} {} {} {} {n5346} {} { 0.000} { 0.000} {0.008} {1.795} { 0.141} { 0.131} {} {} {} 
    INST {U5337} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.139} {} {1} {(83.98,13.76) (83.85,13.93)} 
    NET {} {} {} {} {} {n802} {} { 0.000} { 0.000} {0.005} {1.319} { 0.149} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.060} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1019
PATH 1020
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]1} {CK}
  ENDPT {acc_reg_out_reg[12]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.003} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.015} {131.838} { 0.013} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.072} { 0.061} {} {2} {(10.44,81.90) (13.92,81.67)} 
    NET {} {} {} {} {} {acc_out[0><1><12]} {} { 0.000} { 0.000} {0.006} {3.049} { 0.072} { 0.061} {} {} {} 
    INST {FE_PHC548_acc_out_0__1__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.089} { 0.078} {} {1} {(14.50,83.75) (14.88,84.13)} 
    NET {} {} {} {} {} {FE_PHN548_acc_out_0__1__12} {} { 0.000} { 0.000} {0.005} {1.376} { 0.089} { 0.078} {} {} {} 
    INST {FE_PHC1432_acc_out_0__1__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.103} { 0.092} {} {1} {(11.65,83.75) (12.01,84.09)} 
    NET {} {} {} {} {} {FE_PHN1432_acc_out_0__1__12} {} { 0.000} { 0.000} {0.003} {0.998} { 0.103} { 0.092} {} {} {} 
    INST {FE_PHC1046_acc_out_0__1__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.120} { 0.109} {} {1} {(12.98,83.75) (13.36,84.13)} 
    NET {} {} {} {} {} {FE_PHN1046_acc_out_0__1__12} {} { 0.000} { 0.000} {0.006} {1.844} { 0.120} { 0.109} {} {} {} 
    INST {U4877} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.136} { 0.125} {} {1} {(14.19,83.75) (14.00,84.13)} 
    NET {} {} {} {} {} {n4574} {} { 0.000} { 0.000} {0.008} {1.825} { 0.136} { 0.125} {} {} {} 
    INST {U4878} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.144} { 0.134} {} {1} {(12.54,83.75) (12.41,83.92)} 
    NET {} {} {} {} {} {n1131} {} { 0.000} { 0.000} {0.005} {1.416} { 0.144} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.062} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.016} {131.838} { 0.057} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1020
PATH 1021
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]13} {CK}
  ENDPT {acc_reg_out_reg[2]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.004} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.010} { 0.000} {0.018} {124.925} { 0.017} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]12} {CK} {R} {QN} {F} {} {DFFR_X1} { 0.048} { 0.000} {0.011} {} { 0.065} { 0.054} {} {4} {(72.41,95.06) (69.30,95.08)} 
    NET {} {} {} {} {} {n1362} {} { 0.000} { 0.000} {0.011} {6.020} { 0.065} { 0.054} {} {} {} 
    INST {U1695} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.017} { 0.000} {0.010} {} { 0.082} { 0.072} {} {3} {(69.79,82.00) (69.98,81.84)} 
    NET {} {} {} {} {} {n1332} {} { 0.000} { 0.000} {0.010} {5.610} { 0.082} { 0.072} {} {} {} 
    INST {U1566} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.021} { 0.000} {0.014} {} { 0.103} { 0.092} {} {3} {(70.05,79.20) (69.86,79.03)} 
    NET {} {} {} {} {} {n5250} {} { 0.000} { 0.000} {0.014} {8.298} { 0.103} { 0.092} {} {} {} 
    INST {U1476} {A1} {F} {ZN} {R} {} {NAND2_X2} { 0.032} { 0.000} {0.028} {} { 0.135} { 0.124} {} {15} {(70.74,75.36) (70.41,74.98)} 
    NET {} {} {} {} {} {n5248} {} { 0.003} { 0.000} {0.028} {31.791} { 0.138} { 0.127} {} {} {} 
    INST {U5247} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.149} { 0.138} {} {1} {(93.73,73.61) (93.92,73.44)} 
    NET {} {} {} {} {} {n853} {} { 0.000} { 0.000} {0.005} {1.505} { 0.149} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.065} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1021
PATH 1022
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]1} {CK}
  ENDPT {x_reg_out_reg[6]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[14]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[14]} {R} {} {} {x_vector_flat[14]} {} {} {} {0.002} {16.335} { 0.071} { 0.060} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[14]} {} { 0.005} { 0.000} {0.005} {16.335} { 0.076} { 0.065} {} {} {} 
    INST {U4845} {B} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.100} { 0.089} {} {1} {(26.16,98.81) (25.80,98.47)} 
    NET {} {} {} {} {} {n1145} {} { 0.000} { 0.000} {0.006} {2.306} { 0.100} { 0.089} {} {} {} 
    INST {FE_PHC384_n1145} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.018} { 0.000} {0.004} {} { 0.117} { 0.107} {} {1} {(24.38,103.36) (24.75,103.70)} 
    NET {} {} {} {} {} {FE_PHN1535_n1145} {} { 0.000} { 0.000} {0.004} {1.155} { 0.117} { 0.107} {} {} {} 
    INST {FE_PHC1535_n1145} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.130} { 0.119} {} {1} {(23.24,103.36) (23.60,103.69)} 
    NET {} {} {} {} {} {FE_PHN384_n1145} {} { 0.000} { 0.000} {0.004} {1.251} { 0.130} { 0.119} {} {} {} 
    INST {FE_PHC929_n1145} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.148} { 0.137} {} {1} {(25.90,101.61) (26.28,101.23)} 
    NET {} {} {} {} {} {FE_PHN929_n1145} {} { 0.000} { 0.000} {0.005} {1.345} { 0.148} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.062} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.017} {131.838} { 0.060} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1022
PATH 1023
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]9} {CK}
  ENDPT {acc_reg_out_reg[13]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.001} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.017} {134.460} { 0.019} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.078} { 0.067} {} {2} {(126.75,81.90) (123.26,81.67)} 
    NET {} {} {} {} {} {acc_out[2><1><13]} {} { 0.000} { 0.000} {0.006} {3.223} { 0.078} { 0.067} {} {} {} 
    INST {FE_PHC572_acc_out_2__1__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.095} { 0.084} {} {1} {(122.23,83.75) (122.61,84.13)} 
    NET {} {} {} {} {} {FE_PHN1470_acc_out_2__1__13} {} { 0.000} { 0.000} {0.005} {1.211} { 0.095} { 0.084} {} {} {} 
    INST {FE_PHC1470_acc_out_2__1__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.108} { 0.098} {} {1} {(120.14,83.75) (120.50,84.09)} 
    NET {} {} {} {} {} {FE_PHN572_acc_out_2__1__13} {} { 0.000} { 0.000} {0.003} {0.753} { 0.108} { 0.098} {} {} {} 
    INST {FE_PHC1049_acc_out_2__1__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.125} { 0.115} {} {1} {(120.71,83.75) (121.09,84.13)} 
    NET {} {} {} {} {} {FE_PHN1049_acc_out_2__1__13} {} { 0.000} { 0.000} {0.006} {1.943} { 0.125} { 0.115} {} {} {} 
    INST {U5151} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.142} { 0.131} {} {1} {(121.92,82.00) (121.73,81.63)} 
    NET {} {} {} {} {} {n5025} {} { 0.000} { 0.000} {0.008} {1.888} { 0.142} { 0.131} {} {} {} 
    INST {U5152} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.150} { 0.140} {} {1} {(122.94,82.00) (122.80,81.84)} 
    NET {} {} {} {} {} {n938} {} { 0.000} { 0.000} {0.005} {1.516} { 0.150} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.065} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1023
PATH 1024
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]13} {CK}
  ENDPT {weight_reg_reg[2]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[2]} {R} {} {} {preload_data[2]} {} {} {} {0.002} {58.451} { 0.071} { 0.060} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[2]} {} { 0.022} {-0.007} {0.030} {58.451} { 0.093} { 0.082} {} {} {} 
    INST {U4155} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.005} {} { 0.105} { 0.095} {} {1} {(99.19,80.95) (98.86,81.09)} 
    NET {} {} {} {} {} {n3819} {} { 0.000} { 0.000} {0.005} {1.755} { 0.105} { 0.095} {} {} {} 
    INST {U4156} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.113} { 0.102} {} {1} {(99.81,80.95) (99.98,81.33)} 
    NET {} {} {} {} {} {n637} {} { 0.000} { 0.000} {0.005} {2.311} { 0.113} { 0.102} {} {} {} 
    INST {FE_PHC382_n637} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.130} { 0.119} {} {1} {(98.67,78.16) (99.03,78.50)} 
    NET {} {} {} {} {} {FE_PHN382_n637} {} { 0.000} { 0.000} {0.004} {1.062} { 0.130} { 0.119} {} {} {} 
    INST {FE_PHC747_n637} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.149} { 0.138} {} {1} {(97.53,78.16) (97.91,78.53)} 
    NET {} {} {} {} {} {FE_PHN747_n637} {} { 0.000} { 0.000} {0.006} {1.940} { 0.149} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.065} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1024
PATH 1025
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]15} {CK}
  ENDPT {acc_reg_out_reg[4]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.004} {} { 0.078} { 0.067} {} {1} {(96.34,11.06) (92.86,11.29)} 
    NET {} {} {} {} {} {FE_PHN157_acc_out_3__3__4} {} { 0.000} { 0.000} {0.004} {1.146} { 0.078} { 0.067} {} {} {} 
    INST {FE_PHC157_acc_out_3__3__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.096} { 0.086} {} {2} {(92.02,12.01) (92.40,11.63)} 
    NET {} {} {} {} {} {acc_out[3><3><4]} {} { 0.000} { 0.000} {0.006} {2.205} { 0.096} { 0.086} {} {} {} 
    INST {FE_PHC1102_acc_out_3__3__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.113} { 0.103} {} {1} {(90.69,14.80) (91.07,14.43)} 
    NET {} {} {} {} {} {FE_PHN1102_acc_out_3__3__4} {} { 0.000} { 0.000} {0.005} {1.192} { 0.113} { 0.103} {} {} {} 
    INST {FE_PHC1501_acc_out_3__3__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.129} { 0.118} {} {1} {(92.21,14.80) (92.57,14.47)} 
    NET {} {} {} {} {} {FE_PHN1501_acc_out_3__3__4} {} { 0.000} { 0.000} {0.004} {1.967} { 0.129} { 0.118} {} {} {} 
    INST {U5332} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.144} { 0.134} {} {1} {(91.45,14.80) (91.64,14.43)} 
    NET {} {} {} {} {} {n5341} {} { 0.000} { 0.000} {0.008} {1.889} { 0.144} { 0.134} {} {} {} 
    INST {U5333} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.153} { 0.142} {} {1} {(92.72,13.76) (92.85,13.93)} 
    NET {} {} {} {} {} {n803} {} { 0.000} { 0.000} {0.005} {1.689} { 0.153} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1025
PATH 1026
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]4} {CK}
  ENDPT {acc_reg_out_reg[11]4} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.005} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.015} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]4} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.074} { 0.063} {} {2} {(68.80,109.90) (65.31,109.67)} 
    NET {} {} {} {} {} {acc_out[1><0><11]} {} { 0.000} { 0.000} {0.006} {3.268} { 0.074} { 0.063} {} {} {} 
    INST {FE_PHC527_acc_out_1__0__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.092} { 0.081} {} {1} {(65.99,107.20) (66.37,106.83)} 
    NET {} {} {} {} {} {FE_PHN527_acc_out_1__0__11} {} { 0.000} { 0.000} {0.005} {1.739} { 0.092} { 0.081} {} {} {} 
    INST {FE_PHC1386_acc_out_1__0__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} {-0.000} {0.004} {} { 0.106} { 0.096} {} {1} {(70.36,108.95) (70.72,109.29)} 
    NET {} {} {} {} {} {FE_PHN1386_acc_out_1__0__11} {} { 0.000} { 0.000} {0.004} {1.390} { 0.106} { 0.096} {} {} {} 
    INST {FE_PHC1130_acc_out_1__0__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.124} { 0.113} {} {1} {(67.51,108.95) (67.89,109.33)} 
    NET {} {} {} {} {} {FE_PHN1130_acc_out_1__0__11} {} { 0.000} { 0.000} {0.006} {2.037} { 0.124} { 0.113} {} {} {} 
    INST {U4709} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.141} { 0.130} {} {1} {(66.75,107.20) (66.94,106.83)} 
    NET {} {} {} {} {} {n4352} {} { 0.000} { 0.000} {0.009} {2.131} { 0.141} { 0.130} {} {} {} 
    INST {U4710} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.146} { 0.135} {} {1} {(67.13,108.95) (67.30,109.33)} 
    NET {} {} {} {} {} {n1060} {} { 0.000} { 0.000} {0.004} {1.479} { 0.146} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.061} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.008} { 0.000} {0.017} {124.925} { 0.059} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1026
PATH 1027
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]9} {CK}
  ENDPT {acc_reg_out_reg[10]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.001} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.017} {134.460} { 0.019} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.077} { 0.066} {} {2} {(126.37,78.26) (122.88,78.50)} 
    NET {} {} {} {} {} {acc_out[2><1><10]} {} { 0.000} { 0.000} {0.005} {2.361} { 0.077} { 0.066} {} {} {} 
    INST {FE_PHC992_acc_out_2__1__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.094} { 0.083} {} {1} {(121.47,76.41) (121.85,76.03)} 
    NET {} {} {} {} {} {FE_PHN992_acc_out_2__1__10} {} { 0.000} { 0.000} {0.005} {1.323} { 0.094} { 0.083} {} {} {} 
    INST {FE_PHC1456_acc_out_2__1__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.108} { 0.097} {} {1} {(123.94,76.41) (124.30,76.07)} 
    NET {} {} {} {} {} {FE_PHN1456_acc_out_2__1__10} {} { 0.000} { 0.000} {0.003} {1.176} { 0.108} { 0.097} {} {} {} 
    INST {FE_PHC535_acc_out_2__1__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.126} { 0.115} {} {1} {(122.42,79.20) (122.80,78.83)} 
    NET {} {} {} {} {} {FE_PHN535_acc_out_2__1__10} {} { 0.000} { 0.000} {0.006} {2.128} { 0.126} { 0.115} {} {} {} 
    INST {U5142} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.142} { 0.131} {} {1} {(121.92,80.95) (121.73,81.33)} 
    NET {} {} {} {} {} {n5009} {} { 0.000} { 0.000} {0.008} {1.739} { 0.142} { 0.131} {} {} {} 
    INST {U5143} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.150} { 0.140} {} {1} {(121.59,79.20) (121.73,79.03)} 
    NET {} {} {} {} {} {n941} {} { 0.000} { 0.000} {0.005} {1.518} { 0.150} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.065} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1027
PATH 1028
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]7} {CK}
  ENDPT {acc_reg_out_reg[12]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.016} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.072} { 0.061} {} {1} {(63.26,25.90) (66.74,25.66)} 
    NET {} {} {} {} {} {acc_out[1><3><12]} {} { 0.000} { 0.000} {0.004} {0.753} { 0.072} { 0.061} {} {} {} 
    INST {FE_PHC423_acc_out_1__3__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.090} { 0.079} {} {2} {(66.94,26.00) (67.32,25.63)} 
    NET {} {} {} {} {} {FE_PHN423_acc_out_1__3__12} {} { 0.000} { 0.000} {0.006} {2.234} { 0.090} { 0.079} {} {} {} 
    INST {FE_PHC1036_acc_out_1__3__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.108} { 0.097} {} {1} {(65.99,27.75) (66.37,28.13)} 
    NET {} {} {} {} {} {FE_PHN1036_acc_out_1__3__12} {} { 0.000} { 0.000} {0.005} {1.410} { 0.108} { 0.097} {} {} {} 
    INST {FE_PHC1486_acc_out_1__3__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.123} { 0.112} {} {1} {(62.57,26.00) (62.93,25.67)} 
    NET {} {} {} {} {} {FE_PHN1486_acc_out_1__3__12} {} { 0.000} { 0.000} {0.004} {1.936} { 0.123} { 0.112} {} {} {} 
    INST {U5097} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.128} {} {1} {(64.73,27.75) (64.54,28.13)} 
    NET {} {} {} {} {} {n4930} {} { 0.000} { 0.000} {0.008} {2.100} { 0.139} { 0.128} {} {} {} 
    INST {U5098} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.137} {} {1} {(65.75,27.75) (65.61,27.93)} 
    NET {} {} {} {} {} {n987} {} { 0.000} { 0.000} {0.005} {1.460} { 0.148} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.060} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1028
PATH 1029
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]10} {CK}
  ENDPT {acc_reg_out_reg[6]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.018} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.077} { 0.066} {} {2} {(113.80,50.26) (117.28,50.50)} 
    NET {} {} {} {} {} {acc_out[2><2><6]} {} { 0.000} { 0.000} {0.005} {2.366} { 0.077} { 0.066} {} {} {} 
    INST {FE_PHC602_acc_out_2__2__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.093} { 0.082} {} {1} {(116.34,51.20) (116.72,50.83)} 
    NET {} {} {} {} {} {FE_PHN1392_acc_out_2__2__6} {} { 0.000} { 0.000} {0.005} {1.319} { 0.093} { 0.082} {} {} {} 
    INST {FE_PHC1392_acc_out_2__2__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.108} { 0.097} {} {1} {(117.48,50.16) (117.84,50.49)} 
    NET {} {} {} {} {} {FE_PHN602_acc_out_2__2__6} {} { 0.000} { 0.000} {0.004} {1.511} { 0.108} { 0.097} {} {} {} 
    INST {FE_PHC1086_acc_out_2__2__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.126} { 0.115} {} {1} {(114.82,51.20) (115.20,50.83)} 
    NET {} {} {} {} {} {FE_PHN1086_acc_out_2__2__6} {} { 0.000} { 0.000} {0.006} {1.904} { 0.126} { 0.115} {} {} {} 
    INST {U5169} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.142} { 0.131} {} {1} {(116.03,51.20) (115.84,50.83)} 
    NET {} {} {} {} {} {n5056} {} { 0.000} { 0.000} {0.008} {1.812} { 0.142} { 0.131} {} {} {} 
    INST {U5170} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.150} { 0.139} {} {1} {(114.20,51.20) (114.06,51.04)} 
    NET {} {} {} {} {} {n921} {} { 0.000} { 0.000} {0.005} {1.427} { 0.150} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.062} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1029
PATH 1030
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]10} {CK}
  ENDPT {acc_reg_out_reg[2]10} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.018} {133.580} { 0.017} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]10} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.008} {} { 0.082} { 0.071} {} {2} {(109.08,48.30) (105.59,48.06)} 
    NET {} {} {} {} {} {acc_out[2><2><2]} {} { 0.000} { 0.000} {0.008} {3.272} { 0.082} { 0.071} {} {} {} 
    INST {FE_PHC1384_acc_out_2__2__2} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.096} { 0.085} {} {1} {(106.27,54.01) (106.63,53.67)} 
    NET {} {} {} {} {} {FE_PHN1384_acc_out_2__2__2} {} { 0.000} { 0.000} {0.004} {1.346} { 0.096} { 0.085} {} {} {} 
    INST {FE_PHC565_acc_out_2__2__2} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.114} { 0.103} {} {1} {(106.84,50.16) (107.22,50.53)} 
    NET {} {} {} {} {} {FE_PHN565_acc_out_2__2__2} {} { 0.000} { 0.000} {0.005} {1.867} { 0.114} { 0.103} {} {} {} 
    INST {U2707} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.124} { 0.113} {} {1} {(106.27,50.16) (106.46,50.33)} 
    NET {} {} {} {} {} {n2494} {} { 0.000} { 0.000} {0.005} {1.845} { 0.124} { 0.113} {} {} {} 
    INST {U2708} {A2} {F} {ZN} {R} {} {NAND3_X1} { 0.011} { 0.000} {0.006} {} { 0.134} { 0.123} {} {1} {(106.72,51.20) (106.73,51.48)} 
    NET {} {} {} {} {} {n925} {} { 0.000} { 0.000} {0.006} {2.298} { 0.134} { 0.123} {} {} {} 
    INST {FE_PHC1321_n925} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.149} { 0.138} {} {1} {(107.98,54.01) (108.34,53.67)} 
    NET {} {} {} {} {} {FE_PHN1321_n925} {} { 0.000} { 0.000} {0.005} {2.108} { 0.149} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.019} {133.580} { 0.061} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1030
PATH 1031
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]1} {CK}
  ENDPT {acc_reg_out_reg[10]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.144}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.003} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.013} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.072} { 0.061} {} {2} {(14.62,81.90) (18.10,81.67)} 
    NET {} {} {} {} {} {acc_out[0><1><10]} {} { 0.000} { 0.000} {0.006} {3.282} { 0.072} { 0.061} {} {} {} 
    INST {FE_PHC549_acc_out_0__1__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.089} { 0.078} {} {1} {(14.31,84.81) (14.69,84.43)} 
    NET {} {} {} {} {} {FE_PHN1418_acc_out_0__1__10} {} { 0.000} { 0.000} {0.005} {1.328} { 0.089} { 0.078} {} {} {} 
    INST {FE_PHC1418_acc_out_0__1__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.103} { 0.092} {} {1} {(15.83,83.75) (16.19,84.09)} 
    NET {} {} {} {} {} {FE_PHN549_acc_out_0__1__10} {} { 0.000} { 0.000} {0.003} {0.911} { 0.103} { 0.092} {} {} {} 
    INST {FE_PHC1124_acc_out_0__1__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.120} { 0.109} {} {1} {(15.83,84.81) (16.21,84.43)} 
    NET {} {} {} {} {} {FE_PHN1124_acc_out_0__1__10} {} { 0.000} { 0.000} {0.006} {1.846} { 0.120} { 0.109} {} {} {} 
    INST {U4871} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.136} { 0.125} {} {1} {(15.07,84.81) (15.26,84.43)} 
    NET {} {} {} {} {} {n4564} {} { 0.000} { 0.000} {0.008} {1.785} { 0.136} { 0.125} {} {} {} 
    INST {U4872} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.144} { 0.134} {} {1} {(15.38,83.75) (15.52,83.92)} 
    NET {} {} {} {} {} {n1133} {} { 0.000} { 0.000} {0.005} {1.342} { 0.144} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.062} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1031
PATH 1032
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]2} {CK}
  ENDPT {weight_reg_reg[7]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.060} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.015} {-0.005} {0.033} {67.555} { 0.086} { 0.076} {} {} {} 
    INST {U4101} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.099} { 0.088} {} {1} {(36.87,72.56) (36.54,72.69)} 
    NET {} {} {} {} {} {n3787} {} { 0.000} { 0.000} {0.009} {1.795} { 0.099} { 0.088} {} {} {} 
    INST {U4102} {A} {F} {ZN} {R} {} {INV_X1} { 0.010} { 0.000} {0.006} {} { 0.109} { 0.098} {} {1} {(35.66,72.56) (35.49,72.93)} 
    NET {} {} {} {} {} {n768} {} { 0.000} { 0.000} {0.006} {2.775} { 0.109} { 0.098} {} {} {} 
    INST {FE_PHC903_n768} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} {-0.001} {0.005} {} { 0.123} { 0.112} {} {1} {(35.21,80.95) (35.57,81.29)} 
    NET {} {} {} {} {} {FE_PHN903_n768} {} { 0.000} { 0.000} {0.005} {2.225} { 0.123} { 0.112} {} {} {} 
    INST {FE_PHC209_n768} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.020} { 0.000} {0.006} {} { 0.143} { 0.132} {} {1} {(35.02,75.36) (35.40,75.73)} 
    NET {} {} {} {} {} {FE_PHN209_n768} {} { 0.000} { 0.000} {0.006} {2.215} { 0.143} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.062} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.056} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1032
PATH 1033
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]11} {CK}
  ENDPT {acc_reg_out_reg[12]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.076} { 0.065} {} {1} {(123.30,39.90) (126.78,39.66)} 
    NET {} {} {} {} {} {FE_PHN140_acc_out_2__3__12} {} { 0.000} { 0.000} {0.004} {0.941} { 0.076} { 0.065} {} {} {} 
    INST {FE_PHC140_acc_out_2__3__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.095} { 0.084} {} {2} {(126.60,38.95) (126.98,39.33)} 
    NET {} {} {} {} {} {acc_out[2><3><12]} {} { 0.000} { 0.000} {0.007} {2.504} { 0.095} { 0.084} {} {} {} 
    INST {FE_PHC1050_acc_out_2__3__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.112} { 0.101} {} {1} {(121.66,40.01) (122.04,39.63)} 
    NET {} {} {} {} {} {FE_PHN1050_acc_out_2__3__12} {} { 0.000} { 0.000} {0.005} {1.223} { 0.112} { 0.101} {} {} {} 
    INST {FE_PHC1503_acc_out_2__3__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.128} { 0.117} {} {1} {(122.61,41.76) (122.97,42.09)} 
    NET {} {} {} {} {} {FE_PHN1503_acc_out_2__3__12} {} { 0.000} { 0.000} {0.004} {2.125} { 0.128} { 0.117} {} {} {} 
    INST {U5224} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.144} { 0.133} {} {1} {(122.87,40.01) (122.68,39.63)} 
    NET {} {} {} {} {} {n5150} {} { 0.000} { 0.000} {0.008} {1.871} { 0.144} { 0.133} {} {} {} 
    INST {U5225} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.152} { 0.141} {} {1} {(121.98,41.76) (122.11,41.93)} 
    NET {} {} {} {} {} {n891} {} { 0.000} { 0.000} {0.005} {1.385} { 0.152} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1033
PATH 1034
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]2} {CK}
  ENDPT {acc_reg_out_reg[8]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.004} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.016} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} {-0.000} {0.005} {} { 0.074} { 0.063} {} {2} {(20.54,51.10) (17.05,50.87)} 
    NET {} {} {} {} {} {acc_out[0><2><8]} {} { 0.000} { 0.000} {0.005} {2.599} { 0.074} { 0.063} {} {} {} 
    INST {FE_PHC448_acc_out_0__2__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.090} { 0.079} {} {1} {(19.44,52.95) (19.82,53.33)} 
    NET {} {} {} {} {} {FE_PHN448_acc_out_0__2__8} {} { 0.000} { 0.000} {0.004} {1.191} { 0.090} { 0.079} {} {} {} 
    INST {FE_PHC1500_acc_out_0__2__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.105} { 0.094} {} {1} {(20.77,55.76) (21.13,56.09)} 
    NET {} {} {} {} {} {FE_PHN1500_acc_out_0__2__8} {} { 0.000} { 0.000} {0.004} {1.525} { 0.105} { 0.094} {} {} {} 
    INST {FE_PHC941_acc_out_0__2__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.123} { 0.112} {} {1} {(18.11,56.80) (18.49,56.43)} 
    NET {} {} {} {} {} {FE_PHN941_acc_out_0__2__8} {} { 0.000} { 0.000} {0.006} {2.015} { 0.123} { 0.112} {} {} {} 
    INST {U4915} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.139} { 0.128} {} {1} {(18.56,54.01) (18.37,53.63)} 
    NET {} {} {} {} {} {n4625} {} { 0.000} { 0.000} {0.008} {1.832} { 0.139} { 0.128} {} {} {} 
    INST {U4916} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.136} {} {1} {(19.00,52.95) (19.13,53.12)} 
    NET {} {} {} {} {} {n1111} {} { 0.000} { 0.000} {0.005} {1.322} { 0.147} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.061} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.060} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1034
PATH 1035
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]13} {CK}
  ENDPT {acc_reg_out_reg[11]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.129}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.005} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.008} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.066} { 0.055} {} {2} {(73.14,75.46) (76.62,75.70)} 
    NET {} {} {} {} {} {acc_out[3><1><11]} {} { 0.000} { 0.000} {0.005} {2.568} { 0.066} { 0.055} {} {} {} 
    INST {FE_PHC985_acc_out_3__1__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.083} { 0.072} {} {1} {(72.45,76.41) (72.83,76.03)} 
    NET {} {} {} {} {} {FE_PHN985_acc_out_3__1__11} {} { 0.000} { 0.000} {0.005} {1.477} { 0.083} { 0.072} {} {} {} 
    INST {FE_PHC1407_acc_out_3__1__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.098} { 0.087} {} {1} {(76.82,75.36) (77.18,75.69)} 
    NET {} {} {} {} {} {FE_PHN1407_acc_out_3__1__11} {} { 0.000} { 0.000} {0.004} {1.370} { 0.098} { 0.087} {} {} {} 
    INST {FE_PHC481_acc_out_3__1__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.115} { 0.104} {} {1} {(73.59,76.41) (73.97,76.03)} 
    NET {} {} {} {} {} {FE_PHN481_acc_out_3__1__11} {} { 0.000} { 0.000} {0.006} {1.870} { 0.115} { 0.104} {} {} {} 
    INST {U5270} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.131} { 0.120} {} {1} {(74.80,76.41) (74.61,76.03)} 
    NET {} {} {} {} {} {n5232} {} { 0.000} { 0.000} {0.008} {1.802} { 0.131} { 0.120} {} {} {} 
    INST {U5271} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.139} { 0.129} {} {1} {(73.34,76.41) (73.21,76.23)} 
    NET {} {} {} {} {} {n844} {} { 0.000} { 0.000} {0.005} {1.436} { 0.139} { 0.129} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.061} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1035
PATH 1036
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]9} {CK}
  ENDPT {acc_reg_out_reg[8]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.001} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.017} {134.460} { 0.019} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.077} { 0.066} {} {2} {(121.23,76.30) (117.75,76.06)} 
    NET {} {} {} {} {} {acc_out[2><1><8]} {} { 0.000} { 0.000} {0.005} {2.672} { 0.077} { 0.066} {} {} {} 
    INST {FE_PHC455_acc_out_2__1__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.093} { 0.082} {} {1} {(117.86,80.95) (118.24,81.33)} 
    NET {} {} {} {} {} {FE_PHN1528_acc_out_2__1__8} {} { 0.000} { 0.000} {0.004} {1.163} { 0.093} { 0.082} {} {} {} 
    INST {FE_PHC1528_acc_out_2__1__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.108} { 0.097} {} {1} {(117.29,82.00) (117.65,81.67)} 
    NET {} {} {} {} {} {FE_PHN455_acc_out_2__1__8} {} { 0.000} { 0.000} {0.003} {1.240} { 0.108} { 0.097} {} {} {} 
    INST {FE_PHC981_acc_out_2__1__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.125} { 0.114} {} {1} {(118.24,79.20) (118.62,78.83)} 
    NET {} {} {} {} {} {FE_PHN981_acc_out_2__1__8} {} { 0.000} { 0.000} {0.006} {1.996} { 0.125} { 0.114} {} {} {} 
    INST {U5136} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.142} { 0.131} {} {1} {(119.07,80.95) (118.88,81.33)} 
    NET {} {} {} {} {} {n4999} {} { 0.000} { 0.000} {0.008} {1.910} { 0.142} { 0.131} {} {} {} 
    INST {U5137} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.150} { 0.139} {} {1} {(118.94,79.20) (119.07,79.03)} 
    NET {} {} {} {} {} {n943} {} { 0.000} { 0.000} {0.005} {1.500} { 0.150} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.040} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.065} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.018} {134.460} { 0.063} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1036
PATH 1037
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]11} {CK}
  ENDPT {acc_reg_out_reg[8]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.004} {} { 0.077} { 0.066} {} {1} {(126.37,22.26) (122.88,22.50)} 
    NET {} {} {} {} {} {FE_PHN139_acc_out_2__3__8} {} { 0.000} { 0.000} {0.004} {1.079} { 0.077} { 0.066} {} {} {} 
    INST {FE_PHC139_acc_out_2__3__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.096} { 0.085} {} {2} {(122.23,22.16) (122.61,22.53)} 
    NET {} {} {} {} {} {acc_out[2><3><8]} {} { 0.000} { 0.000} {0.007} {2.313} { 0.096} { 0.085} {} {} {} 
    INST {FE_PHC1132_acc_out_2__3__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.113} { 0.102} {} {1} {(120.33,23.21) (120.71,22.83)} 
    NET {} {} {} {} {} {FE_PHN1132_acc_out_2__3__8} {} { 0.000} { 0.000} {0.005} {1.315} { 0.113} { 0.102} {} {} {} 
    INST {FE_PHC1492_acc_out_2__3__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.129} { 0.118} {} {1} {(122.04,24.96) (122.40,25.29)} 
    NET {} {} {} {} {} {FE_PHN1492_acc_out_2__3__8} {} { 0.000} { 0.000} {0.004} {2.026} { 0.129} { 0.118} {} {} {} 
    INST {U5212} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.144} { 0.133} {} {1} {(121.54,23.21) (121.35,22.83)} 
    NET {} {} {} {} {} {n5130} {} { 0.000} { 0.000} {0.007} {1.714} { 0.144} { 0.133} {} {} {} 
    INST {U5213} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.153} { 0.142} {} {1} {(121.41,22.16) (121.54,22.32)} 
    NET {} {} {} {} {} {n895} {} { 0.000} { 0.000} {0.005} {1.549} { 0.153} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1037
PATH 1038
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]11} {CK}
  ENDPT {acc_reg_out_reg[10]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.025} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.020} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.004} {} { 0.077} { 0.066} {} {1} {(126.56,30.66) (123.07,30.89)} 
    NET {} {} {} {} {} {FE_PHN151_acc_out_2__3__10} {} { 0.000} { 0.000} {0.004} {0.987} { 0.077} { 0.066} {} {} {} 
    INST {FE_PHC151_acc_out_2__3__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.095} { 0.084} {} {2} {(122.42,30.55) (122.80,30.93)} 
    NET {} {} {} {} {} {acc_out[2><3><10]} {} { 0.000} { 0.000} {0.006} {2.183} { 0.095} { 0.084} {} {} {} 
    INST {FE_PHC995_acc_out_2__3__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.112} { 0.101} {} {1} {(120.52,30.55) (120.90,30.93)} 
    NET {} {} {} {} {} {FE_PHN995_acc_out_2__3__10} {} { 0.000} { 0.000} {0.005} {1.249} { 0.112} { 0.101} {} {} {} 
    INST {FE_PHC1506_acc_out_2__3__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.128} { 0.117} {} {1} {(121.66,28.80) (122.02,28.47)} 
    NET {} {} {} {} {} {FE_PHN1506_acc_out_2__3__10} {} { 0.000} { 0.000} {0.004} {2.020} { 0.128} { 0.117} {} {} {} 
    INST {U5218} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.144} { 0.133} {} {1} {(121.73,30.55) (121.54,30.93)} 
    NET {} {} {} {} {} {n5140} {} { 0.000} { 0.000} {0.008} {2.088} { 0.144} { 0.133} {} {} {} 
    INST {U5219} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.153} { 0.142} {} {1} {(124.26,28.80) (124.39,28.64)} 
    NET {} {} {} {} {} {n893} {} { 0.000} { 0.000} {0.005} {1.399} { 0.153} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.064} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1038
PATH 1039
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]9} {CK}
  ENDPT {weight_reg_reg[4]9} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[4]} {R} {} {} {preload_data[4]} {} {} {} {0.002} {61.642} { 0.071} { 0.060} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[4]} {} { 0.018} {-0.003} {0.023} {61.642} { 0.089} { 0.078} {} {} {} 
    INST {U4165} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.006} {} { 0.102} { 0.091} {} {1} {(103.17,98.81) (103.49,98.67)} 
    NET {} {} {} {} {} {n3822} {} { 0.000} { 0.000} {0.006} {1.911} { 0.102} { 0.091} {} {} {} 
    INST {U4166} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.109} { 0.098} {} {1} {(104.37,98.81) (104.54,98.43)} 
    NET {} {} {} {} {} {n683} {} { 0.000} { 0.000} {0.004} {1.575} { 0.109} { 0.098} {} {} {} 
    INST {FE_PHC788_n683} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.122} { 0.110} {} {1} {(106.84,96.00) (107.20,95.67)} 
    NET {} {} {} {} {} {FE_PHN1582_n683} {} { 0.000} { 0.000} {0.004} {1.305} { 0.122} { 0.110} {} {} {} 
    INST {FE_PHC1582_n683} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.004} {} { 0.134} { 0.123} {} {1} {(108.74,96.00) (109.10,95.67)} 
    NET {} {} {} {} {} {FE_PHN788_n683} {} { 0.000} { 0.000} {0.004} {1.182} { 0.134} { 0.123} {} {} {} 
    INST {FE_PHC270_n683} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.152} { 0.141} {} {1} {(106.27,96.00) (106.65,95.63)} 
    NET {} {} {} {} {} {FE_PHN270_n683} {} { 0.000} { 0.000} {0.005} {1.490} { 0.152} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.065} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.064} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1039
PATH 1040
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]11} {CK}
  ENDPT {acc_reg_out_reg[3]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.144}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.019} {133.580} { 0.022} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.079} { 0.068} {} {1} {(115.70,14.70) (119.18,14.46)} 
    NET {} {} {} {} {} {FE_PHN410_acc_out_2__3__3} {} { 0.000} { 0.000} {0.004} {0.910} { 0.079} { 0.068} {} {} {} 
    INST {FE_PHC410_acc_out_2__3__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.097} { 0.086} {} {2} {(119.19,16.55) (119.57,16.93)} 
    NET {} {} {} {} {} {acc_out[2><3><3]} {} { 0.000} { 0.000} {0.006} {2.268} { 0.097} { 0.086} {} {} {} 
    INST {FE_PHC1514_acc_out_2__3__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.003} {} { 0.112} { 0.101} {} {1} {(120.90,16.55) (121.26,16.89)} 
    NET {} {} {} {} {} {FE_PHN1514_acc_out_2__3__3} {} { 0.000} { 0.000} {0.003} {0.930} { 0.112} { 0.101} {} {} {} 
    INST {FE_PHC945_acc_out_2__3__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.007} {} { 0.130} { 0.119} {} {1} {(121.09,14.80) (121.47,14.43)} 
    NET {} {} {} {} {} {FE_PHN945_acc_out_2__3__3} {} { 0.000} { 0.000} {0.007} {2.319} { 0.130} { 0.119} {} {} {} 
    INST {U5197} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.147} { 0.136} {} {1} {(114.82,16.55) (115.01,16.93)} 
    NET {} {} {} {} {} {n5105} {} { 0.000} { 0.000} {0.008} {1.730} { 0.147} { 0.136} {} {} {} 
    INST {U5198} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.155} { 0.144} {} {1} {(116.09,16.55) (116.22,16.73)} 
    NET {} {} {} {} {} {n900} {} { 0.000} { 0.000} {0.005} {1.233} { 0.155} { 0.144} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} { 0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1040
PATH 1041
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]13} {CK}
  ENDPT {acc_reg_out_reg[12]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.005} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.013} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.072} { 0.061} {} {2} {(75.25,69.86) (71.77,70.09)} 
    NET {} {} {} {} {} {acc_out[3><1><12]} {} { 0.000} { 0.000} {0.005} {2.554} { 0.072} { 0.061} {} {} {} 
    INST {FE_PHC554_acc_out_3__1__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.089} { 0.078} {} {1} {(73.40,72.56) (73.78,72.93)} 
    NET {} {} {} {} {} {FE_PHN554_acc_out_3__1__12} {} { 0.000} { 0.000} {0.005} {1.571} { 0.089} { 0.078} {} {} {} 
    INST {FE_PHC1483_acc_out_3__1__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.003} {} { 0.104} { 0.093} {} {1} {(69.60,73.61) (69.96,73.27)} 
    NET {} {} {} {} {} {FE_PHN1483_acc_out_3__1__12} {} { 0.000} { 0.000} {0.003} {1.131} { 0.104} { 0.093} {} {} {} 
    INST {FE_PHC1014_acc_out_3__1__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.121} { 0.110} {} {1} {(71.88,73.61) (72.26,73.23)} 
    NET {} {} {} {} {} {FE_PHN1014_acc_out_3__1__12} {} { 0.000} { 0.000} {0.006} {1.810} { 0.121} { 0.110} {} {} {} 
    INST {U5273} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.137} { 0.126} {} {1} {(73.40,73.61) (73.59,73.23)} 
    NET {} {} {} {} {} {n5237} {} { 0.000} { 0.000} {0.008} {1.788} { 0.137} { 0.126} {} {} {} 
    INST {U5274} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.145} { 0.134} {} {1} {(74.28,72.56) (74.42,72.73)} 
    NET {} {} {} {} {} {n843} {} { 0.000} { 0.000} {0.005} {1.466} { 0.145} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.057} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1041
PATH 1042
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]11} {CK}
  ENDPT {acc_reg_out_reg[9]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.020} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.004} {} { 0.077} { 0.066} {} {1} {(126.75,25.90) (123.26,25.66)} 
    NET {} {} {} {} {} {FE_PHN145_acc_out_2__3__9} {} { 0.000} { 0.000} {0.004} {1.050} { 0.077} { 0.066} {} {} {} 
    INST {FE_PHC145_acc_out_2__3__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.096} { 0.085} {} {2} {(122.04,26.00) (122.42,25.63)} 
    NET {} {} {} {} {} {acc_out[2><3><9]} {} { 0.000} { 0.000} {0.007} {2.639} { 0.096} { 0.085} {} {} {} 
    INST {FE_PHC1027_acc_out_2__3__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.114} { 0.103} {} {1} {(121.47,24.96) (121.85,25.33)} 
    NET {} {} {} {} {} {FE_PHN1027_acc_out_2__3__9} {} { 0.000} { 0.000} {0.005} {1.189} { 0.114} { 0.103} {} {} {} 
    INST {FE_PHC1481_acc_out_2__3__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.129} { 0.118} {} {1} {(120.90,24.96) (121.26,25.29)} 
    NET {} {} {} {} {} {FE_PHN1481_acc_out_2__3__9} {} { 0.000} { 0.000} {0.004} {1.773} { 0.129} { 0.118} {} {} {} 
    INST {U5215} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.144} { 0.133} {} {1} {(121.54,26.00) (121.35,25.63)} 
    NET {} {} {} {} {} {n5135} {} { 0.000} { 0.000} {0.008} {1.858} { 0.144} { 0.133} {} {} {} 
    INST {U5216} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.153} { 0.142} {} {1} {(122.73,26.00) (122.87,25.84)} 
    NET {} {} {} {} {} {n894} {} { 0.000} { 0.000} {0.005} {1.425} { 0.153} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1042
PATH 1043
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]10} {CK}
  ENDPT {acc_reg_out_reg[10]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.002} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.078} { 0.067} {} {2} {(126.75,48.30) (123.26,48.06)} 
    NET {} {} {} {} {} {acc_out[2><2><10]} {} { 0.000} { 0.000} {0.005} {2.220} { 0.078} { 0.067} {} {} {} 
    INST {FE_PHC954_acc_out_2__2__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.095} { 0.083} {} {1} {(122.61,45.61) (122.99,45.23)} 
    NET {} {} {} {} {} {FE_PHN954_acc_out_2__2__10} {} { 0.000} { 0.000} {0.005} {1.388} { 0.095} { 0.083} {} {} {} 
    INST {FE_PHC1542_acc_out_2__2__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.109} { 0.098} {} {1} {(119.76,47.36) (120.12,47.69)} 
    NET {} {} {} {} {} {FE_PHN1542_acc_out_2__2__10} {} { 0.000} { 0.000} {0.003} {1.188} { 0.109} { 0.098} {} {} {} 
    INST {FE_PHC185_acc_out_2__2__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.127} { 0.115} {} {1} {(122.61,50.16) (122.99,50.53)} 
    NET {} {} {} {} {} {FE_PHN185_acc_out_2__2__10} {} { 0.000} { 0.000} {0.006} {2.056} { 0.127} { 0.115} {} {} {} 
    INST {U5181} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.143} { 0.132} {} {1} {(122.30,52.95) (122.11,53.33)} 
    NET {} {} {} {} {} {n5076} {} { 0.000} { 0.000} {0.008} {1.812} { 0.143} { 0.132} {} {} {} 
    INST {U5182} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.152} { 0.141} {} {1} {(122.17,51.20) (122.30,51.04)} 
    NET {} {} {} {} {} {n917} {} { 0.000} { 0.000} {0.006} {1.826} { 0.152} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1043
PATH 1044
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]1} {CK}
  ENDPT {x_reg_out_reg[5]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[13]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[13]} {R} {} {} {x_vector_flat[13]} {} {} {} {0.002} {16.501} { 0.071} { 0.060} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[13]} {} { 0.005} { 0.000} {0.005} {16.501} { 0.076} { 0.064} {} {} {} 
    INST {U4844} {B} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.099} { 0.088} {} {1} {(28.56,97.75) (28.92,98.09)} 
    NET {} {} {} {} {} {FE_PHN381_n1146} {} { 0.000} { 0.000} {0.006} {2.057} { 0.099} { 0.088} {} {} {} 
    INST {FE_PHC381_n1146} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.117} { 0.106} {} {1} {(25.52,97.75) (25.89,98.10)} 
    NET {} {} {} {} {} {FE_PHN1604_n1146} {} { 0.000} { 0.000} {0.004} {1.167} { 0.117} { 0.106} {} {} {} 
    INST {FE_PHC1604_n1146} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.129} { 0.118} {} {1} {(26.28,96.00) (26.64,95.67)} 
    NET {} {} {} {} {} {n1146} {} { 0.000} { 0.000} {0.003} {1.037} { 0.129} { 0.118} {} {} {} 
    INST {FE_PHC734_n1146} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.147} { 0.136} {} {1} {(28.18,96.00) (28.56,95.63)} 
    NET {} {} {} {} {} {FE_PHN734_n1146} {} { 0.000} { 0.000} {0.005} {1.505} { 0.147} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.063} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1044
PATH 1045
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]7} {CK}
  ENDPT {acc_reg_out_reg[11]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.016} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.073} { 0.061} {} {1} {(63.45,22.26) (66.93,22.50)} 
    NET {} {} {} {} {} {acc_out[1><3><11]} {} { 0.000} { 0.000} {0.004} {1.085} { 0.073} { 0.061} {} {} {} 
    INST {FE_PHC164_acc_out_1__3__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.091} { 0.079} {} {2} {(64.85,20.41) (65.23,20.03)} 
    NET {} {} {} {} {} {FE_PHN164_acc_out_1__3__11} {} { 0.000} { 0.000} {0.006} {2.083} { 0.091} { 0.079} {} {} {} 
    INST {FE_PHC1164_acc_out_1__3__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.108} { 0.097} {} {1} {(64.28,20.41) (64.66,20.03)} 
    NET {} {} {} {} {} {FE_PHN1164_acc_out_1__3__11} {} { 0.000} { 0.000} {0.005} {1.380} { 0.108} { 0.097} {} {} {} 
    INST {FE_PHC1477_acc_out_1__3__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.123} { 0.112} {} {1} {(62.76,20.41) (63.12,20.07)} 
    NET {} {} {} {} {} {FE_PHN1477_acc_out_1__3__11} {} { 0.000} { 0.000} {0.004} {1.843} { 0.123} { 0.112} {} {} {} 
    INST {U5094} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.140} { 0.128} {} {1} {(63.97,20.41) (63.78,20.03)} 
    NET {} {} {} {} {} {n4925} {} { 0.000} { 0.000} {0.008} {2.108} { 0.140} { 0.128} {} {} {} 
    INST {U5095} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.137} {} {1} {(62.32,22.16) (62.45,22.32)} 
    NET {} {} {} {} {} {n988} {} { 0.000} { 0.000} {0.005} {1.362} { 0.148} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1045
PATH 1046
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]13} {CK}
  ENDPT {acc_reg_out_reg[3]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.014} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.072} { 0.061} {} {2} {(87.00,69.86) (90.49,70.09)} 
    NET {} {} {} {} {} {acc_out[3><1><3]} {} { 0.000} { 0.000} {0.005} {2.705} { 0.072} { 0.061} {} {} {} 
    INST {FE_PHC1005_acc_out_3__1__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.090} { 0.079} {} {1} {(88.60,73.61) (88.98,73.23)} 
    NET {} {} {} {} {} {FE_PHN1005_acc_out_3__1__3} {} { 0.000} { 0.000} {0.006} {1.759} { 0.090} { 0.079} {} {} {} 
    INST {FE_PHC1367_acc_out_3__1__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.106} { 0.094} {} {1} {(84.61,73.61) (84.97,73.27)} 
    NET {} {} {} {} {} {FE_PHN1367_acc_out_3__1__3} {} { 0.000} { 0.000} {0.004} {1.772} { 0.106} { 0.094} {} {} {} 
    INST {FE_PHC510_acc_out_3__1__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.123} { 0.112} {} {1} {(90.88,72.56) (91.26,72.93)} 
    NET {} {} {} {} {} {FE_PHN510_acc_out_3__1__3} {} { 0.000} { 0.000} {0.006} {1.906} { 0.123} { 0.112} {} {} {} 
    INST {U2049} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.133} { 0.122} {} {1} {(89.81,72.56) (89.62,72.73)} 
    NET {} {} {} {} {} {n1792} {} { 0.000} { 0.000} {0.006} {2.137} { 0.133} { 0.122} {} {} {} 
    INST {U2050} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.012} { 0.000} {0.007} {} { 0.146} { 0.134} {} {1} {(87.53,70.81) (87.55,71.08)} 
    NET {} {} {} {} {} {n852} {} { 0.000} { 0.000} {0.007} {1.299} { 0.146} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.058} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1046
PATH 1047
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]13} {CK}
  ENDPT {weight_reg_reg[3]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.060} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.023} {-0.003} {0.028} {58.889} { 0.094} { 0.083} {} {} {} 
    INST {U4211} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.107} { 0.096} {} {1} {(98.23,87.61) (97.91,87.47)} 
    NET {} {} {} {} {} {n3845} {} { 0.000} { 0.000} {0.009} {1.839} { 0.107} { 0.096} {} {} {} 
    INST {U4212} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.116} { 0.105} {} {1} {(99.12,87.61) (98.95,87.23)} 
    NET {} {} {} {} {} {FE_PHN1181_n636} {} { 0.000} { 0.000} {0.005} {2.154} { 0.116} { 0.105} {} {} {} 
    INST {FE_PHC1181_n636} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.005} {} { 0.130} { 0.119} {} {1} {(90.50,89.36) (90.86,89.69)} 
    NET {} {} {} {} {} {n636} {} { 0.000} { 0.000} {0.005} {2.108} { 0.130} { 0.119} {} {} {} 
    INST {FE_PHC221_n636} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.149} { 0.137} {} {1} {(99.24,87.61) (99.62,87.23)} 
    NET {} {} {} {} {} {FE_PHN221_n636} {} { 0.000} { 0.000} {0.005} {1.500} { 0.149} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.066} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1047
PATH 1048
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]3} {CK}
  ENDPT {acc_reg_out_reg[0]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.005} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]3} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.059} { 0.000} {0.017} {} { 0.073} { 0.061} {} {12} {(35.93,36.26) (32.81,36.28)} 
    NET {} {} {} {} {} {n1450} {} { 0.000} { 0.000} {0.017} {9.517} { 0.073} { 0.061} {} {} {} 
    INST {U2516} {A2} {R} {ZN} {F} {} {NOR2_X1} { 0.011} { 0.000} {0.008} {} { 0.084} { 0.072} {} {2} {(32.81,24.96) (32.62,25.33)} 
    NET {} {} {} {} {} {n2297} {} { 0.000} { 0.000} {0.008} {3.650} { 0.084} { 0.072} {} {} {} 
    INST {U1469} {A} {F} {Z} {R} {} {XOR2_X1} { 0.012} { 0.000} {0.008} {} { 0.096} { 0.084} {} {1} {(31.53,20.55) (32.12,20.92)} 
    NET {} {} {} {} {} {FE_PHN684_n2298} {} { 0.000} { 0.000} {0.008} {0.801} { 0.096} { 0.084} {} {} {} 
    INST {FE_PHC684_n2298} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.020} { 0.000} {0.005} {} { 0.116} { 0.104} {} {1} {(32.55,20.41) (32.93,20.03)} 
    NET {} {} {} {} {} {n2298} {} { 0.000} { 0.000} {0.005} {1.910} { 0.116} { 0.104} {} {} {} 
    INST {U2523} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.125} { 0.114} {} {1} {(32.05,19.36) (31.86,19.53)} 
    NET {} {} {} {} {} {n2301} {} { 0.000} { 0.000} {0.005} {1.916} { 0.125} { 0.114} {} {} {} 
    INST {U2525} {A1} {F} {ZN} {R} {} {NAND3_X1} { 0.008} { 0.000} {0.005} {} { 0.133} { 0.122} {} {1} {(30.65,17.61) (30.45,17.88)} 
    NET {} {} {} {} {} {FE_PHN1320_n1095} {} { 0.000} { 0.000} {0.005} {1.495} { 0.133} { 0.122} {} {} {} 
    INST {FE_PHC1320_n1095} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.147} { 0.135} {} {1} {(28.18,17.61) (28.54,17.27)} 
    NET {} {} {} {} {} {n1095} {} { 0.000} { 0.000} {0.004} {1.435} { 0.147} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.062} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1048
PATH 1049
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]9} {CK}
  ENDPT {acc_reg_out_reg[12]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.001} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.017} {134.460} { 0.019} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.078} { 0.066} {} {2} {(126.56,83.86) (123.07,84.09)} 
    NET {} {} {} {} {} {acc_out[2><1><12]} {} { 0.000} { 0.000} {0.006} {3.083} { 0.078} { 0.066} {} {} {} 
    INST {FE_PHC486_acc_out_2__1__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.095} { 0.083} {} {1} {(121.85,84.81) (122.23,84.43)} 
    NET {} {} {} {} {} {FE_PHN486_acc_out_2__1__12} {} { 0.000} { 0.000} {0.005} {1.296} { 0.095} { 0.083} {} {} {} 
    INST {FE_PHC1434_acc_out_2__1__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.109} { 0.097} {} {1} {(124.70,84.81) (125.06,84.47)} 
    NET {} {} {} {} {} {FE_PHN1434_acc_out_2__1__12} {} { 0.000} { 0.000} {0.003} {0.932} { 0.109} { 0.097} {} {} {} 
    INST {FE_PHC1100_acc_out_2__1__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.126} { 0.114} {} {1} {(124.13,84.81) (124.51,84.43)} 
    NET {} {} {} {} {} {FE_PHN1100_acc_out_2__1__12} {} { 0.000} { 0.000} {0.006} {1.975} { 0.126} { 0.114} {} {} {} 
    INST {U5148} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.142} { 0.131} {} {1} {(123.06,84.81) (122.87,84.43)} 
    NET {} {} {} {} {} {n5019} {} { 0.000} { 0.000} {0.008} {1.858} { 0.142} { 0.131} {} {} {} 
    INST {U5149} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.151} { 0.140} {} {1} {(123.89,84.81) (123.75,84.64)} 
    NET {} {} {} {} {} {n939} {} { 0.000} { 0.000} {0.005} {1.535} { 0.151} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.066} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.063} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1049
PATH 1050
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]6} {CK}
  ENDPT {acc_reg_out_reg[5]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.127}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.007} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.064} { 0.053} {} {2} {(47.30,47.46) (50.78,47.70)} 
    NET {} {} {} {} {} {acc_out[1><2><5]} {} { 0.000} { 0.000} {0.005} {2.261} { 0.064} { 0.053} {} {} {} 
    INST {FE_PHC609_acc_out_1__2__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.081} { 0.070} {} {1} {(51.36,48.41) (51.74,48.03)} 
    NET {} {} {} {} {} {FE_PHN609_acc_out_1__2__5} {} { 0.000} { 0.000} {0.005} {1.443} { 0.081} { 0.070} {} {} {} 
    INST {FE_PHC1398_acc_out_1__2__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.096} { 0.085} {} {1} {(50.03,51.20) (50.39,50.87)} 
    NET {} {} {} {} {} {FE_PHN1398_acc_out_1__2__5} {} { 0.000} { 0.000} {0.004} {1.255} { 0.096} { 0.085} {} {} {} 
    INST {FE_PHC1113_acc_out_1__2__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.113} { 0.102} {} {1} {(51.93,48.41) (52.31,48.03)} 
    NET {} {} {} {} {} {FE_PHN1113_acc_out_1__2__5} {} { 0.000} { 0.000} {0.006} {1.926} { 0.113} { 0.102} {} {} {} 
    INST {U5041} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.130} { 0.119} {} {1} {(51.05,48.41) (50.86,48.03)} 
    NET {} {} {} {} {} {n4833} {} { 0.000} { 0.000} {0.008} {2.089} { 0.130} { 0.119} {} {} {} 
    INST {U5042} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.139} { 0.127} {} {1} {(47.70,48.41) (47.56,48.23)} 
    NET {} {} {} {} {} {n1018} {} { 0.000} { 0.000} {0.005} {1.425} { 0.139} { 0.127} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1050
PATH 1051
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]3} {CK}
  ENDPT {x_reg_out_reg[1]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[25]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[25]} {R} {} {} {x_vector_flat[25]} {} {} {} {0.002} {8.439} { 0.071} { 0.060} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[25]} {} { 0.002} { 0.000} {0.002} {8.439} { 0.073} { 0.061} {} {} {} 
    INST {U4937} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.006} {} { 0.095} { 0.083} {} {1} {(33.00,27.75) (32.64,28.09)} 
    NET {} {} {} {} {} {FE_PHN728_n1102} {} { 0.000} { 0.000} {0.006} {1.656} { 0.095} { 0.083} {} {} {} 
    INST {FE_PHC728_n1102} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.114} { 0.103} {} {1} {(28.18,27.75) (28.56,28.13)} 
    NET {} {} {} {} {} {FE_PHN434_n1102} {} { 0.000} { 0.000} {0.005} {1.904} { 0.114} { 0.103} {} {} {} 
    INST {FE_PHC1586_n1102} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.127} { 0.116} {} {1} {(32.93,22.16) (33.29,22.49)} 
    NET {} {} {} {} {} {FE_PHN1586_n1102} {} { 0.000} { 0.000} {0.004} {1.196} { 0.127} { 0.116} {} {} {} 
    INST {FE_PHC434_n1102} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.145} { 0.134} {} {1} {(32.93,24.96) (33.31,25.33)} 
    NET {} {} {} {} {} {n1102} {} { 0.000} { 0.000} {0.005} {1.758} { 0.145} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.042} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.062} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1051
PATH 1052
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]9} {CK}
  ENDPT {acc_reg_out_reg[5]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.001} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.018} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.077} { 0.065} {} {2} {(114.20,78.26) (110.72,78.50)} 
    NET {} {} {} {} {} {acc_out[2><1><5]} {} { 0.000} { 0.000} {0.005} {2.671} { 0.077} { 0.065} {} {} {} 
    INST {FE_PHC512_acc_out_2__1__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.094} { 0.082} {} {1} {(111.78,80.95) (112.16,81.33)} 
    NET {} {} {} {} {} {FE_PHN1427_acc_out_2__1__5} {} { 0.000} { 0.000} {0.005} {1.462} { 0.094} { 0.082} {} {} {} 
    INST {FE_PHC1427_acc_out_2__1__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.108} { 0.097} {} {1} {(112.16,79.20) (112.52,78.87)} 
    NET {} {} {} {} {} {FE_PHN512_acc_out_2__1__5} {} { 0.000} { 0.000} {0.003} {1.119} { 0.108} { 0.097} {} {} {} 
    INST {FE_PHC1098_acc_out_2__1__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.125} { 0.114} {} {1} {(113.30,80.95) (113.68,81.33)} 
    NET {} {} {} {} {} {FE_PHN1098_acc_out_2__1__5} {} { 0.000} { 0.000} {0.006} {1.958} { 0.125} { 0.114} {} {} {} 
    INST {U5126} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.142} { 0.131} {} {1} {(112.54,80.95) (112.73,81.33)} 
    NET {} {} {} {} {} {n4983} {} { 0.000} { 0.000} {0.008} {1.954} { 0.142} { 0.131} {} {} {} 
    INST {U5127} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.151} { 0.139} {} {1} {(112.86,79.20) (112.99,79.03)} 
    NET {} {} {} {} {} {n946} {} { 0.000} { 0.000} {0.005} {1.338} { 0.151} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.066} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.062} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1052
PATH 1053
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]11} {CK}
  ENDPT {acc_reg_out_reg[7]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.144}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.003} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.019} {133.580} { 0.023} { 0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.079} { 0.067} {} {1} {(118.73,20.30) (122.22,20.07)} 
    NET {} {} {} {} {} {FE_PHN161_acc_out_2__3__7} {} { 0.000} { 0.000} {0.004} {0.753} { 0.079} { 0.067} {} {} {} 
    INST {FE_PHC161_acc_out_2__3__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.007} {} { 0.098} { 0.087} {} {2} {(122.42,20.41) (122.80,20.03)} 
    NET {} {} {} {} {} {acc_out[2><3><7]} {} { 0.000} { 0.000} {0.007} {2.705} { 0.098} { 0.087} {} {} {} 
    INST {FE_PHC1015_acc_out_2__3__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.116} { 0.105} {} {1} {(120.71,22.16) (121.09,22.53)} 
    NET {} {} {} {} {} {FE_PHN1015_acc_out_2__3__7} {} { 0.000} { 0.000} {0.005} {1.586} { 0.116} { 0.105} {} {} {} 
    INST {FE_PHC1536_acc_out_2__3__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.132} { 0.120} {} {1} {(118.81,23.21) (119.17,22.87)} 
    NET {} {} {} {} {} {FE_PHN1536_acc_out_2__3__7} {} { 0.000} { 0.000} {0.004} {1.753} { 0.132} { 0.120} {} {} {} 
    INST {U5209} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.147} { 0.136} {} {1} {(120.02,23.21) (119.83,22.83)} 
    NET {} {} {} {} {} {n5125} {} { 0.000} { 0.000} {0.008} {1.779} { 0.147} { 0.136} {} {} {} 
    INST {U5210} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.155} { 0.144} {} {1} {(120.08,22.16) (120.21,22.32)} 
    NET {} {} {} {} {} {n896} {} { 0.000} { 0.000} {0.005} {1.312} { 0.155} { 0.144} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.064} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} { 0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1053
PATH 1054
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]2} {CK}
  ENDPT {acc_reg_out_reg[14]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.005} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.063} {} {2} {(10.25,53.90) (13.73,53.66)} 
    NET {} {} {} {} {} {acc_out[0><2><14]} {} { 0.000} { 0.000} {0.005} {2.637} { 0.075} { 0.063} {} {} {} 
    INST {FE_PHC532_acc_out_0__2__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.091} { 0.080} {} {1} {(12.98,55.76) (13.36,56.13)} 
    NET {} {} {} {} {} {FE_PHN1476_acc_out_0__2__14} {} { 0.000} { 0.000} {0.005} {1.198} { 0.091} { 0.080} {} {} {} 
    INST {FE_PHC1476_acc_out_0__2__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.106} { 0.094} {} {1} {(11.46,55.76) (11.82,56.09)} 
    NET {} {} {} {} {} {FE_PHN532_acc_out_0__2__14} {} { 0.000} { 0.000} {0.004} {1.565} { 0.106} { 0.094} {} {} {} 
    INST {FE_PHC953_acc_out_0__2__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.124} { 0.112} {} {1} {(16.02,55.76) (16.40,56.13)} 
    NET {} {} {} {} {} {FE_PHN953_acc_out_0__2__14} {} { 0.000} { 0.000} {0.006} {2.131} { 0.124} { 0.112} {} {} {} 
    INST {U4933} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.129} {} {1} {(13.74,55.76) (13.93,56.13)} 
    NET {} {} {} {} {} {n4659} {} { 0.000} { 0.000} {0.008} {1.901} { 0.140} { 0.129} {} {} {} 
    INST {U4934} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.137} {} {1} {(12.16,55.76) (12.29,55.93)} 
    NET {} {} {} {} {} {n1105} {} { 0.000} { 0.000} {0.005} {1.351} { 0.149} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.062} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1054
PATH 1055
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]6} {CK}
  ENDPT {acc_reg_out_reg[8]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.010} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.069} { 0.057} {} {2} {(58.91,45.50) (55.43,45.27)} 
    NET {} {} {} {} {} {acc_out[1><2><8]} {} { 0.000} { 0.000} {0.006} {3.183} { 0.069} { 0.057} {} {} {} 
    INST {FE_PHC471_acc_out_1__2__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.085} { 0.074} {} {1} {(57.44,50.16) (57.82,50.53)} 
    NET {} {} {} {} {} {FE_PHN1487_acc_out_1__2__8} {} { 0.000} { 0.000} {0.005} {1.205} { 0.085} { 0.074} {} {} {} 
    INST {FE_PHC1487_acc_out_1__2__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.099} { 0.088} {} {1} {(57.06,51.20) (57.42,50.87)} 
    NET {} {} {} {} {} {FE_PHN471_acc_out_1__2__8} {} { 0.000} { 0.000} {0.003} {0.753} { 0.099} { 0.088} {} {} {} 
    INST {FE_PHC1058_acc_out_1__2__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.117} { 0.105} {} {1} {(57.63,51.20) (58.01,50.83)} 
    NET {} {} {} {} {} {FE_PHN1058_acc_out_1__2__8} {} { 0.000} { 0.000} {0.006} {2.138} { 0.117} { 0.105} {} {} {} 
    INST {U5050} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.009} {} { 0.133} { 0.121} {} {1} {(57.89,48.41) (57.70,48.03)} 
    NET {} {} {} {} {} {n4848} {} { 0.000} { 0.000} {0.009} {1.769} { 0.133} { 0.121} {} {} {} 
    INST {U5051} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.142} { 0.130} {} {1} {(58.33,48.41) (58.46,48.23)} 
    NET {} {} {} {} {} {n1015} {} { 0.000} { 0.000} {0.006} {1.658} { 0.142} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.011} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.054} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1055
PATH 1056
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]13} {CK}
  ENDPT {acc_reg_out_reg[8]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.013} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.071} { 0.060} {} {2} {(75.23,67.90) (78.71,67.67)} 
    NET {} {} {} {} {} {acc_out[3><1><8]} {} { 0.000} { 0.000} {0.005} {2.408} { 0.071} { 0.060} {} {} {} 
    INST {FE_PHC513_acc_out_3__1__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.088} { 0.076} {} {1} {(77.58,72.56) (77.96,72.93)} 
    NET {} {} {} {} {} {FE_PHN1435_acc_out_3__1__8} {} { 0.000} { 0.000} {0.005} {1.289} { 0.088} { 0.076} {} {} {} 
    INST {FE_PHC1435_acc_out_3__1__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.103} { 0.091} {} {1} {(76.25,72.56) (76.61,72.89)} 
    NET {} {} {} {} {} {FE_PHN513_acc_out_3__1__8} {} { 0.000} { 0.000} {0.004} {1.359} { 0.103} { 0.091} {} {} {} 
    INST {FE_PHC1099_acc_out_3__1__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.120} { 0.109} {} {1} {(79.10,72.56) (79.48,72.93)} 
    NET {} {} {} {} {} {FE_PHN1099_acc_out_3__1__8} {} { 0.000} { 0.000} {0.006} {2.056} { 0.120} { 0.109} {} {} {} 
    INST {U5261} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.137} { 0.125} {} {1} {(78.34,72.56) (78.53,72.93)} 
    NET {} {} {} {} {} {n5217} {} { 0.000} { 0.000} {0.008} {1.962} { 0.137} { 0.125} {} {} {} 
    INST {U5262} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.146} { 0.134} {} {1} {(77.14,72.56) (77.01,72.73)} 
    NET {} {} {} {} {} {n847} {} { 0.000} { 0.000} {0.005} {1.518} { 0.146} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.057} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1056
PATH 1057
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]2} {CK}
  ENDPT {acc_reg_out_reg[3]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.055} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.005} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.072} { 0.061} {} {2} {(28.68,48.30) (32.16,48.06)} 
    NET {} {} {} {} {} {acc_out[0><2><3]} {} { 0.000} { 0.000} {0.005} {2.331} { 0.072} { 0.061} {} {} {} 
    INST {FE_PHC531_acc_out_0__2__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.089} { 0.078} {} {1} {(31.03,50.16) (31.41,50.53)} 
    NET {} {} {} {} {} {FE_PHN1436_acc_out_0__2__3} {} { 0.000} { 0.000} {0.005} {1.426} { 0.089} { 0.078} {} {} {} 
    INST {FE_PHC1436_acc_out_0__2__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.104} { 0.093} {} {1} {(27.99,50.16) (28.35,50.49)} 
    NET {} {} {} {} {} {FE_PHN531_acc_out_0__2__3} {} { 0.000} { 0.000} {0.004} {1.515} { 0.104} { 0.093} {} {} {} 
    INST {FE_PHC1012_acc_out_0__2__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.122} { 0.110} {} {1} {(32.17,52.95) (32.55,53.33)} 
    NET {} {} {} {} {} {FE_PHN1012_acc_out_0__2__3} {} { 0.000} { 0.000} {0.006} {2.047} { 0.122} { 0.110} {} {} {} 
    INST {U4898} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.138} { 0.127} {} {1} {(31.79,50.16) (31.98,50.53)} 
    NET {} {} {} {} {} {n4599} {} { 0.000} { 0.000} {0.008} {1.802} { 0.138} { 0.127} {} {} {} 
    INST {U4899} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.147} { 0.135} {} {1} {(30.59,50.16) (30.46,50.33)} 
    NET {} {} {} {} {} {n1116} {} { 0.000} { 0.000} {0.005} {1.447} { 0.147} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.062} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1057
PATH 1058
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]6} {CK}
  ENDPT {acc_reg_out_reg[11]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.071} { 0.060} {} {2} {(62.72,45.50) (59.23,45.27)} 
    NET {} {} {} {} {} {acc_out[1><2><11]} {} { 0.000} { 0.000} {0.005} {2.784} { 0.071} { 0.060} {} {} {} 
    INST {FE_PHC732_acc_out_1__2__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.004} {} { 0.088} { 0.076} {} {1} {(56.87,50.16) (57.25,50.53)} 
    NET {} {} {} {} {} {FE_PHN732_acc_out_1__2__11} {} { 0.000} { 0.000} {0.004} {1.177} { 0.088} { 0.076} {} {} {} 
    INST {FE_PHC1587_acc_out_1__2__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.103} { 0.091} {} {1} {(56.49,51.20) (56.85,50.87)} 
    NET {} {} {} {} {} {FE_PHN1587_acc_out_1__2__11} {} { 0.000} { 0.000} {0.004} {1.644} { 0.103} { 0.091} {} {} {} 
    INST {FE_PHC436_acc_out_1__2__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.121} { 0.109} {} {1} {(59.15,47.36) (59.53,47.73)} 
    NET {} {} {} {} {} {FE_PHN436_acc_out_1__2__11} {} { 0.000} { 0.000} {0.006} {2.149} { 0.121} { 0.109} {} {} {} 
    INST {U5059} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.137} { 0.125} {} {1} {(61.43,48.41) (61.62,48.03)} 
    NET {} {} {} {} {} {n4863} {} { 0.000} { 0.000} {0.008} {1.764} { 0.137} { 0.125} {} {} {} 
    INST {U5060} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.145} { 0.133} {} {1} {(61.55,47.36) (61.69,47.52)} 
    NET {} {} {} {} {} {n1012} {} { 0.000} { 0.000} {0.005} {1.298} { 0.145} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1058
PATH 1059
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]15} {CK}
  ENDPT {acc_reg_out_reg[10]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.017} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.074} { 0.062} {} {1} {(74.88,16.66) (71.39,16.89)} 
    NET {} {} {} {} {} {acc_out[3><3><10]} {} { 0.000} { 0.000} {0.004} {1.027} { 0.074} { 0.062} {} {} {} 
    INST {FE_PHC147_acc_out_3__3__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.093} { 0.081} {} {2} {(71.50,17.61) (71.88,17.23)} 
    NET {} {} {} {} {} {FE_PHN147_acc_out_3__3__10} {} { 0.000} { 0.000} {0.007} {2.344} { 0.093} { 0.081} {} {} {} 
    INST {FE_PHC1064_acc_out_3__3__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.109} { 0.098} {} {1} {(72.26,17.61) (72.64,17.23)} 
    NET {} {} {} {} {} {FE_PHN1064_acc_out_3__3__10} {} { 0.000} { 0.000} {0.004} {1.177} { 0.109} { 0.098} {} {} {} 
    INST {FE_PHC1507_acc_out_3__3__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.125} { 0.113} {} {1} {(73.97,17.61) (74.33,17.27)} 
    NET {} {} {} {} {} {FE_PHN1507_acc_out_3__3__10} {} { 0.000} { 0.000} {0.004} {2.051} { 0.125} { 0.113} {} {} {} 
    INST {U5352} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.141} { 0.130} {} {1} {(73.21,17.61) (73.40,17.23)} 
    NET {} {} {} {} {} {n5374} {} { 0.000} { 0.000} {0.008} {2.105} { 0.141} { 0.130} {} {} {} 
    INST {U5353} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.150} { 0.138} {} {1} {(73.53,19.36) (73.40,19.53)} 
    NET {} {} {} {} {} {n797} {} { 0.000} { 0.000} {0.005} {1.454} { 0.150} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.061} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1059
PATH 1060
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]7} {CK}
  ENDPT {acc_reg_out_reg[13]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.016} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.072} { 0.060} {} {1} {(67.84,31.50) (64.36,31.27)} 
    NET {} {} {} {} {} {FE_PHN133_acc_out_1__3__13} {} { 0.000} { 0.000} {0.004} {0.989} { 0.072} { 0.060} {} {} {} 
    INST {FE_PHC133_acc_out_1__3__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.007} {} { 0.091} { 0.080} {} {2} {(64.28,30.55) (64.66,30.93)} 
    NET {} {} {} {} {} {acc_out[1><3><13]} {} { 0.000} { 0.000} {0.007} {2.671} { 0.091} { 0.080} {} {} {} 
    INST {FE_PHC1006_acc_out_1__3__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.109} { 0.097} {} {1} {(63.90,34.41) (64.28,34.03)} 
    NET {} {} {} {} {} {FE_PHN1006_acc_out_1__3__13} {} { 0.000} { 0.000} {0.005} {1.369} { 0.109} { 0.097} {} {} {} 
    INST {FE_PHC1519_acc_out_1__3__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.124} { 0.113} {} {1} {(61.62,33.36) (61.98,33.69)} 
    NET {} {} {} {} {} {FE_PHN1519_acc_out_1__3__13} {} { 0.000} { 0.000} {0.004} {1.860} { 0.124} { 0.113} {} {} {} 
    INST {U5100} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.128} {} {1} {(63.78,33.36) (63.59,33.73)} 
    NET {} {} {} {} {} {n4935} {} { 0.000} { 0.000} {0.008} {1.798} { 0.140} { 0.128} {} {} {} 
    INST {U5101} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.136} {} {1} {(64.97,33.36) (65.11,33.52)} 
    NET {} {} {} {} {} {n986} {} { 0.000} { 0.000} {0.005} {1.476} { 0.148} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.060} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1060
PATH 1061
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><0]} {CK}
  ENDPT {result_reg_reg[3><0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.003} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><0]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.085} { 0.074} {} {2} {(102.05,16.66) (98.56,16.89)} 
    NET {} {} {} {} {} {result_flat[48]} {} { 0.000} { 0.000} {0.007} {2.794} { 0.085} { 0.074} {} {} {} 
    INST {U5416} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.107} { 0.096} {} {1} {(100.57,17.61) (100.93,17.27)} 
    NET {} {} {} {} {} {n615} {} { 0.000} { 0.000} {0.005} {1.020} { 0.107} { 0.096} {} {} {} 
    INST {FE_PHC632_n615} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.125} { 0.113} {} {1} {(101.52,14.80) (101.90,14.43)} 
    NET {} {} {} {} {} {FE_PHN1591_n615} {} { 0.000} { 0.000} {0.004} {1.001} { 0.125} { 0.113} {} {} {} 
    INST {FE_PHC1591_n615} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.137} { 0.125} {} {1} {(102.09,14.80) (102.45,14.47)} 
    NET {} {} {} {} {} {FE_PHN632_n615} {} { 0.000} { 0.000} {0.003} {0.967} { 0.137} { 0.125} {} {} {} 
    INST {FE_PHC1251_n615} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.154} { 0.143} {} {1} {(100.95,14.80) (101.33,14.43)} 
    NET {} {} {} {} {} {FE_PHN1251_n615} {} { 0.000} { 0.000} {0.005} {1.326} { 0.154} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.065} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} { 0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1061
PATH 1062
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]13} {CK}
  ENDPT {acc_reg_out_reg[7]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.013} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.072} { 0.060} {} {2} {(79.22,67.90) (82.70,67.67)} 
    NET {} {} {} {} {} {acc_out[3><1><7]} {} { 0.000} { 0.000} {0.005} {2.397} { 0.072} { 0.060} {} {} {} 
    INST {FE_PHC944_acc_out_3__1__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.088} { 0.076} {} {1} {(80.62,72.56) (81.00,72.93)} 
    NET {} {} {} {} {} {FE_PHN944_acc_out_3__1__7} {} { 0.000} { 0.000} {0.005} {1.264} { 0.088} { 0.076} {} {} {} 
    INST {FE_PHC1480_acc_out_3__1__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.103} { 0.091} {} {1} {(82.14,70.81) (82.50,70.47)} 
    NET {} {} {} {} {} {FE_PHN1480_acc_out_3__1__7} {} { 0.000} { 0.000} {0.004} {1.599} { 0.103} { 0.091} {} {} {} 
    INST {FE_PHC515_acc_out_3__1__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.120} { 0.109} {} {1} {(79.67,70.81) (80.05,70.43)} 
    NET {} {} {} {} {} {FE_PHN515_acc_out_3__1__7} {} { 0.000} { 0.000} {0.006} {1.872} { 0.120} { 0.109} {} {} {} 
    INST {U5258} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.137} { 0.125} {} {1} {(80.88,70.81) (80.69,70.43)} 
    NET {} {} {} {} {} {n5212} {} { 0.000} { 0.000} {0.008} {1.890} { 0.137} { 0.125} {} {} {} 
    INST {U5259} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.146} { 0.134} {} {1} {(80.38,72.56) (80.24,72.73)} 
    NET {} {} {} {} {} {n848} {} { 0.000} { 0.000} {0.006} {1.772} { 0.146} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.057} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1062
PATH 1063
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]6} {CK}
  ENDPT {acc_reg_out_reg[12]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.009} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.068} { 0.057} {} {2} {(58.12,50.26) (61.61,50.50)} 
    NET {} {} {} {} {} {acc_out[1><2><12]} {} { 0.000} { 0.000} {0.006} {3.238} { 0.068} { 0.057} {} {} {} 
    INST {FE_PHC555_acc_out_1__2__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.085} { 0.073} {} {1} {(61.24,54.01) (61.62,53.63)} 
    NET {} {} {} {} {} {FE_PHN555_acc_out_1__2__12} {} { 0.000} { 0.000} {0.005} {1.193} { 0.085} { 0.073} {} {} {} 
    INST {FE_PHC1485_acc_out_1__2__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.099} { 0.087} {} {1} {(61.43,56.80) (61.79,56.47)} 
    NET {} {} {} {} {} {FE_PHN1485_acc_out_1__2__12} {} { 0.000} { 0.000} {0.003} {1.181} { 0.099} { 0.087} {} {} {} 
    INST {FE_PHC1078_acc_out_1__2__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.116} { 0.105} {} {1} {(59.72,55.76) (60.10,56.13)} 
    NET {} {} {} {} {} {FE_PHN1078_acc_out_1__2__12} {} { 0.000} { 0.000} {0.006} {1.860} { 0.116} { 0.105} {} {} {} 
    INST {U5062} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.133} { 0.121} {} {1} {(60.48,54.01) (60.67,53.63)} 
    NET {} {} {} {} {} {n4869} {} { 0.000} { 0.000} {0.008} {1.936} { 0.133} { 0.121} {} {} {} 
    INST {U5063} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.142} { 0.130} {} {1} {(60.05,52.95) (59.91,53.12)} 
    NET {} {} {} {} {} {n1011} {} { 0.000} { 0.000} {0.005} {1.583} { 0.142} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.053} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1063
PATH 1064
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]3} {CK}
  ENDPT {acc_reg_out_reg[8]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.005} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.073} { 0.061} {} {1} {(17.88,20.30) (14.39,20.07)} 
    NET {} {} {} {} {} {FE_PHN132_acc_out_0__3__8} {} { 0.000} { 0.000} {0.004} {1.046} { 0.073} { 0.061} {} {} {} 
    INST {FE_PHC132_acc_out_0__3__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.008} {} { 0.093} { 0.081} {} {2} {(14.50,19.36) (14.88,19.73)} 
    NET {} {} {} {} {} {acc_out[0><3><8]} {} { 0.000} { 0.000} {0.008} {2.905} { 0.093} { 0.081} {} {} {} 
    INST {FE_PHC1052_acc_out_0__3__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.110} { 0.099} {} {1} {(17.35,22.16) (17.73,22.53)} 
    NET {} {} {} {} {} {FE_PHN1052_acc_out_0__3__8} {} { 0.000} { 0.000} {0.005} {1.195} { 0.110} { 0.099} {} {} {} 
    INST {FE_PHC1539_acc_out_0__3__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.126} { 0.114} {} {1} {(18.87,22.16) (19.23,22.49)} 
    NET {} {} {} {} {} {FE_PHN1539_acc_out_0__3__8} {} { 0.000} { 0.000} {0.004} {1.937} { 0.126} { 0.114} {} {} {} 
    INST {U4962} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.008} {} { 0.141} { 0.129} {} {1} {(18.11,22.16) (18.30,22.53)} 
    NET {} {} {} {} {} {n4696} {} { 0.000} { 0.000} {0.008} {1.732} { 0.141} { 0.129} {} {} {} 
    INST {U4963} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.137} {} {1} {(18.62,20.41) (18.75,20.23)} 
    NET {} {} {} {} {} {n1087} {} { 0.000} { 0.000} {0.005} {1.285} { 0.149} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.062} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1064
PATH 1065
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]6} {CK}
  ENDPT {weight_reg_reg[7]6} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.059} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.016} {-0.005} {0.033} {67.555} { 0.087} { 0.075} {} {} {} 
    INST {U4099} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.014} { 0.000} {0.010} {} { 0.101} { 0.089} {} {1} {(54.15,73.61) (54.47,73.47)} 
    NET {} {} {} {} {} {n3786} {} { 0.000} { 0.000} {0.010} {2.363} { 0.101} { 0.089} {} {} {} 
    INST {U4100} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.109} { 0.097} {} {1} {(60.86,72.56) (61.03,72.93)} 
    NET {} {} {} {} {} {FE_PHN1190_n720} {} { 0.000} { 0.000} {0.005} {1.393} { 0.109} { 0.097} {} {} {} 
    INST {FE_PHC1190_n720} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.121} { 0.109} {} {1} {(62.76,72.56) (63.12,72.89)} 
    NET {} {} {} {} {} {FE_PHN199_n720} {} { 0.000} { 0.000} {0.003} {1.031} { 0.121} { 0.109} {} {} {} 
    INST {FE_PHC199_n720} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.139} { 0.128} {} {1} {(62.19,72.56) (62.57,72.93)} 
    NET {} {} {} {} {} {n720} {} { 0.000} { 0.000} {0.005} {1.692} { 0.139} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.062} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1065
PATH 1066
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]15} {CK}
  ENDPT {acc_reg_out_reg[8]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.074} { 0.062} {} {1} {(75.23,14.70) (78.71,14.46)} 
    NET {} {} {} {} {} {acc_out[3><3><8]} {} { 0.000} { 0.000} {0.004} {1.065} { 0.074} { 0.062} {} {} {} 
    INST {FE_PHC418_acc_out_3__3__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.093} { 0.081} {} {2} {(77.77,13.76) (78.15,14.13)} 
    NET {} {} {} {} {} {FE_PHN418_acc_out_3__3__8} {} { 0.000} { 0.000} {0.007} {2.378} { 0.093} { 0.081} {} {} {} 
    INST {FE_PHC932_acc_out_3__3__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.111} { 0.099} {} {1} {(79.67,16.55) (80.05,16.93)} 
    NET {} {} {} {} {} {FE_PHN932_acc_out_3__3__8} {} { 0.000} { 0.000} {0.005} {1.660} { 0.111} { 0.099} {} {} {} 
    INST {FE_PHC1524_acc_out_3__3__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.126} { 0.115} {} {1} {(76.25,16.55) (76.61,16.89)} 
    NET {} {} {} {} {} {FE_PHN1524_acc_out_3__3__8} {} { 0.000} { 0.000} {0.004} {1.884} { 0.126} { 0.115} {} {} {} 
    INST {U5346} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.142} { 0.130} {} {1} {(77.96,16.55) (78.15,16.93)} 
    NET {} {} {} {} {} {n5363} {} { 0.000} { 0.000} {0.008} {1.846} { 0.142} { 0.130} {} {} {} 
    INST {U5347} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.150} { 0.139} {} {1} {(77.14,16.55) (77.01,16.73)} 
    NET {} {} {} {} {} {n799} {} { 0.000} { 0.000} {0.005} {1.401} { 0.150} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.061} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1066
PATH 1067
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]3} {CK}
  ENDPT {acc_reg_out_reg[12]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.005} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.073} { 0.061} {} {1} {(14.08,36.26) (10.59,36.49)} 
    NET {} {} {} {} {} {acc_out[0><3><12]} {} { 0.000} { 0.000} {0.004} {0.864} { 0.073} { 0.061} {} {} {} 
    INST {FE_PHC148_acc_out_0__3__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.091} { 0.079} {} {2} {(10.51,34.41) (10.89,34.03)} 
    NET {} {} {} {} {} {FE_PHN148_acc_out_0__3__12} {} { 0.000} { 0.000} {0.006} {2.219} { 0.091} { 0.079} {} {} {} 
    INST {FE_PHC970_acc_out_0__3__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.109} { 0.097} {} {1} {(14.12,34.41) (14.50,34.03)} 
    NET {} {} {} {} {} {FE_PHN970_acc_out_0__3__12} {} { 0.000} { 0.000} {0.005} {1.668} { 0.109} { 0.097} {} {} {} 
    INST {FE_PHC1555_acc_out_0__3__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.124} { 0.112} {} {1} {(12.41,37.20) (12.77,36.87)} 
    NET {} {} {} {} {} {FE_PHN1555_acc_out_0__3__12} {} { 0.000} { 0.000} {0.004} {1.790} { 0.124} { 0.112} {} {} {} 
    INST {U4974} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.141} { 0.129} {} {1} {(13.17,37.20) (13.36,36.83)} 
    NET {} {} {} {} {} {n4716} {} { 0.000} { 0.000} {0.008} {2.061} { 0.141} { 0.129} {} {} {} 
    INST {U4975} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.137} {} {1} {(13.68,34.41) (13.81,34.23)} 
    NET {} {} {} {} {} {n1083} {} { 0.000} { 0.000} {0.005} {1.325} { 0.149} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.062} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1067
PATH 1068
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]14} {CK}
  ENDPT {acc_reg_out_reg[5]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.006} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.015} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.074} { 0.062} {} {2} {(84.92,42.70) (88.40,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><5]} {} { 0.000} { 0.000} {0.005} {2.341} { 0.074} { 0.062} {} {} {} 
    INST {FE_PHC543_acc_out_3__2__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.092} { 0.080} {} {1} {(87.27,44.55) (87.65,44.93)} 
    NET {} {} {} {} {} {FE_PHN543_acc_out_3__2__5} {} { 0.000} { 0.000} {0.006} {2.100} { 0.092} { 0.080} {} {} {} 
    INST {FE_PHC1380_acc_out_3__2__5} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.003} {} { 0.107} { 0.095} {} {1} {(82.71,45.61) (83.07,45.27)} 
    NET {} {} {} {} {} {FE_PHN1380_acc_out_3__2__5} {} { 0.000} { 0.000} {0.003} {1.062} { 0.107} { 0.095} {} {} {} 
    INST {FE_PHC1143_acc_out_3__2__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.124} { 0.112} {} {1} {(86.51,45.61) (86.89,45.23)} 
    NET {} {} {} {} {} {FE_PHN1143_acc_out_3__2__5} {} { 0.000} { 0.000} {0.006} {1.888} { 0.124} { 0.112} {} {} {} 
    INST {U5297} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.128} {} {1} {(86.96,44.55) (86.77,44.93)} 
    NET {} {} {} {} {} {n5276} {} { 0.000} { 0.000} {0.008} {1.737} { 0.140} { 0.128} {} {} {} 
    INST {U5298} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.136} {} {1} {(85.70,44.55) (85.56,44.73)} 
    NET {} {} {} {} {} {n826} {} { 0.000} { 0.000} {0.005} {1.240} { 0.148} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.062} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1068
PATH 1069
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]10} {CK}
  ENDPT {acc_reg_out_reg[4]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.003} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.018} {133.580} { 0.017} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.076} { 0.064} {} {2} {(107.91,50.26) (111.39,50.50)} 
    NET {} {} {} {} {} {acc_out[2><2><4]} {} { 0.000} { 0.000} {0.005} {2.523} { 0.076} { 0.064} {} {} {} 
    INST {FE_PHC542_acc_out_2__2__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.093} { 0.081} {} {1} {(111.21,51.20) (111.59,50.83)} 
    NET {} {} {} {} {} {FE_PHN1403_acc_out_2__2__4} {} { 0.000} { 0.000} {0.005} {1.714} { 0.093} { 0.081} {} {} {} 
    INST {FE_PHC1403_acc_out_2__2__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.109} { 0.097} {} {1} {(111.59,47.36) (111.95,47.69)} 
    NET {} {} {} {} {} {FE_PHN542_acc_out_2__2__4} {} { 0.000} { 0.000} {0.004} {1.715} { 0.109} { 0.097} {} {} {} 
    INST {FE_PHC1042_acc_out_2__2__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.126} { 0.114} {} {1} {(108.93,51.20) (109.31,50.83)} 
    NET {} {} {} {} {} {FE_PHN1042_acc_out_2__2__4} {} { 0.000} { 0.000} {0.006} {1.830} { 0.126} { 0.114} {} {} {} 
    INST {U5161} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.142} { 0.130} {} {1} {(110.45,51.20) (110.64,50.83)} 
    NET {} {} {} {} {} {n5045} {} { 0.000} { 0.000} {0.007} {1.727} { 0.142} { 0.130} {} {} {} 
    INST {U5162} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.150} { 0.138} {} {1} {(109.83,51.20) (109.69,51.04)} 
    NET {} {} {} {} {} {n923} {} { 0.000} { 0.000} {0.005} {1.391} { 0.150} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.065} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.019} {133.580} { 0.061} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1069
PATH 1070
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]3} {CK}
  ENDPT {acc_reg_out_reg[13]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.005} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.073} { 0.061} {} {1} {(13.88,41.86) (10.40,42.09)} 
    NET {} {} {} {} {} {acc_out[0><3><13]} {} { 0.000} { 0.000} {0.004} {0.943} { 0.073} { 0.061} {} {} {} 
    INST {FE_PHC153_acc_out_0__3__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.091} { 0.079} {} {2} {(10.89,40.01) (11.27,39.63)} 
    NET {} {} {} {} {} {FE_PHN153_acc_out_0__3__13} {} { 0.000} { 0.000} {0.007} {2.299} { 0.091} { 0.079} {} {} {} 
    INST {FE_PHC1090_acc_out_0__3__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.109} { 0.097} {} {1} {(14.12,40.01) (14.50,39.63)} 
    NET {} {} {} {} {} {FE_PHN1090_acc_out_0__3__13} {} { 0.000} { 0.000} {0.005} {1.463} { 0.109} { 0.097} {} {} {} 
    INST {FE_PHC1515_acc_out_0__3__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.124} { 0.112} {} {1} {(10.32,40.01) (10.68,39.67)} 
    NET {} {} {} {} {} {FE_PHN1515_acc_out_0__3__13} {} { 0.000} { 0.000} {0.004} {1.955} { 0.124} { 0.112} {} {} {} 
    INST {U4977} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.141} { 0.129} {} {1} {(13.36,40.01) (13.55,39.63)} 
    NET {} {} {} {} {} {n4722} {} { 0.000} { 0.000} {0.008} {2.043} { 0.141} { 0.129} {} {} {} 
    INST {U4978} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.137} {} {1} {(14.83,41.76) (14.69,41.93)} 
    NET {} {} {} {} {} {n1082} {} { 0.000} { 0.000} {0.005} {1.328} { 0.149} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.062} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1070
PATH 1071
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]10} {CK}
  ENDPT {acc_reg_out_reg[14]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.026} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.003} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.019} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.006} {} { 0.079} { 0.067} {} {2} {(123.30,53.06) (126.78,53.30)} 
    NET {} {} {} {} {} {acc_out[2><2><14]} {} { 0.000} { 0.000} {0.006} {3.369} { 0.079} { 0.067} {} {} {} 
    INST {FE_PHC514_acc_out_2__2__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.096} { 0.084} {} {1} {(122.23,54.01) (122.61,53.63)} 
    NET {} {} {} {} {} {FE_PHN514_acc_out_2__2__14} {} { 0.000} { 0.000} {0.005} {1.309} { 0.096} { 0.084} {} {} {} 
    INST {FE_PHC1473_acc_out_2__2__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.110} { 0.098} {} {1} {(125.27,54.01) (125.63,53.67)} 
    NET {} {} {} {} {} {FE_PHN1473_acc_out_2__2__14} {} { 0.000} { 0.000} {0.003} {0.934} { 0.110} { 0.098} {} {} {} 
    INST {FE_PHC1075_acc_out_2__2__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.127} { 0.115} {} {1} {(124.70,54.01) (125.08,53.63)} 
    NET {} {} {} {} {} {FE_PHN1075_acc_out_2__2__14} {} { 0.000} { 0.000} {0.006} {1.962} { 0.127} { 0.115} {} {} {} 
    INST {U5193} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.144} { 0.132} {} {1} {(123.44,54.01) (123.25,53.63)} 
    NET {} {} {} {} {} {n5099} {} { 0.000} { 0.000} {0.008} {1.964} { 0.144} { 0.132} {} {} {} 
    INST {U5194} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.153} { 0.141} {} {1} {(124.45,54.01) (124.32,53.84)} 
    NET {} {} {} {} {} {n913} {} { 0.000} { 0.000} {0.005} {1.425} { 0.153} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.065} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1071
PATH 1072
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]} {CK}
  ENDPT {x_reg_out_reg[7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[7]} {R} {} {} {x_vector_flat[7]} {} {} {} {0.002} {20.327} { 0.071} { 0.059} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[7]} {} { 0.007} { 0.000} {0.008} {20.327} { 0.078} { 0.066} {} {} {} 
    INST {U4830} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.100} { 0.088} {} {1} {(31.67,125.76) (31.31,126.09)} 
    NET {} {} {} {} {} {FE_PHN748_n1168} {} { 0.000} { 0.000} {0.005} {1.009} { 0.100} { 0.088} {} {} {} 
    INST {FE_PHC748_n1168} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.004} {} { 0.117} { 0.105} {} {1} {(30.08,125.76) (30.46,126.13)} 
    NET {} {} {} {} {} {FE_PHN203_n1168} {} { 0.000} { 0.000} {0.004} {1.190} { 0.117} { 0.105} {} {} {} 
    INST {FE_PHC1600_n1168} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.130} { 0.118} {} {1} {(29.51,125.76) (29.87,126.09)} 
    NET {} {} {} {} {} {FE_PHN1600_n1168} {} { 0.000} { 0.000} {0.003} {0.940} { 0.130} { 0.118} {} {} {} 
    INST {FE_PHC203_n1168} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.148} { 0.136} {} {1} {(30.65,125.76) (31.03,126.13)} 
    NET {} {} {} {} {} {n1168} {} { 0.000} { 0.000} {0.005} {1.719} { 0.148} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.041} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.063} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.060} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1072
PATH 1073
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]14} {CK}
  ENDPT {weight_reg_reg[0]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.003} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.017} {133.580} { 0.014} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.073} { 0.000} {0.016} {} { 0.086} { 0.074} {} {12} {(99.95,53.90) (96.47,53.66)} 
    NET {} {} {} {} {} {n14weight_reg[0]} {} { 0.000} { 0.000} {0.016} {16.397} { 0.087} { 0.074} {} {} {} 
    INST {U4264} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.023} { 0.000} {0.014} {} { 0.110} { 0.098} {} {1} {(99.81,52.95) (100.00,53.09)} 
    NET {} {} {} {} {} {n3881} {} { 0.000} { 0.000} {0.014} {1.873} { 0.110} { 0.098} {} {} {} 
    INST {U4265} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} {-0.001} {0.005} {} { 0.115} { 0.103} {} {1} {(99.12,52.95) (98.95,53.33)} 
    NET {} {} {} {} {} {FE_PHN1183_n631} {} { 0.000} { 0.000} {0.005} {2.033} { 0.115} { 0.103} {} {} {} 
    INST {FE_PHC1183_n631} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.131} { 0.118} {} {1} {(98.67,48.41) (99.03,48.07)} 
    NET {} {} {} {} {} {FE_PHN262_n631} {} { 0.000} { 0.000} {0.004} {1.655} { 0.131} { 0.118} {} {} {} 
    INST {FE_PHC262_n631} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.147} { 0.134} {} {1} {(100.19,54.01) (100.57,53.63)} 
    NET {} {} {} {} {} {n631} {} { 0.000} { 0.000} {0.005} {1.308} { 0.147} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.065} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.017} {133.580} { 0.058} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1073
PATH 1074
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]10} {CK}
  ENDPT {acc_reg_out_reg[12]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.003} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.006} {} { 0.079} { 0.067} {} {2} {(126.75,55.86) (123.26,56.09)} 
    NET {} {} {} {} {} {acc_out[2><2><12]} {} { 0.000} { 0.000} {0.006} {3.338} { 0.079} { 0.067} {} {} {} 
    INST {FE_PHC553_acc_out_2__2__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.096} { 0.084} {} {1} {(121.28,55.76) (121.66,56.13)} 
    NET {} {} {} {} {} {FE_PHN1451_acc_out_2__2__12} {} { 0.000} { 0.000} {0.005} {1.411} { 0.096} { 0.084} {} {} {} 
    INST {FE_PHC1451_acc_out_2__2__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.111} { 0.099} {} {1} {(120.52,58.55) (120.88,58.89)} 
    NET {} {} {} {} {} {FE_PHN553_acc_out_2__2__12} {} { 0.000} { 0.000} {0.004} {1.288} { 0.111} { 0.099} {} {} {} 
    INST {FE_PHC1047_acc_out_2__2__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.128} { 0.116} {} {1} {(119.76,55.76) (120.14,56.13)} 
    NET {} {} {} {} {} {FE_PHN1047_acc_out_2__2__12} {} { 0.000} { 0.000} {0.006} {1.850} { 0.128} { 0.116} {} {} {} 
    INST {U5187} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.144} { 0.132} {} {1} {(120.97,55.76) (120.78,56.13)} 
    NET {} {} {} {} {} {n5086} {} { 0.000} { 0.000} {0.008} {1.866} { 0.144} { 0.132} {} {} {} 
    INST {U5188} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.153} { 0.141} {} {1} {(122.17,55.76) (122.30,55.93)} 
    NET {} {} {} {} {} {n915} {} { 0.000} { 0.000} {0.005} {1.448} { 0.153} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.065} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1074
PATH 1075
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]10} {CK}
  ENDPT {acc_reg_out_reg[8]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.003} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.019} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.077} { 0.065} {} {2} {(120.48,51.10) (116.99,50.87)} 
    NET {} {} {} {} {} {acc_out[2><2><8]} {} { 0.000} { 0.000} {0.005} {2.298} { 0.077} { 0.065} {} {} {} 
    INST {FE_PHC979_acc_out_2__2__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.094} { 0.082} {} {1} {(118.05,50.16) (118.43,50.53)} 
    NET {} {} {} {} {} {FE_PHN1466_acc_out_2__2__8} {} { 0.000} { 0.000} {0.005} {1.492} { 0.094} { 0.082} {} {} {} 
    INST {FE_PHC1466_acc_out_2__2__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.110} { 0.098} {} {1} {(115.77,48.41) (116.13,48.07)} 
    NET {} {} {} {} {} {FE_PHN979_acc_out_2__2__8} {} { 0.000} { 0.000} {0.004} {1.912} { 0.110} { 0.098} {} {} {} 
    INST {FE_PHC511_acc_out_2__2__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.127} { 0.115} {} {1} {(118.24,54.01) (118.62,53.63)} 
    NET {} {} {} {} {} {FE_PHN511_acc_out_2__2__8} {} { 0.000} { 0.000} {0.006} {1.916} { 0.127} { 0.115} {} {} {} 
    INST {U5175} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.144} { 0.132} {} {1} {(118.62,55.76) (118.81,56.13)} 
    NET {} {} {} {} {} {n5066} {} { 0.000} { 0.000} {0.008} {1.973} { 0.144} { 0.132} {} {} {} 
    INST {U5176} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.152} { 0.140} {} {1} {(119.12,54.01) (119.26,53.84)} 
    NET {} {} {} {} {} {n919} {} { 0.000} { 0.000} {0.005} {1.476} { 0.152} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.065} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1075
PATH 1076
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]1} {CK}
  ENDPT {acc_reg_out_reg[13]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.005} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.013} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.069} { 0.057} {} {1} {(10.44,79.10) (13.92,78.86)} 
    NET {} {} {} {} {} {FE_PHN1210_acc_out_0__1__13} {} { 0.000} { 0.000} {0.004} {1.171} { 0.069} { 0.057} {} {} {} 
    INST {FE_PHC1210_acc_out_0__1__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.088} { 0.076} {} {2} {(12.60,80.95) (12.98,81.33)} 
    NET {} {} {} {} {} {acc_out[0><1><13]} {} { 0.000} { 0.000} {0.007} {2.471} { 0.088} { 0.076} {} {} {} 
    INST {FE_PHC461_acc_out_0__1__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.105} { 0.093} {} {1} {(13.93,78.16) (14.31,78.53)} 
    NET {} {} {} {} {} {FE_PHN461_acc_out_0__1__13} {} { 0.000} { 0.000} {0.005} {1.284} { 0.105} { 0.093} {} {} {} 
    INST {FE_PHC1553_acc_out_0__1__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.121} { 0.109} {} {1} {(11.46,78.16) (11.82,78.49)} 
    NET {} {} {} {} {} {FE_PHN1553_acc_out_0__1__13} {} { 0.000} { 0.000} {0.004} {2.331} { 0.121} { 0.109} {} {} {} 
    INST {U4880} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.137} { 0.125} {} {1} {(14.69,80.95) (14.88,81.33)} 
    NET {} {} {} {} {} {n4580} {} { 0.000} { 0.000} {0.008} {2.016} { 0.137} { 0.125} {} {} {} 
    INST {U4881} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.146} { 0.134} {} {1} {(12.16,80.95) (12.29,81.12)} 
    NET {} {} {} {} {} {n1130} {} { 0.000} { 0.000} {0.005} {1.330} { 0.146} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.051} { 0.064} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1076
PATH 1077
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]11} {CK}
  ENDPT {acc_reg_out_reg[6]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.144}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.003} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.019} {133.580} { 0.023} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.079} { 0.067} {} {1} {(118.36,19.46) (121.84,19.70)} 
    NET {} {} {} {} {} {FE_PHN142_acc_out_2__3__6} {} { 0.000} { 0.000} {0.004} {0.753} { 0.079} { 0.067} {} {} {} 
    INST {FE_PHC142_acc_out_2__3__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.008} {} { 0.099} { 0.087} {} {2} {(122.04,19.36) (122.42,19.73)} 
    NET {} {} {} {} {} {acc_out[2><3><6]} {} { 0.000} { 0.000} {0.008} {3.011} { 0.099} { 0.087} {} {} {} 
    INST {FE_PHC1111_acc_out_2__3__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.116} { 0.104} {} {1} {(121.85,23.21) (122.23,22.83)} 
    NET {} {} {} {} {} {FE_PHN1111_acc_out_2__3__6} {} { 0.000} { 0.000} {0.004} {1.106} { 0.116} { 0.104} {} {} {} 
    INST {FE_PHC1502_acc_out_2__3__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.132} { 0.120} {} {1} {(122.61,24.96) (122.97,25.29)} 
    NET {} {} {} {} {} {FE_PHN1502_acc_out_2__3__6} {} { 0.000} { 0.000} {0.004} {2.521} { 0.132} { 0.120} {} {} {} 
    INST {U5206} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.148} { 0.136} {} {1} {(118.69,22.16) (118.50,22.53)} 
    NET {} {} {} {} {} {n5120} {} { 0.000} { 0.000} {0.008} {1.794} { 0.148} { 0.136} {} {} {} 
    INST {U5207} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.156} { 0.144} {} {1} {(119.33,22.16) (119.19,22.32)} 
    NET {} {} {} {} {} {n897} {} { 0.000} { 0.000} {0.005} {1.388} { 0.156} { 0.144} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.065} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} { 0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1077
PATH 1078
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]13} {CK}
  ENDPT {acc_reg_out_reg[14]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.007} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.071} { 0.059} {} {2} {(68.39,67.90) (71.87,67.67)} 
    NET {} {} {} {} {} {acc_out[3><1><14]} {} { 0.000} { 0.000} {0.005} {2.459} { 0.071} { 0.059} {} {} {} 
    INST {FE_PHC569_acc_out_3__1__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.089} { 0.076} {} {1} {(70.74,72.56) (71.12,72.93)} 
    NET {} {} {} {} {} {FE_PHN569_acc_out_3__1__14} {} { 0.000} { 0.000} {0.005} {1.604} { 0.089} { 0.076} {} {} {} 
    INST {FE_PHC1414_acc_out_3__1__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.103} { 0.091} {} {1} {(71.31,73.61) (71.67,73.27)} 
    NET {} {} {} {} {} {FE_PHN1414_acc_out_3__1__14} {} { 0.000} { 0.000} {0.004} {1.283} { 0.103} { 0.091} {} {} {} 
    INST {FE_PHC1097_acc_out_3__1__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.121} { 0.109} {} {1} {(71.31,72.56) (71.69,72.93)} 
    NET {} {} {} {} {} {FE_PHN1097_acc_out_3__1__14} {} { 0.000} { 0.000} {0.006} {2.027} { 0.121} { 0.109} {} {} {} 
    INST {U5279} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.137} { 0.125} {} {1} {(70.43,72.56) (70.24,72.93)} 
    NET {} {} {} {} {} {n5249} {} { 0.000} { 0.000} {0.008} {1.793} { 0.137} { 0.125} {} {} {} 
    INST {U5280} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.146} { 0.134} {} {1} {(70.11,70.81) (70.24,70.64)} 
    NET {} {} {} {} {} {n841} {} { 0.000} { 0.000} {0.005} {1.502} { 0.146} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.062} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1078
PATH 1079
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]1} {CK}
  ENDPT {acc_reg_out_reg[3]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.005} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.012} { 0.000} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} {-0.001} {0.006} {} { 0.070} { 0.058} {} {2} {(32.48,78.26) (35.96,78.50)} 
    NET {} {} {} {} {} {acc_out[0><1><3]} {} { 0.000} { 0.000} {0.006} {3.360} { 0.070} { 0.058} {} {} {} 
    INST {FE_PHC1026_acc_out_0__1__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.087} { 0.075} {} {1} {(35.97,83.75) (36.35,84.13)} 
    NET {} {} {} {} {} {FE_PHN1026_acc_out_0__1__3} {} { 0.000} { 0.000} {0.005} {1.246} { 0.087} { 0.075} {} {} {} 
    INST {FE_PHC591_acc_out_0__1__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.105} { 0.093} {} {1} {(35.78,80.95) (36.16,81.33)} 
    NET {} {} {} {} {} {FE_PHN591_acc_out_0__1__3} {} { 0.000} { 0.000} {0.005} {1.798} { 0.105} { 0.093} {} {} {} 
    INST {FE_PHC1447_acc_out_0__1__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.121} { 0.109} {} {1} {(27.99,79.20) (28.35,78.87)} 
    NET {} {} {} {} {} {FE_PHN1447_acc_out_0__1__3} {} { 0.000} { 0.000} {0.004} {2.369} { 0.121} { 0.109} {} {} {} 
    INST {U4848} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.137} { 0.125} {} {1} {(35.85,79.20) (35.66,78.83)} 
    NET {} {} {} {} {} {n4527} {} { 0.000} { 0.000} {0.008} {1.748} { 0.137} { 0.125} {} {} {} 
    INST {U4849} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.145} { 0.133} {} {1} {(34.59,79.20) (34.45,79.03)} 
    NET {} {} {} {} {} {n1140} {} { 0.000} { 0.000} {0.005} {1.436} { 0.145} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.064} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.056} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1079
PATH 1080
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]7} {CK}
  ENDPT {x_reg_out_reg[0]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.017} {} { 0.087} { 0.075} {} {15} {(37.61,25.06) (41.09,25.30)} 
    NET {} {} {} {} {} {x_out[1><3><0]} {} { 0.000} { 0.000} {0.017} {16.879} { 0.087} { 0.075} {} {} {} 
    INST {U3793} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.011} {} { 0.111} { 0.099} {} {1} {(39.27,26.00) (39.08,25.87)} 
    NET {} {} {} {} {} {n3614} {} { 0.000} { 0.000} {0.011} {1.935} { 0.111} { 0.099} {} {} {} 
    INST {U3794} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.117} { 0.104} {} {1} {(38.13,26.00) (37.96,25.63)} 
    NET {} {} {} {} {} {n1007} {} { 0.000} { 0.000} {0.004} {1.451} { 0.117} { 0.104} {} {} {} 
    INST {FE_PHC1520_n1007} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.131} { 0.119} {} {1} {(41.29,24.96) (41.65,25.29)} 
    NET {} {} {} {} {} {FE_PHN1520_n1007} {} { 0.000} { 0.000} {0.004} {1.295} { 0.131} { 0.119} {} {} {} 
    INST {FE_PHC289_n1007} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.134} {} {1} {(37.49,23.21) (37.87,22.83)} 
    NET {} {} {} {} {} {FE_PHN289_n1007} {} { 0.000} { 0.000} {0.005} {1.239} { 0.146} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.063} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1080
PATH 1081
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]15} {CK}
  ENDPT {weight_reg_reg[2]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[2]} {R} {} {} {preload_data[2]} {} {} {} {0.002} {58.451} { 0.071} { 0.059} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[2]} {} { 0.023} {-0.007} {0.030} {58.451} { 0.094} { 0.081} {} {} {} 
    INST {U4173} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.005} {} { 0.107} { 0.094} {} {1} {(93.30,40.01) (92.97,39.87)} 
    NET {} {} {} {} {} {n3826} {} { 0.000} { 0.000} {0.005} {1.999} { 0.107} { 0.094} {} {} {} 
    INST {U4174} {A} {F} {ZN} {R} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.112} { 0.100} {} {1} {(89.81,41.76) (89.64,42.13)} 
    NET {} {} {} {} {} {n621} {} { 0.000} { 0.000} {0.003} {0.820} { 0.112} { 0.100} {} {} {} 
    INST {FE_PHC755_n621} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.130} { 0.118} {} {1} {(89.93,41.76) (90.31,42.13)} 
    NET {} {} {} {} {} {FE_PHN755_n621} {} { 0.000} { 0.000} {0.005} {1.723} { 0.130} { 0.118} {} {} {} 
    INST {FE_PHC235_n621} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.148} { 0.136} {} {1} {(88.03,40.01) (88.41,39.63)} 
    NET {} {} {} {} {} {FE_PHN235_n621} {} { 0.000} { 0.000} {0.005} {1.292} { 0.148} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.062} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1081
PATH 1082
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]8} {CK}
  ENDPT {weight_reg_reg[6]8} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]8} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.002} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.020} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]8} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.062} { 0.000} {0.007} {} { 0.083} { 0.070} {} {5} {(110.59,109.06) (107.11,109.30)} 
    NET {} {} {} {} {} {n8weight_reg[6]} {} { 0.000} { 0.000} {0.007} {5.697} { 0.083} { 0.070} {} {} {} 
    INST {U4254} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.014} {} { 0.102} { 0.090} {} {1} {(105.58,108.95) (105.39,109.09)} 
    NET {} {} {} {} {} {n3876} {} { 0.000} { 0.000} {0.014} {1.914} { 0.102} { 0.090} {} {} {} 
    INST {U4255} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.108} { 0.096} {} {1} {(106.46,108.95) (106.63,109.33)} 
    NET {} {} {} {} {} {n689} {} { 0.000} { 0.000} {0.005} {1.815} { 0.108} { 0.096} {} {} {} 
    INST {FE_PHC398_n689} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.124} { 0.112} {} {1} {(110.26,107.20) (110.62,106.86)} 
    NET {} {} {} {} {} {FE_PHN398_n689} {} { 0.000} { 0.000} {0.004} {1.346} { 0.124} { 0.112} {} {} {} 
    INST {FE_PHC1533_n689} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.138} { 0.126} {} {1} {(112.35,110.00) (112.71,109.67)} 
    NET {} {} {} {} {} {FE_PHN1533_n689} {} { 0.000} { 0.000} {0.003} {1.018} { 0.138} { 0.126} {} {} {} 
    INST {FE_PHC1123_n689} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.154} { 0.141} {} {1} {(111.02,110.00) (111.40,109.63)} 
    NET {} {} {} {} {} {FE_PHN1123_n689} {} { 0.000} { 0.000} {0.005} {1.349} { 0.154} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.066} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.010} { 0.000} {0.018} {134.460} { 0.065} { 0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1082
PATH 1083
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><5]} {CK}
  ENDPT {result_reg_reg[1><5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.007} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><5]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.082} { 0.070} {} {2} {(52.45,11.90) (48.97,11.67)} 
    NET {} {} {} {} {} {result_flat[21]} {} { 0.000} { 0.000} {0.007} {2.894} { 0.082} { 0.070} {} {} {} 
    INST {U5389} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.004} {} { 0.104} { 0.092} {} {1} {(51.55,13.76) (51.91,14.09)} 
    NET {} {} {} {} {} {n706} {} { 0.000} { 0.000} {0.004} {0.801} { 0.104} { 0.092} {} {} {} 
    INST {FE_PHC1248_n706} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.122} { 0.109} {} {1} {(52.12,13.76) (52.50,14.13)} 
    NET {} {} {} {} {} {FE_PHN1248_n706} {} { 0.000} { 0.000} {0.005} {1.297} { 0.122} { 0.109} {} {} {} 
    INST {FE_PHC1601_n706} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.134} { 0.122} {} {1} {(51.36,10.96) (51.72,11.29)} 
    NET {} {} {} {} {} {FE_PHN1601_n706} {} { 0.000} { 0.000} {0.003} {0.801} { 0.134} { 0.122} {} {} {} 
    INST {FE_PHC637_n706} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.151} { 0.139} {} {1} {(51.93,10.96) (52.31,11.33)} 
    NET {} {} {} {} {} {FE_PHN637_n706} {} { 0.000} { 0.000} {0.005} {1.420} { 0.151} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.062} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1083
PATH 1084
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><7]} {CK}
  ENDPT {result_reg_reg[2><7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><7]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.084} { 0.072} {} {2} {(124.47,13.86) (120.98,14.10)} 
    NET {} {} {} {} {} {result_flat[39]} {} { 0.000} { 0.000} {0.007} {2.851} { 0.084} { 0.072} {} {} {} 
    INST {U5407} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.107} { 0.094} {} {1} {(122.61,14.80) (122.97,14.47)} 
    NET {} {} {} {} {} {n656} {} { 0.000} { 0.000} {0.005} {1.066} { 0.107} { 0.094} {} {} {} 
    INST {FE_PHC651_n656} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.124} { 0.112} {} {1} {(124.70,13.76) (125.08,14.13)} 
    NET {} {} {} {} {} {FE_PHN651_n656} {} { 0.000} { 0.000} {0.004} {1.129} { 0.124} { 0.112} {} {} {} 
    INST {FE_PHC1585_n656} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.136} { 0.124} {} {1} {(125.84,13.76) (126.20,14.09)} 
    NET {} {} {} {} {} {FE_PHN1585_n656} {} { 0.000} { 0.000} {0.003} {0.943} { 0.136} { 0.124} {} {} {} 
    INST {FE_PHC1233_n656} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.154} { 0.142} {} {1} {(125.27,13.76) (125.65,14.13)} 
    NET {} {} {} {} {} {FE_PHN1233_n656} {} { 0.000} { 0.000} {0.005} {1.352} { 0.154} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.065} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1084
PATH 1085
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]11} {CK}
  ENDPT {acc_reg_out_reg[4]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]11} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.079} { 0.066} {} {1} {(110.95,14.70) (114.43,14.46)} 
    NET {} {} {} {} {} {FE_PHN163_acc_out_2__3__4} {} { 0.000} { 0.000} {0.004} {0.753} { 0.079} { 0.066} {} {} {} 
    INST {FE_PHC163_acc_out_2__3__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.098} { 0.085} {} {2} {(114.63,14.80) (115.01,14.43)} 
    NET {} {} {} {} {} {acc_out[2><3><4]} {} { 0.000} { 0.000} {0.007} {2.557} { 0.098} { 0.085} {} {} {} 
    INST {FE_PHC1552_acc_out_2__3__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.113} { 0.101} {} {1} {(114.44,12.01) (114.80,11.67)} 
    NET {} {} {} {} {} {FE_PHN1552_acc_out_2__3__4} {} { 0.000} { 0.000} {0.004} {1.422} { 0.113} { 0.101} {} {} {} 
    INST {FE_PHC1076_acc_out_2__3__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.131} { 0.118} {} {1} {(112.92,16.55) (113.30,16.93)} 
    NET {} {} {} {} {} {FE_PHN1076_acc_out_2__3__4} {} { 0.000} { 0.000} {0.006} {1.846} { 0.131} { 0.118} {} {} {} 
    INST {U5200} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.147} { 0.135} {} {1} {(113.56,17.61) (113.37,17.23)} 
    NET {} {} {} {} {} {n5110} {} { 0.000} { 0.000} {0.008} {2.055} { 0.147} { 0.135} {} {} {} 
    INST {U5201} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.156} { 0.143} {} {1} {(111.73,16.55) (111.59,16.73)} 
    NET {} {} {} {} {} {n899} {} { 0.000} { 0.000} {0.005} {1.532} { 0.156} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.065} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} { 0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1085
PATH 1086
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><7]} {CK}
  ENDPT {result_reg_reg[1><7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.007} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><7]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.082} { 0.069} {} {2} {(62.52,11.06) (59.04,11.29)} 
    NET {} {} {} {} {} {result_flat[23]} {} { 0.000} { 0.000} {0.007} {2.751} { 0.082} { 0.069} {} {} {} 
    INST {U5391} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.104} { 0.091} {} {1} {(60.86,12.01) (61.22,11.67)} 
    NET {} {} {} {} {} {n704} {} { 0.000} { 0.000} {0.005} {1.084} { 0.104} { 0.091} {} {} {} 
    INST {FE_PHC665_n704} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.121} { 0.109} {} {1} {(62.76,10.96) (63.14,11.33)} 
    NET {} {} {} {} {} {FE_PHN665_n704} {} { 0.000} { 0.000} {0.004} {1.129} { 0.121} { 0.109} {} {} {} 
    INST {FE_PHC1593_n704} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.134} { 0.121} {} {1} {(63.90,10.96) (64.26,11.29)} 
    NET {} {} {} {} {} {FE_PHN1593_n704} {} { 0.000} { 0.000} {0.003} {0.942} { 0.134} { 0.121} {} {} {} 
    INST {FE_PHC1234_n704} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.151} { 0.139} {} {1} {(63.33,10.96) (63.71,11.33)} 
    NET {} {} {} {} {} {FE_PHN1234_n704} {} { 0.000} { 0.000} {0.005} {1.353} { 0.151} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.012} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.062} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1086
PATH 1087
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]3} {CK}
  ENDPT {acc_reg_out_reg[3]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.071} { 0.058} {} {1} {(26.02,14.70) (29.50,14.46)} 
    NET {} {} {} {} {} {acc_out[0><3><3]} {} { 0.000} { 0.000} {0.004} {0.753} { 0.071} { 0.058} {} {} {} 
    INST {FE_PHC158_acc_out_0__3__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.090} { 0.077} {} {2} {(29.70,14.80) (30.08,14.43)} 
    NET {} {} {} {} {} {FE_PHN158_acc_out_0__3__3} {} { 0.000} { 0.000} {0.007} {2.444} { 0.090} { 0.077} {} {} {} 
    INST {FE_PHC1140_acc_out_0__3__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.107} { 0.095} {} {1} {(29.70,17.61) (30.08,17.23)} 
    NET {} {} {} {} {} {FE_PHN1140_acc_out_0__3__3} {} { 0.000} { 0.000} {0.005} {1.471} { 0.107} { 0.095} {} {} {} 
    INST {FE_PHC1455_acc_out_0__3__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.123} { 0.111} {} {1} {(26.66,17.61) (27.02,17.27)} 
    NET {} {} {} {} {} {FE_PHN1455_acc_out_0__3__3} {} { 0.000} { 0.000} {0.004} {2.280} { 0.123} { 0.111} {} {} {} 
    INST {U4945} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.140} { 0.127} {} {1} {(29.39,17.61) (29.20,17.23)} 
    NET {} {} {} {} {} {n4669} {} { 0.000} { 0.000} {0.008} {2.114} { 0.140} { 0.127} {} {} {} 
    INST {U4946} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.136} {} {1} {(27.55,17.61) (27.42,17.43)} 
    NET {} {} {} {} {} {n1092} {} { 0.000} { 0.000} {0.005} {1.378} { 0.148} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.051} { 0.063} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1087
PATH 1088
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]14} {CK}
  ENDPT {weight_reg_reg[3]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.058} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.024} {-0.003} {0.028} {58.889} { 0.095} { 0.082} {} {} {} 
    INST {U4292} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.108} { 0.095} {} {1} {(101.66,55.76) (101.33,55.89)} 
    NET {} {} {} {} {} {n3901} {} { 0.000} { 0.000} {0.009} {1.834} { 0.108} { 0.095} {} {} {} 
    INST {U4293} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.115} { 0.103} {} {1} {(100.26,55.76) (100.09,56.13)} 
    NET {} {} {} {} {} {n628} {} { 0.000} { 0.000} {0.004} {1.381} { 0.115} { 0.103} {} {} {} 
    INST {FE_PHC1195_n628} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.128} { 0.116} {} {1} {(97.91,58.55) (98.27,58.89)} 
    NET {} {} {} {} {} {FE_PHN1195_n628} {} { 0.000} { 0.000} {0.004} {1.345} { 0.128} { 0.116} {} {} {} 
    INST {FE_PHC222_n628} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.146} { 0.134} {} {1} {(100.38,55.76) (100.76,56.13)} 
    NET {} {} {} {} {} {FE_PHN222_n628} {} { 0.000} { 0.000} {0.005} {1.493} { 0.146} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.017} {133.580} { 0.057} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1088
PATH 1089
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><8]} {CK}
  ENDPT {result_reg_reg[2><8]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><8]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.084} { 0.072} {} {2} {(126.17,19.46) (122.69,19.70)} 
    NET {} {} {} {} {} {result_flat[40]} {} { 0.000} { 0.000} {0.007} {2.848} { 0.084} { 0.072} {} {} {} 
    INST {U5408} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.107} { 0.094} {} {1} {(123.94,20.41) (124.30,20.07)} 
    NET {} {} {} {} {} {n655} {} { 0.000} { 0.000} {0.005} {1.114} { 0.107} { 0.094} {} {} {} 
    INST {FE_PHC649_n655} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.004} {} { 0.124} { 0.112} {} {1} {(126.41,19.36) (126.79,19.73)} 
    NET {} {} {} {} {} {FE_PHN649_n655} {} { 0.000} { 0.000} {0.004} {1.179} { 0.124} { 0.112} {} {} {} 
    INST {FE_PHC1599_n655} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.137} { 0.124} {} {1} {(126.60,17.61) (126.96,17.27)} 
    NET {} {} {} {} {} {FE_PHN1599_n655} {} { 0.000} { 0.000} {0.003} {1.020} { 0.137} { 0.124} {} {} {} 
    INST {FE_PHC1230_n655} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.154} { 0.141} {} {1} {(125.65,17.61) (126.03,17.23)} 
    NET {} {} {} {} {} {FE_PHN1230_n655} {} { 0.000} { 0.000} {0.005} {1.296} { 0.154} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1089
PATH 1090
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]15} {CK}
  ENDPT {weight_reg_reg[7]15} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.058} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.026} {-0.005} {0.033} {67.555} { 0.097} { 0.085} {} {} {} 
    INST {U4203} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.111} { 0.098} {} {1} {(86.27,40.01) (85.94,39.87)} 
    NET {} {} {} {} {} {n3841} {} { 0.000} { 0.000} {0.009} {2.010} { 0.111} { 0.098} {} {} {} 
    INST {U4204} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.005} {} { 0.119} { 0.106} {} {1} {(85.06,40.01) (84.89,39.63)} 
    NET {} {} {} {} {} {FE_PHN1191_n616} {} { 0.000} { 0.000} {0.005} {1.567} { 0.119} { 0.106} {} {} {} 
    INST {FE_PHC1191_n616} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.004} {} { 0.131} { 0.119} {} {1} {(82.14,38.95) (82.50,39.29)} 
    NET {} {} {} {} {} {FE_PHN189_n616} {} { 0.000} { 0.000} {0.004} {1.052} { 0.131} { 0.119} {} {} {} 
    INST {FE_PHC189_n616} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.149} { 0.136} {} {1} {(83.85,38.95) (84.23,39.33)} 
    NET {} {} {} {} {} {n616} {} { 0.000} { 0.000} {0.005} {1.288} { 0.149} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.062} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.059} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1090
PATH 1091
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><11]} {CK}
  ENDPT {result_reg_reg[3><11]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.007} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.017} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><11]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.081} { 0.068} {} {2} {(70.70,16.66) (67.21,16.89)} 
    NET {} {} {} {} {} {result_flat[59]} {} { 0.000} { 0.000} {0.007} {2.808} { 0.081} { 0.069} {} {} {} 
    INST {U5427} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.004} {} { 0.103} { 0.090} {} {1} {(69.41,17.61) (69.77,17.27)} 
    NET {} {} {} {} {} {n604} {} { 0.000} { 0.000} {0.004} {0.836} { 0.103} { 0.090} {} {} {} 
    INST {FE_PHC1307_n604} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.120} { 0.108} {} {1} {(70.36,17.61) (70.74,17.23)} 
    NET {} {} {} {} {} {FE_PHN1307_n604} {} { 0.000} { 0.000} {0.005} {1.199} { 0.120} { 0.108} {} {} {} 
    INST {FE_PHC1557_n604} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.133} { 0.120} {} {1} {(71.31,19.36) (71.67,19.69)} 
    NET {} {} {} {} {} {FE_PHN1557_n604} {} { 0.000} { 0.000} {0.003} {0.987} { 0.133} { 0.120} {} {} {} 
    INST {FE_PHC682_n604} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.151} { 0.138} {} {1} {(70.93,17.61) (71.31,17.23)} 
    NET {} {} {} {} {} {FE_PHN682_n604} {} { 0.000} { 0.000} {0.005} {1.431} { 0.151} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.062} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.061} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1091
PATH 1092
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><4]} {CK}
  ENDPT {result_reg_reg[0><4]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.074} { 0.061} {} {2} {(24.71,11.90) (21.23,11.67)} 
    NET {} {} {} {} {} {result_flat[4]} {} { 0.000} { 0.000} {0.005} {2.724} { 0.074} { 0.061} {} {} {} 
    INST {U5372} {A} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.005} {} { 0.103} { 0.090} {} {1} {(22.67,13.76) (23.60,14.09)} 
    NET {} {} {} {} {} {FE_PHN1564_n755} {} { 0.000} { 0.000} {0.005} {0.924} { 0.103} { 0.090} {} {} {} 
    INST {FE_PHC1564_n755} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.118} { 0.105} {} {1} {(23.81,13.76) (24.17,14.09)} 
    NET {} {} {} {} {} {n755} {} { 0.000} { 0.000} {0.004} {1.506} { 0.118} { 0.105} {} {} {} 
    INST {FE_PHC1315_n755} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.015} { 0.000} {0.003} {} { 0.133} { 0.120} {} {1} {(24.19,10.96) (24.55,11.30)} 
    NET {} {} {} {} {} {FE_PHN1315_n755} {} { 0.000} { 0.000} {0.003} {0.910} { 0.133} { 0.120} {} {} {} 
    INST {FE_PHC663_n755} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.149} { 0.136} {} {1} {(24.95,12.01) (25.33,11.63)} 
    NET {} {} {} {} {} {FE_PHN663_n755} {} { 0.000} { 0.000} {0.005} {1.336} { 0.149} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.063} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.059} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1092
PATH 1093
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]10} {CK}
  ENDPT {weight_reg_reg[0]10} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {60.463} { 0.071} { 0.058} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.023} {-0.007} {0.030} {60.463} { 0.094} { 0.081} {} {} {} 
    INST {U4258} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.106} { 0.094} {} {1} {(101.27,70.81) (101.59,70.67)} 
    NET {} {} {} {} {} {n3878} {} { 0.000} { 0.000} {0.009} {1.846} { 0.106} { 0.094} {} {} {} 
    INST {U4259} {A} {F} {ZN} {R} {} {INV_X1} { 0.010} { 0.000} {0.006} {} { 0.116} { 0.104} {} {1} {(101.52,69.75) (101.69,70.13)} 
    NET {} {} {} {} {} {n679} {} { 0.000} { 0.000} {0.006} {2.827} { 0.116} { 0.104} {} {} {} 
    INST {FE_PHC983_n679} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.132} { 0.119} {} {1} {(102.09,62.41) (102.45,62.07)} 
    NET {} {} {} {} {} {FE_PHN983_n679} {} { 0.000} { 0.000} {0.005} {2.428} { 0.132} { 0.119} {} {} {} 
    INST {FE_PHC249_n679} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.150} { 0.138} {} {1} {(101.90,69.75) (102.28,70.13)} 
    NET {} {} {} {} {} {FE_PHN249_n679} {} { 0.000} { 0.000} {0.005} {1.727} { 0.150} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.067} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1093
PATH 1094
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><6]} {CK}
  ENDPT {result_reg_reg[2><6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><6]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.084} { 0.071} {} {2} {(125.03,16.66) (121.55,16.89)} 
    NET {} {} {} {} {} {result_flat[38]} {} { 0.000} { 0.000} {0.007} {2.614} { 0.084} { 0.071} {} {} {} 
    INST {U5406} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.107} { 0.094} {} {1} {(121.47,17.61) (121.83,17.27)} 
    NET {} {} {} {} {} {n657} {} { 0.000} { 0.000} {0.005} {1.229} { 0.107} { 0.094} {} {} {} 
    INST {FE_PHC645_n657} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.004} {} { 0.124} { 0.111} {} {1} {(125.27,16.55) (125.65,16.93)} 
    NET {} {} {} {} {} {FE_PHN645_n657} {} { 0.000} { 0.000} {0.004} {1.130} { 0.124} { 0.111} {} {} {} 
    INST {FE_PHC1588_n657} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.137} { 0.124} {} {1} {(126.41,16.55) (126.77,16.89)} 
    NET {} {} {} {} {} {FE_PHN1588_n657} {} { 0.000} { 0.000} {0.003} {0.997} { 0.137} { 0.124} {} {} {} 
    INST {FE_PHC1228_n657} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.154} { 0.141} {} {1} {(125.84,16.55) (126.22,16.93)} 
    NET {} {} {} {} {} {FE_PHN1228_n657} {} { 0.000} { 0.000} {0.005} {1.354} { 0.154} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1094
PATH 1095
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]10} {CK}
  ENDPT {acc_reg_out_reg[3]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.017} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.063} {} {2} {(107.72,47.46) (111.20,47.70)} 
    NET {} {} {} {} {} {acc_out[2><2><3]} {} { 0.000} { 0.000} {0.005} {2.204} { 0.075} { 0.063} {} {} {} 
    INST {FE_PHC1025_acc_out_2__2__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.093} { 0.080} {} {1} {(109.31,48.41) (109.69,48.03)} 
    NET {} {} {} {} {} {FE_PHN1025_acc_out_2__2__3} {} { 0.000} { 0.000} {0.005} {1.658} { 0.093} { 0.080} {} {} {} 
    INST {FE_PHC1458_acc_out_2__2__3} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.108} { 0.095} {} {1} {(112.73,45.61) (113.09,45.27)} 
    NET {} {} {} {} {} {FE_PHN1458_acc_out_2__2__3} {} { 0.000} { 0.000} {0.004} {1.561} { 0.108} { 0.095} {} {} {} 
    INST {FE_PHC449_acc_out_2__2__3} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.126} { 0.113} {} {1} {(108.17,45.61) (108.55,45.23)} 
    NET {} {} {} {} {} {FE_PHN449_acc_out_2__2__3} {} { 0.000} { 0.000} {0.006} {2.197} { 0.126} { 0.113} {} {} {} 
    INST {U5158} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.142} { 0.130} {} {1} {(107.86,51.20) (107.67,50.83)} 
    NET {} {} {} {} {} {n5038} {} { 0.000} { 0.000} {0.008} {1.771} { 0.142} { 0.130} {} {} {} 
    INST {U5159} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.151} { 0.138} {} {1} {(108.50,51.20) (108.36,51.04)} 
    NET {} {} {} {} {} {n924} {} { 0.000} { 0.000} {0.005} {1.456} { 0.151} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.018} {133.580} { 0.061} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1095
PATH 1096
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]6} {CK}
  ENDPT {acc_reg_out_reg[4]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.127}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.007} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.007} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.065} { 0.052} {} {2} {(47.87,45.50) (51.35,45.27)} 
    NET {} {} {} {} {} {acc_out[1><2><4]} {} { 0.000} { 0.000} {0.005} {2.494} { 0.065} { 0.052} {} {} {} 
    INST {FE_PHC488_acc_out_1__2__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.081} { 0.069} {} {1} {(48.89,48.41) (49.27,48.03)} 
    NET {} {} {} {} {} {FE_PHN488_acc_out_1__2__4} {} { 0.000} { 0.000} {0.005} {1.322} { 0.081} { 0.069} {} {} {} 
    INST {FE_PHC1495_acc_out_1__2__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.096} { 0.083} {} {1} {(48.32,51.20) (48.68,50.87)} 
    NET {} {} {} {} {} {FE_PHN1495_acc_out_1__2__4} {} { 0.000} { 0.000} {0.004} {1.249} { 0.096} { 0.083} {} {} {} 
    INST {FE_PHC1004_acc_out_1__2__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.113} { 0.101} {} {1} {(48.32,48.41) (48.70,48.03)} 
    NET {} {} {} {} {} {FE_PHN1004_acc_out_1__2__4} {} { 0.000} { 0.000} {0.006} {2.083} { 0.113} { 0.101} {} {} {} 
    INST {U5037} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.018} { 0.000} {0.009} {} { 0.131} { 0.119} {} {1} {(50.10,48.41) (49.91,48.03)} 
    NET {} {} {} {} {} {n4827} {} { 0.000} { 0.000} {0.009} {2.394} { 0.131} { 0.119} {} {} {} 
    INST {U5038} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.140} { 0.127} {} {1} {(46.94,47.36) (46.80,47.52)} 
    NET {} {} {} {} {} {n1019} {} { 0.000} { 0.000} {0.005} {1.368} { 0.140} { 0.127} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.062} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1096
PATH 1097
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><5]} {CK}
  ENDPT {result_reg_reg[2><5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.144}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.019} {133.580} { 0.023} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><5]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.086} { 0.074} {} {2} {(117.62,19.46) (114.14,19.70)} 
    NET {} {} {} {} {} {result_flat[37]} {} { 0.000} { 0.000} {0.007} {2.714} { 0.086} { 0.074} {} {} {} 
    INST {U5405} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.109} { 0.096} {} {1} {(115.08,17.61) (114.72,17.27)} 
    NET {} {} {} {} {} {n658} {} { 0.000} { 0.000} {0.005} {1.294} { 0.109} { 0.096} {} {} {} 
    INST {FE_PHC631_n658} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.127} { 0.114} {} {1} {(117.10,17.61) (117.48,17.23)} 
    NET {} {} {} {} {} {FE_PHN631_n658} {} { 0.000} { 0.000} {0.005} {1.242} { 0.127} { 0.114} {} {} {} 
    INST {FE_PHC1622_n658} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.139} { 0.126} {} {1} {(115.96,17.61) (116.32,17.27)} 
    NET {} {} {} {} {} {FE_PHN1622_n658} {} { 0.000} { 0.000} {0.003} {0.801} { 0.139} { 0.126} {} {} {} 
    INST {FE_PHC1253_n658} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.156} { 0.144} {} {1} {(116.53,17.61) (116.91,17.23)} 
    NET {} {} {} {} {} {FE_PHN1253_n658} {} { 0.000} { 0.000} {0.005} {1.327} { 0.156} { 0.144} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} { 0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1097
PATH 1098
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]7} {CK}
  ENDPT {acc_reg_out_reg[7]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.007} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.074} { 0.062} {} {1} {(56.61,14.70) (60.09,14.46)} 
    NET {} {} {} {} {} {FE_PHN425_acc_out_1__3__7} {} { 0.000} { 0.000} {0.004} {0.753} { 0.074} { 0.062} {} {} {} 
    INST {FE_PHC425_acc_out_1__3__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.093} { 0.081} {} {2} {(60.29,14.80) (60.67,14.43)} 
    NET {} {} {} {} {} {acc_out[1><3><7]} {} { 0.000} { 0.000} {0.007} {2.526} { 0.093} { 0.081} {} {} {} 
    INST {FE_PHC928_acc_out_1__3__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.111} { 0.099} {} {1} {(62.38,14.80) (62.76,14.43)} 
    NET {} {} {} {} {} {FE_PHN928_acc_out_1__3__7} {} { 0.000} { 0.000} {0.005} {1.600} { 0.111} { 0.099} {} {} {} 
    INST {FE_PHC1532_acc_out_1__3__7} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.127} { 0.115} {} {1} {(58.58,13.76) (58.94,14.09)} 
    NET {} {} {} {} {} {FE_PHN1532_acc_out_1__3__7} {} { 0.000} { 0.000} {0.004} {2.129} { 0.127} { 0.115} {} {} {} 
    INST {U5082} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.143} { 0.131} {} {1} {(59.03,17.61) (58.84,17.23)} 
    NET {} {} {} {} {} {n4904} {} { 0.000} { 0.000} {0.008} {1.890} { 0.143} { 0.131} {} {} {} 
    INST {U5083} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.152} { 0.139} {} {1} {(59.09,16.55) (59.22,16.73)} 
    NET {} {} {} {} {} {n992} {} { 0.000} { 0.000} {0.005} {1.429} { 0.152} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.062} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1098
PATH 1099
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><3]} {CK}
  ENDPT {result_reg_reg[1><3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><3]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.078} { 0.065} {} {2} {(40.30,11.90) (36.81,11.67)} 
    NET {} {} {} {} {} {result_flat[19]} {} { 0.000} { 0.000} {0.007} {2.783} { 0.078} { 0.065} {} {} {} 
    INST {U5387} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.100} { 0.087} {} {1} {(38.32,13.76) (37.96,14.09)} 
    NET {} {} {} {} {} {FE_PHN1249_n708} {} { 0.000} { 0.000} {0.005} {1.051} { 0.100} { 0.087} {} {} {} 
    INST {FE_PHC1249_n708} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.117} { 0.105} {} {1} {(36.73,13.76) (37.11,14.13)} 
    NET {} {} {} {} {} {FE_PHN642_n708} {} { 0.000} { 0.000} {0.004} {1.138} { 0.117} { 0.105} {} {} {} 
    INST {FE_PHC1596_n708} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.130} { 0.117} {} {1} {(36.16,13.76) (36.52,14.09)} 
    NET {} {} {} {} {} {FE_PHN1596_n708} {} { 0.000} { 0.000} {0.003} {0.935} { 0.130} { 0.117} {} {} {} 
    INST {FE_PHC642_n708} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.147} { 0.135} {} {1} {(37.30,13.76) (37.68,14.13)} 
    NET {} {} {} {} {} {n708} {} { 0.000} { 0.000} {0.005} {1.442} { 0.147} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.063} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1099
PATH 1100
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><4]} {CK}
  ENDPT {result_reg_reg[2><4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><4]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.084} { 0.071} {} {2} {(120.09,13.86) (116.61,14.10)} 
    NET {} {} {} {} {} {result_flat[36]} {} { 0.000} { 0.000} {0.007} {2.589} { 0.084} { 0.071} {} {} {} 
    INST {U5404} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.107} { 0.094} {} {1} {(115.39,13.76) (115.75,14.09)} 
    NET {} {} {} {} {} {n659} {} { 0.000} { 0.000} {0.005} {1.303} { 0.107} { 0.094} {} {} {} 
    INST {FE_PHC646_n659} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.004} {} { 0.124} { 0.112} {} {1} {(120.33,13.76) (120.71,14.13)} 
    NET {} {} {} {} {} {FE_PHN646_n659} {} { 0.000} { 0.000} {0.004} {1.175} { 0.124} { 0.112} {} {} {} 
    INST {FE_PHC1613_n659} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.137} { 0.124} {} {1} {(120.71,10.96) (121.07,11.29)} 
    NET {} {} {} {} {} {FE_PHN1613_n659} {} { 0.000} { 0.000} {0.003} {0.955} { 0.137} { 0.124} {} {} {} 
    INST {FE_PHC1229_n659} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.154} { 0.142} {} {1} {(119.57,10.96) (119.95,11.33)} 
    NET {} {} {} {} {} {FE_PHN1229_n659} {} { 0.000} { 0.000} {0.005} {1.375} { 0.154} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1100
PATH 1101
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><0]} {CK}
  ENDPT {result_reg_reg[2><0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.067}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.019} {133.580} { 0.022} { 0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><0]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.086} { 0.073} {} {2} {(114.59,11.06) (111.10,11.29)} 
    NET {} {} {} {} {} {result_flat[32]} {} { 0.000} { 0.000} {0.007} {2.846} { 0.086} { 0.073} {} {} {} 
    INST {U5400} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.109} { 0.096} {} {1} {(113.68,12.01) (114.04,11.67)} 
    NET {} {} {} {} {} {n663} {} { 0.000} { 0.000} {0.005} {1.137} { 0.109} { 0.096} {} {} {} 
    INST {FE_PHC650_n663} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.004} {} { 0.126} { 0.113} {} {1} {(114.82,10.96) (115.20,11.33)} 
    NET {} {} {} {} {} {FE_PHN650_n663} {} { 0.000} { 0.000} {0.004} {1.174} { 0.126} { 0.113} {} {} {} 
    INST {FE_PHC1590_n663} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.139} { 0.126} {} {1} {(115.96,10.96) (116.32,11.29)} 
    NET {} {} {} {} {} {FE_PHN1590_n663} {} { 0.000} { 0.000} {0.003} {0.950} { 0.139} { 0.126} {} {} {} 
    INST {FE_PHC1232_n663} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.156} { 0.143} {} {1} {(115.39,10.96) (115.77,11.33)} 
    NET {} {} {} {} {} {FE_PHN1232_n663} {} { 0.000} { 0.000} {0.005} {1.428} { 0.156} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.020} {133.580} { 0.067} { 0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1101
PATH 1102
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]5} {CK}
  ENDPT {acc_reg_out_reg[15]5} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]4} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.007} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.009} { 0.000} {0.017} {124.925} { 0.015} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]4} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.054} { 0.000} {0.013} {} { 0.069} { 0.056} {} {4} {(64.97,100.66) (68.08,100.68)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.013} {6.795} { 0.069} { 0.056} {} {} {} 
    INST {FE_RC_40_0} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.017} { 0.000} {0.011} {} { 0.086} { 0.073} {} {2} {(66.50,90.41) (66.37,90.23)} 
    NET {} {} {} {} {} {FE_RN_31_0} {} { 0.000} { 0.000} {0.011} {5.641} { 0.086} { 0.073} {} {} {} 
    INST {FE_RC_42_0} {A} {F} {ZN} {R} {} {OAI21_X2} { 0.019} { 0.000} {0.012} {} { 0.105} { 0.092} {} {4} {(66.82,86.56) (66.64,86.17)} 
    NET {} {} {} {} {} {n4817} {} { 0.001} { 0.000} {0.012} {11.912} { 0.105} { 0.092} {} {} {} 
    INST {U5031} {B1} {R} {ZN} {F} {} {OAI22_X1} { 0.010} { 0.000} {0.005} {} { 0.115} { 0.102} {} {1} {(67.96,62.41) (67.77,62.27)} 
    NET {} {} {} {} {} {n1032} {} { 0.000} { 0.000} {0.005} {1.190} { 0.115} { 0.102} {} {} {} 
    INST {FE_PHC1316_n1032} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.130} { 0.117} {} {1} {(67.89,61.36) (68.25,61.69)} 
    NET {} {} {} {} {} {FE_PHN1316_n1032} {} { 0.000} { 0.000} {0.004} {1.508} { 0.130} { 0.117} {} {} {} 
    INST {FE_PHC711_n1032} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.146} { 0.133} {} {1} {(67.51,64.16) (67.89,64.53)} 
    NET {} {} {} {} {} {FE_PHN711_n1032} {} { 0.000} { 0.000} {0.005} {1.370} { 0.146} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.062} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1102
PATH 1103
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><0]} {CK}
  ENDPT {result_reg_reg[1><0]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.006} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.073} { 0.060} {} {2} {(45.23,11.06) (41.75,11.29)} 
    NET {} {} {} {} {} {result_flat[16]} {} { 0.000} { 0.000} {0.006} {2.863} { 0.073} { 0.060} {} {} {} 
    INST {U5384} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.103} { 0.090} {} {1} {(43.76,12.01) (44.12,11.67)} 
    NET {} {} {} {} {} {n711} {} { 0.000} { 0.000} {0.006} {1.375} { 0.103} { 0.090} {} {} {} 
    INST {FE_PHC699_n711} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.003} {} { 0.119} { 0.106} {} {1} {(44.71,12.01) (45.08,11.66)} 
    NET {} {} {} {} {} {FE_PHN699_n711} {} { 0.000} { 0.000} {0.003} {0.924} { 0.119} { 0.106} {} {} {} 
    INST {FE_PHC1617_n711} {A} {F} {Z} {F} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.132} { 0.119} {} {1} {(45.66,12.01) (46.02,11.67)} 
    NET {} {} {} {} {} {FE_PHN1617_n711} {} { 0.000} { 0.000} {0.003} {0.978} { 0.132} { 0.119} {} {} {} 
    INST {FE_PHC1254_n711} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.148} { 0.135} {} {1} {(45.47,10.96) (45.85,11.33)} 
    NET {} {} {} {} {} {FE_PHN1254_n711} {} { 0.000} { 0.000} {0.005} {1.248} { 0.148} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.063} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1103
PATH 1104
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><10]} {CK}
  ENDPT {result_reg_reg[1><10]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.007} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><10]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.081} { 0.068} {} {2} {(66.89,13.86) (63.41,14.10)} 
    NET {} {} {} {} {} {result_flat[26]} {} { 0.000} { 0.000} {0.007} {2.783} { 0.081} { 0.068} {} {} {} 
    INST {U5394} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.104} { 0.091} {} {1} {(65.23,14.80) (65.59,14.47)} 
    NET {} {} {} {} {} {n701} {} { 0.000} { 0.000} {0.005} {1.047} { 0.104} { 0.091} {} {} {} 
    INST {FE_PHC654_n701} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.121} { 0.108} {} {1} {(67.13,13.76) (67.51,14.13)} 
    NET {} {} {} {} {} {FE_PHN654_n701} {} { 0.000} { 0.000} {0.004} {1.154} { 0.121} { 0.108} {} {} {} 
    INST {FE_PHC1592_n701} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.133} { 0.121} {} {1} {(68.27,13.76) (68.63,14.09)} 
    NET {} {} {} {} {} {FE_PHN1592_n701} {} { 0.000} { 0.000} {0.003} {0.995} { 0.133} { 0.121} {} {} {} 
    INST {FE_PHC1237_n701} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.151} { 0.138} {} {1} {(67.70,13.76) (68.08,14.13)} 
    NET {} {} {} {} {} {FE_PHN1237_n701} {} { 0.000} { 0.000} {0.005} {1.428} { 0.151} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.062} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.019} {130.134} { 0.062} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1104
PATH 1105
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><1]} {CK}
  ENDPT {result_reg_reg[3><1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><1]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.085} { 0.073} {} {2} {(102.05,11.90) (98.56,11.67)} 
    NET {} {} {} {} {} {result_flat[49]} {} { 0.000} { 0.000} {0.007} {2.874} { 0.085} { 0.073} {} {} {} 
    INST {U5417} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.108} { 0.095} {} {1} {(100.57,13.76) (100.93,14.09)} 
    NET {} {} {} {} {} {n614} {} { 0.000} { 0.000} {0.005} {1.175} { 0.108} { 0.095} {} {} {} 
    INST {FE_PHC635_n614} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.004} {} { 0.125} { 0.112} {} {1} {(101.52,10.96) (101.90,11.33)} 
    NET {} {} {} {} {} {FE_PHN1630_n614} {} { 0.000} { 0.000} {0.004} {1.001} { 0.125} { 0.112} {} {} {} 
    INST {FE_PHC1630_n614} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.138} { 0.125} {} {1} {(102.09,10.96) (102.45,11.29)} 
    NET {} {} {} {} {} {FE_PHN635_n614} {} { 0.000} { 0.000} {0.004} {1.137} { 0.138} { 0.125} {} {} {} 
    INST {FE_PHC1240_n614} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.155} { 0.143} {} {1} {(101.52,13.76) (101.90,14.13)} 
    NET {} {} {} {} {} {FE_PHN1240_n614} {} { 0.000} { 0.000} {0.005} {1.411} { 0.155} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} { 0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1105
PATH 1106
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {cycle_reg[2]} {CK}
  ENDPT {cycle_reg[2]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.027} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.007} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} {-0.000} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[2]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.056} { 0.000} {0.015} {} { 0.069} { 0.056} {} {6} {(63.07,45.50) (66.17,45.48)} 
    NET {} {} {} {} {} {n5574} {} { 0.000} { 0.000} {0.015} {7.694} { 0.069} { 0.056} {} {} {} 
    INST {FE_PHC1545_n5574} {A} {R} {Z} {R} {} {BUF_X1} { 0.019} { 0.000} {0.006} {} { 0.087} { 0.075} {} {1} {(65.99,51.20) (66.35,50.87)} 
    NET {} {} {} {} {} {FE_PHN1545_n5574} {} { 0.000} { 0.000} {0.006} {3.204} { 0.087} { 0.075} {} {} {} 
    INST {U4822} {B2} {R} {ZN} {F} {} {AOI22_X1} { 0.012} { 0.000} {0.005} {} { 0.099} { 0.086} {} {1} {(64.16,47.36) (63.78,47.73)} 
    NET {} {} {} {} {} {n1176} {} { 0.000} { 0.000} {0.005} {1.061} { 0.099} { 0.086} {} {} {} 
    INST {FE_PHC113_n1176} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.114} { 0.101} {} {1} {(64.28,47.36) (64.64,47.69)} 
    NET {} {} {} {} {} {FE_PHN113_n1176} {} { 0.000} { 0.000} {0.004} {1.269} { 0.114} { 0.101} {} {} {} 
    INST {FE_PHC900_n1176} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.015} {-0.001} {0.005} {} { 0.129} { 0.116} {} {1} {(67.51,48.41) (67.89,48.03)} 
    NET {} {} {} {} {} {FE_PHN900_n1176} {} { 0.000} { 0.000} {0.005} {1.427} { 0.129} { 0.116} {} {} {} 
    INST {FE_PHC706_n1176} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.146} { 0.133} {} {1} {(64.28,48.41) (64.66,48.03)} 
    NET {} {} {} {} {} {FE_PHN706_n1176} {} { 0.000} { 0.000} {0.005} {1.714} { 0.146} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.042} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.063} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1106
PATH 1107
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><8]} {CK}
  ENDPT {result_reg_reg[0><8]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.007} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} { 0.062} {} {2} {(14.27,19.46) (10.78,19.70)} 
    NET {} {} {} {} {} {result_flat[8]} {} { 0.000} { 0.000} {0.005} {2.695} { 0.075} { 0.062} {} {} {} 
    INST {U5376} {A} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.105} { 0.092} {} {1} {(12.41,17.61) (13.34,17.27)} 
    NET {} {} {} {} {} {FE_PHN701_n751} {} { 0.000} { 0.000} {0.006} {1.339} { 0.105} { 0.092} {} {} {} 
    INST {FE_PHC701_n751} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.003} {} { 0.121} { 0.108} {} {1} {(13.55,17.61) (13.92,17.26)} 
    NET {} {} {} {} {} {FE_PHN1633_n751} {} { 0.000} { 0.000} {0.003} {0.924} { 0.121} { 0.108} {} {} {} 
    INST {FE_PHC1633_n751} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.134} { 0.121} {} {1} {(14.50,17.61) (14.86,17.27)} 
    NET {} {} {} {} {} {n751} {} { 0.000} { 0.000} {0.003} {1.164} { 0.134} { 0.121} {} {} {} 
    INST {FE_PHC1247_n751} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.151} { 0.137} {} {1} {(15.64,19.36) (16.02,19.73)} 
    NET {} {} {} {} {} {FE_PHN1247_n751} {} { 0.000} { 0.000} {0.005} {1.416} { 0.151} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.064} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1107
PATH 1108
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><3]} {CK}
  ENDPT {result_reg_reg[3><3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><3]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.085} { 0.072} {} {2} {(100.34,11.06) (96.85,11.29)} 
    NET {} {} {} {} {} {result_flat[51]} {} { 0.000} { 0.000} {0.007} {2.675} { 0.085} { 0.072} {} {} {} 
    INST {U5419} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.107} { 0.094} {} {1} {(97.53,12.01) (97.89,11.67)} 
    NET {} {} {} {} {} {FE_PHN1239_n612} {} { 0.000} { 0.000} {0.005} {0.990} { 0.107} { 0.094} {} {} {} 
    INST {FE_PHC1239_n612} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.125} { 0.112} {} {1} {(97.72,13.76) (98.10,14.13)} 
    NET {} {} {} {} {} {n612} {} { 0.000} { 0.000} {0.005} {1.304} { 0.125} { 0.112} {} {} {} 
    INST {FE_PHC1584_n612} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.138} { 0.125} {} {1} {(95.06,13.76) (95.42,14.09)} 
    NET {} {} {} {} {} {FE_PHN1584_n612} {} { 0.000} { 0.000} {0.004} {1.239} { 0.138} { 0.125} {} {} {} 
    INST {FE_PHC633_n612} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.156} { 0.143} {} {1} {(98.29,13.76) (98.67,14.13)} 
    NET {} {} {} {} {} {FE_PHN633_n612} {} { 0.000} { 0.000} {0.005} {1.461} { 0.156} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} { 0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1108
PATH 1109
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]15} {CK}
  ENDPT {x_reg_out_reg[0]15} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]15} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]15} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.074} { 0.000} {0.017} {} { 0.096} { 0.083} {} {16} {(101.48,22.26) (97.99,22.50)} 
    NET {} {} {} {} {} {x_out[3><3><0]} {} { 0.000} { 0.000} {0.017} {17.108} { 0.096} { 0.083} {} {} {} 
    INST {U3863} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.024} { 0.000} {0.013} {} { 0.120} { 0.107} {} {1} {(98.86,26.00) (99.05,25.87)} 
    NET {} {} {} {} {} {n3649} {} { 0.000} { 0.000} {0.013} {2.055} { 0.120} { 0.107} {} {} {} 
    INST {U3864} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.125} { 0.112} {} {1} {(99.88,23.21) (99.71,22.83)} 
    NET {} {} {} {} {} {n815} {} { 0.000} { 0.000} {0.004} {1.363} { 0.125} { 0.112} {} {} {} 
    INST {FE_PHC1196_n815} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.139} { 0.126} {} {1} {(102.85,22.16) (103.21,22.49)} 
    NET {} {} {} {} {} {FE_PHN1196_n815} {} { 0.000} { 0.000} {0.003} {1.040} { 0.139} { 0.126} {} {} {} 
    INST {FE_PHC347_n815} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.155} { 0.142} {} {1} {(101.71,22.16) (102.09,22.53)} 
    NET {} {} {} {} {} {FE_PHN347_n815} {} { 0.000} { 0.000} {0.005} {1.386} { 0.155} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} { 0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1109
PATH 1110
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><9]} {CK}
  ENDPT {result_reg_reg[1><9]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.008} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><9]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.082} { 0.069} {} {2} {(62.72,13.86) (59.23,14.10)} 
    NET {} {} {} {} {} {result_flat[25]} {} { 0.000} { 0.000} {0.007} {2.887} { 0.082} { 0.069} {} {} {} 
    INST {U5393} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.104} { 0.091} {} {1} {(61.81,14.80) (62.17,14.47)} 
    NET {} {} {} {} {} {n702} {} { 0.000} { 0.000} {0.005} {1.078} { 0.104} { 0.091} {} {} {} 
    INST {FE_PHC1256_n702} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.122} { 0.109} {} {1} {(61.62,12.01) (62.00,11.63)} 
    NET {} {} {} {} {} {FE_PHN1597_n702} {} { 0.000} { 0.000} {0.005} {1.245} { 0.122} { 0.109} {} {} {} 
    INST {FE_PHC1597_n702} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.134} { 0.121} {} {1} {(62.76,12.01) (63.12,11.67)} 
    NET {} {} {} {} {} {FE_PHN1256_n702} {} { 0.000} { 0.000} {0.003} {0.983} { 0.134} { 0.121} {} {} {} 
    INST {FE_PHC634_n702} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.152} { 0.139} {} {1} {(62.19,12.01) (62.57,11.63)} 
    NET {} {} {} {} {} {FE_PHN634_n702} {} { 0.000} { 0.000} {0.005} {1.312} { 0.152} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.063} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1110
PATH 1111
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><14]} {CK}
  ENDPT {result_reg_reg[0><14]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.007} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.075} { 0.062} {} {2} {(13.88,45.50) (10.40,45.27)} 
    NET {} {} {} {} {} {result_flat[14]} {} { 0.000} { 0.000} {0.005} {2.739} { 0.075} { 0.062} {} {} {} 
    INST {U5382} {A} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.005} {} { 0.104} { 0.091} {} {1} {(11.65,44.55) (12.58,44.89)} 
    NET {} {} {} {} {} {n745} {} { 0.000} { 0.000} {0.005} {1.006} { 0.104} { 0.091} {} {} {} 
    INST {FE_PHC674_n745} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.121} { 0.107} {} {1} {(14.12,45.61) (14.50,45.23)} 
    NET {} {} {} {} {} {FE_PHN674_n745} {} { 0.000} { 0.000} {0.005} {1.339} { 0.121} { 0.107} {} {} {} 
    INST {FE_PHC1289_n745} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.015} { 0.000} {0.003} {} { 0.136} { 0.123} {} {1} {(14.69,45.61) (15.05,45.26)} 
    NET {} {} {} {} {} {FE_PHN1289_n745} {} { 0.000} { 0.000} {0.003} {0.924} { 0.136} { 0.123} {} {} {} 
    INST {FE_PHC1609_n745} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.150} { 0.137} {} {1} {(15.64,45.61) (16.00,45.27)} 
    NET {} {} {} {} {} {FE_PHN1609_n745} {} { 0.000} { 0.000} {0.004} {1.438} { 0.150} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.064} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1111
PATH 1112
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><1]} {CK}
  ENDPT {result_reg_reg[2><1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.004} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} { 0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><1]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.086} { 0.073} {} {2} {(109.27,11.06) (105.78,11.29)} 
    NET {} {} {} {} {} {result_flat[33]} {} { 0.000} { 0.000} {0.007} {2.918} { 0.086} { 0.073} {} {} {} 
    INST {U5401} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.109} { 0.096} {} {1} {(108.62,12.01) (108.26,11.67)} 
    NET {} {} {} {} {} {FE_PHN698_n662} {} { 0.000} { 0.000} {0.005} {1.576} { 0.109} { 0.096} {} {} {} 
    INST {FE_PHC698_n662} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.127} { 0.113} {} {1} {(107.22,12.01) (107.59,11.66)} 
    NET {} {} {} {} {} {n662} {} { 0.000} { 0.000} {0.004} {1.287} { 0.127} { 0.113} {} {} {} 
    INST {FE_PHC1621_n662} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.139} { 0.126} {} {1} {(110.07,10.96) (110.43,11.29)} 
    NET {} {} {} {} {} {FE_PHN1621_n662} {} { 0.000} { 0.000} {0.003} {0.984} { 0.139} { 0.126} {} {} {} 
    INST {FE_PHC1243_n662} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.156} { 0.143} {} {1} {(109.50,10.96) (109.88,11.33)} 
    NET {} {} {} {} {} {FE_PHN1243_n662} {} { 0.000} { 0.000} {0.005} {1.333} { 0.156} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} { 0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1112
PATH 1113
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><4]} {CK}
  ENDPT {result_reg_reg[1><4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.008} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.019} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><4]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.082} { 0.069} {} {2} {(49.80,11.06) (46.31,11.29)} 
    NET {} {} {} {} {} {result_flat[20]} {} { 0.000} { 0.000} {0.007} {2.731} { 0.082} { 0.069} {} {} {} 
    INST {U5388} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.105} { 0.092} {} {1} {(47.18,12.01) (47.54,11.67)} 
    NET {} {} {} {} {} {FE_PHN702_n707} {} { 0.000} { 0.000} {0.005} {1.440} { 0.105} { 0.092} {} {} {} 
    INST {FE_PHC702_n707} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.122} { 0.109} {} {1} {(47.75,12.01) (48.12,11.66)} 
    NET {} {} {} {} {} {n707} {} { 0.000} { 0.000} {0.004} {1.351} { 0.122} { 0.109} {} {} {} 
    INST {FE_PHC1558_n707} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.135} { 0.121} {} {1} {(50.60,10.96) (50.96,11.29)} 
    NET {} {} {} {} {} {FE_PHN1558_n707} {} { 0.000} { 0.000} {0.003} {0.981} { 0.135} { 0.121} {} {} {} 
    INST {FE_PHC1305_n707} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.152} { 0.139} {} {1} {(50.03,10.96) (50.41,11.33)} 
    NET {} {} {} {} {} {FE_PHN1305_n707} {} { 0.000} { 0.000} {0.005} {1.473} { 0.152} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.063} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1113
PATH 1114
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]2} {CK}
  ENDPT {acc_reg_out_reg[12]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.007} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.006} {} { 0.076} { 0.063} {} {2} {(10.44,53.06) (13.92,53.30)} 
    NET {} {} {} {} {} {acc_out[0><2><12]} {} { 0.000} { 0.000} {0.006} {3.607} { 0.076} { 0.063} {} {} {} 
    INST {FE_PHC583_acc_out_0__2__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.093} { 0.079} {} {1} {(14.69,55.76) (15.07,56.13)} 
    NET {} {} {} {} {} {FE_PHN1469_acc_out_0__2__12} {} { 0.000} { 0.000} {0.005} {1.246} { 0.093} { 0.079} {} {} {} 
    INST {FE_PHC1469_acc_out_0__2__12} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} {-0.001} {0.004} {} { 0.107} { 0.094} {} {1} {(15.64,56.80) (16.00,56.47)} 
    NET {} {} {} {} {} {FE_PHN583_acc_out_0__2__12} {} { 0.000} { 0.000} {0.004} {1.875} { 0.107} { 0.094} {} {} {} 
    INST {FE_PHC980_acc_out_0__2__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.126} { 0.112} {} {1} {(14.12,52.95) (14.50,53.33)} 
    NET {} {} {} {} {} {FE_PHN980_acc_out_0__2__12} {} { 0.000} { 0.000} {0.006} {2.203} { 0.126} { 0.112} {} {} {} 
    INST {U4927} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.142} { 0.129} {} {1} {(14.69,54.01) (14.88,53.63)} 
    NET {} {} {} {} {} {n4646} {} { 0.000} { 0.000} {0.008} {1.780} { 0.142} { 0.129} {} {} {} 
    INST {U4928} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.150} { 0.137} {} {1} {(14.26,54.01) (14.12,53.84)} 
    NET {} {} {} {} {} {n1107} {} { 0.000} { 0.000} {0.005} {1.537} { 0.150} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.064} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1114
PATH 1115
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]6} {CK}
  ENDPT {weight_reg_reg[6]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[6]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.052}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.128}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.007} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.008} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[6]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.061} { 0.000} {0.008} {} { 0.069} { 0.056} {} {5} {(59.68,72.66) (56.19,72.89)} 
    NET {} {} {} {} {} {n6weight_reg[6]} {} { 0.000} { 0.000} {0.008} {5.879} { 0.069} { 0.056} {} {} {} 
    INST {FE_PHC1598_n6weight_reg_6} {A} {F} {Z} {F} {} {BUF_X1} { 0.017} { 0.000} {0.004} {} { 0.086} { 0.072} {} {1} {(54.97,73.61) (55.33,73.27)} 
    NET {} {} {} {} {} {FE_PHN1598_n6weight_reg_6} {} { 0.000} { 0.000} {0.004} {1.778} { 0.086} { 0.072} {} {} {} 
    INST {U4087} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.014} {} { 0.104} { 0.091} {} {1} {(54.66,75.36) (54.47,75.49)} 
    NET {} {} {} {} {} {n3778} {} { 0.000} { 0.000} {0.014} {1.895} { 0.104} { 0.091} {} {} {} 
    INST {U4088} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.004} {} { 0.109} { 0.095} {} {1} {(55.35,75.36) (55.52,75.73)} 
    NET {} {} {} {} {} {FE_PHN770_n721} {} { 0.000} { 0.000} {0.004} {0.875} { 0.109} { 0.095} {} {} {} 
    INST {FE_PHC770_n721} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.015} { 0.000} {0.004} {} { 0.124} { 0.111} {} {1} {(55.54,73.61) (55.92,73.23)} 
    NET {} {} {} {} {} {FE_PHN285_n721} {} { 0.000} { 0.000} {0.004} {0.915} { 0.124} { 0.111} {} {} {} 
    INST {FE_PHC285_n721} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.141} { 0.128} {} {1} {(55.73,75.36) (56.11,75.73)} 
    NET {} {} {} {} {} {n721} {} { 0.000} { 0.000} {0.006} {1.820} { 0.141} { 0.128} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.064} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.052} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1115
PATH 1116
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]2} {CK}
  ENDPT {acc_reg_out_reg[1]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.007} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.005} { 0.000} {0.016} {132.770} { 0.011} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.070} { 0.057} {} {2} {(37.04,51.10) (40.52,50.87)} 
    NET {} {} {} {} {} {acc_out[0><2><1]} {} { 0.000} { 0.000} {0.006} {3.294} { 0.070} { 0.057} {} {} {} 
    INST {FE_PHC551_acc_out_0__2__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.088} { 0.074} {} {1} {(36.16,50.16) (36.54,50.53)} 
    NET {} {} {} {} {} {FE_PHN1562_acc_out_0__2__1} {} { 0.000} { 0.000} {0.005} {1.514} { 0.088} { 0.074} {} {} {} 
    INST {FE_PHC1562_acc_out_0__2__1} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.102} { 0.089} {} {1} {(40.72,51.20) (41.08,50.87)} 
    NET {} {} {} {} {} {FE_PHN551_acc_out_0__2__1} {} { 0.000} { 0.000} {0.003} {0.936} { 0.102} { 0.089} {} {} {} 
    INST {FE_PHC1024_acc_out_0__2__1} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.007} {} { 0.120} { 0.107} {} {1} {(40.53,50.16) (40.91,50.53)} 
    NET {} {} {} {} {} {FE_PHN1024_acc_out_0__2__1} {} { 0.000} { 0.000} {0.007} {2.246} { 0.120} { 0.107} {} {} {} 
    INST {U4895} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.137} { 0.124} {} {1} {(35.85,50.16) (35.66,50.53)} 
    NET {} {} {} {} {} {n4594} {} { 0.000} { 0.000} {0.008} {1.957} { 0.137} { 0.124} {} {} {} 
    INST {U4896} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.145} { 0.132} {} {1} {(36.30,51.20) (36.16,51.04)} 
    NET {} {} {} {} {} {n1118} {} { 0.000} { 0.000} {0.005} {1.332} { 0.145} { 0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.064} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.005} { 0.000} {0.016} {132.770} { 0.055} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1116
PATH 1117
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]10} {CK}
  ENDPT {acc_reg_out_reg[13]10} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]10} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.141}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.005} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]10} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.078} { 0.065} {} {2} {(125.98,58.66) (122.50,58.90)} 
    NET {} {} {} {} {} {acc_out[2><2><13]} {} { 0.000} { 0.000} {0.005} {2.618} { 0.078} { 0.065} {} {} {} 
    INST {FE_PHC594_acc_out_2__2__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.097} { 0.083} {} {1} {(121.85,58.55) (122.23,58.93)} 
    NET {} {} {} {} {} {FE_PHN594_acc_out_2__2__13} {} { 0.000} { 0.000} {0.006} {1.989} { 0.097} { 0.083} {} {} {} 
    INST {FE_PHC1421_acc_out_2__2__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.003} {} { 0.111} { 0.098} {} {1} {(122.61,52.95) (122.97,53.29)} 
    NET {} {} {} {} {} {FE_PHN1421_acc_out_2__2__13} {} { 0.000} { 0.000} {0.003} {1.061} { 0.111} { 0.098} {} {} {} 
    INST {FE_PHC989_acc_out_2__2__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.130} { 0.116} {} {1} {(122.61,55.76) (122.99,56.13)} 
    NET {} {} {} {} {} {FE_PHN989_acc_out_2__2__13} {} { 0.000} { 0.000} {0.006} {2.291} { 0.130} { 0.116} {} {} {} 
    INST {U5190} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.146} { 0.132} {} {1} {(121.85,56.80) (122.04,56.43)} 
    NET {} {} {} {} {} {n5092} {} { 0.000} { 0.000} {0.008} {1.731} { 0.146} { 0.132} {} {} {} 
    INST {U5191} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.154} { 0.141} {} {1} {(123.12,56.80) (123.25,56.63)} 
    NET {} {} {} {} {} {n914} {} { 0.000} { 0.000} {0.005} {1.468} { 0.154} { 0.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.066} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.064} { 0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1117
PATH 1118
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]1} {CK}
  ENDPT {x_reg_out_reg[0]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[8]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[8]} {R} {} {} {x_vector_flat[8]} {} {} {} {0.002} {16.112} { 0.071} { 0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[8]} {} { 0.004} { 0.000} {0.005} {16.112} { 0.075} { 0.062} {} {} {} 
    INST {U4839} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.098} { 0.085} {} {1} {(39.39,83.75) (39.75,84.09)} 
    NET {} {} {} {} {} {FE_PHN393_n1151} {} { 0.000} { 0.000} {0.005} {1.440} { 0.098} { 0.085} {} {} {} 
    INST {FE_PHC393_n1151} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.018} { 0.000} {0.004} {} { 0.116} { 0.102} {} {1} {(39.96,83.75) (40.33,84.10)} 
    NET {} {} {} {} {} {FE_PHN1631_n1151} {} { 0.000} { 0.000} {0.004} {1.698} { 0.116} { 0.102} {} {} {} 
    INST {FE_PHC1631_n1151} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.129} { 0.115} {} {1} {(44.90,84.81) (45.26,84.47)} 
    NET {} {} {} {} {} {n1151} {} { 0.000} { 0.000} {0.004} {1.489} { 0.129} { 0.115} {} {} {} 
    INST {FE_PHC1226_n1151} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.147} { 0.133} {} {1} {(40.72,82.00) (41.10,81.63)} 
    NET {} {} {} {} {} {FE_PHN1226_n1151} {} { 0.000} { 0.000} {0.005} {1.449} { 0.147} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.065} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1118
PATH 1119
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]7} {CK}
  ENDPT {acc_reg_out_reg[14]7} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]7} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.008} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.015} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]7} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.072} { 0.058} {} {1} {(69.17,36.26) (65.69,36.49)} 
    NET {} {} {} {} {} {acc_out[1><3><14]} {} { 0.000} { 0.000} {0.004} {1.059} { 0.072} { 0.058} {} {} {} 
    INST {FE_PHC149_acc_out_1__3__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.008} {} { 0.092} { 0.079} {} {2} {(65.23,34.41) (65.61,34.03)} 
    NET {} {} {} {} {} {FE_PHN149_acc_out_1__3__14} {} { 0.000} { 0.000} {0.008} {3.161} { 0.092} { 0.079} {} {} {} 
    INST {FE_PHC875_acc_out_1__3__14} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.109} { 0.096} {} {1} {(62.19,33.36) (62.55,33.70)} 
    NET {} {} {} {} {} {FE_PHN1595_acc_out_1__3__14} {} { 0.000} { 0.000} {0.004} {1.230} { 0.109} { 0.096} {} {} {} 
    INST {FE_PHC1595_acc_out_1__3__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.124} { 0.111} {} {1} {(61.05,33.36) (61.41,33.69)} 
    NET {} {} {} {} {} {FE_PHN875_acc_out_1__3__14} {} { 0.000} { 0.000} {0.004} {2.257} { 0.124} { 0.111} {} {} {} 
    INST {U5103} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.141} { 0.127} {} {1} {(63.59,34.41) (63.40,34.03)} 
    NET {} {} {} {} {} {n4942} {} { 0.000} { 0.000} {0.008} {1.904} { 0.141} { 0.127} {} {} {} 
    INST {U5104} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.149} { 0.136} {} {1} {(64.03,36.16) (64.16,36.33)} 
    NET {} {} {} {} {} {n985} {} { 0.000} { 0.000} {0.005} {1.619} { 0.149} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.044} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.063} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1119
PATH 1120
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]14} {CK}
  ENDPT {acc_reg_out_reg[10]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.008} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.015} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} {-0.000} {0.006} {} { 0.073} { 0.060} {} {2} {(73.52,39.90) (77.00,39.66)} 
    NET {} {} {} {} {} {acc_out[3><2><10]} {} { 0.000} { 0.000} {0.006} {2.838} { 0.073} { 0.060} {} {} {} 
    INST {FE_PHC998_acc_out_3__2__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.090} { 0.077} {} {1} {(77.39,44.55) (77.77,44.93)} 
    NET {} {} {} {} {} {FE_PHN998_acc_out_3__2__10} {} { 0.000} { 0.000} {0.005} {1.401} { 0.090} { 0.077} {} {} {} 
    INST {FE_PHC1498_acc_out_3__2__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.106} { 0.093} {} {1} {(78.72,45.61) (79.08,45.27)} 
    NET {} {} {} {} {} {FE_PHN1498_acc_out_3__2__10} {} { 0.000} { 0.000} {0.004} {1.910} { 0.106} { 0.093} {} {} {} 
    INST {FE_PHC585_acc_out_3__2__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.124} { 0.110} {} {1} {(75.68,42.80) (76.06,42.43)} 
    NET {} {} {} {} {} {FE_PHN585_acc_out_3__2__10} {} { 0.000} { 0.000} {0.006} {2.016} { 0.124} { 0.110} {} {} {} 
    INST {U5312} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.127} {} {1} {(76.63,45.61) (76.82,45.23)} 
    NET {} {} {} {} {} {n5301} {} { 0.000} { 0.000} {0.008} {1.792} { 0.140} { 0.127} {} {} {} 
    INST {U5313} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.149} { 0.136} {} {1} {(76.58,44.55) (76.44,44.73)} 
    NET {} {} {} {} {} {n821} {} { 0.000} { 0.000} {0.005} {1.739} { 0.149} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.013} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.063} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1120
PATH 1121
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><6]} {CK}
  ENDPT {result_reg_reg[1><6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.008} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><6]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.082} { 0.068} {} {2} {(56.45,11.90) (52.96,11.67)} 
    NET {} {} {} {} {} {result_flat[22]} {} { 0.000} { 0.000} {0.007} {2.691} { 0.082} { 0.068} {} {} {} 
    INST {U5390} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.105} { 0.091} {} {1} {(53.64,13.76) (54.00,14.09)} 
    NET {} {} {} {} {} {n705} {} { 0.000} { 0.000} {0.005} {1.301} { 0.105} { 0.091} {} {} {} 
    INST {FE_PHC657_n705} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.122} { 0.109} {} {1} {(56.68,12.01) (57.06,11.63)} 
    NET {} {} {} {} {} {FE_PHN1610_n705} {} { 0.000} { 0.000} {0.005} {1.192} { 0.122} { 0.109} {} {} {} 
    INST {FE_PHC1610_n705} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.135} { 0.121} {} {1} {(57.63,13.76) (57.99,14.09)} 
    NET {} {} {} {} {} {FE_PHN657_n705} {} { 0.000} { 0.000} {0.004} {1.056} { 0.135} { 0.121} {} {} {} 
    INST {FE_PHC1246_n705} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.153} { 0.139} {} {1} {(57.25,12.01) (57.63,11.63)} 
    NET {} {} {} {} {} {FE_PHN1246_n705} {} { 0.000} { 0.000} {0.005} {1.467} { 0.153} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.063} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1121
PATH 1122
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {cycle_reg[3]} {CK}
  ENDPT {cycle_reg[3]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.008} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.014} { 0.000} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.060} { 0.000} {0.006} {} { 0.074} { 0.060} {} {3} {(66.48,44.66) (69.97,44.90)} 
    NET {} {} {} {} {} {cycle[3]} {} { 0.000} { 0.000} {0.006} {3.879} { 0.074} { 0.060} {} {} {} 
    INST {U4816} {S} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.008} {} { 0.103} { 0.089} {} {1} {(68.15,45.61) (67.03,45.27)} 
    NET {} {} {} {} {} {n1181} {} { 0.000} { 0.000} {0.008} {4.145} { 0.103} { 0.089} {} {} {} 
    INST {FE_PHC694_n1181} {A} {F} {Z} {F} {} {BUF_X4} { 0.014} { 0.000} {0.003} {} { 0.117} { 0.103} {} {1} {(62.00,47.36) (62.55,47.73)} 
    NET {} {} {} {} {} {FE_PHN1574_n1181} {} { 0.000} { 0.000} {0.003} {1.782} { 0.117} { 0.103} {} {} {} 
    INST {FE_PHC1574_n1181} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.130} { 0.117} {} {1} {(66.56,51.20) (66.92,50.87)} 
    NET {} {} {} {} {} {FE_PHN694_n1181} {} { 0.000} { 0.000} {0.004} {1.416} { 0.130} { 0.117} {} {} {} 
    INST {FE_PHC1033_n1181} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.148} { 0.134} {} {1} {(69.03,48.41) (69.41,48.03)} 
    NET {} {} {} {} {} {FE_PHN1033_n1181} {} { 0.000} { 0.000} {0.006} {1.982} { 0.148} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.063} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.018} {130.134} { 0.058} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1122
PATH 1123
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><8]} {CK}
  ENDPT {result_reg_reg[1><8]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.008} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><8]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.082} { 0.068} {} {2} {(58.34,11.06) (54.86,11.29)} 
    NET {} {} {} {} {} {result_flat[24]} {} { 0.000} { 0.000} {0.007} {2.843} { 0.082} { 0.068} {} {} {} 
    INST {U5392} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.104} { 0.091} {} {1} {(56.75,13.76) (56.39,14.09)} 
    NET {} {} {} {} {} {n703} {} { 0.000} { 0.000} {0.005} {1.109} { 0.104} { 0.091} {} {} {} 
    INST {FE_PHC676_n703} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.122} { 0.109} {} {1} {(57.82,12.01) (58.20,11.63)} 
    NET {} {} {} {} {} {FE_PHN676_n703} {} { 0.000} { 0.000} {0.005} {1.440} { 0.122} { 0.109} {} {} {} 
    INST {FE_PHC1293_n703} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.139} { 0.126} {} {1} {(58.39,12.01) (58.76,11.66)} 
    NET {} {} {} {} {} {FE_PHN1293_n703} {} { 0.000} { 0.000} {0.004} {0.999} { 0.139} { 0.126} {} {} {} 
    INST {FE_PHC1618_n703} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.152} { 0.139} {} {1} {(59.34,12.01) (59.70,11.67)} 
    NET {} {} {} {} {} {FE_PHN1618_n703} {} { 0.000} { 0.000} {0.004} {1.478} { 0.152} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.063} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.019} {130.134} { 0.062} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1123
PATH 1124
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]9} {CK}
  ENDPT {acc_reg_out_reg[6]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.062}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.139}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.003} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.018} { 0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.075} { 0.061} {} {1} {(113.42,76.30) (116.90,76.06)} 
    NET {} {} {} {} {} {FE_PHN1206_acc_out_2__1__6} {} { 0.000} { 0.000} {0.004} {1.040} { 0.075} { 0.061} {} {} {} 
    INST {FE_PHC1206_acc_out_2__1__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.093} { 0.079} {} {2} {(117.48,75.36) (117.86,75.73)} 
    NET {} {} {} {} {} {acc_out[2><1><6]} {} { 0.000} { 0.000} {0.006} {2.265} { 0.093} { 0.079} {} {} {} 
    INST {FE_PHC1624_acc_out_2__1__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.003} {} { 0.108} { 0.094} {} {1} {(118.05,75.36) (118.41,75.69)} 
    NET {} {} {} {} {} {FE_PHN1624_acc_out_2__1__6} {} { 0.000} { 0.000} {0.003} {1.113} { 0.108} { 0.094} {} {} {} 
    INST {FE_PHC444_acc_out_2__1__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.127} { 0.113} {} {1} {(117.10,76.41) (117.48,76.03)} 
    NET {} {} {} {} {} {FE_PHN444_acc_out_2__1__6} {} { 0.000} { 0.000} {0.007} {2.523} { 0.127} { 0.113} {} {} {} 
    INST {U5130} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.144} { 0.130} {} {1} {(115.20,80.95) (115.39,81.33)} 
    NET {} {} {} {} {} {n4989} {} { 0.000} { 0.000} {0.008} {1.896} { 0.144} { 0.130} {} {} {} 
    INST {U5131} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.153} { 0.139} {} {1} {(115.34,79.20) (115.20,79.03)} 
    NET {} {} {} {} {} {n945} {} { 0.000} { 0.000} {0.005} {1.605} { 0.153} { 0.139} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.068} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.008} { 0.000} {0.017} {134.460} { 0.062} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1124
PATH 1125
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[2><3]} {CK}
  ENDPT {result_reg_reg[2><3]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.005} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.080} { 0.066} {} {2} {(122.19,11.90) (118.70,11.67)} 
    NET {} {} {} {} {} {result_flat[35]} {} { 0.000} { 0.000} {0.006} {2.844} { 0.080} { 0.066} {} {} {} 
    INST {U5403} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.109} { 0.096} {} {1} {(120.52,14.80) (120.88,14.47)} 
    NET {} {} {} {} {} {n660} {} { 0.000} { 0.000} {0.006} {1.132} { 0.109} { 0.096} {} {} {} 
    INST {FE_PHC660_n660} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.126} { 0.112} {} {1} {(122.42,12.01) (122.80,11.63)} 
    NET {} {} {} {} {} {FE_PHN660_n660} {} { 0.000} { 0.000} {0.005} {1.339} { 0.126} { 0.112} {} {} {} 
    INST {FE_PHC1281_n660} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.015} { 0.000} {0.003} {} { 0.141} { 0.128} {} {1} {(122.99,12.01) (123.36,11.66)} 
    NET {} {} {} {} {} {FE_PHN1635_n660} {} { 0.000} { 0.000} {0.003} {0.924} { 0.141} { 0.128} {} {} {} 
    INST {FE_PHC1635_n660} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.155} { 0.142} {} {1} {(123.94,12.01) (124.30,11.67)} 
    NET {} {} {} {} {} {FE_PHN1281_n660} {} { 0.000} { 0.000} {0.004} {1.388} { 0.155} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.067} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.065} { 0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1125
PATH 1126
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]12} {CK}
  ENDPT {weight_reg_reg[2]12} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]12} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.004} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.019} { 0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]12} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.081} { 0.067} {} {5} {(95.78,109.06) (92.29,109.30)} 
    NET {} {} {} {} {} {n12weight_reg[2]} {} { 0.000} { 0.000} {0.007} {4.907} { 0.081} { 0.067} {} {} {} 
    INST {U4240} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.014} {} { 0.100} { 0.087} {} {1} {(92.40,107.20) (92.59,107.07)} 
    NET {} {} {} {} {} {n3868} {} { 0.000} { 0.000} {0.014} {2.000} { 0.100} { 0.087} {} {} {} 
    INST {U4241} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.005} {} { 0.106} { 0.092} {} {1} {(93.92,107.20) (94.09,106.83)} 
    NET {} {} {} {} {} {n645} {} { 0.000} { 0.000} {0.005} {1.595} { 0.106} { 0.092} {} {} {} 
    INST {FE_PHC397_n645} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.123} { 0.109} {} {1} {(95.25,107.20) (95.62,106.86)} 
    NET {} {} {} {} {} {FE_PHN397_n645} {} { 0.000} { 0.000} {0.004} {2.304} { 0.123} { 0.109} {} {} {} 
    INST {FE_PHC1521_n645} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.138} { 0.124} {} {1} {(95.06,117.36) (95.42,117.69)} 
    NET {} {} {} {} {} {FE_PHN1521_n645} {} { 0.000} { 0.000} {0.004} {1.690} { 0.138} { 0.124} {} {} {} 
    INST {FE_PHC1002_n645} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.154} { 0.140} {} {1} {(95.06,111.75) (95.44,112.13)} 
    NET {} {} {} {} {} {FE_PHN1002_n645} {} { 0.000} { 0.000} {0.005} {1.473} { 0.154} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.068} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.009} { 0.000} {0.018} {134.460} { 0.064} { 0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1126
PATH 1127
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><4]} {CK}
  ENDPT {result_reg_reg[3><4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.005} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><4]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.085} { 0.071} {} {2} {(92.17,11.06) (88.68,11.29)} 
    NET {} {} {} {} {} {result_flat[52]} {} { 0.000} { 0.000} {0.007} {2.895} { 0.085} { 0.071} {} {} {} 
    INST {U5420} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.108} { 0.095} {} {1} {(90.88,12.01) (91.24,11.67)} 
    NET {} {} {} {} {} {n611} {} { 0.000} { 0.000} {0.005} {1.578} { 0.108} { 0.095} {} {} {} 
    INST {FE_PHC697_n611} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.126} { 0.112} {} {1} {(91.64,13.76) (92.00,14.10)} 
    NET {} {} {} {} {} {FE_PHN697_n611} {} { 0.000} { 0.000} {0.004} {1.238} { 0.126} { 0.112} {} {} {} 
    INST {FE_PHC1639_n611} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.138} { 0.125} {} {1} {(93.16,13.76) (93.52,14.09)} 
    NET {} {} {} {} {} {FE_PHN1639_n611} {} { 0.000} { 0.000} {0.004} {1.244} { 0.138} { 0.125} {} {} {} 
    INST {FE_PHC1263_n611} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.156} { 0.142} {} {1} {(91.45,12.01) (91.83,11.63)} 
    NET {} {} {} {} {} {FE_PHN1263_n611} {} { 0.000} { 0.000} {0.005} {1.389} { 0.156} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.049} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.067} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} { 0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1127
PATH 1128
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]6} {CK}
  ENDPT {acc_reg_out_reg[13]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.056}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.008} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.006} { 0.000} {0.017} {130.134} { 0.012} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.071} { 0.057} {} {2} {(65.75,51.10) (62.27,50.87)} 
    NET {} {} {} {} {} {acc_out[1><2><13]} {} { 0.000} { 0.000} {0.006} {3.250} { 0.071} { 0.057} {} {} {} 
    INST {FE_PHC463_acc_out_1__2__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.089} { 0.075} {} {1} {(64.47,52.95) (64.85,53.33)} 
    NET {} {} {} {} {} {FE_PHN463_acc_out_1__2__13} {} { 0.000} { 0.000} {0.006} {1.849} { 0.089} { 0.075} {} {} {} 
    INST {FE_PHC1510_acc_out_1__2__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.104} { 0.090} {} {1} {(63.14,56.80) (63.50,56.47)} 
    NET {} {} {} {} {} {FE_PHN1510_acc_out_1__2__13} {} { 0.000} { 0.000} {0.003} {0.940} { 0.104} { 0.090} {} {} {} 
    INST {FE_PHC972_acc_out_1__2__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.122} { 0.108} {} {1} {(63.33,55.76) (63.71,56.13)} 
    NET {} {} {} {} {} {FE_PHN972_acc_out_1__2__13} {} { 0.000} { 0.000} {0.006} {2.176} { 0.122} { 0.108} {} {} {} 
    INST {U5065} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.138} { 0.124} {} {1} {(62.26,52.95) (62.07,53.33)} 
    NET {} {} {} {} {} {n4875} {} { 0.000} { 0.000} {0.008} {1.866} { 0.138} { 0.124} {} {} {} 
    INST {U5066} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.147} { 0.133} {} {1} {(63.08,52.95) (63.21,53.12)} 
    NET {} {} {} {} {} {n1010} {} { 0.000} { 0.000} {0.005} {1.531} { 0.147} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.064} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.006} { 0.000} {0.017} {130.134} { 0.056} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1128
PATH 1129
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]6} {CK}
  ENDPT {acc_reg_out_reg[6]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.051}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.127}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.028} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.008} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.007} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.065} { 0.051} {} {2} {(51.66,47.46) (55.15,47.70)} 
    NET {} {} {} {} {} {acc_out[1><2><6]} {} { 0.000} { 0.000} {0.006} {2.782} { 0.065} { 0.051} {} {} {} 
    INST {FE_PHC751_acc_out_1__2__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.082} { 0.068} {} {1} {(52.88,48.41) (53.26,48.03)} 
    NET {} {} {} {} {} {FE_PHN1583_acc_out_1__2__6} {} { 0.000} { 0.000} {0.005} {1.612} { 0.082} { 0.068} {} {} {} 
    INST {FE_PHC1583_acc_out_1__2__6} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.097} { 0.083} {} {1} {(55.35,51.20) (55.71,50.87)} 
    NET {} {} {} {} {} {FE_PHN751_acc_out_1__2__6} {} { 0.000} { 0.000} {0.004} {1.369} { 0.097} { 0.083} {} {} {} 
    INST {FE_PHC200_acc_out_1__2__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.115} { 0.101} {} {1} {(56.49,48.41) (56.87,48.03)} 
    NET {} {} {} {} {} {FE_PHN200_acc_out_1__2__6} {} { 0.000} { 0.000} {0.006} {2.002} { 0.115} { 0.101} {} {} {} 
    INST {U5044} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.132} { 0.118} {} {1} {(56.37,50.16) (56.18,50.53)} 
    NET {} {} {} {} {} {n4838} {} { 0.000} { 0.000} {0.008} {2.132} { 0.132} { 0.118} {} {} {} 
    INST {U5045} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.141} { 0.127} {} {1} {(56.62,47.36) (56.49,47.52)} 
    NET {} {} {} {} {} {n1017} {} { 0.000} { 0.000} {0.006} {1.729} { 0.141} { 0.127} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.043} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.064} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.014} {130.134} { 0.051} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1129
PATH 1130
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]3} {CK}
  ENDPT {x_reg_out_reg[6]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[30]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[30]} {R} {} {} {x_vector_flat[30]} {} {} {} {0.002} {9.806} { 0.071} { 0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[30]} {} { 0.002} { 0.000} {0.003} {9.806} { 0.073} { 0.059} {} {} {} 
    INST {U4942} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.096} { 0.082} {} {1} {(31.86,40.01) (31.50,39.67)} 
    NET {} {} {} {} {} {FE_PHN1559_n1097} {} { 0.000} { 0.000} {0.006} {1.963} { 0.096} { 0.082} {} {} {} 
    INST {FE_PHC1559_n1097} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.111} { 0.097} {} {1} {(26.28,38.95) (26.64,39.29)} 
    NET {} {} {} {} {} {FE_PHN899_n1097} {} { 0.000} { 0.000} {0.005} {2.245} { 0.111} { 0.097} {} {} {} 
    INST {FE_PHC899_n1097} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.130} { 0.115} {} {1} {(30.46,36.16) (30.84,36.53)} 
    NET {} {} {} {} {} {FE_PHN433_n1097} {} { 0.000} { 0.000} {0.005} {1.803} { 0.130} { 0.115} {} {} {} 
    INST {FE_PHC433_n1097} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.148} { 0.134} {} {1} {(29.32,38.95) (29.70,39.33)} 
    NET {} {} {} {} {} {n1097} {} { 0.000} { 0.000} {0.005} {1.719} { 0.148} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.065} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1130
PATH 1131
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]10} {CK}
  ENDPT {weight_reg_reg[3]10} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.057} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.024} {-0.003} {0.028} {58.889} { 0.095} { 0.081} {} {} {} 
    INST {U4290} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.107} { 0.093} {} {1} {(101.64,73.61) (101.97,73.47)} 
    NET {} {} {} {} {} {n3898} {} { 0.000} { 0.000} {0.009} {1.771} { 0.107} { 0.093} {} {} {} 
    INST {U4291} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.006} {} { 0.117} { 0.103} {} {1} {(101.21,73.61) (101.04,73.23)} 
    NET {} {} {} {} {} {FE_PHN1184_n676} {} { 0.000} { 0.000} {0.006} {2.462} { 0.117} { 0.103} {} {} {} 
    INST {FE_PHC1184_n676} {A} {R} {Z} {R} {} {BUF_X1} { 0.016} { 0.000} {0.006} {} { 0.133} { 0.119} {} {1} {(109.12,70.81) (109.48,70.47)} 
    NET {} {} {} {} {} {FE_PHN188_n676} {} { 0.000} { 0.000} {0.006} {3.130} { 0.133} { 0.119} {} {} {} 
    INST {FE_PHC188_n676} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.152} { 0.138} {} {1} {(99.43,75.36) (99.81,75.73)} 
    NET {} {} {} {} {} {n676} {} { 0.000} { 0.000} {0.005} {1.689} { 0.152} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.049} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.068} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1131
PATH 1132
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><11]} {CK}
  ENDPT {result_reg_reg[0><11]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.029} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.008} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><11]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.080} { 0.066} {} {2} {(13.88,28.70) (10.40,28.46)} 
    NET {} {} {} {} {} {result_flat[11]} {} { 0.000} { 0.000} {0.007} {2.843} { 0.080} { 0.066} {} {} {} 
    INST {U5379} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.103} { 0.089} {} {1} {(11.65,30.55) (12.58,30.89)} 
    NET {} {} {} {} {} {FE_PHN1242_n748} {} { 0.000} { 0.000} {0.005} {1.085} { 0.103} { 0.089} {} {} {} 
    INST {FE_PHC1242_n748} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.121} { 0.107} {} {1} {(10.32,30.55) (10.70,30.93)} 
    NET {} {} {} {} {} {FE_PHN668_n748} {} { 0.000} { 0.000} {0.005} {1.345} { 0.121} { 0.107} {} {} {} 
    INST {FE_PHC1606_n748} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.134} { 0.120} {} {1} {(10.89,27.75) (11.25,28.09)} 
    NET {} {} {} {} {} {FE_PHN1606_n748} {} { 0.000} { 0.000} {0.004} {1.381} { 0.134} { 0.120} {} {} {} 
    INST {FE_PHC668_n748} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.151} { 0.137} {} {1} {(12.79,30.55) (13.17,30.93)} 
    NET {} {} {} {} {} {n748} {} { 0.000} { 0.000} {0.005} {1.285} { 0.151} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.065} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1132
PATH 1133
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]1} {CK}
  ENDPT {acc_reg_out_reg[8]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.029} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.007} {-0.007} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.015} {131.838} { 0.013} {-0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.071} { 0.057} {} {2} {(16.52,78.26) (20.00,78.50)} 
    NET {} {} {} {} {} {acc_out[0><1><8]} {} { 0.000} { 0.000} {0.005} {2.598} { 0.071} { 0.057} {} {} {} 
    INST {FE_PHC969_acc_out_0__1__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.088} { 0.074} {} {1} {(19.25,82.00) (19.63,81.63)} 
    NET {} {} {} {} {} {FE_PHN969_acc_out_0__1__8} {} { 0.000} { 0.000} {0.005} {1.694} { 0.088} { 0.074} {} {} {} 
    INST {FE_PHC1527_acc_out_0__1__8} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.104} { 0.090} {} {1} {(22.86,80.95) (23.22,81.29)} 
    NET {} {} {} {} {} {FE_PHN1527_acc_out_0__1__8} {} { 0.000} { 0.000} {0.004} {1.530} { 0.104} { 0.090} {} {} {} 
    INST {FE_PHC437_acc_out_0__1__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.007} {} { 0.122} { 0.108} {} {1} {(20.96,79.20) (21.34,78.83)} 
    NET {} {} {} {} {} {FE_PHN437_acc_out_0__1__8} {} { 0.000} { 0.000} {0.007} {2.293} { 0.122} { 0.108} {} {} {} 
    INST {U4865} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.139} { 0.125} {} {1} {(18.87,80.95) (19.06,81.33)} 
    NET {} {} {} {} {} {n4554} {} { 0.000} { 0.000} {0.008} {1.947} { 0.139} { 0.125} {} {} {} 
    INST {U4866} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.148} { 0.133} {} {1} {(18.62,79.20) (18.49,79.03)} 
    NET {} {} {} {} {} {n1135} {} { 0.000} { 0.000} {0.005} {1.412} { 0.148} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.066} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.016} {131.838} { 0.057} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1133
PATH 1134
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><13]} {CK}
  ENDPT {result_reg_reg[0><13]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.060}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.029} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.008} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.075} { 0.061} {} {2} {(13.88,39.06) (10.40,39.30)} 
    NET {} {} {} {} {} {result_flat[13]} {} { 0.000} { 0.000} {0.006} {2.914} { 0.075} { 0.061} {} {} {} 
    INST {U5381} {A} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.006} {} { 0.104} { 0.090} {} {1} {(11.65,40.01) (12.58,39.67)} 
    NET {} {} {} {} {} {n746} {} { 0.000} { 0.000} {0.006} {1.086} { 0.104} { 0.090} {} {} {} 
    INST {FE_PHC656_n746} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.121} { 0.107} {} {1} {(14.12,38.95) (14.50,39.33)} 
    NET {} {} {} {} {} {FE_PHN656_n746} {} { 0.000} { 0.000} {0.005} {1.318} { 0.121} { 0.107} {} {} {} 
    INST {FE_PHC1634_n746} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.135} { 0.121} {} {1} {(11.84,37.20) (12.20,36.87)} 
    NET {} {} {} {} {} {FE_PHN1634_n746} {} { 0.000} { 0.000} {0.003} {1.013} { 0.135} { 0.121} {} {} {} 
    INST {FE_PHC1245_n746} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.151} { 0.137} {} {1} {(13.93,37.20) (14.31,36.83)} 
    NET {} {} {} {} {} {FE_PHN1245_n746} {} { 0.000} { 0.000} {0.005} {1.393} { 0.151} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.065} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.060} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1134
PATH 1135
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><6]} {CK}
  ENDPT {result_reg_reg[0><6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.029} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.008} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><6]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.080} { 0.066} {} {2} {(13.88,20.30) (10.40,20.07)} 
    NET {} {} {} {} {} {result_flat[6]} {} { 0.000} { 0.000} {0.007} {2.726} { 0.080} { 0.066} {} {} {} 
    INST {U5374} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.103} { 0.089} {} {1} {(11.84,22.16) (12.77,22.49)} 
    NET {} {} {} {} {} {FE_PHN1264_n753} {} { 0.000} { 0.000} {0.005} {1.130} { 0.103} { 0.089} {} {} {} 
    INST {FE_PHC1264_n753} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.121} { 0.106} {} {1} {(10.51,22.16) (10.89,22.53)} 
    NET {} {} {} {} {} {FE_PHN671_n753} {} { 0.000} { 0.000} {0.005} {1.315} { 0.121} { 0.106} {} {} {} 
    INST {FE_PHC1589_n753} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.134} { 0.119} {} {1} {(11.08,24.96) (11.44,25.29)} 
    NET {} {} {} {} {} {FE_PHN1589_n753} {} { 0.000} { 0.000} {0.004} {1.238} { 0.134} { 0.119} {} {} {} 
    INST {FE_PHC671_n753} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.151} { 0.137} {} {1} {(11.08,22.16) (11.46,22.53)} 
    NET {} {} {} {} {} {n753} {} { 0.000} { 0.000} {0.005} {1.476} { 0.151} { 0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.065} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.018} {132.770} { 0.061} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1135
PATH 1136
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]1} {CK}
  ENDPT {x_reg_out_reg[7]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[15]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[15]} {R} {} {} {x_vector_flat[15]} {} {} {} {0.002} {16.709} { 0.071} { 0.057} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[15]} {} { 0.005} { 0.000} {0.005} {16.709} { 0.076} { 0.061} {} {} {} 
    INST {U4846} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.098} { 0.084} {} {1} {(29.20,98.81) (28.84,98.47)} 
    NET {} {} {} {} {} {n1144} {} { 0.000} { 0.000} {0.005} {1.421} { 0.098} { 0.084} {} {} {} 
    INST {FE_PHC168_n1144} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.020} {-0.001} {0.006} {} { 0.118} { 0.103} {} {1} {(31.98,96.00) (32.36,95.63)} 
    NET {} {} {} {} {} {FE_PHN168_n1144} {} { 0.000} { 0.000} {0.006} {2.720} { 0.118} { 0.103} {} {} {} 
    INST {FE_PHC1602_n1144} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} {-0.001} {0.004} {} { 0.131} { 0.117} {} {1} {(25.14,94.95) (25.50,95.29)} 
    NET {} {} {} {} {} {FE_PHN1602_n1144} {} { 0.000} { 0.000} {0.004} {1.918} { 0.131} { 0.117} {} {} {} 
    INST {FE_PHC733_n1144} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.150} { 0.136} {} {1} {(31.03,94.95) (31.41,95.33)} 
    NET {} {} {} {} {} {FE_PHN733_n1144} {} { 0.000} { 0.000} {0.005} {1.954} { 0.150} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.066} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.017} {131.838} { 0.059} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1136
PATH 1137
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><6]} {CK}
  ENDPT {result_reg_reg[3><6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.065}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.029} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.005} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><6]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.085} { 0.071} {} {2} {(88.36,11.06) (84.88,11.29)} 
    NET {} {} {} {} {} {result_flat[54]} {} { 0.000} { 0.000} {0.007} {2.694} { 0.085} { 0.071} {} {} {} 
    INST {U5422} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.108} { 0.094} {} {1} {(84.04,12.01) (84.40,11.67)} 
    NET {} {} {} {} {} {n609} {} { 0.000} { 0.000} {0.005} {1.361} { 0.108} { 0.094} {} {} {} 
    INST {FE_PHC655_n609} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.126} { 0.111} {} {1} {(88.60,12.01) (88.98,11.63)} 
    NET {} {} {} {} {} {FE_PHN1611_n609} {} { 0.000} { 0.000} {0.005} {1.303} { 0.126} { 0.111} {} {} {} 
    INST {FE_PHC1611_n609} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.139} { 0.124} {} {1} {(88.98,13.76) (89.34,14.09)} 
    NET {} {} {} {} {} {FE_PHN655_n609} {} { 0.000} { 0.000} {0.004} {1.217} { 0.139} { 0.124} {} {} {} 
    INST {FE_PHC1238_n609} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.157} { 0.142} {} {1} {(89.17,12.01) (89.55,11.63)} 
    NET {} {} {} {} {} {FE_PHN1238_n609} {} { 0.000} { 0.000} {0.005} {1.512} { 0.157} { 0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.049} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.067} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.020} {133.580} { 0.065} { 0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1137
PATH 1138
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]3} {CK}
  ENDPT {weight_reg_reg[3]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {58.889} { 0.071} { 0.057} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.010} {-0.003} {0.025} {58.889} { 0.081} { 0.067} {} {} {} 
    INST {U4055} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.013} { 0.000} {0.009} {} { 0.093} { 0.079} {} {1} {(36.11,42.80) (35.78,42.67)} 
    NET {} {} {} {} {} {n3760} {} { 0.000} { 0.000} {0.009} {1.820} { 0.093} { 0.079} {} {} {} 
    INST {U4056} {A} {F} {ZN} {R} {} {INV_X1} { 0.009} { 0.000} {0.005} {} { 0.102} { 0.088} {} {1} {(36.73,42.80) (36.90,42.43)} 
    NET {} {} {} {} {} {FE_PHN1540_n764} {} { 0.000} { 0.000} {0.005} {2.021} { 0.102} { 0.088} {} {} {} 
    INST {FE_PHC1540_n764} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.117} { 0.103} {} {1} {(28.75,45.61) (29.11,45.27)} 
    NET {} {} {} {} {} {n764} {} { 0.000} { 0.000} {0.005} {2.463} { 0.117} { 0.103} {} {} {} 
    INST {FE_PHC1163_n764} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.129} { 0.115} {} {1} {(38.63,44.55) (38.99,44.89)} 
    NET {} {} {} {} {} {FE_PHN1163_n764} {} { 0.000} { 0.000} {0.003} {0.969} { 0.129} { 0.115} {} {} {} 
    INST {FE_PHC227_n764} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.147} { 0.133} {} {1} {(39.01,42.80) (39.39,42.43)} 
    NET {} {} {} {} {} {FE_PHN227_n764} {} { 0.000} { 0.000} {0.005} {1.487} { 0.147} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.065} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.057} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1138
PATH 1139
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><2]} {CK}
  ENDPT {result_reg_reg[3><2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.029} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.006} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} { 0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><2]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.085} { 0.071} {} {2} {(105.84,16.66) (102.36,16.89)} 
    NET {} {} {} {} {} {result_flat[50]} {} { 0.000} { 0.000} {0.007} {2.607} { 0.085} { 0.071} {} {} {} 
    INST {U5418} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.108} { 0.093} {} {1} {(102.66,17.61) (103.02,17.27)} 
    NET {} {} {} {} {} {n613} {} { 0.000} { 0.000} {0.005} {1.099} { 0.108} { 0.093} {} {} {} 
    INST {FE_PHC641_n613} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.126} { 0.111} {} {1} {(104.75,17.61) (105.13,17.23)} 
    NET {} {} {} {} {} {FE_PHN1594_n613} {} { 0.000} { 0.000} {0.005} {1.523} { 0.126} { 0.111} {} {} {} 
    INST {FE_PHC1594_n613} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.139} { 0.125} {} {1} {(109.12,17.61) (109.48,17.27)} 
    NET {} {} {} {} {} {FE_PHN641_n613} {} { 0.000} { 0.000} {0.004} {1.589} { 0.139} { 0.125} {} {} {} 
    INST {FE_PHC1235_n613} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.157} { 0.143} {} {1} {(104.18,17.61) (104.56,17.23)} 
    NET {} {} {} {} {} {FE_PHN1235_n613} {} { 0.000} { 0.000} {0.005} {1.332} { 0.157} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.049} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.067} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} { 0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1139
PATH 1140
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]6} {CK}
  ENDPT {acc_reg_out_reg[9]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.029} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.009} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.010} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.005} {} { 0.067} { 0.053} {} {1} {(58.73,44.66) (55.24,44.90)} 
    NET {} {} {} {} {} {acc_out[1><2><9]} {} { 0.000} { 0.000} {0.005} {1.955} { 0.067} { 0.053} {} {} {} 
    INST {FE_PHC1644_acc_out_1__2__9} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.082} { 0.068} {} {1} {(49.08,44.55) (49.44,44.89)} 
    NET {} {} {} {} {} {FE_PHN1644_acc_out_1__2__9} {} { 0.000} { 0.000} {0.004} {1.375} { 0.082} { 0.068} {} {} {} 
    INST {FE_PHC1212_acc_out_1__2__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.101} { 0.087} {} {2} {(51.74,44.55) (52.12,44.93)} 
    NET {} {} {} {} {} {FE_PHN1212_acc_out_1__2__9} {} { 0.000} { 0.000} {0.007} {2.731} { 0.101} { 0.087} {} {} {} 
    INST {FE_PHC445_acc_out_1__2__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.121} { 0.106} {} {1} {(56.49,42.80) (56.87,42.43)} 
    NET {} {} {} {} {} {FE_PHN445_acc_out_1__2__9} {} { 0.000} { 0.000} {0.006} {2.100} { 0.121} { 0.106} {} {} {} 
    INST {U5053} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.137} { 0.122} {} {1} {(57.51,47.36) (57.32,47.73)} 
    NET {} {} {} {} {} {n4853} {} { 0.000} { 0.000} {0.008} {1.721} { 0.137} { 0.122} {} {} {} 
    INST {U5054} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.145} { 0.130} {} {1} {(58.13,47.36) (58.27,47.52)} 
    NET {} {} {} {} {} {n1014} {} { 0.000} { 0.000} {0.005} {1.388} { 0.145} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.064} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.054} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1140
PATH 1141
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]3} {CK}
  ENDPT {weight_reg_reg[2]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[2]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.058} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.029} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.008} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.016} {132.770} { 0.013} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[2]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.074} { 0.059} {} {5} {(42.20,41.86) (38.71,42.09)} 
    NET {} {} {} {} {} {n3weight_reg[2]} {} { 0.000} { 0.000} {0.007} {4.875} { 0.074} { 0.059} {} {} {} 
    INST {U4025} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.013} {} { 0.094} { 0.079} {} {1} {(38.70,42.80) (38.51,42.67)} 
    NET {} {} {} {} {} {n3743} {} { 0.000} { 0.000} {0.013} {2.014} { 0.094} { 0.079} {} {} {} 
    INST {U4026} {A} {R} {ZN} {F} {} {INV_X1} { 0.006} { 0.000} {0.005} {} { 0.100} { 0.086} {} {1} {(39.58,42.80) (39.75,42.43)} 
    NET {} {} {} {} {} {FE_PHN1453_n765} {} { 0.000} { 0.000} {0.005} {2.170} { 0.100} { 0.086} {} {} {} 
    INST {FE_PHC1453_n765} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.116} { 0.101} {} {1} {(43.76,47.36) (44.12,47.69)} 
    NET {} {} {} {} {} {FE_PHN1145_n765} {} { 0.000} { 0.000} {0.004} {1.950} { 0.116} { 0.101} {} {} {} 
    INST {FE_PHC1145_n765} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.015} { 0.000} {0.004} {} { 0.131} { 0.116} {} {1} {(39.20,44.55) (39.58,44.93)} 
    NET {} {} {} {} {} {FE_PHN575_n765} {} { 0.000} { 0.000} {0.004} {0.935} { 0.131} { 0.116} {} {} {} 
    INST {FE_PHC575_n765} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.148} { 0.133} {} {1} {(39.96,42.80) (40.34,42.43)} 
    NET {} {} {} {} {} {n765} {} { 0.000} { 0.000} {0.005} {1.553} { 0.148} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.014} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.065} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.006} { 0.000} {0.017} {132.770} { 0.057} { 0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1141
PATH 1142
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[3><12]} {CK}
  ENDPT {result_reg_reg[3><12]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.059} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.029} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.009} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.017} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><12]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.081} { 0.066} {} {2} {(71.08,22.26) (67.59,22.50)} 
    NET {} {} {} {} {} {result_flat[60]} {} { 0.000} { 0.000} {0.007} {2.861} { 0.081} { 0.066} {} {} {} 
    INST {U5428} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.103} { 0.088} {} {1} {(68.84,23.21) (69.20,22.87)} 
    NET {} {} {} {} {} {FE_PHN1244_n603} {} { 0.000} { 0.000} {0.005} {1.059} { 0.103} { 0.088} {} {} {} 
    INST {FE_PHC1244_n603} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.121} { 0.107} {} {1} {(67.51,23.21) (67.89,22.83)} 
    NET {} {} {} {} {} {n603} {} { 0.000} { 0.000} {0.005} {1.628} { 0.121} { 0.107} {} {} {} 
    INST {FE_PHC1637_n603} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.134} { 0.120} {} {1} {(70.36,20.41) (70.72,20.07)} 
    NET {} {} {} {} {} {FE_PHN1637_n603} {} { 0.000} { 0.000} {0.004} {1.286} { 0.134} { 0.120} {} {} {} 
    INST {FE_PHC679_n603} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.152} { 0.138} {} {1} {(70.36,23.21) (70.74,22.83)} 
    NET {} {} {} {} {} {FE_PHN679_n603} {} { 0.000} { 0.000} {0.005} {1.497} { 0.152} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.015} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.064} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.061} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1142
PATH 1143
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]13} {CK}
  ENDPT {acc_reg_out_reg[4]13} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.129}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.059} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.029} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.012} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.006} {-0.008} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.009} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]13} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.066} { 0.052} {} {2} {(88.34,70.70) (91.82,70.47)} 
    NET {} {} {} {} {} {acc_out[3><1><4]} {} { 0.000} { 0.000} {0.006} {2.913} { 0.066} { 0.052} {} {} {} 
    INST {FE_PHC489_acc_out_3__1__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.085} { 0.070} {} {1} {(90.12,73.61) (90.50,73.23)} 
    NET {} {} {} {} {} {FE_PHN489_acc_out_3__1__4} {} { 0.000} { 0.000} {0.006} {1.994} { 0.085} { 0.070} {} {} {} 
    INST {FE_PHC1511_acc_out_3__1__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.003} {} { 0.100} { 0.085} {} {1} {(87.08,78.16) (87.44,78.49)} 
    NET {} {} {} {} {} {FE_PHN1511_acc_out_3__1__4} {} { 0.000} { 0.000} {0.003} {1.208} { 0.100} { 0.085} {} {} {} 
    INST {FE_PHC1079_acc_out_3__1__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.007} {} { 0.118} { 0.103} {} {1} {(91.07,78.16) (91.45,78.53)} 
    NET {} {} {} {} {} {FE_PHN1079_acc_out_3__1__4} {} { 0.000} { 0.000} {0.007} {2.334} { 0.118} { 0.103} {} {} {} 
    INST {U5249} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.135} { 0.120} {} {1} {(91.33,73.61) (91.14,73.23)} 
    NET {} {} {} {} {} {n5196} {} { 0.000} { 0.000} {0.008} {1.836} { 0.135} { 0.120} {} {} {} 
    INST {U5250} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.143} { 0.129} {} {1} {(90.64,72.56) (90.50,72.73)} 
    NET {} {} {} {} {} {n851} {} { 0.000} { 0.000} {0.005} {1.638} { 0.143} { 0.129} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.015} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.032} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.012} {} { 0.050} { 0.065} {} {89} {(52.38,75.36) (50.67,75.73)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.013} {124.925} { 0.053} { 0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1143
PATH 1144
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]9} {CK}
  ENDPT {acc_reg_out_reg[2]9} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.059} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.029} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.004} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]9} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.075} { 0.061} {} {2} {(99.73,78.26) (103.22,78.50)} 
    NET {} {} {} {} {} {acc_out[2><1><2]} {} { 0.000} { 0.000} {0.006} {2.716} { 0.075} { 0.061} {} {} {} 
    INST {FE_PHC982_acc_out_2__1__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.092} { 0.078} {} {1} {(111.59,79.20) (111.97,78.83)} 
    NET {} {} {} {} {} {FE_PHN982_acc_out_2__1__2} {} { 0.000} { 0.000} {0.005} {1.234} { 0.092} { 0.078} {} {} {} 
    INST {FE_PHC1550_acc_out_2__1__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.017} { 0.000} {0.005} {} { 0.109} { 0.095} {} {1} {(113.30,79.20) (113.66,78.87)} 
    NET {} {} {} {} {} {FE_PHN1550_acc_out_2__1__2} {} { 0.000} { 0.000} {0.005} {3.118} { 0.109} { 0.095} {} {} {} 
    INST {FE_PHC611_acc_out_2__1__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.127} { 0.113} {} {1} {(103.23,82.00) (103.61,81.63)} 
    NET {} {} {} {} {} {FE_PHN611_acc_out_2__1__2} {} { 0.000} { 0.000} {0.006} {1.971} { 0.127} { 0.113} {} {} {} 
    INST {U5118} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.143} { 0.129} {} {1} {(103.23,80.95) (103.42,81.33)} 
    NET {} {} {} {} {} {n4968} {} { 0.000} { 0.000} {0.008} {1.794} { 0.143} { 0.129} {} {} {} 
    INST {U5119} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.152} { 0.138} {} {1} {(102.80,80.95) (102.66,81.12)} 
    NET {} {} {} {} {} {n949} {} { 0.000} { 0.000} {0.006} {1.907} { 0.152} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.015} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.044} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.049} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.069} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1144
PATH 1145
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]3} {CK}
  ENDPT {x_reg_out_reg[2]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[26]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[26]} {R} {} {} {x_vector_flat[26]} {} {} {} {0.002} {8.845} { 0.071} { 0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[26]} {} { 0.002} { 0.000} {0.002} {8.845} { 0.073} { 0.058} {} {} {} 
    INST {U4938} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.096} { 0.081} {} {1} {(33.50,30.55) (33.86,30.89)} 
    NET {} {} {} {} {} {FE_PHN730_n1101} {} { 0.000} { 0.000} {0.006} {2.112} { 0.096} { 0.081} {} {} {} 
    INST {FE_PHC730_n1101} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} {-0.002} {0.006} {} { 0.114} { 0.099} {} {1} {(26.85,30.55) (27.23,30.93)} 
    NET {} {} {} {} {} {FE_PHN431_n1101} {} { 0.000} { 0.000} {0.006} {2.362} { 0.114} { 0.099} {} {} {} 
    INST {FE_PHC431_n1101} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.020} {-0.001} {0.006} {} { 0.134} { 0.119} {} {1} {(34.45,27.75) (34.83,28.13)} 
    NET {} {} {} {} {} {n1101} {} { 0.000} { 0.000} {0.006} {2.620} { 0.134} { 0.119} {} {} {} 
    INST {FE_PHC1607_n1101} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.149} { 0.134} {} {1} {(28.18,28.80) (28.54,28.47)} 
    NET {} {} {} {} {} {FE_PHN1607_n1101} {} { 0.000} { 0.000} {0.005} {2.365} { 0.149} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.015} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.045} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.066} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1145
PATH 1146
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]3} {CK}
  ENDPT {x_reg_out_reg[5]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[29]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[29]} {R} {} {} {x_vector_flat[29]} {} {} {} {0.002} {10.279} { 0.071} { 0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[29]} {} { 0.002} { 0.000} {0.003} {10.279} { 0.073} { 0.058} {} {} {} 
    INST {U4941} {B} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.006} {} { 0.095} { 0.080} {} {1} {(38.51,37.20) (38.15,36.87)} 
    NET {} {} {} {} {} {n1098} {} { 0.000} { 0.000} {0.006} {1.691} { 0.095} { 0.080} {} {} {} 
    INST {FE_PHC887_n1098} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} {-0.001} {0.005} {} { 0.113} { 0.098} {} {1} {(34.07,38.95) (34.45,39.33)} 
    NET {} {} {} {} {} {FE_PHN887_n1098} {} { 0.000} { 0.000} {0.005} {1.477} { 0.113} { 0.098} {} {} {} 
    INST {FE_PHC441_n1098} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.020} {-0.000} {0.006} {} { 0.133} { 0.118} {} {1} {(37.49,37.20) (37.87,36.83)} 
    NET {} {} {} {} {} {FE_PHN441_n1098} {} { 0.000} { 0.000} {0.006} {2.666} { 0.133} { 0.118} {} {} {} 
    INST {FE_PHC1543_n1098} {A} {R} {Z} {R} {} {BUF_X1} { 0.016} { 0.000} {0.006} {} { 0.149} { 0.134} {} {1} {(48.32,34.41) (48.68,34.07)} 
    NET {} {} {} {} {} {FE_PHN1543_n1098} {} { 0.000} { 0.000} {0.006} {2.701} { 0.149} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.015} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.045} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.066} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.057} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1146
PATH 1147
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]14} {CK}
  ENDPT {acc_reg_out_reg[4]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.059} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.006} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.019} { 0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.077} { 0.062} {} {2} {(92.36,42.70) (88.87,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><4]} {} { 0.000} { 0.000} {0.005} {2.100} { 0.077} { 0.062} {} {} {} 
    INST {FE_PHC485_acc_out_3__2__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.096} { 0.081} {} {1} {(88.60,44.55) (88.98,44.93)} 
    NET {} {} {} {} {} {FE_PHN485_acc_out_3__2__4} {} { 0.000} { 0.000} {0.006} {2.200} { 0.096} { 0.081} {} {} {} 
    INST {FE_PHC1416_acc_out_3__2__4} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.112} { 0.097} {} {1} {(90.12,52.95) (90.48,53.29)} 
    NET {} {} {} {} {} {FE_PHN1416_acc_out_3__2__4} {} { 0.000} { 0.000} {0.004} {1.962} { 0.112} { 0.097} {} {} {} 
    INST {FE_PHC1129_acc_out_3__2__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.130} { 0.115} {} {1} {(90.12,45.61) (90.50,45.23)} 
    NET {} {} {} {} {} {FE_PHN1129_acc_out_3__2__4} {} { 0.000} { 0.000} {0.006} {2.075} { 0.130} { 0.115} {} {} {} 
    INST {U5293} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.146} { 0.131} {} {1} {(89.36,44.55) (89.55,44.93)} 
    NET {} {} {} {} {} {n5270} {} { 0.000} { 0.000} {0.008} {1.819} { 0.146} { 0.131} {} {} {} 
    INST {U5294} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.155} { 0.140} {} {1} {(88.36,44.55) (88.22,44.73)} 
    NET {} {} {} {} {} {n827} {} { 0.000} { 0.000} {0.005} {1.767} { 0.155} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.015} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.045} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.050} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.068} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} { 0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1147
PATH 1148
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]2} {CK}
  ENDPT {x_reg_out_reg[4]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[20]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.055}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.131}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[20]} {R} {} {} {x_vector_flat[20]} {} {} {} {0.002} {13.059} { 0.071} { 0.056} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[20]} {} { 0.003} { 0.000} {0.004} {13.059} { 0.074} { 0.059} {} {} {} 
    INST {U4890} {B} {R} {Z} {R} {} {MUX2_X1} { 0.025} { 0.000} {0.007} {} { 0.099} { 0.084} {} {1} {(33.12,65.20) (33.48,64.87)} 
    NET {} {} {} {} {} {FE_PHN383_n1123} {} { 0.000} { 0.000} {0.007} {2.823} { 0.099} { 0.084} {} {} {} 
    INST {FE_PHC383_n1123} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.018} { 0.000} {0.004} {} { 0.117} { 0.102} {} {1} {(25.52,66.95) (25.89,67.30)} 
    NET {} {} {} {} {} {FE_PHN1626_n1123} {} { 0.000} { 0.000} {0.004} {1.558} { 0.117} { 0.102} {} {} {} 
    INST {FE_PHC1626_n1123} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.005} {} { 0.131} { 0.116} {} {1} {(25.90,68.00) (26.26,67.67)} 
    NET {} {} {} {} {} {n1123} {} { 0.000} { 0.000} {0.005} {2.382} { 0.131} { 0.116} {} {} {} 
    INST {FE_PHC1270_n1123} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} { 0.000} {0.005} {} { 0.146} { 0.131} {} {1} {(25.90,65.20) (26.26,64.87)} 
    NET {} {} {} {} {} {FE_PHN1270_n1123} {} { 0.000} { 0.000} {0.005} {2.476} { 0.146} { 0.131} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.015} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.045} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.052} { 0.067} {} {100} {(41.29,73.61) (43.00,73.23)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.015} {131.838} { 0.055} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1148
PATH 1149
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]6} {CK}
  ENDPT {acc_reg_out_reg[14]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.053}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.059} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.010} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.010} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.069} { 0.053} {} {2} {(58.31,51.10) (61.80,50.87)} 
    NET {} {} {} {} {} {acc_out[1><2><14]} {} { 0.000} { 0.000} {0.006} {3.442} { 0.069} { 0.053} {} {} {} 
    INST {FE_PHC450_acc_out_1__2__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.087} { 0.072} {} {1} {(63.52,52.95) (63.90,53.33)} 
    NET {} {} {} {} {} {FE_PHN450_acc_out_1__2__14} {} { 0.000} { 0.000} {0.006} {2.025} { 0.087} { 0.072} {} {} {} 
    INST {FE_PHC1548_acc_out_1__2__14} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.103} { 0.088} {} {1} {(62.00,56.80) (62.36,56.47)} 
    NET {} {} {} {} {} {FE_PHN1548_acc_out_1__2__14} {} { 0.000} { 0.000} {0.004} {1.443} { 0.103} { 0.088} {} {} {} 
    INST {FE_PHC956_acc_out_1__2__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.006} {} { 0.120} { 0.105} {} {1} {(64.28,54.01) (64.66,53.63)} 
    NET {} {} {} {} {} {FE_PHN956_acc_out_1__2__14} {} { 0.000} { 0.000} {0.006} {1.979} { 0.120} { 0.105} {} {} {} 
    INST {U5068} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.137} { 0.122} {} {1} {(62.00,54.01) (62.19,53.63)} 
    NET {} {} {} {} {} {n4882} {} { 0.000} { 0.000} {0.008} {1.947} { 0.137} { 0.122} {} {} {} 
    INST {U5069} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.145} { 0.130} {} {1} {(61.00,52.95) (60.86,53.12)} 
    NET {} {} {} {} {} {n1009} {} { 0.000} { 0.000} {0.005} {1.479} { 0.145} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.015} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.045} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.065} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.053} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1149
PATH 1150
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><1]} {CK}
  ENDPT {result_reg_reg[1><1]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.059} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.009} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} {-0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.073} { 0.058} {} {2} {(41.05,11.06) (37.57,11.29)} 
    NET {} {} {} {} {} {result_flat[17]} {} { 0.000} { 0.000} {0.006} {3.009} { 0.073} { 0.058} {} {} {} 
    INST {U5385} {B} {F} {Z} {F} {} {MUX2_X1} { 0.030} { 0.000} {0.006} {} { 0.103} { 0.088} {} {1} {(40.53,13.76) (40.89,14.09)} 
    NET {} {} {} {} {} {n710} {} { 0.000} { 0.000} {0.006} {1.477} { 0.103} { 0.088} {} {} {} 
    INST {FE_PHC1285_n710} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.120} { 0.105} {} {1} {(41.10,12.01) (41.47,11.66)} 
    NET {} {} {} {} {} {FE_PHN1629_n710} {} { 0.000} { 0.000} {0.004} {1.515} { 0.120} { 0.105} {} {} {} 
    INST {FE_PHC1629_n710} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.134} { 0.119} {} {1} {(44.33,14.80) (44.69,14.47)} 
    NET {} {} {} {} {} {FE_PHN1285_n710} {} { 0.000} { 0.000} {0.004} {1.688} { 0.134} { 0.119} {} {} {} 
    INST {FE_PHC683_n710} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.150} { 0.135} {} {1} {(40.53,12.01) (40.91,11.63)} 
    NET {} {} {} {} {} {FE_PHN683_n710} {} { 0.000} { 0.000} {0.005} {1.220} { 0.150} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.015} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.045} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.066} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1150
PATH 1151
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><1]} {CK}
  ENDPT {result_reg_reg[0><1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.059} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.009} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.015} {-0.000} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><1]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.078} { 0.063} {} {2} {(34.79,11.90) (31.30,11.67)} 
    NET {} {} {} {} {} {result_flat[1]} {} { 0.000} { 0.000} {0.007} {2.788} { 0.078} { 0.063} {} {} {} 
    INST {U5369} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.101} { 0.086} {} {1} {(32.74,13.76) (33.67,14.09)} 
    NET {} {} {} {} {} {FE_PHN1241_n758} {} { 0.000} { 0.000} {0.005} {1.117} { 0.101} { 0.086} {} {} {} 
    INST {FE_PHC1241_n758} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.119} { 0.104} {} {1} {(31.98,13.76) (32.36,14.13)} 
    NET {} {} {} {} {} {FE_PHN653_n758} {} { 0.000} { 0.000} {0.005} {1.650} { 0.119} { 0.104} {} {} {} 
    INST {FE_PHC1608_n758} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.133} { 0.117} {} {1} {(28.75,13.76) (29.11,14.09)} 
    NET {} {} {} {} {} {FE_PHN1608_n758} {} { 0.000} { 0.000} {0.004} {1.508} { 0.133} { 0.117} {} {} {} 
    INST {FE_PHC653_n758} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.150} { 0.135} {} {1} {(33.88,13.76) (34.26,14.13)} 
    NET {} {} {} {} {} {n758} {} { 0.000} { 0.000} {0.005} {1.296} { 0.150} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.015} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.045} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.066} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.059} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1151
PATH 1152
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><2]} {CK}
  ENDPT {result_reg_reg[0><2]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.059} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.009} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} {-0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} { 0.057} {} {2} {(36.88,11.06) (33.39,11.29)} 
    NET {} {} {} {} {} {result_flat[2]} {} { 0.000} { 0.000} {0.005} {2.780} { 0.073} { 0.058} {} {} {} 
    INST {U5370} {A} {F} {Z} {F} {} {MUX2_X1} { 0.029} { 0.000} {0.005} {} { 0.102} { 0.086} {} {1} {(35.02,13.76) (35.95,14.09)} 
    NET {} {} {} {} {} {n757} {} { 0.000} { 0.000} {0.005} {0.876} { 0.102} { 0.086} {} {} {} 
    INST {FE_PHC681_n757} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.119} { 0.103} {} {1} {(36.16,12.01) (36.54,11.63)} 
    NET {} {} {} {} {} {FE_PHN681_n757} {} { 0.000} { 0.000} {0.005} {1.518} { 0.119} { 0.103} {} {} {} 
    INST {FE_PHC1287_n757} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.135} { 0.120} {} {1} {(35.21,12.01) (35.58,11.66)} 
    NET {} {} {} {} {} {FE_PHN1287_n757} {} { 0.000} { 0.000} {0.004} {1.856} { 0.135} { 0.120} {} {} {} 
    INST {FE_PHC1636_n757} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.150} { 0.135} {} {1} {(27.61,10.96) (27.97,11.29)} 
    NET {} {} {} {} {} {FE_PHN1636_n757} {} { 0.000} { 0.000} {0.004} {1.833} { 0.150} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.015} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.045} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.066} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.058} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1152
PATH 1153
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]14} {CK}
  ENDPT {acc_reg_out_reg[13]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.057}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.060} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.010} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.071} { 0.056} {} {2} {(73.70,47.46) (77.19,47.70)} 
    NET {} {} {} {} {} {acc_out[3><2><13]} {} { 0.000} { 0.000} {0.006} {3.020} { 0.071} { 0.056} {} {} {} 
    INST {FE_PHC516_acc_out_3__2__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.090} { 0.074} {} {1} {(76.25,48.41) (76.63,48.03)} 
    NET {} {} {} {} {} {FE_PHN516_acc_out_3__2__13} {} { 0.000} { 0.000} {0.006} {1.885} { 0.090} { 0.074} {} {} {} 
    INST {FE_PHC1544_acc_out_3__2__13} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.106} { 0.090} {} {1} {(74.16,54.01) (74.52,53.67)} 
    NET {} {} {} {} {} {FE_PHN1544_acc_out_3__2__13} {} { 0.000} { 0.000} {0.004} {2.303} { 0.106} { 0.090} {} {} {} 
    INST {FE_PHC916_acc_out_3__2__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.124} { 0.108} {} {1} {(73.02,47.36) (73.40,47.73)} 
    NET {} {} {} {} {} {FE_PHN916_acc_out_3__2__13} {} { 0.000} { 0.000} {0.006} {2.022} { 0.124} { 0.108} {} {} {} 
    INST {U5321} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.140} { 0.125} {} {1} {(75.18,48.41) (74.99,48.03)} 
    NET {} {} {} {} {} {n5319} {} { 0.000} { 0.000} {0.008} {1.823} { 0.140} { 0.125} {} {} {} 
    INST {U5322} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.149} { 0.133} {} {1} {(75.81,48.41) (75.94,48.23)} 
    NET {} {} {} {} {} {n818} {} { 0.000} { 0.000} {0.005} {1.537} { 0.149} { 0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.016} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.045} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.065} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.057} { 0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1153
PATH 1154
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]10} {CK}
  ENDPT {weight_reg_reg[4]10} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[4]} {R} {} {} {preload_data[4]} {} {} {} {0.002} {61.642} { 0.071} { 0.055} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[4]} {} { 0.018} {-0.003} {0.023} {61.642} { 0.089} { 0.073} {} {} {} 
    INST {U4252} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.005} {} { 0.101} { 0.085} {} {1} {(102.78,70.81) (103.11,70.67)} 
    NET {} {} {} {} {} {n3875} {} { 0.000} { 0.000} {0.005} {1.854} { 0.101} { 0.085} {} {} {} 
    INST {U4253} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.107} { 0.091} {} {1} {(102.73,69.75) (102.56,70.13)} 
    NET {} {} {} {} {} {FE_PHN799_n675} {} { 0.000} { 0.000} {0.003} {1.287} { 0.107} { 0.091} {} {} {} 
    INST {FE_PHC799_n675} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.005} {} { 0.121} { 0.105} {} {1} {(100.95,69.75) (101.31,70.09)} 
    NET {} {} {} {} {} {FE_PHN312_n675} {} { 0.000} { 0.000} {0.005} {2.264} { 0.121} { 0.105} {} {} {} 
    INST {FE_PHC1647_n675} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.135} { 0.119} {} {1} {(109.69,69.75) (110.05,70.09)} 
    NET {} {} {} {} {} {FE_PHN1647_n675} {} { 0.000} { 0.000} {0.004} {1.835} { 0.135} { 0.119} {} {} {} 
    INST {FE_PHC312_n675} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.154} { 0.138} {} {1} {(102.85,69.75) (103.23,70.13)} 
    NET {} {} {} {} {} {n675} {} { 0.000} { 0.000} {0.005} {1.595} { 0.154} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.016} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.045} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.050} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.070} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1154
PATH 1155
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><0]} {CK}
  ENDPT {result_reg_reg[0><0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.060} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.009} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.015} {-0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><0]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.064} { 0.000} {0.007} {} { 0.078} { 0.062} {} {2} {(32.31,11.06) (28.83,11.29)} 
    NET {} {} {} {} {} {result_flat[0]} {} { 0.000} { 0.000} {0.007} {2.948} { 0.079} { 0.063} {} {} {} 
    INST {U5368} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.101} { 0.085} {} {1} {(30.46,13.76) (31.39,14.09)} 
    NET {} {} {} {} {} {n759} {} { 0.000} { 0.000} {0.005} {1.144} { 0.101} { 0.085} {} {} {} 
    INST {FE_PHC658_n759} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.120} { 0.104} {} {1} {(32.55,10.96) (32.93,11.33)} 
    NET {} {} {} {} {} {FE_PHN658_n759} {} { 0.000} { 0.000} {0.005} {1.840} { 0.120} { 0.104} {} {} {} 
    INST {FE_PHC1623_n759} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.133} { 0.117} {} {1} {(28.18,10.96) (28.54,11.29)} 
    NET {} {} {} {} {} {FE_PHN1623_n759} {} { 0.000} { 0.000} {0.004} {1.336} { 0.133} { 0.117} {} {} {} 
    INST {FE_PHC1259_n759} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.151} { 0.135} {} {1} {(30.65,12.01) (31.03,11.63)} 
    NET {} {} {} {} {} {FE_PHN1259_n759} {} { 0.000} { 0.000} {0.005} {1.384} { 0.151} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.016} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.045} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.066} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.059} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1155
PATH 1156
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]14} {CK}
  ENDPT {acc_reg_out_reg[11]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.059}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.136}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.060} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.030} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.010} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.015} {-0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} {-0.000} {0.005} {} { 0.073} { 0.057} {} {2} {(73.52,41.86) (77.00,42.09)} 
    NET {} {} {} {} {} {acc_out[3><2><11]} {} { 0.000} { 0.000} {0.005} {2.430} { 0.073} { 0.057} {} {} {} 
    INST {FE_PHC942_acc_out_3__2__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.092} { 0.076} {} {1} {(76.82,44.55) (77.20,44.93)} 
    NET {} {} {} {} {} {FE_PHN942_acc_out_3__2__11} {} { 0.000} { 0.000} {0.006} {2.147} { 0.092} { 0.076} {} {} {} 
    INST {FE_PHC1549_acc_out_3__2__11} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.107} { 0.091} {} {1} {(81.00,38.95) (81.36,39.29)} 
    NET {} {} {} {} {} {FE_PHN1549_acc_out_3__2__11} {} { 0.000} { 0.000} {0.004} {1.711} { 0.107} { 0.091} {} {} {} 
    INST {FE_PHC446_acc_out_3__2__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.007} {} { 0.127} { 0.111} {} {1} {(76.25,42.80) (76.63,42.43)} 
    NET {} {} {} {} {} {FE_PHN446_acc_out_3__2__11} {} { 0.000} { 0.000} {0.007} {2.568} { 0.127} { 0.111} {} {} {} 
    INST {U5315} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.143} { 0.127} {} {1} {(75.30,45.61) (75.49,45.23)} 
    NET {} {} {} {} {} {n5306} {} { 0.000} { 0.000} {0.008} {1.800} { 0.143} { 0.127} {} {} {} 
    INST {U5316} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.152} { 0.136} {} {1} {(75.44,44.55) (75.30,44.73)} 
    NET {} {} {} {} {} {n820} {} { 0.000} { 0.000} {0.005} {1.645} { 0.152} { 0.136} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.016} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.046} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.066} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.059} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1156
PATH 1157
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]14} {CK}
  ENDPT {acc_reg_out_reg[2]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.063}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.060} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.047} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.007} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.019} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.078} { 0.062} {} {2} {(100.34,42.70) (96.85,42.47)} 
    NET {} {} {} {} {} {acc_out[3><2><2]} {} { 0.000} { 0.000} {0.006} {3.156} { 0.078} { 0.062} {} {} {} 
    INST {FE_PHC938_acc_out_3__2__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.007} {} { 0.098} { 0.082} {} {1} {(93.54,45.61) (93.92,45.23)} 
    NET {} {} {} {} {} {FE_PHN938_acc_out_3__2__2} {} { 0.000} { 0.000} {0.007} {2.489} { 0.098} { 0.082} {} {} {} 
    INST {FE_PHC1366_acc_out_3__2__2} {A} {F} {Z} {F} {} {BUF_X1} { 0.018} {-0.000} {0.005} {} { 0.115} { 0.099} {} {1} {(94.11,52.95) (94.47,53.29)} 
    NET {} {} {} {} {} {FE_PHN1366_acc_out_3__2__2} {} { 0.000} { 0.000} {0.005} {3.011} { 0.115} { 0.099} {} {} {} 
    INST {FE_PHC610_acc_out_3__2__2} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.134} { 0.118} {} {1} {(96.96,45.61) (97.34,45.23)} 
    NET {} {} {} {} {} {FE_PHN610_acc_out_3__2__2} {} { 0.000} { 0.000} {0.006} {2.068} { 0.134} { 0.118} {} {} {} 
    INST {U3520} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.143} { 0.127} {} {1} {(97.03,44.55) (96.84,44.73)} 
    NET {} {} {} {} {} {n3384} {} { 0.000} { 0.000} {0.006} {1.883} { 0.143} { 0.127} {} {} {} 
    INST {U3521} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.156} { 0.140} {} {1} {(97.72,44.55) (97.70,44.28)} 
    NET {} {} {} {} {} {n829} {} { 0.000} { 0.000} {0.007} {1.382} { 0.156} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.016} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.046} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.051} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.069} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.063} { 0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1157
PATH 1158
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]9} {CK}
  ENDPT {acc_reg_out_reg[0]9} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]9} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.061} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.006} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]9} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.006} {} { 0.079} { 0.062} {} {1} {(102.42,79.10) (98.94,78.86)} 
    NET {} {} {} {} {} {acc_out[2><1><0]} {} { 0.000} { 0.000} {0.006} {1.779} { 0.079} { 0.062} {} {} {} 
    INST {FE_PHC616_acc_out_2__1__0} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.021} { 0.000} {0.007} {} { 0.101} { 0.084} {} {2} {(102.66,79.20) (103.04,78.83)} 
    NET {} {} {} {} {} {FE_PHN616_acc_out_2__1__0} {} { 0.000} { 0.000} {0.007} {3.069} { 0.101} { 0.084} {} {} {} 
    INST {FE_PHC736_acc_out_2__1__0} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.020} { 0.000} {0.006} {} { 0.121} { 0.104} {} {1} {(98.10,78.16) (98.48,78.53)} 
    NET {} {} {} {} {} {FE_PHN736_acc_out_2__1__0} {} { 0.000} { 0.000} {0.006} {2.246} { 0.121} { 0.104} {} {} {} 
    INST {U2206} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.130} { 0.114} {} {1} {(101.02,80.95) (100.83,81.12)} 
    NET {} {} {} {} {} {n1958} {} { 0.000} { 0.000} {0.005} {1.883} { 0.130} { 0.114} {} {} {} 
    INST {U2207} {A2} {F} {ZN} {R} {} {NAND3_X1} { 0.010} {-0.002} {0.007} {} { 0.140} { 0.123} {} {1} {(101.78,80.95) (101.80,80.68)} 
    NET {} {} {} {} {} {FE_PHN1645_n951} {} { 0.000} { 0.000} {0.007} {3.473} { 0.140} { 0.123} {} {} {} 
    INST {FE_PHC1645_n951} {A} {R} {Z} {R} {} {BUF_X1} { 0.015} {-0.002} {0.007} {} { 0.155} { 0.138} {} {1} {(113.87,80.95) (114.23,81.29)} 
    NET {} {} {} {} {} {n951} {} { 0.000} { 0.000} {0.007} {3.417} { 0.155} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.017} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.046} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.051} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.071} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1158
PATH 1159
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]11} {CK}
  ENDPT {acc_reg_out_reg[0]11} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]11} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.066}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.061} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.031} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.008} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]11} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.058} { 0.000} {0.016} {} { 0.078} { 0.061} {} {12} {(99.92,33.46) (103.03,33.48)} 
    NET {} {} {} {} {} {n1449} {} { 0.000} { 0.000} {0.016} {8.607} { 0.078} { 0.061} {} {} {} 
    INST {U3177} {A2} {R} {ZN} {F} {} {NOR2_X1} { 0.011} { 0.000} {0.008} {} { 0.089} { 0.072} {} {1} {(102.54,24.96) (102.35,25.33)} 
    NET {} {} {} {} {} {n3010} {} { 0.000} { 0.000} {0.008} {3.286} { 0.089} { 0.072} {} {} {} 
    INST {U3184} {A} {F} {S} {F} {} {HA_X1} { 0.000} { 0.000} {0.005} {} { 0.089} { 0.072} {} {2} {(103.39,23.21) (103.68,22.97)} 
    NET {} {} {} {} {} {n3011} {} { 0.000} { 0.000} {0.005} {1.472} { 0.089} { 0.072} {} {} {} 
    INST {FE_PHC1312_n3011} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.106} { 0.089} {} {1} {(109.69,20.41) (110.07,20.03)} 
    NET {} {} {} {} {} {FE_PHN1312_n3011} {} { 0.000} { 0.000} {0.005} {1.197} { 0.106} { 0.089} {} {} {} 
    INST {FE_PHC723_n3011} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.124} { 0.107} {} {1} {(107.98,20.41) (108.36,20.03)} 
    NET {} {} {} {} {} {FE_PHN723_n3011} {} { 0.000} { 0.000} {0.006} {1.884} { 0.124} { 0.107} {} {} {} 
    INST {U3185} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.010} { 0.000} {0.006} {} { 0.133} { 0.116} {} {1} {(108.55,17.61) (108.74,17.43)} 
    NET {} {} {} {} {} {n3014} {} { 0.000} { 0.000} {0.006} {1.938} { 0.133} { 0.116} {} {} {} 
    INST {U3187} {A1} {R} {ZN} {F} {} {NAND3_X1} { 0.011} { 0.000} {0.007} {} { 0.144} { 0.128} {} {1} {(110.52,17.61) (110.73,17.88)} 
    NET {} {} {} {} {} {n903} {} { 0.000} { 0.000} {0.007} {1.507} { 0.144} { 0.128} {} {} {} 
    INST {FE_PHC1575_n903} {A} {F} {Z} {F} {} {BUF_X1} { 0.016} { 0.000} {0.004} {} { 0.160} { 0.143} {} {1} {(110.64,12.01) (111.00,11.67)} 
    NET {} {} {} {} {} {FE_PHN1575_n903} {} { 0.000} { 0.000} {0.004} {1.350} { 0.160} { 0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.017} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.030} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.046} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.051} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.070} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.020} {133.580} { 0.066} { 0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1159
PATH 1160
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]3} {CK}
  ENDPT {x_reg_out_reg[3]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[27]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[27]} {R} {} {} {x_vector_flat[27]} {} {} {} {0.002} {8.951} { 0.071} { 0.054} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[27]} {} { 0.002} { 0.000} {0.002} {8.951} { 0.073} { 0.055} {} {} {} 
    INST {U4939} {B} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.096} { 0.079} {} {1} {(33.31,31.61) (33.67,31.27)} 
    NET {} {} {} {} {} {FE_PHN729_n1100} {} { 0.000} { 0.000} {0.006} {2.372} { 0.096} { 0.079} {} {} {} 
    INST {FE_PHC1619_n1100} {A} {R} {Z} {R} {} {BUF_X1} { 0.016} { 0.000} {0.005} {} { 0.112} { 0.095} {} {1} {(26.66,28.80) (27.02,28.47)} 
    NET {} {} {} {} {} {FE_PHN1619_n1100} {} { 0.000} { 0.000} {0.005} {2.721} { 0.112} { 0.095} {} {} {} 
    INST {FE_PHC729_n1100} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.021} { 0.000} {0.006} {} { 0.133} { 0.115} {} {1} {(37.11,28.80) (37.49,28.43)} 
    NET {} {} {} {} {} {FE_PHN432_n1100} {} { 0.000} { 0.000} {0.006} {2.633} { 0.133} { 0.115} {} {} {} 
    INST {FE_PHC432_n1100} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} {-0.002} {0.006} {} { 0.152} { 0.134} {} {1} {(29.70,31.61) (30.08,31.23)} 
    NET {} {} {} {} {} {n1100} {} { 0.000} { 0.000} {0.006} {2.430} { 0.152} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.017} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.030} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.047} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.050} { 0.068} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.058} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1160
PATH 1161
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]13} {CK}
  ENDPT {acc_reg_out_reg[0]13} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {weight_reg_reg[0]13} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.061}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.061} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.049} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.032} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.010} {-0.007} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.017} {-0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {weight_reg_reg[0]13} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.059} { 0.000} {0.017} {} { 0.076} { 0.058} {} {12} {(98.25,79.10) (95.14,79.08)} 
    NET {} {} {} {} {} {n1412} {} { 0.000} { 0.000} {0.017} {9.360} { 0.076} { 0.058} {} {} {} 
    INST {U2041} {A2} {R} {ZN} {F} {} {NOR2_X1} { 0.011} { 0.000} {0.008} {} { 0.087} { 0.070} {} {1} {(91.83,80.95) (92.02,81.33)} 
    NET {} {} {} {} {} {n5180} {} { 0.000} { 0.000} {0.008} {3.536} { 0.087} { 0.070} {} {} {} 
    INST {U5241} {A} {F} {S} {R} {} {HA_X1} { 0.013} { 0.000} {0.008} {} { 0.100} { 0.082} {} {2} {(91.94,78.16) (91.64,78.39)} 
    NET {} {} {} {} {} {n5181} {} { 0.000} { 0.000} {0.008} {0.956} { 0.100} { 0.082} {} {} {} 
    INST {FE_PHC687_n5181} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.021} { 0.000} {0.006} {} { 0.120} { 0.103} {} {1} {(92.02,76.41) (92.40,76.03)} 
    NET {} {} {} {} {} {FE_PHN687_n5181} {} { 0.000} { 0.000} {0.006} {2.251} { 0.120} { 0.103} {} {} {} 
    INST {U1694} {A2} {R} {ZN} {F} {} {NAND2_X1} { 0.010} { 0.000} {0.005} {} { 0.130} { 0.113} {} {1} {(92.02,73.61) (92.21,73.44)} 
    NET {} {} {} {} {} {n1331} {} { 0.000} { 0.000} {0.005} {2.202} { 0.130} { 0.113} {} {} {} 
    INST {U1692} {A1} {F} {ZN} {R} {} {NAND3_X1} { 0.009} { 0.000} {0.006} {} { 0.139} { 0.122} {} {1} {(92.02,72.56) (91.81,72.28)} 
    NET {} {} {} {} {} {FE_PHN1319_n855} {} { 0.000} { 0.000} {0.006} {1.963} { 0.139} { 0.122} {} {} {} 
    INST {FE_PHC1319_n855} {A} {R} {Z} {R} {} {BUF_X1} { 0.016} { 0.000} {0.006} {} { 0.155} { 0.138} {} {1} {(88.98,76.41) (89.34,76.07)} 
    NET {} {} {} {} {} {n855} {} { 0.000} { 0.000} {0.006} {3.123} { 0.155} { 0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.017} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.030} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.047} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} { 0.035} { 0.052} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {R} {Z} {R} {} {BUF_X16} { 0.020} { 0.000} {0.014} {} { 0.054} { 0.072} {} {99} {(79.29,82.00) (81.00,81.63)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.007} { 0.000} {0.017} {134.460} { 0.061} { 0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1161
PATH 1162
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]14} {CK}
  ENDPT {weight_reg_reg[7]14} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.058}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.071}
    {=} {Beginpoint Arrival Time} {0.071}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {67.555} { 0.071} { 0.053} {} {16} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.026} {-0.005} {0.033} {67.555} { 0.097} { 0.079} {} {} {} 
    INST {U4276} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.009} {} { 0.110} { 0.091} {} {1} {(89.11,62.41) (88.79,62.27)} 
    NET {} {} {} {} {} {n3887} {} { 0.000} { 0.000} {0.009} {1.676} { 0.110} { 0.091} {} {} {} 
    INST {U4277} {A} {F} {ZN} {R} {} {INV_X1} { 0.010} { 0.000} {0.006} {} { 0.120} { 0.102} {} {1} {(88.29,62.41) (88.12,62.03)} 
    NET {} {} {} {} {} {FE_PHN1194_n624} {} { 0.000} { 0.000} {0.006} {2.908} { 0.120} { 0.102} {} {} {} 
    INST {FE_PHC1194_n624} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.134} { 0.116} {} {1} {(88.03,56.80) (88.39,56.47)} 
    NET {} {} {} {} {} {FE_PHN201_n624} {} { 0.000} { 0.000} {0.004} {1.898} { 0.134} { 0.116} {} {} {} 
    INST {FE_PHC201_n624} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.152} { 0.134} {} {1} {(85.75,62.41) (86.13,62.03)} 
    NET {} {} {} {} {} {n624} {} { 0.000} { 0.000} {0.005} {1.562} { 0.152} { 0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.018} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.029} { 0.048} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.049} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.068} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.008} { 0.000} {0.017} {130.134} { 0.058} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1162
PATH 1163
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]6} {CK}
  ENDPT {acc_reg_out_reg[10]6} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]6} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.054}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.130}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.065} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.052} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.035} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.015} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.010} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]6} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.069} { 0.048} {} {2} {(59.27,44.66) (62.75,44.90)} 
    NET {} {} {} {} {} {acc_out[1><2><10]} {} { 0.000} { 0.000} {0.006} {3.295} { 0.069} { 0.048} {} {} {} 
    INST {FE_PHC731_acc_out_1__2__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.022} { 0.000} {0.009} {} { 0.091} { 0.070} {} {1} {(67.51,47.36) (67.89,47.73)} 
    NET {} {} {} {} {} {FE_PHN731_acc_out_1__2__10} {} { 0.000} { 0.000} {0.009} {3.464} { 0.091} { 0.070} {} {} {} 
    INST {FE_PHC1612_acc_out_1__2__10} {A} {F} {Z} {F} {} {BUF_X1} { 0.017} {-0.001} {0.005} {} { 0.108} { 0.088} {} {1} {(65.61,55.76) (65.97,56.09)} 
    NET {} {} {} {} {} {FE_PHN1612_acc_out_1__2__10} {} { 0.000} { 0.000} {0.005} {2.708} { 0.108} { 0.088} {} {} {} 
    INST {FE_PHC465_acc_out_1__2__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} { 0.000} {0.006} {} { 0.126} { 0.106} {} {1} {(60.86,47.36) (61.24,47.73)} 
    NET {} {} {} {} {} {FE_PHN465_acc_out_1__2__10} {} { 0.000} { 0.000} {0.006} {1.967} { 0.126} { 0.106} {} {} {} 
    INST {U5056} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.143} { 0.122} {} {1} {(60.55,48.41) (60.36,48.03)} 
    NET {} {} {} {} {} {n4858} {} { 0.000} { 0.000} {0.008} {1.799} { 0.143} { 0.122} {} {} {} 
    INST {U5057} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.151} { 0.130} {} {1} {(60.23,47.36) (60.10,47.52)} 
    NET {} {} {} {} {} {n1013} {} { 0.000} { 0.000} {0.005} {1.348} { 0.151} { 0.130} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.021} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.050} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} { 0.031} { 0.052} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.050} { 0.070} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.004} { 0.000} {0.016} {130.134} { 0.054} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1163
PATH 1164
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]14} {CK}
  ENDPT {acc_reg_out_reg[0]14} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]14} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.064}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.065} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.053} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.036} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.013} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.019} {-0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]14} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.004} {} { 0.076} { 0.054} {} {1} {(100.34,41.86) (96.85,42.09)} 
    NET {} {} {} {} {} {FE_PHN624_acc_out_3__2__0} {} { 0.000} { 0.000} {0.004} {0.791} { 0.076} { 0.054} {} {} {} 
    INST {FE_PHC624_acc_out_3__2__0} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.018} {-0.001} {0.007} {} { 0.094} { 0.072} {} {2} {(96.20,41.76) (96.58,42.13)} 
    NET {} {} {} {} {} {acc_out[3><2><0]} {} { 0.000} { 0.000} {0.007} {2.516} { 0.094} { 0.072} {} {} {} 
    INST {FE_PHC1057_acc_out_3__2__0} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.020} { 0.000} {0.007} {} { 0.114} { 0.093} {} {1} {(92.40,41.76) (92.78,42.13)} 
    NET {} {} {} {} {} {FE_PHN1057_acc_out_3__2__0} {} { 0.000} { 0.000} {0.007} {2.637} { 0.114} { 0.093} {} {} {} 
    INST {U5283} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.021} { 0.000} {0.011} {} { 0.135} { 0.113} {} {1} {(96.65,45.61) (96.46,45.23)} 
    NET {} {} {} {} {} {FE_PHN1646_n5254} {} { 0.000} { 0.000} {0.011} {3.569} { 0.135} { 0.113} {} {} {} 
    INST {FE_PHC1646_n5254} {A} {R} {Z} {R} {} {BUF_X1} { 0.018} { 0.000} {0.007} {} { 0.153} { 0.132} {} {1} {(85.56,51.20) (85.92,50.87)} 
    NET {} {} {} {} {} {n5254} {} { 0.000} { 0.000} {0.007} {3.833} { 0.153} { 0.132} {} {} {} 
    INST {U5284} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} {-0.001} {0.006} {} { 0.162} { 0.140} {} {1} {(95.75,44.55) (95.89,44.73)} 
    NET {} {} {} {} {} {n831} {} { 0.000} { 0.000} {0.006} {2.073} { 0.162} { 0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} { 0.000} { 0.021} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} { 0.013} { 0.034} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} { 0.030} { 0.051} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.010} {86.210} { 0.035} { 0.056} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.053} { 0.074} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.019} {133.580} { 0.064} { 0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1164
PATH 1165
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[18]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.117} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.104} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.087} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.086} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.066} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} {-0.000} {} {2} {(40.11,17.50) (36.62,17.27)} 
    NET {} {} {} {} {} {result_flat[18]} {} { 0.000} { 0.000} {0.005} {2.778} { 0.073} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1165
PATH 1166
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[2]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.117} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.104} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.087} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.086} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.066} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} {-0.000} {} {2} {(36.88,11.06) (33.39,11.29)} 
    NET {} {} {} {} {} {result_flat[2]} {} { 0.000} { 0.000} {0.005} {2.780} { 0.073} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1166
PATH 1167
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[19]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.117} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.104} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.087} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.086} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.066} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} {-0.000} {} {2} {(40.30,11.90) (36.81,11.67)} 
    NET {} {} {} {} {} {result_flat[19]} {} { 0.000} { 0.000} {0.005} {2.745} { 0.073} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1167
PATH 1168
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[16]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.117} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.104} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.088} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.086} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.067} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.073} {-0.000} {} {2} {(45.23,11.06) (41.75,11.29)} 
    NET {} {} {} {} {} {result_flat[16]} {} { 0.000} { 0.000} {0.006} {2.863} { 0.073} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1168
PATH 1169
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[17]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.117} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.104} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.088} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.086} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.067} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.014} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.073} {-0.000} {} {2} {(41.05,11.06) (37.57,11.29)} 
    NET {} {} {} {} {} {result_flat[17]} {} { 0.000} { 0.000} {0.006} {3.009} { 0.073} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1169
PATH 1170
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[3]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.117} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.105} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.088} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.086} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.067} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.015} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} {-0.000} {} {2} {(29.84,11.90) (26.36,11.67)} 
    NET {} {} {} {} {} {result_flat[3]} {} { 0.000} { 0.000} {0.005} {2.688} { 0.073} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1170
PATH 1171
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[1]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.117} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.105} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.088} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.086} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.067} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.015} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.073} {-0.000} {} {2} {(34.79,11.90) (31.30,11.67)} 
    NET {} {} {} {} {} {result_flat[1]} {} { 0.000} { 0.000} {0.005} {2.756} { 0.073} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1171
PATH 1172
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[0]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.118} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.105} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.088} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.087} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.067} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.008} { 0.000} {0.017} {132.770} { 0.015} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.074} {-0.000} {} {2} {(32.31,11.06) (28.83,11.29)} 
    NET {} {} {} {} {} {result_flat[0]} {} { 0.000} { 0.000} {0.006} {2.916} { 0.074} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1172
PATH 1173
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[4]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.118} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.105} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.088} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.087} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.067} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.074} {-0.000} {} {2} {(24.71,11.90) (21.23,11.67)} 
    NET {} {} {} {} {} {result_flat[4]} {} { 0.000} { 0.000} {0.005} {2.724} { 0.074} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1173
PATH 1174
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[5]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.118} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.105} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.088} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.087} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.067} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.074} {-0.000} {} {2} {(20.34,11.90) (16.86,11.67)} 
    NET {} {} {} {} {} {result_flat[5]} {} { 0.000} { 0.000} {0.005} {2.717} { 0.074} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1174
PATH 1175
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[9]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.118} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.105} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.088} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.087} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.067} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.074} {-0.000} {} {2} {(16.16,11.90) (12.68,11.67)} 
    NET {} {} {} {} {} {result_flat[9]} {} { 0.000} { 0.000} {0.005} {2.740} { 0.074} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1175
PATH 1176
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[7]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.118} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.105} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.089} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.087} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.068} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.009} { 0.000} {0.017} {132.770} { 0.015} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.074} {-0.000} {} {2} {(16.36,14.70) (12.87,14.46)} 
    NET {} {} {} {} {} {result_flat[7]} {} { 0.000} { 0.000} {0.006} {2.900} { 0.074} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1176
PATH 1177
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[29]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.119} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.106} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.089} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.069} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.016} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.075} {-0.000} {} {2} {(67.47,28.70) (63.98,28.46)} 
    NET {} {} {} {} {} {result_flat[29]} {} { 0.000} { 0.000} {0.005} {2.771} { 0.075} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1177
PATH 1178
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[14]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.119} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.106} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.089} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.068} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.075} {-0.000} {} {2} {(13.88,45.50) (10.40,45.27)} 
    NET {} {} {} {} {} {result_flat[14]} {} { 0.000} { 0.000} {0.005} {2.739} { 0.075} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1178
PATH 1179
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[28]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.119} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.106} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.089} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.069} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.016} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.075} {-0.000} {} {2} {(63.07,23.10) (66.55,22.87)} 
    NET {} {} {} {} {} {result_flat[28]} {} { 0.000} { 0.000} {0.005} {2.724} { 0.075} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1179
PATH 1180
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[30]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.119} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.106} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.090} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.069} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.015} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.074} {-0.001} {} {2} {(69.36,33.46) (65.88,33.70)} 
    NET {} {} {} {} {} {result_flat[30]} {} { 0.001} { 0.000} {0.006} {2.854} { 0.075} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1180
PATH 1181
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[12]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.119} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.106} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.090} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.069} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} {-0.000} {} {2} {(14.08,33.46) (10.59,33.70)} 
    NET {} {} {} {} {} {result_flat[12]} {} { 0.000} { 0.000} {0.005} {2.688} { 0.075} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1181
PATH 1182
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[13]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.119} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.106} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.090} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.069} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.016} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.075} { 0.000} {} {2} {(13.88,39.06) (10.40,39.30)} 
    NET {} {} {} {} {} {result_flat[13]} {} { 0.000} { 0.000} {0.006} {2.914} { 0.075} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1182
PATH 1183
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[6]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.119} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.106} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.090} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.069} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} {-0.000} {} {2} {(13.88,20.30) (10.40,20.07)} 
    NET {} {} {} {} {} {result_flat[6]} {} { 0.000} { 0.000} {0.005} {2.694} { 0.075} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1183
PATH 1184
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[8]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.119} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.106} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.090} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.069} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.075} {-0.000} {} {2} {(14.27,19.46) (10.78,19.70)} 
    NET {} {} {} {} {} {result_flat[8]} {} { 0.000} { 0.000} {0.005} {2.695} { 0.075} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1184
PATH 1185
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[61]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.119} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.107} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.090} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.070} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.017} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.075} {-0.000} {} {2} {(71.08,25.90) (67.59,25.66)} 
    NET {} {} {} {} {} {result_flat[61]} {} { 0.000} { 0.000} {0.005} {2.686} { 0.075} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1185
PATH 1186
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[10]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.119} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.107} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.090} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.069} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.075} {-0.000} {} {2} {(13.88,23.10) (10.40,22.87)} 
    NET {} {} {} {} {} {result_flat[10]} {} { 0.000} { 0.000} {0.005} {2.728} { 0.075} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1186
PATH 1187
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[11]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.119} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.107} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.090} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.069} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.010} { 0.000} {0.017} {132.770} { 0.017} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.075} {-0.000} {} {2} {(13.88,28.70) (10.40,28.46)} 
    NET {} {} {} {} {} {result_flat[11]} {} { 0.000} { 0.000} {0.005} {2.811} { 0.075} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1187
PATH 1188
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[62]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.120} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.107} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.090} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.089} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.070} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.010} { 0.000} {0.018} {130.134} { 0.016} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.075} {-0.001} {} {2} {(67.81,28.70) (71.30,28.46)} 
    NET {} {} {} {} {} {result_flat[62]} {} { 0.001} { 0.000} {0.006} {3.039} { 0.076} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1188
PATH 1189
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[60]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.120} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.107} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.090} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.089} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.070} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.011} { 0.000} {0.018} {130.134} { 0.017} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.076} {-0.000} {} {2} {(71.08,22.26) (67.59,22.50)} 
    NET {} {} {} {} {} {result_flat[60]} {} { 0.000} { 0.000} {0.005} {2.823} { 0.076} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1189
PATH 1190
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[58]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.120} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.107} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.091} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.089} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.071} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.017} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.076} {-0.000} {} {2} {(70.31,11.90) (66.83,11.67)} 
    NET {} {} {} {} {} {result_flat[58]} {} { 0.000} { 0.000} {0.005} {2.799} { 0.076} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1190
PATH 1191
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[59]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.120} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.107} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.091} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.089} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.071} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.017} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.076} {-0.000} {} {2} {(70.70,16.66) (67.21,16.89)} 
    NET {} {} {} {} {} {result_flat[59]} {} { 0.000} { 0.000} {0.005} {2.770} { 0.076} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1191
PATH 1192
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[27]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.120} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.108} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.091} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.089} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.071} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.076} {-0.000} {} {2} {(67.09,17.50) (63.60,17.27)} 
    NET {} {} {} {} {} {result_flat[27]} {} { 0.000} { 0.000} {0.005} {2.742} { 0.076} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1192
PATH 1193
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[26]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.120} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.108} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.091} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.089} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.071} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.076} {-0.000} {} {2} {(66.89,13.86) (63.41,14.10)} 
    NET {} {} {} {} {} {result_flat[26]} {} { 0.000} { 0.000} {0.005} {2.745} { 0.077} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1193
PATH 1194
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[56]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.121} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.108} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.091} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.071} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.076} {-0.000} {} {2} {(78.67,11.90) (75.19,11.67)} 
    NET {} {} {} {} {} {result_flat[56]} {} { 0.000} { 0.000} {0.005} {2.708} { 0.077} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1194
PATH 1195
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[57]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.121} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.108} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.091} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.071} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.076} {-0.000} {} {2} {(74.69,11.90) (71.20,11.67)} 
    NET {} {} {} {} {} {result_flat[57]} {} { 0.000} { 0.000} {0.006} {2.861} { 0.077} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1195
PATH 1196
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[23]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.121} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.108} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.091} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.071} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.077} {-0.000} {} {2} {(62.52,11.06) (59.04,11.29)} 
    NET {} {} {} {} {} {result_flat[23]} {} { 0.000} { 0.000} {0.005} {2.713} { 0.077} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1196
PATH 1197
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[22]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.121} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.108} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.092} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.072} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.077} {-0.000} {} {2} {(56.45,11.90) (52.96,11.67)} 
    NET {} {} {} {} {} {result_flat[22]} {} { 0.000} { 0.000} {0.005} {2.653} { 0.077} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1197
PATH 1198
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[24]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.121} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.108} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.092} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.072} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.077} {-0.000} {} {2} {(58.34,11.06) (54.86,11.29)} 
    NET {} {} {} {} {} {result_flat[24]} {} { 0.000} { 0.000} {0.005} {2.805} { 0.077} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1198
PATH 1199
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[25]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.121} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.108} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.092} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.072} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.077} {-0.000} {} {2} {(62.72,13.86) (59.23,14.10)} 
    NET {} {} {} {} {} {result_flat[25]} {} { 0.000} { 0.000} {0.006} {2.849} { 0.077} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1199
PATH 1200
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[20]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.121} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.108} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.092} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.072} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.019} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.077} {-0.000} {} {2} {(49.80,11.06) (46.31,11.29)} 
    NET {} {} {} {} {} {result_flat[20]} {} { 0.000} { 0.000} {0.005} {2.694} { 0.077} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1200
PATH 1201
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[21]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.121} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.109} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.092} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.072} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.013} { 0.000} {0.018} {130.134} { 0.018} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.077} {-0.000} {} {2} {(52.45,11.90) (48.97,11.67)} 
    NET {} {} {} {} {} {result_flat[21]} {} { 0.000} { 0.000} {0.006} {2.857} { 0.077} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1201
PATH 1202
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[53]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.121} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.109} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.092} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.072} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.077} {-0.001} {} {2} {(82.86,11.90) (79.37,11.67)} 
    NET {} {} {} {} {} {result_flat[53]} {} { 0.001} { 0.000} {0.006} {2.829} { 0.077} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1202
PATH 1203
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[55]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.121} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.109} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.092} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.072} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.012} { 0.000} {0.018} {130.134} { 0.018} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.077} {-0.001} {} {2} {(80.39,11.06) (76.90,11.29)} 
    NET {} {} {} {} {} {result_flat[55]} {} { 0.001} { 0.000} {0.006} {3.079} { 0.077} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1203
PATH 1204
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[45]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.124} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.111} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.094} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.089} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.071} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.078} {-0.001} {} {2} {(126.75,44.66) (123.26,44.90)} 
    NET {} {} {} {} {} {result_flat[45]} {} { 0.001} { 0.000} {0.006} {2.930} { 0.080} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1204
PATH 1205
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[46]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.124} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.111} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.094} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.089} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.071} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} {-0.001} {} {2} {(126.75,45.50) (123.26,45.27)} 
    NET {} {} {} {} {} {result_flat[46]} {} { 0.001} { 0.000} {0.005} {2.811} { 0.080} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1205
PATH 1206
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[15]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.124} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.111} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.095} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.093} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.014} {} { 0.007} {-0.074} {} {98} {(38.82,62.41) (40.53,62.03)} 
    NET {} {} {} {} {} {CTS_7} {} { 0.007} { 0.000} {0.017} {132.770} { 0.014} {-0.066} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.065} { 0.000} {0.010} {} { 0.079} {-0.002} {} {2} {(40.30,22.26) (36.81,22.50)} 
    NET {} {} {} {} {} {result_flat[15]} {} { 0.002} { 0.000} {0.010} {8.793} { 0.080} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1206
PATH 1207
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[54]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.124} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.111} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.095} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.071} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.080} {-0.000} {} {2} {(88.36,11.06) (84.88,11.29)} 
    NET {} {} {} {} {} {result_flat[54]} {} { 0.000} { 0.000} {0.005} {2.656} { 0.080} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1207
PATH 1208
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[42]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.124} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.112} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.095} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.072} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.020} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} {-0.001} {} {2} {(126.56,27.86) (123.07,28.09)} 
    NET {} {} {} {} {} {result_flat[42]} {} { 0.001} { 0.000} {0.005} {2.697} { 0.080} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1208
PATH 1209
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[43]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.124} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.112} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.095} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.072} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.020} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} {-0.001} {} {2} {(126.75,31.50) (123.26,31.27)} 
    NET {} {} {} {} {} {result_flat[43]} {} { 0.001} { 0.000} {0.005} {2.682} { 0.080} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1209
PATH 1210
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[44]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.124} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.112} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.095} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.072} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.011} { 0.000} {0.019} {133.580} { 0.020} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} {-0.001} {} {2} {(126.75,37.10) (123.26,36.87)} 
    NET {} {} {} {} {} {result_flat[44]} {} { 0.001} { 0.000} {0.005} {2.742} { 0.080} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1210
PATH 1211
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[38]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.124} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.112} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.095} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.072} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} {-0.001} {} {2} {(125.03,16.66) (121.55,16.89)} 
    NET {} {} {} {} {} {result_flat[38]} {} { 0.001} { 0.000} {0.005} {2.576} { 0.080} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1211
PATH 1212
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[36]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.125} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.112} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.095} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.072} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.079} {-0.001} {} {2} {(120.09,13.86) (116.61,14.10)} 
    NET {} {} {} {} {} {result_flat[36]} {} { 0.001} { 0.000} {0.005} {2.551} { 0.081} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1212
PATH 1213
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[40]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.125} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.112} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.095} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.072} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.080} {-0.001} {} {2} {(126.17,19.46) (122.69,19.70)} 
    NET {} {} {} {} {} {result_flat[40]} {} { 0.001} { 0.000} {0.005} {2.811} { 0.081} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1213
PATH 1214
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[41]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.125} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.112} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.095} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.072} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.080} {-0.001} {} {2} {(126.37,23.10) (122.88,22.87)} 
    NET {} {} {} {} {} {result_flat[41]} {} { 0.001} { 0.000} {0.006} {2.828} { 0.081} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1214
PATH 1215
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[39]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.125} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.112} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.095} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.072} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.080} {-0.001} {} {2} {(124.47,13.86) (120.98,14.10)} 
    NET {} {} {} {} {} {result_flat[39]} {} { 0.001} { 0.000} {0.005} {2.813} { 0.081} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1215
PATH 1216
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[35]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.125} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.112} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.095} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.072} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.080} {-0.001} {} {2} {(122.19,11.90) (118.70,11.67)} 
    NET {} {} {} {} {} {result_flat[35]} {} { 0.001} { 0.000} {0.006} {2.844} { 0.081} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1216
PATH 1217
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[52]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.125} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.112} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.096} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.072} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.012} { 0.000} {0.019} {133.580} { 0.021} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.080} {-0.001} {} {2} {(92.17,11.06) (88.68,11.29)} 
    NET {} {} {} {} {} {result_flat[52]} {} { 0.001} { 0.000} {0.006} {2.857} { 0.081} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1217
PATH 1218
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[51]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.125} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.112} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.096} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.091} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.072} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.080} {-0.001} {} {2} {(100.34,11.06) (96.85,11.29)} 
    NET {} {} {} {} {} {result_flat[51]} {} { 0.001} { 0.000} {0.005} {2.638} { 0.081} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1218
PATH 1219
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[48]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.125} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.113} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.096} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.091} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.073} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.081} {-0.001} {} {2} {(102.05,16.66) (98.56,16.89)} 
    NET {} {} {} {} {} {result_flat[48]} {} { 0.001} { 0.000} {0.005} {2.756} { 0.082} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1219
PATH 1220
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[49]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.125} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.113} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.096} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.091} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.073} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.081} {-0.001} {} {2} {(102.05,11.90) (98.56,11.67)} 
    NET {} {} {} {} {} {result_flat[49]} {} { 0.001} { 0.000} {0.006} {2.837} { 0.082} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1220
PATH 1221
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[50]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.125} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.113} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.096} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.091} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.073} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.081} {-0.001} {} {2} {(105.84,16.66) (102.36,16.89)} 
    NET {} {} {} {} {} {result_flat[50]} {} { 0.001} { 0.000} {0.005} {2.570} { 0.082} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1221
PATH 1222
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[34]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.126} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.113} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.096} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.091} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.073} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.081} {-0.001} {} {2} {(105.84,11.90) (102.36,11.67)} 
    NET {} {} {} {} {} {result_flat[34]} {} { 0.001} { 0.000} {0.005} {2.738} { 0.082} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1222
PATH 1223
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[33]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.126} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.113} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.097} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.091} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.073} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.013} { 0.000} {0.019} {133.580} { 0.022} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.081} {-0.001} {} {2} {(109.27,11.06) (105.78,11.29)} 
    NET {} {} {} {} {} {result_flat[33]} {} { 0.001} { 0.000} {0.006} {2.880} { 0.082} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1223
PATH 1224
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[37]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.126} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.114} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.097} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.092} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.074} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.019} {133.580} { 0.023} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.081} {-0.001} {} {2} {(117.62,19.46) (114.14,19.70)} 
    NET {} {} {} {} {} {result_flat[37]} {} { 0.001} { 0.000} {0.005} {2.677} { 0.083} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1224
PATH 1225
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[32]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.127} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.114} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.097} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.005} { 0.000} {0.009} {86.210} {-0.009} {-0.092} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {R} {Z} {R} {} {BUF_X16} { 0.018} { 0.000} {0.013} {} { 0.009} {-0.074} {} {99} {(94.68,59.61) (96.39,59.23)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.014} { 0.000} {0.019} {133.580} { 0.022} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.005} {} { 0.082} {-0.001} {} {2} {(114.59,11.06) (111.10,11.29)} 
    NET {} {} {} {} {} {result_flat[32]} {} { 0.001} { 0.000} {0.005} {2.809} { 0.083} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1225
PATH 1226
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[47]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[2><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.132} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.120} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.103} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.101} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.083} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.007} { 0.000} {0.017} {130.134} { 0.013} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[2><15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.015} {} { 0.083} {-0.006} {} {2} {(74.69,45.50) (71.20,45.27)} 
    NET {} {} {} {} {} {result_flat[47]} {} { 0.006} { 0.000} {0.016} {15.822} { 0.088} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1226
PATH 1227
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[31]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.133} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.120} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.103} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.102} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.083} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.015} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.014} {} { 0.085} {-0.004} {} {2} {(69.56,37.10) (66.07,36.87)} 
    NET {} {} {} {} {} {result_flat[31]} {} { 0.004} { 0.000} {0.015} {14.158} { 0.089} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1227
PATH 1228
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[63]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[3><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.071}
    {+} {Uncertainty} {0.071}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.044}
    {=} {Beginpoint Arrival Time} {-0.044}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {39.614} {-0.044} {-0.133} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.015} {39.614} {-0.031} {-0.120} {} {} {} 
    INST {CTS_ccl_a_buf_00007} {A} {R} {Z} {R} {} {BUF_X32} { 0.017} { 0.000} {0.006} {} {-0.014} {-0.104} {} {6} {(43.42,59.61) (46.62,59.23)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.007} {86.210} {-0.013} {-0.102} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {R} {Z} {R} {} {BUF_X16} { 0.019} { 0.000} {0.013} {} { 0.006} {-0.083} {} {97} {(50.60,51.20) (52.31,50.83)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.009} { 0.000} {0.018} {130.134} { 0.015} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[3><15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.070} { 0.000} {0.014} {} { 0.084} {-0.005} {} {2} {(69.36,39.90) (65.88,39.66)} 
    NET {} {} {} {} {} {result_flat[63]} {} { 0.005} { 0.000} {0.015} {14.479} { 0.089} { 0.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1228

