<stg><name>create_tree</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %num_symbols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_symbols)

]]></Node>
<StgValue><ssdm name="num_symbols_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:1  %frequency_V = alloca [255 x i32], align 4

]]></Node>
<StgValue><ssdm name="frequency_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %add_ln15 = add nsw i32 %num_symbols_read, -1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %._crit_edge414

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge414:0  %t_V_3 = phi i32 [ 0, %._crit_edge ], [ %t_V_3_be, %._crit_edge414.backedge ]

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge414:1  %t_V = phi i32 [ 0, %._crit_edge ], [ %t_V_be, %._crit_edge414.backedge ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
._crit_edge414:2  %op2_assign = phi i31 [ 0, %._crit_edge ], [ %i, %._crit_edge414.backedge ]

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge414:3  %zext_ln15 = zext i31 %op2_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge414:4  %icmp_ln15 = icmp slt i32 %zext_ln15, %add_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge414:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge414:6  %i = add i31 %op2_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge414:7  br i1 %icmp_ln15, label %._crit_edge404, label %4

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge404:2  %zext_ln544_5 = zext i32 %t_V_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_5"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge404:3  %frequency_V_addr = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="frequency_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge404:4  %intermediate_freq_V_2 = load i32* %frequency_V_addr, align 4

]]></Node>
<StgValue><ssdm name="intermediate_freq_V_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge404:5  %zext_ln544_6 = zext i32 %t_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_6"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge404:6  %in_value_V_addr = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="in_value_V_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge404:7  %in_value_V_load = load i32* %in_value_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_value_V_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge404:8  %in_frequency_V_addr = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="in_frequency_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge404:9  %node_freq_V_1 = load i32* %in_frequency_V_addr, align 4

]]></Node>
<StgValue><ssdm name="node_freq_V_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln544 = zext i32 %t_V_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %parent_V_addr = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="parent_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="31" op_1_bw="8">
<![CDATA[
:2  store i31 0, i31* %parent_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln58"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge404:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str366) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge404:1  %icmp_ln887 = icmp ult i32 %t_V, %num_symbols_read

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge404:4  %intermediate_freq_V_2 = load i32* %frequency_V_addr, align 4

]]></Node>
<StgValue><ssdm name="intermediate_freq_V_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge404:7  %in_value_V_load = load i32* %in_value_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_value_V_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge404:9  %node_freq_V_1 = load i32* %in_frequency_V_addr, align 4

]]></Node>
<StgValue><ssdm name="node_freq_V_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge404:10  br i1 %icmp_ln887, label %0, label %1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln879_2 = icmp eq i32 %t_V_3, %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_2, label %._crit_edge405, label %._crit_edge406

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln25 = icmp ult i32 %intermediate_freq_V_2, %node_freq_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln879 = icmp ne i32 %t_V_3, %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln25 = and i1 %icmp_ln25, %icmp_ln879

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln25, label %._crit_edge406, label %._crit_edge405

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge405:0  %zext_ln27 = zext i31 %op2_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge405:1  %left_V_addr = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="left_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge405:2  store i32 %in_value_V_load, i32* %left_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge405:3  %in_count_V = add i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="in_count_V"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge405:4  br label %._crit_edge409

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge406:0  %zext_ln32 = zext i31 %op2_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge406:1  %left_V_addr_1 = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="left_V_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge406:2  store i32 -1, i32* %left_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge406:3  %parent_V_addr_1 = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="parent_V_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="31" op_1_bw="8">
<![CDATA[
._crit_edge406:4  store i31 %op2_assign, i31* %parent_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge406:5  %tree_count_V = add i32 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="tree_count_V"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge406:6  br label %._crit_edge409

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge409:0  %t_V_5 = phi i32 [ %t_V_3, %._crit_edge405 ], [ %tree_count_V, %._crit_edge406 ]

]]></Node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge409:1  %t_V_4 = phi i32 [ %in_count_V, %._crit_edge405 ], [ %t_V, %._crit_edge406 ]

]]></Node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge409:3  %icmp_ln887_1 = icmp ult i32 %t_V_4, %num_symbols_read

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge409:4  %zext_ln544_7 = zext i32 %t_V_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_7"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge409:5  %frequency_V_addr_1 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="frequency_V_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409:6  %intermediate_freq_V = load i32* %frequency_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="intermediate_freq_V"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge409:7  %zext_ln544_8 = zext i32 %t_V_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_8"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge409:8  %in_value_V_addr_1 = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln544_8

]]></Node>
<StgValue><ssdm name="in_value_V_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409:9  %in_value_V_load_1 = load i32* %in_value_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_value_V_load_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge409:10  %in_frequency_V_addr_1 = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln544_8

]]></Node>
<StgValue><ssdm name="in_frequency_V_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409:11  %in_frequency_V_load = load i32* %in_frequency_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_frequency_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge409:2  %p_090_0 = phi i32 [ %node_freq_V_1, %._crit_edge405 ], [ %intermediate_freq_V_2, %._crit_edge406 ]

]]></Node>
<StgValue><ssdm name="p_090_0"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409:6  %intermediate_freq_V = load i32* %frequency_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="intermediate_freq_V"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409:9  %in_value_V_load_1 = load i32* %in_value_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_value_V_load_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409:11  %in_frequency_V_load = load i32* %in_frequency_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_frequency_V_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409:12  br i1 %icmp_ln887_1, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln879_4 = icmp eq i32 %t_V_5, %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_4, label %._crit_edge410, label %._crit_edge411

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln41 = icmp ult i32 %intermediate_freq_V, %in_frequency_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln879_3 = icmp ne i32 %t_V_5, %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln41 = and i1 %icmp_ln41, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln41, label %._crit_edge411, label %._crit_edge410

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge410:3  %add_ln209 = add i32 %in_frequency_V_load, %p_090_0

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge411:3  %add_ln209_1 = add i32 %intermediate_freq_V, %p_090_0

]]></Node>
<StgValue><ssdm name="add_ln209_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge411:6  %parent_V_addr_2 = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="parent_V_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="31" op_1_bw="8" op_2_bw="0">
<![CDATA[
._crit_edge411:7  store i31 %op2_assign, i31* %parent_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge410:0  %zext_ln43 = zext i31 %op2_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge410:1  %right_V_addr = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="right_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge410:2  store i32 %in_value_V_load_1, i32* %right_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge410:4  %frequency_V_addr_2 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="frequency_V_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge410:5  store i32 %add_ln209, i32* %frequency_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge410:6  %in_count_V_1 = add i32 %t_V_4, 1

]]></Node>
<StgValue><ssdm name="in_count_V_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge410:7  br label %._crit_edge414.backedge

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge411:0  %zext_ln48 = zext i31 %op2_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge411:1  %right_V_addr_1 = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="right_V_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge411:2  store i32 -1, i32* %right_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge411:4  %frequency_V_addr_3 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="frequency_V_addr_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge411:5  store i32 %add_ln209_1, i32* %frequency_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge411:8  %tree_count_V_1 = add i32 %t_V_5, 1

]]></Node>
<StgValue><ssdm name="tree_count_V_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge411:9  br label %._crit_edge414.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge414.backedge:0  %t_V_3_be = phi i32 [ %t_V_5, %._crit_edge410 ], [ %tree_count_V_1, %._crit_edge411 ]

]]></Node>
<StgValue><ssdm name="t_V_3_be"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge414.backedge:1  %t_V_be = phi i32 [ %in_count_V_1, %._crit_edge410 ], [ %t_V_4, %._crit_edge411 ]

]]></Node>
<StgValue><ssdm name="t_V_be"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge414.backedge:2  br label %._crit_edge414

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
