diff --git a/zynq/hls/mmult_float/hls.tcl b/zynq/hls/mmult_float/hls.tcl
index f384b5f..8802524 100755
--- a/zynq/hls/mmult_float/hls.tcl
+++ b/zynq/hls/mmult_float/hls.tcl
@@ -7,6 +7,12 @@ add_files -tb $src_dir/mmult_test.cpp
 open_solution "solution0" -flow_target vivado
 set_part {xc7z020clg484-1}
 create_clock -period 10 -name default
+
+config_compile -pipeline_loops 0
+set_clock_uncertainty 12.5%
+config_interface -m_axi_addr64=false 
+config_schedule -enable_dsp_full_reg=false 
+
 csim_design -clean
 csynth_design
 close_project
