VCD info: dumpfile build/alu.vcd opened for output.
Testing ALU

Adding

A                                B                                command | result                           Cout zero overflow | Expected
11111111111111111111111111111111 11111111111111111111111111111111 000     | 11111111111111111111111111111110 1    0    0        | 11111111111111111111111111111110 1 0 0
11111111111111111111111111111100 00000000000000000000000000000100 000     | 00000000000000000000000000000000 1    1    0        | 00000000000000000000000000000000 1 1 0
01000000000000000000000000000000 01000000000000000000000000000000 000     | 10000000000000000000000000000000 0    0    1        | 10000000000000000000000000000000 0 0 1

Subtracting
11111111111111111111111111111100 00000000000000000000000000000100 001     | 11111111111111111111111111111000 1    0    0        | 11111111111111111111111111111000 1 0 0
00000000000000000000000000001001 00000000000000000000000000001001 001     | 00000000000000000000000000000000 1    1    0        | 00000000000000000000000000000000 1 1 0
10000000000000000000000000000000 01111111111111111111111111111111 001     | 00000000000000000000000000000001 1    0    1        | 00000000000000000000000000000001 1 0 1

XOR
10000011011110000000110000001100 00000001000000000000111111000100 010     | 10000010011110000000001111001000 0    0    0        | 10000010011110000000001111001000 1 0 0

SLT
11111111111111111111111111111111 00000000000000000000000000000000 011     | 00000000000000000000000000000001 0    0    0        | 00000000000000000000000000000001 0 0 0
00000000000000001111111111111111 00000000000000000000000000000001 011     | 00000000000000000000000000000000 0    0    0        | 00000000000000000000000000000000 0 0 0
00000000000000000000000000000001 00000000000000001111111111111111 011     | 00000000000000000000000000000001 0    0    0        | 00000000000000000000000000000001 0 0 0
10000001100000001111111111111111 10000000000000000000000000000001 011     | 00000000000000000000000000000000 0    0    0        | 00000000000000000000000000000000 0 0 0
10000000000000000000001100000001 10000000000000001111111111111111 011     | 00000000000000000000000000000001 0    0    0        | 00000000000000000000000000000001 0 0 0
10000000000000000111101111011111 10000000000000000111101111011111 011     | 00000000000000000000000000000000 0    0    0        | 00000000000000000000000000000000 0 0 0

AND
10000011011110000000110000001100 00000001000000000000111111000100 100     | 00000001000000000000110000000100 0    0    0        | 00000001000000000000110000000100 1 0 0

NAND
10000011011110000000110000001100 00000001000000000000111111000100 101     | 11111110111111111111001111111011 0    0    0        | 11111110111111111111001111111011 1 0 0

NOR
10000011011110000000110000001100 00000001000000000000111111000100 110     | 01111100100001111111000000110011 0    0    0        | 01111100100001111111000000110011 1 0 0

OR
10000011011110000000110000001100 00000001000000000000111111000100 111     | 10000011011110000000111111001100 0    0    0        | 10000011011110000000111111001100 1 0 0
