# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:34 on Oct 10,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:12:34 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:34 on Oct 10,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:12:35 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:35 on Oct 10,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:12:35 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:35 on Oct 10,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:12:35 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:35 on Oct 10,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 19:12:35 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:35 on Oct 10,2017
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:12:35 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:35 on Oct 10,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 19:12:35 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:35 on Oct 10,2017
# vlog -reportprogress 300 ./dec1_2.sv 
# -- Compiling module dec1_2
# 
# Top level modules:
# 	dec1_2
# End time: 19:12:35 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:35 on Oct 10,2017
# vlog -reportprogress 300 ./dec1_4.sv 
# -- Compiling module dec1_4
# 
# Top level modules:
# 	dec1_4
# End time: 19:12:35 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:35 on Oct 10,2017
# vlog -reportprogress 300 ./dec1_8.sv 
# -- Compiling module dec1_8
# 
# Top level modules:
# 	dec1_8
# End time: 19:12:35 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:35 on Oct 10,2017
# vlog -reportprogress 300 ./dec1_32.sv 
# -- Compiling module dec1_32
# 
# Top level modules:
# 	dec1_32
# End time: 19:12:35 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:35 on Oct 10,2017
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:12:35 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 19:12:35 on Oct 10,2017
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.dec1_32
# Loading work.dec1_4
# Loading work.dec1_2
# Loading work.dec1_8
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'mux2_1' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/read1/m0/m0/m0 File: ./mux2_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./dec1_2.sv 
# -- Compiling module dec1_2
# 
# Top level modules:
# 	dec1_2
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./dec1_4.sv 
# -- Compiling module dec1_4
# 
# Top level modules:
# 	dec1_4
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./dec1_8.sv 
# -- Compiling module dec1_8
# 
# Top level modules:
# 	dec1_8
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./dec1_32.sv 
# -- Compiling module dec1_32
# 
# Top level modules:
# 	dec1_32
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:52 on Oct 10,2017
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:12:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 19:12:35 on Oct 10,2017
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.dec1_32
# Loading work.dec1_4
# Loading work.dec1_2
# Loading work.dec1_8
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.register
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
