// Seed: 873263995
module module_0 (
    output supply0 id_0,
    input tri id_1,
    output tri id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    input uwire id_6
);
  assign id_5 = 1;
  wire id_8, id_9, id_10;
  id_11(
      .id_0(id_1), .id_1(id_0), .id_2(1), .id_3(id_2)
  );
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6
);
  wire id_8;
  module_0(
      id_1, id_6, id_5, id_2, id_6, id_1, id_6
  );
endmodule
