#include <cstdint>

namespace optkit_torrent{
	enum class pe : uint64_t {
		PM_PBUS_W_DISABLED = , // 
		PM_PBUS_W_IN_IDLE = , // 
		PM_PBUS_W_IN_CMDRSP = , // 
		PM_PBUS_W_IN_DATA = , // 
		PM_PBUS_W_OUT_IDLE = , // 
		PM_PBUS_W_OUT_CMDRSP = , // 
		PM_PBUS_W_OUT_DATA = , // 
		PM_PBUS_X_DISABLED = , // 
		PM_PBUS_X_IN_IDLE = , // 
		PM_PBUS_X_IN_CMDRSP = , // 
		PM_PBUS_X_IN_DATA = , // 
		PM_PBUS_X_OUT_IDLE = , // 
		PM_PBUS_X_OUT_CMDRSP = , // 
		PM_PBUS_X_OUT_DATA = , // 
		PM_PBUS_Y_DISABLED = , // 
		PM_PBUS_Y_IN_IDLE = , // 
		PM_PBUS_Y_IN_CMDRSP = , // 
		PM_PBUS_Y_IN_DATA = , // 
		PM_PBUS_Y_OUT_IDLE = , // 
		PM_PBUS_Y_OUT_CMDRSP = , // 
		PM_PBUS_Y_OUT_DATA = , // 
		PM_PBUS_Z_DISABLED = , // 
		PM_PBUS_Z_IN_IDLE = , // 
		PM_PBUS_Z_IN_CMDRSP = , // 
		PM_PBUS_Z_IN_DATA = , // 
		PM_PBUS_Z_OUT_IDLE = , // 
		PM_PBUS_Z_OUT_CMDRSP = , // 
		PM_PBUS_Z_OUT_DATA = , // 
		PM_PBUS_LL0_DISABLED = , // 
		PM_PBUS_LL0_IN_IDLE = , // 
		PM_PBUS_LL0_IN_CMDRSP = , // 
		PM_PBUS_LL0_IN_DATA = , // 
		PM_PBUS_LL0_OUT_IDLE = , // 
		PM_PBUS_LL0_OUT_CMDRSP = , // 
		PM_PBUS_LL0_OUT_DATA = , // 
		PM_PBUS_LL0_IN_ISR = , // 
		PM_PBUS_LL0_OUT_ISR = , // 
		PM_PBUS_LL1_DISABLED = , // 
		PM_PBUS_LL1_IN_IDLE = , // 
		PM_PBUS_LL1_IN_CMDRSP = , // 
		PM_PBUS_LL1_IN_DATA = , // 
		PM_PBUS_LL1_OUT_IDLE = , // 
		PM_PBUS_LL1_OUT_CMDRSP = , // 
		PM_PBUS_LL1_OUT_DATA = , // 
		PM_PBUS_LL1_IN_ISR = , // 
		PM_PBUS_LL1_OUT_ISR = , // 
		PM_PBUS_LL2_DISABLED = , // 
		PM_PBUS_LL2_IN_IDLE = , // 
		PM_PBUS_LL2_IN_CMDRSP = , // 
		PM_PBUS_LL2_IN_DATA = , // 
		PM_PBUS_LL2_OUT_IDLE = , // 
		PM_PBUS_LL2_OUT_CMDRSP = , // 
		PM_PBUS_LL2_OUT_DATA = , // 
		PM_PBUS_LL2_IN_ISR = , // 
		PM_PBUS_LL2_OUT_ISR = , // 
		PM_PBUS_LL3_DISABLED = , // 
		PM_PBUS_LL3_IN_IDLE = , // 
		PM_PBUS_LL3_IN_CMDRSP = , // 
		PM_PBUS_LL3_IN_DATA = , // 
		PM_PBUS_LL3_OUT_IDLE = , // 
		PM_PBUS_LL3_OUT_CMDRSP = , // 
		PM_PBUS_LL3_OUT_DATA = , // 
		PM_PBUS_LL3_IN_ISR = , // 
		PM_PBUS_LL3_OUT_ISR = , // 
		PM_PBUS_LL4_DISABLED = , // 
		PM_PBUS_LL4_IN_IDLE = , // 
		PM_PBUS_LL4_IN_CMDRSP = , // 
		PM_PBUS_LL4_IN_DATA = , // 
		PM_PBUS_LL4_OUT_IDLE = , // 
		PM_PBUS_LL4_OUT_CMDRSP = , // 
		PM_PBUS_LL4_OUT_DATA = , // 
		PM_PBUS_LL4_IN_ISR = , // 
		PM_PBUS_LL4_OUT_ISR = , // 
		PM_PBUS_LL5_DISABLED = , // 
		PM_PBUS_LL5_IN_IDLE = , // 
		PM_PBUS_LL5_IN_CMDRSP = , // 
		PM_PBUS_LL5_IN_DATA = , // 
		PM_PBUS_LL5_OUT_IDLE = , // 
		PM_PBUS_LL5_OUT_CMDRSP = , // 
		PM_PBUS_LL5_OUT_DATA = , // 
		PM_PBUS_LL5_IN_ISR = , // 
		PM_PBUS_LL5_OUT_ISR = , // 
		PM_PBUS_LL6_DISABLED = , // 
		PM_PBUS_LL6_IN_IDLE = , // 
		PM_PBUS_LL6_IN_CMDRSP = , // 
		PM_PBUS_LL6_IN_DATA = , // 
		PM_PBUS_LL6_OUT_IDLE = , // 
		PM_PBUS_LL6_OUT_CMDRSP = , // 
		PM_PBUS_LL6_OUT_DATA = , // 
		PM_PBUS_LL6_IN_ISR = , // 
		PM_PBUS_LL6_OUT_ISR = , // 
		PM_PBUS_MCD0_PROBE_ISSUED = , // 
		PM_PBUS_MCD0_PROBE_CRESP_GOOD = , // 
		PM_PBUS_MCD0_PROBE_CRESP_RETRY = , // 
		PM_PBUS_MCD0_FLUSH1_ISSUED = , // 
		PM_PBUS_MCD0_FLUSH0_ISSUED = , // 
		PM_PBUS_MCD0_BKILL_ISSUED = , // 
		PM_PBUS_MCD0_FLUSH1_GOOD_COMP = , // 
		PM_PBUS_MCD0_FLUSH1_COLLISION = , // 
		PM_PBUS_MCD0_FLUSH1_BAD_CRESP = , // 
		PM_PBUS_MCD0_FLUSH0_CRESP_RETRY = , // 
		PM_PBUS_MCD0_BKILL_CRESP_RETRY = , // 
		PM_PBUS_MCD0_RCMD_HIT = , // 
		PM_PBUS_MCD0_RCMD_MISS = , // 
		PM_PBUS_MCD0_RCMD_HIT_MD = , // 
		PM_PBUS_MCD0_RCMD_HIT_NE = , // 
		PM_PBUS_MCD0_RCMD_HIT_CO = , // 
		PM_PBUS_MCD0_RCMD_MISS_CREATE = , // 
		PM_PBUS_MCD0_RCMD_MISS_CREATED = , // 
		PM_PBUS_MCD0_RTY_DINC = , // 
		PM_PBUS_MCD0_RTY_FULL = , // 
		PM_PBUS_MCD0_BK_RTY = , // 
		PM_PBUS_MCD0_NE_FULL = , // 
		PM_PBUS_MCD0_DEMAND_CASTOUT = , // 
		PM_PBUS_MCD0_OTHER_CASTOUT = , // 
		PM_PBUS_MCD0_CASTOUT = , // 
		PM_PBUS_MCD0_CO_MOVE = , // 
		PM_PBUS_MCD0_NE_MOVE = , // 
		PM_PBUS_MCD0_PAGE_CREATE = , // 
		PM_PBUS_MCD0_NE_MOVE_MERGE = , // 
		PM_PBUS_MCD0_NE_MOVE_ABORT_FLUSH = , // 
		PM_PBUS_MCD0_NE_MOVE_ABORT_COQ = , // 
		PM_PBUS_MCD0_EM_HOLDOFF = , // 
		PM_PBUS_MCD0_EMQ_NOT_MT = , // 
		PM_PBUS_MCD1_PROBE_ISSUED = , // 
		PM_PBUS_MCD1_PROBE_CRESP_GOOD = , // 
		PM_PBUS_MCD1_PROBE_CRESP_RETRY = , // 
		PM_PBUS_MCD1_FLUSH1_ISSUED = , // 
		PM_PBUS_MCD1_FLUSH0_ISSUED = , // 
		PM_PBUS_MCD1_BKILL_ISSUED = , // 
		PM_PBUS_MCD1_FLUSH1_GOOD_COMP = , // 
		PM_PBUS_MCD1_FLUSH1_COLLISION = , // 
		PM_PBUS_MCD1_FLUSH1_BAD_CRESP = , // 
		PM_PBUS_MCD1_FLUSH0_CRESP_RETRY = , // 
		PM_PBUS_MCD1_BKILL_CRESP_RETRY = , // 
		PM_PBUS_MCD1_RCMD_HIT = , // 
		PM_PBUS_MCD1_RCMD_MISS = , // 
		PM_PBUS_MCD1_RCMD_HIT_MD = , // 
		PM_PBUS_MCD1_RCMD_HIT_NE = , // 
		PM_PBUS_MCD1_RCMD_HIT_CO = , // 
		PM_PBUS_MCD1_RCMD_MISS_CREATE = , // 
		PM_PBUS_MCD1_RCMD_MISS_CREATED = , // 
		PM_PBUS_MCD1_RTY_DINC = , // 
		PM_PBUS_MCD1_RTY_FULL = , // 
		PM_PBUS_MCD1_BK_RTY = , // 
		PM_PBUS_MCD1_NE_FULL = , // 
		PM_PBUS_MCD1_DEMAND_CASTOUT = , // 
		PM_PBUS_MCD1_OTHER_CASTOUT = , // 
		PM_PBUS_MCD1_CASTOUT = , // 
		PM_PBUS_MCD1_CO_MOVE = , // 
		PM_PBUS_MCD1_NE_MOVE = , // 
		PM_PBUS_MCD1_PAGE_CREATE = , // 
		PM_PBUS_MCD1_NE_MOVE_MERGE = , // 
		PM_PBUS_MCD1_NE_MOVE_ABORT_FLUSH = , // 
		PM_PBUS_MCD1_NE_MOVE_ABORT_COQ = , // 
		PM_PBUS_MCD1_EM_HOLDOFF = , // 
		PM_PBUS_MCD1_EMQ_NOT_MT = , // 
		PM_PBUS_UTIL_PB_APM_NM_HI_CNT = , // 
		PM_PBUS_UTIL_PB_APM_NM_LO_CNT = , // 
		PM_PBUS_UTIL_PB_APM_LM_HI_CNT = , // 
		PM_PBUS_UTIL_PB_APM_LM_LO_CNT = , // 
		PM_PBUS_UTIL_NODE_MASTER_PUMPS = , // 
		PM_PBUS_UTIL_LOCAL_MASTER_PUMPS = , // 
		PM_PBUS_UTIL_RETRY_NODE_MASTER_PUMPS = , // 
		PM_PBUS_UTIL_RETRY_LOCAL_MASTER_PUMPS = , // 
		PM_PBUS_UTIL_PB_APM_RCMD_CNT = , // 
		PM_PBUS_UTIL_PB_APM_INTDATA_CNT = , // 
		PM_PBUS_UTIL_PB_APM_EXTDATSND_W_CNT = , // 
		PM_PBUS_UTIL_PB_APM_EXTDATRCV_W_CNT = , // 
		PM_PBUS_UTIL_PB_APM_EXTDATSND_LL_CNT = , // 
		PM_PBUS_UTIL_PB_APM_EXTDATRCV_LL_CNT = , // 
		PM_PBUS_UTIL_PB_APM_EXTDAT_W_LL_CNT = , // 
		PM_PBUS_UTIL_PB_APM_EXTDAT_LL_W_CNT = , // 
		PM_MMU_G_MMCHIT = , // 
		PM_MMU_G_MMCMIS = , // 
		PM_MMU_G_MMATHIT = , // 
		PM_MMU_G_MMATMIS = , // 
		PM_CAU_CYCLES_WAITING_ON_A_CREDIT = , // 
		
	};
};