DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@fetch_@stage\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@fetch_@stage\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@fetch_@stage"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\Fetch_Stage"
)
(vvPair
variable "date"
value "02/15/2012"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "Fetch_Stage"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CJ"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "SAYEH_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/SAYEH_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/SAYEH_lib/ps"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "Fetch_Stage"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@fetch_@stage\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Christopher\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\Fetch_Stage\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "SAYEH"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_10.0b\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2011a.61\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "20:04:11"
)
(vvPair
variable "unit"
value "Fetch_Stage"
)
(vvPair
variable "user"
value "Christopher"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-2000,7625,-500,8375"
)
(Line
uid 12,0
sl 0
ro 270
xt "-500,8000,0,8000"
pts [
"-500,8000"
"0,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "-5100,7500,-3000,8500"
st "clock"
ju 2
blo "-3000,8300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_logic"
o 3
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,36000,2800"
st "clock         : std_logic
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-2000,11625,-500,12375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-500,12000,0,12000"
pts [
"-500,12000"
"0,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "-9100,11500,-3000,12500"
st "data_from_mem"
ju 2
blo "-3000,12300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "data_from_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,46500,3600"
st "data_from_mem : std_logic_vector(15 DOWNTO 0)
"
)
)
*5 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "60500,7625,62000,8375"
)
(Line
uid 40,0
sl 0
ro 270
xt "60000,8000,60500,8000"
pts [
"60000,8000"
"60500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "63000,7500,64600,8500"
st "inst"
blo "63000,8300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,46500,8400"
st "inst          : std_logic_vector(15 DOWNTO 0)
"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "-2000,15625,-500,16375"
)
(Line
uid 54,0
sl 0
ro 270
xt "-500,16000,0,16000"
pts [
"-500,16000"
"0,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "-5000,15500,-3000,16500"
st "jump"
ju 2
blo "-3000,16300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "jump"
t "std_logic"
o 6
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,36000,4400"
st "jump          : std_logic
"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-2000,19625,-500,20375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-500,20000,0,20000"
pts [
"-500,20000"
"0,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "arial,8,0"
)
xt "-6900,19500,-3000,20500"
st "jump_addr"
ju 2
blo "-3000,20300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "jump_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,46500,5200"
st "jump_addr     : std_logic_vector(15 DOWNTO 0)
"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "60500,11625,62000,12375"
)
(Line
uid 82,0
sl 0
ro 270
xt "60000,12000,60500,12000"
pts [
"60000,12000"
"60500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "63000,11500,66900,12500"
st "mem_addr"
blo "63000,12300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,46500,9200"
st "mem_addr      : std_logic_vector(15 DOWNTO 0)
"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "-2000,23625,-500,24375"
)
(Line
uid 96,0
sl 0
ro 270
xt "-500,24000,0,24000"
pts [
"-500,24000"
"0,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "arial,8,0"
)
xt "-7100,23500,-3000,24500"
st "mem_delay"
ju 2
blo "-3000,24300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "mem_delay"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,36000,6000"
st "mem_delay     : std_logic
"
)
)
*15 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "60500,15625,62000,16375"
)
(Line
uid 110,0
sl 0
ro 270
xt "60000,16000,60500,16000"
pts [
"60000,16000"
"60500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "63000,15500,65100,16500"
st "pcval"
blo "63000,16300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "pcval"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,46500,10000"
st "pcval         : std_logic_vector(15 DOWNTO 0)
"
)
)
*17 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "-2000,27625,-500,28375"
)
(Line
uid 124,0
sl 0
ro 270
xt "-500,28000,0,28000"
pts [
"-500,28000"
"0,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "-5100,27500,-3000,28500"
st "reset"
ju 2
blo "-3000,28300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "reset"
t "std_logic"
o 5
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,36000,6800"
st "reset         : std_logic
"
)
)
*19 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "-2000,31625,-500,32375"
)
(Line
uid 138,0
sl 0
ro 270
xt "-500,32000,0,32000"
pts [
"-500,32000"
"0,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
font "arial,8,0"
)
xt "-4800,31500,-3000,32500"
st "stall"
ju 2
blo "-3000,32300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
decl (Decl
n "stall"
t "std_logic"
o 4
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,36000,7600"
st "stall         : std_logic
"
)
)
*21 (Grouping
uid 169,0
optionalChildren [
*22 (CommentText
uid 171,0
shape (Rectangle
uid 172,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,50000,38000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 173,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,50000,32600,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 174,0
shape (Rectangle
uid 175,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "38000,46000,42000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 176,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "38200,46000,41200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 177,0
shape (Rectangle
uid 178,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,48000,38000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 179,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,48000,31200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*25 (CommentText
uid 180,0
shape (Rectangle
uid 181,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,48000,21000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 182,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "17200,48000,19300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*26 (CommentText
uid 183,0
shape (Rectangle
uid 184,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "38000,47000,58000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 185,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "38200,47200,47400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 186,0
shape (Rectangle
uid 187,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "42000,46000,58000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 188,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "42200,46000,45200,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 189,0
shape (Rectangle
uid 190,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,46000,38000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 191,0
va (VaSet
fg "32768,0,0"
)
xt "24150,46500,30850,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 192,0
shape (Rectangle
uid 193,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,49000,21000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 194,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "17200,49000,19300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 195,0
shape (Rectangle
uid 196,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,50000,21000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 197,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "17200,50000,19900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 198,0
shape (Rectangle
uid 199,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,49000,38000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 200,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,49000,30200,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 170,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "17000,46000,58000,51000"
)
oxt "14000,66000,55000,71000"
)
*32 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "0,8000,10000,8000"
pts [
"0,8000"
"10000,8000"
]
)
start &1
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,7000,4100,8000"
st "clock"
blo "2000,7800"
tm "WireNameMgr"
)
)
on &2
)
*33 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,12000,10000,12000"
pts [
"0,12000"
"10000,12000"
]
)
start &3
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,11000,11100,12000"
st "data_from_mem : (15:0)"
blo "2000,11800"
tm "WireNameMgr"
)
)
on &4
)
*34 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,8000,60000,8000"
pts [
"60000,8000"
"50000,8000"
]
)
start &5
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,7000,63600,8000"
st "inst : (15:0)"
blo "59000,7800"
tm "WireNameMgr"
)
)
on &6
)
*35 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "0,16000,10000,16000"
pts [
"0,16000"
"10000,16000"
]
)
start &7
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,15000,4000,16000"
st "jump"
blo "2000,15800"
tm "WireNameMgr"
)
)
on &8
)
*36 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,20000,10000,20000"
pts [
"0,20000"
"10000,20000"
]
)
start &9
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,19000,8900,20000"
st "jump_addr : (15:0)"
blo "2000,19800"
tm "WireNameMgr"
)
)
on &10
)
*37 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,12000,60000,12000"
pts [
"60000,12000"
"50000,12000"
]
)
start &11
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,11000,65900,12000"
st "mem_addr : (15:0)"
blo "59000,11800"
tm "WireNameMgr"
)
)
on &12
)
*38 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "0,24000,10000,24000"
pts [
"0,24000"
"10000,24000"
]
)
start &13
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,23000,6100,24000"
st "mem_delay"
blo "2000,23800"
tm "WireNameMgr"
)
)
on &14
)
*39 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,16000,60000,16000"
pts [
"60000,16000"
"50000,16000"
]
)
start &15
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,15000,64100,16000"
st "pcval : (15:0)"
blo "59000,15800"
tm "WireNameMgr"
)
)
on &16
)
*40 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "0,28000,10000,28000"
pts [
"0,28000"
"10000,28000"
]
)
start &17
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,27000,4100,28000"
st "reset"
blo "2000,27800"
tm "WireNameMgr"
)
)
on &18
)
*41 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "0,32000,10000,32000"
pts [
"0,32000"
"10000,32000"
]
)
start &19
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,31000,3800,32000"
st "stall"
blo "2000,31800"
tm "WireNameMgr"
)
)
on &20
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *42 (PackageList
uid 201,0
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 202,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*44 (MLText
uid 203,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 204,0
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 205,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*46 (Text
uid 206,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*47 (MLText
uid 207,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*48 (Text
uid 208,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*49 (MLText
uid 209,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*50 (Text
uid 210,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*51 (MLText
uid 211,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "-9100,0,66900,51000"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 211,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*53 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*54 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*56 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*57 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*59 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*60 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*62 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*63 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*65 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*66 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*68 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*70 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*72 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,10000,27100,11000"
st "Diagram Signals:"
blo "20000,10800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 10,0
usingSuid 1
emptyRow *73 (LEmptyRow
)
optionalChildren [
*74 (RefLabelRowHdr
)
*75 (TitleRowHdr
)
*76 (FilterRowHdr
)
*77 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*78 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*79 (GroupColHdr
tm "GroupColHdrMgr"
)
*80 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*81 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*82 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*83 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*84 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*85 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*86 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_from_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
)
uid 149,0
)
*87 (LeafLogPort
port (LogicalPort
decl (Decl
n "jump_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 5,0
)
)
uid 151,0
)
*88 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 3
suid 1,0
)
)
uid 153,0
)
*89 (LeafLogPort
port (LogicalPort
decl (Decl
n "stall"
t "std_logic"
o 4
suid 10,0
)
)
uid 155,0
)
*90 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 5
suid 9,0
)
)
uid 157,0
)
*91 (LeafLogPort
port (LogicalPort
decl (Decl
n "jump"
t "std_logic"
o 6
suid 4,0
)
)
uid 159,0
)
*92 (LeafLogPort
port (LogicalPort
decl (Decl
n "mem_delay"
t "std_logic"
o 7
suid 7,0
)
)
uid 161,0
)
*93 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 6,0
)
)
uid 163,0
)
*94 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 3,0
)
)
uid 165,0
)
*95 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pcval"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 8,0
)
)
uid 167,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*96 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *97 (MRCItem
litem &73
pos 3
dimension 20
)
optionalChildren [
*98 (MRCItem
litem &74
pos 0
dimension 20
)
*99 (MRCItem
litem &75
pos 1
dimension 23
)
*100 (MRCItem
litem &76
pos 2
hidden 1
dimension 20
)
*101 (MRCItem
litem &86
pos 0
dimension 20
uid 150,0
)
*102 (MRCItem
litem &87
pos 1
dimension 20
uid 152,0
)
*103 (MRCItem
litem &88
pos 2
dimension 20
uid 154,0
)
*104 (MRCItem
litem &89
pos 3
dimension 20
uid 156,0
)
*105 (MRCItem
litem &90
pos 4
dimension 20
uid 158,0
)
*106 (MRCItem
litem &91
pos 5
dimension 20
uid 160,0
)
*107 (MRCItem
litem &92
pos 6
dimension 20
uid 162,0
)
*108 (MRCItem
litem &93
pos 7
dimension 20
uid 164,0
)
*109 (MRCItem
litem &94
pos 8
dimension 20
uid 166,0
)
*110 (MRCItem
litem &95
pos 9
dimension 20
uid 168,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
optionalChildren [
*111 (MRCItem
litem &77
pos 0
dimension 20
)
*112 (MRCItem
litem &79
pos 1
dimension 50
)
*113 (MRCItem
litem &80
pos 2
dimension 100
)
*114 (MRCItem
litem &81
pos 3
dimension 50
)
*115 (MRCItem
litem &82
pos 4
dimension 100
)
*116 (MRCItem
litem &83
pos 5
dimension 100
)
*117 (MRCItem
litem &84
pos 6
dimension 50
)
*118 (MRCItem
litem &85
pos 7
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *119 (LEmptyRow
)
optionalChildren [
*120 (RefLabelRowHdr
)
*121 (TitleRowHdr
)
*122 (FilterRowHdr
)
*123 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*124 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*125 (GroupColHdr
tm "GroupColHdrMgr"
)
*126 (NameColHdr
tm "GenericNameColHdrMgr"
)
*127 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*128 (InitColHdr
tm "GenericValueColHdrMgr"
)
*129 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*130 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*131 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *132 (MRCItem
litem &119
pos 3
dimension 20
)
optionalChildren [
*133 (MRCItem
litem &120
pos 0
dimension 20
)
*134 (MRCItem
litem &121
pos 1
dimension 23
)
*135 (MRCItem
litem &122
pos 2
hidden 1
dimension 20
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
optionalChildren [
*136 (MRCItem
litem &123
pos 0
dimension 20
)
*137 (MRCItem
litem &125
pos 1
dimension 50
)
*138 (MRCItem
litem &126
pos 2
dimension 100
)
*139 (MRCItem
litem &127
pos 3
dimension 100
)
*140 (MRCItem
litem &128
pos 4
dimension 50
)
*141 (MRCItem
litem &129
pos 5
dimension 50
)
*142 (MRCItem
litem &130
pos 6
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
