INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_xlslice_1_0/sim/rx_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_xlslice_1_1/sim/rx_xlslice_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_xlslice_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_sim_clk_gen_0_0/sim/rx_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_xlslice_1_2/sim/rx_xlslice_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_xlslice_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/sim/rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_xlslice_0_1/sim/rx_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.srcs/sources_1/imports/hdl/rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
