INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/EE26/project1/4_bit_ripple_carry_adder/4_bit_ripple_carry_adder.srcs/sources_1/new/4_bit_ripple_carry_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_bit_ripple_carry_adder
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/EE26/project1/4_bit_ripple_carry_adder/4_bit_ripple_carry_adder.srcs/sources_1/new/4_bit_subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_bit_subtractor
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/EE26/project1/4_bit_ripple_carry_adder/4_bit_ripple_carry_adder.srcs/sources_1/new/4_bit_subtractor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_bit_subtractor_tb
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/EE26/project1/4_bit_ripple_carry_adder/4_bit_ripple_carry_adder.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/EE26/project1/4_bit_ripple_carry_adder/4_bit_ripple_carry_adder.srcs/sources_1/new/adder_subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_subtractor
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/EE26/project1/4_bit_ripple_carry_adder/4_bit_ripple_carry_adder.srcs/sim_1/new/4_bit_ripple_carry_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_bit_ripple_carry_adder_tb
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/EE26/project1/4_bit_ripple_carry_adder/4_bit_ripple_carry_adder.srcs/sim_1/new/mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_tb
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/EE26/project1/4_bit_ripple_carry_adder/4_bit_ripple_carry_adder.srcs/sim_1/new/adder_subtractor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_subtractor_tb
