
PCB_MOTOR_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003560  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000288c  08003724  08003724  00004724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fb0  08005fb0  00007088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005fb0  08005fb0  00006fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fb8  08005fb8  00007088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fb8  08005fb8  00006fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005fbc  08005fbc  00006fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08005fc0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000099f0  20000088  08006048  00007088  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20009a78  08006048  00007a78  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b641  00000000  00000000  000070b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021ef  00000000  00000000  000126f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a20  00000000  00000000  000148e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007a7  00000000  00000000  00015308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002257a  00000000  00000000  00015aaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e146  00000000  00000000  00038029  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd472  00000000  00000000  0004616f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001135e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002dcc  00000000  00000000  00113624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001163f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000088 	.word	0x20000088
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800370c 	.word	0x0800370c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000008c 	.word	0x2000008c
 8000200:	0800370c 	.word	0x0800370c

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b08a      	sub	sp, #40	@ 0x28
 8000534:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000536:	f107 0314 	add.w	r3, r7, #20
 800053a:	2200      	movs	r2, #0
 800053c:	601a      	str	r2, [r3, #0]
 800053e:	605a      	str	r2, [r3, #4]
 8000540:	609a      	str	r2, [r3, #8]
 8000542:	60da      	str	r2, [r3, #12]
 8000544:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000546:	2300      	movs	r3, #0
 8000548:	613b      	str	r3, [r7, #16]
 800054a:	4b37      	ldr	r3, [pc, #220]	@ (8000628 <MX_GPIO_Init+0xf8>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800054e:	4a36      	ldr	r2, [pc, #216]	@ (8000628 <MX_GPIO_Init+0xf8>)
 8000550:	f043 0304 	orr.w	r3, r3, #4
 8000554:	6313      	str	r3, [r2, #48]	@ 0x30
 8000556:	4b34      	ldr	r3, [pc, #208]	@ (8000628 <MX_GPIO_Init+0xf8>)
 8000558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800055a:	f003 0304 	and.w	r3, r3, #4
 800055e:	613b      	str	r3, [r7, #16]
 8000560:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000562:	2300      	movs	r3, #0
 8000564:	60fb      	str	r3, [r7, #12]
 8000566:	4b30      	ldr	r3, [pc, #192]	@ (8000628 <MX_GPIO_Init+0xf8>)
 8000568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056a:	4a2f      	ldr	r2, [pc, #188]	@ (8000628 <MX_GPIO_Init+0xf8>)
 800056c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000570:	6313      	str	r3, [r2, #48]	@ 0x30
 8000572:	4b2d      	ldr	r3, [pc, #180]	@ (8000628 <MX_GPIO_Init+0xf8>)
 8000574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800057a:	60fb      	str	r3, [r7, #12]
 800057c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800057e:	2300      	movs	r3, #0
 8000580:	60bb      	str	r3, [r7, #8]
 8000582:	4b29      	ldr	r3, [pc, #164]	@ (8000628 <MX_GPIO_Init+0xf8>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000586:	4a28      	ldr	r2, [pc, #160]	@ (8000628 <MX_GPIO_Init+0xf8>)
 8000588:	f043 0301 	orr.w	r3, r3, #1
 800058c:	6313      	str	r3, [r2, #48]	@ 0x30
 800058e:	4b26      	ldr	r3, [pc, #152]	@ (8000628 <MX_GPIO_Init+0xf8>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000592:	f003 0301 	and.w	r3, r3, #1
 8000596:	60bb      	str	r3, [r7, #8]
 8000598:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800059a:	2300      	movs	r3, #0
 800059c:	607b      	str	r3, [r7, #4]
 800059e:	4b22      	ldr	r3, [pc, #136]	@ (8000628 <MX_GPIO_Init+0xf8>)
 80005a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a2:	4a21      	ldr	r2, [pc, #132]	@ (8000628 <MX_GPIO_Init+0xf8>)
 80005a4:	f043 0302 	orr.w	r3, r3, #2
 80005a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000628 <MX_GPIO_Init+0xf8>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ae:	f003 0302 	and.w	r3, r3, #2
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2111      	movs	r1, #17
 80005ba:	481c      	ldr	r0, [pc, #112]	@ (800062c <MX_GPIO_Init+0xfc>)
 80005bc:	f001 f88a 	bl	80016d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	2120      	movs	r1, #32
 80005c4:	481a      	ldr	r0, [pc, #104]	@ (8000630 <MX_GPIO_Init+0x100>)
 80005c6:	f001 f885 	bl	80016d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005d0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80005d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005da:	f107 0314 	add.w	r3, r7, #20
 80005de:	4619      	mov	r1, r3
 80005e0:	4812      	ldr	r0, [pc, #72]	@ (800062c <MX_GPIO_Init+0xfc>)
 80005e2:	f000 fee3 	bl	80013ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 80005e6:	2311      	movs	r3, #17
 80005e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ea:	2301      	movs	r3, #1
 80005ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ee:	2300      	movs	r3, #0
 80005f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f2:	2300      	movs	r3, #0
 80005f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005f6:	f107 0314 	add.w	r3, r7, #20
 80005fa:	4619      	mov	r1, r3
 80005fc:	480b      	ldr	r0, [pc, #44]	@ (800062c <MX_GPIO_Init+0xfc>)
 80005fe:	f000 fed5 	bl	80013ac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000602:	2320      	movs	r3, #32
 8000604:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000606:	2301      	movs	r3, #1
 8000608:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060a:	2300      	movs	r3, #0
 800060c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060e:	2300      	movs	r3, #0
 8000610:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	4619      	mov	r1, r3
 8000618:	4805      	ldr	r0, [pc, #20]	@ (8000630 <MX_GPIO_Init+0x100>)
 800061a:	f000 fec7 	bl	80013ac <HAL_GPIO_Init>

}
 800061e:	bf00      	nop
 8000620:	3728      	adds	r7, #40	@ 0x28
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	40023800 	.word	0x40023800
 800062c:	40020800 	.word	0x40020800
 8000630:	40020000 	.word	0x40020000

08000634 <char_ptr_ret>:
#include "j_fonts.h"


static uint16_t* ret_arr;

const uint16_t* char_ptr_ret(char item, uint8_t font_size) {
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	460a      	mov	r2, r1
 800063e:	71fb      	strb	r3, [r7, #7]
 8000640:	4613      	mov	r3, r2
 8000642:	71bb      	strb	r3, [r7, #6]
    if(item < 32 || font_size >= 4 || j_fonts[font_size] == NULL) {
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	2b1f      	cmp	r3, #31
 8000648:	d908      	bls.n	800065c <char_ptr_ret+0x28>
 800064a:	79bb      	ldrb	r3, [r7, #6]
 800064c:	2b03      	cmp	r3, #3
 800064e:	d805      	bhi.n	800065c <char_ptr_ret+0x28>
 8000650:	79bb      	ldrb	r3, [r7, #6]
 8000652:	4a0d      	ldr	r2, [pc, #52]	@ (8000688 <char_ptr_ret+0x54>)
 8000654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d101      	bne.n	8000660 <char_ptr_ret+0x2c>
        return NULL;
 800065c:	2300      	movs	r3, #0
 800065e:	e00d      	b.n	800067c <char_ptr_ret+0x48>
    }
    return j_fonts[font_size] + (item - 32)*j_fonts_height[font_size];
 8000660:	79bb      	ldrb	r3, [r7, #6]
 8000662:	4a09      	ldr	r2, [pc, #36]	@ (8000688 <char_ptr_ret+0x54>)
 8000664:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	3b20      	subs	r3, #32
 800066c:	79b9      	ldrb	r1, [r7, #6]
 800066e:	4807      	ldr	r0, [pc, #28]	@ (800068c <char_ptr_ret+0x58>)
 8000670:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8000674:	fb01 f303 	mul.w	r3, r1, r3
 8000678:	005b      	lsls	r3, r3, #1
 800067a:	4413      	add	r3, r2
}
 800067c:	4618      	mov	r0, r3
 800067e:	370c      	adds	r7, #12
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	20000000 	.word	0x20000000
 800068c:	08003754 	.word	0x08003754

08000690 <set_bounds>:
 */
#include "j_st7789.h"
static uint8_t col_arr[J_BUF_SIZE];


void set_bounds(uint8_t xlo, uint8_t xhi, uint8_t ylo, uint8_t yhi) {
 8000690:	b590      	push	{r4, r7, lr}
 8000692:	b085      	sub	sp, #20
 8000694:	af00      	add	r7, sp, #0
 8000696:	4604      	mov	r4, r0
 8000698:	4608      	mov	r0, r1
 800069a:	4611      	mov	r1, r2
 800069c:	461a      	mov	r2, r3
 800069e:	4623      	mov	r3, r4
 80006a0:	71fb      	strb	r3, [r7, #7]
 80006a2:	4603      	mov	r3, r0
 80006a4:	71bb      	strb	r3, [r7, #6]
 80006a6:	460b      	mov	r3, r1
 80006a8:	717b      	strb	r3, [r7, #5]
 80006aa:	4613      	mov	r3, r2
 80006ac:	713b      	strb	r3, [r7, #4]
    if(j_flag_set_bounds) {
 80006ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000720 <set_bounds+0x90>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d00b      	beq.n	80006ce <set_bounds+0x3e>
        j_bounds[0] = xlo;
 80006b6:	4a1b      	ldr	r2, [pc, #108]	@ (8000724 <set_bounds+0x94>)
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	7013      	strb	r3, [r2, #0]
        j_bounds[1] = xhi;
 80006bc:	4a19      	ldr	r2, [pc, #100]	@ (8000724 <set_bounds+0x94>)
 80006be:	79bb      	ldrb	r3, [r7, #6]
 80006c0:	7053      	strb	r3, [r2, #1]
        j_bounds[2] = ylo;
 80006c2:	4a18      	ldr	r2, [pc, #96]	@ (8000724 <set_bounds+0x94>)
 80006c4:	797b      	ldrb	r3, [r7, #5]
 80006c6:	7093      	strb	r3, [r2, #2]
        j_bounds[3] = yhi;
 80006c8:	4a16      	ldr	r2, [pc, #88]	@ (8000724 <set_bounds+0x94>)
 80006ca:	793b      	ldrb	r3, [r7, #4]
 80006cc:	70d3      	strb	r3, [r2, #3]
    }
    uint8_t bounds_x[] = {0,xlo,0,xhi};
 80006ce:	2300      	movs	r3, #0
 80006d0:	733b      	strb	r3, [r7, #12]
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	737b      	strb	r3, [r7, #13]
 80006d6:	2300      	movs	r3, #0
 80006d8:	73bb      	strb	r3, [r7, #14]
 80006da:	79bb      	ldrb	r3, [r7, #6]
 80006dc:	73fb      	strb	r3, [r7, #15]
    uint8_t bounds_y[] = {0,ylo,0,yhi};
 80006de:	2300      	movs	r3, #0
 80006e0:	723b      	strb	r3, [r7, #8]
 80006e2:	797b      	ldrb	r3, [r7, #5]
 80006e4:	727b      	strb	r3, [r7, #9]
 80006e6:	2300      	movs	r3, #0
 80006e8:	72bb      	strb	r3, [r7, #10]
 80006ea:	793b      	ldrb	r3, [r7, #4]
 80006ec:	72fb      	strb	r3, [r7, #11]
    write_cmd(CMD_CASET);
 80006ee:	202a      	movs	r0, #42	@ 0x2a
 80006f0:	f000 f81a 	bl	8000728 <write_cmd>
    write_u8(bounds_x,4);
 80006f4:	f107 030c 	add.w	r3, r7, #12
 80006f8:	2104      	movs	r1, #4
 80006fa:	4618      	mov	r0, r3
 80006fc:	f000 f82c 	bl	8000758 <write_u8>
    write_cmd(CMD_RASET);
 8000700:	202b      	movs	r0, #43	@ 0x2b
 8000702:	f000 f811 	bl	8000728 <write_cmd>
    write_u8(bounds_y,4);
 8000706:	f107 0308 	add.w	r3, r7, #8
 800070a:	2104      	movs	r1, #4
 800070c:	4618      	mov	r0, r3
 800070e:	f000 f823 	bl	8000758 <write_u8>
    write_cmd(CMD_RAMWR);
 8000712:	202c      	movs	r0, #44	@ 0x2c
 8000714:	f000 f808 	bl	8000728 <write_cmd>
}
 8000718:	bf00      	nop
 800071a:	3714      	adds	r7, #20
 800071c:	46bd      	mov	sp, r7
 800071e:	bd90      	pop	{r4, r7, pc}
 8000720:	20000014 	.word	0x20000014
 8000724:	20000010 	.word	0x20000010

08000728 <write_cmd>:

void write_cmd(uint8_t CMD) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(J_CFG_DC_PORT,J_CFG_DC_PIN,0);
 8000732:	2200      	movs	r2, #0
 8000734:	2101      	movs	r1, #1
 8000736:	4806      	ldr	r0, [pc, #24]	@ (8000750 <write_cmd+0x28>)
 8000738:	f000 ffcc 	bl	80016d4 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&J_CFG_SPI_OBJ,&CMD,1,100);
 800073c:	1df9      	adds	r1, r7, #7
 800073e:	2364      	movs	r3, #100	@ 0x64
 8000740:	2201      	movs	r2, #1
 8000742:	4804      	ldr	r0, [pc, #16]	@ (8000754 <write_cmd+0x2c>)
 8000744:	f001 fe51 	bl	80023ea <HAL_SPI_Transmit>

}
 8000748:	bf00      	nop
 800074a:	3708      	adds	r7, #8
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	40020800 	.word	0x40020800
 8000754:	20009884 	.word	0x20009884

08000758 <write_u8>:
void write_u8(uint8_t* dat, size_t len) {
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(J_CFG_DC_PORT,J_CFG_DC_PIN,1);
 8000762:	2201      	movs	r2, #1
 8000764:	2101      	movs	r1, #1
 8000766:	4807      	ldr	r0, [pc, #28]	@ (8000784 <write_u8+0x2c>)
 8000768:	f000 ffb4 	bl	80016d4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&J_CFG_SPI_OBJ,dat,len,100);
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	b29a      	uxth	r2, r3
 8000770:	2364      	movs	r3, #100	@ 0x64
 8000772:	6879      	ldr	r1, [r7, #4]
 8000774:	4804      	ldr	r0, [pc, #16]	@ (8000788 <write_u8+0x30>)
 8000776:	f001 fe38 	bl	80023ea <HAL_SPI_Transmit>
    
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40020800 	.word	0x40020800
 8000788:	20009884 	.word	0x20009884

0800078c <write_s8>:
void write_s8(uint8_t dat) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(J_CFG_DC_PORT,J_CFG_DC_PIN,1);
 8000796:	2201      	movs	r2, #1
 8000798:	2101      	movs	r1, #1
 800079a:	4806      	ldr	r0, [pc, #24]	@ (80007b4 <write_s8+0x28>)
 800079c:	f000 ff9a 	bl	80016d4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&J_CFG_SPI_OBJ,&dat,1,100);
 80007a0:	1df9      	adds	r1, r7, #7
 80007a2:	2364      	movs	r3, #100	@ 0x64
 80007a4:	2201      	movs	r2, #1
 80007a6:	4804      	ldr	r0, [pc, #16]	@ (80007b8 <write_s8+0x2c>)
 80007a8:	f001 fe1f 	bl	80023ea <HAL_SPI_Transmit>
    
}
 80007ac:	bf00      	nop
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	40020800 	.word	0x40020800
 80007b8:	20009884 	.word	0x20009884

080007bc <init_lcd>:

void init_lcd() {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(J_CFG_RES_PORT,J_CFG_RES_PIN,0);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2110      	movs	r1, #16
 80007c6:	4821      	ldr	r0, [pc, #132]	@ (800084c <init_lcd+0x90>)
 80007c8:	f000 ff84 	bl	80016d4 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80007cc:	2032      	movs	r0, #50	@ 0x32
 80007ce:	f000 fce3 	bl	8001198 <HAL_Delay>
    HAL_GPIO_WritePin(J_CFG_RES_PORT,J_CFG_RES_PIN,1);
 80007d2:	2201      	movs	r2, #1
 80007d4:	2110      	movs	r1, #16
 80007d6:	481d      	ldr	r0, [pc, #116]	@ (800084c <init_lcd+0x90>)
 80007d8:	f000 ff7c 	bl	80016d4 <HAL_GPIO_WritePin>
    HAL_Delay(0);
 80007dc:	2000      	movs	r0, #0
 80007de:	f000 fcdb 	bl	8001198 <HAL_Delay>
    write_cmd(CMD_SWFRES);
 80007e2:	2001      	movs	r0, #1
 80007e4:	f7ff ffa0 	bl	8000728 <write_cmd>
    HAL_Delay(150);
 80007e8:	2096      	movs	r0, #150	@ 0x96
 80007ea:	f000 fcd5 	bl	8001198 <HAL_Delay>

    write_cmd(CMD_SLPOUT);
 80007ee:	2011      	movs	r0, #17
 80007f0:	f7ff ff9a 	bl	8000728 <write_cmd>
    HAL_Delay(120);
 80007f4:	2078      	movs	r0, #120	@ 0x78
 80007f6:	f000 fccf 	bl	8001198 <HAL_Delay>
    write_cmd(CMD_COLMOD);
 80007fa:	203a      	movs	r0, #58	@ 0x3a
 80007fc:	f7ff ff94 	bl	8000728 <write_cmd>
    write_s8(0x55);
 8000800:	2055      	movs	r0, #85	@ 0x55
 8000802:	f7ff ffc3 	bl	800078c <write_s8>

    write_cmd(CMD_NORON);
 8000806:	2013      	movs	r0, #19
 8000808:	f7ff ff8e 	bl	8000728 <write_cmd>
    write_cmd(CMD_DISPON);
 800080c:	2029      	movs	r0, #41	@ 0x29
 800080e:	f7ff ff8b 	bl	8000728 <write_cmd>
    write_cmd(CMD_INVON);
 8000812:	2021      	movs	r0, #33	@ 0x21
 8000814:	f7ff ff88 	bl	8000728 <write_cmd>
    uint8_t bounds[] = {0,0,0,0xEF};
 8000818:	f04f 436f 	mov.w	r3, #4009754624	@ 0xef000000
 800081c:	607b      	str	r3, [r7, #4]
    write_cmd(CMD_CASET);
 800081e:	202a      	movs	r0, #42	@ 0x2a
 8000820:	f7ff ff82 	bl	8000728 <write_cmd>
    write_u8(bounds,4);
 8000824:	1d3b      	adds	r3, r7, #4
 8000826:	2104      	movs	r1, #4
 8000828:	4618      	mov	r0, r3
 800082a:	f7ff ff95 	bl	8000758 <write_u8>
    write_cmd(CMD_RASET);
 800082e:	202b      	movs	r0, #43	@ 0x2b
 8000830:	f7ff ff7a 	bl	8000728 <write_cmd>
    write_u8(bounds,4);
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	2104      	movs	r1, #4
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff ff8d 	bl	8000758 <write_u8>
    write_cmd(CMD_RAMWR);
 800083e:	202c      	movs	r0, #44	@ 0x2c
 8000840:	f7ff ff72 	bl	8000728 <write_cmd>
}
 8000844:	bf00      	nop
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40020800 	.word	0x40020800

08000850 <fill_area>:

void fill_area(uint16_t color) {
 8000850:	b580      	push	{r7, lr}
 8000852:	b086      	sub	sp, #24
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	80fb      	strh	r3, [r7, #6]
    uint8_t lval = color;
 800085a:	88fb      	ldrh	r3, [r7, #6]
 800085c:	73fb      	strb	r3, [r7, #15]
    uint8_t hval = color >> 8;
 800085e:	88fb      	ldrh	r3, [r7, #6]
 8000860:	0a1b      	lsrs	r3, r3, #8
 8000862:	b29b      	uxth	r3, r3
 8000864:	73bb      	strb	r3, [r7, #14]
    j_master_control.bgcol = color;
 8000866:	4a15      	ldr	r2, [pc, #84]	@ (80008bc <fill_area+0x6c>)
 8000868:	88fb      	ldrh	r3, [r7, #6]
 800086a:	8013      	strh	r3, [r2, #0]
    for(int i = 0; i < J_BUF_SIZE; i+= 2) {
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]
 8000870:	e00c      	b.n	800088c <fill_area+0x3c>
        col_arr[i] = hval;
 8000872:	4a13      	ldr	r2, [pc, #76]	@ (80008c0 <fill_area+0x70>)
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	4413      	add	r3, r2
 8000878:	7bba      	ldrb	r2, [r7, #14]
 800087a:	701a      	strb	r2, [r3, #0]
        col_arr[i+1] = lval;
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	3301      	adds	r3, #1
 8000880:	490f      	ldr	r1, [pc, #60]	@ (80008c0 <fill_area+0x70>)
 8000882:	7bfa      	ldrb	r2, [r7, #15]
 8000884:	54ca      	strb	r2, [r1, r3]
    for(int i = 0; i < J_BUF_SIZE; i+= 2) {
 8000886:	697b      	ldr	r3, [r7, #20]
 8000888:	3302      	adds	r3, #2
 800088a:	617b      	str	r3, [r7, #20]
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000892:	dbee      	blt.n	8000872 <fill_area+0x22>
    }
    for(int i = 0; i < J_DIV; i++) {
 8000894:	2300      	movs	r3, #0
 8000896:	613b      	str	r3, [r7, #16]
 8000898:	e007      	b.n	80008aa <fill_area+0x5a>
        write_u8(col_arr,J_BUF_SIZE);
 800089a:	f44f 4116 	mov.w	r1, #38400	@ 0x9600
 800089e:	4808      	ldr	r0, [pc, #32]	@ (80008c0 <fill_area+0x70>)
 80008a0:	f7ff ff5a 	bl	8000758 <write_u8>
    for(int i = 0; i < J_DIV; i++) {
 80008a4:	693b      	ldr	r3, [r7, #16]
 80008a6:	3301      	adds	r3, #1
 80008a8:	613b      	str	r3, [r7, #16]
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	2b02      	cmp	r3, #2
 80008ae:	ddf4      	ble.n	800089a <fill_area+0x4a>
    }
}
 80008b0:	bf00      	nop
 80008b2:	bf00      	nop
 80008b4:	3718      	adds	r7, #24
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	20000018 	.word	0x20000018
 80008c0:	20000284 	.word	0x20000284

080008c4 <fill_text>:


void fill_text(uint8_t x, uint8_t y, char* str, uint8_t font_size, j_color color) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	603a      	str	r2, [r7, #0]
 80008cc:	461a      	mov	r2, r3
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
 80008d2:	460b      	mov	r3, r1
 80008d4:	71bb      	strb	r3, [r7, #6]
 80008d6:	4613      	mov	r3, r2
 80008d8:	717b      	strb	r3, [r7, #5]
    j_flag_set_bounds = 0;
 80008da:	4b27      	ldr	r3, [pc, #156]	@ (8000978 <fill_text+0xb4>)
 80008dc:	2200      	movs	r2, #0
 80008de:	701a      	strb	r2, [r3, #0]
    int i = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60fb      	str	r3, [r7, #12]
    while(str[i] != 0 && i < J_MAX_PRINT_SIZE) {
 80008e4:	e02d      	b.n	8000942 <fill_text+0x7e>
        set_bounds(x,x+j_fonts_length[font_size]-1,y,y+j_fonts_height[font_size]-1);
 80008e6:	797b      	ldrb	r3, [r7, #5]
 80008e8:	4a24      	ldr	r2, [pc, #144]	@ (800097c <fill_text+0xb8>)
 80008ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008ee:	b2da      	uxtb	r2, r3
 80008f0:	79fb      	ldrb	r3, [r7, #7]
 80008f2:	4413      	add	r3, r2
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	3b01      	subs	r3, #1
 80008f8:	b2d9      	uxtb	r1, r3
 80008fa:	797b      	ldrb	r3, [r7, #5]
 80008fc:	4a20      	ldr	r2, [pc, #128]	@ (8000980 <fill_text+0xbc>)
 80008fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000902:	b2da      	uxtb	r2, r3
 8000904:	79bb      	ldrb	r3, [r7, #6]
 8000906:	4413      	add	r3, r2
 8000908:	b2db      	uxtb	r3, r3
 800090a:	3b01      	subs	r3, #1
 800090c:	b2db      	uxtb	r3, r3
 800090e:	79ba      	ldrb	r2, [r7, #6]
 8000910:	79f8      	ldrb	r0, [r7, #7]
 8000912:	f7ff febd 	bl	8000690 <set_bounds>
        draw_text(str[i],font_size,color);
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	683a      	ldr	r2, [r7, #0]
 800091a:	4413      	add	r3, r2
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	8b3a      	ldrh	r2, [r7, #24]
 8000920:	7979      	ldrb	r1, [r7, #5]
 8000922:	4618      	mov	r0, r3
 8000924:	f000 f830 	bl	8000988 <draw_text>
        x+= (j_fonts_length[font_size] + J_KERNING);
 8000928:	797b      	ldrb	r3, [r7, #5]
 800092a:	4a14      	ldr	r2, [pc, #80]	@ (800097c <fill_text+0xb8>)
 800092c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000930:	b2da      	uxtb	r2, r3
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	4413      	add	r3, r2
 8000936:	b2db      	uxtb	r3, r3
 8000938:	3303      	adds	r3, #3
 800093a:	71fb      	strb	r3, [r7, #7]
        i++;
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	3301      	adds	r3, #1
 8000940:	60fb      	str	r3, [r7, #12]
    while(str[i] != 0 && i < J_MAX_PRINT_SIZE) {
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	683a      	ldr	r2, [r7, #0]
 8000946:	4413      	add	r3, r2
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d002      	beq.n	8000954 <fill_text+0x90>
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	2b13      	cmp	r3, #19
 8000952:	ddc8      	ble.n	80008e6 <fill_text+0x22>

    }
    set_bounds(j_bounds[0],j_bounds[1],j_bounds[2],j_bounds[3]);
 8000954:	4b0b      	ldr	r3, [pc, #44]	@ (8000984 <fill_text+0xc0>)
 8000956:	7818      	ldrb	r0, [r3, #0]
 8000958:	4b0a      	ldr	r3, [pc, #40]	@ (8000984 <fill_text+0xc0>)
 800095a:	7859      	ldrb	r1, [r3, #1]
 800095c:	4b09      	ldr	r3, [pc, #36]	@ (8000984 <fill_text+0xc0>)
 800095e:	789a      	ldrb	r2, [r3, #2]
 8000960:	4b08      	ldr	r3, [pc, #32]	@ (8000984 <fill_text+0xc0>)
 8000962:	78db      	ldrb	r3, [r3, #3]
 8000964:	f7ff fe94 	bl	8000690 <set_bounds>
    j_flag_set_bounds = 1;
 8000968:	4b03      	ldr	r3, [pc, #12]	@ (8000978 <fill_text+0xb4>)
 800096a:	2201      	movs	r2, #1
 800096c:	701a      	strb	r2, [r3, #0]
}
 800096e:	bf00      	nop
 8000970:	3710      	adds	r7, #16
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000014 	.word	0x20000014
 800097c:	08005f88 	.word	0x08005f88
 8000980:	08005f78 	.word	0x08005f78
 8000984:	20000010 	.word	0x20000010

08000988 <draw_text>:

void draw_text(char ch, uint8_t font_size, j_color FILL_COL) {
 8000988:	b580      	push	{r7, lr}
 800098a:	b088      	sub	sp, #32
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	71fb      	strb	r3, [r7, #7]
 8000992:	460b      	mov	r3, r1
 8000994:	71bb      	strb	r3, [r7, #6]
 8000996:	4613      	mov	r3, r2
 8000998:	80bb      	strh	r3, [r7, #4]
    j_color BG_COL = j_master_control.bgcol;
 800099a:	4b2b      	ldr	r3, [pc, #172]	@ (8000a48 <draw_text+0xc0>)
 800099c:	881b      	ldrh	r3, [r3, #0]
 800099e:	82fb      	strh	r3, [r7, #22]
    uint16_t* char_ptr = char_ptr_ret(ch,font_size);
 80009a0:	79ba      	ldrb	r2, [r7, #6]
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	4611      	mov	r1, r2
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff fe44 	bl	8000634 <char_ptr_ret>
 80009ac:	6138      	str	r0, [r7, #16]


    for(int i = 0; i < j_fonts_height[font_size]; i++) {
 80009ae:	2300      	movs	r3, #0
 80009b0:	61fb      	str	r3, [r7, #28]
 80009b2:	e03c      	b.n	8000a2e <draw_text+0xa6>
        for(int j = 0; j < j_fonts_length[font_size]*2; j+= 2) {
 80009b4:	2300      	movs	r3, #0
 80009b6:	61bb      	str	r3, [r7, #24]
 80009b8:	e025      	b.n	8000a06 <draw_text+0x7e>
            j_color ret_color = ((char_ptr[i] << (j/2)) & 0x8000) == 0x8000 ? FILL_COL : BG_COL;
 80009ba:	69fb      	ldr	r3, [r7, #28]
 80009bc:	005b      	lsls	r3, r3, #1
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4413      	add	r3, r2
 80009c2:	881b      	ldrh	r3, [r3, #0]
 80009c4:	4619      	mov	r1, r3
 80009c6:	69bb      	ldr	r3, [r7, #24]
 80009c8:	0fda      	lsrs	r2, r3, #31
 80009ca:	4413      	add	r3, r2
 80009cc:	105b      	asrs	r3, r3, #1
 80009ce:	fa01 f303 	lsl.w	r3, r1, r3
 80009d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <draw_text+0x56>
 80009da:	88bb      	ldrh	r3, [r7, #4]
 80009dc:	e000      	b.n	80009e0 <draw_text+0x58>
 80009de:	8afb      	ldrh	r3, [r7, #22]
 80009e0:	81fb      	strh	r3, [r7, #14]
            j_fonts_buffer[j] = (uint8_t)(ret_color >> 8);
 80009e2:	89fb      	ldrh	r3, [r7, #14]
 80009e4:	0a1b      	lsrs	r3, r3, #8
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	b2d9      	uxtb	r1, r3
 80009ea:	4a18      	ldr	r2, [pc, #96]	@ (8000a4c <draw_text+0xc4>)
 80009ec:	69bb      	ldr	r3, [r7, #24]
 80009ee:	4413      	add	r3, r2
 80009f0:	460a      	mov	r2, r1
 80009f2:	701a      	strb	r2, [r3, #0]
            j_fonts_buffer[j+1] = (uint8_t)(ret_color);
 80009f4:	69bb      	ldr	r3, [r7, #24]
 80009f6:	3301      	adds	r3, #1
 80009f8:	89fa      	ldrh	r2, [r7, #14]
 80009fa:	b2d1      	uxtb	r1, r2
 80009fc:	4a13      	ldr	r2, [pc, #76]	@ (8000a4c <draw_text+0xc4>)
 80009fe:	54d1      	strb	r1, [r2, r3]
        for(int j = 0; j < j_fonts_length[font_size]*2; j+= 2) {
 8000a00:	69bb      	ldr	r3, [r7, #24]
 8000a02:	3302      	adds	r3, #2
 8000a04:	61bb      	str	r3, [r7, #24]
 8000a06:	79bb      	ldrb	r3, [r7, #6]
 8000a08:	4a11      	ldr	r2, [pc, #68]	@ (8000a50 <draw_text+0xc8>)
 8000a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	69ba      	ldr	r2, [r7, #24]
 8000a12:	429a      	cmp	r2, r3
 8000a14:	dbd1      	blt.n	80009ba <draw_text+0x32>
        }
        write_u8(j_fonts_buffer,j_fonts_length[font_size]*2);
 8000a16:	79bb      	ldrb	r3, [r7, #6]
 8000a18:	4a0d      	ldr	r2, [pc, #52]	@ (8000a50 <draw_text+0xc8>)
 8000a1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	4619      	mov	r1, r3
 8000a22:	480a      	ldr	r0, [pc, #40]	@ (8000a4c <draw_text+0xc4>)
 8000a24:	f7ff fe98 	bl	8000758 <write_u8>
    for(int i = 0; i < j_fonts_height[font_size]; i++) {
 8000a28:	69fb      	ldr	r3, [r7, #28]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	61fb      	str	r3, [r7, #28]
 8000a2e:	79bb      	ldrb	r3, [r7, #6]
 8000a30:	4a08      	ldr	r2, [pc, #32]	@ (8000a54 <draw_text+0xcc>)
 8000a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a36:	69fa      	ldr	r2, [r7, #28]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	dbbb      	blt.n	80009b4 <draw_text+0x2c>
    }
}
 8000a3c:	bf00      	nop
 8000a3e:	bf00      	nop
 8000a40:	3720      	adds	r7, #32
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20000018 	.word	0x20000018
 8000a4c:	200000a4 	.word	0x200000a4
 8000a50:	08005f88 	.word	0x08005f88
 8000a54:	08005f78 	.word	0x08005f78

08000a58 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000a60:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a64:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000a68:	f003 0301 	and.w	r3, r3, #1
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d013      	beq.n	8000a98 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000a70:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a74:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000a78:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d00b      	beq.n	8000a98 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000a80:	e000      	b.n	8000a84 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000a82:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000a84:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d0f9      	beq.n	8000a82 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000a8e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a92:	687a      	ldr	r2, [r7, #4]
 8000a94:	b2d2      	uxtb	r2, r2
 8000a96:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000a98:	687b      	ldr	r3, [r7, #4]
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	370c      	adds	r7, #12
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr

08000aa6 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b086      	sub	sp, #24
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	60f8      	str	r0, [r7, #12]
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
  for(int i = 0; i < len; i++) {
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
 8000ab6:	e009      	b.n	8000acc <_write+0x26>
    ITM_SendChar(*ptr++);
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	1c5a      	adds	r2, r3, #1
 8000abc:	60ba      	str	r2, [r7, #8]
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff ffc9 	bl	8000a58 <ITM_SendChar>
  for(int i = 0; i < len; i++) {
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	617b      	str	r3, [r7, #20]
 8000acc:	697a      	ldr	r2, [r7, #20]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	dbf1      	blt.n	8000ab8 <_write+0x12>
  }
  return len;
 8000ad4:	687b      	ldr	r3, [r7, #4]
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3718      	adds	r7, #24
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
	...

08000ae0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b088      	sub	sp, #32
 8000ae4:	af02      	add	r7, sp, #8

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ae6:	f000 fae5 	bl	80010b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aea:	f000 f865 	bl	8000bb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aee:	f7ff fd1f 	bl	8000530 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000af2:	f000 fa43 	bl	8000f7c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000af6:	f000 f8d3 	bl	8000ca0 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  init_lcd();
 8000afa:	f7ff fe5f 	bl	80007bc <init_lcd>
  uint8_t val[2] = {0xF0,0x0F};
 8000afe:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 8000b02:	82bb      	strh	r3, [r7, #20]
  
  //fill_area(0x000F);
  j_color col[4] = {J_BLUE, J_RED, J_BLACK, J_PINK};
 8000b04:	4a26      	ldr	r2, [pc, #152]	@ (8000ba0 <main+0xc0>)
 8000b06:	f107 030c 	add.w	r3, r7, #12
 8000b0a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b0e:	e883 0003 	stmia.w	r3, {r0, r1}
  j_color col_text[4] = {J_WHITE,J_BLACK,J_WHITE,J_BLACK};
 8000b12:	4a24      	ldr	r2, [pc, #144]	@ (8000ba4 <main+0xc4>)
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b1a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t i = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t* ret;
  j_master_control.bgcol = J_BLUE;
 8000b22:	4b21      	ldr	r3, [pc, #132]	@ (8000ba8 <main+0xc8>)
 8000b24:	221f      	movs	r2, #31
 8000b26:	801a      	strh	r2, [r3, #0]
  set_bounds(0,240,0,240);
 8000b28:	23f0      	movs	r3, #240	@ 0xf0
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	21f0      	movs	r1, #240	@ 0xf0
 8000b2e:	2000      	movs	r0, #0
 8000b30:	f7ff fdae 	bl	8000690 <set_bounds>
  fill_area(J_BLUE);
 8000b34:	201f      	movs	r0, #31
 8000b36:	f7ff fe8b 	bl	8000850 <fill_area>


    /* USER CODE BEGIN 3 */
    

    fill_area(col[i]);
 8000b3a:	7dfb      	ldrb	r3, [r7, #23]
 8000b3c:	005b      	lsls	r3, r3, #1
 8000b3e:	3318      	adds	r3, #24
 8000b40:	443b      	add	r3, r7
 8000b42:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 8000b46:	4618      	mov	r0, r3
 8000b48:	f7ff fe82 	bl	8000850 <fill_area>
    fill_text(10,106,"1234567890",J_16X26_FONT,col_text[i]);
 8000b4c:	7dfb      	ldrb	r3, [r7, #23]
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	3318      	adds	r3, #24
 8000b52:	443b      	add	r3, r7
 8000b54:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8000b58:	9300      	str	r3, [sp, #0]
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	4a13      	ldr	r2, [pc, #76]	@ (8000bac <main+0xcc>)
 8000b5e:	216a      	movs	r1, #106	@ 0x6a
 8000b60:	200a      	movs	r0, #10
 8000b62:	f7ff feaf 	bl	80008c4 <fill_text>
    fill_text(10,130,"AbCdEfGhIj",J_16X26_FONT,col_text[i]);
 8000b66:	7dfb      	ldrb	r3, [r7, #23]
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	3318      	adds	r3, #24
 8000b6c:	443b      	add	r3, r7
 8000b6e:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8000b72:	9300      	str	r3, [sp, #0]
 8000b74:	2302      	movs	r3, #2
 8000b76:	4a0e      	ldr	r2, [pc, #56]	@ (8000bb0 <main+0xd0>)
 8000b78:	2182      	movs	r1, #130	@ 0x82
 8000b7a:	200a      	movs	r0, #10
 8000b7c:	f7ff fea2 	bl	80008c4 <fill_text>
    i++;
 8000b80:	7dfb      	ldrb	r3, [r7, #23]
 8000b82:	3301      	adds	r3, #1
 8000b84:	75fb      	strb	r3, [r7, #23]
    i %= 4;
 8000b86:	7dfb      	ldrb	r3, [r7, #23]
 8000b88:	f003 0303 	and.w	r3, r3, #3
 8000b8c:	75fb      	strb	r3, [r7, #23]
	printf("Hello?\n");
 8000b8e:	4809      	ldr	r0, [pc, #36]	@ (8000bb4 <main+0xd4>)
 8000b90:	f002 fa28 	bl	8002fe4 <puts>
    HAL_Delay(1000);
 8000b94:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b98:	f000 fafe 	bl	8001198 <HAL_Delay>
    fill_area(col[i]);
 8000b9c:	bf00      	nop
 8000b9e:	e7cc      	b.n	8000b3a <main+0x5a>
 8000ba0:	08003744 	.word	0x08003744
 8000ba4:	0800374c 	.word	0x0800374c
 8000ba8:	2000001c 	.word	0x2000001c
 8000bac:	08003724 	.word	0x08003724
 8000bb0:	08003730 	.word	0x08003730
 8000bb4:	0800373c 	.word	0x0800373c

08000bb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b094      	sub	sp, #80	@ 0x50
 8000bbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bbe:	f107 031c 	add.w	r3, r7, #28
 8000bc2:	2234      	movs	r2, #52	@ 0x34
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f002 faec 	bl	80031a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bcc:	f107 0308 	add.w	r3, r7, #8
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
 8000bd6:	609a      	str	r2, [r3, #8]
 8000bd8:	60da      	str	r2, [r3, #12]
 8000bda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bdc:	2300      	movs	r3, #0
 8000bde:	607b      	str	r3, [r7, #4]
 8000be0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c8c <SystemClock_Config+0xd4>)
 8000be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000be4:	4a29      	ldr	r2, [pc, #164]	@ (8000c8c <SystemClock_Config+0xd4>)
 8000be6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bea:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bec:	4b27      	ldr	r3, [pc, #156]	@ (8000c8c <SystemClock_Config+0xd4>)
 8000bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bf4:	607b      	str	r3, [r7, #4]
 8000bf6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	603b      	str	r3, [r7, #0]
 8000bfc:	4b24      	ldr	r3, [pc, #144]	@ (8000c90 <SystemClock_Config+0xd8>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c04:	4a22      	ldr	r2, [pc, #136]	@ (8000c90 <SystemClock_Config+0xd8>)
 8000c06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c0a:	6013      	str	r3, [r2, #0]
 8000c0c:	4b20      	ldr	r3, [pc, #128]	@ (8000c90 <SystemClock_Config+0xd8>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c14:	603b      	str	r3, [r7, #0]
 8000c16:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c20:	2310      	movs	r3, #16
 8000c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c24:	2302      	movs	r3, #2
 8000c26:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c2c:	2310      	movs	r3, #16
 8000c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c30:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000c34:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c36:	2304      	movs	r3, #4
 8000c38:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c42:	f107 031c 	add.w	r3, r7, #28
 8000c46:	4618      	mov	r0, r3
 8000c48:	f001 f8a8 	bl	8001d9c <HAL_RCC_OscConfig>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000c52:	f000 f81f 	bl	8000c94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c56:	230f      	movs	r3, #15
 8000c58:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c6c:	f107 0308 	add.w	r3, r7, #8
 8000c70:	2102      	movs	r1, #2
 8000c72:	4618      	mov	r0, r3
 8000c74:	f000 fd48 	bl	8001708 <HAL_RCC_ClockConfig>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000c7e:	f000 f809 	bl	8000c94 <Error_Handler>
  }
}
 8000c82:	bf00      	nop
 8000c84:	3750      	adds	r7, #80	@ 0x50
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40007000 	.word	0x40007000

08000c94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c98:	b672      	cpsid	i
}
 8000c9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c9c:	bf00      	nop
 8000c9e:	e7fd      	b.n	8000c9c <Error_Handler+0x8>

08000ca0 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000ca4:	4b17      	ldr	r3, [pc, #92]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000ca6:	4a18      	ldr	r2, [pc, #96]	@ (8000d08 <MX_SPI3_Init+0x68>)
 8000ca8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000caa:	4b16      	ldr	r3, [pc, #88]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000cac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000cb0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000cb2:	4b14      	ldr	r3, [pc, #80]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cb8:	4b12      	ldr	r3, [pc, #72]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000cbe:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000cc0:	2202      	movs	r2, #2
 8000cc2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000cca:	4b0e      	ldr	r3, [pc, #56]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000ccc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cd0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cde:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ce4:	4b07      	ldr	r3, [pc, #28]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000cea:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000cec:	220a      	movs	r2, #10
 8000cee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000cf0:	4804      	ldr	r0, [pc, #16]	@ (8000d04 <MX_SPI3_Init+0x64>)
 8000cf2:	f001 faf1 	bl	80022d8 <HAL_SPI_Init>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000cfc:	f7ff ffca 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000d00:	bf00      	nop
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20009884 	.word	0x20009884
 8000d08:	40003c00 	.word	0x40003c00

08000d0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08a      	sub	sp, #40	@ 0x28
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d14:	f107 0314 	add.w	r3, r7, #20
 8000d18:	2200      	movs	r2, #0
 8000d1a:	601a      	str	r2, [r3, #0]
 8000d1c:	605a      	str	r2, [r3, #4]
 8000d1e:	609a      	str	r2, [r3, #8]
 8000d20:	60da      	str	r2, [r3, #12]
 8000d22:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a19      	ldr	r2, [pc, #100]	@ (8000d90 <HAL_SPI_MspInit+0x84>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d12c      	bne.n	8000d88 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d2e:	2300      	movs	r3, #0
 8000d30:	613b      	str	r3, [r7, #16]
 8000d32:	4b18      	ldr	r3, [pc, #96]	@ (8000d94 <HAL_SPI_MspInit+0x88>)
 8000d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d36:	4a17      	ldr	r2, [pc, #92]	@ (8000d94 <HAL_SPI_MspInit+0x88>)
 8000d38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d3e:	4b15      	ldr	r3, [pc, #84]	@ (8000d94 <HAL_SPI_MspInit+0x88>)
 8000d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d46:	613b      	str	r3, [r7, #16]
 8000d48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60fb      	str	r3, [r7, #12]
 8000d4e:	4b11      	ldr	r3, [pc, #68]	@ (8000d94 <HAL_SPI_MspInit+0x88>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d52:	4a10      	ldr	r2, [pc, #64]	@ (8000d94 <HAL_SPI_MspInit+0x88>)
 8000d54:	f043 0304 	orr.w	r3, r3, #4
 8000d58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d94 <HAL_SPI_MspInit+0x88>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5e:	f003 0304 	and.w	r3, r3, #4
 8000d62:	60fb      	str	r3, [r7, #12]
 8000d64:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000d66:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d74:	2303      	movs	r3, #3
 8000d76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d78:	2306      	movs	r3, #6
 8000d7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d7c:	f107 0314 	add.w	r3, r7, #20
 8000d80:	4619      	mov	r1, r3
 8000d82:	4805      	ldr	r0, [pc, #20]	@ (8000d98 <HAL_SPI_MspInit+0x8c>)
 8000d84:	f000 fb12 	bl	80013ac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000d88:	bf00      	nop
 8000d8a:	3728      	adds	r7, #40	@ 0x28
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40003c00 	.word	0x40003c00
 8000d94:	40023800 	.word	0x40023800
 8000d98:	40020800 	.word	0x40020800

08000d9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	607b      	str	r3, [r7, #4]
 8000da6:	4b10      	ldr	r3, [pc, #64]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000daa:	4a0f      	ldr	r2, [pc, #60]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000dac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000db0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000db2:	4b0d      	ldr	r3, [pc, #52]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000db6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	603b      	str	r3, [r7, #0]
 8000dc2:	4b09      	ldr	r3, [pc, #36]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc6:	4a08      	ldr	r2, [pc, #32]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000dc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dce:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <HAL_MspInit+0x4c>)
 8000dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dd6:	603b      	str	r3, [r7, #0]
 8000dd8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000dda:	2007      	movs	r0, #7
 8000ddc:	f000 fab2 	bl	8001344 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de0:	bf00      	nop
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40023800 	.word	0x40023800

08000dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <NMI_Handler+0x4>

08000df4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <HardFault_Handler+0x4>

08000dfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <MemManage_Handler+0x4>

08000e04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <BusFault_Handler+0x4>

08000e0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <UsageFault_Handler+0x4>

08000e14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e22:	b480      	push	{r7}
 8000e24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e42:	f000 f989 	bl	8001158 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b086      	sub	sp, #24
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	60f8      	str	r0, [r7, #12]
 8000e52:	60b9      	str	r1, [r7, #8]
 8000e54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e56:	2300      	movs	r3, #0
 8000e58:	617b      	str	r3, [r7, #20]
 8000e5a:	e00a      	b.n	8000e72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e5c:	f3af 8000 	nop.w
 8000e60:	4601      	mov	r1, r0
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	1c5a      	adds	r2, r3, #1
 8000e66:	60ba      	str	r2, [r7, #8]
 8000e68:	b2ca      	uxtb	r2, r1
 8000e6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	3301      	adds	r3, #1
 8000e70:	617b      	str	r3, [r7, #20]
 8000e72:	697a      	ldr	r2, [r7, #20]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	429a      	cmp	r2, r3
 8000e78:	dbf0      	blt.n	8000e5c <_read+0x12>
  }

  return len;
 8000e7a:	687b      	ldr	r3, [r7, #4]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3718      	adds	r7, #24
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000eac:	605a      	str	r2, [r3, #4]
  return 0;
 8000eae:	2300      	movs	r3, #0
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr

08000ebc <_isatty>:

int _isatty(int file)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ec4:	2301      	movs	r3, #1
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b085      	sub	sp, #20
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	60f8      	str	r0, [r7, #12]
 8000eda:	60b9      	str	r1, [r7, #8]
 8000edc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ede:	2300      	movs	r3, #0
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ef4:	4a14      	ldr	r2, [pc, #80]	@ (8000f48 <_sbrk+0x5c>)
 8000ef6:	4b15      	ldr	r3, [pc, #84]	@ (8000f4c <_sbrk+0x60>)
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f00:	4b13      	ldr	r3, [pc, #76]	@ (8000f50 <_sbrk+0x64>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d102      	bne.n	8000f0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f08:	4b11      	ldr	r3, [pc, #68]	@ (8000f50 <_sbrk+0x64>)
 8000f0a:	4a12      	ldr	r2, [pc, #72]	@ (8000f54 <_sbrk+0x68>)
 8000f0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f0e:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <_sbrk+0x64>)
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4413      	add	r3, r2
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d207      	bcs.n	8000f2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f1c:	f002 f990 	bl	8003240 <__errno>
 8000f20:	4603      	mov	r3, r0
 8000f22:	220c      	movs	r2, #12
 8000f24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f26:	f04f 33ff 	mov.w	r3, #4294967295
 8000f2a:	e009      	b.n	8000f40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f2c:	4b08      	ldr	r3, [pc, #32]	@ (8000f50 <_sbrk+0x64>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f32:	4b07      	ldr	r3, [pc, #28]	@ (8000f50 <_sbrk+0x64>)
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4413      	add	r3, r2
 8000f3a:	4a05      	ldr	r2, [pc, #20]	@ (8000f50 <_sbrk+0x64>)
 8000f3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3718      	adds	r7, #24
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20020000 	.word	0x20020000
 8000f4c:	00000400 	.word	0x00000400
 8000f50:	200098dc 	.word	0x200098dc
 8000f54:	20009a78 	.word	0x20009a78

08000f58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f5c:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <SystemInit+0x20>)
 8000f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f62:	4a05      	ldr	r2, [pc, #20]	@ (8000f78 <SystemInit+0x20>)
 8000f64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f80:	4b11      	ldr	r3, [pc, #68]	@ (8000fc8 <MX_USART2_UART_Init+0x4c>)
 8000f82:	4a12      	ldr	r2, [pc, #72]	@ (8000fcc <MX_USART2_UART_Init+0x50>)
 8000f84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f86:	4b10      	ldr	r3, [pc, #64]	@ (8000fc8 <MX_USART2_UART_Init+0x4c>)
 8000f88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc8 <MX_USART2_UART_Init+0x4c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f94:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <MX_USART2_UART_Init+0x4c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc8 <MX_USART2_UART_Init+0x4c>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fa0:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <MX_USART2_UART_Init+0x4c>)
 8000fa2:	220c      	movs	r2, #12
 8000fa4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fa6:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <MX_USART2_UART_Init+0x4c>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fac:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <MX_USART2_UART_Init+0x4c>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fb2:	4805      	ldr	r0, [pc, #20]	@ (8000fc8 <MX_USART2_UART_Init+0x4c>)
 8000fb4:	f001 fc3a 	bl	800282c <HAL_UART_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000fbe:	f7ff fe69 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	200098e0 	.word	0x200098e0
 8000fcc:	40004400 	.word	0x40004400

08000fd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b08a      	sub	sp, #40	@ 0x28
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a19      	ldr	r2, [pc, #100]	@ (8001054 <HAL_UART_MspInit+0x84>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d12b      	bne.n	800104a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	613b      	str	r3, [r7, #16]
 8000ff6:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffa:	4a17      	ldr	r2, [pc, #92]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8000ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001000:	6413      	str	r3, [r2, #64]	@ 0x40
 8001002:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8001004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800100a:	613b      	str	r3, [r7, #16]
 800100c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	4a10      	ldr	r2, [pc, #64]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	6313      	str	r3, [r2, #48]	@ 0x30
 800101e:	4b0e      	ldr	r3, [pc, #56]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800102a:	230c      	movs	r3, #12
 800102c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102e:	2302      	movs	r3, #2
 8001030:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001036:	2303      	movs	r3, #3
 8001038:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800103a:	2307      	movs	r3, #7
 800103c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	4619      	mov	r1, r3
 8001044:	4805      	ldr	r0, [pc, #20]	@ (800105c <HAL_UART_MspInit+0x8c>)
 8001046:	f000 f9b1 	bl	80013ac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800104a:	bf00      	nop
 800104c:	3728      	adds	r7, #40	@ 0x28
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40004400 	.word	0x40004400
 8001058:	40023800 	.word	0x40023800
 800105c:	40020000 	.word	0x40020000

08001060 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001060:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001098 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001064:	f7ff ff78 	bl	8000f58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001068:	480c      	ldr	r0, [pc, #48]	@ (800109c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800106a:	490d      	ldr	r1, [pc, #52]	@ (80010a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800106c:	4a0d      	ldr	r2, [pc, #52]	@ (80010a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800106e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001070:	e002      	b.n	8001078 <LoopCopyDataInit>

08001072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001076:	3304      	adds	r3, #4

08001078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800107a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800107c:	d3f9      	bcc.n	8001072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800107e:	4a0a      	ldr	r2, [pc, #40]	@ (80010a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001080:	4c0a      	ldr	r4, [pc, #40]	@ (80010ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001084:	e001      	b.n	800108a <LoopFillZerobss>

08001086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001088:	3204      	adds	r2, #4

0800108a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800108a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800108c:	d3fb      	bcc.n	8001086 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800108e:	f002 f8dd 	bl	800324c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001092:	f7ff fd25 	bl	8000ae0 <main>
  bx  lr    
 8001096:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001098:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800109c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010a0:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80010a4:	08005fc0 	.word	0x08005fc0
  ldr r2, =_sbss
 80010a8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80010ac:	20009a78 	.word	0x20009a78

080010b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010b0:	e7fe      	b.n	80010b0 <ADC_IRQHandler>
	...

080010b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010b8:	4b0e      	ldr	r3, [pc, #56]	@ (80010f4 <HAL_Init+0x40>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a0d      	ldr	r2, [pc, #52]	@ (80010f4 <HAL_Init+0x40>)
 80010be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010c4:	4b0b      	ldr	r3, [pc, #44]	@ (80010f4 <HAL_Init+0x40>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a0a      	ldr	r2, [pc, #40]	@ (80010f4 <HAL_Init+0x40>)
 80010ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010d0:	4b08      	ldr	r3, [pc, #32]	@ (80010f4 <HAL_Init+0x40>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a07      	ldr	r2, [pc, #28]	@ (80010f4 <HAL_Init+0x40>)
 80010d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010dc:	2003      	movs	r0, #3
 80010de:	f000 f931 	bl	8001344 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010e2:	2000      	movs	r0, #0
 80010e4:	f000 f808 	bl	80010f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010e8:	f7ff fe58 	bl	8000d9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010ec:	2300      	movs	r3, #0
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40023c00 	.word	0x40023c00

080010f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001100:	4b12      	ldr	r3, [pc, #72]	@ (800114c <HAL_InitTick+0x54>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b12      	ldr	r3, [pc, #72]	@ (8001150 <HAL_InitTick+0x58>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	4619      	mov	r1, r3
 800110a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800110e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001112:	fbb2 f3f3 	udiv	r3, r2, r3
 8001116:	4618      	mov	r0, r3
 8001118:	f000 f93b 	bl	8001392 <HAL_SYSTICK_Config>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e00e      	b.n	8001144 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2b0f      	cmp	r3, #15
 800112a:	d80a      	bhi.n	8001142 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800112c:	2200      	movs	r2, #0
 800112e:	6879      	ldr	r1, [r7, #4]
 8001130:	f04f 30ff 	mov.w	r0, #4294967295
 8001134:	f000 f911 	bl	800135a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001138:	4a06      	ldr	r2, [pc, #24]	@ (8001154 <HAL_InitTick+0x5c>)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800113e:	2300      	movs	r3, #0
 8001140:	e000      	b.n	8001144 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
}
 8001144:	4618      	mov	r0, r3
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000020 	.word	0x20000020
 8001150:	20000028 	.word	0x20000028
 8001154:	20000024 	.word	0x20000024

08001158 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <HAL_IncTick+0x20>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	461a      	mov	r2, r3
 8001162:	4b06      	ldr	r3, [pc, #24]	@ (800117c <HAL_IncTick+0x24>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4413      	add	r3, r2
 8001168:	4a04      	ldr	r2, [pc, #16]	@ (800117c <HAL_IncTick+0x24>)
 800116a:	6013      	str	r3, [r2, #0]
}
 800116c:	bf00      	nop
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	20000028 	.word	0x20000028
 800117c:	20009928 	.word	0x20009928

08001180 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  return uwTick;
 8001184:	4b03      	ldr	r3, [pc, #12]	@ (8001194 <HAL_GetTick+0x14>)
 8001186:	681b      	ldr	r3, [r3, #0]
}
 8001188:	4618      	mov	r0, r3
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	20009928 	.word	0x20009928

08001198 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011a0:	f7ff ffee 	bl	8001180 <HAL_GetTick>
 80011a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011b0:	d005      	beq.n	80011be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011b2:	4b0a      	ldr	r3, [pc, #40]	@ (80011dc <HAL_Delay+0x44>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	461a      	mov	r2, r3
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	4413      	add	r3, r2
 80011bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011be:	bf00      	nop
 80011c0:	f7ff ffde 	bl	8001180 <HAL_GetTick>
 80011c4:	4602      	mov	r2, r0
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	68fa      	ldr	r2, [r7, #12]
 80011cc:	429a      	cmp	r2, r3
 80011ce:	d8f7      	bhi.n	80011c0 <HAL_Delay+0x28>
  {
  }
}
 80011d0:	bf00      	nop
 80011d2:	bf00      	nop
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000028 	.word	0x20000028

080011e0 <__NVIC_SetPriorityGrouping>:
{
 80011e0:	b480      	push	{r7}
 80011e2:	b085      	sub	sp, #20
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f003 0307 	and.w	r3, r3, #7
 80011ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001224 <__NVIC_SetPriorityGrouping+0x44>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011f6:	68ba      	ldr	r2, [r7, #8]
 80011f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011fc:	4013      	ands	r3, r2
 80011fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001208:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800120c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001210:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001212:	4a04      	ldr	r2, [pc, #16]	@ (8001224 <__NVIC_SetPriorityGrouping+0x44>)
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	60d3      	str	r3, [r2, #12]
}
 8001218:	bf00      	nop
 800121a:	3714      	adds	r7, #20
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	e000ed00 	.word	0xe000ed00

08001228 <__NVIC_GetPriorityGrouping>:
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800122c:	4b04      	ldr	r3, [pc, #16]	@ (8001240 <__NVIC_GetPriorityGrouping+0x18>)
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	0a1b      	lsrs	r3, r3, #8
 8001232:	f003 0307 	and.w	r3, r3, #7
}
 8001236:	4618      	mov	r0, r3
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr
 8001240:	e000ed00 	.word	0xe000ed00

08001244 <__NVIC_SetPriority>:
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	6039      	str	r1, [r7, #0]
 800124e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001254:	2b00      	cmp	r3, #0
 8001256:	db0a      	blt.n	800126e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	b2da      	uxtb	r2, r3
 800125c:	490c      	ldr	r1, [pc, #48]	@ (8001290 <__NVIC_SetPriority+0x4c>)
 800125e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001262:	0112      	lsls	r2, r2, #4
 8001264:	b2d2      	uxtb	r2, r2
 8001266:	440b      	add	r3, r1
 8001268:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800126c:	e00a      	b.n	8001284 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	b2da      	uxtb	r2, r3
 8001272:	4908      	ldr	r1, [pc, #32]	@ (8001294 <__NVIC_SetPriority+0x50>)
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	f003 030f 	and.w	r3, r3, #15
 800127a:	3b04      	subs	r3, #4
 800127c:	0112      	lsls	r2, r2, #4
 800127e:	b2d2      	uxtb	r2, r2
 8001280:	440b      	add	r3, r1
 8001282:	761a      	strb	r2, [r3, #24]
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	e000e100 	.word	0xe000e100
 8001294:	e000ed00 	.word	0xe000ed00

08001298 <NVIC_EncodePriority>:
{
 8001298:	b480      	push	{r7}
 800129a:	b089      	sub	sp, #36	@ 0x24
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	f1c3 0307 	rsb	r3, r3, #7
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	bf28      	it	cs
 80012b6:	2304      	movcs	r3, #4
 80012b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	3304      	adds	r3, #4
 80012be:	2b06      	cmp	r3, #6
 80012c0:	d902      	bls.n	80012c8 <NVIC_EncodePriority+0x30>
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	3b03      	subs	r3, #3
 80012c6:	e000      	b.n	80012ca <NVIC_EncodePriority+0x32>
 80012c8:	2300      	movs	r3, #0
 80012ca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012cc:	f04f 32ff 	mov.w	r2, #4294967295
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	43da      	mvns	r2, r3
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	401a      	ands	r2, r3
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012e0:	f04f 31ff 	mov.w	r1, #4294967295
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ea:	43d9      	mvns	r1, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f0:	4313      	orrs	r3, r2
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3724      	adds	r7, #36	@ 0x24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
	...

08001300 <SysTick_Config>:
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3b01      	subs	r3, #1
 800130c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001310:	d301      	bcc.n	8001316 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001312:	2301      	movs	r3, #1
 8001314:	e00f      	b.n	8001336 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001316:	4a0a      	ldr	r2, [pc, #40]	@ (8001340 <SysTick_Config+0x40>)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3b01      	subs	r3, #1
 800131c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800131e:	210f      	movs	r1, #15
 8001320:	f04f 30ff 	mov.w	r0, #4294967295
 8001324:	f7ff ff8e 	bl	8001244 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001328:	4b05      	ldr	r3, [pc, #20]	@ (8001340 <SysTick_Config+0x40>)
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800132e:	4b04      	ldr	r3, [pc, #16]	@ (8001340 <SysTick_Config+0x40>)
 8001330:	2207      	movs	r2, #7
 8001332:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	e000e010 	.word	0xe000e010

08001344 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff ff47 	bl	80011e0 <__NVIC_SetPriorityGrouping>
}
 8001352:	bf00      	nop
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800135a:	b580      	push	{r7, lr}
 800135c:	b086      	sub	sp, #24
 800135e:	af00      	add	r7, sp, #0
 8001360:	4603      	mov	r3, r0
 8001362:	60b9      	str	r1, [r7, #8]
 8001364:	607a      	str	r2, [r7, #4]
 8001366:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800136c:	f7ff ff5c 	bl	8001228 <__NVIC_GetPriorityGrouping>
 8001370:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	68b9      	ldr	r1, [r7, #8]
 8001376:	6978      	ldr	r0, [r7, #20]
 8001378:	f7ff ff8e 	bl	8001298 <NVIC_EncodePriority>
 800137c:	4602      	mov	r2, r0
 800137e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001382:	4611      	mov	r1, r2
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff ff5d 	bl	8001244 <__NVIC_SetPriority>
}
 800138a:	bf00      	nop
 800138c:	3718      	adds	r7, #24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff ffb0 	bl	8001300 <SysTick_Config>
 80013a0:	4603      	mov	r3, r0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b089      	sub	sp, #36	@ 0x24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013be:	2300      	movs	r3, #0
 80013c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013c2:	2300      	movs	r3, #0
 80013c4:	61fb      	str	r3, [r7, #28]
 80013c6:	e165      	b.n	8001694 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013c8:	2201      	movs	r2, #1
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	697a      	ldr	r2, [r7, #20]
 80013d8:	4013      	ands	r3, r2
 80013da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	f040 8154 	bne.w	800168e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f003 0303 	and.w	r3, r3, #3
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d005      	beq.n	80013fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d130      	bne.n	8001460 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	2203      	movs	r2, #3
 800140a:	fa02 f303 	lsl.w	r3, r2, r3
 800140e:	43db      	mvns	r3, r3
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	4013      	ands	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	68da      	ldr	r2, [r3, #12]
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	fa02 f303 	lsl.w	r3, r2, r3
 8001422:	69ba      	ldr	r2, [r7, #24]
 8001424:	4313      	orrs	r3, r2
 8001426:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001434:	2201      	movs	r2, #1
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	fa02 f303 	lsl.w	r3, r2, r3
 800143c:	43db      	mvns	r3, r3
 800143e:	69ba      	ldr	r2, [r7, #24]
 8001440:	4013      	ands	r3, r2
 8001442:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	091b      	lsrs	r3, r3, #4
 800144a:	f003 0201 	and.w	r2, r3, #1
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	fa02 f303 	lsl.w	r3, r2, r3
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	4313      	orrs	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f003 0303 	and.w	r3, r3, #3
 8001468:	2b03      	cmp	r3, #3
 800146a:	d017      	beq.n	800149c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	2203      	movs	r2, #3
 8001478:	fa02 f303 	lsl.w	r3, r2, r3
 800147c:	43db      	mvns	r3, r3
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	4013      	ands	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	689a      	ldr	r2, [r3, #8]
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	4313      	orrs	r3, r2
 8001494:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f003 0303 	and.w	r3, r3, #3
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d123      	bne.n	80014f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	08da      	lsrs	r2, r3, #3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	3208      	adds	r2, #8
 80014b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	f003 0307 	and.w	r3, r3, #7
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	220f      	movs	r2, #15
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	43db      	mvns	r3, r3
 80014c6:	69ba      	ldr	r2, [r7, #24]
 80014c8:	4013      	ands	r3, r2
 80014ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	691a      	ldr	r2, [r3, #16]
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	f003 0307 	and.w	r3, r3, #7
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	4313      	orrs	r3, r2
 80014e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	08da      	lsrs	r2, r3, #3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	3208      	adds	r2, #8
 80014ea:	69b9      	ldr	r1, [r7, #24]
 80014ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	2203      	movs	r2, #3
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	43db      	mvns	r3, r3
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	4013      	ands	r3, r2
 8001506:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f003 0203 	and.w	r2, r3, #3
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	4313      	orrs	r3, r2
 800151c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800152c:	2b00      	cmp	r3, #0
 800152e:	f000 80ae 	beq.w	800168e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	4b5d      	ldr	r3, [pc, #372]	@ (80016ac <HAL_GPIO_Init+0x300>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153a:	4a5c      	ldr	r2, [pc, #368]	@ (80016ac <HAL_GPIO_Init+0x300>)
 800153c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001540:	6453      	str	r3, [r2, #68]	@ 0x44
 8001542:	4b5a      	ldr	r3, [pc, #360]	@ (80016ac <HAL_GPIO_Init+0x300>)
 8001544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001546:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800154e:	4a58      	ldr	r2, [pc, #352]	@ (80016b0 <HAL_GPIO_Init+0x304>)
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	089b      	lsrs	r3, r3, #2
 8001554:	3302      	adds	r3, #2
 8001556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800155a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	f003 0303 	and.w	r3, r3, #3
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	220f      	movs	r2, #15
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43db      	mvns	r3, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4013      	ands	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4a4f      	ldr	r2, [pc, #316]	@ (80016b4 <HAL_GPIO_Init+0x308>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d025      	beq.n	80015c6 <HAL_GPIO_Init+0x21a>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a4e      	ldr	r2, [pc, #312]	@ (80016b8 <HAL_GPIO_Init+0x30c>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d01f      	beq.n	80015c2 <HAL_GPIO_Init+0x216>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a4d      	ldr	r2, [pc, #308]	@ (80016bc <HAL_GPIO_Init+0x310>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d019      	beq.n	80015be <HAL_GPIO_Init+0x212>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4a4c      	ldr	r2, [pc, #304]	@ (80016c0 <HAL_GPIO_Init+0x314>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d013      	beq.n	80015ba <HAL_GPIO_Init+0x20e>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a4b      	ldr	r2, [pc, #300]	@ (80016c4 <HAL_GPIO_Init+0x318>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d00d      	beq.n	80015b6 <HAL_GPIO_Init+0x20a>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a4a      	ldr	r2, [pc, #296]	@ (80016c8 <HAL_GPIO_Init+0x31c>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d007      	beq.n	80015b2 <HAL_GPIO_Init+0x206>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a49      	ldr	r2, [pc, #292]	@ (80016cc <HAL_GPIO_Init+0x320>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d101      	bne.n	80015ae <HAL_GPIO_Init+0x202>
 80015aa:	2306      	movs	r3, #6
 80015ac:	e00c      	b.n	80015c8 <HAL_GPIO_Init+0x21c>
 80015ae:	2307      	movs	r3, #7
 80015b0:	e00a      	b.n	80015c8 <HAL_GPIO_Init+0x21c>
 80015b2:	2305      	movs	r3, #5
 80015b4:	e008      	b.n	80015c8 <HAL_GPIO_Init+0x21c>
 80015b6:	2304      	movs	r3, #4
 80015b8:	e006      	b.n	80015c8 <HAL_GPIO_Init+0x21c>
 80015ba:	2303      	movs	r3, #3
 80015bc:	e004      	b.n	80015c8 <HAL_GPIO_Init+0x21c>
 80015be:	2302      	movs	r3, #2
 80015c0:	e002      	b.n	80015c8 <HAL_GPIO_Init+0x21c>
 80015c2:	2301      	movs	r3, #1
 80015c4:	e000      	b.n	80015c8 <HAL_GPIO_Init+0x21c>
 80015c6:	2300      	movs	r3, #0
 80015c8:	69fa      	ldr	r2, [r7, #28]
 80015ca:	f002 0203 	and.w	r2, r2, #3
 80015ce:	0092      	lsls	r2, r2, #2
 80015d0:	4093      	lsls	r3, r2
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015d8:	4935      	ldr	r1, [pc, #212]	@ (80016b0 <HAL_GPIO_Init+0x304>)
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	089b      	lsrs	r3, r3, #2
 80015de:	3302      	adds	r3, #2
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015e6:	4b3a      	ldr	r3, [pc, #232]	@ (80016d0 <HAL_GPIO_Init+0x324>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	43db      	mvns	r3, r3
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	4013      	ands	r3, r2
 80015f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d003      	beq.n	800160a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001602:	69ba      	ldr	r2, [r7, #24]
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	4313      	orrs	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800160a:	4a31      	ldr	r2, [pc, #196]	@ (80016d0 <HAL_GPIO_Init+0x324>)
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001610:	4b2f      	ldr	r3, [pc, #188]	@ (80016d0 <HAL_GPIO_Init+0x324>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	43db      	mvns	r3, r3
 800161a:	69ba      	ldr	r2, [r7, #24]
 800161c:	4013      	ands	r3, r2
 800161e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d003      	beq.n	8001634 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	4313      	orrs	r3, r2
 8001632:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001634:	4a26      	ldr	r2, [pc, #152]	@ (80016d0 <HAL_GPIO_Init+0x324>)
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800163a:	4b25      	ldr	r3, [pc, #148]	@ (80016d0 <HAL_GPIO_Init+0x324>)
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	43db      	mvns	r3, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4013      	ands	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d003      	beq.n	800165e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	4313      	orrs	r3, r2
 800165c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800165e:	4a1c      	ldr	r2, [pc, #112]	@ (80016d0 <HAL_GPIO_Init+0x324>)
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001664:	4b1a      	ldr	r3, [pc, #104]	@ (80016d0 <HAL_GPIO_Init+0x324>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	43db      	mvns	r3, r3
 800166e:	69ba      	ldr	r2, [r7, #24]
 8001670:	4013      	ands	r3, r2
 8001672:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800167c:	2b00      	cmp	r3, #0
 800167e:	d003      	beq.n	8001688 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	4313      	orrs	r3, r2
 8001686:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001688:	4a11      	ldr	r2, [pc, #68]	@ (80016d0 <HAL_GPIO_Init+0x324>)
 800168a:	69bb      	ldr	r3, [r7, #24]
 800168c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	3301      	adds	r3, #1
 8001692:	61fb      	str	r3, [r7, #28]
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	2b0f      	cmp	r3, #15
 8001698:	f67f ae96 	bls.w	80013c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800169c:	bf00      	nop
 800169e:	bf00      	nop
 80016a0:	3724      	adds	r7, #36	@ 0x24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40013800 	.word	0x40013800
 80016b4:	40020000 	.word	0x40020000
 80016b8:	40020400 	.word	0x40020400
 80016bc:	40020800 	.word	0x40020800
 80016c0:	40020c00 	.word	0x40020c00
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40021400 	.word	0x40021400
 80016cc:	40021800 	.word	0x40021800
 80016d0:	40013c00 	.word	0x40013c00

080016d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	460b      	mov	r3, r1
 80016de:	807b      	strh	r3, [r7, #2]
 80016e0:	4613      	mov	r3, r2
 80016e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016e4:	787b      	ldrb	r3, [r7, #1]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d003      	beq.n	80016f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016ea:	887a      	ldrh	r2, [r7, #2]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80016f0:	e003      	b.n	80016fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016f2:	887b      	ldrh	r3, [r7, #2]
 80016f4:	041a      	lsls	r2, r3, #16
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	619a      	str	r2, [r3, #24]
}
 80016fa:	bf00      	nop
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
	...

08001708 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d101      	bne.n	800171c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e0cc      	b.n	80018b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800171c:	4b68      	ldr	r3, [pc, #416]	@ (80018c0 <HAL_RCC_ClockConfig+0x1b8>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 030f 	and.w	r3, r3, #15
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	429a      	cmp	r2, r3
 8001728:	d90c      	bls.n	8001744 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800172a:	4b65      	ldr	r3, [pc, #404]	@ (80018c0 <HAL_RCC_ClockConfig+0x1b8>)
 800172c:	683a      	ldr	r2, [r7, #0]
 800172e:	b2d2      	uxtb	r2, r2
 8001730:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001732:	4b63      	ldr	r3, [pc, #396]	@ (80018c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 030f 	and.w	r3, r3, #15
 800173a:	683a      	ldr	r2, [r7, #0]
 800173c:	429a      	cmp	r2, r3
 800173e:	d001      	beq.n	8001744 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e0b8      	b.n	80018b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f003 0302 	and.w	r3, r3, #2
 800174c:	2b00      	cmp	r3, #0
 800174e:	d020      	beq.n	8001792 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0304 	and.w	r3, r3, #4
 8001758:	2b00      	cmp	r3, #0
 800175a:	d005      	beq.n	8001768 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800175c:	4b59      	ldr	r3, [pc, #356]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	4a58      	ldr	r2, [pc, #352]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001762:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001766:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0308 	and.w	r3, r3, #8
 8001770:	2b00      	cmp	r3, #0
 8001772:	d005      	beq.n	8001780 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001774:	4b53      	ldr	r3, [pc, #332]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	4a52      	ldr	r2, [pc, #328]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 800177a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800177e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001780:	4b50      	ldr	r3, [pc, #320]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	494d      	ldr	r1, [pc, #308]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 800178e:	4313      	orrs	r3, r2
 8001790:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	2b00      	cmp	r3, #0
 800179c:	d044      	beq.n	8001828 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d107      	bne.n	80017b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a6:	4b47      	ldr	r3, [pc, #284]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d119      	bne.n	80017e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e07f      	b.n	80018b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d003      	beq.n	80017c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017c2:	2b03      	cmp	r3, #3
 80017c4:	d107      	bne.n	80017d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017c6:	4b3f      	ldr	r3, [pc, #252]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d109      	bne.n	80017e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e06f      	b.n	80018b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d6:	4b3b      	ldr	r3, [pc, #236]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d101      	bne.n	80017e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e067      	b.n	80018b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017e6:	4b37      	ldr	r3, [pc, #220]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	f023 0203 	bic.w	r2, r3, #3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	4934      	ldr	r1, [pc, #208]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 80017f4:	4313      	orrs	r3, r2
 80017f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017f8:	f7ff fcc2 	bl	8001180 <HAL_GetTick>
 80017fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017fe:	e00a      	b.n	8001816 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001800:	f7ff fcbe 	bl	8001180 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800180e:	4293      	cmp	r3, r2
 8001810:	d901      	bls.n	8001816 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e04f      	b.n	80018b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001816:	4b2b      	ldr	r3, [pc, #172]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	f003 020c 	and.w	r2, r3, #12
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	429a      	cmp	r2, r3
 8001826:	d1eb      	bne.n	8001800 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001828:	4b25      	ldr	r3, [pc, #148]	@ (80018c0 <HAL_RCC_ClockConfig+0x1b8>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 030f 	and.w	r3, r3, #15
 8001830:	683a      	ldr	r2, [r7, #0]
 8001832:	429a      	cmp	r2, r3
 8001834:	d20c      	bcs.n	8001850 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001836:	4b22      	ldr	r3, [pc, #136]	@ (80018c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001838:	683a      	ldr	r2, [r7, #0]
 800183a:	b2d2      	uxtb	r2, r2
 800183c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800183e:	4b20      	ldr	r3, [pc, #128]	@ (80018c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 030f 	and.w	r3, r3, #15
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	429a      	cmp	r2, r3
 800184a:	d001      	beq.n	8001850 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e032      	b.n	80018b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	2b00      	cmp	r3, #0
 800185a:	d008      	beq.n	800186e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800185c:	4b19      	ldr	r3, [pc, #100]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	4916      	ldr	r1, [pc, #88]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 800186a:	4313      	orrs	r3, r2
 800186c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0308 	and.w	r3, r3, #8
 8001876:	2b00      	cmp	r3, #0
 8001878:	d009      	beq.n	800188e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800187a:	4b12      	ldr	r3, [pc, #72]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	00db      	lsls	r3, r3, #3
 8001888:	490e      	ldr	r1, [pc, #56]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 800188a:	4313      	orrs	r3, r2
 800188c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800188e:	f000 f855 	bl	800193c <HAL_RCC_GetSysClockFreq>
 8001892:	4602      	mov	r2, r0
 8001894:	4b0b      	ldr	r3, [pc, #44]	@ (80018c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	091b      	lsrs	r3, r3, #4
 800189a:	f003 030f 	and.w	r3, r3, #15
 800189e:	490a      	ldr	r1, [pc, #40]	@ (80018c8 <HAL_RCC_ClockConfig+0x1c0>)
 80018a0:	5ccb      	ldrb	r3, [r1, r3]
 80018a2:	fa22 f303 	lsr.w	r3, r2, r3
 80018a6:	4a09      	ldr	r2, [pc, #36]	@ (80018cc <HAL_RCC_ClockConfig+0x1c4>)
 80018a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80018aa:	4b09      	ldr	r3, [pc, #36]	@ (80018d0 <HAL_RCC_ClockConfig+0x1c8>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fc22 	bl	80010f8 <HAL_InitTick>

  return HAL_OK;
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40023c00 	.word	0x40023c00
 80018c4:	40023800 	.word	0x40023800
 80018c8:	08005f98 	.word	0x08005f98
 80018cc:	20000020 	.word	0x20000020
 80018d0:	20000024 	.word	0x20000024

080018d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018d8:	4b03      	ldr	r3, [pc, #12]	@ (80018e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80018da:	681b      	ldr	r3, [r3, #0]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	20000020 	.word	0x20000020

080018ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018f0:	f7ff fff0 	bl	80018d4 <HAL_RCC_GetHCLKFreq>
 80018f4:	4602      	mov	r2, r0
 80018f6:	4b05      	ldr	r3, [pc, #20]	@ (800190c <HAL_RCC_GetPCLK1Freq+0x20>)
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	0a9b      	lsrs	r3, r3, #10
 80018fc:	f003 0307 	and.w	r3, r3, #7
 8001900:	4903      	ldr	r1, [pc, #12]	@ (8001910 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001902:	5ccb      	ldrb	r3, [r1, r3]
 8001904:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001908:	4618      	mov	r0, r3
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40023800 	.word	0x40023800
 8001910:	08005fa8 	.word	0x08005fa8

08001914 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001918:	f7ff ffdc 	bl	80018d4 <HAL_RCC_GetHCLKFreq>
 800191c:	4602      	mov	r2, r0
 800191e:	4b05      	ldr	r3, [pc, #20]	@ (8001934 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	0b5b      	lsrs	r3, r3, #13
 8001924:	f003 0307 	and.w	r3, r3, #7
 8001928:	4903      	ldr	r1, [pc, #12]	@ (8001938 <HAL_RCC_GetPCLK2Freq+0x24>)
 800192a:	5ccb      	ldrb	r3, [r1, r3]
 800192c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001930:	4618      	mov	r0, r3
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40023800 	.word	0x40023800
 8001938:	08005fa8 	.word	0x08005fa8

0800193c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800193c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001940:	b0ae      	sub	sp, #184	@ 0xb8
 8001942:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001944:	2300      	movs	r3, #0
 8001946:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800194a:	2300      	movs	r3, #0
 800194c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001950:	2300      	movs	r3, #0
 8001952:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001956:	2300      	movs	r3, #0
 8001958:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800195c:	2300      	movs	r3, #0
 800195e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001962:	4bcb      	ldr	r3, [pc, #812]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f003 030c 	and.w	r3, r3, #12
 800196a:	2b0c      	cmp	r3, #12
 800196c:	f200 8206 	bhi.w	8001d7c <HAL_RCC_GetSysClockFreq+0x440>
 8001970:	a201      	add	r2, pc, #4	@ (adr r2, 8001978 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001976:	bf00      	nop
 8001978:	080019ad 	.word	0x080019ad
 800197c:	08001d7d 	.word	0x08001d7d
 8001980:	08001d7d 	.word	0x08001d7d
 8001984:	08001d7d 	.word	0x08001d7d
 8001988:	080019b5 	.word	0x080019b5
 800198c:	08001d7d 	.word	0x08001d7d
 8001990:	08001d7d 	.word	0x08001d7d
 8001994:	08001d7d 	.word	0x08001d7d
 8001998:	080019bd 	.word	0x080019bd
 800199c:	08001d7d 	.word	0x08001d7d
 80019a0:	08001d7d 	.word	0x08001d7d
 80019a4:	08001d7d 	.word	0x08001d7d
 80019a8:	08001bad 	.word	0x08001bad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019ac:	4bb9      	ldr	r3, [pc, #740]	@ (8001c94 <HAL_RCC_GetSysClockFreq+0x358>)
 80019ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80019b2:	e1e7      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019b4:	4bb8      	ldr	r3, [pc, #736]	@ (8001c98 <HAL_RCC_GetSysClockFreq+0x35c>)
 80019b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80019ba:	e1e3      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019bc:	4bb4      	ldr	r3, [pc, #720]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x354>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019c8:	4bb1      	ldr	r3, [pc, #708]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x354>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d071      	beq.n	8001ab8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019d4:	4bae      	ldr	r3, [pc, #696]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x354>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	099b      	lsrs	r3, r3, #6
 80019da:	2200      	movs	r2, #0
 80019dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80019e0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80019e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80019e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80019f0:	2300      	movs	r3, #0
 80019f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80019f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80019fa:	4622      	mov	r2, r4
 80019fc:	462b      	mov	r3, r5
 80019fe:	f04f 0000 	mov.w	r0, #0
 8001a02:	f04f 0100 	mov.w	r1, #0
 8001a06:	0159      	lsls	r1, r3, #5
 8001a08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a0c:	0150      	lsls	r0, r2, #5
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4621      	mov	r1, r4
 8001a14:	1a51      	subs	r1, r2, r1
 8001a16:	6439      	str	r1, [r7, #64]	@ 0x40
 8001a18:	4629      	mov	r1, r5
 8001a1a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001a20:	f04f 0200 	mov.w	r2, #0
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001a2c:	4649      	mov	r1, r9
 8001a2e:	018b      	lsls	r3, r1, #6
 8001a30:	4641      	mov	r1, r8
 8001a32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a36:	4641      	mov	r1, r8
 8001a38:	018a      	lsls	r2, r1, #6
 8001a3a:	4641      	mov	r1, r8
 8001a3c:	1a51      	subs	r1, r2, r1
 8001a3e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001a40:	4649      	mov	r1, r9
 8001a42:	eb63 0301 	sbc.w	r3, r3, r1
 8001a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001a48:	f04f 0200 	mov.w	r2, #0
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001a54:	4649      	mov	r1, r9
 8001a56:	00cb      	lsls	r3, r1, #3
 8001a58:	4641      	mov	r1, r8
 8001a5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001a5e:	4641      	mov	r1, r8
 8001a60:	00ca      	lsls	r2, r1, #3
 8001a62:	4610      	mov	r0, r2
 8001a64:	4619      	mov	r1, r3
 8001a66:	4603      	mov	r3, r0
 8001a68:	4622      	mov	r2, r4
 8001a6a:	189b      	adds	r3, r3, r2
 8001a6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a6e:	462b      	mov	r3, r5
 8001a70:	460a      	mov	r2, r1
 8001a72:	eb42 0303 	adc.w	r3, r2, r3
 8001a76:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a78:	f04f 0200 	mov.w	r2, #0
 8001a7c:	f04f 0300 	mov.w	r3, #0
 8001a80:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a84:	4629      	mov	r1, r5
 8001a86:	024b      	lsls	r3, r1, #9
 8001a88:	4621      	mov	r1, r4
 8001a8a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a8e:	4621      	mov	r1, r4
 8001a90:	024a      	lsls	r2, r1, #9
 8001a92:	4610      	mov	r0, r2
 8001a94:	4619      	mov	r1, r3
 8001a96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001aa0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001aa4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001aa8:	f7fe fbac 	bl	8000204 <__aeabi_uldivmod>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001ab6:	e067      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ab8:	4b75      	ldr	r3, [pc, #468]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	099b      	lsrs	r3, r3, #6
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001ac4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001ac8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001acc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ad0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001ad6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001ada:	4622      	mov	r2, r4
 8001adc:	462b      	mov	r3, r5
 8001ade:	f04f 0000 	mov.w	r0, #0
 8001ae2:	f04f 0100 	mov.w	r1, #0
 8001ae6:	0159      	lsls	r1, r3, #5
 8001ae8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001aec:	0150      	lsls	r0, r2, #5
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4621      	mov	r1, r4
 8001af4:	1a51      	subs	r1, r2, r1
 8001af6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001af8:	4629      	mov	r1, r5
 8001afa:	eb63 0301 	sbc.w	r3, r3, r1
 8001afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b00:	f04f 0200 	mov.w	r2, #0
 8001b04:	f04f 0300 	mov.w	r3, #0
 8001b08:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001b0c:	4649      	mov	r1, r9
 8001b0e:	018b      	lsls	r3, r1, #6
 8001b10:	4641      	mov	r1, r8
 8001b12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b16:	4641      	mov	r1, r8
 8001b18:	018a      	lsls	r2, r1, #6
 8001b1a:	4641      	mov	r1, r8
 8001b1c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b20:	4649      	mov	r1, r9
 8001b22:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b26:	f04f 0200 	mov.w	r2, #0
 8001b2a:	f04f 0300 	mov.w	r3, #0
 8001b2e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001b32:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001b36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001b3a:	4692      	mov	sl, r2
 8001b3c:	469b      	mov	fp, r3
 8001b3e:	4623      	mov	r3, r4
 8001b40:	eb1a 0303 	adds.w	r3, sl, r3
 8001b44:	623b      	str	r3, [r7, #32]
 8001b46:	462b      	mov	r3, r5
 8001b48:	eb4b 0303 	adc.w	r3, fp, r3
 8001b4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b4e:	f04f 0200 	mov.w	r2, #0
 8001b52:	f04f 0300 	mov.w	r3, #0
 8001b56:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001b5a:	4629      	mov	r1, r5
 8001b5c:	028b      	lsls	r3, r1, #10
 8001b5e:	4621      	mov	r1, r4
 8001b60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b64:	4621      	mov	r1, r4
 8001b66:	028a      	lsls	r2, r1, #10
 8001b68:	4610      	mov	r0, r2
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b70:	2200      	movs	r2, #0
 8001b72:	673b      	str	r3, [r7, #112]	@ 0x70
 8001b74:	677a      	str	r2, [r7, #116]	@ 0x74
 8001b76:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001b7a:	f7fe fb43 	bl	8000204 <__aeabi_uldivmod>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4613      	mov	r3, r2
 8001b84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b88:	4b41      	ldr	r3, [pc, #260]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	0c1b      	lsrs	r3, r3, #16
 8001b8e:	f003 0303 	and.w	r3, r3, #3
 8001b92:	3301      	adds	r3, #1
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001b9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001b9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001baa:	e0eb      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bac:	4b38      	ldr	r3, [pc, #224]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bb8:	4b35      	ldr	r3, [pc, #212]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d06b      	beq.n	8001c9c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bc4:	4b32      	ldr	r3, [pc, #200]	@ (8001c90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	099b      	lsrs	r3, r3, #6
 8001bca:	2200      	movs	r2, #0
 8001bcc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001bce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001bd0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001bd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bd6:	663b      	str	r3, [r7, #96]	@ 0x60
 8001bd8:	2300      	movs	r3, #0
 8001bda:	667b      	str	r3, [r7, #100]	@ 0x64
 8001bdc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001be0:	4622      	mov	r2, r4
 8001be2:	462b      	mov	r3, r5
 8001be4:	f04f 0000 	mov.w	r0, #0
 8001be8:	f04f 0100 	mov.w	r1, #0
 8001bec:	0159      	lsls	r1, r3, #5
 8001bee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bf2:	0150      	lsls	r0, r2, #5
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	4621      	mov	r1, r4
 8001bfa:	1a51      	subs	r1, r2, r1
 8001bfc:	61b9      	str	r1, [r7, #24]
 8001bfe:	4629      	mov	r1, r5
 8001c00:	eb63 0301 	sbc.w	r3, r3, r1
 8001c04:	61fb      	str	r3, [r7, #28]
 8001c06:	f04f 0200 	mov.w	r2, #0
 8001c0a:	f04f 0300 	mov.w	r3, #0
 8001c0e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001c12:	4659      	mov	r1, fp
 8001c14:	018b      	lsls	r3, r1, #6
 8001c16:	4651      	mov	r1, sl
 8001c18:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c1c:	4651      	mov	r1, sl
 8001c1e:	018a      	lsls	r2, r1, #6
 8001c20:	4651      	mov	r1, sl
 8001c22:	ebb2 0801 	subs.w	r8, r2, r1
 8001c26:	4659      	mov	r1, fp
 8001c28:	eb63 0901 	sbc.w	r9, r3, r1
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	f04f 0300 	mov.w	r3, #0
 8001c34:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c38:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c3c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c40:	4690      	mov	r8, r2
 8001c42:	4699      	mov	r9, r3
 8001c44:	4623      	mov	r3, r4
 8001c46:	eb18 0303 	adds.w	r3, r8, r3
 8001c4a:	613b      	str	r3, [r7, #16]
 8001c4c:	462b      	mov	r3, r5
 8001c4e:	eb49 0303 	adc.w	r3, r9, r3
 8001c52:	617b      	str	r3, [r7, #20]
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	f04f 0300 	mov.w	r3, #0
 8001c5c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001c60:	4629      	mov	r1, r5
 8001c62:	024b      	lsls	r3, r1, #9
 8001c64:	4621      	mov	r1, r4
 8001c66:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c6a:	4621      	mov	r1, r4
 8001c6c:	024a      	lsls	r2, r1, #9
 8001c6e:	4610      	mov	r0, r2
 8001c70:	4619      	mov	r1, r3
 8001c72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c76:	2200      	movs	r2, #0
 8001c78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001c7a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001c7c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001c80:	f7fe fac0 	bl	8000204 <__aeabi_uldivmod>
 8001c84:	4602      	mov	r2, r0
 8001c86:	460b      	mov	r3, r1
 8001c88:	4613      	mov	r3, r2
 8001c8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001c8e:	e065      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x420>
 8001c90:	40023800 	.word	0x40023800
 8001c94:	00f42400 	.word	0x00f42400
 8001c98:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c9c:	4b3d      	ldr	r3, [pc, #244]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0x458>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	099b      	lsrs	r3, r3, #6
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	4611      	mov	r1, r2
 8001ca8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001cac:	653b      	str	r3, [r7, #80]	@ 0x50
 8001cae:	2300      	movs	r3, #0
 8001cb0:	657b      	str	r3, [r7, #84]	@ 0x54
 8001cb2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001cb6:	4642      	mov	r2, r8
 8001cb8:	464b      	mov	r3, r9
 8001cba:	f04f 0000 	mov.w	r0, #0
 8001cbe:	f04f 0100 	mov.w	r1, #0
 8001cc2:	0159      	lsls	r1, r3, #5
 8001cc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cc8:	0150      	lsls	r0, r2, #5
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	4641      	mov	r1, r8
 8001cd0:	1a51      	subs	r1, r2, r1
 8001cd2:	60b9      	str	r1, [r7, #8]
 8001cd4:	4649      	mov	r1, r9
 8001cd6:	eb63 0301 	sbc.w	r3, r3, r1
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	f04f 0200 	mov.w	r2, #0
 8001ce0:	f04f 0300 	mov.w	r3, #0
 8001ce4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001ce8:	4659      	mov	r1, fp
 8001cea:	018b      	lsls	r3, r1, #6
 8001cec:	4651      	mov	r1, sl
 8001cee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cf2:	4651      	mov	r1, sl
 8001cf4:	018a      	lsls	r2, r1, #6
 8001cf6:	4651      	mov	r1, sl
 8001cf8:	1a54      	subs	r4, r2, r1
 8001cfa:	4659      	mov	r1, fp
 8001cfc:	eb63 0501 	sbc.w	r5, r3, r1
 8001d00:	f04f 0200 	mov.w	r2, #0
 8001d04:	f04f 0300 	mov.w	r3, #0
 8001d08:	00eb      	lsls	r3, r5, #3
 8001d0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d0e:	00e2      	lsls	r2, r4, #3
 8001d10:	4614      	mov	r4, r2
 8001d12:	461d      	mov	r5, r3
 8001d14:	4643      	mov	r3, r8
 8001d16:	18e3      	adds	r3, r4, r3
 8001d18:	603b      	str	r3, [r7, #0]
 8001d1a:	464b      	mov	r3, r9
 8001d1c:	eb45 0303 	adc.w	r3, r5, r3
 8001d20:	607b      	str	r3, [r7, #4]
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	f04f 0300 	mov.w	r3, #0
 8001d2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d2e:	4629      	mov	r1, r5
 8001d30:	028b      	lsls	r3, r1, #10
 8001d32:	4621      	mov	r1, r4
 8001d34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d38:	4621      	mov	r1, r4
 8001d3a:	028a      	lsls	r2, r1, #10
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	4619      	mov	r1, r3
 8001d40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d44:	2200      	movs	r2, #0
 8001d46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d48:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001d4a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001d4e:	f7fe fa59 	bl	8000204 <__aeabi_uldivmod>
 8001d52:	4602      	mov	r2, r0
 8001d54:	460b      	mov	r3, r1
 8001d56:	4613      	mov	r3, r2
 8001d58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0x458>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	0f1b      	lsrs	r3, r3, #28
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001d6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001d6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001d7a:	e003      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001d82:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	37b8      	adds	r7, #184	@ 0xb8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800
 8001d98:	00f42400 	.word	0x00f42400

08001d9c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e28d      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f000 8083 	beq.w	8001ec2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001dbc:	4b94      	ldr	r3, [pc, #592]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f003 030c 	and.w	r3, r3, #12
 8001dc4:	2b04      	cmp	r3, #4
 8001dc6:	d019      	beq.n	8001dfc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001dc8:	4b91      	ldr	r3, [pc, #580]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f003 030c 	and.w	r3, r3, #12
        || \
 8001dd0:	2b08      	cmp	r3, #8
 8001dd2:	d106      	bne.n	8001de2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001dd4:	4b8e      	ldr	r3, [pc, #568]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ddc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001de0:	d00c      	beq.n	8001dfc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001de2:	4b8b      	ldr	r3, [pc, #556]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001dea:	2b0c      	cmp	r3, #12
 8001dec:	d112      	bne.n	8001e14 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dee:	4b88      	ldr	r3, [pc, #544]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001df6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001dfa:	d10b      	bne.n	8001e14 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dfc:	4b84      	ldr	r3, [pc, #528]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d05b      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x124>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d157      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e25a      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e1c:	d106      	bne.n	8001e2c <HAL_RCC_OscConfig+0x90>
 8001e1e:	4b7c      	ldr	r3, [pc, #496]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a7b      	ldr	r2, [pc, #492]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001e24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e28:	6013      	str	r3, [r2, #0]
 8001e2a:	e01d      	b.n	8001e68 <HAL_RCC_OscConfig+0xcc>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e34:	d10c      	bne.n	8001e50 <HAL_RCC_OscConfig+0xb4>
 8001e36:	4b76      	ldr	r3, [pc, #472]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a75      	ldr	r2, [pc, #468]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001e3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e40:	6013      	str	r3, [r2, #0]
 8001e42:	4b73      	ldr	r3, [pc, #460]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a72      	ldr	r2, [pc, #456]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001e48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	e00b      	b.n	8001e68 <HAL_RCC_OscConfig+0xcc>
 8001e50:	4b6f      	ldr	r3, [pc, #444]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a6e      	ldr	r2, [pc, #440]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001e56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e5a:	6013      	str	r3, [r2, #0]
 8001e5c:	4b6c      	ldr	r3, [pc, #432]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a6b      	ldr	r2, [pc, #428]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001e62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d013      	beq.n	8001e98 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e70:	f7ff f986 	bl	8001180 <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e78:	f7ff f982 	bl	8001180 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b64      	cmp	r3, #100	@ 0x64
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e21f      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e8a:	4b61      	ldr	r3, [pc, #388]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d0f0      	beq.n	8001e78 <HAL_RCC_OscConfig+0xdc>
 8001e96:	e014      	b.n	8001ec2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e98:	f7ff f972 	bl	8001180 <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ea0:	f7ff f96e 	bl	8001180 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b64      	cmp	r3, #100	@ 0x64
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e20b      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eb2:	4b57      	ldr	r3, [pc, #348]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1f0      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x104>
 8001ebe:	e000      	b.n	8001ec2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d06f      	beq.n	8001fae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001ece:	4b50      	ldr	r3, [pc, #320]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	f003 030c 	and.w	r3, r3, #12
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d017      	beq.n	8001f0a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001eda:	4b4d      	ldr	r3, [pc, #308]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 030c 	and.w	r3, r3, #12
        || \
 8001ee2:	2b08      	cmp	r3, #8
 8001ee4:	d105      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ee6:	4b4a      	ldr	r3, [pc, #296]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d00b      	beq.n	8001f0a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ef2:	4b47      	ldr	r3, [pc, #284]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001efa:	2b0c      	cmp	r3, #12
 8001efc:	d11c      	bne.n	8001f38 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001efe:	4b44      	ldr	r3, [pc, #272]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d116      	bne.n	8001f38 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f0a:	4b41      	ldr	r3, [pc, #260]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d005      	beq.n	8001f22 <HAL_RCC_OscConfig+0x186>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d001      	beq.n	8001f22 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e1d3      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f22:	4b3b      	ldr	r3, [pc, #236]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	00db      	lsls	r3, r3, #3
 8001f30:	4937      	ldr	r1, [pc, #220]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f36:	e03a      	b.n	8001fae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d020      	beq.n	8001f82 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f40:	4b34      	ldr	r3, [pc, #208]	@ (8002014 <HAL_RCC_OscConfig+0x278>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f46:	f7ff f91b 	bl	8001180 <HAL_GetTick>
 8001f4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f4c:	e008      	b.n	8001f60 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f4e:	f7ff f917 	bl	8001180 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d901      	bls.n	8001f60 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	e1b4      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f60:	4b2b      	ldr	r3, [pc, #172]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0302 	and.w	r3, r3, #2
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d0f0      	beq.n	8001f4e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f6c:	4b28      	ldr	r3, [pc, #160]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	691b      	ldr	r3, [r3, #16]
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	4925      	ldr	r1, [pc, #148]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	600b      	str	r3, [r1, #0]
 8001f80:	e015      	b.n	8001fae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f82:	4b24      	ldr	r3, [pc, #144]	@ (8002014 <HAL_RCC_OscConfig+0x278>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f88:	f7ff f8fa 	bl	8001180 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f90:	f7ff f8f6 	bl	8001180 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e193      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0308 	and.w	r3, r3, #8
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d036      	beq.n	8002028 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	695b      	ldr	r3, [r3, #20]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d016      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fc2:	4b15      	ldr	r3, [pc, #84]	@ (8002018 <HAL_RCC_OscConfig+0x27c>)
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fc8:	f7ff f8da 	bl	8001180 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fd0:	f7ff f8d6 	bl	8001180 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e173      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001fe4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d0f0      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x234>
 8001fee:	e01b      	b.n	8002028 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ff0:	4b09      	ldr	r3, [pc, #36]	@ (8002018 <HAL_RCC_OscConfig+0x27c>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff6:	f7ff f8c3 	bl	8001180 <HAL_GetTick>
 8001ffa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ffc:	e00e      	b.n	800201c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ffe:	f7ff f8bf 	bl	8001180 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d907      	bls.n	800201c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e15c      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
 8002010:	40023800 	.word	0x40023800
 8002014:	42470000 	.word	0x42470000
 8002018:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800201c:	4b8a      	ldr	r3, [pc, #552]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 800201e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d1ea      	bne.n	8001ffe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0304 	and.w	r3, r3, #4
 8002030:	2b00      	cmp	r3, #0
 8002032:	f000 8097 	beq.w	8002164 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002036:	2300      	movs	r3, #0
 8002038:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800203a:	4b83      	ldr	r3, [pc, #524]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 800203c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d10f      	bne.n	8002066 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	4b7f      	ldr	r3, [pc, #508]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204e:	4a7e      	ldr	r2, [pc, #504]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 8002050:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002054:	6413      	str	r3, [r2, #64]	@ 0x40
 8002056:	4b7c      	ldr	r3, [pc, #496]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800205e:	60bb      	str	r3, [r7, #8]
 8002060:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002062:	2301      	movs	r3, #1
 8002064:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002066:	4b79      	ldr	r3, [pc, #484]	@ (800224c <HAL_RCC_OscConfig+0x4b0>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800206e:	2b00      	cmp	r3, #0
 8002070:	d118      	bne.n	80020a4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002072:	4b76      	ldr	r3, [pc, #472]	@ (800224c <HAL_RCC_OscConfig+0x4b0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a75      	ldr	r2, [pc, #468]	@ (800224c <HAL_RCC_OscConfig+0x4b0>)
 8002078:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800207e:	f7ff f87f 	bl	8001180 <HAL_GetTick>
 8002082:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002084:	e008      	b.n	8002098 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002086:	f7ff f87b 	bl	8001180 <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	2b02      	cmp	r3, #2
 8002092:	d901      	bls.n	8002098 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e118      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002098:	4b6c      	ldr	r3, [pc, #432]	@ (800224c <HAL_RCC_OscConfig+0x4b0>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d0f0      	beq.n	8002086 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d106      	bne.n	80020ba <HAL_RCC_OscConfig+0x31e>
 80020ac:	4b66      	ldr	r3, [pc, #408]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80020ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b0:	4a65      	ldr	r2, [pc, #404]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80020b2:	f043 0301 	orr.w	r3, r3, #1
 80020b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80020b8:	e01c      	b.n	80020f4 <HAL_RCC_OscConfig+0x358>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	2b05      	cmp	r3, #5
 80020c0:	d10c      	bne.n	80020dc <HAL_RCC_OscConfig+0x340>
 80020c2:	4b61      	ldr	r3, [pc, #388]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80020c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020c6:	4a60      	ldr	r2, [pc, #384]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80020c8:	f043 0304 	orr.w	r3, r3, #4
 80020cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80020ce:	4b5e      	ldr	r3, [pc, #376]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80020d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020d2:	4a5d      	ldr	r2, [pc, #372]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80020da:	e00b      	b.n	80020f4 <HAL_RCC_OscConfig+0x358>
 80020dc:	4b5a      	ldr	r3, [pc, #360]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80020de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020e0:	4a59      	ldr	r2, [pc, #356]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80020e2:	f023 0301 	bic.w	r3, r3, #1
 80020e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80020e8:	4b57      	ldr	r3, [pc, #348]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80020ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ec:	4a56      	ldr	r2, [pc, #344]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80020ee:	f023 0304 	bic.w	r3, r3, #4
 80020f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d015      	beq.n	8002128 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fc:	f7ff f840 	bl	8001180 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002102:	e00a      	b.n	800211a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002104:	f7ff f83c 	bl	8001180 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002112:	4293      	cmp	r3, r2
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e0d7      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800211a:	4b4b      	ldr	r3, [pc, #300]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 800211c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d0ee      	beq.n	8002104 <HAL_RCC_OscConfig+0x368>
 8002126:	e014      	b.n	8002152 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002128:	f7ff f82a 	bl	8001180 <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800212e:	e00a      	b.n	8002146 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002130:	f7ff f826 	bl	8001180 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800213e:	4293      	cmp	r3, r2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e0c1      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002146:	4b40      	ldr	r3, [pc, #256]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 8002148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d1ee      	bne.n	8002130 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002152:	7dfb      	ldrb	r3, [r7, #23]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d105      	bne.n	8002164 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002158:	4b3b      	ldr	r3, [pc, #236]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 800215a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215c:	4a3a      	ldr	r2, [pc, #232]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 800215e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002162:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	2b00      	cmp	r3, #0
 800216a:	f000 80ad 	beq.w	80022c8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800216e:	4b36      	ldr	r3, [pc, #216]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f003 030c 	and.w	r3, r3, #12
 8002176:	2b08      	cmp	r3, #8
 8002178:	d060      	beq.n	800223c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	2b02      	cmp	r3, #2
 8002180:	d145      	bne.n	800220e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002182:	4b33      	ldr	r3, [pc, #204]	@ (8002250 <HAL_RCC_OscConfig+0x4b4>)
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002188:	f7fe fffa 	bl	8001180 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800218e:	e008      	b.n	80021a2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002190:	f7fe fff6 	bl	8001180 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e093      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021a2:	4b29      	ldr	r3, [pc, #164]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1f0      	bne.n	8002190 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69da      	ldr	r2, [r3, #28]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a1b      	ldr	r3, [r3, #32]
 80021b6:	431a      	orrs	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021bc:	019b      	lsls	r3, r3, #6
 80021be:	431a      	orrs	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c4:	085b      	lsrs	r3, r3, #1
 80021c6:	3b01      	subs	r3, #1
 80021c8:	041b      	lsls	r3, r3, #16
 80021ca:	431a      	orrs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d0:	061b      	lsls	r3, r3, #24
 80021d2:	431a      	orrs	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d8:	071b      	lsls	r3, r3, #28
 80021da:	491b      	ldr	r1, [pc, #108]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002250 <HAL_RCC_OscConfig+0x4b4>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e6:	f7fe ffcb 	bl	8001180 <HAL_GetTick>
 80021ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ec:	e008      	b.n	8002200 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ee:	f7fe ffc7 	bl	8001180 <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e064      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002200:	4b11      	ldr	r3, [pc, #68]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d0f0      	beq.n	80021ee <HAL_RCC_OscConfig+0x452>
 800220c:	e05c      	b.n	80022c8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800220e:	4b10      	ldr	r3, [pc, #64]	@ (8002250 <HAL_RCC_OscConfig+0x4b4>)
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002214:	f7fe ffb4 	bl	8001180 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800221c:	f7fe ffb0 	bl	8001180 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b02      	cmp	r3, #2
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e04d      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800222e:	4b06      	ldr	r3, [pc, #24]	@ (8002248 <HAL_RCC_OscConfig+0x4ac>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d1f0      	bne.n	800221c <HAL_RCC_OscConfig+0x480>
 800223a:	e045      	b.n	80022c8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d107      	bne.n	8002254 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e040      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
 8002248:	40023800 	.word	0x40023800
 800224c:	40007000 	.word	0x40007000
 8002250:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002254:	4b1f      	ldr	r3, [pc, #124]	@ (80022d4 <HAL_RCC_OscConfig+0x538>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d030      	beq.n	80022c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800226c:	429a      	cmp	r2, r3
 800226e:	d129      	bne.n	80022c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800227a:	429a      	cmp	r2, r3
 800227c:	d122      	bne.n	80022c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002284:	4013      	ands	r3, r2
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800228a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800228c:	4293      	cmp	r3, r2
 800228e:	d119      	bne.n	80022c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800229a:	085b      	lsrs	r3, r3, #1
 800229c:	3b01      	subs	r3, #1
 800229e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d10f      	bne.n	80022c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d107      	bne.n	80022c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d001      	beq.n	80022c8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e000      	b.n	80022ca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3718      	adds	r7, #24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40023800 	.word	0x40023800

080022d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e07b      	b.n	80023e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d108      	bne.n	8002304 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80022fa:	d009      	beq.n	8002310 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	61da      	str	r2, [r3, #28]
 8002302:	e005      	b.n	8002310 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d106      	bne.n	8002330 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7fe fcee 	bl	8000d0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2202      	movs	r2, #2
 8002334:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002346:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002358:	431a      	orrs	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	691b      	ldr	r3, [r3, #16]
 8002368:	f003 0302 	and.w	r3, r3, #2
 800236c:	431a      	orrs	r2, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	431a      	orrs	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002380:	431a      	orrs	r2, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a1b      	ldr	r3, [r3, #32]
 8002390:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002394:	ea42 0103 	orr.w	r1, r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800239c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	0c1b      	lsrs	r3, r3, #16
 80023ae:	f003 0104 	and.w	r1, r3, #4
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b6:	f003 0210 	and.w	r2, r3, #16
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	430a      	orrs	r2, r1
 80023c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	69da      	ldr	r2, [r3, #28]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b088      	sub	sp, #32
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	60f8      	str	r0, [r7, #12]
 80023f2:	60b9      	str	r1, [r7, #8]
 80023f4:	603b      	str	r3, [r7, #0]
 80023f6:	4613      	mov	r3, r2
 80023f8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80023fa:	f7fe fec1 	bl	8001180 <HAL_GetTick>
 80023fe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002400:	88fb      	ldrh	r3, [r7, #6]
 8002402:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b01      	cmp	r3, #1
 800240e:	d001      	beq.n	8002414 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002410:	2302      	movs	r3, #2
 8002412:	e12a      	b.n	800266a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d002      	beq.n	8002420 <HAL_SPI_Transmit+0x36>
 800241a:	88fb      	ldrh	r3, [r7, #6]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d101      	bne.n	8002424 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e122      	b.n	800266a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800242a:	2b01      	cmp	r3, #1
 800242c:	d101      	bne.n	8002432 <HAL_SPI_Transmit+0x48>
 800242e:	2302      	movs	r3, #2
 8002430:	e11b      	b.n	800266a <HAL_SPI_Transmit+0x280>
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2203      	movs	r2, #3
 800243e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2200      	movs	r2, #0
 8002446:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	68ba      	ldr	r2, [r7, #8]
 800244c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	88fa      	ldrh	r2, [r7, #6]
 8002452:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	88fa      	ldrh	r2, [r7, #6]
 8002458:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2200      	movs	r2, #0
 800245e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2200      	movs	r2, #0
 8002464:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2200      	movs	r2, #0
 800246a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002480:	d10f      	bne.n	80024a2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002490:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80024a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ac:	2b40      	cmp	r3, #64	@ 0x40
 80024ae:	d007      	beq.n	80024c0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024c8:	d152      	bne.n	8002570 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d002      	beq.n	80024d8 <HAL_SPI_Transmit+0xee>
 80024d2:	8b7b      	ldrh	r3, [r7, #26]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d145      	bne.n	8002564 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024dc:	881a      	ldrh	r2, [r3, #0]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e8:	1c9a      	adds	r2, r3, #2
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	3b01      	subs	r3, #1
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80024fc:	e032      	b.n	8002564 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b02      	cmp	r3, #2
 800250a:	d112      	bne.n	8002532 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002510:	881a      	ldrh	r2, [r3, #0]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251c:	1c9a      	adds	r2, r3, #2
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002526:	b29b      	uxth	r3, r3
 8002528:	3b01      	subs	r3, #1
 800252a:	b29a      	uxth	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002530:	e018      	b.n	8002564 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002532:	f7fe fe25 	bl	8001180 <HAL_GetTick>
 8002536:	4602      	mov	r2, r0
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	683a      	ldr	r2, [r7, #0]
 800253e:	429a      	cmp	r2, r3
 8002540:	d803      	bhi.n	800254a <HAL_SPI_Transmit+0x160>
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002548:	d102      	bne.n	8002550 <HAL_SPI_Transmit+0x166>
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d109      	bne.n	8002564 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e082      	b.n	800266a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002568:	b29b      	uxth	r3, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d1c7      	bne.n	80024fe <HAL_SPI_Transmit+0x114>
 800256e:	e053      	b.n	8002618 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d002      	beq.n	800257e <HAL_SPI_Transmit+0x194>
 8002578:	8b7b      	ldrh	r3, [r7, #26]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d147      	bne.n	800260e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	330c      	adds	r3, #12
 8002588:	7812      	ldrb	r2, [r2, #0]
 800258a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800259a:	b29b      	uxth	r3, r3
 800259c:	3b01      	subs	r3, #1
 800259e:	b29a      	uxth	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80025a4:	e033      	b.n	800260e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d113      	bne.n	80025dc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	330c      	adds	r3, #12
 80025be:	7812      	ldrb	r2, [r2, #0]
 80025c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	1c5a      	adds	r2, r3, #1
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	3b01      	subs	r3, #1
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80025da:	e018      	b.n	800260e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025dc:	f7fe fdd0 	bl	8001180 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	683a      	ldr	r2, [r7, #0]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d803      	bhi.n	80025f4 <HAL_SPI_Transmit+0x20a>
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f2:	d102      	bne.n	80025fa <HAL_SPI_Transmit+0x210>
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d109      	bne.n	800260e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2201      	movs	r2, #1
 80025fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e02d      	b.n	800266a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002612:	b29b      	uxth	r3, r3
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1c6      	bne.n	80025a6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002618:	69fa      	ldr	r2, [r7, #28]
 800261a:	6839      	ldr	r1, [r7, #0]
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f000 f8b1 	bl	8002784 <SPI_EndRxTxTransaction>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d002      	beq.n	800262e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2220      	movs	r2, #32
 800262c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10a      	bne.n	800264c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002636:	2300      	movs	r3, #0
 8002638:	617b      	str	r3, [r7, #20]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	617b      	str	r3, [r7, #20]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	617b      	str	r3, [r7, #20]
 800264a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2200      	movs	r2, #0
 8002658:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e000      	b.n	800266a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002668:	2300      	movs	r3, #0
  }
}
 800266a:	4618      	mov	r0, r3
 800266c:	3720      	adds	r7, #32
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
	...

08002674 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b088      	sub	sp, #32
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	603b      	str	r3, [r7, #0]
 8002680:	4613      	mov	r3, r2
 8002682:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002684:	f7fe fd7c 	bl	8001180 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800268c:	1a9b      	subs	r3, r3, r2
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	4413      	add	r3, r2
 8002692:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002694:	f7fe fd74 	bl	8001180 <HAL_GetTick>
 8002698:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800269a:	4b39      	ldr	r3, [pc, #228]	@ (8002780 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	015b      	lsls	r3, r3, #5
 80026a0:	0d1b      	lsrs	r3, r3, #20
 80026a2:	69fa      	ldr	r2, [r7, #28]
 80026a4:	fb02 f303 	mul.w	r3, r2, r3
 80026a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026aa:	e055      	b.n	8002758 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b2:	d051      	beq.n	8002758 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80026b4:	f7fe fd64 	bl	8001180 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	69fa      	ldr	r2, [r7, #28]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d902      	bls.n	80026ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d13d      	bne.n	8002746 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80026d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80026e2:	d111      	bne.n	8002708 <SPI_WaitFlagStateUntilTimeout+0x94>
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026ec:	d004      	beq.n	80026f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026f6:	d107      	bne.n	8002708 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002706:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002710:	d10f      	bne.n	8002732 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002730:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2201      	movs	r2, #1
 8002736:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e018      	b.n	8002778 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d102      	bne.n	8002752 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800274c:	2300      	movs	r3, #0
 800274e:	61fb      	str	r3, [r7, #28]
 8002750:	e002      	b.n	8002758 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	3b01      	subs	r3, #1
 8002756:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689a      	ldr	r2, [r3, #8]
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	4013      	ands	r3, r2
 8002762:	68ba      	ldr	r2, [r7, #8]
 8002764:	429a      	cmp	r2, r3
 8002766:	bf0c      	ite	eq
 8002768:	2301      	moveq	r3, #1
 800276a:	2300      	movne	r3, #0
 800276c:	b2db      	uxtb	r3, r3
 800276e:	461a      	mov	r2, r3
 8002770:	79fb      	ldrb	r3, [r7, #7]
 8002772:	429a      	cmp	r2, r3
 8002774:	d19a      	bne.n	80026ac <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3720      	adds	r7, #32
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20000020 	.word	0x20000020

08002784 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b088      	sub	sp, #32
 8002788:	af02      	add	r7, sp, #8
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	2201      	movs	r2, #1
 8002798:	2102      	movs	r1, #2
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f7ff ff6a 	bl	8002674 <SPI_WaitFlagStateUntilTimeout>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d007      	beq.n	80027b6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027aa:	f043 0220 	orr.w	r2, r3, #32
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e032      	b.n	800281c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80027b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002824 <SPI_EndRxTxTransaction+0xa0>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a1b      	ldr	r2, [pc, #108]	@ (8002828 <SPI_EndRxTxTransaction+0xa4>)
 80027bc:	fba2 2303 	umull	r2, r3, r2, r3
 80027c0:	0d5b      	lsrs	r3, r3, #21
 80027c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80027c6:	fb02 f303 	mul.w	r3, r2, r3
 80027ca:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80027d4:	d112      	bne.n	80027fc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	2200      	movs	r2, #0
 80027de:	2180      	movs	r1, #128	@ 0x80
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f7ff ff47 	bl	8002674 <SPI_WaitFlagStateUntilTimeout>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d016      	beq.n	800281a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027f0:	f043 0220 	orr.w	r2, r3, #32
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e00f      	b.n	800281c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00a      	beq.n	8002818 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	3b01      	subs	r3, #1
 8002806:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002812:	2b80      	cmp	r3, #128	@ 0x80
 8002814:	d0f2      	beq.n	80027fc <SPI_EndRxTxTransaction+0x78>
 8002816:	e000      	b.n	800281a <SPI_EndRxTxTransaction+0x96>
        break;
 8002818:	bf00      	nop
  }

  return HAL_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	3718      	adds	r7, #24
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	20000020 	.word	0x20000020
 8002828:	165e9f81 	.word	0x165e9f81

0800282c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e042      	b.n	80028c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d106      	bne.n	8002858 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fe fbbc 	bl	8000fd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2224      	movs	r2, #36	@ 0x24
 800285c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68da      	ldr	r2, [r3, #12]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800286e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f000 f82b 	bl	80028cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	691a      	ldr	r2, [r3, #16]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002884:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	695a      	ldr	r2, [r3, #20]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002894:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68da      	ldr	r2, [r3, #12]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80028a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2220      	movs	r2, #32
 80028b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2220      	movs	r2, #32
 80028b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028d0:	b0c0      	sub	sp, #256	@ 0x100
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	691b      	ldr	r3, [r3, #16]
 80028e0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80028e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028e8:	68d9      	ldr	r1, [r3, #12]
 80028ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	ea40 0301 	orr.w	r3, r0, r1
 80028f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80028f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	431a      	orrs	r2, r3
 8002904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	431a      	orrs	r2, r3
 800290c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002910:	69db      	ldr	r3, [r3, #28]
 8002912:	4313      	orrs	r3, r2
 8002914:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002924:	f021 010c 	bic.w	r1, r1, #12
 8002928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002932:	430b      	orrs	r3, r1
 8002934:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002946:	6999      	ldr	r1, [r3, #24]
 8002948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	ea40 0301 	orr.w	r3, r0, r1
 8002952:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	4b8f      	ldr	r3, [pc, #572]	@ (8002b98 <UART_SetConfig+0x2cc>)
 800295c:	429a      	cmp	r2, r3
 800295e:	d005      	beq.n	800296c <UART_SetConfig+0xa0>
 8002960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	4b8d      	ldr	r3, [pc, #564]	@ (8002b9c <UART_SetConfig+0x2d0>)
 8002968:	429a      	cmp	r2, r3
 800296a:	d104      	bne.n	8002976 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800296c:	f7fe ffd2 	bl	8001914 <HAL_RCC_GetPCLK2Freq>
 8002970:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002974:	e003      	b.n	800297e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002976:	f7fe ffb9 	bl	80018ec <HAL_RCC_GetPCLK1Freq>
 800297a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800297e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002982:	69db      	ldr	r3, [r3, #28]
 8002984:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002988:	f040 810c 	bne.w	8002ba4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800298c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002990:	2200      	movs	r2, #0
 8002992:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002996:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800299a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800299e:	4622      	mov	r2, r4
 80029a0:	462b      	mov	r3, r5
 80029a2:	1891      	adds	r1, r2, r2
 80029a4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80029a6:	415b      	adcs	r3, r3
 80029a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80029aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80029ae:	4621      	mov	r1, r4
 80029b0:	eb12 0801 	adds.w	r8, r2, r1
 80029b4:	4629      	mov	r1, r5
 80029b6:	eb43 0901 	adc.w	r9, r3, r1
 80029ba:	f04f 0200 	mov.w	r2, #0
 80029be:	f04f 0300 	mov.w	r3, #0
 80029c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80029c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80029ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80029ce:	4690      	mov	r8, r2
 80029d0:	4699      	mov	r9, r3
 80029d2:	4623      	mov	r3, r4
 80029d4:	eb18 0303 	adds.w	r3, r8, r3
 80029d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80029dc:	462b      	mov	r3, r5
 80029de:	eb49 0303 	adc.w	r3, r9, r3
 80029e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80029e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80029f2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80029f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80029fa:	460b      	mov	r3, r1
 80029fc:	18db      	adds	r3, r3, r3
 80029fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8002a00:	4613      	mov	r3, r2
 8002a02:	eb42 0303 	adc.w	r3, r2, r3
 8002a06:	657b      	str	r3, [r7, #84]	@ 0x54
 8002a08:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002a0c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002a10:	f7fd fbf8 	bl	8000204 <__aeabi_uldivmod>
 8002a14:	4602      	mov	r2, r0
 8002a16:	460b      	mov	r3, r1
 8002a18:	4b61      	ldr	r3, [pc, #388]	@ (8002ba0 <UART_SetConfig+0x2d4>)
 8002a1a:	fba3 2302 	umull	r2, r3, r3, r2
 8002a1e:	095b      	lsrs	r3, r3, #5
 8002a20:	011c      	lsls	r4, r3, #4
 8002a22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a26:	2200      	movs	r2, #0
 8002a28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002a2c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002a30:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002a34:	4642      	mov	r2, r8
 8002a36:	464b      	mov	r3, r9
 8002a38:	1891      	adds	r1, r2, r2
 8002a3a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002a3c:	415b      	adcs	r3, r3
 8002a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a40:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002a44:	4641      	mov	r1, r8
 8002a46:	eb12 0a01 	adds.w	sl, r2, r1
 8002a4a:	4649      	mov	r1, r9
 8002a4c:	eb43 0b01 	adc.w	fp, r3, r1
 8002a50:	f04f 0200 	mov.w	r2, #0
 8002a54:	f04f 0300 	mov.w	r3, #0
 8002a58:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002a5c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002a60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a64:	4692      	mov	sl, r2
 8002a66:	469b      	mov	fp, r3
 8002a68:	4643      	mov	r3, r8
 8002a6a:	eb1a 0303 	adds.w	r3, sl, r3
 8002a6e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a72:	464b      	mov	r3, r9
 8002a74:	eb4b 0303 	adc.w	r3, fp, r3
 8002a78:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002a88:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002a8c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002a90:	460b      	mov	r3, r1
 8002a92:	18db      	adds	r3, r3, r3
 8002a94:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a96:	4613      	mov	r3, r2
 8002a98:	eb42 0303 	adc.w	r3, r2, r3
 8002a9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a9e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002aa2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002aa6:	f7fd fbad 	bl	8000204 <__aeabi_uldivmod>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	460b      	mov	r3, r1
 8002aae:	4611      	mov	r1, r2
 8002ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8002ba0 <UART_SetConfig+0x2d4>)
 8002ab2:	fba3 2301 	umull	r2, r3, r3, r1
 8002ab6:	095b      	lsrs	r3, r3, #5
 8002ab8:	2264      	movs	r2, #100	@ 0x64
 8002aba:	fb02 f303 	mul.w	r3, r2, r3
 8002abe:	1acb      	subs	r3, r1, r3
 8002ac0:	00db      	lsls	r3, r3, #3
 8002ac2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002ac6:	4b36      	ldr	r3, [pc, #216]	@ (8002ba0 <UART_SetConfig+0x2d4>)
 8002ac8:	fba3 2302 	umull	r2, r3, r3, r2
 8002acc:	095b      	lsrs	r3, r3, #5
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002ad4:	441c      	add	r4, r3
 8002ad6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ada:	2200      	movs	r2, #0
 8002adc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ae0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002ae4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002ae8:	4642      	mov	r2, r8
 8002aea:	464b      	mov	r3, r9
 8002aec:	1891      	adds	r1, r2, r2
 8002aee:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002af0:	415b      	adcs	r3, r3
 8002af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002af4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002af8:	4641      	mov	r1, r8
 8002afa:	1851      	adds	r1, r2, r1
 8002afc:	6339      	str	r1, [r7, #48]	@ 0x30
 8002afe:	4649      	mov	r1, r9
 8002b00:	414b      	adcs	r3, r1
 8002b02:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b04:	f04f 0200 	mov.w	r2, #0
 8002b08:	f04f 0300 	mov.w	r3, #0
 8002b0c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002b10:	4659      	mov	r1, fp
 8002b12:	00cb      	lsls	r3, r1, #3
 8002b14:	4651      	mov	r1, sl
 8002b16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b1a:	4651      	mov	r1, sl
 8002b1c:	00ca      	lsls	r2, r1, #3
 8002b1e:	4610      	mov	r0, r2
 8002b20:	4619      	mov	r1, r3
 8002b22:	4603      	mov	r3, r0
 8002b24:	4642      	mov	r2, r8
 8002b26:	189b      	adds	r3, r3, r2
 8002b28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002b2c:	464b      	mov	r3, r9
 8002b2e:	460a      	mov	r2, r1
 8002b30:	eb42 0303 	adc.w	r3, r2, r3
 8002b34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002b44:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002b48:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	18db      	adds	r3, r3, r3
 8002b50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b52:	4613      	mov	r3, r2
 8002b54:	eb42 0303 	adc.w	r3, r2, r3
 8002b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b5e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002b62:	f7fd fb4f 	bl	8000204 <__aeabi_uldivmod>
 8002b66:	4602      	mov	r2, r0
 8002b68:	460b      	mov	r3, r1
 8002b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ba0 <UART_SetConfig+0x2d4>)
 8002b6c:	fba3 1302 	umull	r1, r3, r3, r2
 8002b70:	095b      	lsrs	r3, r3, #5
 8002b72:	2164      	movs	r1, #100	@ 0x64
 8002b74:	fb01 f303 	mul.w	r3, r1, r3
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	3332      	adds	r3, #50	@ 0x32
 8002b7e:	4a08      	ldr	r2, [pc, #32]	@ (8002ba0 <UART_SetConfig+0x2d4>)
 8002b80:	fba2 2303 	umull	r2, r3, r2, r3
 8002b84:	095b      	lsrs	r3, r3, #5
 8002b86:	f003 0207 	and.w	r2, r3, #7
 8002b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4422      	add	r2, r4
 8002b92:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002b94:	e106      	b.n	8002da4 <UART_SetConfig+0x4d8>
 8002b96:	bf00      	nop
 8002b98:	40011000 	.word	0x40011000
 8002b9c:	40011400 	.word	0x40011400
 8002ba0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ba4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002bae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002bb2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002bb6:	4642      	mov	r2, r8
 8002bb8:	464b      	mov	r3, r9
 8002bba:	1891      	adds	r1, r2, r2
 8002bbc:	6239      	str	r1, [r7, #32]
 8002bbe:	415b      	adcs	r3, r3
 8002bc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bc2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002bc6:	4641      	mov	r1, r8
 8002bc8:	1854      	adds	r4, r2, r1
 8002bca:	4649      	mov	r1, r9
 8002bcc:	eb43 0501 	adc.w	r5, r3, r1
 8002bd0:	f04f 0200 	mov.w	r2, #0
 8002bd4:	f04f 0300 	mov.w	r3, #0
 8002bd8:	00eb      	lsls	r3, r5, #3
 8002bda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bde:	00e2      	lsls	r2, r4, #3
 8002be0:	4614      	mov	r4, r2
 8002be2:	461d      	mov	r5, r3
 8002be4:	4643      	mov	r3, r8
 8002be6:	18e3      	adds	r3, r4, r3
 8002be8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002bec:	464b      	mov	r3, r9
 8002bee:	eb45 0303 	adc.w	r3, r5, r3
 8002bf2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002c02:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002c06:	f04f 0200 	mov.w	r2, #0
 8002c0a:	f04f 0300 	mov.w	r3, #0
 8002c0e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002c12:	4629      	mov	r1, r5
 8002c14:	008b      	lsls	r3, r1, #2
 8002c16:	4621      	mov	r1, r4
 8002c18:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c1c:	4621      	mov	r1, r4
 8002c1e:	008a      	lsls	r2, r1, #2
 8002c20:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002c24:	f7fd faee 	bl	8000204 <__aeabi_uldivmod>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	460b      	mov	r3, r1
 8002c2c:	4b60      	ldr	r3, [pc, #384]	@ (8002db0 <UART_SetConfig+0x4e4>)
 8002c2e:	fba3 2302 	umull	r2, r3, r3, r2
 8002c32:	095b      	lsrs	r3, r3, #5
 8002c34:	011c      	lsls	r4, r3, #4
 8002c36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002c40:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002c44:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002c48:	4642      	mov	r2, r8
 8002c4a:	464b      	mov	r3, r9
 8002c4c:	1891      	adds	r1, r2, r2
 8002c4e:	61b9      	str	r1, [r7, #24]
 8002c50:	415b      	adcs	r3, r3
 8002c52:	61fb      	str	r3, [r7, #28]
 8002c54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c58:	4641      	mov	r1, r8
 8002c5a:	1851      	adds	r1, r2, r1
 8002c5c:	6139      	str	r1, [r7, #16]
 8002c5e:	4649      	mov	r1, r9
 8002c60:	414b      	adcs	r3, r1
 8002c62:	617b      	str	r3, [r7, #20]
 8002c64:	f04f 0200 	mov.w	r2, #0
 8002c68:	f04f 0300 	mov.w	r3, #0
 8002c6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c70:	4659      	mov	r1, fp
 8002c72:	00cb      	lsls	r3, r1, #3
 8002c74:	4651      	mov	r1, sl
 8002c76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c7a:	4651      	mov	r1, sl
 8002c7c:	00ca      	lsls	r2, r1, #3
 8002c7e:	4610      	mov	r0, r2
 8002c80:	4619      	mov	r1, r3
 8002c82:	4603      	mov	r3, r0
 8002c84:	4642      	mov	r2, r8
 8002c86:	189b      	adds	r3, r3, r2
 8002c88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002c8c:	464b      	mov	r3, r9
 8002c8e:	460a      	mov	r2, r1
 8002c90:	eb42 0303 	adc.w	r3, r2, r3
 8002c94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002ca2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002ca4:	f04f 0200 	mov.w	r2, #0
 8002ca8:	f04f 0300 	mov.w	r3, #0
 8002cac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002cb0:	4649      	mov	r1, r9
 8002cb2:	008b      	lsls	r3, r1, #2
 8002cb4:	4641      	mov	r1, r8
 8002cb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cba:	4641      	mov	r1, r8
 8002cbc:	008a      	lsls	r2, r1, #2
 8002cbe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002cc2:	f7fd fa9f 	bl	8000204 <__aeabi_uldivmod>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	460b      	mov	r3, r1
 8002cca:	4611      	mov	r1, r2
 8002ccc:	4b38      	ldr	r3, [pc, #224]	@ (8002db0 <UART_SetConfig+0x4e4>)
 8002cce:	fba3 2301 	umull	r2, r3, r3, r1
 8002cd2:	095b      	lsrs	r3, r3, #5
 8002cd4:	2264      	movs	r2, #100	@ 0x64
 8002cd6:	fb02 f303 	mul.w	r3, r2, r3
 8002cda:	1acb      	subs	r3, r1, r3
 8002cdc:	011b      	lsls	r3, r3, #4
 8002cde:	3332      	adds	r3, #50	@ 0x32
 8002ce0:	4a33      	ldr	r2, [pc, #204]	@ (8002db0 <UART_SetConfig+0x4e4>)
 8002ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce6:	095b      	lsrs	r3, r3, #5
 8002ce8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cec:	441c      	add	r4, r3
 8002cee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	673b      	str	r3, [r7, #112]	@ 0x70
 8002cf6:	677a      	str	r2, [r7, #116]	@ 0x74
 8002cf8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002cfc:	4642      	mov	r2, r8
 8002cfe:	464b      	mov	r3, r9
 8002d00:	1891      	adds	r1, r2, r2
 8002d02:	60b9      	str	r1, [r7, #8]
 8002d04:	415b      	adcs	r3, r3
 8002d06:	60fb      	str	r3, [r7, #12]
 8002d08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d0c:	4641      	mov	r1, r8
 8002d0e:	1851      	adds	r1, r2, r1
 8002d10:	6039      	str	r1, [r7, #0]
 8002d12:	4649      	mov	r1, r9
 8002d14:	414b      	adcs	r3, r1
 8002d16:	607b      	str	r3, [r7, #4]
 8002d18:	f04f 0200 	mov.w	r2, #0
 8002d1c:	f04f 0300 	mov.w	r3, #0
 8002d20:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002d24:	4659      	mov	r1, fp
 8002d26:	00cb      	lsls	r3, r1, #3
 8002d28:	4651      	mov	r1, sl
 8002d2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d2e:	4651      	mov	r1, sl
 8002d30:	00ca      	lsls	r2, r1, #3
 8002d32:	4610      	mov	r0, r2
 8002d34:	4619      	mov	r1, r3
 8002d36:	4603      	mov	r3, r0
 8002d38:	4642      	mov	r2, r8
 8002d3a:	189b      	adds	r3, r3, r2
 8002d3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d3e:	464b      	mov	r3, r9
 8002d40:	460a      	mov	r2, r1
 8002d42:	eb42 0303 	adc.w	r3, r2, r3
 8002d46:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d52:	667a      	str	r2, [r7, #100]	@ 0x64
 8002d54:	f04f 0200 	mov.w	r2, #0
 8002d58:	f04f 0300 	mov.w	r3, #0
 8002d5c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002d60:	4649      	mov	r1, r9
 8002d62:	008b      	lsls	r3, r1, #2
 8002d64:	4641      	mov	r1, r8
 8002d66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d6a:	4641      	mov	r1, r8
 8002d6c:	008a      	lsls	r2, r1, #2
 8002d6e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002d72:	f7fd fa47 	bl	8000204 <__aeabi_uldivmod>
 8002d76:	4602      	mov	r2, r0
 8002d78:	460b      	mov	r3, r1
 8002d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002db0 <UART_SetConfig+0x4e4>)
 8002d7c:	fba3 1302 	umull	r1, r3, r3, r2
 8002d80:	095b      	lsrs	r3, r3, #5
 8002d82:	2164      	movs	r1, #100	@ 0x64
 8002d84:	fb01 f303 	mul.w	r3, r1, r3
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	011b      	lsls	r3, r3, #4
 8002d8c:	3332      	adds	r3, #50	@ 0x32
 8002d8e:	4a08      	ldr	r2, [pc, #32]	@ (8002db0 <UART_SetConfig+0x4e4>)
 8002d90:	fba2 2303 	umull	r2, r3, r2, r3
 8002d94:	095b      	lsrs	r3, r3, #5
 8002d96:	f003 020f 	and.w	r2, r3, #15
 8002d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4422      	add	r2, r4
 8002da2:	609a      	str	r2, [r3, #8]
}
 8002da4:	bf00      	nop
 8002da6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002daa:	46bd      	mov	sp, r7
 8002dac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002db0:	51eb851f 	.word	0x51eb851f

08002db4 <std>:
 8002db4:	2300      	movs	r3, #0
 8002db6:	b510      	push	{r4, lr}
 8002db8:	4604      	mov	r4, r0
 8002dba:	e9c0 3300 	strd	r3, r3, [r0]
 8002dbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002dc2:	6083      	str	r3, [r0, #8]
 8002dc4:	8181      	strh	r1, [r0, #12]
 8002dc6:	6643      	str	r3, [r0, #100]	@ 0x64
 8002dc8:	81c2      	strh	r2, [r0, #14]
 8002dca:	6183      	str	r3, [r0, #24]
 8002dcc:	4619      	mov	r1, r3
 8002dce:	2208      	movs	r2, #8
 8002dd0:	305c      	adds	r0, #92	@ 0x5c
 8002dd2:	f000 f9e7 	bl	80031a4 <memset>
 8002dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e0c <std+0x58>)
 8002dd8:	6263      	str	r3, [r4, #36]	@ 0x24
 8002dda:	4b0d      	ldr	r3, [pc, #52]	@ (8002e10 <std+0x5c>)
 8002ddc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002dde:	4b0d      	ldr	r3, [pc, #52]	@ (8002e14 <std+0x60>)
 8002de0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002de2:	4b0d      	ldr	r3, [pc, #52]	@ (8002e18 <std+0x64>)
 8002de4:	6323      	str	r3, [r4, #48]	@ 0x30
 8002de6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e1c <std+0x68>)
 8002de8:	6224      	str	r4, [r4, #32]
 8002dea:	429c      	cmp	r4, r3
 8002dec:	d006      	beq.n	8002dfc <std+0x48>
 8002dee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002df2:	4294      	cmp	r4, r2
 8002df4:	d002      	beq.n	8002dfc <std+0x48>
 8002df6:	33d0      	adds	r3, #208	@ 0xd0
 8002df8:	429c      	cmp	r4, r3
 8002dfa:	d105      	bne.n	8002e08 <std+0x54>
 8002dfc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002e00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e04:	f000 ba46 	b.w	8003294 <__retarget_lock_init_recursive>
 8002e08:	bd10      	pop	{r4, pc}
 8002e0a:	bf00      	nop
 8002e0c:	08002ff5 	.word	0x08002ff5
 8002e10:	08003017 	.word	0x08003017
 8002e14:	0800304f 	.word	0x0800304f
 8002e18:	08003073 	.word	0x08003073
 8002e1c:	2000992c 	.word	0x2000992c

08002e20 <stdio_exit_handler>:
 8002e20:	4a02      	ldr	r2, [pc, #8]	@ (8002e2c <stdio_exit_handler+0xc>)
 8002e22:	4903      	ldr	r1, [pc, #12]	@ (8002e30 <stdio_exit_handler+0x10>)
 8002e24:	4803      	ldr	r0, [pc, #12]	@ (8002e34 <stdio_exit_handler+0x14>)
 8002e26:	f000 b869 	b.w	8002efc <_fwalk_sglue>
 8002e2a:	bf00      	nop
 8002e2c:	2000002c 	.word	0x2000002c
 8002e30:	08003595 	.word	0x08003595
 8002e34:	2000003c 	.word	0x2000003c

08002e38 <cleanup_stdio>:
 8002e38:	6841      	ldr	r1, [r0, #4]
 8002e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8002e6c <cleanup_stdio+0x34>)
 8002e3c:	4299      	cmp	r1, r3
 8002e3e:	b510      	push	{r4, lr}
 8002e40:	4604      	mov	r4, r0
 8002e42:	d001      	beq.n	8002e48 <cleanup_stdio+0x10>
 8002e44:	f000 fba6 	bl	8003594 <_fflush_r>
 8002e48:	68a1      	ldr	r1, [r4, #8]
 8002e4a:	4b09      	ldr	r3, [pc, #36]	@ (8002e70 <cleanup_stdio+0x38>)
 8002e4c:	4299      	cmp	r1, r3
 8002e4e:	d002      	beq.n	8002e56 <cleanup_stdio+0x1e>
 8002e50:	4620      	mov	r0, r4
 8002e52:	f000 fb9f 	bl	8003594 <_fflush_r>
 8002e56:	68e1      	ldr	r1, [r4, #12]
 8002e58:	4b06      	ldr	r3, [pc, #24]	@ (8002e74 <cleanup_stdio+0x3c>)
 8002e5a:	4299      	cmp	r1, r3
 8002e5c:	d004      	beq.n	8002e68 <cleanup_stdio+0x30>
 8002e5e:	4620      	mov	r0, r4
 8002e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e64:	f000 bb96 	b.w	8003594 <_fflush_r>
 8002e68:	bd10      	pop	{r4, pc}
 8002e6a:	bf00      	nop
 8002e6c:	2000992c 	.word	0x2000992c
 8002e70:	20009994 	.word	0x20009994
 8002e74:	200099fc 	.word	0x200099fc

08002e78 <global_stdio_init.part.0>:
 8002e78:	b510      	push	{r4, lr}
 8002e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea8 <global_stdio_init.part.0+0x30>)
 8002e7c:	4c0b      	ldr	r4, [pc, #44]	@ (8002eac <global_stdio_init.part.0+0x34>)
 8002e7e:	4a0c      	ldr	r2, [pc, #48]	@ (8002eb0 <global_stdio_init.part.0+0x38>)
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	4620      	mov	r0, r4
 8002e84:	2200      	movs	r2, #0
 8002e86:	2104      	movs	r1, #4
 8002e88:	f7ff ff94 	bl	8002db4 <std>
 8002e8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002e90:	2201      	movs	r2, #1
 8002e92:	2109      	movs	r1, #9
 8002e94:	f7ff ff8e 	bl	8002db4 <std>
 8002e98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ea2:	2112      	movs	r1, #18
 8002ea4:	f7ff bf86 	b.w	8002db4 <std>
 8002ea8:	20009a64 	.word	0x20009a64
 8002eac:	2000992c 	.word	0x2000992c
 8002eb0:	08002e21 	.word	0x08002e21

08002eb4 <__sfp_lock_acquire>:
 8002eb4:	4801      	ldr	r0, [pc, #4]	@ (8002ebc <__sfp_lock_acquire+0x8>)
 8002eb6:	f000 b9ee 	b.w	8003296 <__retarget_lock_acquire_recursive>
 8002eba:	bf00      	nop
 8002ebc:	20009a6d 	.word	0x20009a6d

08002ec0 <__sfp_lock_release>:
 8002ec0:	4801      	ldr	r0, [pc, #4]	@ (8002ec8 <__sfp_lock_release+0x8>)
 8002ec2:	f000 b9e9 	b.w	8003298 <__retarget_lock_release_recursive>
 8002ec6:	bf00      	nop
 8002ec8:	20009a6d 	.word	0x20009a6d

08002ecc <__sinit>:
 8002ecc:	b510      	push	{r4, lr}
 8002ece:	4604      	mov	r4, r0
 8002ed0:	f7ff fff0 	bl	8002eb4 <__sfp_lock_acquire>
 8002ed4:	6a23      	ldr	r3, [r4, #32]
 8002ed6:	b11b      	cbz	r3, 8002ee0 <__sinit+0x14>
 8002ed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002edc:	f7ff bff0 	b.w	8002ec0 <__sfp_lock_release>
 8002ee0:	4b04      	ldr	r3, [pc, #16]	@ (8002ef4 <__sinit+0x28>)
 8002ee2:	6223      	str	r3, [r4, #32]
 8002ee4:	4b04      	ldr	r3, [pc, #16]	@ (8002ef8 <__sinit+0x2c>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1f5      	bne.n	8002ed8 <__sinit+0xc>
 8002eec:	f7ff ffc4 	bl	8002e78 <global_stdio_init.part.0>
 8002ef0:	e7f2      	b.n	8002ed8 <__sinit+0xc>
 8002ef2:	bf00      	nop
 8002ef4:	08002e39 	.word	0x08002e39
 8002ef8:	20009a64 	.word	0x20009a64

08002efc <_fwalk_sglue>:
 8002efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f00:	4607      	mov	r7, r0
 8002f02:	4688      	mov	r8, r1
 8002f04:	4614      	mov	r4, r2
 8002f06:	2600      	movs	r6, #0
 8002f08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f0c:	f1b9 0901 	subs.w	r9, r9, #1
 8002f10:	d505      	bpl.n	8002f1e <_fwalk_sglue+0x22>
 8002f12:	6824      	ldr	r4, [r4, #0]
 8002f14:	2c00      	cmp	r4, #0
 8002f16:	d1f7      	bne.n	8002f08 <_fwalk_sglue+0xc>
 8002f18:	4630      	mov	r0, r6
 8002f1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f1e:	89ab      	ldrh	r3, [r5, #12]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d907      	bls.n	8002f34 <_fwalk_sglue+0x38>
 8002f24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	d003      	beq.n	8002f34 <_fwalk_sglue+0x38>
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	4638      	mov	r0, r7
 8002f30:	47c0      	blx	r8
 8002f32:	4306      	orrs	r6, r0
 8002f34:	3568      	adds	r5, #104	@ 0x68
 8002f36:	e7e9      	b.n	8002f0c <_fwalk_sglue+0x10>

08002f38 <_puts_r>:
 8002f38:	6a03      	ldr	r3, [r0, #32]
 8002f3a:	b570      	push	{r4, r5, r6, lr}
 8002f3c:	6884      	ldr	r4, [r0, #8]
 8002f3e:	4605      	mov	r5, r0
 8002f40:	460e      	mov	r6, r1
 8002f42:	b90b      	cbnz	r3, 8002f48 <_puts_r+0x10>
 8002f44:	f7ff ffc2 	bl	8002ecc <__sinit>
 8002f48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f4a:	07db      	lsls	r3, r3, #31
 8002f4c:	d405      	bmi.n	8002f5a <_puts_r+0x22>
 8002f4e:	89a3      	ldrh	r3, [r4, #12]
 8002f50:	0598      	lsls	r0, r3, #22
 8002f52:	d402      	bmi.n	8002f5a <_puts_r+0x22>
 8002f54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f56:	f000 f99e 	bl	8003296 <__retarget_lock_acquire_recursive>
 8002f5a:	89a3      	ldrh	r3, [r4, #12]
 8002f5c:	0719      	lsls	r1, r3, #28
 8002f5e:	d502      	bpl.n	8002f66 <_puts_r+0x2e>
 8002f60:	6923      	ldr	r3, [r4, #16]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d135      	bne.n	8002fd2 <_puts_r+0x9a>
 8002f66:	4621      	mov	r1, r4
 8002f68:	4628      	mov	r0, r5
 8002f6a:	f000 f8c5 	bl	80030f8 <__swsetup_r>
 8002f6e:	b380      	cbz	r0, 8002fd2 <_puts_r+0x9a>
 8002f70:	f04f 35ff 	mov.w	r5, #4294967295
 8002f74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f76:	07da      	lsls	r2, r3, #31
 8002f78:	d405      	bmi.n	8002f86 <_puts_r+0x4e>
 8002f7a:	89a3      	ldrh	r3, [r4, #12]
 8002f7c:	059b      	lsls	r3, r3, #22
 8002f7e:	d402      	bmi.n	8002f86 <_puts_r+0x4e>
 8002f80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f82:	f000 f989 	bl	8003298 <__retarget_lock_release_recursive>
 8002f86:	4628      	mov	r0, r5
 8002f88:	bd70      	pop	{r4, r5, r6, pc}
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	da04      	bge.n	8002f98 <_puts_r+0x60>
 8002f8e:	69a2      	ldr	r2, [r4, #24]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	dc17      	bgt.n	8002fc4 <_puts_r+0x8c>
 8002f94:	290a      	cmp	r1, #10
 8002f96:	d015      	beq.n	8002fc4 <_puts_r+0x8c>
 8002f98:	6823      	ldr	r3, [r4, #0]
 8002f9a:	1c5a      	adds	r2, r3, #1
 8002f9c:	6022      	str	r2, [r4, #0]
 8002f9e:	7019      	strb	r1, [r3, #0]
 8002fa0:	68a3      	ldr	r3, [r4, #8]
 8002fa2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	60a3      	str	r3, [r4, #8]
 8002faa:	2900      	cmp	r1, #0
 8002fac:	d1ed      	bne.n	8002f8a <_puts_r+0x52>
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	da11      	bge.n	8002fd6 <_puts_r+0x9e>
 8002fb2:	4622      	mov	r2, r4
 8002fb4:	210a      	movs	r1, #10
 8002fb6:	4628      	mov	r0, r5
 8002fb8:	f000 f85f 	bl	800307a <__swbuf_r>
 8002fbc:	3001      	adds	r0, #1
 8002fbe:	d0d7      	beq.n	8002f70 <_puts_r+0x38>
 8002fc0:	250a      	movs	r5, #10
 8002fc2:	e7d7      	b.n	8002f74 <_puts_r+0x3c>
 8002fc4:	4622      	mov	r2, r4
 8002fc6:	4628      	mov	r0, r5
 8002fc8:	f000 f857 	bl	800307a <__swbuf_r>
 8002fcc:	3001      	adds	r0, #1
 8002fce:	d1e7      	bne.n	8002fa0 <_puts_r+0x68>
 8002fd0:	e7ce      	b.n	8002f70 <_puts_r+0x38>
 8002fd2:	3e01      	subs	r6, #1
 8002fd4:	e7e4      	b.n	8002fa0 <_puts_r+0x68>
 8002fd6:	6823      	ldr	r3, [r4, #0]
 8002fd8:	1c5a      	adds	r2, r3, #1
 8002fda:	6022      	str	r2, [r4, #0]
 8002fdc:	220a      	movs	r2, #10
 8002fde:	701a      	strb	r2, [r3, #0]
 8002fe0:	e7ee      	b.n	8002fc0 <_puts_r+0x88>
	...

08002fe4 <puts>:
 8002fe4:	4b02      	ldr	r3, [pc, #8]	@ (8002ff0 <puts+0xc>)
 8002fe6:	4601      	mov	r1, r0
 8002fe8:	6818      	ldr	r0, [r3, #0]
 8002fea:	f7ff bfa5 	b.w	8002f38 <_puts_r>
 8002fee:	bf00      	nop
 8002ff0:	20000038 	.word	0x20000038

08002ff4 <__sread>:
 8002ff4:	b510      	push	{r4, lr}
 8002ff6:	460c      	mov	r4, r1
 8002ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ffc:	f000 f8fc 	bl	80031f8 <_read_r>
 8003000:	2800      	cmp	r0, #0
 8003002:	bfab      	itete	ge
 8003004:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003006:	89a3      	ldrhlt	r3, [r4, #12]
 8003008:	181b      	addge	r3, r3, r0
 800300a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800300e:	bfac      	ite	ge
 8003010:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003012:	81a3      	strhlt	r3, [r4, #12]
 8003014:	bd10      	pop	{r4, pc}

08003016 <__swrite>:
 8003016:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800301a:	461f      	mov	r7, r3
 800301c:	898b      	ldrh	r3, [r1, #12]
 800301e:	05db      	lsls	r3, r3, #23
 8003020:	4605      	mov	r5, r0
 8003022:	460c      	mov	r4, r1
 8003024:	4616      	mov	r6, r2
 8003026:	d505      	bpl.n	8003034 <__swrite+0x1e>
 8003028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800302c:	2302      	movs	r3, #2
 800302e:	2200      	movs	r2, #0
 8003030:	f000 f8d0 	bl	80031d4 <_lseek_r>
 8003034:	89a3      	ldrh	r3, [r4, #12]
 8003036:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800303a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800303e:	81a3      	strh	r3, [r4, #12]
 8003040:	4632      	mov	r2, r6
 8003042:	463b      	mov	r3, r7
 8003044:	4628      	mov	r0, r5
 8003046:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800304a:	f000 b8e7 	b.w	800321c <_write_r>

0800304e <__sseek>:
 800304e:	b510      	push	{r4, lr}
 8003050:	460c      	mov	r4, r1
 8003052:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003056:	f000 f8bd 	bl	80031d4 <_lseek_r>
 800305a:	1c43      	adds	r3, r0, #1
 800305c:	89a3      	ldrh	r3, [r4, #12]
 800305e:	bf15      	itete	ne
 8003060:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003062:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003066:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800306a:	81a3      	strheq	r3, [r4, #12]
 800306c:	bf18      	it	ne
 800306e:	81a3      	strhne	r3, [r4, #12]
 8003070:	bd10      	pop	{r4, pc}

08003072 <__sclose>:
 8003072:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003076:	f000 b89d 	b.w	80031b4 <_close_r>

0800307a <__swbuf_r>:
 800307a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800307c:	460e      	mov	r6, r1
 800307e:	4614      	mov	r4, r2
 8003080:	4605      	mov	r5, r0
 8003082:	b118      	cbz	r0, 800308c <__swbuf_r+0x12>
 8003084:	6a03      	ldr	r3, [r0, #32]
 8003086:	b90b      	cbnz	r3, 800308c <__swbuf_r+0x12>
 8003088:	f7ff ff20 	bl	8002ecc <__sinit>
 800308c:	69a3      	ldr	r3, [r4, #24]
 800308e:	60a3      	str	r3, [r4, #8]
 8003090:	89a3      	ldrh	r3, [r4, #12]
 8003092:	071a      	lsls	r2, r3, #28
 8003094:	d501      	bpl.n	800309a <__swbuf_r+0x20>
 8003096:	6923      	ldr	r3, [r4, #16]
 8003098:	b943      	cbnz	r3, 80030ac <__swbuf_r+0x32>
 800309a:	4621      	mov	r1, r4
 800309c:	4628      	mov	r0, r5
 800309e:	f000 f82b 	bl	80030f8 <__swsetup_r>
 80030a2:	b118      	cbz	r0, 80030ac <__swbuf_r+0x32>
 80030a4:	f04f 37ff 	mov.w	r7, #4294967295
 80030a8:	4638      	mov	r0, r7
 80030aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	6922      	ldr	r2, [r4, #16]
 80030b0:	1a98      	subs	r0, r3, r2
 80030b2:	6963      	ldr	r3, [r4, #20]
 80030b4:	b2f6      	uxtb	r6, r6
 80030b6:	4283      	cmp	r3, r0
 80030b8:	4637      	mov	r7, r6
 80030ba:	dc05      	bgt.n	80030c8 <__swbuf_r+0x4e>
 80030bc:	4621      	mov	r1, r4
 80030be:	4628      	mov	r0, r5
 80030c0:	f000 fa68 	bl	8003594 <_fflush_r>
 80030c4:	2800      	cmp	r0, #0
 80030c6:	d1ed      	bne.n	80030a4 <__swbuf_r+0x2a>
 80030c8:	68a3      	ldr	r3, [r4, #8]
 80030ca:	3b01      	subs	r3, #1
 80030cc:	60a3      	str	r3, [r4, #8]
 80030ce:	6823      	ldr	r3, [r4, #0]
 80030d0:	1c5a      	adds	r2, r3, #1
 80030d2:	6022      	str	r2, [r4, #0]
 80030d4:	701e      	strb	r6, [r3, #0]
 80030d6:	6962      	ldr	r2, [r4, #20]
 80030d8:	1c43      	adds	r3, r0, #1
 80030da:	429a      	cmp	r2, r3
 80030dc:	d004      	beq.n	80030e8 <__swbuf_r+0x6e>
 80030de:	89a3      	ldrh	r3, [r4, #12]
 80030e0:	07db      	lsls	r3, r3, #31
 80030e2:	d5e1      	bpl.n	80030a8 <__swbuf_r+0x2e>
 80030e4:	2e0a      	cmp	r6, #10
 80030e6:	d1df      	bne.n	80030a8 <__swbuf_r+0x2e>
 80030e8:	4621      	mov	r1, r4
 80030ea:	4628      	mov	r0, r5
 80030ec:	f000 fa52 	bl	8003594 <_fflush_r>
 80030f0:	2800      	cmp	r0, #0
 80030f2:	d0d9      	beq.n	80030a8 <__swbuf_r+0x2e>
 80030f4:	e7d6      	b.n	80030a4 <__swbuf_r+0x2a>
	...

080030f8 <__swsetup_r>:
 80030f8:	b538      	push	{r3, r4, r5, lr}
 80030fa:	4b29      	ldr	r3, [pc, #164]	@ (80031a0 <__swsetup_r+0xa8>)
 80030fc:	4605      	mov	r5, r0
 80030fe:	6818      	ldr	r0, [r3, #0]
 8003100:	460c      	mov	r4, r1
 8003102:	b118      	cbz	r0, 800310c <__swsetup_r+0x14>
 8003104:	6a03      	ldr	r3, [r0, #32]
 8003106:	b90b      	cbnz	r3, 800310c <__swsetup_r+0x14>
 8003108:	f7ff fee0 	bl	8002ecc <__sinit>
 800310c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003110:	0719      	lsls	r1, r3, #28
 8003112:	d422      	bmi.n	800315a <__swsetup_r+0x62>
 8003114:	06da      	lsls	r2, r3, #27
 8003116:	d407      	bmi.n	8003128 <__swsetup_r+0x30>
 8003118:	2209      	movs	r2, #9
 800311a:	602a      	str	r2, [r5, #0]
 800311c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003120:	81a3      	strh	r3, [r4, #12]
 8003122:	f04f 30ff 	mov.w	r0, #4294967295
 8003126:	e033      	b.n	8003190 <__swsetup_r+0x98>
 8003128:	0758      	lsls	r0, r3, #29
 800312a:	d512      	bpl.n	8003152 <__swsetup_r+0x5a>
 800312c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800312e:	b141      	cbz	r1, 8003142 <__swsetup_r+0x4a>
 8003130:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003134:	4299      	cmp	r1, r3
 8003136:	d002      	beq.n	800313e <__swsetup_r+0x46>
 8003138:	4628      	mov	r0, r5
 800313a:	f000 f8af 	bl	800329c <_free_r>
 800313e:	2300      	movs	r3, #0
 8003140:	6363      	str	r3, [r4, #52]	@ 0x34
 8003142:	89a3      	ldrh	r3, [r4, #12]
 8003144:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003148:	81a3      	strh	r3, [r4, #12]
 800314a:	2300      	movs	r3, #0
 800314c:	6063      	str	r3, [r4, #4]
 800314e:	6923      	ldr	r3, [r4, #16]
 8003150:	6023      	str	r3, [r4, #0]
 8003152:	89a3      	ldrh	r3, [r4, #12]
 8003154:	f043 0308 	orr.w	r3, r3, #8
 8003158:	81a3      	strh	r3, [r4, #12]
 800315a:	6923      	ldr	r3, [r4, #16]
 800315c:	b94b      	cbnz	r3, 8003172 <__swsetup_r+0x7a>
 800315e:	89a3      	ldrh	r3, [r4, #12]
 8003160:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003168:	d003      	beq.n	8003172 <__swsetup_r+0x7a>
 800316a:	4621      	mov	r1, r4
 800316c:	4628      	mov	r0, r5
 800316e:	f000 fa5f 	bl	8003630 <__smakebuf_r>
 8003172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003176:	f013 0201 	ands.w	r2, r3, #1
 800317a:	d00a      	beq.n	8003192 <__swsetup_r+0x9a>
 800317c:	2200      	movs	r2, #0
 800317e:	60a2      	str	r2, [r4, #8]
 8003180:	6962      	ldr	r2, [r4, #20]
 8003182:	4252      	negs	r2, r2
 8003184:	61a2      	str	r2, [r4, #24]
 8003186:	6922      	ldr	r2, [r4, #16]
 8003188:	b942      	cbnz	r2, 800319c <__swsetup_r+0xa4>
 800318a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800318e:	d1c5      	bne.n	800311c <__swsetup_r+0x24>
 8003190:	bd38      	pop	{r3, r4, r5, pc}
 8003192:	0799      	lsls	r1, r3, #30
 8003194:	bf58      	it	pl
 8003196:	6962      	ldrpl	r2, [r4, #20]
 8003198:	60a2      	str	r2, [r4, #8]
 800319a:	e7f4      	b.n	8003186 <__swsetup_r+0x8e>
 800319c:	2000      	movs	r0, #0
 800319e:	e7f7      	b.n	8003190 <__swsetup_r+0x98>
 80031a0:	20000038 	.word	0x20000038

080031a4 <memset>:
 80031a4:	4402      	add	r2, r0
 80031a6:	4603      	mov	r3, r0
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d100      	bne.n	80031ae <memset+0xa>
 80031ac:	4770      	bx	lr
 80031ae:	f803 1b01 	strb.w	r1, [r3], #1
 80031b2:	e7f9      	b.n	80031a8 <memset+0x4>

080031b4 <_close_r>:
 80031b4:	b538      	push	{r3, r4, r5, lr}
 80031b6:	4d06      	ldr	r5, [pc, #24]	@ (80031d0 <_close_r+0x1c>)
 80031b8:	2300      	movs	r3, #0
 80031ba:	4604      	mov	r4, r0
 80031bc:	4608      	mov	r0, r1
 80031be:	602b      	str	r3, [r5, #0]
 80031c0:	f7fd fe60 	bl	8000e84 <_close>
 80031c4:	1c43      	adds	r3, r0, #1
 80031c6:	d102      	bne.n	80031ce <_close_r+0x1a>
 80031c8:	682b      	ldr	r3, [r5, #0]
 80031ca:	b103      	cbz	r3, 80031ce <_close_r+0x1a>
 80031cc:	6023      	str	r3, [r4, #0]
 80031ce:	bd38      	pop	{r3, r4, r5, pc}
 80031d0:	20009a68 	.word	0x20009a68

080031d4 <_lseek_r>:
 80031d4:	b538      	push	{r3, r4, r5, lr}
 80031d6:	4d07      	ldr	r5, [pc, #28]	@ (80031f4 <_lseek_r+0x20>)
 80031d8:	4604      	mov	r4, r0
 80031da:	4608      	mov	r0, r1
 80031dc:	4611      	mov	r1, r2
 80031de:	2200      	movs	r2, #0
 80031e0:	602a      	str	r2, [r5, #0]
 80031e2:	461a      	mov	r2, r3
 80031e4:	f7fd fe75 	bl	8000ed2 <_lseek>
 80031e8:	1c43      	adds	r3, r0, #1
 80031ea:	d102      	bne.n	80031f2 <_lseek_r+0x1e>
 80031ec:	682b      	ldr	r3, [r5, #0]
 80031ee:	b103      	cbz	r3, 80031f2 <_lseek_r+0x1e>
 80031f0:	6023      	str	r3, [r4, #0]
 80031f2:	bd38      	pop	{r3, r4, r5, pc}
 80031f4:	20009a68 	.word	0x20009a68

080031f8 <_read_r>:
 80031f8:	b538      	push	{r3, r4, r5, lr}
 80031fa:	4d07      	ldr	r5, [pc, #28]	@ (8003218 <_read_r+0x20>)
 80031fc:	4604      	mov	r4, r0
 80031fe:	4608      	mov	r0, r1
 8003200:	4611      	mov	r1, r2
 8003202:	2200      	movs	r2, #0
 8003204:	602a      	str	r2, [r5, #0]
 8003206:	461a      	mov	r2, r3
 8003208:	f7fd fe1f 	bl	8000e4a <_read>
 800320c:	1c43      	adds	r3, r0, #1
 800320e:	d102      	bne.n	8003216 <_read_r+0x1e>
 8003210:	682b      	ldr	r3, [r5, #0]
 8003212:	b103      	cbz	r3, 8003216 <_read_r+0x1e>
 8003214:	6023      	str	r3, [r4, #0]
 8003216:	bd38      	pop	{r3, r4, r5, pc}
 8003218:	20009a68 	.word	0x20009a68

0800321c <_write_r>:
 800321c:	b538      	push	{r3, r4, r5, lr}
 800321e:	4d07      	ldr	r5, [pc, #28]	@ (800323c <_write_r+0x20>)
 8003220:	4604      	mov	r4, r0
 8003222:	4608      	mov	r0, r1
 8003224:	4611      	mov	r1, r2
 8003226:	2200      	movs	r2, #0
 8003228:	602a      	str	r2, [r5, #0]
 800322a:	461a      	mov	r2, r3
 800322c:	f7fd fc3b 	bl	8000aa6 <_write>
 8003230:	1c43      	adds	r3, r0, #1
 8003232:	d102      	bne.n	800323a <_write_r+0x1e>
 8003234:	682b      	ldr	r3, [r5, #0]
 8003236:	b103      	cbz	r3, 800323a <_write_r+0x1e>
 8003238:	6023      	str	r3, [r4, #0]
 800323a:	bd38      	pop	{r3, r4, r5, pc}
 800323c:	20009a68 	.word	0x20009a68

08003240 <__errno>:
 8003240:	4b01      	ldr	r3, [pc, #4]	@ (8003248 <__errno+0x8>)
 8003242:	6818      	ldr	r0, [r3, #0]
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	20000038 	.word	0x20000038

0800324c <__libc_init_array>:
 800324c:	b570      	push	{r4, r5, r6, lr}
 800324e:	4d0d      	ldr	r5, [pc, #52]	@ (8003284 <__libc_init_array+0x38>)
 8003250:	4c0d      	ldr	r4, [pc, #52]	@ (8003288 <__libc_init_array+0x3c>)
 8003252:	1b64      	subs	r4, r4, r5
 8003254:	10a4      	asrs	r4, r4, #2
 8003256:	2600      	movs	r6, #0
 8003258:	42a6      	cmp	r6, r4
 800325a:	d109      	bne.n	8003270 <__libc_init_array+0x24>
 800325c:	4d0b      	ldr	r5, [pc, #44]	@ (800328c <__libc_init_array+0x40>)
 800325e:	4c0c      	ldr	r4, [pc, #48]	@ (8003290 <__libc_init_array+0x44>)
 8003260:	f000 fa54 	bl	800370c <_init>
 8003264:	1b64      	subs	r4, r4, r5
 8003266:	10a4      	asrs	r4, r4, #2
 8003268:	2600      	movs	r6, #0
 800326a:	42a6      	cmp	r6, r4
 800326c:	d105      	bne.n	800327a <__libc_init_array+0x2e>
 800326e:	bd70      	pop	{r4, r5, r6, pc}
 8003270:	f855 3b04 	ldr.w	r3, [r5], #4
 8003274:	4798      	blx	r3
 8003276:	3601      	adds	r6, #1
 8003278:	e7ee      	b.n	8003258 <__libc_init_array+0xc>
 800327a:	f855 3b04 	ldr.w	r3, [r5], #4
 800327e:	4798      	blx	r3
 8003280:	3601      	adds	r6, #1
 8003282:	e7f2      	b.n	800326a <__libc_init_array+0x1e>
 8003284:	08005fb8 	.word	0x08005fb8
 8003288:	08005fb8 	.word	0x08005fb8
 800328c:	08005fb8 	.word	0x08005fb8
 8003290:	08005fbc 	.word	0x08005fbc

08003294 <__retarget_lock_init_recursive>:
 8003294:	4770      	bx	lr

08003296 <__retarget_lock_acquire_recursive>:
 8003296:	4770      	bx	lr

08003298 <__retarget_lock_release_recursive>:
 8003298:	4770      	bx	lr
	...

0800329c <_free_r>:
 800329c:	b538      	push	{r3, r4, r5, lr}
 800329e:	4605      	mov	r5, r0
 80032a0:	2900      	cmp	r1, #0
 80032a2:	d041      	beq.n	8003328 <_free_r+0x8c>
 80032a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80032a8:	1f0c      	subs	r4, r1, #4
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	bfb8      	it	lt
 80032ae:	18e4      	addlt	r4, r4, r3
 80032b0:	f000 f8e0 	bl	8003474 <__malloc_lock>
 80032b4:	4a1d      	ldr	r2, [pc, #116]	@ (800332c <_free_r+0x90>)
 80032b6:	6813      	ldr	r3, [r2, #0]
 80032b8:	b933      	cbnz	r3, 80032c8 <_free_r+0x2c>
 80032ba:	6063      	str	r3, [r4, #4]
 80032bc:	6014      	str	r4, [r2, #0]
 80032be:	4628      	mov	r0, r5
 80032c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80032c4:	f000 b8dc 	b.w	8003480 <__malloc_unlock>
 80032c8:	42a3      	cmp	r3, r4
 80032ca:	d908      	bls.n	80032de <_free_r+0x42>
 80032cc:	6820      	ldr	r0, [r4, #0]
 80032ce:	1821      	adds	r1, r4, r0
 80032d0:	428b      	cmp	r3, r1
 80032d2:	bf01      	itttt	eq
 80032d4:	6819      	ldreq	r1, [r3, #0]
 80032d6:	685b      	ldreq	r3, [r3, #4]
 80032d8:	1809      	addeq	r1, r1, r0
 80032da:	6021      	streq	r1, [r4, #0]
 80032dc:	e7ed      	b.n	80032ba <_free_r+0x1e>
 80032de:	461a      	mov	r2, r3
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	b10b      	cbz	r3, 80032e8 <_free_r+0x4c>
 80032e4:	42a3      	cmp	r3, r4
 80032e6:	d9fa      	bls.n	80032de <_free_r+0x42>
 80032e8:	6811      	ldr	r1, [r2, #0]
 80032ea:	1850      	adds	r0, r2, r1
 80032ec:	42a0      	cmp	r0, r4
 80032ee:	d10b      	bne.n	8003308 <_free_r+0x6c>
 80032f0:	6820      	ldr	r0, [r4, #0]
 80032f2:	4401      	add	r1, r0
 80032f4:	1850      	adds	r0, r2, r1
 80032f6:	4283      	cmp	r3, r0
 80032f8:	6011      	str	r1, [r2, #0]
 80032fa:	d1e0      	bne.n	80032be <_free_r+0x22>
 80032fc:	6818      	ldr	r0, [r3, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	6053      	str	r3, [r2, #4]
 8003302:	4408      	add	r0, r1
 8003304:	6010      	str	r0, [r2, #0]
 8003306:	e7da      	b.n	80032be <_free_r+0x22>
 8003308:	d902      	bls.n	8003310 <_free_r+0x74>
 800330a:	230c      	movs	r3, #12
 800330c:	602b      	str	r3, [r5, #0]
 800330e:	e7d6      	b.n	80032be <_free_r+0x22>
 8003310:	6820      	ldr	r0, [r4, #0]
 8003312:	1821      	adds	r1, r4, r0
 8003314:	428b      	cmp	r3, r1
 8003316:	bf04      	itt	eq
 8003318:	6819      	ldreq	r1, [r3, #0]
 800331a:	685b      	ldreq	r3, [r3, #4]
 800331c:	6063      	str	r3, [r4, #4]
 800331e:	bf04      	itt	eq
 8003320:	1809      	addeq	r1, r1, r0
 8003322:	6021      	streq	r1, [r4, #0]
 8003324:	6054      	str	r4, [r2, #4]
 8003326:	e7ca      	b.n	80032be <_free_r+0x22>
 8003328:	bd38      	pop	{r3, r4, r5, pc}
 800332a:	bf00      	nop
 800332c:	20009a74 	.word	0x20009a74

08003330 <sbrk_aligned>:
 8003330:	b570      	push	{r4, r5, r6, lr}
 8003332:	4e0f      	ldr	r6, [pc, #60]	@ (8003370 <sbrk_aligned+0x40>)
 8003334:	460c      	mov	r4, r1
 8003336:	6831      	ldr	r1, [r6, #0]
 8003338:	4605      	mov	r5, r0
 800333a:	b911      	cbnz	r1, 8003342 <sbrk_aligned+0x12>
 800333c:	f000 f9d6 	bl	80036ec <_sbrk_r>
 8003340:	6030      	str	r0, [r6, #0]
 8003342:	4621      	mov	r1, r4
 8003344:	4628      	mov	r0, r5
 8003346:	f000 f9d1 	bl	80036ec <_sbrk_r>
 800334a:	1c43      	adds	r3, r0, #1
 800334c:	d103      	bne.n	8003356 <sbrk_aligned+0x26>
 800334e:	f04f 34ff 	mov.w	r4, #4294967295
 8003352:	4620      	mov	r0, r4
 8003354:	bd70      	pop	{r4, r5, r6, pc}
 8003356:	1cc4      	adds	r4, r0, #3
 8003358:	f024 0403 	bic.w	r4, r4, #3
 800335c:	42a0      	cmp	r0, r4
 800335e:	d0f8      	beq.n	8003352 <sbrk_aligned+0x22>
 8003360:	1a21      	subs	r1, r4, r0
 8003362:	4628      	mov	r0, r5
 8003364:	f000 f9c2 	bl	80036ec <_sbrk_r>
 8003368:	3001      	adds	r0, #1
 800336a:	d1f2      	bne.n	8003352 <sbrk_aligned+0x22>
 800336c:	e7ef      	b.n	800334e <sbrk_aligned+0x1e>
 800336e:	bf00      	nop
 8003370:	20009a70 	.word	0x20009a70

08003374 <_malloc_r>:
 8003374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003378:	1ccd      	adds	r5, r1, #3
 800337a:	f025 0503 	bic.w	r5, r5, #3
 800337e:	3508      	adds	r5, #8
 8003380:	2d0c      	cmp	r5, #12
 8003382:	bf38      	it	cc
 8003384:	250c      	movcc	r5, #12
 8003386:	2d00      	cmp	r5, #0
 8003388:	4606      	mov	r6, r0
 800338a:	db01      	blt.n	8003390 <_malloc_r+0x1c>
 800338c:	42a9      	cmp	r1, r5
 800338e:	d904      	bls.n	800339a <_malloc_r+0x26>
 8003390:	230c      	movs	r3, #12
 8003392:	6033      	str	r3, [r6, #0]
 8003394:	2000      	movs	r0, #0
 8003396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800339a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003470 <_malloc_r+0xfc>
 800339e:	f000 f869 	bl	8003474 <__malloc_lock>
 80033a2:	f8d8 3000 	ldr.w	r3, [r8]
 80033a6:	461c      	mov	r4, r3
 80033a8:	bb44      	cbnz	r4, 80033fc <_malloc_r+0x88>
 80033aa:	4629      	mov	r1, r5
 80033ac:	4630      	mov	r0, r6
 80033ae:	f7ff ffbf 	bl	8003330 <sbrk_aligned>
 80033b2:	1c43      	adds	r3, r0, #1
 80033b4:	4604      	mov	r4, r0
 80033b6:	d158      	bne.n	800346a <_malloc_r+0xf6>
 80033b8:	f8d8 4000 	ldr.w	r4, [r8]
 80033bc:	4627      	mov	r7, r4
 80033be:	2f00      	cmp	r7, #0
 80033c0:	d143      	bne.n	800344a <_malloc_r+0xd6>
 80033c2:	2c00      	cmp	r4, #0
 80033c4:	d04b      	beq.n	800345e <_malloc_r+0xea>
 80033c6:	6823      	ldr	r3, [r4, #0]
 80033c8:	4639      	mov	r1, r7
 80033ca:	4630      	mov	r0, r6
 80033cc:	eb04 0903 	add.w	r9, r4, r3
 80033d0:	f000 f98c 	bl	80036ec <_sbrk_r>
 80033d4:	4581      	cmp	r9, r0
 80033d6:	d142      	bne.n	800345e <_malloc_r+0xea>
 80033d8:	6821      	ldr	r1, [r4, #0]
 80033da:	1a6d      	subs	r5, r5, r1
 80033dc:	4629      	mov	r1, r5
 80033de:	4630      	mov	r0, r6
 80033e0:	f7ff ffa6 	bl	8003330 <sbrk_aligned>
 80033e4:	3001      	adds	r0, #1
 80033e6:	d03a      	beq.n	800345e <_malloc_r+0xea>
 80033e8:	6823      	ldr	r3, [r4, #0]
 80033ea:	442b      	add	r3, r5
 80033ec:	6023      	str	r3, [r4, #0]
 80033ee:	f8d8 3000 	ldr.w	r3, [r8]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	bb62      	cbnz	r2, 8003450 <_malloc_r+0xdc>
 80033f6:	f8c8 7000 	str.w	r7, [r8]
 80033fa:	e00f      	b.n	800341c <_malloc_r+0xa8>
 80033fc:	6822      	ldr	r2, [r4, #0]
 80033fe:	1b52      	subs	r2, r2, r5
 8003400:	d420      	bmi.n	8003444 <_malloc_r+0xd0>
 8003402:	2a0b      	cmp	r2, #11
 8003404:	d917      	bls.n	8003436 <_malloc_r+0xc2>
 8003406:	1961      	adds	r1, r4, r5
 8003408:	42a3      	cmp	r3, r4
 800340a:	6025      	str	r5, [r4, #0]
 800340c:	bf18      	it	ne
 800340e:	6059      	strne	r1, [r3, #4]
 8003410:	6863      	ldr	r3, [r4, #4]
 8003412:	bf08      	it	eq
 8003414:	f8c8 1000 	streq.w	r1, [r8]
 8003418:	5162      	str	r2, [r4, r5]
 800341a:	604b      	str	r3, [r1, #4]
 800341c:	4630      	mov	r0, r6
 800341e:	f000 f82f 	bl	8003480 <__malloc_unlock>
 8003422:	f104 000b 	add.w	r0, r4, #11
 8003426:	1d23      	adds	r3, r4, #4
 8003428:	f020 0007 	bic.w	r0, r0, #7
 800342c:	1ac2      	subs	r2, r0, r3
 800342e:	bf1c      	itt	ne
 8003430:	1a1b      	subne	r3, r3, r0
 8003432:	50a3      	strne	r3, [r4, r2]
 8003434:	e7af      	b.n	8003396 <_malloc_r+0x22>
 8003436:	6862      	ldr	r2, [r4, #4]
 8003438:	42a3      	cmp	r3, r4
 800343a:	bf0c      	ite	eq
 800343c:	f8c8 2000 	streq.w	r2, [r8]
 8003440:	605a      	strne	r2, [r3, #4]
 8003442:	e7eb      	b.n	800341c <_malloc_r+0xa8>
 8003444:	4623      	mov	r3, r4
 8003446:	6864      	ldr	r4, [r4, #4]
 8003448:	e7ae      	b.n	80033a8 <_malloc_r+0x34>
 800344a:	463c      	mov	r4, r7
 800344c:	687f      	ldr	r7, [r7, #4]
 800344e:	e7b6      	b.n	80033be <_malloc_r+0x4a>
 8003450:	461a      	mov	r2, r3
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	42a3      	cmp	r3, r4
 8003456:	d1fb      	bne.n	8003450 <_malloc_r+0xdc>
 8003458:	2300      	movs	r3, #0
 800345a:	6053      	str	r3, [r2, #4]
 800345c:	e7de      	b.n	800341c <_malloc_r+0xa8>
 800345e:	230c      	movs	r3, #12
 8003460:	6033      	str	r3, [r6, #0]
 8003462:	4630      	mov	r0, r6
 8003464:	f000 f80c 	bl	8003480 <__malloc_unlock>
 8003468:	e794      	b.n	8003394 <_malloc_r+0x20>
 800346a:	6005      	str	r5, [r0, #0]
 800346c:	e7d6      	b.n	800341c <_malloc_r+0xa8>
 800346e:	bf00      	nop
 8003470:	20009a74 	.word	0x20009a74

08003474 <__malloc_lock>:
 8003474:	4801      	ldr	r0, [pc, #4]	@ (800347c <__malloc_lock+0x8>)
 8003476:	f7ff bf0e 	b.w	8003296 <__retarget_lock_acquire_recursive>
 800347a:	bf00      	nop
 800347c:	20009a6c 	.word	0x20009a6c

08003480 <__malloc_unlock>:
 8003480:	4801      	ldr	r0, [pc, #4]	@ (8003488 <__malloc_unlock+0x8>)
 8003482:	f7ff bf09 	b.w	8003298 <__retarget_lock_release_recursive>
 8003486:	bf00      	nop
 8003488:	20009a6c 	.word	0x20009a6c

0800348c <__sflush_r>:
 800348c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003494:	0716      	lsls	r6, r2, #28
 8003496:	4605      	mov	r5, r0
 8003498:	460c      	mov	r4, r1
 800349a:	d454      	bmi.n	8003546 <__sflush_r+0xba>
 800349c:	684b      	ldr	r3, [r1, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	dc02      	bgt.n	80034a8 <__sflush_r+0x1c>
 80034a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	dd48      	ble.n	800353a <__sflush_r+0xae>
 80034a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80034aa:	2e00      	cmp	r6, #0
 80034ac:	d045      	beq.n	800353a <__sflush_r+0xae>
 80034ae:	2300      	movs	r3, #0
 80034b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80034b4:	682f      	ldr	r7, [r5, #0]
 80034b6:	6a21      	ldr	r1, [r4, #32]
 80034b8:	602b      	str	r3, [r5, #0]
 80034ba:	d030      	beq.n	800351e <__sflush_r+0x92>
 80034bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80034be:	89a3      	ldrh	r3, [r4, #12]
 80034c0:	0759      	lsls	r1, r3, #29
 80034c2:	d505      	bpl.n	80034d0 <__sflush_r+0x44>
 80034c4:	6863      	ldr	r3, [r4, #4]
 80034c6:	1ad2      	subs	r2, r2, r3
 80034c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80034ca:	b10b      	cbz	r3, 80034d0 <__sflush_r+0x44>
 80034cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80034ce:	1ad2      	subs	r2, r2, r3
 80034d0:	2300      	movs	r3, #0
 80034d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80034d4:	6a21      	ldr	r1, [r4, #32]
 80034d6:	4628      	mov	r0, r5
 80034d8:	47b0      	blx	r6
 80034da:	1c43      	adds	r3, r0, #1
 80034dc:	89a3      	ldrh	r3, [r4, #12]
 80034de:	d106      	bne.n	80034ee <__sflush_r+0x62>
 80034e0:	6829      	ldr	r1, [r5, #0]
 80034e2:	291d      	cmp	r1, #29
 80034e4:	d82b      	bhi.n	800353e <__sflush_r+0xb2>
 80034e6:	4a2a      	ldr	r2, [pc, #168]	@ (8003590 <__sflush_r+0x104>)
 80034e8:	40ca      	lsrs	r2, r1
 80034ea:	07d6      	lsls	r6, r2, #31
 80034ec:	d527      	bpl.n	800353e <__sflush_r+0xb2>
 80034ee:	2200      	movs	r2, #0
 80034f0:	6062      	str	r2, [r4, #4]
 80034f2:	04d9      	lsls	r1, r3, #19
 80034f4:	6922      	ldr	r2, [r4, #16]
 80034f6:	6022      	str	r2, [r4, #0]
 80034f8:	d504      	bpl.n	8003504 <__sflush_r+0x78>
 80034fa:	1c42      	adds	r2, r0, #1
 80034fc:	d101      	bne.n	8003502 <__sflush_r+0x76>
 80034fe:	682b      	ldr	r3, [r5, #0]
 8003500:	b903      	cbnz	r3, 8003504 <__sflush_r+0x78>
 8003502:	6560      	str	r0, [r4, #84]	@ 0x54
 8003504:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003506:	602f      	str	r7, [r5, #0]
 8003508:	b1b9      	cbz	r1, 800353a <__sflush_r+0xae>
 800350a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800350e:	4299      	cmp	r1, r3
 8003510:	d002      	beq.n	8003518 <__sflush_r+0x8c>
 8003512:	4628      	mov	r0, r5
 8003514:	f7ff fec2 	bl	800329c <_free_r>
 8003518:	2300      	movs	r3, #0
 800351a:	6363      	str	r3, [r4, #52]	@ 0x34
 800351c:	e00d      	b.n	800353a <__sflush_r+0xae>
 800351e:	2301      	movs	r3, #1
 8003520:	4628      	mov	r0, r5
 8003522:	47b0      	blx	r6
 8003524:	4602      	mov	r2, r0
 8003526:	1c50      	adds	r0, r2, #1
 8003528:	d1c9      	bne.n	80034be <__sflush_r+0x32>
 800352a:	682b      	ldr	r3, [r5, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d0c6      	beq.n	80034be <__sflush_r+0x32>
 8003530:	2b1d      	cmp	r3, #29
 8003532:	d001      	beq.n	8003538 <__sflush_r+0xac>
 8003534:	2b16      	cmp	r3, #22
 8003536:	d11e      	bne.n	8003576 <__sflush_r+0xea>
 8003538:	602f      	str	r7, [r5, #0]
 800353a:	2000      	movs	r0, #0
 800353c:	e022      	b.n	8003584 <__sflush_r+0xf8>
 800353e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003542:	b21b      	sxth	r3, r3
 8003544:	e01b      	b.n	800357e <__sflush_r+0xf2>
 8003546:	690f      	ldr	r7, [r1, #16]
 8003548:	2f00      	cmp	r7, #0
 800354a:	d0f6      	beq.n	800353a <__sflush_r+0xae>
 800354c:	0793      	lsls	r3, r2, #30
 800354e:	680e      	ldr	r6, [r1, #0]
 8003550:	bf08      	it	eq
 8003552:	694b      	ldreq	r3, [r1, #20]
 8003554:	600f      	str	r7, [r1, #0]
 8003556:	bf18      	it	ne
 8003558:	2300      	movne	r3, #0
 800355a:	eba6 0807 	sub.w	r8, r6, r7
 800355e:	608b      	str	r3, [r1, #8]
 8003560:	f1b8 0f00 	cmp.w	r8, #0
 8003564:	dde9      	ble.n	800353a <__sflush_r+0xae>
 8003566:	6a21      	ldr	r1, [r4, #32]
 8003568:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800356a:	4643      	mov	r3, r8
 800356c:	463a      	mov	r2, r7
 800356e:	4628      	mov	r0, r5
 8003570:	47b0      	blx	r6
 8003572:	2800      	cmp	r0, #0
 8003574:	dc08      	bgt.n	8003588 <__sflush_r+0xfc>
 8003576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800357a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800357e:	81a3      	strh	r3, [r4, #12]
 8003580:	f04f 30ff 	mov.w	r0, #4294967295
 8003584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003588:	4407      	add	r7, r0
 800358a:	eba8 0800 	sub.w	r8, r8, r0
 800358e:	e7e7      	b.n	8003560 <__sflush_r+0xd4>
 8003590:	20400001 	.word	0x20400001

08003594 <_fflush_r>:
 8003594:	b538      	push	{r3, r4, r5, lr}
 8003596:	690b      	ldr	r3, [r1, #16]
 8003598:	4605      	mov	r5, r0
 800359a:	460c      	mov	r4, r1
 800359c:	b913      	cbnz	r3, 80035a4 <_fflush_r+0x10>
 800359e:	2500      	movs	r5, #0
 80035a0:	4628      	mov	r0, r5
 80035a2:	bd38      	pop	{r3, r4, r5, pc}
 80035a4:	b118      	cbz	r0, 80035ae <_fflush_r+0x1a>
 80035a6:	6a03      	ldr	r3, [r0, #32]
 80035a8:	b90b      	cbnz	r3, 80035ae <_fflush_r+0x1a>
 80035aa:	f7ff fc8f 	bl	8002ecc <__sinit>
 80035ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d0f3      	beq.n	800359e <_fflush_r+0xa>
 80035b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80035b8:	07d0      	lsls	r0, r2, #31
 80035ba:	d404      	bmi.n	80035c6 <_fflush_r+0x32>
 80035bc:	0599      	lsls	r1, r3, #22
 80035be:	d402      	bmi.n	80035c6 <_fflush_r+0x32>
 80035c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035c2:	f7ff fe68 	bl	8003296 <__retarget_lock_acquire_recursive>
 80035c6:	4628      	mov	r0, r5
 80035c8:	4621      	mov	r1, r4
 80035ca:	f7ff ff5f 	bl	800348c <__sflush_r>
 80035ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80035d0:	07da      	lsls	r2, r3, #31
 80035d2:	4605      	mov	r5, r0
 80035d4:	d4e4      	bmi.n	80035a0 <_fflush_r+0xc>
 80035d6:	89a3      	ldrh	r3, [r4, #12]
 80035d8:	059b      	lsls	r3, r3, #22
 80035da:	d4e1      	bmi.n	80035a0 <_fflush_r+0xc>
 80035dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035de:	f7ff fe5b 	bl	8003298 <__retarget_lock_release_recursive>
 80035e2:	e7dd      	b.n	80035a0 <_fflush_r+0xc>

080035e4 <__swhatbuf_r>:
 80035e4:	b570      	push	{r4, r5, r6, lr}
 80035e6:	460c      	mov	r4, r1
 80035e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035ec:	2900      	cmp	r1, #0
 80035ee:	b096      	sub	sp, #88	@ 0x58
 80035f0:	4615      	mov	r5, r2
 80035f2:	461e      	mov	r6, r3
 80035f4:	da0d      	bge.n	8003612 <__swhatbuf_r+0x2e>
 80035f6:	89a3      	ldrh	r3, [r4, #12]
 80035f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80035fc:	f04f 0100 	mov.w	r1, #0
 8003600:	bf14      	ite	ne
 8003602:	2340      	movne	r3, #64	@ 0x40
 8003604:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003608:	2000      	movs	r0, #0
 800360a:	6031      	str	r1, [r6, #0]
 800360c:	602b      	str	r3, [r5, #0]
 800360e:	b016      	add	sp, #88	@ 0x58
 8003610:	bd70      	pop	{r4, r5, r6, pc}
 8003612:	466a      	mov	r2, sp
 8003614:	f000 f848 	bl	80036a8 <_fstat_r>
 8003618:	2800      	cmp	r0, #0
 800361a:	dbec      	blt.n	80035f6 <__swhatbuf_r+0x12>
 800361c:	9901      	ldr	r1, [sp, #4]
 800361e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003622:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003626:	4259      	negs	r1, r3
 8003628:	4159      	adcs	r1, r3
 800362a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800362e:	e7eb      	b.n	8003608 <__swhatbuf_r+0x24>

08003630 <__smakebuf_r>:
 8003630:	898b      	ldrh	r3, [r1, #12]
 8003632:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003634:	079d      	lsls	r5, r3, #30
 8003636:	4606      	mov	r6, r0
 8003638:	460c      	mov	r4, r1
 800363a:	d507      	bpl.n	800364c <__smakebuf_r+0x1c>
 800363c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003640:	6023      	str	r3, [r4, #0]
 8003642:	6123      	str	r3, [r4, #16]
 8003644:	2301      	movs	r3, #1
 8003646:	6163      	str	r3, [r4, #20]
 8003648:	b003      	add	sp, #12
 800364a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800364c:	ab01      	add	r3, sp, #4
 800364e:	466a      	mov	r2, sp
 8003650:	f7ff ffc8 	bl	80035e4 <__swhatbuf_r>
 8003654:	9f00      	ldr	r7, [sp, #0]
 8003656:	4605      	mov	r5, r0
 8003658:	4639      	mov	r1, r7
 800365a:	4630      	mov	r0, r6
 800365c:	f7ff fe8a 	bl	8003374 <_malloc_r>
 8003660:	b948      	cbnz	r0, 8003676 <__smakebuf_r+0x46>
 8003662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003666:	059a      	lsls	r2, r3, #22
 8003668:	d4ee      	bmi.n	8003648 <__smakebuf_r+0x18>
 800366a:	f023 0303 	bic.w	r3, r3, #3
 800366e:	f043 0302 	orr.w	r3, r3, #2
 8003672:	81a3      	strh	r3, [r4, #12]
 8003674:	e7e2      	b.n	800363c <__smakebuf_r+0xc>
 8003676:	89a3      	ldrh	r3, [r4, #12]
 8003678:	6020      	str	r0, [r4, #0]
 800367a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800367e:	81a3      	strh	r3, [r4, #12]
 8003680:	9b01      	ldr	r3, [sp, #4]
 8003682:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003686:	b15b      	cbz	r3, 80036a0 <__smakebuf_r+0x70>
 8003688:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800368c:	4630      	mov	r0, r6
 800368e:	f000 f81d 	bl	80036cc <_isatty_r>
 8003692:	b128      	cbz	r0, 80036a0 <__smakebuf_r+0x70>
 8003694:	89a3      	ldrh	r3, [r4, #12]
 8003696:	f023 0303 	bic.w	r3, r3, #3
 800369a:	f043 0301 	orr.w	r3, r3, #1
 800369e:	81a3      	strh	r3, [r4, #12]
 80036a0:	89a3      	ldrh	r3, [r4, #12]
 80036a2:	431d      	orrs	r5, r3
 80036a4:	81a5      	strh	r5, [r4, #12]
 80036a6:	e7cf      	b.n	8003648 <__smakebuf_r+0x18>

080036a8 <_fstat_r>:
 80036a8:	b538      	push	{r3, r4, r5, lr}
 80036aa:	4d07      	ldr	r5, [pc, #28]	@ (80036c8 <_fstat_r+0x20>)
 80036ac:	2300      	movs	r3, #0
 80036ae:	4604      	mov	r4, r0
 80036b0:	4608      	mov	r0, r1
 80036b2:	4611      	mov	r1, r2
 80036b4:	602b      	str	r3, [r5, #0]
 80036b6:	f7fd fbf1 	bl	8000e9c <_fstat>
 80036ba:	1c43      	adds	r3, r0, #1
 80036bc:	d102      	bne.n	80036c4 <_fstat_r+0x1c>
 80036be:	682b      	ldr	r3, [r5, #0]
 80036c0:	b103      	cbz	r3, 80036c4 <_fstat_r+0x1c>
 80036c2:	6023      	str	r3, [r4, #0]
 80036c4:	bd38      	pop	{r3, r4, r5, pc}
 80036c6:	bf00      	nop
 80036c8:	20009a68 	.word	0x20009a68

080036cc <_isatty_r>:
 80036cc:	b538      	push	{r3, r4, r5, lr}
 80036ce:	4d06      	ldr	r5, [pc, #24]	@ (80036e8 <_isatty_r+0x1c>)
 80036d0:	2300      	movs	r3, #0
 80036d2:	4604      	mov	r4, r0
 80036d4:	4608      	mov	r0, r1
 80036d6:	602b      	str	r3, [r5, #0]
 80036d8:	f7fd fbf0 	bl	8000ebc <_isatty>
 80036dc:	1c43      	adds	r3, r0, #1
 80036de:	d102      	bne.n	80036e6 <_isatty_r+0x1a>
 80036e0:	682b      	ldr	r3, [r5, #0]
 80036e2:	b103      	cbz	r3, 80036e6 <_isatty_r+0x1a>
 80036e4:	6023      	str	r3, [r4, #0]
 80036e6:	bd38      	pop	{r3, r4, r5, pc}
 80036e8:	20009a68 	.word	0x20009a68

080036ec <_sbrk_r>:
 80036ec:	b538      	push	{r3, r4, r5, lr}
 80036ee:	4d06      	ldr	r5, [pc, #24]	@ (8003708 <_sbrk_r+0x1c>)
 80036f0:	2300      	movs	r3, #0
 80036f2:	4604      	mov	r4, r0
 80036f4:	4608      	mov	r0, r1
 80036f6:	602b      	str	r3, [r5, #0]
 80036f8:	f7fd fbf8 	bl	8000eec <_sbrk>
 80036fc:	1c43      	adds	r3, r0, #1
 80036fe:	d102      	bne.n	8003706 <_sbrk_r+0x1a>
 8003700:	682b      	ldr	r3, [r5, #0]
 8003702:	b103      	cbz	r3, 8003706 <_sbrk_r+0x1a>
 8003704:	6023      	str	r3, [r4, #0]
 8003706:	bd38      	pop	{r3, r4, r5, pc}
 8003708:	20009a68 	.word	0x20009a68

0800370c <_init>:
 800370c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800370e:	bf00      	nop
 8003710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003712:	bc08      	pop	{r3}
 8003714:	469e      	mov	lr, r3
 8003716:	4770      	bx	lr

08003718 <_fini>:
 8003718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800371a:	bf00      	nop
 800371c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800371e:	bc08      	pop	{r3}
 8003720:	469e      	mov	lr, r3
 8003722:	4770      	bx	lr
