<stg><name>dut_max_pool</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="2">
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="34">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="3">
<condition id="36">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="4" to="5">
<condition id="38">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="5" to="4">
<condition id="40">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="6" to="7">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="7" to="8">
<condition id="46">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="7" to="5">
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="8" to="7">
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="8" to="9">
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="9" to="10">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="10" to="11">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="11" to="8">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

]]></node>
<StgValue><ssdm name="I_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

]]></node>
<StgValue><ssdm name="M_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %O = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %I_read, i32 1, i32 4)

]]></node>
<StgValue><ssdm name="O"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="11" op_0_bw="4">
<![CDATA[
:3  %O_cast10_cast1 = zext i4 %O to i11

]]></node>
<StgValue><ssdm name="O_cast10_cast1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="4">
<![CDATA[
:4  %O_cast10_cast = zext i4 %O to i8

]]></node>
<StgValue><ssdm name="O_cast10_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %i = phi i13 [ 0, %0 ], [ %i_2, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %exitcond3 = icmp eq i13 %i, -3008

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_2 = add i13 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %.preheader6.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="13">
<![CDATA[
:0  %tmp_s = zext i13 %i to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
:2  store i1 false, i1* %output_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="9" op_0_bw="6">
<![CDATA[
.preheader6.preheader:0  %I_cast2 = zext i6 %I_read to i9

]]></node>
<StgValue><ssdm name="I_cast2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="13" op_0_bw="6">
<![CDATA[
.preheader6.preheader:1  %I_cast = zext i6 %I_read to i13

]]></node>
<StgValue><ssdm name="I_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:2  br label %.preheader6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader6:0  %m = phi i6 [ 0, %.preheader6.preheader ], [ %m_2, %.preheader5 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader6:1  %phi_mul = phi i9 [ 0, %.preheader6.preheader ], [ %next_mul, %.preheader5 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:2  %next_mul = add i9 %phi_mul, %I_cast2

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="6">
<![CDATA[
.preheader6:3  %m_cast7_cast = zext i6 %m to i8

]]></node>
<StgValue><ssdm name="m_cast7_cast"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="7" op_0_bw="6">
<![CDATA[
.preheader6:4  %m_cast = zext i6 %m to i7

]]></node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:5  %tmp_9 = icmp slt i7 %m_cast, %M_read

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:6  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 32, i64 0)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:7  %m_2 = add i6 %m, 1

]]></node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:8  br i1 %tmp_9, label %.preheader5.preheader, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5.preheader:0  %tmp_2 = mul i8 %O_cast10_cast, %m_cast7_cast

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:1  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader5:0  %x = phi i4 [ 0, %.preheader5.preheader ], [ %x_3, %.preheader4 ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="11" op_0_bw="4">
<![CDATA[
.preheader5:1  %x_cast6 = zext i4 %x to i11

]]></node>
<StgValue><ssdm name="x_cast6"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 8, i64 0)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:3  %exitcond4 = icmp eq i4 %x, %O

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:4  %x_3 = add i4 %x, 1

]]></node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %exitcond4, label %.preheader6, label %.preheader4.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4.preheader:0  %tmp_8 = shl i4 %x, 1

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="13" op_0_bw="4">
<![CDATA[
.preheader4.preheader:1  %tmp_5_cast = zext i4 %tmp_8 to i13

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:2  br label %.preheader4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader4:0  %y = phi i4 [ %y_3, %5 ], [ 0, %.preheader4.preheader ]

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="4">
<![CDATA[
.preheader4:1  %y_cast5 = zext i4 %y to i8

]]></node>
<StgValue><ssdm name="y_cast5"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:2  %exitcond2 = icmp eq i4 %y, %O

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 8, i64 0)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:4  %y_3 = add i4 %y, 1

]]></node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %exitcond2, label %.preheader5, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp = add i8 %y_cast5, %tmp_2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="11" op_0_bw="8">
<![CDATA[
:1  %tmp_cast_cast = zext i8 %tmp to i11

]]></node>
<StgValue><ssdm name="tmp_cast_cast"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp7 = mul i11 %tmp_cast_cast, %O_cast10_cast1

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %o_index = add i11 %tmp7, %x_cast6

]]></node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %tmp_10 = shl i4 %y, 1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="9" op_0_bw="4">
<![CDATA[
:5  %tmp_6_cast = zext i4 %tmp_10 to i9

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit:0  %max = phi i1 [ false, %3 ], [ %max_1, %.preheader ]

]]></node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:1  %c = phi i2 [ 0, %3 ], [ %c_2, %.preheader ]

]]></node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="13" op_0_bw="2">
<![CDATA[
.loopexit:2  %c_cast4 = zext i2 %c to i13

]]></node>
<StgValue><ssdm name="c_cast4"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %exitcond1 = icmp eq i2 %c, -2

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:5  %c_2 = add i2 %c, 1

]]></node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %exitcond1, label %5, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="11">
<![CDATA[
:0  %tmp_7 = zext i11 %o_index to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr_2 = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
:2  store i1 %max, i1* %output_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader:0  %max_1 = phi i1 [ %p_max_1, %4 ], [ %max, %.loopexit ]

]]></node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %r = phi i2 [ %r_1, %4 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="9" op_0_bw="2">
<![CDATA[
.preheader:2  %r_cast3 = zext i2 %r to i9

]]></node>
<StgValue><ssdm name="r_cast3"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %exitcond = icmp eq i2 %r, -2

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:5  %r_1 = add i2 %r, 1

]]></node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond, label %.loopexit, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp1 = add i9 %r_cast3, %phi_mul

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp8 = add i9 %tmp_6_cast, %tmp1

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp8_cast = zext i9 %tmp8 to i13

]]></node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp9 = mul i13 %I_cast, %tmp8_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="86" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %tmp2 = add i13 %tmp9, %tmp_5_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %i_index = add i13 %c_cast4, %tmp2

]]></node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_1 = zext i13 %i_index to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="13">
<![CDATA[
:8  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="13">
<![CDATA[
:8  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %p_max_1 = or i1 %input_load, %max_1

]]></node>
<StgValue><ssdm name="p_max_1"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
