timestamp=1435231429319

[OAO]
A/OAO=22|./src/adder.v|20|1*63933
B/OAO=3*18460
P/~emb=233,426,613,827
R=./src/adder.v|20

[adder]
A/adder=22|./src/adder.v|6|1*59956
B/adder=3*18337
P/~emb=182,386,565,753
R=./src/adder.v|6

[testbench]
A/testbench=22|./src/testbench.v|3|1*56542
B/testbench=3*13556
P/~emb=59,302,488,629
R=./src/testbench.v|3

[~A]
LastVerilogToplevel=testbench
ModifyID=218
Version=73
c:/My_Designs/Design2/Design2/src/adder.v=0*28525*29347

[~MFT]
0=66|0Design2.mgf|29347|10250
1=38|1Design2.mgf|63933|56542
3=38|3Design2.mgf|18460|13556

[~U]
OAO=12|0*27575||0x80
adder=12|0*26677||0x80
testbench=12|0*25686||0x90

