
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 493.008 ; gain = 180.875
Command: read_checkpoint -auto_incremental -incremental C:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1340.090 ; gain = 442.066
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'hsync_cl_out', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/draw_background.v:47]
INFO: [Synth 8-11241] undeclared symbol 'vsync_cl_out', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/draw_background.v:49]
INFO: [Synth 8-11241] undeclared symbol 'blnk_cl_out', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/draw_background.v:51]
INFO: [Synth 8-11241] undeclared symbol 'new_block_we', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1429]
INFO: [Synth 8-11241] undeclared symbol 'new_point', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1430]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:193]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:197]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:208]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:212]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:218]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:229]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:233]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:239]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:270]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:275]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:284]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:299]
WARNING: [Synth 8-6901] identifier 'MAX_OFFSET' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:392]
WARNING: [Synth 8-6901] identifier 'BOARD_END' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:392]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:430]
WARNING: [Synth 8-6901] identifier 'blocking' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:457]
WARNING: [Synth 8-6901] identifier 'old_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:611]
WARNING: [Synth 8-6901] identifier 'old_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:623]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:623]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:633]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:635]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:639]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:805]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:807]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:810]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:982]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:984]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:992]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:997]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:999]
WARNING: [Synth 8-6901] identifier 'new_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1006]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1007]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1012]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1014]
WARNING: [Synth 8-6901] identifier 'new_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1018]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1026]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1034]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1042]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1050]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1055]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1057]
WARNING: [Synth 8-6901] identifier 'new_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1061]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1069]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1077]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1085]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1093]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1098]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1100]
WARNING: [Synth 8-6901] identifier 'new_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1104]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1112]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1120]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1128]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1136]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1141]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1143]
WARNING: [Synth 8-6901] identifier 'new_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1147]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1155]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1163]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1171]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1179]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1184]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1186]
WARNING: [Synth 8-6901] identifier 'new_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1190]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1198]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1206]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1214]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1222]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1227]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1229]
WARNING: [Synth 8-6901] identifier 'new_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1233]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1241]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1249]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1257]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1265]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1270]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1272]
WARNING: [Synth 8-6901] identifier 'new_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1276]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1284]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1292]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1300]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1308]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1313]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1315]
WARNING: [Synth 8-6901] identifier 'new_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1318]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1327]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1336]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1345]
WARNING: [Synth 8-6901] identifier 'old_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1345]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1354]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1359]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1361]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1370]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1376]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1378]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1388]
WARNING: [Synth 8-6901] identifier 'left_right_block' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1398]
WARNING: [Synth 8-6901] identifier 'up_direction' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1399]
WARNING: [Synth 8-6901] identifier 'old_block_nxt' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:1409]
WARNING: [Synth 8-6901] identifier 'GY' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/new_block.v:16]
WARNING: [Synth 8-6901] identifier 'B' is used before its declaration [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/new_block.v:18]
INFO: [Common 17-14] Message 'Synth 8-6901' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-11241] undeclared symbol 'clk_50M', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:78]
INFO: [Synth 8-11241] undeclared symbol 'char_line_pixels', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:198]
INFO: [Synth 8-11241] undeclared symbol 'char_xy', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:206]
INFO: [Synth 8-11241] undeclared symbol 'char_line', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:207]
INFO: [Synth 8-11241] undeclared symbol 'gameover', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:217]
INFO: [Synth 8-11241] undeclared symbol 'fs_ram_we', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:262]
WARNING: [Synth 8-8895] 'char_line_pixels' is already implicitly declared on line 198 [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:275]
WARNING: [Synth 8-8895] 'char_line' is already implicitly declared on line 207 [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:277]
WARNING: [Synth 8-8895] 'char_xy' is already implicitly declared on line 206 [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:278]
INFO: [Synth 8-11241] undeclared symbol 'engine_we', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:308]
INFO: [Synth 8-11241] undeclared symbol 'stage_restart', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:309]
INFO: [Synth 8-11241] undeclared symbol 'engine_blocking', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:314]
INFO: [Synth 8-11241] undeclared symbol 'stage_restarted', assumed default net type 'wire' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:320]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.runs/synth_1/.Xil/Vivado-40912-YanX/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.runs/synth_1/.Xil/Vivado-40912-YanX/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/clk_divider.v:3]
	Parameter FREQ bound to: 200000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/clk_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/clk_divider.v:3]
	Parameter FREQ bound to: 600 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/clk_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized1' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/clk_divider.v:3]
	Parameter FREQ bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized1' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/clk_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'VgaTiming' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/vga_timing.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VgaTiming' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/vga_timing.v:3]
INFO: [Synth 8-6157] synthesizing module 'DrawBackground' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/draw_background.v:3]
INFO: [Synth 8-6157] synthesizing module 'Clouds' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/clouds.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Clouds' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/clouds.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DrawBackground' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/draw_background.v:3]
INFO: [Synth 8-6157] synthesizing module 'Board' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/board.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Board' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/board.v:3]
INFO: [Synth 8-6157] synthesizing module 'Player' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/player.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Player' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/player.v:3]
INFO: [Synth 8-6157] synthesizing module 'DrawMarioScore' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/draw_mario_score.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DrawMarioScore' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/draw_mario_score.v:3]
INFO: [Synth 8-6157] synthesizing module 'Gameover' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/gameover.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Gameover' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/gameover.v:3]
INFO: [Synth 8-6157] synthesizing module 'Change2Negedge' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/change2negedge.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Change2Negedge' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/change2negedge.v:3]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [C:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.runs/synth_1/.Xil/Vivado-40912-YanX/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (0#1) [C:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.runs/synth_1/.Xil/Vivado-40912-YanX/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_1' [C:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.runs/synth_1/.Xil/Vivado-40912-YanX/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_1' (0#1) [C:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.runs/synth_1/.Xil/Vivado-40912-YanX/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_2' [C:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.runs/synth_1/.Xil/Vivado-40912-YanX/realtime/dist_mem_gen_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_2' (0#1) [C:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.runs/synth_1/.Xil/Vivado-40912-YanX/realtime/dist_mem_gen_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MarioFontRom' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/mario_font_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MarioFontRom' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/mario_font_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'MarioScore24x1' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/mario_score24x1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MarioScore24x1' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/mario_score24x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'Music' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/music.v:3]
INFO: [Synth 8-6157] synthesizing module 'music_rom' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/music.v:92]
INFO: [Synth 8-6155] done synthesizing module 'music_rom' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/music.v:92]
INFO: [Synth 8-6157] synthesizing module 'divide_by12' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/music.v:59]
INFO: [Synth 8-6155] done synthesizing module 'divide_by12' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/music.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Music' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/music.v:3]
INFO: [Synth 8-6157] synthesizing module 'FirstStage' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/first_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FirstStage' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/first_stage.v:3]
WARNING: [Synth 8-7071] port 'copy_read_data' of module 'FirstStage' is unconnected for instance 'Display_FirstStage' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:323]
WARNING: [Synth 8-7071] port 'write_block' of module 'FirstStage' is unconnected for instance 'Display_FirstStage' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:323]
WARNING: [Synth 8-7071] port 'clk' of module 'FirstStage' is unconnected for instance 'Display_FirstStage' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:323]
WARNING: [Synth 8-7071] port 'rst' of module 'FirstStage' is unconnected for instance 'Display_FirstStage' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:323]
WARNING: [Synth 8-7071] port 'copy_addr' of module 'FirstStage' is unconnected for instance 'Display_FirstStage' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:323]
WARNING: [Synth 8-7071] port 'blocking' of module 'FirstStage' is unconnected for instance 'Display_FirstStage' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:323]
WARNING: [Synth 8-7071] port 'ram_we' of module 'FirstStage' is unconnected for instance 'Display_FirstStage' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:323]
WARNING: [Synth 8-7071] port 'ram_write_data' of module 'FirstStage' is unconnected for instance 'Display_FirstStage' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:323]
WARNING: [Synth 8-7071] port 'backuped' of module 'FirstStage' is unconnected for instance 'Display_FirstStage' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:323]
WARNING: [Synth 8-7023] instance 'Display_FirstStage' of module 'FirstStage' has 16 connections declared, but only 7 given [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:323]
INFO: [Synth 8-6157] synthesizing module 'GameEngine' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:3]
INFO: [Synth 8-6157] synthesizing module 'new_block' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/new_block.v:3]
INFO: [Synth 8-6155] done synthesizing module 'new_block' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/new_block.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GameEngine' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:3]
WARNING: [Synth 8-7071] port 'monster_1_dir' of module 'GameEngine' is unconnected for instance 'GameEngine_u' [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:335]
WARNING: [Synth 8-7023] instance 'GameEngine_u' of module 'GameEngine' has 34 connections declared, but only 33 given [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:335]
INFO: [Synth 8-6157] synthesizing module 'mouse_basys3_FPGA' [C:/Users/39551/Desktop/DOS-Mario-FPGA/DOS_Mario.srcs/sources_1/new/mouse.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mouse_basys3_FPGA' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/DOS_Mario.srcs/sources_1/new/mouse.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/main.v:3]
WARNING: [Synth 8-3848] Net monster_1_dir in module/entity GameEngine does not have driver. [C:/Users/39551/Desktop/DOS-Mario-FPGA/sources/game_engine.v:31]
WARNING: [Synth 8-6014] Unused sequential element left_click_reg was removed.  [C:/Users/39551/Desktop/DOS-Mario-FPGA/DOS_Mario.srcs/sources_1/new/mouse.v:83]
WARNING: [Synth 8-6014] Unused sequential element right_click_reg was removed.  [C:/Users/39551/Desktop/DOS-Mario-FPGA/DOS_Mario.srcs/sources_1/new/mouse.v:84]
WARNING: [Synth 8-6014] Unused sequential element mouse_packet_reg[2] was removed.  [C:/Users/39551/Desktop/DOS-Mario-FPGA/DOS_Mario.srcs/sources_1/new/mouse.v:92]
WARNING: [Synth 8-6014] Unused sequential element mouse_packet_reg[1] was removed.  [C:/Users/39551/Desktop/DOS-Mario-FPGA/DOS_Mario.srcs/sources_1/new/mouse.v:92]
WARNING: [Synth 8-6014] Unused sequential element displayed_number_reg was removed.  [C:/Users/39551/Desktop/DOS-Mario-FPGA/DOS_Mario.srcs/sources_1/new/mouse.v:105]
WARNING: [Synth 8-7137] Register mouse_packet_reg[0] in module mouse_basys3_FPGA has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/DOS-Mario-FPGA/DOS_Mario.srcs/sources_1/new/mouse.v:92]
WARNING: [Synth 8-7129] Port clock_100Mhz in module mouse_basys3_FPGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[8] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[7] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[6] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[5] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[4] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[3] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[2] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[1] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[0] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port monster_1_dir in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPACE in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port L_SHIFT in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port R_SHIFT in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port ESC in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_ARROW in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port fire in module Player is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1471.012 ; gain = 572.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1471.012 ; gain = 572.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1471.012 ; gain = 572.988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1471.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_u'
Finished Parsing XDC File [c:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_u'
Parsing XDC File [c:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'mario_picture'
Finished Parsing XDC File [c:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'mario_picture'
Parsing XDC File [c:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'first_stage_ram'
Finished Parsing XDC File [c:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'first_stage_ram'
Parsing XDC File [c:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.gen/sources_1/ip/dist_mem_gen_2/dist_mem_gen_2/dist_mem_gen_2_in_context.xdc] for cell 'first_stage_rom'
Finished Parsing XDC File [c:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.gen/sources_1/ip/dist_mem_gen_2/dist_mem_gen_2/dist_mem_gen_2_in_context.xdc] for cell 'first_stage_rom'
Parsing XDC File [C:/Users/39551/Desktop/DOS-Mario-FPGA/constraints/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'PS2Data_IBUF'. [C:/Users/39551/Desktop/DOS-Mario-FPGA/constraints/Basys3_Master.xdc:278]
Finished Parsing XDC File [C:/Users/39551/Desktop/DOS-Mario-FPGA/constraints/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/39551/Desktop/DOS-Mario-FPGA/constraints/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/39551/Desktop/DOS-Mario-FPGA/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1569.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1569.383 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'first_stage_ram' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1570.141 ; gain = 672.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1570.141 ; gain = 672.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mario_picture. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for first_stage_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for first_stage_rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 1570.141 ; gain = 672.117
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FirstStage'
INFO: [Synth 8-802] inferred FSM for state register 'player_ver_state_reg' in module 'GameEngine'
INFO: [Synth 8-802] inferred FSM for state register 'special_reg' in module 'GameEngine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PL_STOP |                               00 |                               00
                 PL_JUMP |                               01 |                               01
                 PL_FALL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'player_ver_state_reg' using encoding 'sequential' in module 'GameEngine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                BLOCKING |                               00 |                               00
                 SPECIAL |                               01 |                               01
               MOD_BLOCK |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'special_reg' using encoding 'sequential' in module 'GameEngine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1570.141 ; gain = 672.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 26    
	   3 Input   32 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 10    
	   3 Input   11 Bit       Adders := 1     
	   4 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 11    
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 23    
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 8     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 44    
+---Multipliers : 
	              32x32  Multipliers := 12    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	  11 Input   48 Bit        Muxes := 1     
	   3 Input   48 Bit        Muxes := 1     
	  11 Input   24 Bit        Muxes := 1     
	  34 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 1     
	  10 Input   11 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	  10 Input   10 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	  70 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 5     
	  11 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 13    
	   4 Input    6 Bit        Muxes := 13    
	  11 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 25    
	  11 Input    4 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	  16 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 4     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 4     
	  10 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	  40 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 62    
	   5 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 19    
	  11 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP Clouds_u/rgb_nxt3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: operator Clouds_u/rgb_nxt3 is absorbed into DSP Clouds_u/rgb_nxt3.
DSP Report: Generating DSP rom_addr_nxt0, operation Mode is: C+A*(B:0x28).
DSP Report: operator rom_addr_nxt0 is absorbed into DSP rom_addr_nxt0.
DSP Report: operator rom_addr_nxt1 is absorbed into DSP rom_addr_nxt0.
DSP Report: Generating DSP rom_addr_nxt0, operation Mode is: (C:0x27)+A*(B:0x28).
DSP Report: operator rom_addr_nxt0 is absorbed into DSP rom_addr_nxt0.
DSP Report: operator rom_addr_nxt1 is absorbed into DSP rom_addr_nxt0.
DSP Report: Generating DSP ram_addr0, operation Mode is: C+((D:0xc)+A)*(B:0xb4).
DSP Report: operator ram_addr0 is absorbed into DSP ram_addr0.
DSP Report: operator ram_addr1 is absorbed into DSP ram_addr0.
DSP Report: operator ram_addr2 is absorbed into DSP ram_addr0.
DSP Report: Generating DSP ram_addr0, operation Mode is: C+((D:0xc)+A)*(B:0xb4).
DSP Report: operator ram_addr0 is absorbed into DSP ram_addr0.
DSP Report: operator ram_addr1 is absorbed into DSP ram_addr0.
DSP Report: operator ram_addr2 is absorbed into DSP ram_addr0.
WARNING: [Synth 8-7129] Port clock_100Mhz in module mouse_basys3_FPGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[8] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[7] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[6] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[5] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[4] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[3] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[2] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[1] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port relative_ypos[0] in module new_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port monster_1_dir in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPACE in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port L_SHIFT in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port R_SHIFT in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port ESC in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_ARROW in module GameEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port fire in module Player is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:31 . Memory (MB): peak = 1570.141 ; gain = 672.117
---------------------------------------------------------------------------------
 Sort Area is  Clouds_u/rgb_nxt3_0 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_0 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_10 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_10 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_12 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_12 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_14 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_14 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_16 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_16 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_18 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_18 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1a : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1a : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1c : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1c : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1e : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1e : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_6 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_6 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_8 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_8 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_e : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_e : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_11 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_11 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_13 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_13 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_15 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_15 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_17 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_17 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_19 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_19 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1b : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1b : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1d : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1d : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1f : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_1f : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_3 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_3 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_7 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_7 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_9 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_9 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_f : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_f : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_a : 0 0 : 3101 4856 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_a : 0 1 : 1755 4856 : Used 1 time 0
 Sort Area is  Clouds_u/rgb_nxt3_c : 0 0 : 1755 1755 : Used 1 time 0
 Sort Area is  ram_addr0_24 : 0 0 : 317 317 : Used 1 time 0
 Sort Area is  ram_addr0_26 : 0 0 : 317 317 : Used 1 time 0
 Sort Area is  rom_addr_nxt0_22 : 0 0 : 82 82 : Used 1 time 0
 Sort Area is  rom_addr_nxt0_20 : 0 0 : 73 73 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+-------------------+---------------+----------------+
|Module Name  | RTL Object        | Depth x Width | Implemented As | 
+-------------+-------------------+---------------+----------------+
|MarioFontRom | data              | 512x8         | LUT            | 
|MarioFontRom | data              | 512x8         | LUT            | 
|Music        | tone_reg_rep_bsel | 512x6         | Block RAM      | 
+-------------+-------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Clouds         | A*B                    | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Clouds         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Clouds         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | (PCIN>>17)+A*B         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Player         | C+A*(B:0x28)           | 11     | 6      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Player         | (C:0x27)+A*(B:0x28)    | 11     | 6      | 6      | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FirstStage     | C+((D:0xc)+A)*(B:0xb4) | 12     | 8      | 8      | 4      | 12     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|FirstStage     | C+((D:0xc)+A)*(B:0xb4) | 12     | 8      | 8      | 4      | 12     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+---------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:48 . Memory (MB): peak = 1570.141 ; gain = 672.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:52 . Memory (MB): peak = 1570.141 ; gain = 672.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:02:00 . Memory (MB): peak = 1589.770 ; gain = 691.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:02:10 . Memory (MB): peak = 1604.617 ; gain = 706.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:02:10 . Memory (MB): peak = 1604.617 ; gain = 706.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:02:12 . Memory (MB): peak = 1604.617 ; gain = 706.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:02:12 . Memory (MB): peak = 1604.617 ; gain = 706.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:02:12 . Memory (MB): peak = 1604.617 ; gain = 706.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:02:12 . Memory (MB): peak = 1604.617 ; gain = 706.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main        | Gameover_u/hsync_out_reg | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|main        | Gameover_u/vsync_out_reg | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FirstStage     | C+D+A*B      | 12     | 8      | 8      | 4      | 12     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Clouds         | A*B          | 15     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Clouds         | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Clouds         | PCIN>>17+A*B | 30     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DrawBackground | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FirstStage     | C+D+A*B      | 12     | 8      | 8      | 4      | 12     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|Player         | C+A*B        | 11     | 6      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Player         | C+A*B        | 11     | 6      | 6      | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
|3     |dist_mem_gen_1 |         1|
|4     |dist_mem_gen_2 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_wiz      |     1|
|2     |dist_mem_gen |     3|
|5     |BUFG         |     2|
|6     |CARRY4       |   732|
|7     |DSP48E1      |    43|
|10    |LUT1         |   225|
|11    |LUT2         |  1258|
|12    |LUT3         |  1087|
|13    |LUT4         |   917|
|14    |LUT5         |   616|
|15    |LUT6         |   843|
|16    |MUXF7        |    23|
|17    |MUXF8        |     1|
|18    |RAMB18E1     |     1|
|19    |SRL16E       |     2|
|20    |FDCE         |   500|
|21    |FDPE         |    15|
|22    |FDRE         |    52|
|23    |IBUF         |     6|
|24    |OBUF         |    16|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:02:12 . Memory (MB): peak = 1604.617 ; gain = 706.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:02:08 . Memory (MB): peak = 1604.617 ; gain = 607.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:02:13 . Memory (MB): peak = 1604.617 ; gain = 706.594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1616.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 800 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1620.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: 20e3c6c4
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:02:31 . Memory (MB): peak = 1620.340 ; gain = 1114.750
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1620.340 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/39551/Desktop/FPGA_MARIO/FPGA_MARIO.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 16:12:51 2025...
