// Seed: 3062681118
macromodule module_0;
  wire id_2, id_3;
endmodule
module module_1 (
    input  logic id_0,
    output uwire id_1,
    output wand  id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    input  wor   id_5,
    input  wor   id_6,
    input  tri   id_7,
    input  tri1  id_8,
    output logic id_9
);
  initial
    if (id_6)
      if (1) id_9 <= (id_0);
      else assume (1) #id_11 id_9 <= 1;
  module_0();
endmodule
module module_2;
  wire id_2;
  module_0();
endmodule
