{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705529516617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705529516619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 17:11:56 2024 " "Processing started: Wed Jan 17 17:11:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705529516619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529516619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529516619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705529519532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705529519533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524028 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524044 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524044 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524044 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524044 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705529524054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705529524060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524077 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705529524083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705529524083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524083 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705529524085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705529524086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524086 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705529524120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705529524120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524120 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705529524122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705529524122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524123 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_LWH2F_Buff.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_LWH2F_Buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_LWH2F_Buff " "Found entity 1: soc_system_LWH2F_Buff" {  } { { "soc_system/synthesis/submodules/soc_system_LWH2F_Buff.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_LWH2F_Buff.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_H2F_Buff.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_H2F_Buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_H2F_Buff " "Found entity 1: soc_system_H2F_Buff" {  } { { "soc_system/synthesis/submodules/soc_system_H2F_Buff.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_H2F_Buff.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524436 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1705529524437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Quartus_FP_IP/RAM_2_Port.v 1 1 " "Found 1 design units, including 1 entities, in source file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Quartus_FP_IP/RAM_2_Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2_Port " "Found entity 1: RAM_2_Port" {  } { { "../../../Quartus_FP_IP/RAM_2_Port.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Quartus_FP_IP/RAM_2_Port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6library.sv 13 13 " "Found 13 design units, including 13 entities, in source file hw6library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MagComp " "Found entity 1: MagComp" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplexer " "Found entity 3: Multiplexer" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux2to1 " "Found entity 4: Mux2to1" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decoder " "Found entity 5: Decoder" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "6 DFlipFlop " "Found entity 6: DFlipFlop" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "7 Register " "Found entity 7: Register" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "8 Counter " "Found entity 8: Counter" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "9 Synchronizer " "Found entity 9: Synchronizer" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "10 ShiftRegister_PIPO " "Found entity 10: ShiftRegister_PIPO" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "11 ShiftRegister_SIPO " "Found entity 11: ShiftRegister_SIPO" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "12 BarrelShiftRegister " "Found entity 12: BarrelShiftRegister" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""} { "Info" "ISGN_ENTITY_NAME" "13 IncCounter " "Found entity 13: IncCounter" {  } { { "hw6library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/hw6library.sv" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segmentDisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file 7segmentDisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCHtoSevenSegment " "Found entity 1: BCHtoSevenSegment" {  } { { "7segmentDisplay.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/7segmentDisplay.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524446 ""} { "Info" "ISGN_ENTITY_NAME" "2 SevenSegmentDisplay " "Found entity 2: SevenSegmentDisplay" {  } { { "7segmentDisplay.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/7segmentDisplay.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529524446 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529524446 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529524446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE10_Standard_GHRD.v 1 1 " "Using design file DE10_Standard_GHRD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_GHRD " "Found entity 1: DE10_Standard_GHRD" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529524761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1705529524761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_GHRD " "Elaborating entity \"DE10_Standard_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705529524768 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_Standard_GHRD.v(66) " "Output port \"DRAM_ADDR\" at DE10_Standard_GHRD.v(66) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_Standard_GHRD.v(67) " "Output port \"DRAM_BA\" at DE10_Standard_GHRD.v(67) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_Standard_GHRD.v(87) " "Output port \"VGA_R\" at DE10_Standard_GHRD.v(87) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_Standard_GHRD.v(88) " "Output port \"VGA_G\" at DE10_Standard_GHRD.v(88) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_Standard_GHRD.v(89) " "Output port \"VGA_B\" at DE10_Standard_GHRD.v(89) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_Standard_GHRD.v(64) " "Output port \"DRAM_CLK\" at DE10_Standard_GHRD.v(64) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_Standard_GHRD.v(65) " "Output port \"DRAM_CKE\" at DE10_Standard_GHRD.v(65) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_Standard_GHRD.v(69) " "Output port \"DRAM_LDQM\" at DE10_Standard_GHRD.v(69) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_Standard_GHRD.v(70) " "Output port \"DRAM_UDQM\" at DE10_Standard_GHRD.v(70) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_Standard_GHRD.v(71) " "Output port \"DRAM_CS_N\" at DE10_Standard_GHRD.v(71) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_Standard_GHRD.v(72) " "Output port \"DRAM_WE_N\" at DE10_Standard_GHRD.v(72) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_Standard_GHRD.v(73) " "Output port \"DRAM_CAS_N\" at DE10_Standard_GHRD.v(73) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_Standard_GHRD.v(74) " "Output port \"DRAM_RAS_N\" at DE10_Standard_GHRD.v(74) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE10_Standard_GHRD.v(81) " "Output port \"TD_RESET_N\" at DE10_Standard_GHRD.v(81) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE10_Standard_GHRD.v(84) " "Output port \"VGA_CLK\" at DE10_Standard_GHRD.v(84) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_Standard_GHRD.v(85) " "Output port \"VGA_HS\" at DE10_Standard_GHRD.v(85) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_Standard_GHRD.v(86) " "Output port \"VGA_VS\" at DE10_Standard_GHRD.v(86) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE10_Standard_GHRD.v(90) " "Output port \"VGA_BLANK_N\" at DE10_Standard_GHRD.v(90) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE10_Standard_GHRD.v(91) " "Output port \"VGA_SYNC_N\" at DE10_Standard_GHRD.v(91) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE10_Standard_GHRD.v(95) " "Output port \"AUD_XCK\" at DE10_Standard_GHRD.v(95) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE10_Standard_GHRD.v(99) " "Output port \"AUD_DACDAT\" at DE10_Standard_GHRD.v(99) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE10_Standard_GHRD.v(108) " "Output port \"ADC_SCLK\" at DE10_Standard_GHRD.v(108) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE10_Standard_GHRD.v(110) " "Output port \"ADC_DIN\" at DE10_Standard_GHRD.v(110) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE10_Standard_GHRD.v(111) " "Output port \"ADC_CONVST\" at DE10_Standard_GHRD.v(111) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE10_Standard_GHRD.v(114) " "Output port \"FPGA_I2C_SCLK\" at DE10_Standard_GHRD.v(114) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE10_Standard_GHRD.v(204) " "Output port \"IRDA_TXD\" at DE10_Standard_GHRD.v(204) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529524771 "|DE10_Standard_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE10_Standard_GHRD.v" "u0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529524794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_H2F_Buff soc_system:u0\|soc_system_H2F_Buff:h2f_buff " "Elaborating entity \"soc_system_H2F_Buff\" for hierarchy \"soc_system:u0\|soc_system_H2F_Buff:h2f_buff\"" {  } { { "soc_system/synthesis/soc_system.v" "h2f_buff" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529524838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_H2F_Buff.v" "the_altsyncram" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_H2F_Buff.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529526408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_H2F_Buff.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_H2F_Buff.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529526419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_H2F_Buff.hex " "Parameter \"init_file\" = \"soc_system_H2F_Buff.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526419 ""}  } { { "soc_system/synthesis/submodules/soc_system_H2F_Buff.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_H2F_Buff.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705529526419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2j82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2j82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2j82 " "Found entity 1: altsyncram_2j82" {  } { { "db/altsyncram_2j82.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/altsyncram_2j82.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529526475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529526475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2j82 soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram\|altsyncram_2j82:auto_generated " "Elaborating entity \"altsyncram_2j82\" for hierarchy \"soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram\|altsyncram_2j82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529526476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529526800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529526800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram\|altsyncram_2j82:auto_generated\|decode_8la:decode2 " "Elaborating entity \"decode_8la\" for hierarchy \"soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram\|altsyncram_2j82:auto_generated\|decode_8la:decode2\"" {  } { { "db/altsyncram_2j82.tdf" "decode2" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/altsyncram_2j82.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529526800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rib " "Found entity 1: mux_rib" {  } { { "db/mux_rib.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/mux_rib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529526837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529526837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rib soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram\|altsyncram_2j82:auto_generated\|mux_rib:mux4 " "Elaborating entity \"mux_rib\" for hierarchy \"soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram\|altsyncram_2j82:auto_generated\|mux_rib:mux4\"" {  } { { "db/altsyncram_2j82.tdf" "mux4" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/altsyncram_2j82.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529526838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529526875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529526875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram\|altsyncram_2j82:auto_generated\|mux_5hb:mux5 " "Elaborating entity \"mux_5hb\" for hierarchy \"soc_system:u0\|soc_system_H2F_Buff:h2f_buff\|altsyncram:the_altsyncram\|altsyncram_2j82:auto_generated\|mux_5hb:mux5\"" {  } { { "db/altsyncram_2j82.tdf" "mux5" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/altsyncram_2j82.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529526875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_LWH2F_Buff soc_system:u0\|soc_system_LWH2F_Buff:lwh2f_buff " "Elaborating entity \"soc_system_LWH2F_Buff\" for hierarchy \"soc_system:u0\|soc_system_LWH2F_Buff:lwh2f_buff\"" {  } { { "soc_system/synthesis/soc_system.v" "lwh2f_buff" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529526910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_LWH2F_Buff:lwh2f_buff\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_LWH2F_Buff:lwh2f_buff\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_LWH2F_Buff.v" "the_altsyncram" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_LWH2F_Buff.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529526925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_LWH2F_Buff:lwh2f_buff\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_LWH2F_Buff:lwh2f_buff\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_LWH2F_Buff.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_LWH2F_Buff.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529526933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_LWH2F_Buff:lwh2f_buff\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_LWH2F_Buff:lwh2f_buff\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_LWH2F_Buff.hex " "Parameter \"init_file\" = \"soc_system_LWH2F_Buff.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529526933 ""}  } { { "soc_system/synthesis/submodules/soc_system_LWH2F_Buff.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_LWH2F_Buff.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705529526933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bna2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bna2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bna2 " "Found entity 1: altsyncram_bna2" {  } { { "db/altsyncram_bna2.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/altsyncram_bna2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529526956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529526956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bna2 soc_system:u0\|soc_system_LWH2F_Buff:lwh2f_buff\|altsyncram:the_altsyncram\|altsyncram_bna2:auto_generated " "Elaborating entity \"altsyncram_bna2\" for hierarchy \"soc_system:u0\|soc_system_LWH2F_Buff:lwh2f_buff\|altsyncram:the_altsyncram\|altsyncram_bna2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529526956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705529527330 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529527330 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527337 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529527338 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527362 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1705529527364 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705529527364 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705529527366 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529527367 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527535 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705529527535 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705529527535 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527594 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529527598 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529527598 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529527598 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705529527598 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529527947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529527947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529527947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529527947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529527947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529527947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529527947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529527947 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705529527947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529527979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529527979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529527989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528223 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1705529528224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705529528246 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705529528246 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705529528246 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705529528246 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705529528246 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705529528246 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:h2f_buff_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:h2f_buff_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "h2f_buff_s1_translator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:h2f_buff_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:h2f_buff_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "h2f_buff_s1_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:h2f_buff_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:h2f_buff_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:h2f_buff_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:h2f_buff_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "h2f_buff_s1_agent_rsp_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:h2f_buff_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:h2f_buff_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "h2f_buff_s1_agent_rdata_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "h2f_buff_s1_burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529528997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:h2f_buff_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_translator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lwh2f_buff_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lwh2f_buff_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "lwh2f_buff_s1_translator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_agent_rsp_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_agent_rdata_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "DE10_Standard_GHRD.v" "debounce_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "DE10_Standard_GHRD.v" "hps_reset_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529529667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529529667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529529667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529529667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529529667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529529667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529529667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529529667 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705529529667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529530963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529531054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529531087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529531095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529531153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "DE10_Standard_GHRD.v" "pulse_cold_reset" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529531178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "DE10_Standard_GHRD.v" "pulse_warm_reset" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529531186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "DE10_Standard_GHRD.v" "pulse_debug_reset" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529531193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:HexDisplay " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:HexDisplay\"" {  } { { "DE10_Standard_GHRD.v" "HexDisplay" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529531201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCHtoSevenSegment SevenSegmentDisplay:HexDisplay\|BCHtoSevenSegment:bss5 " "Elaborating entity \"BCHtoSevenSegment\" for hierarchy \"SevenSegmentDisplay:HexDisplay\|BCHtoSevenSegment:bss5\"" {  } { { "7segmentDisplay.sv" "bss5" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/7segmentDisplay.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529531207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 SevenSegmentDisplay:HexDisplay\|Mux2to1:mux5 " "Elaborating entity \"Mux2to1\" for hierarchy \"SevenSegmentDisplay:HexDisplay\|Mux2to1:mux5\"" {  } { { "7segmentDisplay.sv" "mux5" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/7segmentDisplay.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529531215 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1705529532224 "|DE10_Standard_GHRD|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705529533732 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.17.17:12:15 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl " "2024.01.17.17:12:15 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529535515 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529536578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529536664 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529537013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529537064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529537115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529537175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529537223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529537225 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705529538402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7f67b63/alt_sld_fab.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/ip/slda7f67b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529538627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529538627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529538690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529538690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529538691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529538691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529538742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529538742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529538809 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529538809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529538809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529538862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529538862 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DE10_Standard_GHRD.v" "Mod0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 457 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529541085 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1705529541085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 457 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529541307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529541307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529541307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529541307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705529541307 ""}  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 457 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705529541307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/lpm_divide_n3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529541349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529541349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529541360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529541360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705529541378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529541378 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705529541764 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705529541826 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1705529541826 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 161 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 163 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 172 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 173 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 174 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 177 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_BK~synth " "Node \"HPS_LCM_BK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 179 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_D_C~synth " "Node \"HPS_LCM_D_C~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 180 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_RST_N~synth " "Node \"HPS_LCM_RST_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 186 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 187 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 189 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529542394 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1705529542394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705529542395 "|DE10_Standard_GHRD|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705529542395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529542521 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "130 " "130 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705529543136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529543283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529544237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "41 0 0 0 0 " "Adding 41 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705529694724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705529694724 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/Demonstration/SoC_FPGA/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705529695088 "|DE10_Standard_GHRD|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705529695088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3926 " "Implemented 3926 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705529695095 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705529695095 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "133 " "Implemented 133 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705529695095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2770 " "Implemented 2770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705529695095 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705529695095 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1705529695095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705529695095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 266 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 266 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1537 " "Peak virtual memory: 1537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705529695219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 17:14:55 2024 " "Processing ended: Wed Jan 17 17:14:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705529695219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705529695219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:11 " "Total CPU time (on all processors): 00:03:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705529695219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705529695219 ""}
