Fitter report for cpu0
Thu May 30 23:41:05 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. I/O Bank Usage
 10. All Package Pins
 11. Output Pin Default Load For Reported TCO
 12. Fitter Resource Utilization by Entity
 13. Delay Chain Summary
 14. Pad To Core Delay Chain Fanout
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Interconnect Usage Summary
 19. LAB Logic Elements
 20. LAB-wide Signals
 21. LAB Signals Sourced
 22. LAB Signals Sourced Out
 23. LAB Distinct Inputs
 24. Fitter Device Options
 25. Estimated Delay Added for Hold Timing
 26. Advanced Data - General
 27. Advanced Data - Placement Preparation
 28. Advanced Data - Placement
 29. Advanced Data - Routing
 30. Fitter Messages
 31. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------+
; Fitter Summary                                                   ;
+-----------------------+------------------------------------------+
; Fitter Status         ; Successful - Thu May 30 23:41:01 2024    ;
; Quartus II Version    ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name         ; cpu0                                     ;
; Top-level Entity Name ; cpu0                                     ;
; Family                ; Cyclone                                  ;
; Device                ; EP1C12Q240C8                             ;
; Timing Models         ; Final                                    ;
; Total logic elements  ; 1,120 / 12,060 ( 9 % )                   ;
; Total pins            ; 19 / 173 ( 11 % )                        ;
; Total virtual pins    ; 0                                        ;
; Total memory bits     ; 0 / 239,616 ( 0 % )                      ;
; Total PLLs            ; 0 / 2 ( 0 % )                            ;
+-----------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP1C12Q240C8                   ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Auto Register Duplication                                          ; Off                            ; Auto                           ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; Slow Slew Rate                                                     ; Off                            ; Off                            ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-16 processors        ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/обть/CPU8bit-main/CPU8bit-main/cpu0.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,120 / 12,060 ( 9 % ) ;
;     -- Combinational with no register       ; 1047                   ;
;     -- Register only                        ; 1                      ;
;     -- Combinational with a register        ; 72                     ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 555                    ;
;     -- 3 input functions                    ; 548                    ;
;     -- 2 input functions                    ; 15                     ;
;     -- 1 input functions                    ; 0                      ;
;     -- 0 input functions                    ; 1                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 1120                   ;
;     -- arithmetic mode                      ; 0                      ;
;     -- qfbk mode                            ; 54                     ;
;     -- register cascade mode                ; 0                      ;
;     -- synchronous clear/load mode          ; 62                     ;
;     -- asynchronous clear/load mode         ; 73                     ;
;                                             ;                        ;
; Total registers                             ; 73 / 12,567 ( < 1 % )  ;
; Total LABs                                  ; 118 / 1,206 ( 10 % )   ;
; Logic elements in carry chains              ; 0                      ;
; User inserted logic elements                ; 0                      ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 19 / 173 ( 11 % )      ;
;     -- Clock pins                           ; 1 / 2 ( 50 % )         ;
; Global signals                              ; 8                      ;
; M4Ks                                        ; 0 / 52 ( 0 % )         ;
; Total memory bits                           ; 0 / 239,616 ( 0 % )    ;
; Total RAM block bits                        ; 0 / 239,616 ( 0 % )    ;
; PLLs                                        ; 0 / 2 ( 0 % )          ;
; Global clocks                               ; 8 / 8 ( 100 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; ASMI Blocks                                 ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 4% / 5% / 4%           ;
; Peak interconnect usage (total/H/V)         ; 15% / 14% / 15%        ;
; Maximum fan-out node                        ; ar:inst19|q[4]         ;
; Maximum fan-out                             ; 150                    ;
; Highest non-global fan-out signal           ; ar:inst19|q[4]         ;
; Highest non-global fan-out                  ; 143                    ;
; Total fan-out                               ; 4123                   ;
; Average fan-out                             ; 3.61                   ;
+---------------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                       ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk        ; 29    ; 1        ; 0            ; 14           ; 0           ; 73                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; reg_sel[0] ; 12    ; 1        ; 0            ; 23           ; 1           ; 23                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; reg_sel[1] ; 13    ; 1        ; 0            ; 23           ; 2           ; 30                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; reset      ; 240   ; 2        ; 2            ; 27           ; 1           ; 73                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sel[0]     ; 16    ; 1        ; 0            ; 22           ; 2           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sel[1]     ; 17    ; 1        ; 0            ; 21           ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                    ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; c           ; 86    ; 4        ; 16           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; reg_data[0] ; 158   ; 3        ; 53           ; 19           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; reg_data[1] ; 159   ; 3        ; 53           ; 20           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; reg_data[2] ; 160   ; 3        ; 53           ; 20           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; reg_data[3] ; 161   ; 3        ; 53           ; 20           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; reg_data[4] ; 162   ; 3        ; 53           ; 21           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; reg_data[5] ; 163   ; 3        ; 53           ; 21           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; reg_data[6] ; 164   ; 3        ; 53           ; 21           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; reg_data[7] ; 165   ; 3        ; 53           ; 22           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; s           ; 83    ; 4        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; v           ; 84    ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; wr          ; 75    ; 4        ; 10           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; z           ; 85    ; 4        ; 16           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 7 / 44 ( 16 % ) ; 3.3V          ; --           ;
; 2        ; 1 / 42 ( 2 % )  ; 3.3V          ; --           ;
; 3        ; 8 / 45 ( 18 % ) ; 3.3V          ; --           ;
; 4        ; 5 / 42 ( 12 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 2        ; 1          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ; 4          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 6        ; 5          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ; 6          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 7          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 10       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 8          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 12       ; 9          ; 1        ; reg_sel[0]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 13       ; 10         ; 1        ; reg_sel[1]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 11         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 15       ; 12         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 16       ; 13         ; 1        ; sel[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 14         ; 1        ; sel[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 15         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 19       ; 16         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 20       ; 17         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 21       ; 18         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 22       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 23       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 24       ; 29         ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 25       ; 30         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 31         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 28       ; 32         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ; 33         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 30       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ;            ;          ; GNDG_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 32       ; 34         ; 1        ; ^nCEO                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 33       ; 35         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ; 36         ; 1        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ; 37         ; 1        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 36       ; 38         ; 1        ; ^DCLK                                    ; bidir  ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 39         ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 38       ; 40         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 39       ; 41         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 40       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 41       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 42       ; 53         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 43       ; 54         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 44       ; 55         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 45       ; 56         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 46       ; 57         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 47       ; 58         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 48       ; 59         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 49       ; 60         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 50       ; 61         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 51       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 52       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 53       ; 62         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 54       ; 63         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 55       ; 64         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 56       ; 65         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 57       ; 66         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 58       ; 67         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 59       ; 68         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 60       ; 69         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 61       ; 70         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 62       ; 71         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 63       ; 72         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 73         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ; 74         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ; 75         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 67       ; 76         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ; 77         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 69       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 70       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 71       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 72       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 73       ; 78         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 74       ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 75       ; 80         ; 4        ; wr                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 76       ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 78       ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 79       ; 84         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 80       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 81       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 82       ; 86         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 83       ; 87         ; 4        ; s                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 84       ; 88         ; 4        ; v                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 85       ; 89         ; 4        ; z                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 86       ; 90         ; 4        ; c                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 87       ; 91         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 88       ; 92         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 89       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 90       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 91       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 92       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 93       ; 100        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 94       ; 103        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 95       ; 104        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 96       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 98       ; 106        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 99       ; 107        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 100      ; 108        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 101      ; 109        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 102      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 103      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 104      ; 118        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 105      ; 119        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 106      ; 120        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 107      ; 121        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 108      ; 122        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 109      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 113      ; 123        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 124        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 125        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ; 126        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 117      ; 127        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 118      ; 128        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 119      ; 129        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 130        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 131        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 122      ; 132        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 123      ; 133        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 124      ; 134        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 125      ; 135        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 126      ; 136        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 127      ; 137        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 128      ; 138        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 129      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 130      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ; 139        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 132      ; 140        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 133      ; 141        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 134      ; 142        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 135      ; 143        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 136      ; 144        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 137      ; 145        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 138      ; 146        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 139      ; 147        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 140      ; 148        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 141      ; 149        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 142      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 143      ; 160        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 144      ; 161        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 145      ; 162        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 146      ; 163        ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 147      ; 164        ; 3        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 148      ; 165        ; 3        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 149      ; 166        ; 3        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 150      ;            ;          ; GNDG_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 151      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 152      ; 167        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 153      ; 168        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 154      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 155      ; 169        ; 3        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ; 170        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 157      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 158      ; 180        ; 3        ; reg_data[0]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 159      ; 181        ; 3        ; reg_data[1]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 160      ; 182        ; 3        ; reg_data[2]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 161      ; 183        ; 3        ; reg_data[3]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 162      ; 184        ; 3        ; reg_data[4]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 163      ; 185        ; 3        ; reg_data[5]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 164      ; 186        ; 3        ; reg_data[6]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 165      ; 187        ; 3        ; reg_data[7]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 166      ; 188        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 167      ; 189        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 168      ; 190        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 169      ; 191        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 170      ; 192        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 171      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 172      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 173      ; 193        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 174      ; 194        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 175      ; 195        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 176      ; 196        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 177      ; 197        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 178      ; 198        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 179      ; 199        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 180      ; 200        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 181      ; 201        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 182      ; 202        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 183      ; 203        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 184      ; 204        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 185      ; 205        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 186      ; 206        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 187      ; 207        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 188      ; 208        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 189      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 190      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 192      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 193      ; 209        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 194      ; 210        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 195      ; 211        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 196      ; 212        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 197      ; 213        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 198      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 199      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 200      ; 222        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 201      ; 223        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 202      ; 224        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 203      ; 225        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 204      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ; 227        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 207      ; 228        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 208      ; 231        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 209      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 210      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 211      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 212      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 213      ; 239        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 214      ; 240        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 215      ; 241        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 216      ; 242        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 217      ; 243        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 218      ; 244        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 219      ; 245        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 220      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 221      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 222      ; 247        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 223      ; 248        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 224      ; 249        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 225      ; 250        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 226      ; 251        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 227      ; 252        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 228      ; 253        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 229      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 230      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 231      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 232      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 233      ; 254        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 234      ; 255        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 235      ; 256        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 236      ; 257        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 237      ; 258        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 238      ; 259        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 239      ; 260        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 240      ; 261        ; 2        ; reset                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                         ;
+---------------------+-------+------------------------------------+
; I/O Standard        ; Load  ; Termination Resistance             ;
+---------------------+-------+------------------------------------+
; 3.3-V LVTTL         ; 10 pF ; Not Available                      ;
; 3.3-V LVCMOS        ; 10 pF ; Not Available                      ;
; 2.5 V               ; 10 pF ; Not Available                      ;
; 1.8 V               ; 10 pF ; Not Available                      ;
; 1.5 V               ; 10 pF ; Not Available                      ;
; SSTL-3 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential SSTL-2 ; 10 pF ; (See SSTL-2)                       ;
; 3.3-V PCI           ; 10 pF ; 25 Ohm (Parallel)                  ;
; LVDS                ; 4 pF  ; 100 Ohm (Differential)             ;
; RSDS                ; 10 pF ; 100 Ohm (Differential)             ;
+---------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                           ;
+------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                            ; Library Name ;
+------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------+--------------+
; |cpu0                              ; 1120 (332)  ; 73           ; 0           ; 0    ; 19   ; 0            ; 1047 (332)   ; 1 (0)             ; 72 (0)           ; 0 (0)           ; 54 (0)     ; |cpu0                                          ; work         ;
;    |alu:inst|                      ; 34 (17)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 34 (17)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|alu:inst                                 ; work         ;
;       |adder8bit:f_add|            ; 17 (2)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 17 (2)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|alu:inst|adder8bit:f_add                 ; work         ;
;          |fa:\f1_7:1:fm|           ; 2 (2)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|alu:inst|adder8bit:f_add|fa:\f1_7:1:fm   ; work         ;
;          |fa:\f1_7:2:fm|           ; 2 (2)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|alu:inst|adder8bit:f_add|fa:\f1_7:2:fm   ; work         ;
;          |fa:\f1_7:3:fm|           ; 2 (2)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|alu:inst|adder8bit:f_add|fa:\f1_7:3:fm   ; work         ;
;          |fa:\f1_7:4:fm|           ; 2 (2)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|alu:inst|adder8bit:f_add|fa:\f1_7:4:fm   ; work         ;
;          |fa:\f1_7:5:fm|           ; 2 (2)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|alu:inst|adder8bit:f_add|fa:\f1_7:5:fm   ; work         ;
;          |fa:\f1_7:6:fm|           ; 2 (2)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|alu:inst|adder8bit:f_add|fa:\f1_7:6:fm   ; work         ;
;          |fa:\f1_7:7:fm|           ; 2 (2)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|alu:inst|adder8bit:f_add|fa:\f1_7:7:fm   ; work         ;
;          |fa:f0|                   ; 1 (1)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|alu:inst|adder8bit:f_add|fa:f0           ; work         ;
;    |ar:inst19|                     ; 7 (7)       ; 7            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |cpu0|ar:inst19                                ; work         ;
;    |asynram:inst3|                 ; 540 (540)   ; 0            ; 0           ; 0    ; 0    ; 0            ; 540 (540)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|asynram:inst3                            ; work         ;
;    |bus_mux:inst15|                ; 21 (21)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 39 (39)    ; |cpu0|bus_mux:inst15                           ; work         ;
;    |controller:inst9|              ; 60 (60)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 7 (7)      ; |cpu0|controller:inst9                         ; work         ;
;    |flag_reg:inst2|                ; 4 (4)       ; 4            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |cpu0|flag_reg:inst2                           ; work         ;
;    |ir:inst25|                     ; 9 (9)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |cpu0|ir:inst25                                ; work         ;
;    |pc:inst18|                     ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |cpu0|pc:inst18                                ; work         ;
;    |reg_out:inst6|                 ; 53 (53)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 7 (7)      ; |cpu0|reg_out:inst6                            ; work         ;
;    |reg_testa:inst8|               ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |cpu0|reg_testa:inst8                          ; work         ;
;    |regfile:inst4|                 ; 36 (0)      ; 32           ; 0           ; 0    ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 32 (0)           ; 0 (0)           ; 0 (0)      ; |cpu0|regfile:inst4                            ; work         ;
;       |decoder_2_to_4:des_decoder| ; 3 (3)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu0|regfile:inst4|decoder_2_to_4:des_decoder ; work         ;
;       |reg:Areg00|                 ; 9 (9)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |cpu0|regfile:inst4|reg:Areg00                 ; work         ;
;       |reg:Areg01|                 ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |cpu0|regfile:inst4|reg:Areg01                 ; work         ;
;       |reg:Areg02|                 ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |cpu0|regfile:inst4|reg:Areg02                 ; work         ;
;       |reg:Areg03|                 ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |cpu0|regfile:inst4|reg:Areg03                 ; work         ;
;    |timer:inst28|                  ; 8 (8)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; 0 (0)           ; 1 (1)      ; |cpu0|timer:inst28                             ; work         ;
+------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; sel[0]      ; Input    ; ON            ; ON            ; --                    ; --  ;
; reg_sel[1]  ; Input    ; ON            ; ON            ; --                    ; --  ;
; sel[1]      ; Input    ; ON            ; ON            ; --                    ; --  ;
; reg_sel[0]  ; Input    ; ON            ; ON            ; --                    ; --  ;
; clk         ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; reset       ; Input    ; ON            ; ON            ; --                    ; --  ;
; wr          ; Output   ; --            ; --            ; --                    ; --  ;
; c           ; Output   ; --            ; --            ; --                    ; --  ;
; z           ; Output   ; --            ; --            ; --                    ; --  ;
; v           ; Output   ; --            ; --            ; --                    ; --  ;
; s           ; Output   ; --            ; --            ; --                    ; --  ;
; reg_data[7] ; Output   ; --            ; --            ; --                    ; --  ;
; reg_data[6] ; Output   ; --            ; --            ; --                    ; --  ;
; reg_data[5] ; Output   ; --            ; --            ; --                    ; --  ;
; reg_data[4] ; Output   ; --            ; --            ; --                    ; --  ;
; reg_data[3] ; Output   ; --            ; --            ; --                    ; --  ;
; reg_data[2] ; Output   ; --            ; --            ; --                    ; --  ;
; reg_data[1] ; Output   ; --            ; --            ; --                    ; --  ;
; reg_data[0] ; Output   ; --            ; --            ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+--------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                     ;
+--------------------------------------+-------------------+---------+
; Source Pin / Fanout                  ; Pad To Core Index ; Setting ;
+--------------------------------------+-------------------+---------+
; sel[0]                               ;                   ;         ;
;      - reg_out:inst6|Mux26~0         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux25~2         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux25~3         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux25~8         ; 0                 ; ON      ;
; reg_sel[1]                           ;                   ;         ;
;      - reg_out:inst6|Mux26~0         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux25~0         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux25~1         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux25~4         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux25~5         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux25~8         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux26~1         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux26~2         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux26~3         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux27~0         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux27~1         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux27~2         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux27~3         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux28~0         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux28~1         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux28~2         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux29~0         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux29~1         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux29~2         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux29~3         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux30~0         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux30~1         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux30~2         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux31~0         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux31~1         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux31~2         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux31~3         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux32~0         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux32~1         ; 0                 ; ON      ;
;      - reg_out:inst6|Mux32~2         ; 0                 ; ON      ;
; sel[1]                               ;                   ;         ;
;      - reg_out:inst6|Mux26~0         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux25~2         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux25~3         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux25~8         ; 1                 ; ON      ;
; reg_sel[0]                           ;                   ;         ;
;      - reg_out:inst6|Mux25~0         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux25~1         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux25~2         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux25~4         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux25~8         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux26~2         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux26~3         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux26~4         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux27~1         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux27~2         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux28~1         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux28~2         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux28~3         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux29~1         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux29~2         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux30~1         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux30~2         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux30~3         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux31~1         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux31~2         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux32~1         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux32~2         ; 1                 ; ON      ;
;      - reg_out:inst6|Mux32~3         ; 1                 ; ON      ;
; clk                                  ;                   ;         ;
; reset                                ;                   ;         ;
;      - reg_testa:inst8|q2[7]         ; 1                 ; ON      ;
;      - flag_reg:inst2|flag_c         ; 1                 ; ON      ;
;      - flag_reg:inst2|flag_z         ; 1                 ; ON      ;
;      - flag_reg:inst2|flag_v         ; 1                 ; ON      ;
;      - timer:inst28|state.s0         ; 1                 ; ON      ;
;      - timer:inst28|state.s1         ; 1                 ; ON      ;
;      - timer:inst28|state.s3         ; 1                 ; ON      ;
;      - timer:inst28|state.s4         ; 1                 ; ON      ;
;      - ar:inst19|q[0]                ; 1                 ; ON      ;
;      - ar:inst19|q[1]                ; 1                 ; ON      ;
;      - ar:inst19|q[5]                ; 1                 ; ON      ;
;      - ar:inst19|q[2]                ; 1                 ; ON      ;
;      - ar:inst19|q[3]                ; 1                 ; ON      ;
;      - ar:inst19|q[4]                ; 1                 ; ON      ;
;      - ar:inst19|q[6]                ; 1                 ; ON      ;
;      - timer:inst28|state.s2         ; 1                 ; ON      ;
;      - flag_reg:inst2|flag_s         ; 1                 ; ON      ;
;      - pc:inst18|q[7]                ; 1                 ; ON      ;
;      - pc:inst18|q[6]                ; 1                 ; ON      ;
;      - pc:inst18|q[5]                ; 1                 ; ON      ;
;      - pc:inst18|q[4]                ; 1                 ; ON      ;
;      - pc:inst18|q[3]                ; 1                 ; ON      ;
;      - pc:inst18|q[2]                ; 1                 ; ON      ;
;      - pc:inst18|q[1]                ; 1                 ; ON      ;
;      - pc:inst18|q[0]                ; 1                 ; ON      ;
;      - ir:inst25|q[5]                ; 1                 ; ON      ;
;      - timer:inst28|state.s5         ; 1                 ; ON      ;
;      - ir:inst25|q[4]                ; 1                 ; ON      ;
;      - ir:inst25|q[7]                ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg01|q[7] ; 1                 ; ON      ;
;      - ir:inst25|q[6]                ; 1                 ; ON      ;
;      - ir:inst25|q[3]                ; 1                 ; ON      ;
;      - ir:inst25|q[2]                ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg01|q[0] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg02|q[0] ; 1                 ; ON      ;
;      - ir:inst25|q[1]                ; 1                 ; ON      ;
;      - ir:inst25|q[0]                ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg00|q[0] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg03|q[0] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg02|q[1] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg01|q[1] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg00|q[1] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg03|q[1] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg01|q[2] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg02|q[2] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg00|q[2] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg03|q[2] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg02|q[3] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg01|q[3] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg00|q[3] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg03|q[3] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg01|q[4] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg02|q[4] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg00|q[4] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg03|q[4] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg02|q[5] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg01|q[5] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg00|q[5] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg03|q[5] ; 1                 ; ON      ;
;      - reg_testa:inst8|q2[6]         ; 1                 ; ON      ;
;      - reg_testa:inst8|q2[5]         ; 1                 ; ON      ;
;      - reg_testa:inst8|q2[4]         ; 1                 ; ON      ;
;      - reg_testa:inst8|q2[3]         ; 1                 ; ON      ;
;      - reg_testa:inst8|q2[2]         ; 1                 ; ON      ;
;      - reg_testa:inst8|q2[1]         ; 1                 ; ON      ;
;      - reg_testa:inst8|q2[0]         ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg01|q[6] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg02|q[6] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg00|q[6] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg03|q[6] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg02|q[7] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg03|q[7] ; 1                 ; ON      ;
;      - regfile:inst4|reg:Areg00|q[7] ; 1                 ; ON      ;
+--------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                              ;
+--------------------------------------------------+---------------+---------+--------------+--------+----------------------+------------------+
; Name                                             ; Location      ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+--------------------------------------------------+---------------+---------+--------------+--------+----------------------+------------------+
; asynram:inst3|ram[10][7]~54                      ; LC_X29_Y17_N1 ; 8       ; Latch enable ; yes    ; Global Clock         ; GCLK6            ;
; asynram:inst3|ram[11][7]~53                      ; LC_X23_Y13_N8 ; 8       ; Latch enable ; yes    ; Global Clock         ; GCLK4            ;
; asynram:inst3|ram[12][7]~52                      ; LC_X23_Y13_N6 ; 8       ; Latch enable ; yes    ; Global Clock         ; GCLK5            ;
; asynram:inst3|ram[13][7]~51                      ; LC_X23_Y13_N9 ; 8       ; Latch enable ; yes    ; Global Clock         ; GCLK3            ;
; asynram:inst3|ram[14][7]~50                      ; LC_X23_Y13_N7 ; 8       ; Latch enable ; yes    ; Global Clock         ; GCLK0            ;
; asynram:inst3|ram[15][7]~49                      ; LC_X23_Y13_N2 ; 8       ; Latch enable ; yes    ; Global Clock         ; GCLK2            ;
; asynram:inst3|ram[16][7]~48                      ; LC_X31_Y13_N4 ; 8       ; Latch enable ; yes    ; Global Clock         ; GCLK7            ;
; asynram:inst3|ram[17][7]~47                      ; LC_X26_Y11_N6 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[18][7]~46                      ; LC_X26_Y12_N1 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[19][7]~45                      ; LC_X27_Y12_N8 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[20][7]~44                      ; LC_X25_Y14_N2 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[21][7]~43                      ; LC_X27_Y11_N2 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[22][7]~42                      ; LC_X28_Y14_N9 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[23][7]~41                      ; LC_X28_Y13_N7 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[24][7]~40                      ; LC_X27_Y17_N3 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[25][7]~39                      ; LC_X35_Y12_N6 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[26][7]~38                      ; LC_X29_Y17_N7 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[27][7]~37                      ; LC_X36_Y16_N8 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[28][7]~36                      ; LC_X26_Y17_N8 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[29][7]~35                      ; LC_X36_Y14_N6 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[30][7]~34                      ; LC_X29_Y16_N4 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[31][7]~33                      ; LC_X37_Y13_N9 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[32][7]~32                      ; LC_X31_Y13_N8 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[33][7]~31                      ; LC_X28_Y12_N8 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[34][7]~30                      ; LC_X26_Y12_N6 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[35][7]~29                      ; LC_X27_Y12_N7 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[36][7]~28                      ; LC_X25_Y14_N8 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[37][7]~27                      ; LC_X27_Y11_N5 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[38][7]~26                      ; LC_X28_Y14_N2 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[39][7]~25                      ; LC_X28_Y13_N3 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[40][7]~24                      ; LC_X31_Y16_N6 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[41][7]~23                      ; LC_X31_Y14_N1 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[42][7]~22                      ; LC_X30_Y16_N1 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[43][7]~21                      ; LC_X35_Y15_N8 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[44][7]~20                      ; LC_X30_Y12_N1 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[45][7]~19                      ; LC_X36_Y14_N2 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[46][7]~18                      ; LC_X29_Y16_N7 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[47][7]~17                      ; LC_X36_Y15_N1 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[48][7]~16                      ; LC_X31_Y13_N6 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[49][7]~15                      ; LC_X26_Y11_N4 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[50][7]~14                      ; LC_X26_Y12_N7 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[51][7]~13                      ; LC_X27_Y12_N3 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[52][7]~12                      ; LC_X25_Y14_N7 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[53][7]~11                      ; LC_X27_Y11_N6 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[54][7]~10                      ; LC_X28_Y14_N1 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[55][7]~9                       ; LC_X28_Y13_N4 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[56][7]~8                       ; LC_X27_Y17_N5 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[57][7]~7                       ; LC_X35_Y14_N1 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[58][7]~6                       ; LC_X29_Y17_N3 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[59][7]~5                       ; LC_X36_Y13_N1 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[60][7]~4                       ; LC_X31_Y15_N0 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[61][7]~3                       ; LC_X36_Y14_N8 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[62][7]~2                       ; LC_X29_Y16_N1 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[63][7]~1                       ; LC_X36_Y15_N8 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[64][6]~0                       ; LC_X30_Y11_N8 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[7][7]~57                       ; LC_X28_Y13_N0 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[8][7]~56                       ; LC_X27_Y17_N1 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; asynram:inst3|ram[9][7]~55                       ; LC_X35_Y16_N6 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; clk                                              ; PIN_29        ; 73      ; Clock        ; yes    ; Global Clock         ; GCLK1            ;
; controller:inst9|Mux15~0                         ; LC_X32_Y19_N8 ; 2       ; Latch enable ; no     ; --                   ; --               ;
; controller:inst9|Mux17~0                         ; LC_X31_Y12_N0 ; 1       ; Latch enable ; no     ; --                   ; --               ;
; controller:inst9|Mux31~1                         ; LC_X36_Y17_N2 ; 3       ; Latch enable ; no     ; --                   ; --               ;
; controller:inst9|Mux48~0                         ; LC_X32_Y19_N4 ; 2       ; Latch enable ; no     ; --                   ; --               ;
; controller:inst9|Mux54~0                         ; LC_X32_Y19_N9 ; 8       ; Latch enable ; no     ; --                   ; --               ;
; controller:inst9|Mux8~3                          ; LC_X37_Y11_N4 ; 12      ; Clock enable ; no     ; --                   ; --               ;
; controller:inst9|rec[0]                          ; LC_X35_Y19_N5 ; 10      ; Clock enable ; no     ; --                   ; --               ;
; controller:inst9|rec[1]                          ; LC_X35_Y19_N0 ; 10      ; Sync. load   ; no     ; --                   ; --               ;
; controller:inst9|sst[1]                          ; LC_X36_Y17_N5 ; 5       ; Clock enable ; no     ; --                   ; --               ;
; ir:inst25|Mux0~0                                 ; LC_X35_Y19_N6 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; regfile:inst4|decoder_2_to_4:des_decoder|sel01~1 ; LC_X32_Y13_N7 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; regfile:inst4|decoder_2_to_4:des_decoder|sel01~2 ; LC_X29_Y19_N7 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; regfile:inst4|decoder_2_to_4:des_decoder|sel01~3 ; LC_X32_Y13_N8 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; regfile:inst4|reg:Areg00|process_0~0             ; LC_X29_Y19_N4 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; reset                                            ; PIN_240       ; 73      ; Async. clear ; no     ; --                   ; --               ;
+--------------------------------------------------+---------------+---------+--------------+--------+----------------------+------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+-----------------------------+---------------+---------+----------------------+------------------+
; Name                        ; Location      ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-----------------------------+---------------+---------+----------------------+------------------+
; asynram:inst3|ram[10][7]~54 ; LC_X29_Y17_N1 ; 8       ; Global Clock         ; GCLK6            ;
; asynram:inst3|ram[11][7]~53 ; LC_X23_Y13_N8 ; 8       ; Global Clock         ; GCLK4            ;
; asynram:inst3|ram[12][7]~52 ; LC_X23_Y13_N6 ; 8       ; Global Clock         ; GCLK5            ;
; asynram:inst3|ram[13][7]~51 ; LC_X23_Y13_N9 ; 8       ; Global Clock         ; GCLK3            ;
; asynram:inst3|ram[14][7]~50 ; LC_X23_Y13_N7 ; 8       ; Global Clock         ; GCLK0            ;
; asynram:inst3|ram[15][7]~49 ; LC_X23_Y13_N2 ; 8       ; Global Clock         ; GCLK2            ;
; asynram:inst3|ram[16][7]~48 ; LC_X31_Y13_N4 ; 8       ; Global Clock         ; GCLK7            ;
; clk                         ; PIN_29        ; 73      ; Global Clock         ; GCLK1            ;
+-----------------------------+---------------+---------+----------------------+------------------+


+------------------------------------------+
; Non-Global High Fan-Out Signals          ;
+--------------------------------+---------+
; Name                           ; Fan-Out ;
+--------------------------------+---------+
; ar:inst19|q[4]                 ; 143     ;
; ar:inst19|q[1]                 ; 126     ;
; ar:inst19|q[2]                 ; 126     ;
; ar:inst19|q[5]                 ; 121     ;
; ar:inst19|q[0]                 ; 98      ;
; reset                          ; 73      ;
; gdfx_temp0[7]~60               ; 62      ;
; gdfx_temp0[0]~347              ; 61      ;
; gdfx_temp0[1]~306              ; 61      ;
; gdfx_temp0[2]~265              ; 61      ;
; gdfx_temp0[3]~224              ; 61      ;
; gdfx_temp0[4]~183              ; 61      ;
; gdfx_temp0[5]~142              ; 61      ;
; gdfx_temp0[6]~101              ; 61      ;
; asynram:inst3|ram[63][7]~114   ; 58      ;
; reg_sel[1]                     ; 30      ;
; ar:inst19|q[3]                 ; 27      ;
; reg_sel[0]                     ; 23      ;
; timer:inst28|WideOr1           ; 22      ;
; controller:inst9|alu_func[2]   ; 19      ;
; controller:inst9|alu_func[0]   ; 19      ;
; timer:inst28|output[1]~8       ; 19      ;
; ir:inst25|q[5]                 ; 19      ;
; controller:inst9|alu_func[1]   ; 17      ;
; controller:inst9|dest_reg[1]   ; 17      ;
; controller:inst9|dest_reg[0]   ; 17      ;
; ir:inst25|q[4]                 ; 17      ;
; controller:inst9|alu_in_sel[2] ; 16      ;
; controller:inst9|alu_in_sel[1] ; 15      ;
; ir:inst25|q[7]                 ; 15      ;
; timer:inst28|output~1          ; 15      ;
; controller:inst9|sour_reg[0]   ; 13      ;
; controller:inst9|sour_reg[1]   ; 13      ;
; ir:inst25|q[6]                 ; 13      ;
; controller:inst9|wr            ; 12      ;
; controller:inst9|Mux8~3        ; 12      ;
; gdfx_temp0[5]~41               ; 12      ;
; gdfx_temp0[5]~40               ; 12      ;
; gdfx_temp0[5]~39               ; 12      ;
; gdfx_temp0[5]~28               ; 12      ;
; reg_out:inst6|Mux25~3          ; 12      ;
; reg_out:inst6|Mux25~2          ; 12      ;
; controller:inst9|alu_in_sel[0] ; 11      ;
; controller:inst9|rec[0]        ; 10      ;
; controller:inst9|rec[1]        ; 10      ;
; asynram:inst3|ram[62][7]~2     ; 8       ;
; asynram:inst3|ram[42][7]~22    ; 8       ;
; asynram:inst3|ram[46][7]~18    ; 8       ;
; asynram:inst3|ram[58][7]~6     ; 8       ;
; asynram:inst3|ram[28][7]~36    ; 8       ;
+--------------------------------+---------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; C4s                        ; 1,251 / 30,600 ( 4 % ) ;
; Direct links               ; 123 / 43,552 ( < 1 % ) ;
; Global clocks              ; 8 / 8 ( 100 % )        ;
; LAB clocks                 ; 51 / 312 ( 16 % )      ;
; LUT chains                 ; 215 / 10,854 ( 2 % )   ;
; Local interconnects        ; 1,940 / 43,552 ( 4 % ) ;
; M4K buffers                ; 0 / 1,872 ( 0 % )      ;
; R4s                        ; 1,396 / 28,560 ( 5 % ) ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 9.49) ; Number of LABs  (Total = 118) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 4                             ;
; 2                                          ; 1                             ;
; 3                                          ; 0                             ;
; 4                                          ; 0                             ;
; 5                                          ; 0                             ;
; 6                                          ; 2                             ;
; 7                                          ; 0                             ;
; 8                                          ; 1                             ;
; 9                                          ; 6                             ;
; 10                                         ; 104                           ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.91) ; Number of LABs  (Total = 118) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 35                            ;
; 1 Clock                            ; 35                            ;
; 1 Clock enable                     ; 17                            ;
; 1 Sync. load                       ; 7                             ;
; 2 Clock enables                    ; 13                            ;
+------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 9.97) ; Number of LABs  (Total = 118) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 4                             ;
; 2                                           ; 1                             ;
; 3                                           ; 0                             ;
; 4                                           ; 0                             ;
; 5                                           ; 0                             ;
; 6                                           ; 0                             ;
; 7                                           ; 1                             ;
; 8                                           ; 0                             ;
; 9                                           ; 2                             ;
; 10                                          ; 82                            ;
; 11                                          ; 14                            ;
; 12                                          ; 12                            ;
; 13                                          ; 1                             ;
; 14                                          ; 0                             ;
; 15                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 4.04) ; Number of LABs  (Total = 118) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 20                            ;
; 2                                               ; 21                            ;
; 3                                               ; 24                            ;
; 4                                               ; 10                            ;
; 5                                               ; 15                            ;
; 6                                               ; 6                             ;
; 7                                               ; 5                             ;
; 8                                               ; 5                             ;
; 9                                               ; 7                             ;
; 10                                              ; 3                             ;
; 11                                              ; 1                             ;
; 12                                              ; 0                             ;
; 13                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.81) ; Number of LABs  (Total = 118) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 1                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 12                            ;
; 11                                           ; 19                            ;
; 12                                           ; 18                            ;
; 13                                           ; 4                             ;
; 14                                           ; 13                            ;
; 15                                           ; 7                             ;
; 16                                           ; 6                             ;
; 17                                           ; 4                             ;
; 18                                           ; 2                             ;
; 19                                           ; 11                            ;
; 20                                           ; 8                             ;
; 21                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                     ;
+--------------------------------------------------------------------------------+--------------------------+
; Name                                                                           ; Value                    ;
+--------------------------------------------------------------------------------+--------------------------+
; Auto Fit Point 1 - Fit Attempt 1                                               ; ff                       ;
; Mid Wire Use - Fit Attempt 1                                                   ; 5                        ;
; Mid Slack - Fit Attempt 1                                                      ; -79133                   ;
; Internal Atom Count - Fit Attempt 1                                            ; 1121                     ;
; LE/ALM Count - Fit Attempt 1                                                   ; 1121                     ;
; LAB Count - Fit Attempt 1                                                      ; 119                      ;
; Outputs per Lab - Fit Attempt 1                                                ; 4.050                    ;
; Inputs per LAB - Fit Attempt 1                                                 ; 13.538                   ;
; Global Inputs per LAB - Fit Attempt 1                                          ; 0.294                    ;
; LAB Constraint 'non-global clock / CE pair + async load' - Fit Attempt 1       ; 0:119                    ;
; LAB Constraint 'ce + sync load' - Fit Attempt 1                                ; 0:89;1:8;2:22            ;
; LAB Constraint 'non-global controls' - Fit Attempt 1                           ; 0:84;1:5;2:8;3:22        ;
; LAB Constraint 'un-route combination' - Fit Attempt 1                          ; 0:84;1:5;2:8;3:22        ;
; LAB Constraint 'non-global with asyn_clear' - Fit Attempt 1                    ; 0:84;1:5;2:8;3:22        ;
; LAB Constraint 'un-route with async_clear' - Fit Attempt 1                     ; 0:84;1:5;2:8;3:22        ;
; LAB Constraint 'non-global async clear + sync clear' - Fit Attempt 1           ; 0:84;1:35                ;
; LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1             ; 0:87;1:18;2:8;3:6        ;
; LAB Constraint 'ygr_cl_ngclk_gclkce_sload_aload_constraint' - Fit Attempt 1    ; 0:89;1:23;2:7            ;
; LAB Constraint 'global control signals' - Fit Attempt 1                        ; 0:58;1:46;2:6;3:7;4:2    ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1                    ; 0:84;1:18;2:17           ;
; LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1               ; 0:119                    ;
; LAB Constraint 'aload_aclr pair' - Fit Attempt 1                               ; 0:84;1:35                ;
; LAB Constraint 'sload_sclear pair' - Fit Attempt 1                             ; 0:89;1:30                ;
; LAB Constraint 'invert_a constraint' - Fit Attempt 1                           ; 0:5;1:114                ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1                      ; 0:119                    ;
; LAB Constraint 'use of ADATA or SDATA by registers constraint' - Fit Attempt 1 ; 0:119                    ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1                    ; 0:1;1:6;2:88;3:9;4:7;5:8 ;
; LEs in Chains - Fit Attempt 1                                                  ; 0                        ;
; LEs in Long Chains - Fit Attempt 1                                             ; 0                        ;
; LABs with Chains - Fit Attempt 1                                               ; 0                        ;
; LABs with Multiple Chains - Fit Attempt 1                                      ; 0                        ;
; Time - Fit Attempt 1                                                           ; 0                        ;
+--------------------------------------------------------------------------------+--------------------------+


+----------------------------------------------+
; Advanced Data - Placement                    ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Auto Fit Point 2 - Fit Attempt 1    ; ff     ;
; Early Wire Use - Fit Attempt 1      ; 2      ;
; Early Slack - Fit Attempt 1         ; -84058 ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 4      ;
; Mid Slack - Fit Attempt 1           ; -80572 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 4      ;
; Mid Slack - Fit Attempt 1           ; -80572 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Late Wire Use - Fit Attempt 1       ; 4      ;
; Late Slack - Fit Attempt 1          ; -80537 ;
; Peak Regional Wire - Fit Attempt 1  ; 0.000  ;
; Auto Fit Point 7 - Fit Attempt 1    ; ff     ;
; Time - Fit Attempt 1                ; 2      ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.016  ;
+-------------------------------------+--------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Early Slack - Fit Attempt 1         ; -77084      ;
; Early Wire Use - Fit Attempt 1      ; 4           ;
; Peak Regional Wire - Fit Attempt 1  ; 12          ;
; Mid Slack - Fit Attempt 1           ; -78281      ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Wire Use - Fit Attempt 1       ; 5           ;
; Time - Fit Attempt 1                ; 3           ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.125       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu May 30 23:40:53 2024
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu0 -c cpu0
Info: Parallel compilation is enabled and will use 4 of the 16 processors detected
Info: Selected device EP1C12Q240C8 for design "cpu0"
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP1C6Q240C8 is compatible
Info: Fitter converted 2 user pins into dedicated programming pins
    Info: Pin ~nCSO~ is reserved at location 24
    Info: Pin ~ASDO~ is reserved at location 37
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Completed User Assigned Global Signals Promotion Operation
Info: DQS I/O pins require 0 global routing resources
Info: Automatically promoted signal "clk" to use Global clock in PIN 29
Info: Automatically promoted signal "asynram:inst3|ram[10][7]~54" to use Global clock
Info: Automatically promoted signal "asynram:inst3|ram[11][7]~53" to use Global clock
Info: Automatically promoted signal "asynram:inst3|ram[12][7]~52" to use Global clock
Info: Automatically promoted signal "asynram:inst3|ram[13][7]~51" to use Global clock
Info: Automatically promoted signal "asynram:inst3|ram[14][7]~50" to use Global clock
Info: Automatically promoted signal "asynram:inst3|ram[15][7]~49" to use Global clock
Info: Automatically promoted signal "asynram:inst3|ram[16][7]~48" to use Global clock
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info: Finished moving registers into I/O cells, LUTs, and RAM blocks
Info: Finished register packing
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "address_bus[0]" is assigned to location or region, but does not exist in design
    Warning: Node "address_bus[1]" is assigned to location or region, but does not exist in design
    Warning: Node "address_bus[2]" is assigned to location or region, but does not exist in design
    Warning: Node "address_bus[3]" is assigned to location or region, but does not exist in design
    Warning: Node "address_bus[4]" is assigned to location or region, but does not exist in design
    Warning: Node "address_bus[5]" is assigned to location or region, but does not exist in design
    Warning: Node "address_bus[6]" is assigned to location or region, but does not exist in design
    Warning: Node "address_bus[7]" is assigned to location or region, but does not exist in design
    Warning: Node "data_bus[0]" is assigned to location or region, but does not exist in design
    Warning: Node "data_bus[1]" is assigned to location or region, but does not exist in design
    Warning: Node "data_bus[2]" is assigned to location or region, but does not exist in design
    Warning: Node "data_bus[3]" is assigned to location or region, but does not exist in design
    Warning: Node "data_bus[4]" is assigned to location or region, but does not exist in design
    Warning: Node "data_bus[5]" is assigned to location or region, but does not exist in design
    Warning: Node "data_bus[6]" is assigned to location or region, but does not exist in design
    Warning: Node "data_bus[7]" is assigned to location or region, but does not exist in design
    Warning: Node "write" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Slack time is -79.288 ns between source register "timer:inst28|state.s0" and destination register "flag_reg:inst2|flag_c"
    Info: + Largest register to register requirement is 0.739 ns
    Info:   Shortest clock path from clock "clk" to destination register is 3.199 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 73; CLK Node = 'clk'
        Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'flag_reg:inst2|flag_c'
        Info: Total cell delay = 2.180 ns ( 68.15 % )
        Info: Total interconnect delay = 1.019 ns ( 31.85 % )
    Info:   Longest clock path from clock "clk" to destination register is 3.199 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 73; CLK Node = 'clk'
        Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'flag_reg:inst2|flag_c'
        Info: Total cell delay = 2.180 ns ( 68.15 % )
        Info: Total interconnect delay = 1.019 ns ( 31.85 % )
    Info:   Shortest clock path from clock "clk" to source register is 3.199 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 73; CLK Node = 'clk'
        Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'timer:inst28|state.s0'
        Info: Total cell delay = 2.180 ns ( 68.15 % )
        Info: Total interconnect delay = 1.019 ns ( 31.85 % )
    Info:   Longest clock path from clock "clk" to source register is 3.199 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 73; CLK Node = 'clk'
        Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'timer:inst28|state.s0'
        Info: Total cell delay = 2.180 ns ( 68.15 % )
        Info: Total interconnect delay = 1.019 ns ( 31.85 % )
    Info:   Micro clock to output delay of source is 0.224 ns
    Info:   Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 69.080 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'timer:inst28|state.s0'
        Info: 2: + IC(1.327 ns) + CELL(0.114 ns) = 1.441 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'timer:inst28|output~1'
        Info: 3: + IC(1.703 ns) + CELL(0.114 ns) = 3.258 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'controller:inst9|Mux17~0'
        Info: 4: + IC(0.000 ns) + CELL(0.914 ns) = 4.172 ns; Loc. = Unassigned; Fanout = 62; COMB LOOP Node = 'controller:inst9|wr'
            Info: Loc. = Unassigned; Node "controller:inst9|wr"
        Info: 5: + IC(0.000 ns) + CELL(4.786 ns) = 8.958 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[0]~30'
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[29][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[48][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[44][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[19][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~331"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[62][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[15][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[35][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~340"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~311"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~323"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~337"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~308"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~320"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[38][7]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_in_sel[2]"
            Info: Loc. = Unassigned; Node "alu:inst|b_in[0]~30"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~317"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~329"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[58][7]"
            Info: Loc. = Unassigned; Node "alu:inst|Mux7~0"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[57][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[23][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[30][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[13][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[16][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[40][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[51][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[36][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~344"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux15~2"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~315"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[33][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[10][7]"
            Info: Loc. = Unassigned; Node "ar:inst19|q[0]~COMBOUT"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[25][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~324"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[26][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[43][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[21][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~333"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[61][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[50][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[49][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[7][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[46][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[56][7]"
            Info: Loc. = Unassigned; Node "alu:inst|f_temp~26"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[11][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~313"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[20][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[55][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[34][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~339"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_in_sel[1]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~310"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~316"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~322"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[39][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~336"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~342"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~307"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[41][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~319"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~325"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[32][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[28][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~345"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~347"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~346"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[47][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~328"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[14][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[9][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[54][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[24][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[59][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[53][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~334"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[18][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~330"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~343"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~314"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~326"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[12][7]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[45][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[17][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[42][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[27][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[52][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~332"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux15~3"
            Info: Loc. = Unassigned; Node "controller:inst9|wr"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[63][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[37][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~341"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~312"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[22][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~338"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~309"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~321"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~335"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~318"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[64][7]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[60][7]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[31][7]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[0]~327"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[8][7]"
        Info: 6: + IC(1.565 ns) + CELL(0.114 ns) = 10.637 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'alu:inst|adder8bit:f_add|fa:f0|co~3'
        Info: 7: + IC(0.000 ns) + CELL(7.448 ns) = 18.085 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[1]~29'
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux14~3"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[13][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[18][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[40][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[39][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[32][6]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~303"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~274"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~286"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[24][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[11][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[48][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[14][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[57][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[21][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[64][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[35][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[7][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[42][6]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~272"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~284"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~298"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~269"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~281"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~295"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~266"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~278"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~291"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~304"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~305"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[61][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[23][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[28][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[9][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[16][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[10][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[59][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[53][6]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~293"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~270"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[33][6]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~282"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~289"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~296"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~302"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~267"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~273"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~279"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~285"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~292"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[12][6]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[0]"
            Info: Loc. = Unassigned; Node "alu:inst|b_in[1]~29"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[29][6]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~276"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[19][6]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~288"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[56][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[46][6]"
            Info: Loc. = Unassigned; Node "alu:inst|Mux6~0"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[43][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[27][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[52][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[49][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[34][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[30][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[63][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[55][6]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~300"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~271"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~283"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~297"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux14~2"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~268"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~280"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~294"
            Info: Loc. = Unassigned; Node "ar:inst19|q[1]~COMBOUT"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~277"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~290"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[58][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[47][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[54][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[8][6]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[31][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[51][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[60][6]"
            Info: Loc. = Unassigned; Node "alu:inst|adder8bit:f_add|fa:\f1_7:1:fm|s"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[41][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[20][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[38][6]"
            Info: Loc. = Unassigned; Node "controller:inst9|wr"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~275"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~287"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~301"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[25][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[17][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[26][6]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~306"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[15][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[50][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[44][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[37][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[36][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[62][6]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[45][6]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[22][6]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[1]~299"
        Info: 8: + IC(0.211 ns) + CELL(0.442 ns) = 18.738 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:1:fm|co~3'
        Info: 9: + IC(0.000 ns) + CELL(7.598 ns) = 26.336 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[2]~28'
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~228"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~240"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~254"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~225"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~237"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[32][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~263"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~265"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[61][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~246"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[28][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[9][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[54][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[10][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[59][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[23][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~252"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[48][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~248"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~261"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~232"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~244"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[12][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[29][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[17][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[56][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[43][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[22][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~250"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux13~6"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[63][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[37][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~259"
            Info: Loc. = Unassigned; Node "alu:inst|Mux5~0"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~230"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[52][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~256"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~227"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~239"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~253"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[11][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~236"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~242"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[64][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[14][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[58][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~264"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[57][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[47][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[21][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~245"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~251"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[8][5]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[0]"
            Info: Loc. = Unassigned; Node "ar:inst19|q[2]~COMBOUT"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[31][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[50][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[19][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[7][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[60][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[42][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[41][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~231"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[20][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[55][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[34][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~257"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~234"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[39][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~260"
            Info: Loc. = Unassigned; Node "alu:inst|adder8bit:f_add|fa:\f1_7:2:fm|s"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[25][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~243"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[26][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[15][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[18][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[44][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[49][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~249"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[62][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[45][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[35][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~258"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~229"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~241"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~255"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~226"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~238"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[38][5]"
            Info: Loc. = Unassigned; Node "alu:inst|b_in[2]~28"
            Info: Loc. = Unassigned; Node "controller:inst9|wr"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~235"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~247"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[46][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[27][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[53][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[30][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[13][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[16][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[40][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[51][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[36][5]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~262"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[2]"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux13~5"
            Info: Loc. = Unassigned; Node "gdfx_temp0[2]~233"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[33][5]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[24][5]"
        Info: 10: + IC(0.211 ns) + CELL(0.442 ns) = 26.989 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:2:fm|co~3'
        Info: 11: + IC(0.000 ns) + CELL(7.598 ns) = 34.587 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[3]~27'
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[27][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[21][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[56][4]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_in_sel[0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[45][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[50][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[34][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[63][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[55][4]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~218"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~189"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~201"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~215"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux12~3"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~223"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~186"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~198"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~212"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~195"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~208"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[58][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[47][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[54][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[8][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[31][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[23][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[60][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[41][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[48][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[38][4]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~193"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~205"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~219"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[25][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[17][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[26][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[15][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[22][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[44][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[9][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[37][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[16][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[36][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[10][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[62][4]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~224"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[61][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[43][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[51][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[52][4]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~211"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~217"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~188"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[33][4]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~200"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~207"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~214"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~220"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~185"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~191"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~197"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~203"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~210"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[12][4]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~194"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~206"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[46][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[29][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[19][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[30][4]"
            Info: Loc. = Unassigned; Node "alu:inst|b_in[3]~27"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[11][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[20][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[40][4]"
            Info: Loc. = Unassigned; Node "alu:inst|Mux4~0"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[39][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[32][4]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~221"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~192"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~204"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[24][4]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[13][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[18][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[14][4]"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux12~2"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[57][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[49][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[64][4]"
            Info: Loc. = Unassigned; Node "ar:inst19|q[3]~COMBOUT"
            Info: Loc. = Unassigned; Node "controller:inst9|wr"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[35][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[7][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[42][4]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~190"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~202"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~216"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~187"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~199"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~213"
            Info: Loc. = Unassigned; Node "alu:inst|adder8bit:f_add|fa:\f1_7:3:fm|s"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~184"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~196"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~209"
            Info: Loc. = Unassigned; Node "gdfx_temp0[3]~222"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[59][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[53][4]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[28][4]"
        Info: 12: + IC(0.211 ns) + CELL(0.442 ns) = 35.240 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:3:fm|co~3'
        Info: 13: + IC(0.000 ns) + CELL(7.598 ns) = 42.838 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[4]~26'
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[31][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[19][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[60][3]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_in_sel[0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[41][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[20][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[34][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~152"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[39][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~178"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[11][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~161"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[26][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[27][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[18][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[44][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[49][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~167"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[62][3]"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux11~2"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[57][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[35][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~176"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~147"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~159"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~173"
            Info: Loc. = Unassigned; Node "alu:inst|b_in[4]~26"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~144"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~156"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[38][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~153"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~165"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[46][3]"
            Info: Loc. = Unassigned; Node "alu:inst|Mux3~0"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[15][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[53][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[30][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[25][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[16][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[40][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~148"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[51][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[52][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[36][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~174"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~180"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~183"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~145"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~151"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~157"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[33][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~171"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[24][3]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[0]"
            Info: Loc. = Unassigned; Node "ar:inst19|q[4]~COMBOUT"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[13][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~154"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~160"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[64][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[14][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[58][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[43][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[59][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[21][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~163"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~169"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[8][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[50][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[7][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[42][3]"
            Info: Loc. = Unassigned; Node "alu:inst|adder8bit:f_add|fa:\f1_7:4:fm|s"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~149"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[55][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~175"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~146"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~158"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~172"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~182"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~143"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~155"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[32][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~181"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux11~3"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[61][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~164"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[28][3]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[9][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[54][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[10][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[47][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[23][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~170"
            Info: Loc. = Unassigned; Node "controller:inst9|wr"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[48][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~166"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~179"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~150"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~162"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[12][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[29][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[17][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[56][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[45][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[22][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~168"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[63][3]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[37][3]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[4]~177"
        Info: 14: + IC(0.211 ns) + CELL(0.442 ns) = 43.491 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:4:fm|co~3'
        Info: 15: + IC(0.000 ns) + CELL(7.598 ns) = 51.089 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[5]~25'
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~106"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~118"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~132"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_in_sel[0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~103"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~115"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~128"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~112"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~124"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[58][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[15][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[21][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[46][2]"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux10~2"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[41][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[18][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[24][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[39][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[32][2]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~139"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~110"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~122"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[10][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[13][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[20][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[44][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[29][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[49][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[64][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[35][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[7][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[56][2]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~108"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~120"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~134"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~142"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~105"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~117"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~131"
            Info: Loc. = Unassigned; Node "alu:inst|b_in[5]~25"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~102"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[11][2]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~114"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[17][2]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~127"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[42][2]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~140"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[45][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[61][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[22][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[51][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[28][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[14][2]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[9][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[37][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[16][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[36][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[40][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[62][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[31][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[57][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[53][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[50][2]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~129"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~135"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[33][2]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~125"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~138"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~109"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~121"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[12][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[43][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[19][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[26][2]"
            Info: Loc. = Unassigned; Node "alu:inst|Mux2~0"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[27][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[52][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[34][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[63][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[55][2]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~136"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~107"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~119"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~133"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~104"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~116"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~130"
            Info: Loc. = Unassigned; Node "ar:inst19|q[5]~COMBOUT"
            Info: Loc. = Unassigned; Node "controller:inst9|wr"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~113"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~126"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[60][2]"
            Info: Loc. = Unassigned; Node "alu:inst|adder8bit:f_add|fa:\f1_7:5:fm|s"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[59][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[54][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[8][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[47][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[23][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[30][2]"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux10~3"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~141"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[25][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[48][2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[38][2]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[2]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~111"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~123"
            Info: Loc. = Unassigned; Node "gdfx_temp0[5]~137"
        Info: 16: + IC(0.211 ns) + CELL(0.442 ns) = 51.742 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:5:fm|co~3'
        Info: 17: + IC(0.000 ns) + CELL(7.598 ns) = 59.340 ns; Loc. = Unassigned; Fanout = 5; COMB LOOP Node = 'alu:inst|b_in[6]~24'
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[11][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~78"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[42][1]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_in_sel[0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[27][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[21][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~87"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[50][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[7][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[56][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~67"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[55][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~93"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~64"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~76"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~90"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~61"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~73"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[32][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~99"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~101"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[59][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~82"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[14][1]"
            Info: Loc. = Unassigned; Node "alu:inst|Mux1~0"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[9][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[54][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[40][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~100"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[31][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[23][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~88"
            Info: Loc. = Unassigned; Node "alu:inst|b_in[6]~24"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[48][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~84"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~97"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~68"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~80"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[10][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[45][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[17][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[28][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[29][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[15][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[22][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[53][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~86"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[46][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[41][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[63][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[16][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[37][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[24][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~95"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[0]"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux9~3"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~66"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[51][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[52][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[36][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~92"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~98"
            Info: Loc. = Unassigned; Node "alu:inst|adder8bit:f_add|fa:\f1_7:6:fm|s"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux9~2"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~63"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~69"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~75"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[33][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~89"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[12][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~72"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[64][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[58][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[61][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~81"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[8][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[47][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[19][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[30][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[25][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[20][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[34][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~70"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[39][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~96"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[13][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~79"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[44][1]"
            Info: Loc. = Unassigned; Node "ar:inst19|q[6]~COMBOUT"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[43][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[18][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[26][1]"
            Info: Loc. = Unassigned; Node "controller:inst9|wr"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[49][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~85"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[62][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[57][1]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[35][1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~94"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~65"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~77"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~91"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~62"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~74"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[38][1]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[2]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~71"
            Info: Loc. = Unassigned; Node "gdfx_temp0[6]~83"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[60][1]"
        Info: 18: + IC(0.211 ns) + CELL(0.442 ns) = 59.993 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:6:fm|co~3'
        Info: 19: + IC(0.000 ns) + CELL(6.356 ns) = 66.349 ns; Loc. = Unassigned; Fanout = 4; COMB LOOP Node = 'alu:inst|b_in[7]~23'
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[37][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[30][0]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_in_sel[0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[31][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[54][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[40][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[59][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[23][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[32][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~57"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[13][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[48][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[24][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~26"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~38"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[14][0]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_in_sel[2]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[41][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[17][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[64][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[27][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[22][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[7][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[42][0]"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux8~4"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[39][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~52"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[15][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[52][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~49"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~20"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~33"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~45"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~17"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~30"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[28][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[35][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[10][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[57][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[19][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~47"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[11][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[63][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[20][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[55][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~43"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~50"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~56"
            Info: Loc. = Unassigned; Node "alu:inst|Mux0~1"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_in_sel[1]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~59"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~21"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~34"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~46"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[12][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~18"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~24"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~31"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~37"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~42"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[56][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[46][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~25"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[25][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[18][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[34][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[45][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[49][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~54"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[33][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~51"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~22"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~35"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~48"
            Info: Loc. = Unassigned; Node "alu:inst|Mux0~0"
            Info: Loc. = Unassigned; Node "bus_mux:inst15|Mux8~3"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~19"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~32"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~44"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[58][0]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[1]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~16"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~29"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[8][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[47][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[53][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[60][0]"
            Info: Loc. = Unassigned; Node "alu:inst|b_in[7]~23"
            Info: Loc. = Unassigned; Node "alu:inst|adder8bit:f_add|fa:\f1_7:7:fm|s~4"
            Info: Loc. = Unassigned; Node "controller:inst9|wr"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~58"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[9][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[16][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[38][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[61][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[51][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~55"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~27"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[26][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~23"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~36"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[44][0]"
            Info: Loc. = Unassigned; Node "controller:inst9|alu_func[2]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~60"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[43][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[21][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[36][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[62][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[29][0]"
            Info: Loc. = Unassigned; Node "asynram:inst3|ram[50][0]"
            Info: Loc. = Unassigned; Node "gdfx_temp0[7]~53"
        Info: 20: + IC(0.451 ns) + CELL(0.442 ns) = 67.242 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:7:fm|co~3'
        Info: 21: + IC(1.231 ns) + CELL(0.607 ns) = 69.080 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'flag_reg:inst2|flag_c'
        Info: Total cell delay = 61.537 ns ( 89.08 % )
        Info: Total interconnect delay = 7.543 ns ( 10.92 % )
Info: Estimated most critical path is register to register delay of 69.080 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X32_Y17; Fanout = 8; REG Node = 'timer:inst28|state.s0'
    Info: 2: + IC(1.327 ns) + CELL(0.114 ns) = 1.441 ns; Loc. = LAB_X32_Y19; Fanout = 17; COMB Node = 'timer:inst28|output~1'
    Info: 3: + IC(1.703 ns) + CELL(0.114 ns) = 3.258 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'controller:inst9|Mux17~0'
    Info: 4: + IC(0.000 ns) + CELL(0.914 ns) = 4.172 ns; Loc. = LAB_X31_Y14; Fanout = 62; COMB LOOP Node = 'controller:inst9|wr'
        Info: Loc. = LAB_X31_Y14; Node "controller:inst9|wr"
    Info: 5: + IC(0.000 ns) + CELL(4.786 ns) = 8.958 ns; Loc. = LAB_X30_Y18; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[0]~30'
        Info: Loc. = LAB_X37_Y14; Node "asynram:inst3|ram[29][7]"
        Info: Loc. = LAB_X31_Y11; Node "asynram:inst3|ram[48][7]"
        Info: Loc. = LAB_X30_Y12; Node "asynram:inst3|ram[44][7]"
        Info: Loc. = LAB_X27_Y12; Node "asynram:inst3|ram[19][7]"
        Info: Loc. = LAB_X32_Y11; Node "gdfx_temp0[0]~331"
        Info: Loc. = LAB_X29_Y15; Node "asynram:inst3|ram[62][7]"
        Info: Loc. = LAB_X36_Y15; Node "asynram:inst3|ram[15][7]"
        Info: Loc. = LAB_X28_Y15; Node "asynram:inst3|ram[35][7]"
        Info: Loc. = LAB_X30_Y13; Node "gdfx_temp0[0]~340"
        Info: Loc. = LAB_X35_Y12; Node "gdfx_temp0[0]~311"
        Info: Loc. = LAB_X31_Y11; Node "gdfx_temp0[0]~323"
        Info: Loc. = LAB_X29_Y17; Node "gdfx_temp0[0]~337"
        Info: Loc. = LAB_X32_Y15; Node "gdfx_temp0[0]~308"
        Info: Loc. = LAB_X31_Y11; Node "gdfx_temp0[0]~320"
        Info: Loc. = LAB_X32_Y11; Node "asynram:inst3|ram[38][7]"
        Info: Loc. = LAB_X29_Y18; Node "controller:inst9|alu_in_sel[2]"
        Info: Loc. = LAB_X30_Y18; Node "alu:inst|b_in[0]~30"
        Info: Loc. = LAB_X27_Y12; Node "gdfx_temp0[0]~317"
        Info: Loc. = LAB_X32_Y11; Node "gdfx_temp0[0]~329"
        Info: Loc. = LAB_X29_Y15; Node "asynram:inst3|ram[58][7]"
        Info: Loc. = LAB_X30_Y18; Node "alu:inst|Mux7~0"
        Info: Loc. = LAB_X37_Y14; Node "asynram:inst3|ram[57][7]"
        Info: Loc. = LAB_X28_Y14; Node "asynram:inst3|ram[23][7]"
        Info: Loc. = LAB_X29_Y17; Node "asynram:inst3|ram[30][7]"
        Info: Loc. = LAB_X37_Y14; Node "asynram:inst3|ram[13][7]"
        Info: Loc. = LAB_X31_Y11; Node "asynram:inst3|ram[16][7]"
        Info: Loc. = LAB_X30_Y12; Node "asynram:inst3|ram[40][7]"
        Info: Loc. = LAB_X27_Y12; Node "asynram:inst3|ram[51][7]"
        Info: Loc. = LAB_X32_Y11; Node "asynram:inst3|ram[36][7]"
        Info: Loc. = LAB_X29_Y15; Node "gdfx_temp0[0]~344"
        Info: Loc. = LAB_X29_Y18; Node "bus_mux:inst15|Mux15~2"
        Info: Loc. = LAB_X36_Y15; Node "gdfx_temp0[0]~315"
        Info: Loc. = LAB_X28_Y15; Node "asynram:inst3|ram[33][7]"
        Info: Loc. = LAB_X30_Y13; Node "asynram:inst3|ram[10][7]"
        Info: Loc. = LAB_X28_Y13; Node "ar:inst19|q[0]~COMBOUT"
        Info: Loc. = LAB_X35_Y12; Node "asynram:inst3|ram[25][7]"
        Info: Loc. = LAB_X28_Y14; Node "gdfx_temp0[0]~324"
        Info: Loc. = LAB_X29_Y17; Node "asynram:inst3|ram[26][7]"
        Info: Loc. = LAB_X32_Y15; Node "asynram:inst3|ram[43][7]"
        Info: Loc. = LAB_X31_Y11; Node "asynram:inst3|ram[21][7]"
        Info: Loc. = LAB_X32_Y11; Node "gdfx_temp0[0]~333"
        Info: Loc. = LAB_X37_Y14; Node "asynram:inst3|ram[61][7]"
        Info: Loc. = LAB_X27_Y12; Node "asynram:inst3|ram[50][7]"
        Info: Loc. = LAB_X31_Y11; Node "asynram:inst3|ram[49][7]"
        Info: Loc. = LAB_X28_Y13; Node "asynram:inst3|ram[7][7]"
        Info: Loc. = LAB_X29_Y18; Node "asynram:inst3|ram[46][7]"
        Info: Loc. = LAB_X29_Y15; Node "asynram:inst3|ram[56][7]"
        Info: Loc. = LAB_X30_Y18; Node "alu:inst|f_temp~26"
        Info: Loc. = LAB_X32_Y15; Node "asynram:inst3|ram[11][7]"
        Info: Loc. = LAB_X37_Y14; Node "gdfx_temp0[0]~313"
        Info: Loc. = LAB_X25_Y14; Node "asynram:inst3|ram[20][7]"
        Info: Loc. = LAB_X28_Y14; Node "asynram:inst3|ram[55][7]"
        Info: Loc. = LAB_X32_Y11; Node "asynram:inst3|ram[34][7]"
        Info: Loc. = LAB_X30_Y13; Node "gdfx_temp0[0]~339"
        Info: Loc. = LAB_X29_Y18; Node "controller:inst9|alu_in_sel[1]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[0]"
        Info: Loc. = LAB_X37_Y14; Node "gdfx_temp0[0]~310"
        Info: Loc. = LAB_X36_Y15; Node "gdfx_temp0[0]~316"
        Info: Loc. = LAB_X31_Y11; Node "gdfx_temp0[0]~322"
        Info: Loc. = LAB_X28_Y15; Node "asynram:inst3|ram[39][7]"
        Info: Loc. = LAB_X29_Y15; Node "gdfx_temp0[0]~336"
        Info: Loc. = LAB_X29_Y15; Node "gdfx_temp0[0]~342"
        Info: Loc. = LAB_X32_Y15; Node "gdfx_temp0[0]~307"
        Info: Loc. = LAB_X37_Y14; Node "asynram:inst3|ram[41][7]"
        Info: Loc. = LAB_X25_Y14; Node "gdfx_temp0[0]~319"
        Info: Loc. = LAB_X28_Y14; Node "gdfx_temp0[0]~325"
        Info: Loc. = LAB_X32_Y11; Node "asynram:inst3|ram[32][7]"
        Info: Loc. = LAB_X29_Y17; Node "asynram:inst3|ram[28][7]"
        Info: Loc. = LAB_X28_Y15; Node "gdfx_temp0[0]~345"
        Info: Loc. = LAB_X32_Y15; Node "gdfx_temp0[0]~347"
        Info: Loc. = LAB_X36_Y15; Node "gdfx_temp0[0]~346"
        Info: Loc. = LAB_X36_Y15; Node "asynram:inst3|ram[47][7]"
        Info: Loc. = LAB_X28_Y15; Node "gdfx_temp0[0]~328"
        Info: Loc. = LAB_X30_Y13; Node "asynram:inst3|ram[14][7]"
        Info: Loc. = LAB_X35_Y12; Node "asynram:inst3|ram[9][7]"
        Info: Loc. = LAB_X28_Y14; Node "asynram:inst3|ram[54][7]"
        Info: Loc. = LAB_X29_Y17; Node "asynram:inst3|ram[24][7]"
        Info: Loc. = LAB_X32_Y15; Node "asynram:inst3|ram[59][7]"
        Info: Loc. = LAB_X31_Y11; Node "asynram:inst3|ram[53][7]"
        Info: Loc. = LAB_X28_Y15; Node "gdfx_temp0[0]~334"
        Info: Loc. = LAB_X27_Y12; Node "asynram:inst3|ram[18][7]"
        Info: Loc. = LAB_X32_Y11; Node "gdfx_temp0[0]~330"
        Info: Loc. = LAB_X29_Y15; Node "gdfx_temp0[0]~343"
        Info: Loc. = LAB_X36_Y15; Node "gdfx_temp0[0]~314"
        Info: Loc. = LAB_X28_Y15; Node "gdfx_temp0[0]~326"
        Info: Loc. = LAB_X30_Y13; Node "asynram:inst3|ram[12][7]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[1]"
        Info: Loc. = LAB_X37_Y14; Node "asynram:inst3|ram[45][7]"
        Info: Loc. = LAB_X31_Y11; Node "asynram:inst3|ram[17][7]"
        Info: Loc. = LAB_X29_Y18; Node "asynram:inst3|ram[42][7]"
        Info: Loc. = LAB_X32_Y15; Node "asynram:inst3|ram[27][7]"
        Info: Loc. = LAB_X25_Y14; Node "asynram:inst3|ram[52][7]"
        Info: Loc. = LAB_X32_Y11; Node "gdfx_temp0[0]~332"
        Info: Loc. = LAB_X29_Y18; Node "bus_mux:inst15|Mux15~3"
        Info: Loc. = LAB_X31_Y14; Node "controller:inst9|wr"
        Info: Loc. = LAB_X36_Y15; Node "asynram:inst3|ram[63][7]"
        Info: Loc. = LAB_X28_Y15; Node "asynram:inst3|ram[37][7]"
        Info: Loc. = LAB_X29_Y15; Node "gdfx_temp0[0]~341"
        Info: Loc. = LAB_X37_Y14; Node "gdfx_temp0[0]~312"
        Info: Loc. = LAB_X28_Y14; Node "asynram:inst3|ram[22][7]"
        Info: Loc. = LAB_X29_Y17; Node "gdfx_temp0[0]~338"
        Info: Loc. = LAB_X37_Y14; Node "gdfx_temp0[0]~309"
        Info: Loc. = LAB_X31_Y11; Node "gdfx_temp0[0]~321"
        Info: Loc. = LAB_X30_Y12; Node "gdfx_temp0[0]~335"
        Info: Loc. = LAB_X27_Y12; Node "gdfx_temp0[0]~318"
        Info: Loc. = LAB_X32_Y11; Node "asynram:inst3|ram[64][7]"
        Info: Loc. = LAB_X29_Y15; Node "asynram:inst3|ram[60][7]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[2]"
        Info: Loc. = LAB_X36_Y15; Node "asynram:inst3|ram[31][7]"
        Info: Loc. = LAB_X28_Y15; Node "gdfx_temp0[0]~327"
        Info: Loc. = LAB_X30_Y13; Node "asynram:inst3|ram[8][7]"
    Info: 6: + IC(1.565 ns) + CELL(0.114 ns) = 10.637 ns; Loc. = LAB_X32_Y16; Fanout = 8; COMB Node = 'alu:inst|adder8bit:f_add|fa:f0|co~3'
    Info: 7: + IC(0.000 ns) + CELL(7.448 ns) = 18.085 ns; Loc. = LAB_X32_Y16; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[1]~29'
        Info: Loc. = LAB_X30_Y20; Node "bus_mux:inst15|Mux14~3"
        Info: Loc. = LAB_X36_Y11; Node "asynram:inst3|ram[13][6]"
        Info: Loc. = LAB_X26_Y12; Node "asynram:inst3|ram[18][6]"
        Info: Loc. = LAB_X31_Y15; Node "asynram:inst3|ram[40][6]"
        Info: Loc. = LAB_X28_Y11; Node "asynram:inst3|ram[39][6]"
        Info: Loc. = LAB_X29_Y10; Node "asynram:inst3|ram[32][6]"
        Info: Loc. = LAB_X28_Y11; Node "gdfx_temp0[1]~303"
        Info: Loc. = LAB_X36_Y14; Node "gdfx_temp0[1]~274"
        Info: Loc. = LAB_X24_Y11; Node "gdfx_temp0[1]~286"
        Info: Loc. = LAB_X28_Y18; Node "asynram:inst3|ram[24][6]"
        Info: Loc. = LAB_X35_Y16; Node "asynram:inst3|ram[11][6]"
        Info: Loc. = LAB_X26_Y11; Node "asynram:inst3|ram[48][6]"
        Info: Loc. = LAB_X29_Y19; Node "asynram:inst3|ram[14][6]"
        Info: Loc. = LAB_X31_Y14; Node "asynram:inst3|ram[57][6]"
        Info: Loc. = LAB_X24_Y11; Node "asynram:inst3|ram[21][6]"
        Info: Loc. = LAB_X29_Y10; Node "asynram:inst3|ram[64][6]"
        Info: Loc. = LAB_X28_Y12; Node "asynram:inst3|ram[35][6]"
        Info: Loc. = LAB_X29_Y11; Node "asynram:inst3|ram[7][6]"
        Info: Loc. = LAB_X29_Y16; Node "asynram:inst3|ram[42][6]"
        Info: Loc. = LAB_X36_Y11; Node "gdfx_temp0[1]~272"
        Info: Loc. = LAB_X24_Y11; Node "gdfx_temp0[1]~284"
        Info: Loc. = LAB_X28_Y18; Node "gdfx_temp0[1]~298"
        Info: Loc. = LAB_X36_Y11; Node "gdfx_temp0[1]~269"
        Info: Loc. = LAB_X26_Y12; Node "gdfx_temp0[1]~281"
        Info: Loc. = LAB_X31_Y15; Node "gdfx_temp0[1]~295"
        Info: Loc. = LAB_X31_Y14; Node "gdfx_temp0[1]~266"
        Info: Loc. = LAB_X24_Y11; Node "gdfx_temp0[1]~278"
        Info: Loc. = LAB_X29_Y10; Node "gdfx_temp0[1]~291"
        Info: Loc. = LAB_X28_Y11; Node "gdfx_temp0[1]~304"
        Info: Loc. = LAB_X28_Y11; Node "gdfx_temp0[1]~305"
        Info: Loc. = LAB_X36_Y14; Node "asynram:inst3|ram[61][6]"
        Info: Loc. = LAB_X27_Y14; Node "asynram:inst3|ram[23][6]"
        Info: Loc. = LAB_X28_Y18; Node "asynram:inst3|ram[28][6]"
        Info: Loc. = LAB_X35_Y16; Node "asynram:inst3|ram[9][6]"
        Info: Loc. = LAB_X26_Y11; Node "asynram:inst3|ram[16][6]"
        Info: Loc. = LAB_X29_Y19; Node "asynram:inst3|ram[10][6]"
        Info: Loc. = LAB_X31_Y14; Node "asynram:inst3|ram[59][6]"
        Info: Loc. = LAB_X24_Y11; Node "asynram:inst3|ram[53][6]"
        Info: Loc. = LAB_X28_Y11; Node "gdfx_temp0[1]~293"
        Info: Loc. = LAB_X35_Y16; Node "gdfx_temp0[1]~270"
        Info: Loc. = LAB_X28_Y12; Node "asynram:inst3|ram[33][6]"
        Info: Loc. = LAB_X26_Y11; Node "gdfx_temp0[1]~282"
        Info: Loc. = LAB_X29_Y10; Node "gdfx_temp0[1]~289"
        Info: Loc. = LAB_X29_Y19; Node "gdfx_temp0[1]~296"
        Info: Loc. = LAB_X29_Y16; Node "gdfx_temp0[1]~302"
        Info: Loc. = LAB_X31_Y14; Node "gdfx_temp0[1]~267"
        Info: Loc. = LAB_X36_Y14; Node "gdfx_temp0[1]~273"
        Info: Loc. = LAB_X24_Y11; Node "gdfx_temp0[1]~279"
        Info: Loc. = LAB_X27_Y14; Node "gdfx_temp0[1]~285"
        Info: Loc. = LAB_X29_Y10; Node "gdfx_temp0[1]~292"
        Info: Loc. = LAB_X28_Y18; Node "asynram:inst3|ram[12][6]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[0]"
        Info: Loc. = LAB_X32_Y16; Node "alu:inst|b_in[1]~29"
        Info: Loc. = LAB_X36_Y11; Node "asynram:inst3|ram[29][6]"
        Info: Loc. = LAB_X28_Y12; Node "gdfx_temp0[1]~276"
        Info: Loc. = LAB_X26_Y12; Node "asynram:inst3|ram[19][6]"
        Info: Loc. = LAB_X29_Y11; Node "gdfx_temp0[1]~288"
        Info: Loc. = LAB_X31_Y15; Node "asynram:inst3|ram[56][6]"
        Info: Loc. = LAB_X29_Y16; Node "asynram:inst3|ram[46][6]"
        Info: Loc. = LAB_X30_Y13; Node "alu:inst|Mux6~0"
        Info: Loc. = LAB_X31_Y14; Node "asynram:inst3|ram[43][6]"
        Info: Loc. = LAB_X36_Y11; Node "asynram:inst3|ram[27][6]"
        Info: Loc. = LAB_X24_Y11; Node "asynram:inst3|ram[52][6]"
        Info: Loc. = LAB_X26_Y11; Node "asynram:inst3|ram[49][6]"
        Info: Loc. = LAB_X29_Y10; Node "asynram:inst3|ram[34][6]"
        Info: Loc. = LAB_X28_Y18; Node "asynram:inst3|ram[30][6]"
        Info: Loc. = LAB_X36_Y14; Node "asynram:inst3|ram[63][6]"
        Info: Loc. = LAB_X24_Y11; Node "asynram:inst3|ram[55][6]"
        Info: Loc. = LAB_X28_Y18; Node "gdfx_temp0[1]~300"
        Info: Loc. = LAB_X36_Y11; Node "gdfx_temp0[1]~271"
        Info: Loc. = LAB_X26_Y11; Node "gdfx_temp0[1]~283"
        Info: Loc. = LAB_X28_Y18; Node "gdfx_temp0[1]~297"
        Info: Loc. = LAB_X29_Y19; Node "bus_mux:inst15|Mux14~2"
        Info: Loc. = LAB_X36_Y11; Node "gdfx_temp0[1]~268"
        Info: Loc. = LAB_X26_Y12; Node "gdfx_temp0[1]~280"
        Info: Loc. = LAB_X31_Y15; Node "gdfx_temp0[1]~294"
        Info: Loc. = LAB_X30_Y13; Node "ar:inst19|q[1]~COMBOUT"
        Info: Loc. = LAB_X28_Y11; Node "gdfx_temp0[1]~277"
        Info: Loc. = LAB_X29_Y10; Node "gdfx_temp0[1]~290"
        Info: Loc. = LAB_X29_Y16; Node "asynram:inst3|ram[58][6]"
        Info: Loc. = LAB_X36_Y14; Node "asynram:inst3|ram[47][6]"
        Info: Loc. = LAB_X27_Y14; Node "asynram:inst3|ram[54][6]"
        Info: Loc. = LAB_X28_Y18; Node "asynram:inst3|ram[8][6]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[1]"
        Info: Loc. = LAB_X36_Y11; Node "asynram:inst3|ram[31][6]"
        Info: Loc. = LAB_X26_Y12; Node "asynram:inst3|ram[51][6]"
        Info: Loc. = LAB_X31_Y15; Node "asynram:inst3|ram[60][6]"
        Info: Loc. = LAB_X30_Y13; Node "alu:inst|adder8bit:f_add|fa:\f1_7:1:fm|s"
        Info: Loc. = LAB_X31_Y14; Node "asynram:inst3|ram[41][6]"
        Info: Loc. = LAB_X24_Y11; Node "asynram:inst3|ram[20][6]"
        Info: Loc. = LAB_X29_Y10; Node "asynram:inst3|ram[38][6]"
        Info: Loc. = LAB_X31_Y14; Node "controller:inst9|wr"
        Info: Loc. = LAB_X28_Y11; Node "gdfx_temp0[1]~275"
        Info: Loc. = LAB_X24_Y11; Node "gdfx_temp0[1]~287"
        Info: Loc. = LAB_X29_Y16; Node "gdfx_temp0[1]~301"
        Info: Loc. = LAB_X36_Y11; Node "asynram:inst3|ram[25][6]"
        Info: Loc. = LAB_X26_Y11; Node "asynram:inst3|ram[17][6]"
        Info: Loc. = LAB_X28_Y18; Node "asynram:inst3|ram[26][6]"
        Info: Loc. = LAB_X28_Y11; Node "gdfx_temp0[1]~306"
        Info: Loc. = LAB_X36_Y11; Node "asynram:inst3|ram[15][6]"
        Info: Loc. = LAB_X26_Y12; Node "asynram:inst3|ram[50][6]"
        Info: Loc. = LAB_X31_Y15; Node "asynram:inst3|ram[44][6]"
        Info: Loc. = LAB_X28_Y11; Node "asynram:inst3|ram[37][6]"
        Info: Loc. = LAB_X29_Y10; Node "asynram:inst3|ram[36][6]"
        Info: Loc. = LAB_X29_Y16; Node "asynram:inst3|ram[62][6]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[2]"
        Info: Loc. = LAB_X36_Y14; Node "asynram:inst3|ram[45][6]"
        Info: Loc. = LAB_X27_Y14; Node "asynram:inst3|ram[22][6]"
        Info: Loc. = LAB_X28_Y18; Node "gdfx_temp0[1]~299"
    Info: 8: + IC(0.211 ns) + CELL(0.442 ns) = 18.738 ns; Loc. = LAB_X32_Y16; Fanout = 8; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:1:fm|co~3'
    Info: 9: + IC(0.000 ns) + CELL(7.598 ns) = 26.336 ns; Loc. = LAB_X32_Y16; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[2]~28'
        Info: Loc. = LAB_X37_Y13; Node "gdfx_temp0[2]~228"
        Info: Loc. = LAB_X26_Y15; Node "gdfx_temp0[2]~240"
        Info: Loc. = LAB_X28_Y16; Node "gdfx_temp0[2]~254"
        Info: Loc. = LAB_X35_Y15; Node "gdfx_temp0[2]~225"
        Info: Loc. = LAB_X26_Y15; Node "gdfx_temp0[2]~237"
        Info: Loc. = LAB_X25_Y12; Node "asynram:inst3|ram[32][5]"
        Info: Loc. = LAB_X27_Y15; Node "gdfx_temp0[2]~263"
        Info: Loc. = LAB_X28_Y16; Node "gdfx_temp0[2]~265"
        Info: Loc. = LAB_X37_Y15; Node "asynram:inst3|ram[61][5]"
        Info: Loc. = LAB_X27_Y15; Node "gdfx_temp0[2]~246"
        Info: Loc. = LAB_X27_Y16; Node "asynram:inst3|ram[28][5]"
        Info: Loc. = LAB_X36_Y16; Node "asynram:inst3|ram[9][5]"
        Info: Loc. = LAB_X27_Y11; Node "asynram:inst3|ram[54][5]"
        Info: Loc. = LAB_X30_Y19; Node "asynram:inst3|ram[10][5]"
        Info: Loc. = LAB_X36_Y13; Node "asynram:inst3|ram[59][5]"
        Info: Loc. = LAB_X26_Y15; Node "asynram:inst3|ram[23][5]"
        Info: Loc. = LAB_X27_Y15; Node "gdfx_temp0[2]~252"
        Info: Loc. = LAB_X27_Y13; Node "asynram:inst3|ram[48][5]"
        Info: Loc. = LAB_X25_Y12; Node "gdfx_temp0[2]~248"
        Info: Loc. = LAB_X28_Y16; Node "gdfx_temp0[2]~261"
        Info: Loc. = LAB_X37_Y15; Node "gdfx_temp0[2]~232"
        Info: Loc. = LAB_X27_Y15; Node "gdfx_temp0[2]~244"
        Info: Loc. = LAB_X27_Y16; Node "asynram:inst3|ram[12][5]"
        Info: Loc. = LAB_X37_Y13; Node "asynram:inst3|ram[29][5]"
        Info: Loc. = LAB_X26_Y15; Node "asynram:inst3|ram[17][5]"
        Info: Loc. = LAB_X28_Y16; Node "asynram:inst3|ram[56][5]"
        Info: Loc. = LAB_X35_Y15; Node "asynram:inst3|ram[43][5]"
        Info: Loc. = LAB_X26_Y13; Node "asynram:inst3|ram[22][5]"
        Info: Loc. = LAB_X25_Y12; Node "gdfx_temp0[2]~250"
        Info: Loc. = LAB_X32_Y19; Node "bus_mux:inst15|Mux13~6"
        Info: Loc. = LAB_X37_Y15; Node "asynram:inst3|ram[63][5]"
        Info: Loc. = LAB_X27_Y15; Node "asynram:inst3|ram[37][5]"
        Info: Loc. = LAB_X27_Y16; Node "gdfx_temp0[2]~259"
        Info: Loc. = LAB_X31_Y19; Node "alu:inst|Mux5~0"
        Info: Loc. = LAB_X36_Y16; Node "gdfx_temp0[2]~230"
        Info: Loc. = LAB_X27_Y11; Node "asynram:inst3|ram[52][5]"
        Info: Loc. = LAB_X27_Y16; Node "gdfx_temp0[2]~256"
        Info: Loc. = LAB_X37_Y13; Node "gdfx_temp0[2]~227"
        Info: Loc. = LAB_X26_Y15; Node "gdfx_temp0[2]~239"
        Info: Loc. = LAB_X31_Y16; Node "gdfx_temp0[2]~253"
        Info: Loc. = LAB_X36_Y16; Node "asynram:inst3|ram[11][5]"
        Info: Loc. = LAB_X27_Y13; Node "gdfx_temp0[2]~236"
        Info: Loc. = LAB_X27_Y11; Node "gdfx_temp0[2]~242"
        Info: Loc. = LAB_X25_Y12; Node "asynram:inst3|ram[64][5]"
        Info: Loc. = LAB_X30_Y19; Node "asynram:inst3|ram[14][5]"
        Info: Loc. = LAB_X28_Y16; Node "asynram:inst3|ram[58][5]"
        Info: Loc. = LAB_X23_Y13; Node "gdfx_temp0[2]~264"
        Info: Loc. = LAB_X37_Y15; Node "asynram:inst3|ram[57][5]"
        Info: Loc. = LAB_X37_Y15; Node "asynram:inst3|ram[47][5]"
        Info: Loc. = LAB_X26_Y15; Node "asynram:inst3|ram[21][5]"
        Info: Loc. = LAB_X27_Y15; Node "gdfx_temp0[2]~245"
        Info: Loc. = LAB_X25_Y12; Node "gdfx_temp0[2]~251"
        Info: Loc. = LAB_X27_Y16; Node "asynram:inst3|ram[8][5]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[0]"
        Info: Loc. = LAB_X29_Y15; Node "ar:inst19|q[2]~COMBOUT"
        Info: Loc. = LAB_X37_Y13; Node "asynram:inst3|ram[31][5]"
        Info: Loc. = LAB_X27_Y13; Node "asynram:inst3|ram[50][5]"
        Info: Loc. = LAB_X26_Y15; Node "asynram:inst3|ram[19][5]"
        Info: Loc. = LAB_X29_Y14; Node "asynram:inst3|ram[7][5]"
        Info: Loc. = LAB_X26_Y16; Node "asynram:inst3|ram[60][5]"
        Info: Loc. = LAB_X28_Y16; Node "asynram:inst3|ram[42][5]"
        Info: Loc. = LAB_X35_Y15; Node "asynram:inst3|ram[41][5]"
        Info: Loc. = LAB_X37_Y15; Node "gdfx_temp0[2]~231"
        Info: Loc. = LAB_X26_Y13; Node "asynram:inst3|ram[20][5]"
        Info: Loc. = LAB_X27_Y11; Node "asynram:inst3|ram[55][5]"
        Info: Loc. = LAB_X25_Y12; Node "asynram:inst3|ram[34][5]"
        Info: Loc. = LAB_X27_Y16; Node "gdfx_temp0[2]~257"
        Info: Loc. = LAB_X37_Y15; Node "gdfx_temp0[2]~234"
        Info: Loc. = LAB_X27_Y15; Node "asynram:inst3|ram[39][5]"
        Info: Loc. = LAB_X28_Y16; Node "gdfx_temp0[2]~260"
        Info: Loc. = LAB_X31_Y19; Node "alu:inst|adder8bit:f_add|fa:\f1_7:2:fm|s"
        Info: Loc. = LAB_X36_Y16; Node "asynram:inst3|ram[25][5]"
        Info: Loc. = LAB_X27_Y11; Node "gdfx_temp0[2]~243"
        Info: Loc. = LAB_X27_Y16; Node "asynram:inst3|ram[26][5]"
        Info: Loc. = LAB_X37_Y13; Node "asynram:inst3|ram[15][5]"
        Info: Loc. = LAB_X26_Y15; Node "asynram:inst3|ram[18][5]"
        Info: Loc. = LAB_X31_Y16; Node "asynram:inst3|ram[44][5]"
        Info: Loc. = LAB_X27_Y13; Node "asynram:inst3|ram[49][5]"
        Info: Loc. = LAB_X25_Y12; Node "gdfx_temp0[2]~249"
        Info: Loc. = LAB_X28_Y16; Node "asynram:inst3|ram[62][5]"
        Info: Loc. = LAB_X37_Y15; Node "asynram:inst3|ram[45][5]"
        Info: Loc. = LAB_X27_Y15; Node "asynram:inst3|ram[35][5]"
        Info: Loc. = LAB_X27_Y16; Node "gdfx_temp0[2]~258"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[1]"
        Info: Loc. = LAB_X36_Y16; Node "gdfx_temp0[2]~229"
        Info: Loc. = LAB_X27_Y15; Node "gdfx_temp0[2]~241"
        Info: Loc. = LAB_X30_Y19; Node "gdfx_temp0[2]~255"
        Info: Loc. = LAB_X37_Y15; Node "gdfx_temp0[2]~226"
        Info: Loc. = LAB_X26_Y15; Node "gdfx_temp0[2]~238"
        Info: Loc. = LAB_X25_Y12; Node "asynram:inst3|ram[38][5]"
        Info: Loc. = LAB_X32_Y16; Node "alu:inst|b_in[2]~28"
        Info: Loc. = LAB_X31_Y14; Node "controller:inst9|wr"
        Info: Loc. = LAB_X27_Y13; Node "gdfx_temp0[2]~235"
        Info: Loc. = LAB_X25_Y12; Node "gdfx_temp0[2]~247"
        Info: Loc. = LAB_X28_Y16; Node "asynram:inst3|ram[46][5]"
        Info: Loc. = LAB_X36_Y16; Node "asynram:inst3|ram[27][5]"
        Info: Loc. = LAB_X27_Y11; Node "asynram:inst3|ram[53][5]"
        Info: Loc. = LAB_X27_Y16; Node "asynram:inst3|ram[30][5]"
        Info: Loc. = LAB_X37_Y13; Node "asynram:inst3|ram[13][5]"
        Info: Loc. = LAB_X26_Y15; Node "asynram:inst3|ram[16][5]"
        Info: Loc. = LAB_X31_Y16; Node "asynram:inst3|ram[40][5]"
        Info: Loc. = LAB_X27_Y13; Node "asynram:inst3|ram[51][5]"
        Info: Loc. = LAB_X25_Y12; Node "asynram:inst3|ram[36][5]"
        Info: Loc. = LAB_X28_Y16; Node "gdfx_temp0[2]~262"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[2]"
        Info: Loc. = LAB_X30_Y19; Node "bus_mux:inst15|Mux13~5"
        Info: Loc. = LAB_X37_Y15; Node "gdfx_temp0[2]~233"
        Info: Loc. = LAB_X27_Y15; Node "asynram:inst3|ram[33][5]"
        Info: Loc. = LAB_X27_Y16; Node "asynram:inst3|ram[24][5]"
    Info: 10: + IC(0.211 ns) + CELL(0.442 ns) = 26.989 ns; Loc. = LAB_X32_Y16; Fanout = 8; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:2:fm|co~3'
    Info: 11: + IC(0.000 ns) + CELL(7.598 ns) = 34.587 ns; Loc. = LAB_X32_Y16; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[3]~27'
        Info: Loc. = LAB_X38_Y12; Node "asynram:inst3|ram[27][4]"
        Info: Loc. = LAB_X23_Y12; Node "asynram:inst3|ram[21][4]"
        Info: Loc. = LAB_X30_Y17; Node "asynram:inst3|ram[56][4]"
        Info: Loc. = LAB_X32_Y13; Node "controller:inst9|alu_in_sel[0]"
        Info: Loc. = LAB_X38_Y14; Node "asynram:inst3|ram[45][4]"
        Info: Loc. = LAB_X31_Y9; Node "asynram:inst3|ram[50][4]"
        Info: Loc. = LAB_X30_Y14; Node "asynram:inst3|ram[34][4]"
        Info: Loc. = LAB_X37_Y17; Node "asynram:inst3|ram[63][4]"
        Info: Loc. = LAB_X24_Y12; Node "asynram:inst3|ram[55][4]"
        Info: Loc. = LAB_X30_Y17; Node "gdfx_temp0[3]~218"
        Info: Loc. = LAB_X38_Y12; Node "gdfx_temp0[3]~189"
        Info: Loc. = LAB_X23_Y12; Node "gdfx_temp0[3]~201"
        Info: Loc. = LAB_X38_Y13; Node "gdfx_temp0[3]~215"
        Info: Loc. = LAB_X32_Y16; Node "bus_mux:inst15|Mux12~3"
        Info: Loc. = LAB_X32_Y13; Node "gdfx_temp0[3]~223"
        Info: Loc. = LAB_X38_Y12; Node "gdfx_temp0[3]~186"
        Info: Loc. = LAB_X23_Y12; Node "gdfx_temp0[3]~198"
        Info: Loc. = LAB_X31_Y17; Node "gdfx_temp0[3]~212"
        Info: Loc. = LAB_X29_Y12; Node "gdfx_temp0[3]~195"
        Info: Loc. = LAB_X30_Y14; Node "gdfx_temp0[3]~208"
        Info: Loc. = LAB_X30_Y17; Node "asynram:inst3|ram[58][4]"
        Info: Loc. = LAB_X38_Y15; Node "asynram:inst3|ram[47][4]"
        Info: Loc. = LAB_X24_Y12; Node "asynram:inst3|ram[54][4]"
        Info: Loc. = LAB_X26_Y17; Node "asynram:inst3|ram[8][4]"
        Info: Loc. = LAB_X38_Y12; Node "asynram:inst3|ram[31][4]"
        Info: Loc. = LAB_X23_Y12; Node "asynram:inst3|ram[23][4]"
        Info: Loc. = LAB_X28_Y17; Node "asynram:inst3|ram[60][4]"
        Info: Loc. = LAB_X38_Y14; Node "asynram:inst3|ram[41][4]"
        Info: Loc. = LAB_X31_Y9; Node "asynram:inst3|ram[48][4]"
        Info: Loc. = LAB_X30_Y14; Node "asynram:inst3|ram[38][4]"
        Info: Loc. = LAB_X38_Y14; Node "gdfx_temp0[3]~193"
        Info: Loc. = LAB_X24_Y12; Node "gdfx_temp0[3]~205"
        Info: Loc. = LAB_X30_Y17; Node "gdfx_temp0[3]~219"
        Info: Loc. = LAB_X38_Y12; Node "asynram:inst3|ram[25][4]"
        Info: Loc. = LAB_X23_Y12; Node "asynram:inst3|ram[17][4]"
        Info: Loc. = LAB_X38_Y13; Node "asynram:inst3|ram[26][4]"
        Info: Loc. = LAB_X39_Y12; Node "asynram:inst3|ram[15][4]"
        Info: Loc. = LAB_X24_Y13; Node "asynram:inst3|ram[22][4]"
        Info: Loc. = LAB_X31_Y17; Node "asynram:inst3|ram[44][4]"
        Info: Loc. = LAB_X38_Y12; Node "asynram:inst3|ram[9][4]"
        Info: Loc. = LAB_X29_Y12; Node "asynram:inst3|ram[37][4]"
        Info: Loc. = LAB_X23_Y12; Node "asynram:inst3|ram[16][4]"
        Info: Loc. = LAB_X30_Y14; Node "asynram:inst3|ram[36][4]"
        Info: Loc. = LAB_X38_Y13; Node "asynram:inst3|ram[10][4]"
        Info: Loc. = LAB_X30_Y17; Node "asynram:inst3|ram[62][4]"
        Info: Loc. = LAB_X32_Y13; Node "gdfx_temp0[3]~224"
        Info: Loc. = LAB_X38_Y14; Node "asynram:inst3|ram[61][4]"
        Info: Loc. = LAB_X38_Y15; Node "asynram:inst3|ram[43][4]"
        Info: Loc. = LAB_X24_Y12; Node "asynram:inst3|ram[51][4]"
        Info: Loc. = LAB_X24_Y12; Node "asynram:inst3|ram[52][4]"
        Info: Loc. = LAB_X29_Y12; Node "gdfx_temp0[3]~211"
        Info: Loc. = LAB_X26_Y17; Node "gdfx_temp0[3]~217"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[0]"
        Info: Loc. = LAB_X38_Y12; Node "gdfx_temp0[3]~188"
        Info: Loc. = LAB_X29_Y12; Node "asynram:inst3|ram[33][4]"
        Info: Loc. = LAB_X23_Y12; Node "gdfx_temp0[3]~200"
        Info: Loc. = LAB_X30_Y14; Node "gdfx_temp0[3]~207"
        Info: Loc. = LAB_X38_Y13; Node "gdfx_temp0[3]~214"
        Info: Loc. = LAB_X30_Y17; Node "gdfx_temp0[3]~220"
        Info: Loc. = LAB_X38_Y14; Node "gdfx_temp0[3]~185"
        Info: Loc. = LAB_X38_Y15; Node "gdfx_temp0[3]~191"
        Info: Loc. = LAB_X24_Y12; Node "gdfx_temp0[3]~197"
        Info: Loc. = LAB_X24_Y12; Node "gdfx_temp0[3]~203"
        Info: Loc. = LAB_X30_Y14; Node "gdfx_temp0[3]~210"
        Info: Loc. = LAB_X26_Y17; Node "asynram:inst3|ram[12][4]"
        Info: Loc. = LAB_X29_Y12; Node "gdfx_temp0[3]~194"
        Info: Loc. = LAB_X30_Y14; Node "gdfx_temp0[3]~206"
        Info: Loc. = LAB_X30_Y17; Node "asynram:inst3|ram[46][4]"
        Info: Loc. = LAB_X38_Y12; Node "asynram:inst3|ram[29][4]"
        Info: Loc. = LAB_X23_Y12; Node "asynram:inst3|ram[19][4]"
        Info: Loc. = LAB_X38_Y13; Node "asynram:inst3|ram[30][4]"
        Info: Loc. = LAB_X32_Y16; Node "alu:inst|b_in[3]~27"
        Info: Loc. = LAB_X39_Y12; Node "asynram:inst3|ram[11][4]"
        Info: Loc. = LAB_X24_Y13; Node "asynram:inst3|ram[20][4]"
        Info: Loc. = LAB_X31_Y17; Node "asynram:inst3|ram[40][4]"
        Info: Loc. = LAB_X31_Y13; Node "alu:inst|Mux4~0"
        Info: Loc. = LAB_X29_Y12; Node "asynram:inst3|ram[39][4]"
        Info: Loc. = LAB_X30_Y14; Node "asynram:inst3|ram[32][4]"
        Info: Loc. = LAB_X30_Y17; Node "gdfx_temp0[3]~221"
        Info: Loc. = LAB_X38_Y14; Node "gdfx_temp0[3]~192"
        Info: Loc. = LAB_X24_Y12; Node "gdfx_temp0[3]~204"
        Info: Loc. = LAB_X26_Y17; Node "asynram:inst3|ram[24][4]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[1]"
        Info: Loc. = LAB_X38_Y12; Node "asynram:inst3|ram[13][4]"
        Info: Loc. = LAB_X23_Y12; Node "asynram:inst3|ram[18][4]"
        Info: Loc. = LAB_X38_Y13; Node "asynram:inst3|ram[14][4]"
        Info: Loc. = LAB_X32_Y13; Node "bus_mux:inst15|Mux12~2"
        Info: Loc. = LAB_X38_Y14; Node "asynram:inst3|ram[57][4]"
        Info: Loc. = LAB_X31_Y9; Node "asynram:inst3|ram[49][4]"
        Info: Loc. = LAB_X30_Y14; Node "asynram:inst3|ram[64][4]"
        Info: Loc. = LAB_X31_Y13; Node "ar:inst19|q[3]~COMBOUT"
        Info: Loc. = LAB_X31_Y14; Node "controller:inst9|wr"
        Info: Loc. = LAB_X29_Y12; Node "asynram:inst3|ram[35][4]"
        Info: Loc. = LAB_X38_Y14; Node "asynram:inst3|ram[7][4]"
        Info: Loc. = LAB_X30_Y17; Node "asynram:inst3|ram[42][4]"
        Info: Loc. = LAB_X38_Y14; Node "gdfx_temp0[3]~190"
        Info: Loc. = LAB_X24_Y12; Node "gdfx_temp0[3]~202"
        Info: Loc. = LAB_X26_Y17; Node "gdfx_temp0[3]~216"
        Info: Loc. = LAB_X38_Y12; Node "gdfx_temp0[3]~187"
        Info: Loc. = LAB_X23_Y12; Node "gdfx_temp0[3]~199"
        Info: Loc. = LAB_X30_Y17; Node "gdfx_temp0[3]~213"
        Info: Loc. = LAB_X31_Y13; Node "alu:inst|adder8bit:f_add|fa:\f1_7:3:fm|s"
        Info: Loc. = LAB_X38_Y14; Node "gdfx_temp0[3]~184"
        Info: Loc. = LAB_X31_Y9; Node "gdfx_temp0[3]~196"
        Info: Loc. = LAB_X30_Y14; Node "gdfx_temp0[3]~209"
        Info: Loc. = LAB_X29_Y12; Node "gdfx_temp0[3]~222"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[2]"
        Info: Loc. = LAB_X37_Y17; Node "asynram:inst3|ram[59][4]"
        Info: Loc. = LAB_X24_Y12; Node "asynram:inst3|ram[53][4]"
        Info: Loc. = LAB_X26_Y17; Node "asynram:inst3|ram[28][4]"
    Info: 12: + IC(0.211 ns) + CELL(0.442 ns) = 35.240 ns; Loc. = LAB_X32_Y16; Fanout = 8; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:3:fm|co~3'
    Info: 13: + IC(0.000 ns) + CELL(7.598 ns) = 42.838 ns; Loc. = LAB_X32_Y16; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[4]~26'
        Info: Loc. = LAB_X36_Y12; Node "asynram:inst3|ram[31][3]"
        Info: Loc. = LAB_X26_Y10; Node "asynram:inst3|ram[19][3]"
        Info: Loc. = LAB_X28_Y17; Node "asynram:inst3|ram[60][3]"
        Info: Loc. = LAB_X32_Y13; Node "controller:inst9|alu_in_sel[0]"
        Info: Loc. = LAB_X38_Y15; Node "asynram:inst3|ram[41][3]"
        Info: Loc. = LAB_X25_Y11; Node "asynram:inst3|ram[20][3]"
        Info: Loc. = LAB_X29_Y14; Node "asynram:inst3|ram[34][3]"
        Info: Loc. = LAB_X37_Y17; Node "gdfx_temp0[4]~152"
        Info: Loc. = LAB_X28_Y10; Node "asynram:inst3|ram[39][3]"
        Info: Loc. = LAB_X28_Y17; Node "gdfx_temp0[4]~178"
        Info: Loc. = LAB_X36_Y12; Node "asynram:inst3|ram[11][3]"
        Info: Loc. = LAB_X27_Y10; Node "gdfx_temp0[4]~161"
        Info: Loc. = LAB_X25_Y17; Node "asynram:inst3|ram[26][3]"
        Info: Loc. = LAB_X35_Y11; Node "asynram:inst3|ram[27][3]"
        Info: Loc. = LAB_X26_Y10; Node "asynram:inst3|ram[18][3]"
        Info: Loc. = LAB_X31_Y17; Node "asynram:inst3|ram[44][3]"
        Info: Loc. = LAB_X27_Y10; Node "asynram:inst3|ram[49][3]"
        Info: Loc. = LAB_X30_Y10; Node "gdfx_temp0[4]~167"
        Info: Loc. = LAB_X28_Y17; Node "asynram:inst3|ram[62][3]"
        Info: Loc. = LAB_X32_Y10; Node "bus_mux:inst15|Mux11~2"
        Info: Loc. = LAB_X37_Y17; Node "asynram:inst3|ram[57][3]"
        Info: Loc. = LAB_X28_Y10; Node "asynram:inst3|ram[35][3]"
        Info: Loc. = LAB_X27_Y17; Node "gdfx_temp0[4]~176"
        Info: Loc. = LAB_X36_Y12; Node "gdfx_temp0[4]~147"
        Info: Loc. = LAB_X28_Y10; Node "gdfx_temp0[4]~159"
        Info: Loc. = LAB_X25_Y17; Node "gdfx_temp0[4]~173"
        Info: Loc. = LAB_X32_Y16; Node "alu:inst|b_in[4]~26"
        Info: Loc. = LAB_X38_Y15; Node "gdfx_temp0[4]~144"
        Info: Loc. = LAB_X26_Y10; Node "gdfx_temp0[4]~156"
        Info: Loc. = LAB_X29_Y14; Node "asynram:inst3|ram[38][3]"
        Info: Loc. = LAB_X27_Y10; Node "gdfx_temp0[4]~153"
        Info: Loc. = LAB_X29_Y14; Node "gdfx_temp0[4]~165"
        Info: Loc. = LAB_X30_Y16; Node "asynram:inst3|ram[46][3]"
        Info: Loc. = LAB_X31_Y19; Node "alu:inst|Mux3~0"
        Info: Loc. = LAB_X36_Y12; Node "asynram:inst3|ram[15][3]"
        Info: Loc. = LAB_X27_Y10; Node "asynram:inst3|ram[53][3]"
        Info: Loc. = LAB_X25_Y17; Node "asynram:inst3|ram[30][3]"
        Info: Loc. = LAB_X35_Y11; Node "asynram:inst3|ram[25][3]"
        Info: Loc. = LAB_X26_Y10; Node "asynram:inst3|ram[16][3]"
        Info: Loc. = LAB_X31_Y16; Node "asynram:inst3|ram[40][3]"
        Info: Loc. = LAB_X36_Y12; Node "gdfx_temp0[4]~148"
        Info: Loc. = LAB_X27_Y10; Node "asynram:inst3|ram[51][3]"
        Info: Loc. = LAB_X27_Y10; Node "asynram:inst3|ram[52][3]"
        Info: Loc. = LAB_X30_Y10; Node "asynram:inst3|ram[36][3]"
        Info: Loc. = LAB_X25_Y17; Node "gdfx_temp0[4]~174"
        Info: Loc. = LAB_X28_Y17; Node "gdfx_temp0[4]~180"
        Info: Loc. = LAB_X29_Y14; Node "gdfx_temp0[4]~183"
        Info: Loc. = LAB_X36_Y12; Node "gdfx_temp0[4]~145"
        Info: Loc. = LAB_X37_Y17; Node "gdfx_temp0[4]~151"
        Info: Loc. = LAB_X26_Y10; Node "gdfx_temp0[4]~157"
        Info: Loc. = LAB_X28_Y10; Node "asynram:inst3|ram[33][3]"
        Info: Loc. = LAB_X31_Y16; Node "gdfx_temp0[4]~171"
        Info: Loc. = LAB_X27_Y17; Node "asynram:inst3|ram[24][3]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[0]"
        Info: Loc. = LAB_X30_Y15; Node "ar:inst19|q[4]~COMBOUT"
        Info: Loc. = LAB_X36_Y12; Node "asynram:inst3|ram[13][3]"
        Info: Loc. = LAB_X27_Y10; Node "gdfx_temp0[4]~154"
        Info: Loc. = LAB_X27_Y10; Node "gdfx_temp0[4]~160"
        Info: Loc. = LAB_X29_Y14; Node "asynram:inst3|ram[64][3]"
        Info: Loc. = LAB_X25_Y17; Node "asynram:inst3|ram[14][3]"
        Info: Loc. = LAB_X28_Y17; Node "asynram:inst3|ram[58][3]"
        Info: Loc. = LAB_X38_Y15; Node "asynram:inst3|ram[43][3]"
        Info: Loc. = LAB_X37_Y17; Node "asynram:inst3|ram[59][3]"
        Info: Loc. = LAB_X26_Y10; Node "asynram:inst3|ram[21][3]"
        Info: Loc. = LAB_X28_Y10; Node "gdfx_temp0[4]~163"
        Info: Loc. = LAB_X29_Y14; Node "gdfx_temp0[4]~169"
        Info: Loc. = LAB_X27_Y17; Node "asynram:inst3|ram[8][3]"
        Info: Loc. = LAB_X27_Y9; Node "asynram:inst3|ram[50][3]"
        Info: Loc. = LAB_X29_Y14; Node "asynram:inst3|ram[7][3]"
        Info: Loc. = LAB_X30_Y16; Node "asynram:inst3|ram[42][3]"
        Info: Loc. = LAB_X31_Y19; Node "alu:inst|adder8bit:f_add|fa:\f1_7:4:fm|s"
        Info: Loc. = LAB_X38_Y15; Node "gdfx_temp0[4]~149"
        Info: Loc. = LAB_X27_Y10; Node "asynram:inst3|ram[55][3]"
        Info: Loc. = LAB_X27_Y17; Node "gdfx_temp0[4]~175"
        Info: Loc. = LAB_X36_Y12; Node "gdfx_temp0[4]~146"
        Info: Loc. = LAB_X26_Y10; Node "gdfx_temp0[4]~158"
        Info: Loc. = LAB_X28_Y17; Node "gdfx_temp0[4]~172"
        Info: Loc. = LAB_X35_Y13; Node "gdfx_temp0[4]~182"
        Info: Loc. = LAB_X38_Y15; Node "gdfx_temp0[4]~143"
        Info: Loc. = LAB_X26_Y10; Node "gdfx_temp0[4]~155"
        Info: Loc. = LAB_X30_Y10; Node "asynram:inst3|ram[32][3]"
        Info: Loc. = LAB_X28_Y10; Node "gdfx_temp0[4]~181"
        Info: Loc. = LAB_X37_Y12; Node "bus_mux:inst15|Mux11~3"
        Info: Loc. = LAB_X37_Y17; Node "asynram:inst3|ram[61][3]"
        Info: Loc. = LAB_X28_Y10; Node "gdfx_temp0[4]~164"
        Info: Loc. = LAB_X27_Y17; Node "asynram:inst3|ram[28][3]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[1]"
        Info: Loc. = LAB_X36_Y12; Node "asynram:inst3|ram[9][3]"
        Info: Loc. = LAB_X27_Y10; Node "asynram:inst3|ram[54][3]"
        Info: Loc. = LAB_X25_Y17; Node "asynram:inst3|ram[10][3]"
        Info: Loc. = LAB_X38_Y15; Node "asynram:inst3|ram[47][3]"
        Info: Loc. = LAB_X26_Y10; Node "asynram:inst3|ram[23][3]"
        Info: Loc. = LAB_X28_Y10; Node "gdfx_temp0[4]~170"
        Info: Loc. = LAB_X31_Y14; Node "controller:inst9|wr"
        Info: Loc. = LAB_X27_Y9; Node "asynram:inst3|ram[48][3]"
        Info: Loc. = LAB_X29_Y14; Node "gdfx_temp0[4]~166"
        Info: Loc. = LAB_X28_Y17; Node "gdfx_temp0[4]~179"
        Info: Loc. = LAB_X37_Y17; Node "gdfx_temp0[4]~150"
        Info: Loc. = LAB_X28_Y10; Node "gdfx_temp0[4]~162"
        Info: Loc. = LAB_X27_Y17; Node "asynram:inst3|ram[12][3]"
        Info: Loc. = LAB_X36_Y12; Node "asynram:inst3|ram[29][3]"
        Info: Loc. = LAB_X26_Y10; Node "asynram:inst3|ram[17][3]"
        Info: Loc. = LAB_X28_Y17; Node "asynram:inst3|ram[56][3]"
        Info: Loc. = LAB_X38_Y15; Node "asynram:inst3|ram[45][3]"
        Info: Loc. = LAB_X25_Y11; Node "asynram:inst3|ram[22][3]"
        Info: Loc. = LAB_X29_Y14; Node "gdfx_temp0[4]~168"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[2]"
        Info: Loc. = LAB_X37_Y17; Node "asynram:inst3|ram[63][3]"
        Info: Loc. = LAB_X28_Y10; Node "asynram:inst3|ram[37][3]"
        Info: Loc. = LAB_X28_Y17; Node "gdfx_temp0[4]~177"
    Info: 14: + IC(0.211 ns) + CELL(0.442 ns) = 43.491 ns; Loc. = LAB_X32_Y16; Fanout = 8; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:4:fm|co~3'
    Info: 15: + IC(0.000 ns) + CELL(7.598 ns) = 51.089 ns; Loc. = LAB_X32_Y18; Fanout = 3; COMB LOOP Node = 'alu:inst|b_in[5]~25'
        Info: Loc. = LAB_X32_Y14; Node "gdfx_temp0[5]~106"
        Info: Loc. = LAB_X25_Y11; Node "gdfx_temp0[5]~118"
        Info: Loc. = LAB_X31_Y16; Node "gdfx_temp0[5]~132"
        Info: Loc. = LAB_X32_Y13; Node "controller:inst9|alu_in_sel[0]"
        Info: Loc. = LAB_X35_Y11; Node "gdfx_temp0[5]~103"
        Info: Loc. = LAB_X27_Y9; Node "gdfx_temp0[5]~115"
        Info: Loc. = LAB_X29_Y11; Node "gdfx_temp0[5]~128"
        Info: Loc. = LAB_X29_Y9; Node "gdfx_temp0[5]~112"
        Info: Loc. = LAB_X29_Y11; Node "gdfx_temp0[5]~124"
        Info: Loc. = LAB_X26_Y16; Node "asynram:inst3|ram[58][2]"
        Info: Loc. = LAB_X32_Y14; Node "asynram:inst3|ram[15][2]"
        Info: Loc. = LAB_X25_Y11; Node "asynram:inst3|ram[21][2]"
        Info: Loc. = LAB_X30_Y16; Node "asynram:inst3|ram[46][2]"
        Info: Loc. = LAB_X25_Y16; Node "bus_mux:inst15|Mux10~2"
        Info: Loc. = LAB_X35_Y15; Node "asynram:inst3|ram[41][2]"
        Info: Loc. = LAB_X24_Y13; Node "asynram:inst3|ram[18][2]"
        Info: Loc. = LAB_X25_Y16; Node "asynram:inst3|ram[24][2]"
        Info: Loc. = LAB_X29_Y9; Node "asynram:inst3|ram[39][2]"
        Info: Loc. = LAB_X26_Y14; Node "asynram:inst3|ram[32][2]"
        Info: Loc. = LAB_X26_Y16; Node "gdfx_temp0[5]~139"
        Info: Loc. = LAB_X35_Y14; Node "gdfx_temp0[5]~110"
        Info: Loc. = LAB_X27_Y9; Node "gdfx_temp0[5]~122"
        Info: Loc. = LAB_X25_Y15; Node "asynram:inst3|ram[10][2]"
        Info: Loc. = LAB_X32_Y14; Node "asynram:inst3|ram[13][2]"
        Info: Loc. = LAB_X25_Y11; Node "asynram:inst3|ram[20][2]"
        Info: Loc. = LAB_X31_Y16; Node "asynram:inst3|ram[44][2]"
        Info: Loc. = LAB_X35_Y11; Node "asynram:inst3|ram[29][2]"
        Info: Loc. = LAB_X28_Y9; Node "asynram:inst3|ram[49][2]"
        Info: Loc. = LAB_X29_Y11; Node "asynram:inst3|ram[64][2]"
        Info: Loc. = LAB_X29_Y9; Node "asynram:inst3|ram[35][2]"
        Info: Loc. = LAB_X29_Y11; Node "asynram:inst3|ram[7][2]"
        Info: Loc. = LAB_X26_Y16; Node "asynram:inst3|ram[56][2]"
        Info: Loc. = LAB_X35_Y11; Node "gdfx_temp0[5]~108"
        Info: Loc. = LAB_X24_Y13; Node "gdfx_temp0[5]~120"
        Info: Loc. = LAB_X25_Y15; Node "gdfx_temp0[5]~134"
        Info: Loc. = LAB_X29_Y11; Node "gdfx_temp0[5]~142"
        Info: Loc. = LAB_X35_Y15; Node "gdfx_temp0[5]~105"
        Info: Loc. = LAB_X24_Y13; Node "gdfx_temp0[5]~117"
        Info: Loc. = LAB_X26_Y16; Node "gdfx_temp0[5]~131"
        Info: Loc. = LAB_X32_Y18; Node "alu:inst|b_in[5]~25"
        Info: Loc. = LAB_X35_Y11; Node "gdfx_temp0[5]~102"
        Info: Loc. = LAB_X32_Y14; Node "asynram:inst3|ram[11][2]"
        Info: Loc. = LAB_X28_Y9; Node "gdfx_temp0[5]~114"
        Info: Loc. = LAB_X25_Y11; Node "asynram:inst3|ram[17][2]"
        Info: Loc. = LAB_X29_Y11; Node "gdfx_temp0[5]~127"
        Info: Loc. = LAB_X30_Y16; Node "asynram:inst3|ram[42][2]"
        Info: Loc. = LAB_X29_Y9; Node "gdfx_temp0[5]~140"
        Info: Loc. = LAB_X35_Y15; Node "asynram:inst3|ram[45][2]"
        Info: Loc. = LAB_X35_Y14; Node "asynram:inst3|ram[61][2]"
        Info: Loc. = LAB_X24_Y13; Node "asynram:inst3|ram[22][2]"
        Info: Loc. = LAB_X27_Y9; Node "asynram:inst3|ram[51][2]"
        Info: Loc. = LAB_X25_Y16; Node "asynram:inst3|ram[28][2]"
        Info: Loc. = LAB_X25_Y15; Node "asynram:inst3|ram[14][2]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[0]"
        Info: Loc. = LAB_X32_Y14; Node "asynram:inst3|ram[9][2]"
        Info: Loc. = LAB_X29_Y9; Node "asynram:inst3|ram[37][2]"
        Info: Loc. = LAB_X25_Y11; Node "asynram:inst3|ram[16][2]"
        Info: Loc. = LAB_X26_Y14; Node "asynram:inst3|ram[36][2]"
        Info: Loc. = LAB_X31_Y16; Node "asynram:inst3|ram[40][2]"
        Info: Loc. = LAB_X26_Y16; Node "asynram:inst3|ram[62][2]"
        Info: Loc. = LAB_X35_Y11; Node "asynram:inst3|ram[31][2]"
        Info: Loc. = LAB_X35_Y14; Node "asynram:inst3|ram[57][2]"
        Info: Loc. = LAB_X28_Y9; Node "asynram:inst3|ram[53][2]"
        Info: Loc. = LAB_X27_Y9; Node "asynram:inst3|ram[50][2]"
        Info: Loc. = LAB_X29_Y9; Node "gdfx_temp0[5]~129"
        Info: Loc. = LAB_X25_Y15; Node "gdfx_temp0[5]~135"
        Info: Loc. = LAB_X29_Y9; Node "asynram:inst3|ram[33][2]"
        Info: Loc. = LAB_X29_Y11; Node "gdfx_temp0[5]~125"
        Info: Loc. = LAB_X26_Y16; Node "gdfx_temp0[5]~138"
        Info: Loc. = LAB_X35_Y14; Node "gdfx_temp0[5]~109"
        Info: Loc. = LAB_X27_Y9; Node "gdfx_temp0[5]~121"
        Info: Loc. = LAB_X25_Y15; Node "asynram:inst3|ram[12][2]"
        Info: Loc. = LAB_X35_Y15; Node "asynram:inst3|ram[43][2]"
        Info: Loc. = LAB_X24_Y13; Node "asynram:inst3|ram[19][2]"
        Info: Loc. = LAB_X25_Y16; Node "asynram:inst3|ram[26][2]"
        Info: Loc. = LAB_X32_Y15; Node "alu:inst|Mux2~0"
        Info: Loc. = LAB_X35_Y11; Node "asynram:inst3|ram[27][2]"
        Info: Loc. = LAB_X28_Y9; Node "asynram:inst3|ram[52][2]"
        Info: Loc. = LAB_X26_Y14; Node "asynram:inst3|ram[34][2]"
        Info: Loc. = LAB_X35_Y14; Node "asynram:inst3|ram[63][2]"
        Info: Loc. = LAB_X27_Y9; Node "asynram:inst3|ram[55][2]"
        Info: Loc. = LAB_X26_Y16; Node "gdfx_temp0[5]~136"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[1]"
        Info: Loc. = LAB_X32_Y14; Node "gdfx_temp0[5]~107"
        Info: Loc. = LAB_X24_Y13; Node "gdfx_temp0[5]~119"
        Info: Loc. = LAB_X30_Y16; Node "gdfx_temp0[5]~133"
        Info: Loc. = LAB_X35_Y15; Node "gdfx_temp0[5]~104"
        Info: Loc. = LAB_X24_Y13; Node "gdfx_temp0[5]~116"
        Info: Loc. = LAB_X25_Y16; Node "gdfx_temp0[5]~130"
        Info: Loc. = LAB_X32_Y15; Node "ar:inst19|q[5]~COMBOUT"
        Info: Loc. = LAB_X31_Y14; Node "controller:inst9|wr"
        Info: Loc. = LAB_X29_Y9; Node "gdfx_temp0[5]~113"
        Info: Loc. = LAB_X26_Y14; Node "gdfx_temp0[5]~126"
        Info: Loc. = LAB_X26_Y16; Node "asynram:inst3|ram[60][2]"
        Info: Loc. = LAB_X32_Y15; Node "alu:inst|adder8bit:f_add|fa:\f1_7:5:fm|s"
        Info: Loc. = LAB_X35_Y14; Node "asynram:inst3|ram[59][2]"
        Info: Loc. = LAB_X27_Y9; Node "asynram:inst3|ram[54][2]"
        Info: Loc. = LAB_X25_Y15; Node "asynram:inst3|ram[8][2]"
        Info: Loc. = LAB_X35_Y15; Node "asynram:inst3|ram[47][2]"
        Info: Loc. = LAB_X24_Y13; Node "asynram:inst3|ram[23][2]"
        Info: Loc. = LAB_X25_Y16; Node "asynram:inst3|ram[30][2]"
        Info: Loc. = LAB_X25_Y16; Node "bus_mux:inst15|Mux10~3"
        Info: Loc. = LAB_X29_Y9; Node "gdfx_temp0[5]~141"
        Info: Loc. = LAB_X35_Y11; Node "asynram:inst3|ram[25][2]"
        Info: Loc. = LAB_X28_Y9; Node "asynram:inst3|ram[48][2]"
        Info: Loc. = LAB_X29_Y11; Node "asynram:inst3|ram[38][2]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[2]"
        Info: Loc. = LAB_X35_Y11; Node "gdfx_temp0[5]~111"
        Info: Loc. = LAB_X27_Y9; Node "gdfx_temp0[5]~123"
        Info: Loc. = LAB_X26_Y16; Node "gdfx_temp0[5]~137"
    Info: 16: + IC(0.211 ns) + CELL(0.442 ns) = 51.742 ns; Loc. = LAB_X32_Y18; Fanout = 10; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:5:fm|co~3'
    Info: 17: + IC(0.000 ns) + CELL(7.598 ns) = 59.340 ns; Loc. = LAB_X32_Y18; Fanout = 5; COMB LOOP Node = 'alu:inst|b_in[6]~24'
        Info: Loc. = LAB_X32_Y12; Node "asynram:inst3|ram[11][1]"
        Info: Loc. = LAB_X25_Y13; Node "gdfx_temp0[6]~78"
        Info: Loc. = LAB_X30_Y16; Node "asynram:inst3|ram[42][1]"
        Info: Loc. = LAB_X32_Y13; Node "controller:inst9|alu_in_sel[0]"
        Info: Loc. = LAB_X35_Y12; Node "asynram:inst3|ram[27][1]"
        Info: Loc. = LAB_X26_Y13; Node "asynram:inst3|ram[21][1]"
        Info: Loc. = LAB_X30_Y11; Node "gdfx_temp0[6]~87"
        Info: Loc. = LAB_X31_Y9; Node "asynram:inst3|ram[50][1]"
        Info: Loc. = LAB_X28_Y13; Node "asynram:inst3|ram[7][1]"
        Info: Loc. = LAB_X31_Y15; Node "asynram:inst3|ram[56][1]"
        Info: Loc. = LAB_X32_Y12; Node "gdfx_temp0[6]~67"
        Info: Loc. = LAB_X28_Y9; Node "asynram:inst3|ram[55][1]"
        Info: Loc. = LAB_X24_Y15; Node "gdfx_temp0[6]~93"
        Info: Loc. = LAB_X31_Y12; Node "gdfx_temp0[6]~64"
        Info: Loc. = LAB_X26_Y13; Node "gdfx_temp0[6]~76"
        Info: Loc. = LAB_X25_Y17; Node "gdfx_temp0[6]~90"
        Info: Loc. = LAB_X35_Y12; Node "gdfx_temp0[6]~61"
        Info: Loc. = LAB_X26_Y13; Node "gdfx_temp0[6]~73"
        Info: Loc. = LAB_X26_Y14; Node "asynram:inst3|ram[32][1]"
        Info: Loc. = LAB_X29_Y12; Node "gdfx_temp0[6]~99"
        Info: Loc. = LAB_X31_Y12; Node "gdfx_temp0[6]~101"
        Info: Loc. = LAB_X39_Y13; Node "asynram:inst3|ram[59][1]"
        Info: Loc. = LAB_X28_Y12; Node "gdfx_temp0[6]~82"
        Info: Loc. = LAB_X24_Y15; Node "asynram:inst3|ram[14][1]"
        Info: Loc. = LAB_X35_Y18; Node "alu:inst|Mux1~0"
        Info: Loc. = LAB_X32_Y12; Node "asynram:inst3|ram[9][1]"
        Info: Loc. = LAB_X25_Y13; Node "asynram:inst3|ram[54][1]"
        Info: Loc. = LAB_X30_Y12; Node "asynram:inst3|ram[40][1]"
        Info: Loc. = LAB_X35_Y13; Node "gdfx_temp0[6]~100"
        Info: Loc. = LAB_X35_Y12; Node "asynram:inst3|ram[31][1]"
        Info: Loc. = LAB_X26_Y13; Node "asynram:inst3|ram[23][1]"
        Info: Loc. = LAB_X29_Y12; Node "gdfx_temp0[6]~88"
        Info: Loc. = LAB_X32_Y18; Node "alu:inst|b_in[6]~24"
        Info: Loc. = LAB_X31_Y9; Node "asynram:inst3|ram[48][1]"
        Info: Loc. = LAB_X30_Y11; Node "gdfx_temp0[6]~84"
        Info: Loc. = LAB_X24_Y15; Node "gdfx_temp0[6]~97"
        Info: Loc. = LAB_X35_Y14; Node "gdfx_temp0[6]~68"
        Info: Loc. = LAB_X28_Y9; Node "gdfx_temp0[6]~80"
        Info: Loc. = LAB_X24_Y15; Node "asynram:inst3|ram[10][1]"
        Info: Loc. = LAB_X31_Y12; Node "asynram:inst3|ram[45][1]"
        Info: Loc. = LAB_X25_Y13; Node "asynram:inst3|ram[17][1]"
        Info: Loc. = LAB_X25_Y17; Node "asynram:inst3|ram[28][1]"
        Info: Loc. = LAB_X35_Y12; Node "asynram:inst3|ram[29][1]"
        Info: Loc. = LAB_X32_Y12; Node "asynram:inst3|ram[15][1]"
        Info: Loc. = LAB_X26_Y13; Node "asynram:inst3|ram[22][1]"
        Info: Loc. = LAB_X28_Y9; Node "asynram:inst3|ram[53][1]"
        Info: Loc. = LAB_X26_Y14; Node "gdfx_temp0[6]~86"
        Info: Loc. = LAB_X30_Y12; Node "asynram:inst3|ram[46][1]"
        Info: Loc. = LAB_X31_Y12; Node "asynram:inst3|ram[41][1]"
        Info: Loc. = LAB_X32_Y12; Node "asynram:inst3|ram[63][1]"
        Info: Loc. = LAB_X25_Y13; Node "asynram:inst3|ram[16][1]"
        Info: Loc. = LAB_X28_Y12; Node "asynram:inst3|ram[37][1]"
        Info: Loc. = LAB_X25_Y16; Node "asynram:inst3|ram[24][1]"
        Info: Loc. = LAB_X24_Y15; Node "gdfx_temp0[6]~95"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[0]"
        Info: Loc. = LAB_X37_Y12; Node "bus_mux:inst15|Mux9~3"
        Info: Loc. = LAB_X32_Y12; Node "gdfx_temp0[6]~66"
        Info: Loc. = LAB_X32_Y10; Node "asynram:inst3|ram[51][1]"
        Info: Loc. = LAB_X28_Y9; Node "asynram:inst3|ram[52][1]"
        Info: Loc. = LAB_X26_Y14; Node "asynram:inst3|ram[36][1]"
        Info: Loc. = LAB_X30_Y12; Node "gdfx_temp0[6]~92"
        Info: Loc. = LAB_X24_Y15; Node "gdfx_temp0[6]~98"
        Info: Loc. = LAB_X35_Y18; Node "alu:inst|adder8bit:f_add|fa:\f1_7:6:fm|s"
        Info: Loc. = LAB_X32_Y10; Node "bus_mux:inst15|Mux9~2"
        Info: Loc. = LAB_X31_Y12; Node "gdfx_temp0[6]~63"
        Info: Loc. = LAB_X32_Y12; Node "gdfx_temp0[6]~69"
        Info: Loc. = LAB_X25_Y13; Node "gdfx_temp0[6]~75"
        Info: Loc. = LAB_X28_Y12; Node "asynram:inst3|ram[33][1]"
        Info: Loc. = LAB_X25_Y17; Node "gdfx_temp0[6]~89"
        Info: Loc. = LAB_X24_Y15; Node "asynram:inst3|ram[12][1]"
        Info: Loc. = LAB_X31_Y9; Node "gdfx_temp0[6]~72"
        Info: Loc. = LAB_X30_Y11; Node "asynram:inst3|ram[64][1]"
        Info: Loc. = LAB_X24_Y15; Node "asynram:inst3|ram[58][1]"
        Info: Loc. = LAB_X35_Y14; Node "asynram:inst3|ram[61][1]"
        Info: Loc. = LAB_X28_Y12; Node "gdfx_temp0[6]~81"
        Info: Loc. = LAB_X25_Y15; Node "asynram:inst3|ram[8][1]"
        Info: Loc. = LAB_X31_Y12; Node "asynram:inst3|ram[47][1]"
        Info: Loc. = LAB_X25_Y13; Node "asynram:inst3|ram[19][1]"
        Info: Loc. = LAB_X25_Y17; Node "asynram:inst3|ram[30][1]"
        Info: Loc. = LAB_X35_Y12; Node "asynram:inst3|ram[25][1]"
        Info: Loc. = LAB_X26_Y13; Node "asynram:inst3|ram[20][1]"
        Info: Loc. = LAB_X26_Y14; Node "asynram:inst3|ram[34][1]"
        Info: Loc. = LAB_X32_Y12; Node "gdfx_temp0[6]~70"
        Info: Loc. = LAB_X28_Y12; Node "asynram:inst3|ram[39][1]"
        Info: Loc. = LAB_X31_Y15; Node "gdfx_temp0[6]~96"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[1]"
        Info: Loc. = LAB_X32_Y12; Node "asynram:inst3|ram[13][1]"
        Info: Loc. = LAB_X28_Y9; Node "gdfx_temp0[6]~79"
        Info: Loc. = LAB_X30_Y12; Node "asynram:inst3|ram[44][1]"
        Info: Loc. = LAB_X31_Y14; Node "ar:inst19|q[6]~COMBOUT"
        Info: Loc. = LAB_X31_Y12; Node "asynram:inst3|ram[43][1]"
        Info: Loc. = LAB_X25_Y13; Node "asynram:inst3|ram[18][1]"
        Info: Loc. = LAB_X25_Y16; Node "asynram:inst3|ram[26][1]"
        Info: Loc. = LAB_X31_Y14; Node "controller:inst9|wr"
        Info: Loc. = LAB_X31_Y9; Node "asynram:inst3|ram[49][1]"
        Info: Loc. = LAB_X26_Y14; Node "gdfx_temp0[6]~85"
        Info: Loc. = LAB_X24_Y15; Node "asynram:inst3|ram[62][1]"
        Info: Loc. = LAB_X35_Y14; Node "asynram:inst3|ram[57][1]"
        Info: Loc. = LAB_X28_Y12; Node "asynram:inst3|ram[35][1]"
        Info: Loc. = LAB_X24_Y15; Node "gdfx_temp0[6]~94"
        Info: Loc. = LAB_X32_Y12; Node "gdfx_temp0[6]~65"
        Info: Loc. = LAB_X26_Y13; Node "gdfx_temp0[6]~77"
        Info: Loc. = LAB_X30_Y12; Node "gdfx_temp0[6]~91"
        Info: Loc. = LAB_X35_Y12; Node "gdfx_temp0[6]~62"
        Info: Loc. = LAB_X26_Y13; Node "gdfx_temp0[6]~74"
        Info: Loc. = LAB_X26_Y14; Node "asynram:inst3|ram[38][1]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[2]"
        Info: Loc. = LAB_X31_Y9; Node "gdfx_temp0[6]~71"
        Info: Loc. = LAB_X30_Y11; Node "gdfx_temp0[6]~83"
        Info: Loc. = LAB_X31_Y15; Node "asynram:inst3|ram[60][1]"
    Info: 18: + IC(0.211 ns) + CELL(0.442 ns) = 59.993 ns; Loc. = LAB_X32_Y18; Fanout = 11; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:6:fm|co~3'
    Info: 19: + IC(0.000 ns) + CELL(6.356 ns) = 66.349 ns; Loc. = LAB_X31_Y18; Fanout = 4; COMB LOOP Node = 'alu:inst|b_in[7]~23'
        Info: Loc. = LAB_X29_Y13; Node "asynram:inst3|ram[37][0]"
        Info: Loc. = LAB_X38_Y13; Node "asynram:inst3|ram[30][0]"
        Info: Loc. = LAB_X32_Y13; Node "controller:inst9|alu_in_sel[0]"
        Info: Loc. = LAB_X37_Y13; Node "asynram:inst3|ram[31][0]"
        Info: Loc. = LAB_X27_Y14; Node "asynram:inst3|ram[54][0]"
        Info: Loc. = LAB_X31_Y16; Node "asynram:inst3|ram[40][0]"
        Info: Loc. = LAB_X36_Y13; Node "asynram:inst3|ram[59][0]"
        Info: Loc. = LAB_X35_Y13; Node "asynram:inst3|ram[23][0]"
        Info: Loc. = LAB_X30_Y10; Node "asynram:inst3|ram[32][0]"
        Info: Loc. = LAB_X30_Y15; Node "gdfx_temp0[7]~57"
        Info: Loc. = LAB_X35_Y13; Node "asynram:inst3|ram[13][0]"
        Info: Loc. = LAB_X31_Y13; Node "asynram:inst3|ram[48][0]"
        Info: Loc. = LAB_X26_Y17; Node "asynram:inst3|ram[24][0]"
        Info: Loc. = LAB_X29_Y13; Node "gdfx_temp0[7]~26"
        Info: Loc. = LAB_X27_Y13; Node "gdfx_temp0[7]~38"
        Info: Loc. = LAB_X37_Y16; Node "asynram:inst3|ram[14][0]"
        Info: Loc. = LAB_X29_Y18; Node "controller:inst9|alu_in_sel[2]"
        Info: Loc. = LAB_X35_Y16; Node "asynram:inst3|ram[41][0]"
        Info: Loc. = LAB_X25_Y11; Node "asynram:inst3|ram[17][0]"
        Info: Loc. = LAB_X30_Y11; Node "asynram:inst3|ram[64][0]"
        Info: Loc. = LAB_X36_Y16; Node "asynram:inst3|ram[27][0]"
        Info: Loc. = LAB_X25_Y14; Node "asynram:inst3|ram[22][0]"
        Info: Loc. = LAB_X28_Y13; Node "asynram:inst3|ram[7][0]"
        Info: Loc. = LAB_X30_Y16; Node "asynram:inst3|ram[42][0]"
        Info: Loc. = LAB_X31_Y18; Node "bus_mux:inst15|Mux8~4"
        Info: Loc. = LAB_X29_Y13; Node "asynram:inst3|ram[39][0]"
        Info: Loc. = LAB_X25_Y15; Node "gdfx_temp0[7]~52"
        Info: Loc. = LAB_X37_Y13; Node "asynram:inst3|ram[15][0]"
        Info: Loc. = LAB_X27_Y14; Node "asynram:inst3|ram[52][0]"
        Info: Loc. = LAB_X30_Y15; Node "gdfx_temp0[7]~49"
        Info: Loc. = LAB_X35_Y16; Node "gdfx_temp0[7]~20"
        Info: Loc. = LAB_X25_Y13; Node "gdfx_temp0[7]~33"
        Info: Loc. = LAB_X30_Y10; Node "gdfx_temp0[7]~45"
        Info: Loc. = LAB_X36_Y13; Node "gdfx_temp0[7]~17"
        Info: Loc. = LAB_X27_Y13; Node "gdfx_temp0[7]~30"
        Info: Loc. = LAB_X26_Y17; Node "asynram:inst3|ram[28][0]"
        Info: Loc. = LAB_X29_Y13; Node "asynram:inst3|ram[35][0]"
        Info: Loc. = LAB_X37_Y16; Node "asynram:inst3|ram[10][0]"
        Info: Loc. = LAB_X35_Y16; Node "asynram:inst3|ram[57][0]"
        Info: Loc. = LAB_X25_Y11; Node "asynram:inst3|ram[19][0]"
        Info: Loc. = LAB_X29_Y13; Node "gdfx_temp0[7]~47"
        Info: Loc. = LAB_X36_Y16; Node "asynram:inst3|ram[11][0]"
        Info: Loc. = LAB_X37_Y17; Node "asynram:inst3|ram[63][0]"
        Info: Loc. = LAB_X25_Y14; Node "asynram:inst3|ram[20][0]"
        Info: Loc. = LAB_X27_Y14; Node "asynram:inst3|ram[55][0]"
        Info: Loc. = LAB_X30_Y11; Node "gdfx_temp0[7]~43"
        Info: Loc. = LAB_X38_Y13; Node "gdfx_temp0[7]~50"
        Info: Loc. = LAB_X30_Y15; Node "gdfx_temp0[7]~56"
        Info: Loc. = LAB_X32_Y18; Node "alu:inst|Mux0~1"
        Info: Loc. = LAB_X29_Y18; Node "controller:inst9|alu_in_sel[1]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[0]"
        Info: Loc. = LAB_X29_Y13; Node "gdfx_temp0[7]~59"
        Info: Loc. = LAB_X35_Y16; Node "gdfx_temp0[7]~21"
        Info: Loc. = LAB_X25_Y11; Node "gdfx_temp0[7]~34"
        Info: Loc. = LAB_X30_Y10; Node "gdfx_temp0[7]~46"
        Info: Loc. = LAB_X25_Y15; Node "asynram:inst3|ram[12][0]"
        Info: Loc. = LAB_X36_Y16; Node "gdfx_temp0[7]~18"
        Info: Loc. = LAB_X36_Y13; Node "gdfx_temp0[7]~24"
        Info: Loc. = LAB_X25_Y14; Node "gdfx_temp0[7]~31"
        Info: Loc. = LAB_X27_Y14; Node "gdfx_temp0[7]~37"
        Info: Loc. = LAB_X28_Y13; Node "gdfx_temp0[7]~42"
        Info: Loc. = LAB_X30_Y15; Node "asynram:inst3|ram[56][0]"
        Info: Loc. = LAB_X30_Y16; Node "asynram:inst3|ram[46][0]"
        Info: Loc. = LAB_X36_Y13; Node "gdfx_temp0[7]~25"
        Info: Loc. = LAB_X35_Y16; Node "asynram:inst3|ram[25][0]"
        Info: Loc. = LAB_X25_Y13; Node "asynram:inst3|ram[18][0]"
        Info: Loc. = LAB_X30_Y10; Node "asynram:inst3|ram[34][0]"
        Info: Loc. = LAB_X35_Y13; Node "asynram:inst3|ram[45][0]"
        Info: Loc. = LAB_X26_Y11; Node "asynram:inst3|ram[49][0]"
        Info: Loc. = LAB_X30_Y15; Node "gdfx_temp0[7]~54"
        Info: Loc. = LAB_X29_Y13; Node "asynram:inst3|ram[33][0]"
        Info: Loc. = LAB_X38_Y13; Node "gdfx_temp0[7]~51"
        Info: Loc. = LAB_X36_Y13; Node "gdfx_temp0[7]~22"
        Info: Loc. = LAB_X27_Y13; Node "gdfx_temp0[7]~35"
        Info: Loc. = LAB_X30_Y15; Node "gdfx_temp0[7]~48"
        Info: Loc. = LAB_X32_Y18; Node "alu:inst|Mux0~0"
        Info: Loc. = LAB_X37_Y16; Node "bus_mux:inst15|Mux8~3"
        Info: Loc. = LAB_X36_Y13; Node "gdfx_temp0[7]~19"
        Info: Loc. = LAB_X35_Y13; Node "gdfx_temp0[7]~32"
        Info: Loc. = LAB_X30_Y10; Node "gdfx_temp0[7]~44"
        Info: Loc. = LAB_X30_Y15; Node "asynram:inst3|ram[58][0]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[1]"
        Info: Loc. = LAB_X35_Y13; Node "gdfx_temp0[7]~16"
        Info: Loc. = LAB_X31_Y13; Node "gdfx_temp0[7]~29"
        Info: Loc. = LAB_X25_Y15; Node "asynram:inst3|ram[8][0]"
        Info: Loc. = LAB_X36_Y13; Node "asynram:inst3|ram[47][0]"
        Info: Loc. = LAB_X27_Y14; Node "asynram:inst3|ram[53][0]"
        Info: Loc. = LAB_X30_Y15; Node "asynram:inst3|ram[60][0]"
        Info: Loc. = LAB_X31_Y18; Node "alu:inst|b_in[7]~23"
        Info: Loc. = LAB_X32_Y18; Node "alu:inst|adder8bit:f_add|fa:\f1_7:7:fm|s~4"
        Info: Loc. = LAB_X31_Y14; Node "controller:inst9|wr"
        Info: Loc. = LAB_X29_Y13; Node "gdfx_temp0[7]~58"
        Info: Loc. = LAB_X35_Y16; Node "asynram:inst3|ram[9][0]"
        Info: Loc. = LAB_X25_Y13; Node "asynram:inst3|ram[16][0]"
        Info: Loc. = LAB_X30_Y10; Node "asynram:inst3|ram[38][0]"
        Info: Loc. = LAB_X35_Y13; Node "asynram:inst3|ram[61][0]"
        Info: Loc. = LAB_X27_Y13; Node "asynram:inst3|ram[51][0]"
        Info: Loc. = LAB_X30_Y16; Node "gdfx_temp0[7]~55"
        Info: Loc. = LAB_X29_Y13; Node "gdfx_temp0[7]~27"
        Info: Loc. = LAB_X38_Y13; Node "asynram:inst3|ram[26][0]"
        Info: Loc. = LAB_X37_Y13; Node "gdfx_temp0[7]~23"
        Info: Loc. = LAB_X27_Y14; Node "gdfx_temp0[7]~36"
        Info: Loc. = LAB_X30_Y12; Node "asynram:inst3|ram[44][0]"
        Info: Loc. = LAB_X31_Y18; Node "controller:inst9|alu_func[2]"
        Info: Loc. = LAB_X29_Y13; Node "gdfx_temp0[7]~60"
        Info: Loc. = LAB_X36_Y13; Node "asynram:inst3|ram[43][0]"
        Info: Loc. = LAB_X35_Y13; Node "asynram:inst3|ram[21][0]"
        Info: Loc. = LAB_X30_Y10; Node "asynram:inst3|ram[36][0]"
        Info: Loc. = LAB_X30_Y15; Node "asynram:inst3|ram[62][0]"
        Info: Loc. = LAB_X35_Y13; Node "asynram:inst3|ram[29][0]"
        Info: Loc. = LAB_X31_Y9; Node "asynram:inst3|ram[50][0]"
        Info: Loc. = LAB_X26_Y17; Node "gdfx_temp0[7]~53"
    Info: 20: + IC(0.451 ns) + CELL(0.442 ns) = 67.242 ns; Loc. = LAB_X32_Y18; Fanout = 1; COMB Node = 'alu:inst|adder8bit:f_add|fa:\f1_7:7:fm|co~3'
    Info: 21: + IC(1.231 ns) + CELL(0.607 ns) = 69.080 ns; Loc. = LAB_X36_Y17; Fanout = 4; REG Node = 'flag_reg:inst2|flag_c'
    Info: Total cell delay = 61.537 ns ( 89.08 % )
    Info: Total interconnect delay = 7.543 ns ( 10.92 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 3% of the available device resources
    Info: Peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y14 to location X31_Y27
Info: Fitter routing operations ending: elapsed time is 00:00:03
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file D:/обть/CPU8bit-main/CPU8bit-main/cpu0.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 296 megabytes
    Info: Processing ended: Thu May 30 23:41:05 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/обть/CPU8bit-main/CPU8bit-main/cpu0.fit.smsg.


