Analysis & Synthesis report for digital_cam_impl1
Tue May 30 23:08:17 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |digital_cam_impl1|I2C_AV_Config:CONF1|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated
 18. Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated
 19. Source assignments for ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_mn71:auto_generated
 20. Parameter Settings for User Entity Instance: my_altpll:Inst_vga_pll|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: I2C_AV_Config:CONF1
 24. Parameter Settings for User Entity Instance: VGA_Audio_PLL:PLL1|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: adio_codec:SY1
 26. Parameter Settings for Inferred Entity Instance: ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "adio_codec:SY1"
 30. Port Connectivity Checks: "VGA_Audio_PLL:PLL1"
 31. Port Connectivity Checks: "I2C_AV_Config:CONF1|I2C_Controller:u0"
 32. Port Connectivity Checks: "RGB:Inst_RGB"
 33. Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 30 23:08:17 2023       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; digital_cam_impl1                           ;
; Top-level Entity Name           ; digital_cam_impl1                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 382                                         ;
; Total pins                      ; 87                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,576,960                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; digital_cam_impl1  ; digital_cam_impl1  ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------------+---------+
; digital_cam_impl1.vhd            ; yes             ; User VHDL File                    ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd     ;         ;
; ov7670_registers.vhd             ; yes             ; User VHDL File                    ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/ov7670_registers.vhd      ;         ;
; i2c_sender.vhd                   ; yes             ; User VHDL File                    ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_sender.vhd            ;         ;
; vga.vhd                          ; yes             ; User VHDL File                    ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/vga.vhd                   ;         ;
; RGB.vhd                          ; yes             ; User VHDL File                    ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/RGB.vhd                   ;         ;
; ov7670_controller.vhd            ; yes             ; User VHDL File                    ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/ov7670_controller.vhd     ;         ;
; ov7670_capture.vhd               ; yes             ; User VHDL File                    ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/ov7670_capture.vhd        ;         ;
; frame_buffer.vhd                 ; yes             ; User VHDL File                    ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/frame_buffer.vhd          ;         ;
; address_Generator.vhd            ; yes             ; User VHDL File                    ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/address_Generator.vhd     ;         ;
; my_altpll.vhd                    ; yes             ; User Wizard-Generated File        ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_altpll.vhd             ;         ;
; my_frame_buffer_15to0.vhd        ; yes             ; User Wizard-Generated File        ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_frame_buffer_15to0.vhd ;         ;
; clockDivider.vhd                 ; yes             ; User VHDL File                    ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/clockDivider.vhd          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                  ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc             ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc           ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc           ;         ;
; db/my_altpll_altpll.v            ; yes             ; Auto-Generated Megafunction       ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/my_altpll_altpll.v     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_2pv3.tdf           ; yes             ; Auto-Generated Megafunction       ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/altsyncram_2pv3.tdf    ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction       ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_dla.tdf         ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction       ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf         ;         ;
; db/mux_8hb.tdf                   ; yes             ; Auto-Generated Megafunction       ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/mux_8hb.tdf            ;         ;
; i2c_av_config.v                  ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_av_config.v           ;         ;
; i2c_controller.v                 ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_controller.v          ;         ;
; vga_audio_pll.v                  ; yes             ; Auto-Found Wizard-Generated File  ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/vga_audio_pll.v           ;         ;
; db/altpll_vml2.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/altpll_vml2.tdf        ;         ;
; adio_codec.v                     ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v              ;         ;
; wave_gen_string.v                ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v         ;         ;
; freq_lookup_table.vhd            ; yes             ; Auto-Found VHDL File              ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/freq_lookup_table.vhd     ;         ;
; db/altsyncram_mn71.tdf           ; yes             ; Auto-Generated Megafunction       ; C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/altsyncram_mn71.tdf    ;         ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 372                                                                                                     ;
;                                             ;                                                                                                         ;
; Combinational ALUT usage for logic          ; 588                                                                                                     ;
;     -- 7 input functions                    ; 7                                                                                                       ;
;     -- 6 input functions                    ; 143                                                                                                     ;
;     -- 5 input functions                    ; 93                                                                                                      ;
;     -- 4 input functions                    ; 49                                                                                                      ;
;     -- <=3 input functions                  ; 296                                                                                                     ;
;                                             ;                                                                                                         ;
; Dedicated logic registers                   ; 382                                                                                                     ;
;                                             ;                                                                                                         ;
; I/O pins                                    ; 87                                                                                                      ;
; Total MLAB memory bits                      ; 0                                                                                                       ;
; Total block memory bits                     ; 1576960                                                                                                 ;
;                                             ;                                                                                                         ;
; Total DSP Blocks                            ; 0                                                                                                       ;
;                                             ;                                                                                                         ;
; Total PLLs                                  ; 4                                                                                                       ;
;     -- PLLs                                 ; 4                                                                                                       ;
;                                             ;                                                                                                         ;
; Maximum fan-out node                        ; my_altpll:Inst_vga_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|wire_generic_pll2_outclk ;
; Maximum fan-out                             ; 303                                                                                                     ;
; Total fan-out                               ; 9386                                                                                                    ;
; Average fan-out                             ; 6.91                                                                                                    ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                          ; Entity Name           ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |digital_cam_impl1                               ; 588 (0)             ; 382 (0)                   ; 1576960           ; 0          ; 87   ; 0            ; |digital_cam_impl1                                                                                                                                                           ; digital_cam_impl1     ; work         ;
;    |Address_Generator:Inst_Address_Generator|    ; 20 (20)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|Address_Generator:Inst_Address_Generator                                                                                                                  ; Address_Generator     ; work         ;
;    |FREQ_LOOKUP_TABLE:FLT1|                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|FREQ_LOOKUP_TABLE:FLT1                                                                                                                                    ; FREQ_LOOKUP_TABLE     ; work         ;
;    |I2C_AV_Config:CONF1|                         ; 98 (55)             ; 76 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|I2C_AV_Config:CONF1                                                                                                                                       ; I2C_AV_Config         ; work         ;
;       |I2C_Controller:u0|                        ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|I2C_AV_Config:CONF1|I2C_Controller:u0                                                                                                                     ; I2C_Controller        ; work         ;
;    |RGB:Inst_RGB|                                ; 185 (185)           ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|RGB:Inst_RGB                                                                                                                                              ; RGB                   ; work         ;
;    |VGA:Inst_VGA|                                ; 35 (35)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|VGA:Inst_VGA                                                                                                                                              ; VGA                   ; work         ;
;    |VGA_Audio_PLL:PLL1|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|VGA_Audio_PLL:PLL1                                                                                                                                        ; VGA_Audio_PLL         ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|VGA_Audio_PLL:PLL1|altpll:altpll_component                                                                                                                ; altpll                ; work         ;
;          |altpll_vml2:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|VGA_Audio_PLL:PLL1|altpll:altpll_component|altpll_vml2:auto_generated                                                                                     ; altpll_vml2           ; work         ;
;    |adio_codec:SY1|                              ; 66 (51)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|adio_codec:SY1                                                                                                                                            ; adio_codec            ; work         ;
;       |wave_gen_string:r1|                       ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|adio_codec:SY1|wave_gen_string:r1                                                                                                                         ; wave_gen_string       ; work         ;
;    |clockDivider:divid|                          ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|clockDivider:divid                                                                                                                                        ; clockDivider          ; work         ;
;    |frame_buffer:Inst_frame_buffer|              ; 16 (0)              ; 3 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |digital_cam_impl1|frame_buffer:Inst_frame_buffer                                                                                                                            ; frame_buffer          ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_bottom| ; 8 (0)               ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl1|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom                                                                                   ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|       ; 8 (0)               ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl1|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                   ; altsyncram            ; work         ;
;             |altsyncram_2pv3:auto_generated|     ; 8 (0)               ; 3 (3)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl1|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated                    ; altsyncram_2pv3       ; work         ;
;                |decode_dla:decode2|              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2 ; decode_dla            ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_top|    ; 8 (0)               ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl1|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top                                                                                      ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|       ; 8 (0)               ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl1|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                      ; altsyncram            ; work         ;
;             |altsyncram_2pv3:auto_generated|     ; 8 (0)               ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl1|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated                       ; altsyncram_2pv3       ; work         ;
;                |decode_dla:decode2|              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2    ; decode_dla            ; work         ;
;    |my_altpll:Inst_vga_pll|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|my_altpll:Inst_vga_pll                                                                                                                                    ; my_altpll             ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|my_altpll:Inst_vga_pll|altpll:altpll_component                                                                                                            ; altpll                ; work         ;
;          |my_altpll_altpll:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|my_altpll:Inst_vga_pll|altpll:altpll_component|my_altpll_altpll:auto_generated                                                                            ; my_altpll_altpll      ; work         ;
;    |ov7670_capture:Inst_ov7670_capture|          ; 23 (23)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|ov7670_capture:Inst_ov7670_capture                                                                                                                        ; ov7670_capture        ; work         ;
;    |ov7670_controller:Inst_ov7670_controller|    ; 104 (1)             ; 81 (1)                    ; 4096              ; 0          ; 0    ; 0            ; |digital_cam_impl1|ov7670_controller:Inst_ov7670_controller                                                                                                                  ; ov7670_controller     ; work         ;
;       |i2c_sender:Inst_i2c_sender|               ; 91 (91)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl1|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender                                                                                       ; i2c_sender            ; work         ;
;       |ov7670_registers:Inst_ov7670_registers|   ; 12 (12)             ; 8 (8)                     ; 4096              ; 0          ; 0    ; 0            ; |digital_cam_impl1|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers                                                                           ; ov7670_registers      ; work         ;
;          |altsyncram:Mux0_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |digital_cam_impl1|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                                     ; altsyncram            ; work         ;
;             |altsyncram_mn71:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |digital_cam_impl1|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_mn71:auto_generated                      ; altsyncram_mn71       ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_mn71:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; digital_cam_impl1.digital_cam_impl10.rtl.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                            ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+---------------------------+
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl1|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom ; my_frame_buffer_15to0.vhd ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl1|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top    ; my_frame_buffer_15to0.vhd ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl1|my_altpll:Inst_vga_pll                                                  ; my_altpll.vhd             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |digital_cam_impl1|I2C_AV_Config:CONF1|mSetup_ST  ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FREQ_LOOKUP_TABLE:FLT1|note[11..15]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; adio_codec:SY1|ramp2[0..15]                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                ;
; adio_codec:SY1|ramp3[0..15]                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                ;
; adio_codec:SY1|ramp4[0..15]                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                ;
; I2C_AV_Config:CONF1|mI2C_DATA[16,17,19,23]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[16,17,19,23]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; RGB:Inst_RGB|ledTemp[0..5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; FREQ_LOOKUP_TABLE:FLT1|note[0,1,5,10]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; adio_codec:SY1|ramp1[0]                                                                                                                              ; Merged with adio_codec:SY1|ramp1[1]                                                                                                                                 ;
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[2] ; Merged with frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[2] ;
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[1] ; Merged with frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[1] ;
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[0] ; Merged with frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[0] ;
; RGB:Inst_RGB|val[16]                                                                                                                                 ; Merged with Address_Generator:Inst_Address_Generator|val[16]                                                                                                        ;
; RGB:Inst_RGB|blueOut[1..7]                                                                                                                           ; Merged with RGB:Inst_RGB|blueOut[0]                                                                                                                                 ;
; RGB:Inst_RGB|greenOut[0..7]                                                                                                                          ; Merged with RGB:Inst_RGB|blueOut[0]                                                                                                                                 ;
; RGB:Inst_RGB|redOut[0..7]                                                                                                                            ; Merged with RGB:Inst_RGB|blueOut[0]                                                                                                                                 ;
; RGB:Inst_RGB|val[15]                                                                                                                                 ; Merged with Address_Generator:Inst_Address_Generator|val[15]                                                                                                        ;
; RGB:Inst_RGB|val[14]                                                                                                                                 ; Merged with Address_Generator:Inst_Address_Generator|val[14]                                                                                                        ;
; RGB:Inst_RGB|val[0]                                                                                                                                  ; Merged with Address_Generator:Inst_Address_Generator|val[0]                                                                                                         ;
; RGB:Inst_RGB|val[1]                                                                                                                                  ; Merged with Address_Generator:Inst_Address_Generator|val[1]                                                                                                         ;
; RGB:Inst_RGB|val[2]                                                                                                                                  ; Merged with Address_Generator:Inst_Address_Generator|val[2]                                                                                                         ;
; RGB:Inst_RGB|val[3]                                                                                                                                  ; Merged with Address_Generator:Inst_Address_Generator|val[3]                                                                                                         ;
; RGB:Inst_RGB|val[4]                                                                                                                                  ; Merged with Address_Generator:Inst_Address_Generator|val[4]                                                                                                         ;
; RGB:Inst_RGB|val[5]                                                                                                                                  ; Merged with Address_Generator:Inst_Address_Generator|val[5]                                                                                                         ;
; RGB:Inst_RGB|val[6]                                                                                                                                  ; Merged with Address_Generator:Inst_Address_Generator|val[6]                                                                                                         ;
; RGB:Inst_RGB|val[7]                                                                                                                                  ; Merged with Address_Generator:Inst_Address_Generator|val[7]                                                                                                         ;
; RGB:Inst_RGB|val[8]                                                                                                                                  ; Merged with Address_Generator:Inst_Address_Generator|val[8]                                                                                                         ;
; RGB:Inst_RGB|val[9]                                                                                                                                  ; Merged with Address_Generator:Inst_Address_Generator|val[9]                                                                                                         ;
; RGB:Inst_RGB|val[10]                                                                                                                                 ; Merged with Address_Generator:Inst_Address_Generator|val[10]                                                                                                        ;
; RGB:Inst_RGB|val[11]                                                                                                                                 ; Merged with Address_Generator:Inst_Address_Generator|val[11]                                                                                                        ;
; RGB:Inst_RGB|val[12]                                                                                                                                 ; Merged with Address_Generator:Inst_Address_Generator|val[12]                                                                                                        ;
; RGB:Inst_RGB|val[13]                                                                                                                                 ; Merged with Address_Generator:Inst_Address_Generator|val[13]                                                                                                        ;
; FREQ_LOOKUP_TABLE:FLT1|note[3,4,6..9]                                                                                                                ; Merged with FREQ_LOOKUP_TABLE:FLT1|note[2]                                                                                                                          ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[20,21]                                                                                                      ; Merged with I2C_AV_Config:CONF1|I2C_Controller:u0|SD[18]                                                                                                            ;
; I2C_AV_Config:CONF1|mI2C_DATA[20,21]                                                                                                                 ; Merged with I2C_AV_Config:CONF1|mI2C_DATA[18]                                                                                                                       ;
; adio_codec:SY1|ramp1[1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[0]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]                                                                       ; Merged with ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                          ;
; I2C_AV_Config:CONF1|mSetup_ST~9                                                                                                                      ; Lost fanout                                                                                                                                                         ;
; I2C_AV_Config:CONF1|mSetup_ST~10                                                                                                                     ; Lost fanout                                                                                                                                                         ;
; adio_codec:SY1|BCK_DIV[3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; Total Number of Removed Registers = 131                                                                                                              ;                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+-----------------------------------+---------------------------+-----------------------------------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register                          ;
+-----------------------------------+---------------------------+-----------------------------------------------------------------+
; RGB:Inst_RGB|ledTemp[0]           ; Stuck at GND              ; FREQ_LOOKUP_TABLE:FLT1|note[10], FREQ_LOOKUP_TABLE:FLT1|note[1] ;
;                                   ; due to stuck port data_in ;                                                                 ;
; I2C_AV_Config:CONF1|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[23]                    ;
;                                   ; due to stuck port data_in ;                                                                 ;
; I2C_AV_Config:CONF1|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[19]                    ;
;                                   ; due to stuck port data_in ;                                                                 ;
; I2C_AV_Config:CONF1|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[17]                    ;
;                                   ; due to stuck port data_in ;                                                                 ;
; I2C_AV_Config:CONF1|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[16]                    ;
;                                   ; due to stuck port data_in ;                                                                 ;
; RGB:Inst_RGB|ledTemp[1]           ; Stuck at GND              ; FREQ_LOOKUP_TABLE:FLT1|note[0]                                  ;
;                                   ; due to stuck port data_in ;                                                                 ;
; RGB:Inst_RGB|ledTemp[3]           ; Stuck at GND              ; FREQ_LOOKUP_TABLE:FLT1|note[5]                                  ;
;                                   ; due to stuck port data_in ;                                                                 ;
+-----------------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 382   ;
; Number of registers using Synchronous Clear  ; 166   ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 57    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 166   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                              ;
+---------------------------------------------------------------------------------+---------+
; Inverted Register                                                               ; Fan out ;
+---------------------------------------------------------------------------------+---------+
; VGA:Inst_VGA|Vcnt[9]                                                            ; 5       ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SCLK                                      ; 2       ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[5]                             ; 17      ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[4]                             ; 19      ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[3]                             ; 24      ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[2]                             ; 20      ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[1]                             ; 18      ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[0]                             ; 26      ;
; VGA:Inst_VGA|Vcnt[3]                                                            ; 4       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]  ; 4       ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|END                                       ; 5       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; 2       ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SDO                                       ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; 2       ;
; clockDivider:divid|counter[0]                                                   ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; 2       ;
; Total number of inverted registers = 43                                         ;         ;
+---------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; Register Name                                                                               ; Megafunction                                                                               ; Type ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg[0..15] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0 ; ROM  ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |digital_cam_impl1|Address_Generator:Inst_Address_Generator|val[0]                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |digital_cam_impl1|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |digital_cam_impl1|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |digital_cam_impl1|ov7670_capture:Inst_ov7670_capture|href_last[1]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |digital_cam_impl1|RGB:Inst_RGB|vCount[4]                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl1|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |digital_cam_impl1|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |digital_cam_impl1|I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[4]                             ;
; 17:1               ; 12 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |digital_cam_impl1|RGB:Inst_RGB|red[0]                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_mn71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_altpll:Inst_vga_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_altpll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; my_altpll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2pv3      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2pv3      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:CONF1 ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                       ;
; I2C_Freq       ; 20000    ; Signed Integer                       ;
; LUT_SIZE       ; 50       ; Signed Integer                       ;
; SET_LIN_L      ; 0        ; Signed Integer                       ;
; SET_LIN_R      ; 1        ; Signed Integer                       ;
; SET_HEAD_L     ; 2        ; Signed Integer                       ;
; SET_HEAD_R     ; 3        ; Signed Integer                       ;
; A_PATH_CTRL    ; 4        ; Signed Integer                       ;
; D_PATH_CTRL    ; 5        ; Signed Integer                       ;
; POWER_ON       ; 6        ; Signed Integer                       ;
; SET_FORMAT     ; 7        ; Signed Integer                       ;
; SAMPLE_CTRL    ; 8        ; Signed Integer                       ;
; SET_ACTIVE     ; 9        ; Signed Integer                       ;
; SET_VIDEO      ; 10       ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:PLL1|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------+
; Parameter Name                ; Value             ; Type                                ;
+-------------------------------+-------------------+-------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                             ;
; PLL_TYPE                      ; AUTO              ; Untyped                             ;
; LPM_HINT                      ; UNUSED            ; Untyped                             ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                             ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                             ;
; SCAN_CHAIN                    ; LONG              ; Untyped                             ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                             ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                             ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                             ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                             ;
; LOCK_HIGH                     ; 1                 ; Untyped                             ;
; LOCK_LOW                      ; 1                 ; Untyped                             ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                             ;
; SKIP_VCO                      ; OFF               ; Untyped                             ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                             ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                             ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                             ;
; BANDWIDTH                     ; 0                 ; Untyped                             ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                             ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                             ;
; DOWN_SPREAD                   ; 0                 ; Untyped                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                             ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                      ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                      ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                      ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                      ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                      ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                      ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                             ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                             ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                             ;
; DPA_DIVIDER                   ; 0                 ; Untyped                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                             ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; VCO_MIN                       ; 0                 ; Untyped                             ;
; VCO_MAX                       ; 0                 ; Untyped                             ;
; VCO_CENTER                    ; 0                 ; Untyped                             ;
; PFD_MIN                       ; 0                 ; Untyped                             ;
; PFD_MAX                       ; 0                 ; Untyped                             ;
; M_INITIAL                     ; 0                 ; Untyped                             ;
; M                             ; 0                 ; Untyped                             ;
; N                             ; 1                 ; Untyped                             ;
; M2                            ; 1                 ; Untyped                             ;
; N2                            ; 1                 ; Untyped                             ;
; SS                            ; 1                 ; Untyped                             ;
; C0_HIGH                       ; 0                 ; Untyped                             ;
; C1_HIGH                       ; 0                 ; Untyped                             ;
; C2_HIGH                       ; 0                 ; Untyped                             ;
; C3_HIGH                       ; 0                 ; Untyped                             ;
; C4_HIGH                       ; 0                 ; Untyped                             ;
; C5_HIGH                       ; 0                 ; Untyped                             ;
; C6_HIGH                       ; 0                 ; Untyped                             ;
; C7_HIGH                       ; 0                 ; Untyped                             ;
; C8_HIGH                       ; 0                 ; Untyped                             ;
; C9_HIGH                       ; 0                 ; Untyped                             ;
; C0_LOW                        ; 0                 ; Untyped                             ;
; C1_LOW                        ; 0                 ; Untyped                             ;
; C2_LOW                        ; 0                 ; Untyped                             ;
; C3_LOW                        ; 0                 ; Untyped                             ;
; C4_LOW                        ; 0                 ; Untyped                             ;
; C5_LOW                        ; 0                 ; Untyped                             ;
; C6_LOW                        ; 0                 ; Untyped                             ;
; C7_LOW                        ; 0                 ; Untyped                             ;
; C8_LOW                        ; 0                 ; Untyped                             ;
; C9_LOW                        ; 0                 ; Untyped                             ;
; C0_INITIAL                    ; 0                 ; Untyped                             ;
; C1_INITIAL                    ; 0                 ; Untyped                             ;
; C2_INITIAL                    ; 0                 ; Untyped                             ;
; C3_INITIAL                    ; 0                 ; Untyped                             ;
; C4_INITIAL                    ; 0                 ; Untyped                             ;
; C5_INITIAL                    ; 0                 ; Untyped                             ;
; C6_INITIAL                    ; 0                 ; Untyped                             ;
; C7_INITIAL                    ; 0                 ; Untyped                             ;
; C8_INITIAL                    ; 0                 ; Untyped                             ;
; C9_INITIAL                    ; 0                 ; Untyped                             ;
; C0_MODE                       ; BYPASS            ; Untyped                             ;
; C1_MODE                       ; BYPASS            ; Untyped                             ;
; C2_MODE                       ; BYPASS            ; Untyped                             ;
; C3_MODE                       ; BYPASS            ; Untyped                             ;
; C4_MODE                       ; BYPASS            ; Untyped                             ;
; C5_MODE                       ; BYPASS            ; Untyped                             ;
; C6_MODE                       ; BYPASS            ; Untyped                             ;
; C7_MODE                       ; BYPASS            ; Untyped                             ;
; C8_MODE                       ; BYPASS            ; Untyped                             ;
; C9_MODE                       ; BYPASS            ; Untyped                             ;
; C0_PH                         ; 0                 ; Untyped                             ;
; C1_PH                         ; 0                 ; Untyped                             ;
; C2_PH                         ; 0                 ; Untyped                             ;
; C3_PH                         ; 0                 ; Untyped                             ;
; C4_PH                         ; 0                 ; Untyped                             ;
; C5_PH                         ; 0                 ; Untyped                             ;
; C6_PH                         ; 0                 ; Untyped                             ;
; C7_PH                         ; 0                 ; Untyped                             ;
; C8_PH                         ; 0                 ; Untyped                             ;
; C9_PH                         ; 0                 ; Untyped                             ;
; L0_HIGH                       ; 1                 ; Untyped                             ;
; L1_HIGH                       ; 1                 ; Untyped                             ;
; G0_HIGH                       ; 1                 ; Untyped                             ;
; G1_HIGH                       ; 1                 ; Untyped                             ;
; G2_HIGH                       ; 1                 ; Untyped                             ;
; G3_HIGH                       ; 1                 ; Untyped                             ;
; E0_HIGH                       ; 1                 ; Untyped                             ;
; E1_HIGH                       ; 1                 ; Untyped                             ;
; E2_HIGH                       ; 1                 ; Untyped                             ;
; E3_HIGH                       ; 1                 ; Untyped                             ;
; L0_LOW                        ; 1                 ; Untyped                             ;
; L1_LOW                        ; 1                 ; Untyped                             ;
; G0_LOW                        ; 1                 ; Untyped                             ;
; G1_LOW                        ; 1                 ; Untyped                             ;
; G2_LOW                        ; 1                 ; Untyped                             ;
; G3_LOW                        ; 1                 ; Untyped                             ;
; E0_LOW                        ; 1                 ; Untyped                             ;
; E1_LOW                        ; 1                 ; Untyped                             ;
; E2_LOW                        ; 1                 ; Untyped                             ;
; E3_LOW                        ; 1                 ; Untyped                             ;
; L0_INITIAL                    ; 1                 ; Untyped                             ;
; L1_INITIAL                    ; 1                 ; Untyped                             ;
; G0_INITIAL                    ; 1                 ; Untyped                             ;
; G1_INITIAL                    ; 1                 ; Untyped                             ;
; G2_INITIAL                    ; 1                 ; Untyped                             ;
; G3_INITIAL                    ; 1                 ; Untyped                             ;
; E0_INITIAL                    ; 1                 ; Untyped                             ;
; E1_INITIAL                    ; 1                 ; Untyped                             ;
; E2_INITIAL                    ; 1                 ; Untyped                             ;
; E3_INITIAL                    ; 1                 ; Untyped                             ;
; L0_MODE                       ; BYPASS            ; Untyped                             ;
; L1_MODE                       ; BYPASS            ; Untyped                             ;
; G0_MODE                       ; BYPASS            ; Untyped                             ;
; G1_MODE                       ; BYPASS            ; Untyped                             ;
; G2_MODE                       ; BYPASS            ; Untyped                             ;
; G3_MODE                       ; BYPASS            ; Untyped                             ;
; E0_MODE                       ; BYPASS            ; Untyped                             ;
; E1_MODE                       ; BYPASS            ; Untyped                             ;
; E2_MODE                       ; BYPASS            ; Untyped                             ;
; E3_MODE                       ; BYPASS            ; Untyped                             ;
; L0_PH                         ; 0                 ; Untyped                             ;
; L1_PH                         ; 0                 ; Untyped                             ;
; G0_PH                         ; 0                 ; Untyped                             ;
; G1_PH                         ; 0                 ; Untyped                             ;
; G2_PH                         ; 0                 ; Untyped                             ;
; G3_PH                         ; 0                 ; Untyped                             ;
; E0_PH                         ; 0                 ; Untyped                             ;
; E1_PH                         ; 0                 ; Untyped                             ;
; E2_PH                         ; 0                 ; Untyped                             ;
; E3_PH                         ; 0                 ; Untyped                             ;
; M_PH                          ; 0                 ; Untyped                             ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                             ;
; CLK0_COUNTER                  ; G0                ; Untyped                             ;
; CLK1_COUNTER                  ; G0                ; Untyped                             ;
; CLK2_COUNTER                  ; G0                ; Untyped                             ;
; CLK3_COUNTER                  ; G0                ; Untyped                             ;
; CLK4_COUNTER                  ; G0                ; Untyped                             ;
; CLK5_COUNTER                  ; G0                ; Untyped                             ;
; CLK6_COUNTER                  ; E0                ; Untyped                             ;
; CLK7_COUNTER                  ; E1                ; Untyped                             ;
; CLK8_COUNTER                  ; E2                ; Untyped                             ;
; CLK9_COUNTER                  ; E3                ; Untyped                             ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; M_TIME_DELAY                  ; 0                 ; Untyped                             ;
; N_TIME_DELAY                  ; 0                 ; Untyped                             ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                             ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                             ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                             ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                             ;
; ENABLE0_COUNTER               ; L0                ; Untyped                             ;
; ENABLE1_COUNTER               ; L0                ; Untyped                             ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                             ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                             ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                             ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                             ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                             ;
; VCO_POST_SCALE                ; 0                 ; Untyped                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                             ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                             ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                             ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                             ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                             ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                             ;
; CBXI_PARAMETER                ; altpll_vml2       ; Untyped                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                             ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                             ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                             ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                      ;
+-------------------------------+-------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adio_codec:SY1 ;
+-----------------+----------+--------------------------------+
; Parameter Name  ; Value    ; Type                           ;
+-----------------+----------+--------------------------------+
; REF_CLK         ; 18432000 ; Signed Integer                 ;
; SAMPLE_RATE     ; 48000    ; Signed Integer                 ;
; DATA_WIDTH      ; 16       ; Signed Integer                 ;
; CHANNEL_NUM     ; 2        ; Signed Integer                 ;
; SIN_SAMPLE_DATA ; 48       ; Signed Integer                 ;
; SIN_SANPLE      ; 0        ; Signed Integer                 ;
+-----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                               ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                                            ;
; WIDTH_A                            ; 16                                           ; Untyped                                                            ;
; WIDTHAD_A                          ; 8                                            ; Untyped                                                            ;
; NUMWORDS_A                         ; 256                                          ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                            ;
; INIT_FILE                          ; digital_cam_impl1.digital_cam_impl10.rtl.mif ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_mn71                              ; Untyped                                                            ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; my_altpll:Inst_vga_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; VGA_Audio_PLL:PLL1|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                       ;
; Entity Instance                           ; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 12                                                                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 12                                                                                                      ;
;     -- NUMWORDS_B                         ; 65536                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 12                                                                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 12                                                                                                      ;
;     -- NUMWORDS_B                         ; 65536                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "adio_codec:SY1"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; key1_on     ; Input ; Info     ; Stuck at VCC ;
; key2_on     ; Input ; Info     ; Stuck at GND ;
; key3_on     ; Input ; Info     ; Stuck at GND ;
; key4_on     ; Input ; Info     ; Stuck at GND ;
; iSrc_Select ; Input ; Info     ; Stuck at GND ;
; sound2      ; Input ; Info     ; Stuck at GND ;
; sound3      ; Input ; Info     ; Stuck at GND ;
; sound4      ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:PLL1"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:CONF1|I2C_Controller:u0"                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGB:Inst_RGB"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                                      ;
; id[7]    ; Input ; Info     ; Stuck at GND                                                      ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[0]    ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 382                         ;
;     CLR               ; 28                          ;
;     CLR SCLR          ; 25                          ;
;     ENA               ; 105                         ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 57                          ;
;     SCLR              ; 84                          ;
;     SLD               ; 1                           ;
;     plain             ; 78                          ;
; arriav_io_obuf        ; 3                           ;
; arriav_lcell_comb     ; 590                         ;
;     arith             ; 205                         ;
;         1 data inputs ; 196                         ;
;         2 data inputs ; 9                           ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 378                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 49                          ;
;         5 data inputs ; 93                          ;
;         6 data inputs ; 143                         ;
; boundary_port         ; 87                          ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 208                         ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 2.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue May 30 23:08:04 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl1 -c digital_cam_impl1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file digital_cam_impl1.vhd
    Info (12022): Found design unit 1: digital_cam_impl1-my_structural File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 61
    Info (12023): Found entity 1: digital_cam_impl1 File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_registers.vhd
    Info (12022): Found design unit 1: ov7670_registers-Behavioral File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/ov7670_registers.vhd Line: 13
    Info (12023): Found entity 1: ov7670_registers File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/ov7670_registers.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file i2c_sender.vhd
    Info (12022): Found design unit 1: i2c_sender-Behavioral File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_sender.vhd Line: 21
    Info (12023): Found entity 1: i2c_sender File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_sender.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-Behavioral File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/vga.vhd Line: 21
    Info (12023): Found entity 1: VGA File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/vga.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file rgb.vhd
    Info (12022): Found design unit 1: RGB-Behavioral File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/RGB.vhd Line: 20
    Info (12023): Found entity 1: RGB File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/RGB.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_controller.vhd
    Info (12022): Found design unit 1: ov7670_controller-Behavioral File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/ov7670_controller.vhd Line: 22
    Info (12023): Found entity 1: ov7670_controller File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/ov7670_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_capture.vhd
    Info (12022): Found design unit 1: ov7670_capture-Behavioral File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/ov7670_capture.vhd Line: 23
    Info (12023): Found entity 1: ov7670_capture File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/ov7670_capture.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file frame_buffer.vhd
    Info (12022): Found design unit 1: frame_buffer-SYN File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/frame_buffer.vhd Line: 29
    Info (12023): Found entity 1: frame_buffer File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/frame_buffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file address_generator.vhd
    Info (12022): Found design unit 1: Address_Generator-Behavioral File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/address_Generator.vhd Line: 14
    Info (12023): Found entity 1: Address_Generator File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/address_Generator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file my_altpll.vhd
    Info (12022): Found design unit 1: my_altpll-SYN File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_altpll.vhd Line: 52
    Info (12023): Found entity 1: my_altpll File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_altpll.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd
    Info (12022): Found design unit 1: my_frame_buffer_15to0-SYN File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_frame_buffer_15to0.vhd Line: 56
    Info (12023): Found entity 1: my_frame_buffer_15to0 File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_frame_buffer_15to0.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file clockdivider.vhd
    Info (12022): Found design unit 1: clockDivider-behaviour File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/clockDivider.vhd Line: 17
    Info (12023): Found entity 1: clockDivider File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/clockDivider.vhd Line: 6
Info (12127): Elaborating entity "digital_cam_impl1" for the top level hierarchy
Info (12128): Elaborating entity "my_altpll" for hierarchy "my_altpll:Inst_vga_pll" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 218
Info (12128): Elaborating entity "altpll" for hierarchy "my_altpll:Inst_vga_pll|altpll:altpll_component" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_altpll.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "my_altpll:Inst_vga_pll|altpll:altpll_component" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_altpll.vhd Line: 141
Info (12133): Instantiated megafunction "my_altpll:Inst_vga_pll|altpll:altpll_component" with the following parameter: File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_altpll.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_altpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v
    Info (12023): Found entity 1: my_altpll_altpll File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/my_altpll_altpll.v Line: 30
Info (12128): Elaborating entity "my_altpll_altpll" for hierarchy "my_altpll:Inst_vga_pll|altpll:altpll_component|my_altpll_altpll:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:Inst_VGA" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 231
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:Inst_ov7670_controller" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 241
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/ov7670_controller.vhd Line: 62
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/ov7670_controller.vhd Line: 77
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:Inst_ov7670_capture" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 252
Info (12128): Elaborating entity "frame_buffer" for hierarchy "frame_buffer:Inst_frame_buffer" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 262
Info (12128): Elaborating entity "my_frame_buffer_15to0" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/frame_buffer.vhd Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_frame_buffer_15to0.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_frame_buffer_15to0.vhd Line: 63
Info (12133): Instantiated megafunction "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/my_frame_buffer_15to0.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2pv3.tdf
    Info (12023): Found entity 1: altsyncram_2pv3 File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/altsyncram_2pv3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_2pv3" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/altsyncram_2pv3.tdf Line: 46
Warning (287013): Variable or input pin "w_anode1010w2" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 32
Warning (287013): Variable or input pin "w_anode1010w1" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 32
Warning (287013): Variable or input pin "w_anode1010w0" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 32
Warning (287013): Variable or input pin "w_anode926w2" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 33
Warning (287013): Variable or input pin "w_anode926w1" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 33
Warning (287013): Variable or input pin "w_anode926w0" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 33
Warning (287013): Variable or input pin "w_anode944w2" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 34
Warning (287013): Variable or input pin "w_anode944w1" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 34
Warning (287013): Variable or input pin "w_anode944w0" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 34
Warning (287013): Variable or input pin "w_anode955w2" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 35
Warning (287013): Variable or input pin "w_anode955w1" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 35
Warning (287013): Variable or input pin "w_anode955w0" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 35
Warning (287013): Variable or input pin "w_anode966w2" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 36
Warning (287013): Variable or input pin "w_anode966w1" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 36
Warning (287013): Variable or input pin "w_anode966w0" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 36
Warning (287013): Variable or input pin "w_anode977w2" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 37
Warning (287013): Variable or input pin "w_anode977w1" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 37
Warning (287013): Variable or input pin "w_anode977w0" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 37
Warning (287013): Variable or input pin "w_anode988w2" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 38
Warning (287013): Variable or input pin "w_anode988w1" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 38
Warning (287013): Variable or input pin "w_anode988w0" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 38
Warning (287013): Variable or input pin "w_anode999w2" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 39
Warning (287013): Variable or input pin "w_anode999w1" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 39
Warning (287013): Variable or input pin "w_anode999w0" is defined but never used. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_61a:rden_decode_b" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/altsyncram_2pv3.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/mux_8hb.tdf Line: 23
Info (12128): Elaborating entity "mux_8hb" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|mux_8hb:mux3" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/altsyncram_2pv3.tdf Line: 49
Info (12128): Elaborating entity "RGB" for hierarchy "RGB:Inst_RGB" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 272
Warning (10492): VHDL Process Statement warning at RGB.vhd(108): signal "green" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/RGB.vhd Line: 108
Warning (10492): VHDL Process Statement warning at RGB.vhd(108): signal "blue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/RGB.vhd Line: 108
Warning (10492): VHDL Process Statement warning at RGB.vhd(119): signal "filterIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/RGB.vhd Line: 119
Warning (10492): VHDL Process Statement warning at RGB.vhd(120): signal "redOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/RGB.vhd Line: 120
Warning (10492): VHDL Process Statement warning at RGB.vhd(121): signal "greenOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/RGB.vhd Line: 121
Warning (10492): VHDL Process Statement warning at RGB.vhd(122): signal "blueOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/RGB.vhd Line: 122
Warning (10492): VHDL Process Statement warning at RGB.vhd(125): signal "green" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/RGB.vhd Line: 125
Warning (10492): VHDL Process Statement warning at RGB.vhd(126): signal "blue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/RGB.vhd Line: 126
Info (12128): Elaborating entity "Address_Generator" for hierarchy "Address_Generator:Inst_Address_Generator" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 284
Warning (12125): Using design file i2c_av_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_av_config.v Line: 1
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:CONF1" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 293
Warning (10230): Verilog HDL assignment warning at i2c_av_config.v(58): truncated value with size 32 to match size of target (16) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_av_config.v Line: 58
Warning (10230): Verilog HDL assignment warning at i2c_av_config.v(111): truncated value with size 32 to match size of target (6) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_av_config.v Line: 111
Warning (12125): Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_controller.v Line: 42
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:CONF1|I2C_Controller:u0" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_av_config.v Line: 74
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_controller.v Line: 90
Warning (12125): Using design file vga_audio_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/vga_audio_pll.v Line: 39
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:PLL1" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 306
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:PLL1|altpll:altpll_component" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/vga_audio_pll.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:PLL1|altpll:altpll_component" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/vga_audio_pll.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:PLL1|altpll:altpll_component" with the following parameter: File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/vga_audio_pll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_vml2.tdf
    Info (12023): Found entity 1: altpll_vml2 File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/altpll_vml2.tdf Line: 26
Info (12128): Elaborating entity "altpll_vml2" for hierarchy "VGA_Audio_PLL:PLL1|altpll:altpll_component|altpll_vml2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file adio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adio_codec File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 1
Info (12128): Elaborating entity "adio_codec" for hierarchy "adio_codec:SY1" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 312
Warning (10858): Verilog HDL warning at adio_codec.v(128): object music1_sin used but never assigned File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 128
Warning (10858): Verilog HDL warning at adio_codec.v(129): object music2_sin used but never assigned File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 129
Warning (10858): Verilog HDL warning at adio_codec.v(132): object music3_sin used but never assigned File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 132
Warning (10858): Verilog HDL warning at adio_codec.v(133): object music4_sin used but never assigned File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 133
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(193): object "ramp1_sin" assigned a value but never read File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 193
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(194): object "ramp2_sin" assigned a value but never read File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 194
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(195): object "ramp3_sin" assigned a value but never read File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 195
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(196): object "ramp4_sin" assigned a value but never read File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 196
Warning (10230): Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 63
Warning (10230): Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 88
Warning (10230): Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 96
Warning (10230): Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 104
Warning (10230): Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 117
Warning (10230): Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (4) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 146
Warning (10230): Verilog HDL assignment warning at adio_codec.v(148): truncated value with size 32 to match size of target (1) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 148
Warning (10230): Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 189
Warning (10230): Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 190
Warning (10230): Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 191
Warning (10230): Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 192
Warning (10230): Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 193
Warning (10230): Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 194
Warning (10230): Verilog HDL assignment warning at adio_codec.v(195): truncated value with size 32 to match size of target (6) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 195
Warning (10230): Verilog HDL assignment warning at adio_codec.v(196): truncated value with size 32 to match size of target (6) File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 196
Warning (10030): Net "music1_sin" at adio_codec.v(128) has no driver or initial value, using a default initial value '0' File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 128
Warning (10030): Net "music2_sin" at adio_codec.v(129) has no driver or initial value, using a default initial value '0' File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 129
Warning (10030): Net "music3_sin" at adio_codec.v(132) has no driver or initial value, using a default initial value '0' File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 132
Warning (10030): Net "music4_sin" at adio_codec.v(133) has no driver or initial value, using a default initial value '0' File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 133
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 53
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 54
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 55
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 56
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 57
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 58
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 59
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 60
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 61
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 62
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 63
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 64
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 65
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 66
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 67
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 68
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 69
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 70
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 71
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 72
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 73
Warning (12125): Using design file wave_gen_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wave_gen_string File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 1
Info (12128): Elaborating entity "wave_gen_string" for hierarchy "adio_codec:SY1|wave_gen_string:r1" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/adio_codec.v Line: 202
Info (12128): Elaborating entity "clockDivider" for hierarchy "clockDivider:divid" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 332
Warning (10492): VHDL Process Statement warning at clockDivider.vhd(38): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/clockDivider.vhd Line: 38
Warning (12125): Using design file freq_lookup_table.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: FREQ_LOOKUP_TABLE-Structure File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/freq_lookup_table.vhd Line: 12
    Info (12023): Found entity 1: FREQ_LOOKUP_TABLE File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/freq_lookup_table.vhd Line: 6
Info (12128): Elaborating entity "FREQ_LOOKUP_TABLE" for hierarchy "FREQ_LOOKUP_TABLE:FLT1" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 335
Warning (10492): VHDL Process Statement warning at freq_lookup_table.vhd(40): signal "note" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/freq_lookup_table.vhd Line: 40
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "VGA_Audio_PLL:PLL1|altpll:altpll_component|altpll_vml2:auto_generated|clk[2]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/altpll_vml2.tdf Line: 49
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276004): RAM logic "adio_codec:SY1|wave_gen_string:r4|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 9
    Info (276004): RAM logic "adio_codec:SY1|wave_gen_string:r3|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 9
    Info (276004): RAM logic "adio_codec:SY1|wave_gen_string:r2|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 9
    Info (276004): RAM logic "adio_codec:SY1|wave_gen_string:r1|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/wave_gen_string.v Line: 9
    Info (276004): RAM logic "I2C_AV_Config:CONF1|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/i2c_av_config.v Line: 124
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/digital_cam_impl1.rom0_I2C_AV_Config_fe53227f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to digital_cam_impl1.digital_cam_impl10.rtl.mif
Info (12130): Elaborated megafunction instantiation "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "digital_cam_impl1.digital_cam_impl10.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mn71.tdf
    Info (12023): Found entity 1: altsyncram_mn71 File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/altsyncram_mn71.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 48
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 48
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 48
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_sync_N" is stuck at VCC File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 31
    Warning (13410): Pin "ov7670_pwdn" is stuck at GND File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 41
    Warning (13410): Pin "ov7670_reset" is stuck at VCC File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 42
    Warning (13410): Pin "ledOut[0]" is stuck at GND File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 55
    Warning (13410): Pin "ledOut[1]" is stuck at GND File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 55
    Warning (13410): Pin "ledOut[2]" is stuck at GND File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 55
    Warning (13410): Pin "ledOut[3]" is stuck at GND File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 55
    Warning (13410): Pin "ledOut[4]" is stuck at GND File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 55
    Warning (13410): Pin "ledOut[5]" is stuck at GND File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 55
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance my_altpll:Inst_vga_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/my_altpll_altpll.v Line: 76
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance my_altpll:Inst_vga_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/my_altpll_altpll.v Line: 62
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance VGA_Audio_PLL:PLL1|altpll:altpll_component|altpll_vml2:auto_generated|generic_pll1. The output clock port on the PLL must be connected. File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/db/altpll_vml2.tdf Line: 35
    Info: Must be connected
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 46
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 50
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 51
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 51
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/hasan/Desktop/proje/beylerSon/digital_cam_impl1/digital_cam_impl1.vhd Line: 51
Info (21057): Implemented 937 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 638 logic cells
    Info (21064): Implemented 208 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Tue May 30 23:08:17 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:28


