# Reading D:/Programs/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do ASIP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IFID_Pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:27 on Jun 21,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IFID_Pipe.sv 
# -- Compiling module IFID_Pipe
# 
# Top level modules:
# 	IFID_Pipe
# End time: 15:34:27 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/plus_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:27 on Jun 21,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/plus_1.sv 
# -- Compiling module plus_1
# 
# Top level modules:
# 	plus_1
# End time: 15:34:27 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:27 on Jun 21,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 15:34:27 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Mux2_PC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:28 on Jun 21,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Mux2_PC.sv 
# -- Compiling module Mux2_PC
# 
# Top level modules:
# 	Mux2_PC
# End time: 15:34:28 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:28 on Jun 21,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 15:34:28 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:28 on Jun 21,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP.sv 
# -- Compiling module TOP
# 
# Top level modules:
# 	TOP
# End time: 15:34:28 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP_tb {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP_tb/Top_Fetch_TB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:28 on Jun 21,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP_tb" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/TOP_tb/Top_Fetch_TB.sv 
# -- Compiling module Top_Fetch_TB
# 
# Top level modules:
# 	Top_Fetch_TB
# End time: 15:34:28 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF {C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:28 on Jun 21,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF" C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# 
# Top level modules:
# 	Instruction_Mem
# End time: 15:34:28 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Top_Fetch_TB
# vsim work.Top_Fetch_TB 
# Start time: 15:34:36 on Jun 21,2020
# Loading sv_std.std
# Loading work.Top_Fetch_TB
# Loading work.TOP
# Loading work.IF
# Loading work.Mux2_PC
# Loading work.pc_register
# Loading work.Instruction_Mem
# Loading work.plus_1
# Loading work.IFID_Pipe
# ** Warning: (vsim-3839) C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv(9): Variable '/Top_Fetch_TB/uut/fetch/addr_in', driven via a port connection, is multiply driven. See C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /Top_Fetch_TB/uut/fetch File: C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv
add wave -position end  sim:/Top_Fetch_TB/branch_taken
add wave -position end  sim:/Top_Fetch_TB/clk
add wave -position end  sim:/Top_Fetch_TB/instr
add wave -position end  sim:/Top_Fetch_TB/jaddr
add wave -position end  sim:/Top_Fetch_TB/pc_en
add wave -position end  sim:/Top_Fetch_TB/rst
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DELL  Hostname: DESKTOP-VM7QFMR  ProcessID: 11200
#           Attempting to use alternate WLF file "./wlft7jie9r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7jie9r
run -all
# End time: 15:35:07 on Jun 21,2020, Elapsed time: 0:00:31
# Errors: 0, Warnings: 3
