# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do r
# Cannot open macro file: r
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:03 on Apr 11,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:53:03 on Apr 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_testbench 
# Start time: 10:53:03 on Apr 11,2022
# Loading sv_std.std
# Loading work.mux4_1_testbench
# Loading work.mux4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./mux4_1.sv(23)
#    Time: 640 ps  Iteration: 0  Instance: /mux4_1_testbench
# Break in Module mux4_1_testbench at ./mux4_1.sv line 23
# End time: 10:58:29 on Apr 11,2022, Elapsed time: 0:05:26
# Errors: 0, Warnings: 0
