

================================================================
== Vitis HLS Report for 'mmult_hw'
================================================================
* Date:           Sun Mar  6 10:10:53 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        accel
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     1.25 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    85160|    85160|  1.236 ms|  1.236 ms|  85161|  85161|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_OFF_1           |        5|        5|         1|          1|          1|     5|       yes|
        |- LOAD_W_1_LOAD_W_2    |     1280|     1280|         1|          1|          1|  1280|       yes|
        |- LOAD_I_1_LOAD_I_2    |     1024|     1024|         1|          1|          1|  1024|       yes|
        |- L1_L2                |    82800|    82800|      1035|          -|          -|    80|        no|
        | + L3                  |     1031|     1031|        12|          4|          1|   256|       yes|
        |- STORE_O_1_STORE_O_2  |       42|       42|         4|          1|          1|    40|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    700|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|     384|    751|    -|
|Memory           |       13|    -|      64|      5|    -|
|Multiplexer      |        -|    -|       -|    448|    -|
|Register         |        -|    -|     602|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       13|    5|    1050|   2000|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    2|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |CONTROL_BUS_s_axi_U                |CONTROL_BUS_s_axi               |        0|   0|   36|   40|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  384|  751|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |in_buf_U      |in_buf      |        4|   0|   0|    0|  2048|   32|     1|        65536|
    |offset_buf_U  |offset_buf  |        0|  64|   5|    0|    10|   32|     1|          320|
    |out_buf_U     |out_buf     |        1|   0|   0|    0|    80|   32|     1|         2560|
    |weight_buf_U  |weight_buf  |        8|   0|   0|    0|  2560|   32|     1|        81920|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |            |       13|  64|   5|    0|  4698|  128|     4|       150336|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_612_p2         |         +|   0|  0|  13|           4|           2|
    |add_ln42_fu_606_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln49_1_fu_666_p2       |         +|   0|  0|  12|          11|           8|
    |add_ln49_2_fu_672_p2       |         +|   0|  0|  12|          11|           8|
    |add_ln49_3_fu_648_p2       |         +|   0|  0|  12|          11|           1|
    |add_ln49_fu_660_p2         |         +|   0|  0|  13|           4|           1|
    |add_ln51_fu_790_p2         |         +|   0|  0|  14|           9|           2|
    |add_ln53_fu_751_p2         |         +|   0|  0|  12|          11|           1|
    |add_ln54_fu_736_p2         |         +|   0|  0|  12|          12|          12|
    |add_ln61_1_fu_814_p2       |         +|   0|  0|  12|          12|           8|
    |add_ln61_2_fu_820_p2       |         +|   0|  0|  12|          12|           8|
    |add_ln61_3_fu_796_p2       |         +|   0|  0|  12|          11|           1|
    |add_ln61_fu_808_p2         |         +|   0|  0|  13|           4|           1|
    |add_ln63_fu_942_p2         |         +|   0|  0|  14|           9|           2|
    |add_ln65_fu_903_p2         |         +|   0|  0|  12|          12|           1|
    |add_ln66_fu_888_p2         |         +|   0|  0|  12|          11|          11|
    |add_ln73_1_fu_948_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln73_fu_979_p2         |         +|   0|  0|  13|           4|           1|
    |add_ln76_fu_1097_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln80_fu_1051_p2        |         +|   0|  0|  14|           9|           1|
    |add_ln81_1_fu_1081_p2      |         +|   0|  0|  12|          11|          11|
    |add_ln81_fu_1071_p2        |         +|   0|  0|  12|          12|          12|
    |add_ln83_1_fu_1040_p2      |         +|   0|  0|   7|           7|           7|
    |add_ln83_fu_1024_p2        |         +|   0|  0|   7|           7|           7|
    |add_ln89_1_fu_1120_p2      |         +|   0|  0|  14|           6|           3|
    |add_ln89_2_fu_1126_p2      |         +|   0|  0|  14|           6|           3|
    |add_ln89_3_fu_1102_p2      |         +|   0|  0|  14|           6|           1|
    |add_ln89_fu_1114_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln91_fu_1243_p2        |         +|   0|  0|  13|           4|           2|
    |add_ln93_1_fu_1211_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln93_fu_1201_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln94_fu_1232_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln95_fu_1170_p2        |         +|   0|  0|  14|           6|           1|
    |ap_block_state2            |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state4            |       and|   0|  0|   2|           1|           1|
    |ap_block_state6            |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_600_p2        |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln49_fu_654_p2        |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln51_fu_678_p2        |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln61_fu_802_p2        |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln63_fu_826_p2        |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln73_fu_954_p2        |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln76_fu_960_p2        |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln80_fu_1057_p2       |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln89_fu_1108_p2       |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln91_fu_1132_p2       |      icmp|   0|  0|  10|           6|           6|
    |ifzero_fu_1091_p2          |      icmp|   0|  0|  11|           9|          10|
    |ap_block_pp4_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_637_p2          |        or|   0|  0|   4|           4|           1|
    |or_ln55_fu_771_p2          |        or|   0|  0|   8|           8|           1|
    |or_ln67_fu_923_p2          |        or|   0|  0|   8|           8|           1|
    |or_ln94_fu_1222_p2         |        or|   0|  0|   4|           4|           1|
    |select_ln49_1_fu_692_p3    |    select|   0|  0|  11|           1|          11|
    |select_ln49_2_fu_700_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln49_3_fu_716_p3    |    select|   0|  0|  11|           1|          11|
    |select_ln49_4_fu_724_p3    |    select|   0|  0|  11|           1|          11|
    |select_ln49_fu_684_p3      |    select|   0|  0|   9|           1|           1|
    |select_ln61_1_fu_840_p3    |    select|   0|  0|  12|           1|          12|
    |select_ln61_2_fu_848_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln61_3_fu_868_p3    |    select|   0|  0|  12|           1|          12|
    |select_ln61_4_fu_876_p3    |    select|   0|  0|  12|           1|          12|
    |select_ln61_fu_832_p3      |    select|   0|  0|   9|           1|           1|
    |select_ln73_1_fu_985_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln73_fu_966_p3      |    select|   0|  0|   4|           1|           1|
    |select_ln89_1_fu_1176_p3   |    select|   0|  0|   4|           1|           1|
    |select_ln89_2_fu_1146_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln89_3_fu_1154_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln89_4_fu_1162_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln89_fu_1138_p3     |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp3              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 700|         400|         355|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  81|         17|    1|         17|
    |ap_enable_reg_pp3_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2         |  14|          3|    1|          3|
    |ap_enable_reg_pp4_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_i_4_phi_fu_541_p4    |   9|          2|    4|          8|
    |ap_phi_mux_k_phi_fu_498_p4      |   9|          2|    9|         18|
    |ap_phi_mux_tmp_1_phi_fu_508_p4  |   9|          2|   32|         64|
    |i_1_reg_361                     |   9|          2|    4|          8|
    |i_2_reg_427                     |   9|          2|    4|          8|
    |i_3_reg_471                     |   9|          2|    4|          8|
    |i_4_reg_537                     |   9|          2|    4|          8|
    |i_reg_306                       |   9|          2|    4|          8|
    |in_buf_address0                 |  14|          3|   11|         33|
    |in_stream_TDATA_blk_n           |   9|          2|    1|          2|
    |indvar_flatten15_reg_460        |   9|          2|    7|         14|
    |indvar_flatten23_reg_515        |   9|          2|    6|         12|
    |indvar_flatten7_reg_394         |   9|          2|   11|         22|
    |indvar_flatten_reg_328          |   9|          2|   11|         22|
    |indvars_iv153_reg_548           |   9|          2|    6|         12|
    |indvars_iv197_reg_416           |   9|          2|   12|         24|
    |indvars_iv203_reg_350           |   9|          2|   11|         22|
    |is_idx_1_reg_339                |   9|          2|   11|         22|
    |is_idx_2_reg_405                |   9|          2|   12|         24|
    |is_idx_3_reg_383                |   9|          2|   11|         22|
    |is_idx_4_reg_449                |   9|          2|   12|         24|
    |is_idx_reg_317                  |   9|          2|    3|          6|
    |j_1_reg_438                     |   9|          2|    9|         18|
    |j_2_reg_483                     |   9|          2|    4|          8|
    |j_3_reg_570                     |   9|          2|    4|          8|
    |j_reg_372                       |   9|          2|    9|         18|
    |k_reg_494                       |   9|          2|    9|         18|
    |offset_buf_address0             |  14|          3|    4|         12|
    |os_idx_1_reg_559                |   9|          2|    6|         12|
    |os_idx_reg_526                  |   9|          2|    6|         12|
    |out_buf_address0                |  14|          3|    7|         21|
    |out_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |tmp_1_reg_505                   |   9|          2|   32|         64|
    |weight_buf_address0             |  14|          3|   12|         36|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 448|         98|  298|        646|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln73_1_reg_1355       |   7|   0|    7|          0|
    |add_ln80_reg_1406         |   9|   0|    9|          0|
    |ap_CS_fsm                 |  16|   0|   16|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3   |   1|   0|    1|          0|
    |i_1_reg_361               |   4|   0|    4|          0|
    |i_2_reg_427               |   4|   0|    4|          0|
    |i_3_reg_471               |   4|   0|    4|          0|
    |i_4_reg_537               |   4|   0|    4|          0|
    |i_reg_306                 |   4|   0|    4|          0|
    |icmp_ln76_reg_1364        |   1|   0|    1|          0|
    |icmp_ln80_reg_1411        |   1|   0|    1|          0|
    |icmp_ln89_reg_1460        |   1|   0|    1|          0|
    |icmp_ln91_reg_1464        |   1|   0|    1|          0|
    |ifzero_reg_1425           |   1|   0|    1|          0|
    |in_buf_load_reg_1429      |  32|   0|   32|          0|
    |indvar_flatten15_reg_460  |   7|   0|    7|          0|
    |indvar_flatten23_reg_515  |   6|   0|    6|          0|
    |indvar_flatten7_reg_394   |  11|   0|   11|          0|
    |indvar_flatten_reg_328    |  11|   0|   11|          0|
    |indvars_iv153_reg_548     |   6|   0|    6|          0|
    |indvars_iv197_reg_416     |  12|   0|   12|          0|
    |indvars_iv203_reg_350     |  11|   0|   11|          0|
    |is_idx_1_reg_339          |  11|   0|   11|          0|
    |is_idx_2_reg_405          |  12|   0|   12|          0|
    |is_idx_3_reg_383          |  11|   0|   11|          0|
    |is_idx_4_reg_449          |  12|   0|   12|          0|
    |is_idx_reg_317            |   3|   0|    3|          0|
    |j_1_reg_438               |   9|   0|    9|          0|
    |j_2_reg_483               |   4|   0|    4|          0|
    |j_3_reg_570               |   4|   0|    4|          0|
    |j_reg_372                 |   9|   0|    9|          0|
    |k_reg_494                 |   9|   0|    9|          0|
    |mul_reg_1439              |  32|   0|   32|          0|
    |os_idx_1_reg_559          |   6|   0|    6|          0|
    |os_idx_reg_526            |   6|   0|    6|          0|
    |out_buf_addr_2_reg_1396   |   7|   0|    7|          0|
    |select_ln73_1_reg_1381    |   4|   0|    4|          0|
    |select_ln73_reg_1369      |   4|   0|    4|          0|
    |select_ln89_2_reg_1469    |   4|   0|    4|          0|
    |tmp_1_reg_505             |  32|   0|   32|          0|
    |tmp_2_reg_1444            |  32|   0|   32|          0|
    |tmp_7_cast_reg_1386       |   3|   0|   11|          8|
    |tmp_s_reg_1391            |   4|   0|   12|          8|
    |weight_buf_load_reg_1434  |  32|   0|   32|          0|
    |icmp_ln80_reg_1411        |  64|  32|    1|          0|
    |icmp_ln89_reg_1460        |  64|  32|    1|          0|
    |ifzero_reg_1425           |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 602|  96|  429|         16|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWADDR   |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARADDR   |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|   CONTROL_BUS|   return void|
|ap_clk                     |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|in_stream_TDATA            |   in|   64|        axis|     in_stream|       pointer|
|in_stream_TVALID           |   in|    1|        axis|     in_stream|       pointer|
|in_stream_TREADY           |  out|    1|        axis|     in_stream|       pointer|
|out_stream_TDATA           |  out|  128|        axis|    out_stream|       pointer|
|out_stream_TVALID          |  out|    1|        axis|    out_stream|       pointer|
|out_stream_TREADY          |   in|    1|        axis|    out_stream|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

