This is a pipelined RISC-V CPU in verilog, no delay in data memory nor instruction memory.
