
*** Running vivado
    with args -log cronometro_on_board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cronometro_on_board.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cronometro_on_board.tcl -notrace
Command: synth_design -top cronometro_on_board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 739.898 ; gain = 177.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cronometro_on_board' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_on_board.vhd:17]
	Parameter clk_B_factor bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'cronometro_sys' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_sys.vhd:4' bound to instance 'sys' of component 'cronometro_sys' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_on_board.vhd:71]
INFO: [Synth 8-638] synthesizing module 'cronometro_sys' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_sys.vhd:19]
	Parameter clk_B_factor bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'unita_controllo' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/unita_controllo.vhd:4' bound to instance 'UC' of component 'unita_controllo' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_sys.vhd:63]
INFO: [Synth 8-638] synthesizing module 'unita_controllo' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/unita_controllo.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'unita_controllo' (1#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/unita_controllo.vhd:19]
	Parameter clk_B_factor bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'unita_operativa' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/unita_operativa.vhd:4' bound to instance 'UO' of component 'unita_operativa' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_sys.vhd:69]
INFO: [Synth 8-638] synthesizing module 'unita_operativa' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/unita_operativa.vhd:20]
	Parameter clk_B_factor bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cronometro' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro.vhd:21]
	Parameter clk_B_factor bound to: 100000000 - type: integer 
WARNING: [Synth 8-5640] Port 'clk_a' is missing in component declaration [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro.vhd:23]
	Parameter clk_B_factor bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'base_dei_tempi' declared at 'C:/Users/biagi/Documents/OneDrive - Università di Napoli Federico II/elaborato-asdi-shared/components/base_dei_tempi.vhd:5' bound to instance 'bdt' of component 'base_dei_tempi' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro.vhd:58]
INFO: [Synth 8-638] synthesizing module 'base_dei_tempi' [C:/Users/biagi/Documents/OneDrive - Università di Napoli Federico II/elaborato-asdi-shared/components/base_dei_tempi.vhd:15]
	Parameter clk_B_factor bound to: 100000000 - type: integer 
	Parameter clk_B_delay bound to: 32'b00000000000000000000000000000000 
	Parameter bits bound to: 27 - type: integer 
	Parameter delay bound to: 32'b00000000000000000000000000000000 
	Parameter divider bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/components/counter.vhd:7' bound to instance 'counter0' of component 'counter' [C:/Users/biagi/Documents/OneDrive - Università di Napoli Federico II/elaborato-asdi-shared/components/base_dei_tempi.vhd:30]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/components/counter.vhd:19]
	Parameter bits bound to: 27 - type: integer 
	Parameter delay bound to: 32'sb00000000000000000000000000000000 
	Parameter divider bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/components/counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'base_dei_tempi' (3#1) [C:/Users/biagi/Documents/OneDrive - Università di Napoli Federico II/elaborato-asdi-shared/components/base_dei_tempi.vhd:15]
INFO: [Synth 8-3491] module 'contatore_mod60' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/contatore_mod60.vhd:5' bound to instance 'sec' of component 'contatore_mod60' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro.vhd:63]
INFO: [Synth 8-638] synthesizing module 'contatore_mod60' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/contatore_mod60.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'contatore_mod60' (4#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/contatore_mod60.vhd:15]
INFO: [Synth 8-3491] module 'contatore_mod60' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/contatore_mod60.vhd:5' bound to instance 'min' of component 'contatore_mod60' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro.vhd:67]
INFO: [Synth 8-3491] module 'contatore_mod24' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/contatore_mod24.vhd:5' bound to instance 'ore' of component 'contatore_mod24' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro.vhd:71]
INFO: [Synth 8-638] synthesizing module 'contatore_mod24' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/contatore_mod24.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'contatore_mod24' (5#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/contatore_mod24.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'cronometro' (6#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro.vhd:21]
INFO: [Synth 8-638] synthesizing module 'convertitore_BCD' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/convertitore_BCD.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'convertitore_BCD' (7#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/convertitore_BCD.vhd:11]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/components/memory.vhd:18]
	Parameter nbits_addr bound to: 3 - type: integer 
	Parameter width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory' (8#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/components/memory.vhd:18]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/components/counter.vhd:19]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 32'b00000000000000000000000000000000 
	Parameter divider bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (8#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/components/counter.vhd:19]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/new/mux2to1.vhd:13]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/new/mux2to1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (9#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/new/mux2to1.vhd:13]
INFO: [Synth 8-638] synthesizing module 'mux2to1__parameterized0' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/new/mux2to1.vhd:13]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/new/mux2to1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mux2to1__parameterized0' (9#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/new/mux2to1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'unita_operativa' (10#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/unita_operativa.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'cronometro_sys' (11#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_sys.vhd:19]
INFO: [Synth 8-3491] module 'display_7seg_manager' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:34' bound to instance 'display' of component 'display_7seg_manager' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_on_board.vhd:79]
INFO: [Synth 8-638] synthesizing module 'display_7seg_manager' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:44]
INFO: [Synth 8-3491] module 'clock_filter' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/clock_filter.vhd:34' bound to instance 'clk_filter' of component 'clock_filter' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:89]
INFO: [Synth 8-638] synthesizing module 'clock_filter' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/clock_filter.vhd:43]
	Parameter clk_in_freq bound to: 100000000 - type: integer 
	Parameter clk_out_freq bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_filter' (12#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/clock_filter.vhd:43]
	Parameter bits bound to: 3 - type: integer 
	Parameter divider bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/components/counter.vhd:7' bound to instance 'counter_mod8' of component 'counter' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:94]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/components/counter.vhd:19]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 32'b00000000000000000000000000000000 
	Parameter divider bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (12#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/components/counter.vhd:19]
INFO: [Synth 8-3491] module 'digits_splitter' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/digits_splitter.vhd:39' bound to instance 'splitter' of component 'digits_splitter' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:101]
INFO: [Synth 8-638] synthesizing module 'digits_splitter' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/digits_splitter.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/digits_splitter.vhd:80]
INFO: [Synth 8-226] default block is never used [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/digits_splitter.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'digits_splitter' (13#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/digits_splitter.vhd:47]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/src/cathodes_manager.vhd:11' bound to instance 'cat_man' of component 'cathodes_manager' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:108]
INFO: [Synth 8-638] synthesizing module 'cathodes_manager' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/src/cathodes_manager.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'cathodes_manager' (14#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/src/cathodes_manager.vhd:17]
INFO: [Synth 8-3491] module 'anodes_manager' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/Downloads/anodes_manager.vhd:34' bound to instance 'an_man' of component 'anodes_manager' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:113]
INFO: [Synth 8-638] synthesizing module 'anodes_manager' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/Downloads/anodes_manager.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/Downloads/anodes_manager.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'anodes_manager' (15#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/Downloads/anodes_manager.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'display_7seg_manager' (16#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/display_7seg/display_7seg_manager.vhd:44]
	Parameter clk_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 325000000 - type: integer 
INFO: [Synth 8-3491] module 'button_debouncer' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/src/button_debouncer.vhd:5' bound to instance 'button_salva' of component 'button_debouncer' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_on_board.vhd:83]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/src/button_debouncer.vhd:16]
	Parameter clk_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 325000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/src/button_debouncer.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (17#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/src/button_debouncer.vhd:16]
	Parameter clk_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 325000000 - type: integer 
INFO: [Synth 8-3491] module 'button_debouncer' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/src/button_debouncer.vhd:5' bound to instance 'button_visualizza' of component 'button_debouncer' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_on_board.vhd:88]
	Parameter clk_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 325000000 - type: integer 
INFO: [Synth 8-3491] module 'button_debouncer' declared at 'C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/imports/src/button_debouncer.vhd:5' bound to instance 'button_set' of component 'button_debouncer' [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_on_board.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'cronometro_on_board' (18#1) [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/sources_1/new/cronometro_on_board.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 804.586 ; gain = 241.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 804.586 ; gain = 241.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 804.586 ; gain = 241.848
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/constrs_1/imports/code/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/constrs_1/imports/code/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/biagi/5_Cronometro/5_Cronometro.srcs/constrs_1/imports/code/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cronometro_on_board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cronometro_on_board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 925.812 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 925.812 ; gain = 363.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 925.812 ; gain = 363.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 925.812 ; gain = 363.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sc_reg' in module 'unita_controllo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
              cronometro |                              001 |                              001
                   salva |                              010 |                              011
                   inc_s |                              011 |                              101
                     set |                              100 |                              010
              visualizza |                              101 |                              100
                   inc_v |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sc_reg' using encoding 'sequential' in module 'unita_controllo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 925.812 ; gain = 363.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module unita_controllo 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 7     
Module contatore_mod60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module contatore_mod24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mux2to1__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module clock_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module anodes_manager 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module button_debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[7][22]' (FDRE) to 'sys/UO/memoria/mem_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[6][22]' (FDRE) to 'sys/UO/memoria/mem_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[5][22]' (FDRE) to 'sys/UO/memoria/mem_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[4][22]' (FDRE) to 'sys/UO/memoria/mem_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[3][22]' (FDRE) to 'sys/UO/memoria/mem_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[2][22]' (FDRE) to 'sys/UO/memoria/mem_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[1][22]' (FDRE) to 'sys/UO/memoria/mem_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[0][22]' (FDRE) to 'sys/UO/memoria/mem_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[7][15]' (FDRE) to 'sys/UO/memoria/mem_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[6][15]' (FDRE) to 'sys/UO/memoria/mem_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[5][15]' (FDRE) to 'sys/UO/memoria/mem_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[4][15]' (FDRE) to 'sys/UO/memoria/mem_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[3][15]' (FDRE) to 'sys/UO/memoria/mem_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[2][15]' (FDRE) to 'sys/UO/memoria/mem_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[1][15]' (FDRE) to 'sys/UO/memoria/mem_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[0][15]' (FDRE) to 'sys/UO/memoria/mem_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[7][7]' (FDRE) to 'sys/UO/memoria/mem_reg[7][23]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[6][7]' (FDRE) to 'sys/UO/memoria/mem_reg[6][23]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[5][7]' (FDRE) to 'sys/UO/memoria/mem_reg[5][23]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[4][7]' (FDRE) to 'sys/UO/memoria/mem_reg[4][23]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[3][7]' (FDRE) to 'sys/UO/memoria/mem_reg[3][23]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[2][7]' (FDRE) to 'sys/UO/memoria/mem_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[1][7]' (FDRE) to 'sys/UO/memoria/mem_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/mem_reg[0][7]' (FDRE) to 'sys/UO/memoria/mem_reg[0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys/UO/memoria/mem_reg[7][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys/UO/memoria/mem_reg[6][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys/UO/memoria/mem_reg[5][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys/UO/memoria/mem_reg[4][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys/UO/memoria/mem_reg[3][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys/UO/memoria/mem_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys/UO/memoria/mem_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys/UO/memoria/mem_reg[0][23] )
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/data_out_reg[22]' (FDE) to 'sys/UO/memoria/data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/data_out_reg[15]' (FDE) to 'sys/UO/memoria/data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'sys/UO/memoria/data_out_reg[7]' (FDE) to 'sys/UO/memoria/data_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys/UO/memoria/data_out_reg[23] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 925.812 ; gain = 363.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 925.812 ; gain = 363.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 953.527 ; gain = 390.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 953.527 ; gain = 390.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 954.281 ; gain = 391.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 954.281 ; gain = 391.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 954.281 ; gain = 391.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 954.281 ; gain = 391.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 954.281 ; gain = 391.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 954.281 ; gain = 391.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    39|
|3     |LUT1   |     7|
|4     |LUT2   |     8|
|5     |LUT3   |    25|
|6     |LUT4   |    50|
|7     |LUT5   |   177|
|8     |LUT6   |    99|
|9     |MUXF7  |    21|
|10    |FDCE   |    36|
|11    |FDRE   |   335|
|12    |IBUF   |    17|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+--------------------------+------+
|      |Instance                   |Module                    |Cells |
+------+---------------------------+--------------------------+------+
|1     |top                        |                          |   831|
|2     |  button_salva             |button_debouncer          |    84|
|3     |  button_set               |button_debouncer_0        |    84|
|4     |  button_visualizza        |button_debouncer_1        |    84|
|5     |  display                  |display_7seg_manager      |   106|
|6     |    clk_filter             |clock_filter              |    82|
|7     |    counter_mod8           |counter__parameterized2   |    24|
|8     |  sys                      |cronometro_sys            |   439|
|9     |    UC                     |unita_controllo           |    25|
|10    |    UO                     |unita_operativa           |   414|
|11    |      contatore_salva      |counter__parameterized0   |    16|
|12    |      contatore_visualizza |counter__parameterized0_2 |     7|
|13    |      cronometro           |cronometro                |   146|
|14    |        bdt                |base_dei_tempi            |    78|
|15    |          counter0         |counter                   |    78|
|16    |        min                |contatore_mod60           |    26|
|17    |        ore                |contatore_mod24           |    14|
|18    |        sec                |contatore_mod60_3         |    28|
|19    |      memoria              |memory                    |   245|
+------+---------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 954.281 ; gain = 391.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 954.281 ; gain = 270.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 954.281 ; gain = 391.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 964.285 ; gain = 666.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 964.285 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/biagi/5_Cronometro/5_Cronometro.runs/synth_1/cronometro_on_board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cronometro_on_board_utilization_synth.rpt -pb cronometro_on_board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  1 19:30:01 2024...
