================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.2
  Build 932637 on Wed Jun 11 12:38:34 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2014.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'vff6' on host 'amdpool-02' (Linux_x86_64 version 2.6.18-371.8.1.el5) on Sun Dec 07 18:59:02 EST 2014
            in directory '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/dump'
@I [HLS-10] Opening project '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/dump/hls.prj'.
@W [HLS-40] Cannot find design file 'black_scholes2.c'
@I [HLS-10] Adding design file 'gaussian.c' to the project
@I [HLS-10] Adding design file 'mt19937ar.c' to the project
@I [HLS-10] Opening solution '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/dump/hls.prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'mt19937ar.c' ... 
@I [HLS-10] Analyzing design file 'gaussian.c' ... 
@W [HLS-40] Cannot find source file black_scholes2.c; skipping it.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'mod_N' into 'rand_uint32' (mt19937ar.c:151) automatically.
@I [XFORM-602] Inlining function 'mod_N_p1' into 'rand_uint32' (mt19937ar.c:152) automatically.
@I [XFORM-602] Inlining function 'mod_N_pm' into 'rand_uint32' (mt19937ar.c:153) automatically.
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kk' in region (mt19937ar.c:97).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kkp1' in region (mt19937ar.c:97).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kkpm' in region (mt19937ar.c:97).
@I [HLS-111] Elapsed time: 2.18 seconds; current memory usage: 48.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'rand_uint32' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'rand_uint32'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 48.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 48.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on function 'rand_uint32' to 'ap_ctrl_hs'.
@W [RTGEN-101] Global scalar 'kk' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'kk_p1' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'kk_pm' will not be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'rand_uint32'.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 49.4 MB.
@I [RTMG-278] Implementing memory 'rand_uint32_mt_kk_ram' using block RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'rand_uint32'.
@I [WVHDL-304] Generating RTL VHDL for 'rand_uint32'.
@I [WVLOG-307] Generating RTL Verilog for 'rand_uint32'.
@I [HLS-112] Total elapsed time: 108.279 seconds; peak memory usage: 49.4 MB.
@I [LIC-101] Checked in feature [HLS]
