Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 boxed/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            boxed/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.482ns (18.307%)  route 2.151ns (81.693%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 8.181 - 4.000 ) 
    Source Clock Delay      (SCD):    4.489ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.384     4.489    boxed/clk
    SLICE_X38Y99         FDRE                                         r  boxed/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.308     4.797 r  boxed/count_reg[0]/Q
                         net (fo=3, routed)           0.748     5.545    boxed/count_reg_n_0_[0]
    SLICE_X38Y99         LUT4 (Prop_lut4_I0_O)        0.053     5.598 f  boxed/count[27]_i_9/O
                         net (fo=1, routed)           0.247     5.845    boxed/count[27]_i_9_n_0
    SLICE_X38Y99         LUT5 (Prop_lut5_I4_O)        0.053     5.898 f  boxed/count[27]_i_5/O
                         net (fo=4, routed)           0.579     6.478    boxed/count[27]_i_5_n_0
    SLICE_X39Y98         LUT3 (Prop_lut3_I2_O)        0.068     6.546 r  boxed/count[27]_i_1/O
                         net (fo=28, routed)          0.576     7.122    boxed/clk_enable
    SLICE_X36Y101        FDRE                                         r  boxed/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    P23                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.259     8.181    boxed/clk
    SLICE_X36Y101        FDRE                                         r  boxed/count_reg[25]/C
                         clock pessimism              0.183     8.364    
                         clock uncertainty           -0.035     8.329    
    SLICE_X36Y101        FDRE (Setup_fdre_C_R)       -0.483     7.846    boxed/count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  0.724    




