

================================================================
== Vivado HLS Report for 'Square3'
================================================================
* Date:           Thu Apr 20 11:45:46 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        square_explo
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        69|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |- Loop 3  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 504
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_s)
	78  / (tmp_s)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	9  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / (tmp_24)
	280  / (!tmp_24)
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	116  / true
280 --> 
	281  / (tmp_35)
	444  / (!tmp_35)
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	435  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	438  / true
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	280  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / true
448 --> 
	449  / true
449 --> 
	450  / true
450 --> 
	451  / true
451 --> 
	452  / true
452 --> 
	453  / true
453 --> 
	454  / true
454 --> 
	455  / true
455 --> 
	456  / true
456 --> 
	457  / true
457 --> 
	458  / true
458 --> 
	459  / true
459 --> 
	460  / true
460 --> 
	461  / true
461 --> 
	462  / true
462 --> 
	463  / true
463 --> 
	464  / true
464 --> 
	465  / true
465 --> 
	466  / true
466 --> 
	467  / true
467 --> 
	468  / true
468 --> 
	469  / true
469 --> 
	470  / true
470 --> 
	471  / true
471 --> 
	472  / true
472 --> 
	473  / true
473 --> 
	474  / true
474 --> 
	475  / true
475 --> 
	476  / true
476 --> 
	477  / true
477 --> 
	478  / true
478 --> 
	479  / true
479 --> 
	480  / true
480 --> 
	481  / true
481 --> 
	482  / true
482 --> 
	483  / true
483 --> 
	484  / true
484 --> 
	485  / true
485 --> 
	486  / true
486 --> 
	487  / true
487 --> 
	488  / true
488 --> 
	489  / true
489 --> 
	490  / true
490 --> 
	491  / true
491 --> 
	492  / true
492 --> 
	493  / true
493 --> 
	494  / true
494 --> 
	495  / true
495 --> 
	496  / true
496 --> 
	497  / true
497 --> 
	498  / true
498 --> 
	499  / true
499 --> 
	500  / true
500 --> 
	501  / true
501 --> 
	502  / true
502 --> 
	503  / true
503 --> 
	504  / true
504 --> 
* FSM state operations: 

 <State 1>: 7.79ns
ST_1: arr [1/1] 0.00ns
_ifconv:3  %arr = alloca [20 x i32], align 16

ST_1: c_read [1/1] 0.00ns
_ifconv:4  %c_read = call double @_ssdm_op_Read.ap_auto.doubleP(double* %c) nounwind

ST_1: x_assign [6/6] 7.79ns
_ifconv:5  %x_assign = fmul double %c_read, 1.000000e+02


 <State 2>: 7.79ns
ST_2: x_assign [5/6] 7.79ns
_ifconv:5  %x_assign = fmul double %c_read, 1.000000e+02


 <State 3>: 7.79ns
ST_3: x_assign [4/6] 7.79ns
_ifconv:5  %x_assign = fmul double %c_read, 1.000000e+02


 <State 4>: 7.79ns
ST_4: x_assign [3/6] 7.79ns
_ifconv:5  %x_assign = fmul double %c_read, 1.000000e+02


 <State 5>: 7.79ns
ST_5: x_assign [2/6] 7.79ns
_ifconv:5  %x_assign = fmul double %c_read, 1.000000e+02


 <State 6>: 7.79ns
ST_6: x_assign [1/6] 7.79ns
_ifconv:5  %x_assign = fmul double %c_read, 1.000000e+02


 <State 7>: 7.32ns
ST_7: p_Val2_1 [1/1] 0.00ns
_ifconv:6  %p_Val2_1 = bitcast double %x_assign to i64

ST_7: p_Result_s [1/1] 0.00ns
_ifconv:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 63)

ST_7: loc_V [1/1] 0.00ns
_ifconv:8  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62) nounwind

ST_7: loc_V_1 [1/1] 0.00ns
_ifconv:9  %loc_V_1 = trunc i64 %p_Val2_1 to i52

ST_7: p_Result_1 [1/1] 0.00ns
_ifconv:10  %p_Result_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

ST_7: tmp_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:11  %tmp_i_i = zext i53 %p_Result_1 to i168

ST_7: tmp_i_i_i_cast5 [1/1] 0.00ns
_ifconv:12  %tmp_i_i_i_cast5 = zext i11 %loc_V to i12

ST_7: sh_assign [1/1] 1.79ns
_ifconv:13  %sh_assign = add i12 -1023, %tmp_i_i_i_cast5

ST_7: isNeg [1/1] 0.00ns
_ifconv:14  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_7: tmp_2_i_i [1/1] 1.79ns
_ifconv:15  %tmp_2_i_i = sub i11 1023, %loc_V

ST_7: tmp_2_i_i_cast [1/1] 0.00ns
_ifconv:16  %tmp_2_i_i_cast = sext i11 %tmp_2_i_i to i12

ST_7: sh_assign_1 [1/1] 1.37ns
_ifconv:17  %sh_assign_1 = select i1 %isNeg, i12 %tmp_2_i_i_cast, i12 %sh_assign

ST_7: sh_assign_1_cast [1/1] 0.00ns
_ifconv:18  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

ST_7: tmp_4_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:19  %tmp_4_i_i = zext i32 %sh_assign_1_cast to i168

ST_7: tmp_4_i_i_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:20  %tmp_4_i_i_cast = zext i32 %sh_assign_1_cast to i53

ST_7: tmp_5_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:21  %tmp_5_i_i = lshr i53 %p_Result_1, %tmp_4_i_i_cast

ST_7: tmp_7_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:22  %tmp_7_i_i = shl i168 %tmp_i_i, %tmp_4_i_i

ST_7: tmp [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:23  %tmp = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_5_i_i, i32 52)

ST_7: tmp_27 [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:24  %tmp_27 = zext i1 %tmp to i64

ST_7: tmp_39 [1/1] 0.00ns (grouped into LUT with out node p_Val2_4)
_ifconv:25  %tmp_39 = call i64 @_ssdm_op_PartSelect.i64.i168.i32.i32(i168 %tmp_7_i_i, i32 52, i32 115)

ST_7: p_Val2_4 [1/1] 4.16ns (out node of the LUT)
_ifconv:26  %p_Val2_4 = select i1 %isNeg, i64 %tmp_27, i64 %tmp_39


 <State 8>: 6.29ns
ST_8: stg_534 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(double* %c) nounwind, !map !20

ST_8: stg_535 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(double* %ans) nounwind, !map !24

ST_8: stg_536 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @Square3_str) nounwind

ST_8: p_Val2_7_i_i [1/1] 3.35ns
_ifconv:27  %p_Val2_7_i_i = sub i64 0, %p_Val2_4

ST_8: p_Val2_s [1/1] 1.37ns
_ifconv:28  %p_Val2_s = select i1 %p_Result_s, i64 %p_Val2_7_i_i, i64 %p_Val2_4

ST_8: stg_539 [1/1] 1.57ns
_ifconv:29  br label %0


 <State 9>: 6.68ns
ST_9: cou1 [1/1] 0.00ns
:0  %cou1 = phi i32 [ 0, %_ifconv ], [ %cou1_2, %1 ]

ST_9: y2 [1/1] 0.00ns
:1  %y2 = phi i64 [ %p_Val2_s, %_ifconv ], [ %y_2, %1 ]

ST_9: tmp_s [1/1] 3.35ns
:2  %tmp_s = icmp eq i64 %y2, 0

ST_9: cou1_2 [1/1] 2.39ns
:3  %cou1_2 = add nsw i32 %cou1, 1

ST_9: stg_544 [1/1] 0.00ns
:4  br i1 %tmp_s, label %2, label %1

ST_9: tmp_21 [68/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_9: sext_cast [1/1] 0.00ns
:5  %sext_cast = sext i64 %y2 to i129

ST_9: mul [18/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast

ST_9: tmp_54 [1/1] 0.00ns
:8  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %y2, i32 63)

ST_9: arr_addr [1/1] 0.00ns
:0  %arr_addr = getelementptr inbounds [20 x i32]* %arr, i64 0, i64 0

ST_9: arr_load [2/2] 2.39ns
:1  %arr_load = load i32* %arr_addr, align 16


 <State 10>: 6.68ns
ST_10: tmp_21 [67/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_10: mul [17/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 11>: 6.68ns
ST_11: tmp_21 [66/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_11: mul [16/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 12>: 6.68ns
ST_12: tmp_21 [65/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_12: mul [15/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 13>: 6.68ns
ST_13: tmp_21 [64/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_13: mul [14/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 14>: 6.68ns
ST_14: tmp_21 [63/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_14: mul [13/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 15>: 6.68ns
ST_15: tmp_21 [62/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_15: mul [12/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 16>: 6.68ns
ST_16: tmp_21 [61/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_16: mul [11/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 17>: 6.68ns
ST_17: tmp_21 [60/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_17: mul [10/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 18>: 6.68ns
ST_18: tmp_21 [59/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_18: mul [9/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 19>: 6.68ns
ST_19: tmp_21 [58/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_19: mul [8/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 20>: 6.68ns
ST_20: tmp_21 [57/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_20: mul [7/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 21>: 6.68ns
ST_21: tmp_21 [56/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_21: mul [6/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 22>: 6.68ns
ST_22: tmp_21 [55/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_22: mul [5/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 23>: 6.68ns
ST_23: tmp_21 [54/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_23: mul [4/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 24>: 6.68ns
ST_24: tmp_21 [53/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_24: mul [3/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 25>: 6.68ns
ST_25: tmp_21 [52/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_25: mul [2/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast


 <State 26>: 6.68ns
ST_26: tmp_21 [51/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_26: mul [1/18] 6.68ns
:6  %mul = mul i129 29514790517935282586, %sext_cast

ST_26: tmp_59 [1/1] 0.00ns
:11  %tmp_59 = call i61 @_ssdm_op_PartSelect.i61.i129.i32.i32(i129 %mul, i32 68, i32 128)


 <State 27>: 8.74ns
ST_27: tmp_21 [50/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_27: neg_mul [1/1] 5.39ns
:7  %neg_mul = sub i129 0, %mul

ST_27: tmp_58 [1/1] 0.00ns (grouped into LUT with out node neg_ti)
:9  %tmp_58 = call i61 @_ssdm_op_PartSelect.i61.i129.i32.i32(i129 %neg_mul, i32 68, i32 128)

ST_27: tmp_55 [1/1] 0.00ns (grouped into LUT with out node neg_ti)
:10  %tmp_55 = sext i61 %tmp_58 to i64

ST_27: tmp_56 [1/1] 0.00ns
:12  %tmp_56 = sext i61 %tmp_59 to i64

ST_27: tmp_57 [1/1] 0.00ns (grouped into LUT with out node neg_ti)
:13  %tmp_57 = select i1 %tmp_54, i64 %tmp_55, i64 %tmp_56

ST_27: neg_ti [1/1] 3.35ns (out node of the LUT)
:14  %neg_ti = sub i64 0, %tmp_57


 <State 28>: 6.59ns
ST_28: tmp_21 [49/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10

ST_28: y_2 [1/1] 1.37ns
:15  %y_2 = select i1 %tmp_54, i64 %neg_ti, i64 %tmp_56


 <State 29>: 6.59ns
ST_29: tmp_21 [48/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 30>: 6.59ns
ST_30: tmp_21 [47/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 31>: 6.59ns
ST_31: tmp_21 [46/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 32>: 6.59ns
ST_32: tmp_21 [45/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 33>: 6.59ns
ST_33: tmp_21 [44/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 34>: 6.59ns
ST_34: tmp_21 [43/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 35>: 6.59ns
ST_35: tmp_21 [42/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 36>: 6.59ns
ST_36: tmp_21 [41/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 37>: 6.59ns
ST_37: tmp_21 [40/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 38>: 6.59ns
ST_38: tmp_21 [39/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 39>: 6.59ns
ST_39: tmp_21 [38/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 40>: 6.59ns
ST_40: tmp_21 [37/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 41>: 6.59ns
ST_41: tmp_21 [36/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 42>: 6.59ns
ST_42: tmp_21 [35/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 43>: 6.59ns
ST_43: tmp_21 [34/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 44>: 6.59ns
ST_44: tmp_21 [33/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 45>: 6.59ns
ST_45: tmp_21 [32/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 46>: 6.59ns
ST_46: tmp_21 [31/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 47>: 6.59ns
ST_47: tmp_21 [30/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 48>: 6.59ns
ST_48: tmp_21 [29/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 49>: 6.59ns
ST_49: tmp_21 [28/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 50>: 6.59ns
ST_50: tmp_21 [27/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 51>: 6.59ns
ST_51: tmp_21 [26/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 52>: 6.59ns
ST_52: tmp_21 [25/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 53>: 6.59ns
ST_53: tmp_21 [24/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 54>: 6.59ns
ST_54: tmp_21 [23/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 55>: 6.59ns
ST_55: tmp_21 [22/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 56>: 6.59ns
ST_56: tmp_21 [21/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 57>: 6.59ns
ST_57: tmp_21 [20/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 58>: 6.59ns
ST_58: tmp_21 [19/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 59>: 6.59ns
ST_59: tmp_21 [18/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 60>: 6.59ns
ST_60: tmp_21 [17/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 61>: 6.59ns
ST_61: tmp_21 [16/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 62>: 6.59ns
ST_62: tmp_21 [15/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 63>: 6.59ns
ST_63: tmp_21 [14/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 64>: 6.59ns
ST_64: tmp_21 [13/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 65>: 6.59ns
ST_65: tmp_21 [12/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 66>: 6.59ns
ST_66: tmp_21 [11/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 67>: 6.59ns
ST_67: tmp_21 [10/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 68>: 6.59ns
ST_68: tmp_21 [9/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 69>: 6.59ns
ST_69: tmp_21 [8/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 70>: 6.59ns
ST_70: tmp_21 [7/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 71>: 6.59ns
ST_71: tmp_21 [6/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 72>: 6.59ns
ST_72: tmp_21 [5/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 73>: 6.59ns
ST_73: tmp_21 [4/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 74>: 6.59ns
ST_74: tmp_21 [3/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 75>: 6.59ns
ST_75: tmp_21 [2/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 76>: 6.59ns
ST_76: tmp_21 [1/68] 6.59ns
:0  %tmp_21 = srem i64 %y2, 10


 <State 77>: 2.39ns
ST_77: tmp_50 [1/1] 0.00ns
:1  %tmp_50 = trunc i64 %tmp_21 to i32

ST_77: tmp_23 [1/1] 0.00ns
:2  %tmp_23 = sext i32 %cou1 to i64

ST_77: arr_addr_4 [1/1] 0.00ns
:3  %arr_addr_4 = getelementptr inbounds [20 x i32]* %arr, i64 0, i64 %tmp_23

ST_77: stg_646 [1/1] 2.39ns
:4  store i32 %tmp_50, i32* %arr_addr_4, align 4

ST_77: stg_647 [1/1] 0.00ns
:16  br label %0


 <State 78>: 5.24ns
ST_78: arr_load [1/2] 2.39ns
:1  %arr_load = load i32* %arr_addr, align 16

ST_78: tmp_17 [1/1] 0.00ns
:2  %tmp_17 = sext i32 %arr_load to i64

ST_78: tmp_18 [2/2] 2.85ns
:3  %tmp_18 = call fastcc i32 @Square3_duplex(i64 %tmp_17)


 <State 79>: 3.76ns
ST_79: tmp_18 [1/2] 3.76ns
:3  %tmp_18 = call fastcc i32 @Square3_duplex(i64 %tmp_17)


 <State 80>: 5.46ns
ST_80: tmp_19 [36/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 81>: 5.46ns
ST_81: tmp_19 [35/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 82>: 5.46ns
ST_82: tmp_19 [34/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 83>: 5.46ns
ST_83: tmp_19 [33/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 84>: 5.46ns
ST_84: tmp_19 [32/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 85>: 5.46ns
ST_85: tmp_19 [31/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 86>: 5.46ns
ST_86: tmp_19 [30/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 87>: 5.46ns
ST_87: tmp_19 [29/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 88>: 5.46ns
ST_88: tmp_19 [28/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 89>: 5.46ns
ST_89: tmp_19 [27/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 90>: 5.46ns
ST_90: tmp_19 [26/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 91>: 5.46ns
ST_91: tmp_19 [25/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 92>: 5.46ns
ST_92: tmp_19 [24/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 93>: 5.46ns
ST_93: tmp_19 [23/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 94>: 5.46ns
ST_94: tmp_19 [22/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 95>: 5.46ns
ST_95: tmp_19 [21/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 96>: 5.46ns
ST_96: tmp_19 [20/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 97>: 5.46ns
ST_97: tmp_19 [19/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 98>: 5.46ns
ST_98: tmp_19 [18/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 99>: 5.46ns
ST_99: tmp_19 [17/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 100>: 5.46ns
ST_100: tmp_19 [16/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 101>: 5.46ns
ST_101: tmp_19 [15/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 102>: 5.46ns
ST_102: tmp_19 [14/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 103>: 5.46ns
ST_103: tmp_19 [13/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 104>: 5.46ns
ST_104: tmp_19 [12/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 105>: 5.46ns
ST_105: tmp_19 [11/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 106>: 5.46ns
ST_106: tmp_19 [10/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 107>: 5.46ns
ST_107: tmp_19 [9/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 108>: 5.46ns
ST_108: tmp_19 [8/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 109>: 5.46ns
ST_109: tmp_19 [7/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 110>: 5.46ns
ST_110: tmp_19 [6/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 111>: 5.46ns
ST_111: tmp_19 [5/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 112>: 5.46ns
ST_112: tmp_19 [4/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 113>: 5.46ns
ST_113: tmp_19 [3/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 114>: 5.46ns
ST_114: tmp_19 [2/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10


 <State 115>: 7.03ns
ST_115: tmp_19 [1/36] 5.46ns
:4  %tmp_19 = srem i32 %tmp_18, 10

ST_115: s_5 [1/1] 0.00ns
:5  %s_5 = sext i32 %tmp_19 to i64

ST_115: tmp_20 [1/1] 2.39ns
:6  %tmp_20 = add nsw i32 %cou1, -1

ST_115: stg_690 [1/1] 1.57ns
:7  br label %3


 <State 116>: 4.50ns
ST_116: i [1/1] 0.00ns
:0  %i = phi i31 [ 0, %2 ], [ %i_2, %4 ]

ST_116: sqr1 [1/1] 0.00ns
:1  %sqr1 = phi i64 [ %s_5, %2 ], [ %sqr_2, %4 ]

ST_116: s [1/1] 0.00ns
:2  %s = phi i46 [ 0, %2 ], [ %tmp_69, %4 ]

ST_116: f [1/1] 0.00ns
:3  %f = phi i64 [ 10, %2 ], [ %tmp_28, %4 ]

ST_116: s_cast [1/1] 0.00ns
:4  %s_cast = sext i46 %s to i47

ST_116: i_cast [1/1] 0.00ns
:5  %i_cast = zext i31 %i to i32

ST_116: tmp_24 [1/1] 2.93ns
:6  %tmp_24 = icmp slt i32 %i_cast, %tmp_20

ST_116: i_2 [1/1] 2.39ns
:7  %i_2 = add i31 %i, 1

ST_116: stg_699 [1/1] 1.57ns
:8  br i1 %tmp_24, label %4, label %.preheader

ST_116: tmp_64 [1/1] 0.00ns (grouped into LUT with out node tmp_28)
:11  %tmp_64 = shl i64 %f, 3

ST_116: tmp_65 [1/1] 0.00ns (grouped into LUT with out node tmp_28)
:12  %tmp_65 = shl i64 %f, 1

ST_116: tmp_28 [1/1] 3.35ns (out node of the LUT)
:13  %tmp_28 = add i64 %tmp_64, %tmp_65


 <State 117>: 6.59ns
ST_117: tmp_25 [68/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_117: tmp_29 [68/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 118>: 6.59ns
ST_118: tmp_25 [67/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_118: tmp_29 [67/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 119>: 6.59ns
ST_119: tmp_25 [66/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_119: tmp_29 [66/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 120>: 6.59ns
ST_120: tmp_25 [65/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_120: tmp_29 [65/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 121>: 6.59ns
ST_121: tmp_25 [64/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_121: tmp_29 [64/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 122>: 6.59ns
ST_122: tmp_25 [63/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_122: tmp_29 [63/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 123>: 6.59ns
ST_123: tmp_25 [62/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_123: tmp_29 [62/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 124>: 6.59ns
ST_124: tmp_25 [61/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_124: tmp_29 [61/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 125>: 6.59ns
ST_125: tmp_25 [60/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_125: tmp_29 [60/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 126>: 6.59ns
ST_126: tmp_25 [59/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_126: tmp_29 [59/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 127>: 6.59ns
ST_127: tmp_25 [58/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_127: tmp_29 [58/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 128>: 6.59ns
ST_128: tmp_25 [57/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_128: tmp_29 [57/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 129>: 6.59ns
ST_129: tmp_25 [56/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_129: tmp_29 [56/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 130>: 6.59ns
ST_130: tmp_25 [55/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_130: tmp_29 [55/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 131>: 6.59ns
ST_131: tmp_25 [54/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_131: tmp_29 [54/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 132>: 6.59ns
ST_132: tmp_25 [53/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_132: tmp_29 [53/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 133>: 6.59ns
ST_133: tmp_25 [52/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_133: tmp_29 [52/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 134>: 6.59ns
ST_134: tmp_25 [51/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_134: tmp_29 [51/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 135>: 6.59ns
ST_135: tmp_25 [50/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_135: tmp_29 [50/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 136>: 6.59ns
ST_136: tmp_25 [49/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_136: tmp_29 [49/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 137>: 6.59ns
ST_137: tmp_25 [48/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_137: tmp_29 [48/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 138>: 6.59ns
ST_138: tmp_25 [47/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_138: tmp_29 [47/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 139>: 6.59ns
ST_139: tmp_25 [46/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_139: tmp_29 [46/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 140>: 6.59ns
ST_140: tmp_25 [45/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_140: tmp_29 [45/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 141>: 6.59ns
ST_141: tmp_25 [44/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_141: tmp_29 [44/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 142>: 6.59ns
ST_142: tmp_25 [43/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_142: tmp_29 [43/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 143>: 6.59ns
ST_143: tmp_25 [42/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_143: tmp_29 [42/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 144>: 6.59ns
ST_144: tmp_25 [41/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_144: tmp_29 [41/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 145>: 6.59ns
ST_145: tmp_25 [40/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_145: tmp_29 [40/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 146>: 6.59ns
ST_146: tmp_25 [39/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_146: tmp_29 [39/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 147>: 6.59ns
ST_147: tmp_25 [38/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_147: tmp_29 [38/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 148>: 6.59ns
ST_148: tmp_25 [37/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_148: tmp_29 [37/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 149>: 6.59ns
ST_149: tmp_25 [36/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_149: tmp_29 [36/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 150>: 6.59ns
ST_150: tmp_25 [35/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_150: tmp_29 [35/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 151>: 6.59ns
ST_151: tmp_25 [34/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_151: tmp_29 [34/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 152>: 6.59ns
ST_152: tmp_25 [33/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_152: tmp_29 [33/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 153>: 6.59ns
ST_153: tmp_25 [32/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_153: tmp_29 [32/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 154>: 6.59ns
ST_154: tmp_25 [31/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_154: tmp_29 [31/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 155>: 6.59ns
ST_155: tmp_25 [30/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_155: tmp_29 [30/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 156>: 6.59ns
ST_156: tmp_25 [29/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_156: tmp_29 [29/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 157>: 6.59ns
ST_157: tmp_25 [28/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_157: tmp_29 [28/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 158>: 6.59ns
ST_158: tmp_25 [27/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_158: tmp_29 [27/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 159>: 6.59ns
ST_159: tmp_25 [26/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_159: tmp_29 [26/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 160>: 6.59ns
ST_160: tmp_25 [25/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_160: tmp_29 [25/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 161>: 6.59ns
ST_161: tmp_25 [24/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_161: tmp_29 [24/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 162>: 6.59ns
ST_162: tmp_25 [23/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_162: tmp_29 [23/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 163>: 6.59ns
ST_163: tmp_25 [22/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_163: tmp_29 [22/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 164>: 6.59ns
ST_164: tmp_25 [21/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_164: tmp_29 [21/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 165>: 6.59ns
ST_165: tmp_25 [20/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_165: tmp_29 [20/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 166>: 6.59ns
ST_166: tmp_25 [19/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_166: tmp_29 [19/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 167>: 6.59ns
ST_167: tmp_25 [18/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_167: tmp_29 [18/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 168>: 6.59ns
ST_168: tmp_25 [17/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_168: tmp_29 [17/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 169>: 6.59ns
ST_169: tmp_25 [16/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_169: tmp_29 [16/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 170>: 6.59ns
ST_170: tmp_25 [15/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_170: tmp_29 [15/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 171>: 6.59ns
ST_171: tmp_25 [14/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_171: tmp_29 [14/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 172>: 6.59ns
ST_172: tmp_25 [13/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_172: tmp_29 [13/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 173>: 6.59ns
ST_173: tmp_25 [12/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_173: tmp_29 [12/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 174>: 6.59ns
ST_174: tmp_25 [11/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_174: tmp_29 [11/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 175>: 6.59ns
ST_175: tmp_25 [10/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_175: tmp_29 [10/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 176>: 6.59ns
ST_176: tmp_25 [9/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_176: tmp_29 [9/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 177>: 6.59ns
ST_177: tmp_25 [8/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_177: tmp_29 [8/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 178>: 6.59ns
ST_178: tmp_25 [7/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_178: tmp_29 [7/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 179>: 6.59ns
ST_179: tmp_25 [6/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_179: tmp_29 [6/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 180>: 6.59ns
ST_180: tmp_25 [5/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_180: tmp_29 [5/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 181>: 6.59ns
ST_181: tmp_25 [4/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_181: tmp_29 [4/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 182>: 6.59ns
ST_182: tmp_25 [3/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_182: tmp_29 [3/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 183>: 6.59ns
ST_183: tmp_25 [2/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_183: tmp_29 [2/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 184>: 6.59ns
ST_184: tmp_25 [1/68] 6.59ns
:0  %tmp_25 = srem i64 %p_Val2_s, %f

ST_184: tmp_29 [1/68] 6.59ns
:14  %tmp_29 = srem i64 %p_Val2_s, %tmp_28


 <State 185>: 2.85ns
ST_185: tmp_26 [2/2] 2.85ns
:1  %tmp_26 = call fastcc i32 @Square3_duplex(i64 %tmp_25)

ST_185: tmp_30 [2/2] 2.85ns
:15  %tmp_30 = call fastcc i32 @Square3_duplex(i64 %tmp_29)


 <State 186>: 3.76ns
ST_186: tmp_26 [1/2] 3.76ns
:1  %tmp_26 = call fastcc i32 @Square3_duplex(i64 %tmp_25)

ST_186: tmp_60 [1/1] 0.00ns
:5  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_26, i32 31)

ST_186: tmp_30 [1/2] 3.76ns
:15  %tmp_30 = call fastcc i32 @Square3_duplex(i64 %tmp_29)


 <State 187>: 5.46ns
ST_187: tmp_31 [36/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 188>: 5.46ns
ST_188: tmp_31 [35/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 189>: 5.46ns
ST_189: tmp_31 [34/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 190>: 5.46ns
ST_190: tmp_31 [33/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 191>: 5.46ns
ST_191: tmp_31 [32/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 192>: 5.46ns
ST_192: tmp_31 [31/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 193>: 5.46ns
ST_193: tmp_31 [30/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 194>: 5.46ns
ST_194: tmp_31 [29/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 195>: 5.46ns
ST_195: tmp_31 [28/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 196>: 5.46ns
ST_196: tmp_31 [27/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 197>: 5.46ns
ST_197: tmp_31 [26/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 198>: 5.46ns
ST_198: tmp_31 [25/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 199>: 5.46ns
ST_199: tmp_31 [24/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 200>: 5.46ns
ST_200: tmp_31 [23/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 201>: 5.46ns
ST_201: tmp_31 [22/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 202>: 5.46ns
ST_202: tmp_31 [21/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 203>: 5.46ns
ST_203: tmp_31 [20/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 204>: 5.46ns
ST_204: tmp_31 [19/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 205>: 5.46ns
ST_205: tmp_31 [18/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 206>: 5.46ns
ST_206: tmp_31 [17/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 207>: 5.46ns
ST_207: tmp_31 [16/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 208>: 5.46ns
ST_208: tmp_31 [15/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 209>: 5.46ns
ST_209: tmp_31 [14/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 210>: 5.46ns
ST_210: tmp_31 [13/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 211>: 5.46ns
ST_211: tmp_31 [12/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 212>: 5.46ns
ST_212: tmp_31 [11/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 213>: 5.46ns
ST_213: tmp_31 [10/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 214>: 5.46ns
ST_214: tmp_31 [9/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 215>: 5.46ns
ST_215: tmp_31 [8/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 216>: 6.68ns
ST_216: sext1_cast [1/1] 0.00ns
:2  %sext1_cast = sext i32 %tmp_26 to i65

ST_216: mul2 [6/6] 6.68ns
:3  %mul2 = mul i65 6871947674, %sext1_cast

ST_216: tmp_31 [7/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 217>: 6.68ns
ST_217: mul2 [5/6] 6.68ns
:3  %mul2 = mul i65 6871947674, %sext1_cast

ST_217: tmp_31 [6/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 218>: 6.68ns
ST_218: mul2 [4/6] 6.68ns
:3  %mul2 = mul i65 6871947674, %sext1_cast

ST_218: tmp_31 [5/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 219>: 6.68ns
ST_219: mul2 [3/6] 6.68ns
:3  %mul2 = mul i65 6871947674, %sext1_cast

ST_219: tmp_31 [4/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 220>: 6.68ns
ST_220: mul2 [2/6] 6.68ns
:3  %mul2 = mul i65 6871947674, %sext1_cast

ST_220: tmp_31 [3/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 221>: 6.68ns
ST_221: mul2 [1/6] 6.68ns
:3  %mul2 = mul i65 6871947674, %sext1_cast

ST_221: tmp_62 [1/1] 0.00ns
:7  %tmp_62 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul2, i32 36, i32 64)

ST_221: tmp_31 [2/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10


 <State 222>: 8.25ns
ST_222: neg_mul3 [1/1] 3.47ns
:4  %neg_mul3 = sub i65 0, %mul2

ST_222: tmp_61 [1/1] 0.00ns (grouped into LUT with out node neg_ti8)
:6  %tmp_61 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul3, i32 36, i32 64)

ST_222: p_v1_v [1/1] 0.00ns (grouped into LUT with out node neg_ti8)
:8  %p_v1_v = select i1 %tmp_60, i29 %tmp_61, i29 %tmp_62

ST_222: neg_ti8 [1/1] 2.39ns (out node of the LUT)
:9  %neg_ti8 = sub i29 0, %p_v1_v

ST_222: tmp_63 [1/1] 0.00ns (grouped into LUT with out node tmp_32)
:10  %tmp_63 = select i1 %tmp_60, i29 %neg_ti8, i29 %tmp_62

ST_222: tmp_31 [1/36] 5.46ns
:16  %tmp_31 = srem i32 %tmp_30, 10

ST_222: tmp_70 [1/1] 0.00ns (grouped into LUT with out node tmp_32)
:17  %tmp_70 = trunc i32 %tmp_31 to i29

ST_222: tmp_32 [1/1] 2.39ns (out node of the LUT)
:18  %tmp_32 = add i29 %tmp_63, %tmp_70


 <State 223>: 2.87ns
ST_223: tmp_33_cast_cast_cast [1/1] 0.00ns
:19  %tmp_33_cast_cast_cast = sext i29 %tmp_32 to i47

ST_223: s_1 [1/1] 2.87ns
:20  %s_1 = add i47 %s_cast, %tmp_33_cast_cast_cast

ST_223: tmp_71 [1/1] 0.00ns
:25  %tmp_71 = trunc i47 %s_1 to i46

ST_223: tmp_72 [1/1] 0.00ns
:29  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %s_1, i32 45)


 <State 224>: 6.68ns
ST_224: tmp_33 [51/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_224: sext9_cast [1/1] 0.00ns
:26  %sext9_cast = sext i46 %tmp_71 to i93

ST_224: mul1 [11/11] 6.68ns
:27  %mul1 = mul i93 112589990684263, %sext9_cast


 <State 225>: 6.68ns
ST_225: tmp_33 [50/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_225: mul1 [10/11] 6.68ns
:27  %mul1 = mul i93 112589990684263, %sext9_cast


 <State 226>: 6.68ns
ST_226: tmp_33 [49/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_226: mul1 [9/11] 6.68ns
:27  %mul1 = mul i93 112589990684263, %sext9_cast


 <State 227>: 6.68ns
ST_227: tmp_33 [48/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_227: mul1 [8/11] 6.68ns
:27  %mul1 = mul i93 112589990684263, %sext9_cast


 <State 228>: 6.68ns
ST_228: tmp_33 [47/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_228: mul1 [7/11] 6.68ns
:27  %mul1 = mul i93 112589990684263, %sext9_cast


 <State 229>: 6.68ns
ST_229: tmp_33 [46/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_229: mul1 [6/11] 6.68ns
:27  %mul1 = mul i93 112589990684263, %sext9_cast


 <State 230>: 6.68ns
ST_230: tmp_33 [45/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_230: mul1 [5/11] 6.68ns
:27  %mul1 = mul i93 112589990684263, %sext9_cast


 <State 231>: 6.68ns
ST_231: tmp_33 [44/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_231: mul1 [4/11] 6.68ns
:27  %mul1 = mul i93 112589990684263, %sext9_cast


 <State 232>: 6.68ns
ST_232: tmp_33 [43/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_232: mul1 [3/11] 6.68ns
:27  %mul1 = mul i93 112589990684263, %sext9_cast


 <State 233>: 6.68ns
ST_233: tmp_33 [42/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_233: mul1 [2/11] 6.68ns
:27  %mul1 = mul i93 112589990684263, %sext9_cast


 <State 234>: 6.68ns
ST_234: tmp_33 [41/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_234: mul1 [1/11] 6.68ns
:27  %mul1 = mul i93 112589990684263, %sext9_cast

ST_234: tmp_74 [1/1] 0.00ns
:32  %tmp_74 = call i43 @_ssdm_op_PartSelect.i43.i93.i32.i32(i93 %mul1, i32 50, i32 92)


 <State 235>: 8.43ns
ST_235: tmp_33 [40/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10

ST_235: neg_mul1 [1/1] 4.31ns
:28  %neg_mul1 = sub i93 0, %mul1

ST_235: tmp_73 [1/1] 0.00ns (grouped into LUT with out node neg_ti1)
:30  %tmp_73 = call i43 @_ssdm_op_PartSelect.i43.i93.i32.i32(i93 %neg_mul1, i32 50, i32 92)

ST_235: tmp_66 [1/1] 0.00ns (grouped into LUT with out node neg_ti1)
:31  %tmp_66 = sext i43 %tmp_73 to i46

ST_235: tmp_67 [1/1] 0.00ns
:33  %tmp_67 = sext i43 %tmp_74 to i46

ST_235: tmp_68 [1/1] 0.00ns (grouped into LUT with out node neg_ti1)
:34  %tmp_68 = select i1 %tmp_72, i46 %tmp_66, i46 %tmp_67

ST_235: neg_ti1 [1/1] 2.75ns (out node of the LUT)
:35  %neg_ti1 = sub i46 0, %tmp_68

ST_235: tmp_69 [1/1] 1.37ns
:36  %tmp_69 = select i1 %tmp_72, i46 %neg_ti1, i46 %tmp_67


 <State 236>: 6.03ns
ST_236: tmp_33 [39/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 237>: 6.03ns
ST_237: tmp_33 [38/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 238>: 6.03ns
ST_238: tmp_33 [37/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 239>: 6.03ns
ST_239: tmp_33 [36/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 240>: 6.03ns
ST_240: tmp_33 [35/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 241>: 6.03ns
ST_241: tmp_33 [34/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 242>: 6.03ns
ST_242: tmp_33 [33/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 243>: 6.03ns
ST_243: tmp_33 [32/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 244>: 6.03ns
ST_244: tmp_33 [31/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 245>: 6.03ns
ST_245: tmp_33 [30/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 246>: 6.03ns
ST_246: tmp_33 [29/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 247>: 6.03ns
ST_247: tmp_33 [28/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 248>: 6.03ns
ST_248: tmp_33 [27/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 249>: 6.03ns
ST_249: tmp_33 [26/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 250>: 6.03ns
ST_250: tmp_33 [25/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 251>: 6.03ns
ST_251: tmp_33 [24/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 252>: 6.03ns
ST_252: tmp_33 [23/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 253>: 6.03ns
ST_253: tmp_33 [22/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 254>: 6.03ns
ST_254: tmp_33 [21/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 255>: 6.03ns
ST_255: tmp_33 [20/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 256>: 6.03ns
ST_256: tmp_33 [19/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 257>: 6.03ns
ST_257: tmp_33 [18/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 258>: 6.03ns
ST_258: tmp_33 [17/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 259>: 6.03ns
ST_259: tmp_33 [16/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 260>: 6.03ns
ST_260: tmp_33 [15/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 261>: 6.03ns
ST_261: tmp_33 [14/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 262>: 6.03ns
ST_262: tmp_33 [13/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 263>: 6.03ns
ST_263: tmp_33 [12/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 264>: 6.03ns
ST_264: tmp_33 [11/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 265>: 6.03ns
ST_265: tmp_33 [10/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 266>: 6.03ns
ST_266: tmp_33 [9/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 267>: 6.03ns
ST_267: tmp_33 [8/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 268>: 6.03ns
ST_268: tmp_33 [7/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 269>: 6.03ns
ST_269: tmp_33 [6/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 270>: 6.03ns
ST_270: tmp_33 [5/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 271>: 6.03ns
ST_271: tmp_33 [4/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 272>: 6.03ns
ST_272: tmp_33 [3/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 273>: 6.03ns
ST_273: tmp_33 [2/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 274>: 6.03ns
ST_274: tmp_33 [1/51] 6.03ns
:21  %tmp_33 = srem i47 %s_1, 10


 <State 275>: 6.68ns
ST_275: tmp_34_cast [1/1] 0.00ns
:22  %tmp_34_cast = sext i47 %tmp_33 to i64

ST_275: tmp_34 [4/4] 6.68ns
:23  %tmp_34 = mul nsw i64 %f, %tmp_34_cast


 <State 276>: 6.68ns
ST_276: tmp_34 [3/4] 6.68ns
:23  %tmp_34 = mul nsw i64 %f, %tmp_34_cast


 <State 277>: 6.68ns
ST_277: tmp_34 [2/4] 6.68ns
:23  %tmp_34 = mul nsw i64 %f, %tmp_34_cast


 <State 278>: 6.68ns
ST_278: tmp_34 [1/4] 6.68ns
:23  %tmp_34 = mul nsw i64 %f, %tmp_34_cast


 <State 279>: 3.35ns
ST_279: sqr_2 [1/1] 3.35ns
:24  %sqr_2 = add nsw i64 %tmp_34, %sqr1

ST_279: stg_976 [1/1] 0.00ns
:37  br label %3


 <State 280>: 2.93ns
ST_280: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i31 [ %i_3, %5 ], [ 0, %3 ]

ST_280: sqr_1 [1/1] 0.00ns
.preheader:1  %sqr_1 = phi i64 [ %sqr_3, %5 ], [ %sqr1, %3 ]

ST_280: s_2 [1/1] 0.00ns
.preheader:2  %s_2 = phi i46 [ %tmp_83, %5 ], [ %s, %3 ]

ST_280: f_1 [1/1] 0.00ns
.preheader:3  %f_1 = phi i64 [ %f_2, %5 ], [ %f, %3 ]

ST_280: g [1/1] 0.00ns
.preheader:4  %g = phi i32 [ %g_1, %5 ], [ 1, %3 ]

ST_280: s_2_cast [1/1] 0.00ns
.preheader:5  %s_2_cast = sext i46 %s_2 to i47

ST_280: i_1_cast [1/1] 0.00ns
.preheader:6  %i_1_cast = zext i31 %i_1 to i32

ST_280: tmp_35 [1/1] 2.93ns
.preheader:7  %tmp_35 = icmp slt i32 %i_1_cast, %tmp_20

ST_280: i_3 [1/1] 2.39ns
.preheader:8  %i_3 = add i31 %i_1, 1

ST_280: stg_986 [1/1] 0.00ns
.preheader:9  br i1 %tmp_35, label %5, label %6

ST_280: tmp_79 [1/1] 0.00ns (grouped into LUT with out node g_1)
:14  %tmp_79 = shl i32 %g, 3

ST_280: tmp_87 [1/1] 0.00ns (grouped into LUT with out node g_1)
:15  %tmp_87 = shl i32 %g, 1

ST_280: g_1 [1/1] 2.39ns (out node of the LUT)
:16  %g_1 = add i32 %tmp_79, %tmp_87

ST_280: tmp_47 [1/1] 0.00ns
:0  %tmp_47 = sext i32 %tmp_20 to i64

ST_280: arr_addr_5 [1/1] 0.00ns
:1  %arr_addr_5 = getelementptr inbounds [20 x i32]* %arr, i64 0, i64 %tmp_47

ST_280: arr_load_3 [2/2] 2.39ns
:2  %arr_load_3 = load i32* %arr_addr_5, align 4


 <State 281>: 6.59ns
ST_281: tmp_36 [1/1] 0.00ns
:0  %tmp_36 = sext i32 %g to i64

ST_281: p_sdiv2 [68/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_281: tmp_40 [1/1] 0.00ns
:17  %tmp_40 = sext i32 %g_1 to i64

ST_281: p_sdiv [68/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 282>: 6.59ns
ST_282: p_sdiv2 [67/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_282: p_sdiv [67/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 283>: 6.59ns
ST_283: p_sdiv2 [66/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_283: p_sdiv [66/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 284>: 6.59ns
ST_284: p_sdiv2 [65/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_284: p_sdiv [65/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 285>: 6.59ns
ST_285: p_sdiv2 [64/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_285: p_sdiv [64/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 286>: 6.59ns
ST_286: p_sdiv2 [63/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_286: p_sdiv [63/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 287>: 6.59ns
ST_287: p_sdiv2 [62/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_287: p_sdiv [62/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 288>: 6.59ns
ST_288: p_sdiv2 [61/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_288: p_sdiv [61/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 289>: 6.59ns
ST_289: p_sdiv2 [60/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_289: p_sdiv [60/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 290>: 6.59ns
ST_290: p_sdiv2 [59/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_290: p_sdiv [59/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 291>: 6.59ns
ST_291: p_sdiv2 [58/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_291: p_sdiv [58/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 292>: 6.59ns
ST_292: p_sdiv2 [57/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_292: p_sdiv [57/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 293>: 6.59ns
ST_293: p_sdiv2 [56/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_293: p_sdiv [56/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 294>: 6.59ns
ST_294: p_sdiv2 [55/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_294: p_sdiv [55/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 295>: 6.59ns
ST_295: p_sdiv2 [54/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_295: p_sdiv [54/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 296>: 6.59ns
ST_296: p_sdiv2 [53/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_296: p_sdiv [53/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 297>: 6.59ns
ST_297: p_sdiv2 [52/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_297: p_sdiv [52/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 298>: 6.59ns
ST_298: p_sdiv2 [51/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_298: p_sdiv [51/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 299>: 6.59ns
ST_299: p_sdiv2 [50/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_299: p_sdiv [50/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 300>: 6.59ns
ST_300: p_sdiv2 [49/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_300: p_sdiv [49/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 301>: 6.59ns
ST_301: p_sdiv2 [48/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_301: p_sdiv [48/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 302>: 6.59ns
ST_302: p_sdiv2 [47/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_302: p_sdiv [47/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 303>: 6.59ns
ST_303: p_sdiv2 [46/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_303: p_sdiv [46/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 304>: 6.59ns
ST_304: p_sdiv2 [45/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_304: p_sdiv [45/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 305>: 6.59ns
ST_305: p_sdiv2 [44/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_305: p_sdiv [44/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 306>: 6.59ns
ST_306: p_sdiv2 [43/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_306: p_sdiv [43/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 307>: 6.59ns
ST_307: p_sdiv2 [42/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_307: p_sdiv [42/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 308>: 6.59ns
ST_308: p_sdiv2 [41/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_308: p_sdiv [41/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 309>: 6.59ns
ST_309: p_sdiv2 [40/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_309: p_sdiv [40/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 310>: 6.59ns
ST_310: p_sdiv2 [39/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_310: p_sdiv [39/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 311>: 6.59ns
ST_311: p_sdiv2 [38/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_311: p_sdiv [38/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 312>: 6.59ns
ST_312: p_sdiv2 [37/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_312: p_sdiv [37/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 313>: 6.59ns
ST_313: p_sdiv2 [36/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_313: p_sdiv [36/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 314>: 6.59ns
ST_314: p_sdiv2 [35/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_314: p_sdiv [35/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 315>: 6.59ns
ST_315: p_sdiv2 [34/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_315: p_sdiv [34/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 316>: 6.59ns
ST_316: p_sdiv2 [33/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_316: p_sdiv [33/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 317>: 6.59ns
ST_317: p_sdiv2 [32/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_317: p_sdiv [32/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 318>: 6.59ns
ST_318: p_sdiv2 [31/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_318: p_sdiv [31/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 319>: 6.59ns
ST_319: p_sdiv2 [30/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_319: p_sdiv [30/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 320>: 6.59ns
ST_320: p_sdiv2 [29/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_320: p_sdiv [29/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 321>: 6.59ns
ST_321: p_sdiv2 [28/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_321: p_sdiv [28/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 322>: 6.59ns
ST_322: p_sdiv2 [27/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_322: p_sdiv [27/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 323>: 6.59ns
ST_323: p_sdiv2 [26/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_323: p_sdiv [26/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 324>: 6.59ns
ST_324: p_sdiv2 [25/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_324: p_sdiv [25/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 325>: 6.59ns
ST_325: p_sdiv2 [24/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_325: p_sdiv [24/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 326>: 6.59ns
ST_326: p_sdiv2 [23/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_326: p_sdiv [23/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 327>: 6.59ns
ST_327: p_sdiv2 [22/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_327: p_sdiv [22/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 328>: 6.59ns
ST_328: p_sdiv2 [21/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_328: p_sdiv [21/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 329>: 6.59ns
ST_329: p_sdiv2 [20/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_329: p_sdiv [20/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 330>: 6.59ns
ST_330: p_sdiv2 [19/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_330: p_sdiv [19/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 331>: 6.59ns
ST_331: p_sdiv2 [18/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_331: p_sdiv [18/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 332>: 6.59ns
ST_332: p_sdiv2 [17/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_332: p_sdiv [17/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 333>: 6.59ns
ST_333: p_sdiv2 [16/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_333: p_sdiv [16/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 334>: 6.59ns
ST_334: p_sdiv2 [15/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_334: p_sdiv [15/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 335>: 6.59ns
ST_335: p_sdiv2 [14/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_335: p_sdiv [14/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 336>: 6.59ns
ST_336: p_sdiv2 [13/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_336: p_sdiv [13/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 337>: 6.59ns
ST_337: p_sdiv2 [12/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_337: p_sdiv [12/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 338>: 6.59ns
ST_338: p_sdiv2 [11/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_338: p_sdiv [11/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 339>: 6.59ns
ST_339: p_sdiv2 [10/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_339: p_sdiv [10/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 340>: 6.59ns
ST_340: p_sdiv2 [9/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_340: p_sdiv [9/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 341>: 6.59ns
ST_341: p_sdiv2 [8/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_341: p_sdiv [8/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 342>: 6.59ns
ST_342: p_sdiv2 [7/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_342: p_sdiv [7/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 343>: 6.59ns
ST_343: p_sdiv2 [6/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_343: p_sdiv [6/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 344>: 6.59ns
ST_344: p_sdiv2 [5/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_344: p_sdiv [5/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 345>: 6.59ns
ST_345: p_sdiv2 [4/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_345: p_sdiv [4/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 346>: 6.59ns
ST_346: p_sdiv2 [3/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_346: p_sdiv [3/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 347>: 6.59ns
ST_347: p_sdiv2 [2/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_347: p_sdiv [2/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 348>: 6.59ns
ST_348: p_sdiv2 [1/68] 6.59ns
:1  %p_sdiv2 = sdiv i64 %p_Val2_4, %tmp_36

ST_348: p_sdiv [1/68] 6.59ns
:18  %p_sdiv = sdiv i64 %p_Val2_4, %tmp_40


 <State 349>: 7.57ns
ST_349: p_neg3 [1/1] 3.35ns
:2  %p_neg3 = sub i64 0, %p_sdiv2

ST_349: tmp_37 [1/1] 1.37ns
:3  %tmp_37 = select i1 %p_Result_s, i64 %p_neg3, i64 %p_sdiv2

ST_349: tmp_38 [2/2] 2.85ns
:4  %tmp_38 = call fastcc i32 @Square3_duplex(i64 %tmp_37)

ST_349: p_neg [1/1] 3.35ns
:19  %p_neg = sub i64 0, %p_sdiv

ST_349: tmp_41 [1/1] 1.37ns
:20  %tmp_41 = select i1 %p_Result_s, i64 %p_neg, i64 %p_sdiv

ST_349: tmp_42 [2/2] 2.85ns
:21  %tmp_42 = call fastcc i32 @Square3_duplex(i64 %tmp_41)


 <State 350>: 3.76ns
ST_350: tmp_38 [1/2] 3.76ns
:4  %tmp_38 = call fastcc i32 @Square3_duplex(i64 %tmp_37)

ST_350: tmp_76 [1/1] 0.00ns
:8  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_38, i32 31)

ST_350: tmp_42 [1/2] 3.76ns
:21  %tmp_42 = call fastcc i32 @Square3_duplex(i64 %tmp_41)


 <State 351>: 5.46ns
ST_351: tmp_43 [36/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 352>: 5.46ns
ST_352: tmp_43 [35/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 353>: 5.46ns
ST_353: tmp_43 [34/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 354>: 5.46ns
ST_354: tmp_43 [33/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 355>: 5.46ns
ST_355: tmp_43 [32/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 356>: 5.46ns
ST_356: tmp_43 [31/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 357>: 5.46ns
ST_357: tmp_43 [30/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 358>: 5.46ns
ST_358: tmp_43 [29/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 359>: 5.46ns
ST_359: tmp_43 [28/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 360>: 5.46ns
ST_360: tmp_43 [27/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 361>: 5.46ns
ST_361: tmp_43 [26/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 362>: 5.46ns
ST_362: tmp_43 [25/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 363>: 5.46ns
ST_363: tmp_43 [24/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 364>: 5.46ns
ST_364: tmp_43 [23/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 365>: 5.46ns
ST_365: tmp_43 [22/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 366>: 5.46ns
ST_366: tmp_43 [21/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 367>: 5.46ns
ST_367: tmp_43 [20/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 368>: 5.46ns
ST_368: tmp_43 [19/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 369>: 5.46ns
ST_369: tmp_43 [18/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 370>: 5.46ns
ST_370: tmp_43 [17/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 371>: 5.46ns
ST_371: tmp_43 [16/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 372>: 5.46ns
ST_372: tmp_43 [15/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 373>: 5.46ns
ST_373: tmp_43 [14/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 374>: 5.46ns
ST_374: tmp_43 [13/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 375>: 5.46ns
ST_375: tmp_43 [12/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 376>: 5.46ns
ST_376: tmp_43 [11/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 377>: 5.46ns
ST_377: tmp_43 [10/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 378>: 5.46ns
ST_378: tmp_43 [9/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 379>: 5.46ns
ST_379: tmp_43 [8/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 380>: 6.68ns
ST_380: sext2_cast [1/1] 0.00ns
:5  %sext2_cast = sext i32 %tmp_38 to i65

ST_380: mul3 [6/6] 6.68ns
:6  %mul3 = mul i65 6871947674, %sext2_cast

ST_380: tmp_43 [7/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 381>: 6.68ns
ST_381: mul3 [5/6] 6.68ns
:6  %mul3 = mul i65 6871947674, %sext2_cast

ST_381: tmp_43 [6/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 382>: 6.68ns
ST_382: mul3 [4/6] 6.68ns
:6  %mul3 = mul i65 6871947674, %sext2_cast

ST_382: tmp_43 [5/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 383>: 6.68ns
ST_383: mul3 [3/6] 6.68ns
:6  %mul3 = mul i65 6871947674, %sext2_cast

ST_383: tmp_43 [4/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 384>: 6.68ns
ST_384: mul3 [2/6] 6.68ns
:6  %mul3 = mul i65 6871947674, %sext2_cast

ST_384: tmp_43 [3/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 385>: 6.68ns
ST_385: mul3 [1/6] 6.68ns
:6  %mul3 = mul i65 6871947674, %sext2_cast

ST_385: tmp_78 [1/1] 0.00ns
:10  %tmp_78 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul3, i32 36, i32 64)

ST_385: tmp_43 [2/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10


 <State 386>: 8.25ns
ST_386: neg_mul2 [1/1] 3.47ns
:7  %neg_mul2 = sub i65 0, %mul3

ST_386: tmp_77 [1/1] 0.00ns (grouped into LUT with out node neg_ti2)
:9  %tmp_77 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul2, i32 36, i32 64)

ST_386: p_v_v [1/1] 0.00ns (grouped into LUT with out node neg_ti2)
:11  %p_v_v = select i1 %tmp_76, i29 %tmp_77, i29 %tmp_78

ST_386: neg_ti2 [1/1] 2.39ns (out node of the LUT)
:12  %neg_ti2 = sub i29 0, %p_v_v

ST_386: tmp_75 [1/1] 0.00ns (grouped into LUT with out node tmp_44)
:13  %tmp_75 = select i1 %tmp_76, i29 %neg_ti2, i29 %tmp_78

ST_386: tmp_43 [1/36] 5.46ns
:22  %tmp_43 = srem i32 %tmp_42, 10

ST_386: tmp_88 [1/1] 0.00ns (grouped into LUT with out node tmp_44)
:23  %tmp_88 = trunc i32 %tmp_43 to i29

ST_386: tmp_44 [1/1] 2.39ns (out node of the LUT)
:24  %tmp_44 = add i29 %tmp_75, %tmp_88


 <State 387>: 2.87ns
ST_387: tmp_46_cast_cast_cast [1/1] 0.00ns
:25  %tmp_46_cast_cast_cast = sext i29 %tmp_44 to i47

ST_387: s_3 [1/1] 2.87ns
:26  %s_3 = add i47 %s_2_cast, %tmp_46_cast_cast_cast

ST_387: tmp_91 [1/1] 0.00ns
:34  %tmp_91 = trunc i47 %s_3 to i46

ST_387: tmp_92 [1/1] 0.00ns
:38  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %s_3, i32 45)


 <State 388>: 6.68ns
ST_388: tmp_45 [51/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_388: sext3_cast [1/1] 0.00ns
:35  %sext3_cast = sext i46 %tmp_91 to i93

ST_388: mul4 [11/11] 6.68ns
:36  %mul4 = mul i93 112589990684263, %sext3_cast


 <State 389>: 6.68ns
ST_389: tmp_45 [50/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_389: mul4 [10/11] 6.68ns
:36  %mul4 = mul i93 112589990684263, %sext3_cast


 <State 390>: 6.68ns
ST_390: tmp_45 [49/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_390: mul4 [9/11] 6.68ns
:36  %mul4 = mul i93 112589990684263, %sext3_cast


 <State 391>: 6.68ns
ST_391: tmp_45 [48/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_391: mul4 [8/11] 6.68ns
:36  %mul4 = mul i93 112589990684263, %sext3_cast


 <State 392>: 6.68ns
ST_392: tmp_45 [47/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_392: mul4 [7/11] 6.68ns
:36  %mul4 = mul i93 112589990684263, %sext3_cast


 <State 393>: 6.68ns
ST_393: tmp_45 [46/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_393: mul4 [6/11] 6.68ns
:36  %mul4 = mul i93 112589990684263, %sext3_cast


 <State 394>: 6.68ns
ST_394: tmp_45 [45/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_394: mul4 [5/11] 6.68ns
:36  %mul4 = mul i93 112589990684263, %sext3_cast


 <State 395>: 6.68ns
ST_395: tmp_45 [44/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_395: mul4 [4/11] 6.68ns
:36  %mul4 = mul i93 112589990684263, %sext3_cast


 <State 396>: 6.68ns
ST_396: tmp_45 [43/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_396: mul4 [3/11] 6.68ns
:36  %mul4 = mul i93 112589990684263, %sext3_cast


 <State 397>: 6.68ns
ST_397: tmp_45 [42/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_397: mul4 [2/11] 6.68ns
:36  %mul4 = mul i93 112589990684263, %sext3_cast


 <State 398>: 6.68ns
ST_398: tmp_45 [41/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_398: mul4 [1/11] 6.68ns
:36  %mul4 = mul i93 112589990684263, %sext3_cast

ST_398: tmp_94 [1/1] 0.00ns
:41  %tmp_94 = call i43 @_ssdm_op_PartSelect.i43.i93.i32.i32(i93 %mul4, i32 50, i32 92)


 <State 399>: 8.43ns
ST_399: tmp_45 [40/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10

ST_399: neg_mul4 [1/1] 4.31ns
:37  %neg_mul4 = sub i93 0, %mul4

ST_399: tmp_93 [1/1] 0.00ns (grouped into LUT with out node neg_ti3)
:39  %tmp_93 = call i43 @_ssdm_op_PartSelect.i43.i93.i32.i32(i93 %neg_mul4, i32 50, i32 92)

ST_399: tmp_80 [1/1] 0.00ns (grouped into LUT with out node neg_ti3)
:40  %tmp_80 = sext i43 %tmp_93 to i46

ST_399: tmp_81 [1/1] 0.00ns
:42  %tmp_81 = sext i43 %tmp_94 to i46

ST_399: tmp_82 [1/1] 0.00ns (grouped into LUT with out node neg_ti3)
:43  %tmp_82 = select i1 %tmp_92, i46 %tmp_80, i46 %tmp_81

ST_399: neg_ti3 [1/1] 2.75ns (out node of the LUT)
:44  %neg_ti3 = sub i46 0, %tmp_82

ST_399: tmp_83 [1/1] 1.37ns
:45  %tmp_83 = select i1 %tmp_92, i46 %neg_ti3, i46 %tmp_81


 <State 400>: 6.03ns
ST_400: tmp_45 [39/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 401>: 6.03ns
ST_401: tmp_45 [38/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 402>: 6.03ns
ST_402: tmp_45 [37/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 403>: 6.03ns
ST_403: tmp_45 [36/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 404>: 6.03ns
ST_404: tmp_45 [35/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 405>: 6.03ns
ST_405: tmp_45 [34/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 406>: 6.03ns
ST_406: tmp_45 [33/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 407>: 6.03ns
ST_407: tmp_45 [32/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 408>: 6.03ns
ST_408: tmp_45 [31/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 409>: 6.03ns
ST_409: tmp_45 [30/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 410>: 6.03ns
ST_410: tmp_45 [29/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 411>: 6.03ns
ST_411: tmp_45 [28/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 412>: 6.03ns
ST_412: tmp_45 [27/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 413>: 6.03ns
ST_413: tmp_45 [26/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 414>: 6.03ns
ST_414: tmp_45 [25/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 415>: 6.03ns
ST_415: tmp_45 [24/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 416>: 6.03ns
ST_416: tmp_45 [23/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 417>: 6.03ns
ST_417: tmp_45 [22/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 418>: 6.03ns
ST_418: tmp_45 [21/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 419>: 6.03ns
ST_419: tmp_45 [20/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 420>: 6.03ns
ST_420: tmp_45 [19/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 421>: 6.03ns
ST_421: tmp_45 [18/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 422>: 6.03ns
ST_422: tmp_45 [17/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 423>: 6.03ns
ST_423: tmp_45 [16/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 424>: 6.03ns
ST_424: tmp_45 [15/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 425>: 6.03ns
ST_425: tmp_45 [14/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 426>: 6.03ns
ST_426: tmp_45 [13/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 427>: 6.03ns
ST_427: tmp_45 [12/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 428>: 6.03ns
ST_428: tmp_45 [11/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 429>: 6.03ns
ST_429: tmp_45 [10/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 430>: 6.03ns
ST_430: tmp_45 [9/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 431>: 6.03ns
ST_431: tmp_45 [8/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 432>: 6.03ns
ST_432: tmp_45 [7/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 433>: 6.03ns
ST_433: tmp_45 [6/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 434>: 6.03ns
ST_434: tmp_45 [5/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 435>: 6.03ns
ST_435: tmp_45 [4/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 436>: 6.03ns
ST_436: tmp_45 [3/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 437>: 6.03ns
ST_437: tmp_45 [2/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 438>: 6.03ns
ST_438: tmp_45 [1/51] 6.03ns
:27  %tmp_45 = srem i47 %s_3, 10


 <State 439>: 6.68ns
ST_439: tmp_47_cast [1/1] 0.00ns
:28  %tmp_47_cast = sext i47 %tmp_45 to i64

ST_439: tmp_46 [4/4] 6.68ns
:29  %tmp_46 = mul nsw i64 %f_1, %tmp_47_cast

ST_439: tmp_89 [1/1] 0.00ns (grouped into LUT with out node f_2)
:31  %tmp_89 = shl i64 %f_1, 3

ST_439: tmp_90 [1/1] 0.00ns (grouped into LUT with out node f_2)
:32  %tmp_90 = shl i64 %f_1, 1

ST_439: f_2 [1/1] 3.35ns (out node of the LUT)
:33  %f_2 = add i64 %tmp_89, %tmp_90


 <State 440>: 6.68ns
ST_440: tmp_46 [3/4] 6.68ns
:29  %tmp_46 = mul nsw i64 %f_1, %tmp_47_cast


 <State 441>: 6.68ns
ST_441: tmp_46 [2/4] 6.68ns
:29  %tmp_46 = mul nsw i64 %f_1, %tmp_47_cast


 <State 442>: 6.68ns
ST_442: tmp_46 [1/4] 6.68ns
:29  %tmp_46 = mul nsw i64 %f_1, %tmp_47_cast


 <State 443>: 3.35ns
ST_443: sqr_3 [1/1] 3.35ns
:30  %sqr_3 = add nsw i64 %tmp_46, %sqr_1

ST_443: stg_1275 [1/1] 0.00ns
:46  br label %.preheader


 <State 444>: 5.24ns
ST_444: arr_load_3 [1/2] 2.39ns
:2  %arr_load_3 = load i32* %arr_addr_5, align 4

ST_444: tmp_48 [1/1] 0.00ns
:3  %tmp_48 = sext i32 %arr_load_3 to i64

ST_444: tmp_49 [2/2] 2.85ns
:4  %tmp_49 = call fastcc i32 @Square3_duplex(i64 %tmp_48)


 <State 445>: 3.76ns
ST_445: tmp_49 [1/2] 3.76ns
:4  %tmp_49 = call fastcc i32 @Square3_duplex(i64 %tmp_48)

ST_445: tmp_95 [1/1] 0.00ns
:8  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_49, i32 31)


 <State 446>: 6.68ns
ST_446: sext4_cast [1/1] 0.00ns
:5  %sext4_cast = sext i32 %tmp_49 to i65

ST_446: mul5 [6/6] 6.68ns
:6  %mul5 = mul i65 %sext4_cast, 6871947674


 <State 447>: 6.68ns
ST_447: mul5 [5/6] 6.68ns
:6  %mul5 = mul i65 %sext4_cast, 6871947674


 <State 448>: 6.68ns
ST_448: mul5 [4/6] 6.68ns
:6  %mul5 = mul i65 %sext4_cast, 6871947674


 <State 449>: 6.68ns
ST_449: mul5 [3/6] 6.68ns
:6  %mul5 = mul i65 %sext4_cast, 6871947674


 <State 450>: 6.68ns
ST_450: mul5 [2/6] 6.68ns
:6  %mul5 = mul i65 %sext4_cast, 6871947674


 <State 451>: 6.68ns
ST_451: mul5 [1/6] 6.68ns
:6  %mul5 = mul i65 %sext4_cast, 6871947674

ST_451: tmp_97 [1/1] 0.00ns
:11  %tmp_97 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul5, i32 36, i32 64)


 <State 452>: 8.73ns
ST_452: neg_mul5 [1/1] 3.47ns
:7  %neg_mul5 = sub i65 0, %mul5

ST_452: tmp_96 [1/1] 0.00ns (grouped into LUT with out node neg_ti4)
:9  %tmp_96 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul5, i32 36, i32 64)

ST_452: tmp_84 [1/1] 0.00ns (grouped into LUT with out node neg_ti4)
:10  %tmp_84 = sext i29 %tmp_96 to i32

ST_452: tmp_85 [1/1] 0.00ns
:12  %tmp_85 = sext i29 %tmp_97 to i32

ST_452: tmp_86 [1/1] 0.00ns (grouped into LUT with out node neg_ti4)
:13  %tmp_86 = select i1 %tmp_95, i32 %tmp_84, i32 %tmp_85

ST_452: neg_ti4 [1/1] 2.39ns (out node of the LUT)
:14  %neg_ti4 = sub i32 0, %tmp_86

ST_452: tmp_98 [1/1] 0.00ns (grouped into LUT with out node d)
:15  %tmp_98 = select i1 %tmp_95, i32 %neg_ti4, i32 %tmp_85

ST_452: tmp_53_cast_cast_cast [1/1] 0.00ns (grouped into LUT with out node d)
:16  %tmp_53_cast_cast_cast = sext i32 %tmp_98 to i47

ST_452: d [1/1] 2.87ns (out node of the LUT)
:17  %d = add i47 %s_2_cast, %tmp_53_cast_cast_cast


 <State 453>: 6.68ns
ST_453: d_2_cast [1/1] 0.00ns
:18  %d_2_cast = sext i47 %d to i64

ST_453: tmp_51 [14/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 454>: 6.68ns
ST_454: tmp_51 [13/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 455>: 6.68ns
ST_455: tmp_51 [12/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 456>: 6.68ns
ST_456: tmp_51 [11/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 457>: 6.68ns
ST_457: tmp_51 [10/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 458>: 6.68ns
ST_458: tmp_51 [9/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 459>: 6.68ns
ST_459: tmp_51 [8/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 460>: 6.68ns
ST_460: tmp_51 [7/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 461>: 6.68ns
ST_461: tmp_51 [6/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 462>: 6.68ns
ST_462: tmp_51 [5/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 463>: 6.68ns
ST_463: tmp_51 [4/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 464>: 6.68ns
ST_464: tmp_51 [3/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 465>: 6.68ns
ST_465: tmp_51 [2/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 466>: 6.68ns
ST_466: tmp_51 [1/14] 6.68ns
:19  %tmp_51 = mul nsw i64 %d_2_cast, %f_1


 <State 467>: 3.35ns
ST_467: sqr_4 [1/1] 3.35ns
:20  %sqr_4 = add nsw i64 %tmp_51, %sqr_1


 <State 468>: 6.02ns
ST_468: tmp_52 [6/6] 6.02ns
:21  %tmp_52 = sitofp i64 %sqr_4 to double


 <State 469>: 6.02ns
ST_469: tmp_52 [5/6] 6.02ns
:21  %tmp_52 = sitofp i64 %sqr_4 to double


 <State 470>: 6.02ns
ST_470: tmp_52 [4/6] 6.02ns
:21  %tmp_52 = sitofp i64 %sqr_4 to double


 <State 471>: 6.02ns
ST_471: tmp_52 [3/6] 6.02ns
:21  %tmp_52 = sitofp i64 %sqr_4 to double


 <State 472>: 6.02ns
ST_472: tmp_52 [2/6] 6.02ns
:21  %tmp_52 = sitofp i64 %sqr_4 to double


 <State 473>: 6.02ns
ST_473: tmp_52 [1/6] 6.02ns
:21  %tmp_52 = sitofp i64 %sqr_4 to double


 <State 474>: 8.66ns
ST_474: tmp_53 [31/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 475>: 8.66ns
ST_475: tmp_53 [30/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 476>: 8.66ns
ST_476: tmp_53 [29/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 477>: 8.66ns
ST_477: tmp_53 [28/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 478>: 8.66ns
ST_478: tmp_53 [27/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 479>: 8.66ns
ST_479: tmp_53 [26/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 480>: 8.66ns
ST_480: tmp_53 [25/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 481>: 8.66ns
ST_481: tmp_53 [24/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 482>: 8.66ns
ST_482: tmp_53 [23/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 483>: 8.66ns
ST_483: tmp_53 [22/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 484>: 8.66ns
ST_484: tmp_53 [21/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 485>: 8.66ns
ST_485: tmp_53 [20/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 486>: 8.66ns
ST_486: tmp_53 [19/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 487>: 8.66ns
ST_487: tmp_53 [18/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 488>: 8.66ns
ST_488: tmp_53 [17/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 489>: 8.66ns
ST_489: tmp_53 [16/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 490>: 8.66ns
ST_490: tmp_53 [15/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 491>: 8.66ns
ST_491: tmp_53 [14/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 492>: 8.66ns
ST_492: tmp_53 [13/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 493>: 8.66ns
ST_493: tmp_53 [12/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 494>: 8.66ns
ST_494: tmp_53 [11/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 495>: 8.66ns
ST_495: tmp_53 [10/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 496>: 8.66ns
ST_496: tmp_53 [9/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 497>: 8.66ns
ST_497: tmp_53 [8/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 498>: 8.66ns
ST_498: tmp_53 [7/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 499>: 8.66ns
ST_499: tmp_53 [6/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 500>: 8.66ns
ST_500: tmp_53 [5/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 501>: 8.66ns
ST_501: tmp_53 [4/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 502>: 8.66ns
ST_502: tmp_53 [3/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 503>: 8.66ns
ST_503: tmp_53 [2/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04


 <State 504>: 8.66ns
ST_504: tmp_53 [1/31] 8.66ns
:22  %tmp_53 = fdiv double %tmp_52, 1.000000e+04

ST_504: stg_1351 [1/1] 0.00ns
:23  call void @_ssdm_op_Write.ap_auto.doubleP(double* %ans, double %tmp_53) nounwind

ST_504: stg_1352 [1/1] 0.00ns
:24  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
