module up_counter(clk, reset, out, counter);
	
	input logic clk, reset;
	input logic [1:0] out;
	output logic [4:0] counter;

	logic [4:0] counter_up;
	
	always_ff @(posedge clk) begin
		if (reset) counter_up <= 5'd0;
		else if (out[0]) counter_up <= counter_up + 5'd1;
		else if (out[1]) counter_up <= counter_up - 5'd1;
		else counter_up <= counter_up;
	end 
	
	assign counter = counter_up;
	
endmodule
