diff --git a/gcc/config/bfin/bfin.md b/gcc/config/bfin/bfin.md
index 10a19aac23e..dca5f66c831 100644
--- a/gcc/config/bfin/bfin.md
+++ b/gcc/config/bfin/bfin.md
@@ -1732,7 +1732,7 @@
 		(ashift:SI (zero_extend:SI (reg:BI REG_CC)) (const_int 31))))
    (set (reg:BI REG_CC)
 	(zero_extract:BI (match_dup 1) (const_int 1) (const_int 0)))]
-  ""
+  "0"
   "%0 = ROT %1 BY -1%!"
   [(set_attr "type" "dsp32shiftimm")])
 
@@ -1742,7 +1742,7 @@
 		(zero_extend:SI (reg:BI REG_CC))))
    (set (reg:BI REG_CC)
 	(zero_extract:BI (match_dup 1) (const_int 31) (const_int 0)))]
-  ""
+  "0"
   "%0 = ROT %1 BY 1%!"
   [(set_attr "type" "dsp32shiftimm")])
 
@@ -1750,7 +1750,7 @@
   [(set (match_operand:DI 0 "register_operand" "")
 	(lshiftrt:DI (match_operand:DI 1 "register_operand" "")
 		     (match_operand:DI 2 "general_operand" "")))]
-  ""
+  "0"
 {
   rtx lo_half[2], hi_half[2];
       
@@ -1771,7 +1771,7 @@
   [(set (match_operand:DI 0 "register_operand" "")
 	(ashiftrt:DI (match_operand:DI 1 "register_operand" "")
 		     (match_operand:DI 2 "general_operand" "")))]
-  ""
+  "0"
 {
   rtx lo_half[2], hi_half[2];
       
@@ -1793,7 +1793,7 @@
   [(set (match_operand:DI 0 "register_operand" "")
 	(ashift:DI (match_operand:DI 1 "register_operand" "")
 		   (match_operand:DI 2 "general_operand" "")))]
-  ""
+  "0"
 {
   rtx lo_half[2], hi_half[2];
       
