Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Aug 11 20:40:05 2024
| Host         : n3-43-220.dhcp.drexel.edu running 64-bit unknown
| Command      : report_methodology -file snncore_methodology_drc_routed.rpt -pb snncore_methodology_drc_routed.pb -rpx snncore_methodology_drc_routed.rpx
| Design       : snncore
| Device       : xcku5p-ffvb676-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 132
+-----------+----------+-----------------------------------------+------------+
| Rule      | Severity | Description                             | Violations |
+-----------+----------+-----------------------------------------+------------+
| SYNTH-4   | Warning  | Shallow depth for a dedicated block RAM | 50         |
| TIMING-9  | Warning  | Unknown CDC Logic                       | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer        | 1          |
| TIMING-18 | Warning  | Missing input or output delay           | 80         |
+-----------+----------+-----------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-4#1 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#2 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[10].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#3 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[11].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#4 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[12].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#5 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[13].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#6 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[14].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#7 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[15].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#8 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#9 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[17].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#10 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[18].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#11 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[19].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#12 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[1].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#13 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[2].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#14 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[3].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#15 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[4].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#16 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[5].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#17 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[6].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#18 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[7].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#19 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[8].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#20 Warning
Shallow depth for a dedicated block RAM  
The instance layer_input/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#21 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#22 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[10].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#23 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[11].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#24 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[12].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#25 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[13].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#26 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[14].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#27 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[15].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#28 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#29 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#30 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#31 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[19].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#32 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[1].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#33 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[2].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#34 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#35 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[4].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#36 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[5].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#37 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[6].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#38 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[7].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#39 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[8].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#40 Warning
Shallow depth for a dedicated block RAM  
The instance layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#41 Warning
Shallow depth for a dedicated block RAM  
The instance layer_output/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#42 Warning
Shallow depth for a dedicated block RAM  
The instance layer_output/neuron[1].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#43 Warning
Shallow depth for a dedicated block RAM  
The instance layer_output/neuron[2].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#44 Warning
Shallow depth for a dedicated block RAM  
The instance layer_output/neuron[3].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#45 Warning
Shallow depth for a dedicated block RAM  
The instance layer_output/neuron[4].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#46 Warning
Shallow depth for a dedicated block RAM  
The instance layer_output/neuron[5].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#47 Warning
Shallow depth for a dedicated block RAM  
The instance layer_output/neuron[6].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#48 Warning
Shallow depth for a dedicated block RAM  
The instance layer_output/neuron[7].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#49 Warning
Shallow depth for a dedicated block RAM  
The instance layer_output/neuron[8].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

SYNTH-4#50 Warning
Shallow depth for a dedicated block RAM  
The instance layer_output/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason: The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *)  to instruct Vivado to infer distributed LUT RAM.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cfg_write relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on mem_write relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on spk_in[0] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on spk_in[10] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on spk_in[11] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on spk_in[12] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on spk_in[13] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on spk_in[14] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on spk_in[15] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on spk_in[16] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on spk_in[17] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on spk_in[18] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on spk_in[19] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on spk_in[1] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on spk_in[2] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on spk_in[3] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on spk_in[4] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on spk_in[5] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on spk_in[6] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on spk_in[7] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on spk_in[8] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on spk_in[9] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on wr_addr[0] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on wr_addr[10] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on wr_addr[11] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on wr_addr[12] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on wr_addr[13] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on wr_addr[14] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on wr_addr[15] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on wr_addr[16] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on wr_addr[17] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on wr_addr[18] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on wr_addr[19] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on wr_addr[1] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on wr_addr[20] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on wr_addr[21] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on wr_addr[22] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on wr_addr[23] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on wr_addr[24] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on wr_addr[25] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on wr_addr[26] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on wr_addr[27] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on wr_addr[28] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on wr_addr[29] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on wr_addr[2] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on wr_addr[30] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on wr_addr[31] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on wr_addr[3] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on wr_addr[4] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on wr_addr[5] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on wr_addr[6] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on wr_addr[7] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on wr_addr[8] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on wr_addr[9] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on wr_data[0] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on wr_data[1] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on wr_data[2] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on wr_data[3] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on wr_data[4] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on wr_data[5] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on wr_data[6] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on wr_data[7] relative to the rising and/or falling clock edge(s) of memclk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on gpout[0] relative to the rising and/or falling clock edge(s) of memclk, spkclk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on gpout[1] relative to the rising and/or falling clock edge(s) of memclk, spkclk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on gpout[2] relative to the rising and/or falling clock edge(s) of memclk, spkclk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on gpout[3] relative to the rising and/or falling clock edge(s) of memclk, spkclk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on gpout[4] relative to the rising and/or falling clock edge(s) of memclk, spkclk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on gpout[5] relative to the rising and/or falling clock edge(s) of memclk, spkclk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on gpout[6] relative to the rising and/or falling clock edge(s) of memclk, spkclk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on gpout[7] relative to the rising and/or falling clock edge(s) of memclk, spkclk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on spk_out[0] relative to the rising and/or falling clock edge(s) of spkclk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on spk_out[1] relative to the rising and/or falling clock edge(s) of spkclk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on spk_out[2] relative to the rising and/or falling clock edge(s) of spkclk.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on spk_out[3] relative to the rising and/or falling clock edge(s) of spkclk.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on spk_out[4] relative to the rising and/or falling clock edge(s) of spkclk.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on spk_out[5] relative to the rising and/or falling clock edge(s) of spkclk.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on spk_out[6] relative to the rising and/or falling clock edge(s) of spkclk.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on spk_out[7] relative to the rising and/or falling clock edge(s) of spkclk.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on spk_out[8] relative to the rising and/or falling clock edge(s) of spkclk.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on spk_out[9] relative to the rising and/or falling clock edge(s) of spkclk.
Related violations: <none>


