Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date              : Thu Jul 28 03:04:12 2016
| Host              : LinuxBox running 64-bit Debian GNU/Linux 8.5 (jessie)
| Command           : report_clock_utilization -file FullChip_clock_utilization_routed.rpt
| Design            : FullChip
| Device            : 7a100t-csg324
| Speed File        : -2  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X0Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+
|       |                    |               |   Num Loads  |       |
+-------+--------------------+---------------+------+-------+-------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed |
+-------+--------------------+---------------+------+-------+-------+
|     1 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG |   96 |    46 |    no |
+-------+--------------------+---------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                    |                                                                                            |   Num Loads  |       |
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                                                                                      | Net Name                                                                                   | BELs | Sites | Fixed |
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg                    | inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0                    |    1 |     1 |    no |
|     2 | outputmemorycontroller/generator2/AddGen2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg | outputmemorycontroller/generator2/AddGen2/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |    1 |     1 |    no |
|     3 | inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg                   | inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0                   |    2 |     2 |    no |
|     4 | outputmemorycontroller/generator1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg  | outputmemorycontroller/generator1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  |    2 |     2 |    no |
|     5 | outputmemorycontroller/outputsync/Master/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg  | outputmemorycontroller/outputsync/Master/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  |    2 |     2 |    no |
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    8 | 20800 |    0 |  2400 |    0 |    20 |    1 |    10 |    2 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   87 | 16000 |    0 |  2400 |    4 |    20 |    1 |    10 |    6 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X0Y8 |   no  |         0 |        0 |       0 |         2 |       0 |       0 |   8 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


9. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |        10 |       0 |       0 |  82 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y78 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0" driven by instance "inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg" located at site "SLICE_X4Y53"
#startgroup
create_pblock {CLKAG_inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}
add_cells_to_pblock [get_pblocks  {CLKAG_inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0"}]]]
resize_pblock [get_pblocks {CLKAG_inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0" driven by instance "inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg" located at site "SLICE_X10Y52"
#startgroup
create_pblock {CLKAG_inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}
add_cells_to_pblock [get_pblocks  {CLKAG_inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0"}]]]
resize_pblock [get_pblocks {CLKAG_inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "outputmemorycontroller/generator1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0" driven by instance "outputmemorycontroller/generator1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg" located at site "SLICE_X2Y63"
#startgroup
create_pblock {CLKAG_outputmemorycontroller/generator1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}
add_cells_to_pblock [get_pblocks  {CLKAG_outputmemorycontroller/generator1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="outputmemorycontroller/generator1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0"}]]]
resize_pblock [get_pblocks {CLKAG_outputmemorycontroller/generator1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "outputmemorycontroller/generator2/AddGen2/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0" driven by instance "outputmemorycontroller/generator2/AddGen2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg" located at site "SLICE_X3Y61"
#startgroup
create_pblock {CLKAG_outputmemorycontroller/generator2/AddGen2/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}
add_cells_to_pblock [get_pblocks  {CLKAG_outputmemorycontroller/generator2/AddGen2/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="outputmemorycontroller/generator2/AddGen2/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0"}]]]
resize_pblock [get_pblocks {CLKAG_outputmemorycontroller/generator2/AddGen2/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "outputmemorycontroller/outputsync/Master/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0" driven by instance "outputmemorycontroller/outputsync/Master/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg" located at site "SLICE_X4Y53"
#startgroup
create_pblock {CLKAG_outputmemorycontroller/outputsync/Master/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}
add_cells_to_pblock [get_pblocks  {CLKAG_outputmemorycontroller/outputsync/Master/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="outputmemorycontroller/outputsync/Master/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0"}]]]
resize_pblock [get_pblocks {CLKAG_outputmemorycontroller/outputsync/Master/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
