
ADC_Or.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000728c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  080073a0  080073a0  000173a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800787c  0800787c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800787c  0800787c  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800787c  0800787c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800787c  0800787c  0001787c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007880  08007880  00017880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007884  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  200001e0  08007a64  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a8  08007a64  000202a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000069f1  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000176c  00000000  00000000  00026bfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e8  00000000  00000000  00028368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000740  00000000  00000000  00028b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e85  00000000  00000000  00029290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008918  00000000  00000000  00041115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008681d  00000000  00000000  00049a2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d024a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033fc  00000000  00000000  000d029c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08007384 	.word	0x08007384

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08007384 	.word	0x08007384

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bdc:	f000 fade 	bl	800119c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000be0:	f000 f84a 	bl	8000c78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000be4:	f000 f900 	bl	8000de8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000be8:	f000 f896 	bl	8000d18 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000bec:	f000 f8d2 	bl	8000d94 <MX_USART1_UART_Init>
  HAL_ADC_Start(&hadc1);
 8000bf0:	481b      	ldr	r0, [pc, #108]	; (8000c60 <main+0x88>)
 8000bf2:	f000 fc31 	bl	8001458 <HAL_ADC_Start>
  {
    /* USER CODE END WHILE */


	 /* USER CODE BEGIN 3 */
	  adc_deg[0]=HAL_ADC_GetValue(&hadc1);
 8000bf6:	481a      	ldr	r0, [pc, #104]	; (8000c60 <main+0x88>)
 8000bf8:	f000 fcdc 	bl	80015b4 <HAL_ADC_GetValue>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	4a19      	ldr	r2, [pc, #100]	; (8000c64 <main+0x8c>)
 8000c00:	6013      	str	r3, [r2, #0]
	  temp = adc_deg[0]/8.215;
 8000c02:	4b18      	ldr	r3, [pc, #96]	; (8000c64 <main+0x8c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4618      	mov	r0, r3
 8000c08:	f7ff fbec 	bl	80003e4 <__aeabi_ui2d>
 8000c0c:	a312      	add	r3, pc, #72	; (adr r3, 8000c58 <main+0x80>)
 8000c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c12:	f7ff fd8b 	bl	800072c <__aeabi_ddiv>
 8000c16:	4602      	mov	r2, r0
 8000c18:	460b      	mov	r3, r1
 8000c1a:	4610      	mov	r0, r2
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	f7ff ff53 	bl	8000ac8 <__aeabi_d2f>
 8000c22:	4603      	mov	r3, r0
 8000c24:	4a10      	ldr	r2, [pc, #64]	; (8000c68 <main+0x90>)
 8000c26:	6013      	str	r3, [r2, #0]
	  sprintf((char *)usart_deg,"Deer: %.1f C \r\n",temp);
 8000c28:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <main+0x90>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fbfb 	bl	8000428 <__aeabi_f2d>
 8000c32:	4602      	mov	r2, r0
 8000c34:	460b      	mov	r3, r1
 8000c36:	490d      	ldr	r1, [pc, #52]	; (8000c6c <main+0x94>)
 8000c38:	480d      	ldr	r0, [pc, #52]	; (8000c70 <main+0x98>)
 8000c3a:	f002 fde7 	bl	800380c <siprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t *)usart_deg,17,500);
 8000c3e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000c42:	2211      	movs	r2, #17
 8000c44:	490a      	ldr	r1, [pc, #40]	; (8000c70 <main+0x98>)
 8000c46:	480b      	ldr	r0, [pc, #44]	; (8000c74 <main+0x9c>)
 8000c48:	f001 fdd1 	bl	80027ee <HAL_UART_Transmit>
      HAL_Delay(1000);
 8000c4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c50:	f000 fb06 	bl	8001260 <HAL_Delay>
	  adc_deg[0]=HAL_ADC_GetValue(&hadc1);
 8000c54:	e7cf      	b.n	8000bf6 <main+0x1e>
 8000c56:	bf00      	nop
 8000c58:	7ae147ae 	.word	0x7ae147ae
 8000c5c:	40206e14 	.word	0x40206e14
 8000c60:	200001fc 	.word	0x200001fc
 8000c64:	20000284 	.word	0x20000284
 8000c68:	2000028c 	.word	0x2000028c
 8000c6c:	080073a0 	.word	0x080073a0
 8000c70:	20000270 	.word	0x20000270
 8000c74:	2000022c 	.word	0x2000022c

08000c78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b094      	sub	sp, #80	; 0x50
 8000c7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c82:	2228      	movs	r2, #40	; 0x28
 8000c84:	2100      	movs	r1, #0
 8000c86:	4618      	mov	r0, r3
 8000c88:	f001 ff46 	bl	8002b18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c9c:	1d3b      	adds	r3, r7, #4
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	605a      	str	r2, [r3, #4]
 8000ca4:	609a      	str	r2, [r3, #8]
 8000ca6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cac:	2301      	movs	r3, #1
 8000cae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cb0:	2310      	movs	r3, #16
 8000cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f001 f879 	bl	8001db4 <HAL_RCC_OscConfig>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000cc8:	f000 f8a4 	bl	8000e14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ccc:	230f      	movs	r3, #15
 8000cce:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ce0:	f107 0314 	add.w	r3, r7, #20
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f001 fae6 	bl	80022b8 <HAL_RCC_ClockConfig>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000cf2:	f000 f88f 	bl	8000e14 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cfe:	1d3b      	adds	r3, r7, #4
 8000d00:	4618      	mov	r0, r3
 8000d02:	f001 fc71 	bl	80025e8 <HAL_RCCEx_PeriphCLKConfig>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000d0c:	f000 f882 	bl	8000e14 <Error_Handler>
  }
}
 8000d10:	bf00      	nop
 8000d12:	3750      	adds	r7, #80	; 0x50
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d1e:	1d3b      	adds	r3, r7, #4
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
 8000d24:	605a      	str	r2, [r3, #4]
 8000d26:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d28:	4b18      	ldr	r3, [pc, #96]	; (8000d8c <MX_ADC1_Init+0x74>)
 8000d2a:	4a19      	ldr	r2, [pc, #100]	; (8000d90 <MX_ADC1_Init+0x78>)
 8000d2c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d2e:	4b17      	ldr	r3, [pc, #92]	; (8000d8c <MX_ADC1_Init+0x74>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d34:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <MX_ADC1_Init+0x74>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d3a:	4b14      	ldr	r3, [pc, #80]	; (8000d8c <MX_ADC1_Init+0x74>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d40:	4b12      	ldr	r3, [pc, #72]	; (8000d8c <MX_ADC1_Init+0x74>)
 8000d42:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000d46:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d48:	4b10      	ldr	r3, [pc, #64]	; (8000d8c <MX_ADC1_Init+0x74>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	; (8000d8c <MX_ADC1_Init+0x74>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d54:	480d      	ldr	r0, [pc, #52]	; (8000d8c <MX_ADC1_Init+0x74>)
 8000d56:	f000 faa7 	bl	80012a8 <HAL_ADC_Init>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000d60:	f000 f858 	bl	8000e14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d64:	2301      	movs	r3, #1
 8000d66:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	4619      	mov	r1, r3
 8000d74:	4805      	ldr	r0, [pc, #20]	; (8000d8c <MX_ADC1_Init+0x74>)
 8000d76:	f000 fc29 	bl	80015cc <HAL_ADC_ConfigChannel>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000d80:	f000 f848 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d84:	bf00      	nop
 8000d86:	3710      	adds	r7, #16
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	200001fc 	.word	0x200001fc
 8000d90:	40012400 	.word	0x40012400

08000d94 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d98:	4b11      	ldr	r3, [pc, #68]	; (8000de0 <MX_USART1_UART_Init+0x4c>)
 8000d9a:	4a12      	ldr	r2, [pc, #72]	; (8000de4 <MX_USART1_UART_Init+0x50>)
 8000d9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d9e:	4b10      	ldr	r3, [pc, #64]	; (8000de0 <MX_USART1_UART_Init+0x4c>)
 8000da0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000da4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000da6:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <MX_USART1_UART_Init+0x4c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dac:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <MX_USART1_UART_Init+0x4c>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000db2:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <MX_USART1_UART_Init+0x4c>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000db8:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <MX_USART1_UART_Init+0x4c>)
 8000dba:	220c      	movs	r2, #12
 8000dbc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dbe:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <MX_USART1_UART_Init+0x4c>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dc4:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <MX_USART1_UART_Init+0x4c>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dca:	4805      	ldr	r0, [pc, #20]	; (8000de0 <MX_USART1_UART_Init+0x4c>)
 8000dcc:	f001 fcc2 	bl	8002754 <HAL_UART_Init>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000dd6:	f000 f81d 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	2000022c 	.word	0x2000022c
 8000de4:	40013800 	.word	0x40013800

08000de8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dee:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <MX_GPIO_Init+0x28>)
 8000df0:	699b      	ldr	r3, [r3, #24]
 8000df2:	4a07      	ldr	r2, [pc, #28]	; (8000e10 <MX_GPIO_Init+0x28>)
 8000df4:	f043 0304 	orr.w	r3, r3, #4
 8000df8:	6193      	str	r3, [r2, #24]
 8000dfa:	4b05      	ldr	r3, [pc, #20]	; (8000e10 <MX_GPIO_Init+0x28>)
 8000dfc:	699b      	ldr	r3, [r3, #24]
 8000dfe:	f003 0304 	and.w	r3, r3, #4
 8000e02:	607b      	str	r3, [r7, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]

}
 8000e06:	bf00      	nop
 8000e08:	370c      	adds	r7, #12
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr
 8000e10:	40021000 	.word	0x40021000

08000e14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e18:	b672      	cpsid	i
}
 8000e1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e1c:	e7fe      	b.n	8000e1c <Error_Handler+0x8>
	...

08000e20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e26:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <HAL_MspInit+0x40>)
 8000e28:	699b      	ldr	r3, [r3, #24]
 8000e2a:	4a0d      	ldr	r2, [pc, #52]	; (8000e60 <HAL_MspInit+0x40>)
 8000e2c:	f043 0301 	orr.w	r3, r3, #1
 8000e30:	6193      	str	r3, [r2, #24]
 8000e32:	4b0b      	ldr	r3, [pc, #44]	; (8000e60 <HAL_MspInit+0x40>)
 8000e34:	699b      	ldr	r3, [r3, #24]
 8000e36:	f003 0301 	and.w	r3, r3, #1
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e3e:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <HAL_MspInit+0x40>)
 8000e40:	69db      	ldr	r3, [r3, #28]
 8000e42:	4a07      	ldr	r2, [pc, #28]	; (8000e60 <HAL_MspInit+0x40>)
 8000e44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e48:	61d3      	str	r3, [r2, #28]
 8000e4a:	4b05      	ldr	r3, [pc, #20]	; (8000e60 <HAL_MspInit+0x40>)
 8000e4c:	69db      	ldr	r3, [r3, #28]
 8000e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e52:	603b      	str	r3, [r7, #0]
 8000e54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e56:	bf00      	nop
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bc80      	pop	{r7}
 8000e5e:	4770      	bx	lr
 8000e60:	40021000 	.word	0x40021000

08000e64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b088      	sub	sp, #32
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6c:	f107 0310 	add.w	r3, r7, #16
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a14      	ldr	r2, [pc, #80]	; (8000ed0 <HAL_ADC_MspInit+0x6c>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d121      	bne.n	8000ec8 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e84:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <HAL_ADC_MspInit+0x70>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	4a12      	ldr	r2, [pc, #72]	; (8000ed4 <HAL_ADC_MspInit+0x70>)
 8000e8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e8e:	6193      	str	r3, [r2, #24]
 8000e90:	4b10      	ldr	r3, [pc, #64]	; (8000ed4 <HAL_ADC_MspInit+0x70>)
 8000e92:	699b      	ldr	r3, [r3, #24]
 8000e94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e98:	60fb      	str	r3, [r7, #12]
 8000e9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9c:	4b0d      	ldr	r3, [pc, #52]	; (8000ed4 <HAL_ADC_MspInit+0x70>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	4a0c      	ldr	r2, [pc, #48]	; (8000ed4 <HAL_ADC_MspInit+0x70>)
 8000ea2:	f043 0304 	orr.w	r3, r3, #4
 8000ea6:	6193      	str	r3, [r2, #24]
 8000ea8:	4b0a      	ldr	r3, [pc, #40]	; (8000ed4 <HAL_ADC_MspInit+0x70>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	f003 0304 	and.w	r3, r3, #4
 8000eb0:	60bb      	str	r3, [r7, #8]
 8000eb2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ebc:	f107 0310 	add.w	r3, r7, #16
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4805      	ldr	r0, [pc, #20]	; (8000ed8 <HAL_ADC_MspInit+0x74>)
 8000ec4:	f000 fdfa 	bl	8001abc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000ec8:	bf00      	nop
 8000eca:	3720      	adds	r7, #32
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40012400 	.word	0x40012400
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	40010800 	.word	0x40010800

08000edc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b088      	sub	sp, #32
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	f107 0310 	add.w	r3, r7, #16
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a1c      	ldr	r2, [pc, #112]	; (8000f68 <HAL_UART_MspInit+0x8c>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d131      	bne.n	8000f60 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000efc:	4b1b      	ldr	r3, [pc, #108]	; (8000f6c <HAL_UART_MspInit+0x90>)
 8000efe:	699b      	ldr	r3, [r3, #24]
 8000f00:	4a1a      	ldr	r2, [pc, #104]	; (8000f6c <HAL_UART_MspInit+0x90>)
 8000f02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f06:	6193      	str	r3, [r2, #24]
 8000f08:	4b18      	ldr	r3, [pc, #96]	; (8000f6c <HAL_UART_MspInit+0x90>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f14:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <HAL_UART_MspInit+0x90>)
 8000f16:	699b      	ldr	r3, [r3, #24]
 8000f18:	4a14      	ldr	r2, [pc, #80]	; (8000f6c <HAL_UART_MspInit+0x90>)
 8000f1a:	f043 0304 	orr.w	r3, r3, #4
 8000f1e:	6193      	str	r3, [r2, #24]
 8000f20:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <HAL_UART_MspInit+0x90>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	f003 0304 	and.w	r3, r3, #4
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f32:	2302      	movs	r3, #2
 8000f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f36:	2303      	movs	r3, #3
 8000f38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3a:	f107 0310 	add.w	r3, r7, #16
 8000f3e:	4619      	mov	r1, r3
 8000f40:	480b      	ldr	r0, [pc, #44]	; (8000f70 <HAL_UART_MspInit+0x94>)
 8000f42:	f000 fdbb 	bl	8001abc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f54:	f107 0310 	add.w	r3, r7, #16
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4805      	ldr	r0, [pc, #20]	; (8000f70 <HAL_UART_MspInit+0x94>)
 8000f5c:	f000 fdae 	bl	8001abc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f60:	bf00      	nop
 8000f62:	3720      	adds	r7, #32
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40013800 	.word	0x40013800
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	40010800 	.word	0x40010800

08000f74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f78:	e7fe      	b.n	8000f78 <NMI_Handler+0x4>

08000f7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f7e:	e7fe      	b.n	8000f7e <HardFault_Handler+0x4>

08000f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f84:	e7fe      	b.n	8000f84 <MemManage_Handler+0x4>

08000f86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f86:	b480      	push	{r7}
 8000f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f8a:	e7fe      	b.n	8000f8a <BusFault_Handler+0x4>

08000f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f90:	e7fe      	b.n	8000f90 <UsageFault_Handler+0x4>

08000f92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f92:	b480      	push	{r7}
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f96:	bf00      	nop
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr

08000f9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bc80      	pop	{r7}
 8000fa8:	4770      	bx	lr

08000faa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000faa:	b480      	push	{r7}
 8000fac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr

08000fb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fba:	f000 f935 	bl	8001228 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0
	return 1;
 8000fc6:	2301      	movs	r3, #1
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr

08000fd0 <_kill>:

int _kill(int pid, int sig)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000fda:	f001 fd73 	bl	8002ac4 <__errno>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2216      	movs	r2, #22
 8000fe2:	601a      	str	r2, [r3, #0]
	return -1;
 8000fe4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <_exit>:

void _exit (int status)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000ff8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f7ff ffe7 	bl	8000fd0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001002:	e7fe      	b.n	8001002 <_exit+0x12>

08001004 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	e00a      	b.n	800102c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001016:	f3af 8000 	nop.w
 800101a:	4601      	mov	r1, r0
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	1c5a      	adds	r2, r3, #1
 8001020:	60ba      	str	r2, [r7, #8]
 8001022:	b2ca      	uxtb	r2, r1
 8001024:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	3301      	adds	r3, #1
 800102a:	617b      	str	r3, [r7, #20]
 800102c:	697a      	ldr	r2, [r7, #20]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	429a      	cmp	r2, r3
 8001032:	dbf0      	blt.n	8001016 <_read+0x12>
	}

return len;
 8001034:	687b      	ldr	r3, [r7, #4]
}
 8001036:	4618      	mov	r0, r3
 8001038:	3718      	adds	r7, #24
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	b086      	sub	sp, #24
 8001042:	af00      	add	r7, sp, #0
 8001044:	60f8      	str	r0, [r7, #12]
 8001046:	60b9      	str	r1, [r7, #8]
 8001048:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
 800104e:	e009      	b.n	8001064 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	1c5a      	adds	r2, r3, #1
 8001054:	60ba      	str	r2, [r7, #8]
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	4618      	mov	r0, r3
 800105a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	3301      	adds	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
 8001064:	697a      	ldr	r2, [r7, #20]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	429a      	cmp	r2, r3
 800106a:	dbf1      	blt.n	8001050 <_write+0x12>
	}
	return len;
 800106c:	687b      	ldr	r3, [r7, #4]
}
 800106e:	4618      	mov	r0, r3
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <_close>:

int _close(int file)
{
 8001076:	b480      	push	{r7}
 8001078:	b083      	sub	sp, #12
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
	return -1;
 800107e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001082:	4618      	mov	r0, r3
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	bc80      	pop	{r7}
 800108a:	4770      	bx	lr

0800108c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800109c:	605a      	str	r2, [r3, #4]
	return 0;
 800109e:	2300      	movs	r3, #0
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bc80      	pop	{r7}
 80010a8:	4770      	bx	lr

080010aa <_isatty>:

int _isatty(int file)
{
 80010aa:	b480      	push	{r7}
 80010ac:	b083      	sub	sp, #12
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
	return 1;
 80010b2:	2301      	movs	r3, #1
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bc80      	pop	{r7}
 80010bc:	4770      	bx	lr

080010be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010be:	b480      	push	{r7}
 80010c0:	b085      	sub	sp, #20
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	60f8      	str	r0, [r7, #12]
 80010c6:	60b9      	str	r1, [r7, #8]
 80010c8:	607a      	str	r2, [r7, #4]
	return 0;
 80010ca:	2300      	movs	r3, #0
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3714      	adds	r7, #20
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bc80      	pop	{r7}
 80010d4:	4770      	bx	lr
	...

080010d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010e0:	4a14      	ldr	r2, [pc, #80]	; (8001134 <_sbrk+0x5c>)
 80010e2:	4b15      	ldr	r3, [pc, #84]	; (8001138 <_sbrk+0x60>)
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010ec:	4b13      	ldr	r3, [pc, #76]	; (800113c <_sbrk+0x64>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d102      	bne.n	80010fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010f4:	4b11      	ldr	r3, [pc, #68]	; (800113c <_sbrk+0x64>)
 80010f6:	4a12      	ldr	r2, [pc, #72]	; (8001140 <_sbrk+0x68>)
 80010f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010fa:	4b10      	ldr	r3, [pc, #64]	; (800113c <_sbrk+0x64>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	429a      	cmp	r2, r3
 8001106:	d207      	bcs.n	8001118 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001108:	f001 fcdc 	bl	8002ac4 <__errno>
 800110c:	4603      	mov	r3, r0
 800110e:	220c      	movs	r2, #12
 8001110:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001112:	f04f 33ff 	mov.w	r3, #4294967295
 8001116:	e009      	b.n	800112c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001118:	4b08      	ldr	r3, [pc, #32]	; (800113c <_sbrk+0x64>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800111e:	4b07      	ldr	r3, [pc, #28]	; (800113c <_sbrk+0x64>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4413      	add	r3, r2
 8001126:	4a05      	ldr	r2, [pc, #20]	; (800113c <_sbrk+0x64>)
 8001128:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800112a:	68fb      	ldr	r3, [r7, #12]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3718      	adds	r7, #24
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20002800 	.word	0x20002800
 8001138:	00000400 	.word	0x00000400
 800113c:	20000290 	.word	0x20000290
 8001140:	200002a8 	.word	0x200002a8

08001144 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr

08001150 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001150:	480c      	ldr	r0, [pc, #48]	; (8001184 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001152:	490d      	ldr	r1, [pc, #52]	; (8001188 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001154:	4a0d      	ldr	r2, [pc, #52]	; (800118c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001156:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001158:	e002      	b.n	8001160 <LoopCopyDataInit>

0800115a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800115a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800115c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800115e:	3304      	adds	r3, #4

08001160 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001160:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001162:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001164:	d3f9      	bcc.n	800115a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001166:	4a0a      	ldr	r2, [pc, #40]	; (8001190 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001168:	4c0a      	ldr	r4, [pc, #40]	; (8001194 <LoopFillZerobss+0x22>)
  movs r3, #0
 800116a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800116c:	e001      	b.n	8001172 <LoopFillZerobss>

0800116e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800116e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001170:	3204      	adds	r2, #4

08001172 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001172:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001174:	d3fb      	bcc.n	800116e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001176:	f7ff ffe5 	bl	8001144 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800117a:	f001 fca9 	bl	8002ad0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800117e:	f7ff fd2b 	bl	8000bd8 <main>
  bx lr
 8001182:	4770      	bx	lr
  ldr r0, =_sdata
 8001184:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001188:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800118c:	08007884 	.word	0x08007884
  ldr r2, =_sbss
 8001190:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001194:	200002a8 	.word	0x200002a8

08001198 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001198:	e7fe      	b.n	8001198 <ADC1_2_IRQHandler>
	...

0800119c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a0:	4b08      	ldr	r3, [pc, #32]	; (80011c4 <HAL_Init+0x28>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a07      	ldr	r2, [pc, #28]	; (80011c4 <HAL_Init+0x28>)
 80011a6:	f043 0310 	orr.w	r3, r3, #16
 80011aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011ac:	2003      	movs	r0, #3
 80011ae:	f000 fc51 	bl	8001a54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011b2:	200f      	movs	r0, #15
 80011b4:	f000 f808 	bl	80011c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011b8:	f7ff fe32 	bl	8000e20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011bc:	2300      	movs	r3, #0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40022000 	.word	0x40022000

080011c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011d0:	4b12      	ldr	r3, [pc, #72]	; (800121c <HAL_InitTick+0x54>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4b12      	ldr	r3, [pc, #72]	; (8001220 <HAL_InitTick+0x58>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	4619      	mov	r1, r3
 80011da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011de:	fbb3 f3f1 	udiv	r3, r3, r1
 80011e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e6:	4618      	mov	r0, r3
 80011e8:	f000 fc5b 	bl	8001aa2 <HAL_SYSTICK_Config>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e00e      	b.n	8001214 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2b0f      	cmp	r3, #15
 80011fa:	d80a      	bhi.n	8001212 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011fc:	2200      	movs	r2, #0
 80011fe:	6879      	ldr	r1, [r7, #4]
 8001200:	f04f 30ff 	mov.w	r0, #4294967295
 8001204:	f000 fc31 	bl	8001a6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001208:	4a06      	ldr	r2, [pc, #24]	; (8001224 <HAL_InitTick+0x5c>)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800120e:	2300      	movs	r3, #0
 8001210:	e000      	b.n	8001214 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
}
 8001214:	4618      	mov	r0, r3
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000000 	.word	0x20000000
 8001220:	20000008 	.word	0x20000008
 8001224:	20000004 	.word	0x20000004

08001228 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800122c:	4b05      	ldr	r3, [pc, #20]	; (8001244 <HAL_IncTick+0x1c>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	461a      	mov	r2, r3
 8001232:	4b05      	ldr	r3, [pc, #20]	; (8001248 <HAL_IncTick+0x20>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4413      	add	r3, r2
 8001238:	4a03      	ldr	r2, [pc, #12]	; (8001248 <HAL_IncTick+0x20>)
 800123a:	6013      	str	r3, [r2, #0]
}
 800123c:	bf00      	nop
 800123e:	46bd      	mov	sp, r7
 8001240:	bc80      	pop	{r7}
 8001242:	4770      	bx	lr
 8001244:	20000008 	.word	0x20000008
 8001248:	20000294 	.word	0x20000294

0800124c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  return uwTick;
 8001250:	4b02      	ldr	r3, [pc, #8]	; (800125c <HAL_GetTick+0x10>)
 8001252:	681b      	ldr	r3, [r3, #0]
}
 8001254:	4618      	mov	r0, r3
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr
 800125c:	20000294 	.word	0x20000294

08001260 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001268:	f7ff fff0 	bl	800124c <HAL_GetTick>
 800126c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001278:	d005      	beq.n	8001286 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800127a:	4b0a      	ldr	r3, [pc, #40]	; (80012a4 <HAL_Delay+0x44>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	461a      	mov	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001286:	bf00      	nop
 8001288:	f7ff ffe0 	bl	800124c <HAL_GetTick>
 800128c:	4602      	mov	r2, r0
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	429a      	cmp	r2, r3
 8001296:	d8f7      	bhi.n	8001288 <HAL_Delay+0x28>
  {
  }
}
 8001298:	bf00      	nop
 800129a:	bf00      	nop
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000008 	.word	0x20000008

080012a8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012b0:	2300      	movs	r3, #0
 80012b2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80012b4:	2300      	movs	r3, #0
 80012b6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80012b8:	2300      	movs	r3, #0
 80012ba:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d101      	bne.n	80012ca <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e0be      	b.n	8001448 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d109      	bne.n	80012ec <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f7ff fdbc 	bl	8000e64 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f000 fabf 	bl	8001870 <ADC_ConversionStop_Disable>
 80012f2:	4603      	mov	r3, r0
 80012f4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012fa:	f003 0310 	and.w	r3, r3, #16
 80012fe:	2b00      	cmp	r3, #0
 8001300:	f040 8099 	bne.w	8001436 <HAL_ADC_Init+0x18e>
 8001304:	7dfb      	ldrb	r3, [r7, #23]
 8001306:	2b00      	cmp	r3, #0
 8001308:	f040 8095 	bne.w	8001436 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001310:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001314:	f023 0302 	bic.w	r3, r3, #2
 8001318:	f043 0202 	orr.w	r2, r3, #2
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001328:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	7b1b      	ldrb	r3, [r3, #12]
 800132e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001330:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001332:	68ba      	ldr	r2, [r7, #8]
 8001334:	4313      	orrs	r3, r2
 8001336:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001340:	d003      	beq.n	800134a <HAL_ADC_Init+0xa2>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	2b01      	cmp	r3, #1
 8001348:	d102      	bne.n	8001350 <HAL_ADC_Init+0xa8>
 800134a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800134e:	e000      	b.n	8001352 <HAL_ADC_Init+0xaa>
 8001350:	2300      	movs	r3, #0
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	4313      	orrs	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	7d1b      	ldrb	r3, [r3, #20]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d119      	bne.n	8001394 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	7b1b      	ldrb	r3, [r3, #12]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d109      	bne.n	800137c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	699b      	ldr	r3, [r3, #24]
 800136c:	3b01      	subs	r3, #1
 800136e:	035a      	lsls	r2, r3, #13
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	4313      	orrs	r3, r2
 8001374:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001378:	613b      	str	r3, [r7, #16]
 800137a:	e00b      	b.n	8001394 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001380:	f043 0220 	orr.w	r2, r3, #32
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800138c:	f043 0201 	orr.w	r2, r3, #1
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	430a      	orrs	r2, r1
 80013a6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	689a      	ldr	r2, [r3, #8]
 80013ae:	4b28      	ldr	r3, [pc, #160]	; (8001450 <HAL_ADC_Init+0x1a8>)
 80013b0:	4013      	ands	r3, r2
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	6812      	ldr	r2, [r2, #0]
 80013b6:	68b9      	ldr	r1, [r7, #8]
 80013b8:	430b      	orrs	r3, r1
 80013ba:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013c4:	d003      	beq.n	80013ce <HAL_ADC_Init+0x126>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d104      	bne.n	80013d8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	691b      	ldr	r3, [r3, #16]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	051b      	lsls	r3, r3, #20
 80013d6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013de:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	430a      	orrs	r2, r1
 80013ea:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	689a      	ldr	r2, [r3, #8]
 80013f2:	4b18      	ldr	r3, [pc, #96]	; (8001454 <HAL_ADC_Init+0x1ac>)
 80013f4:	4013      	ands	r3, r2
 80013f6:	68ba      	ldr	r2, [r7, #8]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d10b      	bne.n	8001414 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2200      	movs	r2, #0
 8001400:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001406:	f023 0303 	bic.w	r3, r3, #3
 800140a:	f043 0201 	orr.w	r2, r3, #1
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001412:	e018      	b.n	8001446 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001418:	f023 0312 	bic.w	r3, r3, #18
 800141c:	f043 0210 	orr.w	r2, r3, #16
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001428:	f043 0201 	orr.w	r2, r3, #1
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001434:	e007      	b.n	8001446 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800143a:	f043 0210 	orr.w	r2, r3, #16
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001446:	7dfb      	ldrb	r3, [r7, #23]
}
 8001448:	4618      	mov	r0, r3
 800144a:	3718      	adds	r7, #24
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	ffe1f7fd 	.word	0xffe1f7fd
 8001454:	ff1f0efe 	.word	0xff1f0efe

08001458 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001460:	2300      	movs	r3, #0
 8001462:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800146a:	2b01      	cmp	r3, #1
 800146c:	d101      	bne.n	8001472 <HAL_ADC_Start+0x1a>
 800146e:	2302      	movs	r3, #2
 8001470:	e098      	b.n	80015a4 <HAL_ADC_Start+0x14c>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2201      	movs	r2, #1
 8001476:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f000 f99e 	bl	80017bc <ADC_Enable>
 8001480:	4603      	mov	r3, r0
 8001482:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001484:	7bfb      	ldrb	r3, [r7, #15]
 8001486:	2b00      	cmp	r3, #0
 8001488:	f040 8087 	bne.w	800159a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001490:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001494:	f023 0301 	bic.w	r3, r3, #1
 8001498:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a41      	ldr	r2, [pc, #260]	; (80015ac <HAL_ADC_Start+0x154>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d105      	bne.n	80014b6 <HAL_ADC_Start+0x5e>
 80014aa:	4b41      	ldr	r3, [pc, #260]	; (80015b0 <HAL_ADC_Start+0x158>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d115      	bne.n	80014e2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d026      	beq.n	800151e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80014d8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014e0:	e01d      	b.n	800151e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a2f      	ldr	r2, [pc, #188]	; (80015b0 <HAL_ADC_Start+0x158>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d004      	beq.n	8001502 <HAL_ADC_Start+0xaa>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a2b      	ldr	r2, [pc, #172]	; (80015ac <HAL_ADC_Start+0x154>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d10d      	bne.n	800151e <HAL_ADC_Start+0xc6>
 8001502:	4b2b      	ldr	r3, [pc, #172]	; (80015b0 <HAL_ADC_Start+0x158>)
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800150a:	2b00      	cmp	r3, #0
 800150c:	d007      	beq.n	800151e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001512:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001516:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001522:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d006      	beq.n	8001538 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800152e:	f023 0206 	bic.w	r2, r3, #6
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	62da      	str	r2, [r3, #44]	; 0x2c
 8001536:	e002      	b.n	800153e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2200      	movs	r2, #0
 800153c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f06f 0202 	mvn.w	r2, #2
 800154e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800155a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800155e:	d113      	bne.n	8001588 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001564:	4a11      	ldr	r2, [pc, #68]	; (80015ac <HAL_ADC_Start+0x154>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d105      	bne.n	8001576 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800156a:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <HAL_ADC_Start+0x158>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001572:	2b00      	cmp	r3, #0
 8001574:	d108      	bne.n	8001588 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	689a      	ldr	r2, [r3, #8]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001584:	609a      	str	r2, [r3, #8]
 8001586:	e00c      	b.n	80015a2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	689a      	ldr	r2, [r3, #8]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	e003      	b.n	80015a2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40012800 	.word	0x40012800
 80015b0:	40012400 	.word	0x40012400

080015b4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr

080015cc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015d6:	2300      	movs	r3, #0
 80015d8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80015da:	2300      	movs	r3, #0
 80015dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d101      	bne.n	80015ec <HAL_ADC_ConfigChannel+0x20>
 80015e8:	2302      	movs	r3, #2
 80015ea:	e0dc      	b.n	80017a6 <HAL_ADC_ConfigChannel+0x1da>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2201      	movs	r2, #1
 80015f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	2b06      	cmp	r3, #6
 80015fa:	d81c      	bhi.n	8001636 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685a      	ldr	r2, [r3, #4]
 8001606:	4613      	mov	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4413      	add	r3, r2
 800160c:	3b05      	subs	r3, #5
 800160e:	221f      	movs	r2, #31
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	4019      	ands	r1, r3
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	6818      	ldr	r0, [r3, #0]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685a      	ldr	r2, [r3, #4]
 8001620:	4613      	mov	r3, r2
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	4413      	add	r3, r2
 8001626:	3b05      	subs	r3, #5
 8001628:	fa00 f203 	lsl.w	r2, r0, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	430a      	orrs	r2, r1
 8001632:	635a      	str	r2, [r3, #52]	; 0x34
 8001634:	e03c      	b.n	80016b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	2b0c      	cmp	r3, #12
 800163c:	d81c      	bhi.n	8001678 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	685a      	ldr	r2, [r3, #4]
 8001648:	4613      	mov	r3, r2
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	3b23      	subs	r3, #35	; 0x23
 8001650:	221f      	movs	r2, #31
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	43db      	mvns	r3, r3
 8001658:	4019      	ands	r1, r3
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	6818      	ldr	r0, [r3, #0]
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685a      	ldr	r2, [r3, #4]
 8001662:	4613      	mov	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	3b23      	subs	r3, #35	; 0x23
 800166a:	fa00 f203 	lsl.w	r2, r0, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	430a      	orrs	r2, r1
 8001674:	631a      	str	r2, [r3, #48]	; 0x30
 8001676:	e01b      	b.n	80016b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	685a      	ldr	r2, [r3, #4]
 8001682:	4613      	mov	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	4413      	add	r3, r2
 8001688:	3b41      	subs	r3, #65	; 0x41
 800168a:	221f      	movs	r2, #31
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	43db      	mvns	r3, r3
 8001692:	4019      	ands	r1, r3
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	6818      	ldr	r0, [r3, #0]
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685a      	ldr	r2, [r3, #4]
 800169c:	4613      	mov	r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4413      	add	r3, r2
 80016a2:	3b41      	subs	r3, #65	; 0x41
 80016a4:	fa00 f203 	lsl.w	r2, r0, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	430a      	orrs	r2, r1
 80016ae:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b09      	cmp	r3, #9
 80016b6:	d91c      	bls.n	80016f2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	68d9      	ldr	r1, [r3, #12]
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	4613      	mov	r3, r2
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	4413      	add	r3, r2
 80016c8:	3b1e      	subs	r3, #30
 80016ca:	2207      	movs	r2, #7
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	4019      	ands	r1, r3
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	6898      	ldr	r0, [r3, #8]
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	4613      	mov	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4413      	add	r3, r2
 80016e2:	3b1e      	subs	r3, #30
 80016e4:	fa00 f203 	lsl.w	r2, r0, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	430a      	orrs	r2, r1
 80016ee:	60da      	str	r2, [r3, #12]
 80016f0:	e019      	b.n	8001726 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	6919      	ldr	r1, [r3, #16]
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4613      	mov	r3, r2
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	4413      	add	r3, r2
 8001702:	2207      	movs	r2, #7
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	43db      	mvns	r3, r3
 800170a:	4019      	ands	r1, r3
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	6898      	ldr	r0, [r3, #8]
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	4613      	mov	r3, r2
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	4413      	add	r3, r2
 800171a:	fa00 f203 	lsl.w	r2, r0, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	430a      	orrs	r2, r1
 8001724:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2b10      	cmp	r3, #16
 800172c:	d003      	beq.n	8001736 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001732:	2b11      	cmp	r3, #17
 8001734:	d132      	bne.n	800179c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a1d      	ldr	r2, [pc, #116]	; (80017b0 <HAL_ADC_ConfigChannel+0x1e4>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d125      	bne.n	800178c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d126      	bne.n	800179c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	689a      	ldr	r2, [r3, #8]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800175c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b10      	cmp	r3, #16
 8001764:	d11a      	bne.n	800179c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001766:	4b13      	ldr	r3, [pc, #76]	; (80017b4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a13      	ldr	r2, [pc, #76]	; (80017b8 <HAL_ADC_ConfigChannel+0x1ec>)
 800176c:	fba2 2303 	umull	r2, r3, r2, r3
 8001770:	0c9a      	lsrs	r2, r3, #18
 8001772:	4613      	mov	r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4413      	add	r3, r2
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800177c:	e002      	b.n	8001784 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	3b01      	subs	r3, #1
 8001782:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f9      	bne.n	800177e <HAL_ADC_ConfigChannel+0x1b2>
 800178a:	e007      	b.n	800179c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001790:	f043 0220 	orr.w	r2, r3, #32
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80017a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	40012400 	.word	0x40012400
 80017b4:	20000000 	.word	0x20000000
 80017b8:	431bde83 	.word	0x431bde83

080017bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017c4:	2300      	movs	r3, #0
 80017c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d040      	beq.n	800185c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	689a      	ldr	r2, [r3, #8]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f042 0201 	orr.w	r2, r2, #1
 80017e8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017ea:	4b1f      	ldr	r3, [pc, #124]	; (8001868 <ADC_Enable+0xac>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a1f      	ldr	r2, [pc, #124]	; (800186c <ADC_Enable+0xb0>)
 80017f0:	fba2 2303 	umull	r2, r3, r2, r3
 80017f4:	0c9b      	lsrs	r3, r3, #18
 80017f6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80017f8:	e002      	b.n	8001800 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	3b01      	subs	r3, #1
 80017fe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d1f9      	bne.n	80017fa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001806:	f7ff fd21 	bl	800124c <HAL_GetTick>
 800180a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800180c:	e01f      	b.n	800184e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800180e:	f7ff fd1d 	bl	800124c <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d918      	bls.n	800184e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	2b01      	cmp	r3, #1
 8001828:	d011      	beq.n	800184e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800182e:	f043 0210 	orr.w	r2, r3, #16
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800183a:	f043 0201 	orr.w	r2, r3, #1
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2200      	movs	r2, #0
 8001846:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e007      	b.n	800185e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	2b01      	cmp	r3, #1
 800185a:	d1d8      	bne.n	800180e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3710      	adds	r7, #16
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	20000000 	.word	0x20000000
 800186c:	431bde83 	.word	0x431bde83

08001870 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001878:	2300      	movs	r3, #0
 800187a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	2b01      	cmp	r3, #1
 8001888:	d12e      	bne.n	80018e8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	689a      	ldr	r2, [r3, #8]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f022 0201 	bic.w	r2, r2, #1
 8001898:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800189a:	f7ff fcd7 	bl	800124c <HAL_GetTick>
 800189e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80018a0:	e01b      	b.n	80018da <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80018a2:	f7ff fcd3 	bl	800124c <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d914      	bls.n	80018da <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d10d      	bne.n	80018da <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c2:	f043 0210 	orr.w	r2, r3, #16
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ce:	f043 0201 	orr.w	r2, r3, #1
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e007      	b.n	80018ea <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d0dc      	beq.n	80018a2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
	...

080018f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f003 0307 	and.w	r3, r3, #7
 8001902:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001904:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <__NVIC_SetPriorityGrouping+0x44>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800190a:	68ba      	ldr	r2, [r7, #8]
 800190c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001910:	4013      	ands	r3, r2
 8001912:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800191c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001924:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001926:	4a04      	ldr	r2, [pc, #16]	; (8001938 <__NVIC_SetPriorityGrouping+0x44>)
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	60d3      	str	r3, [r2, #12]
}
 800192c:	bf00      	nop
 800192e:	3714      	adds	r7, #20
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001940:	4b04      	ldr	r3, [pc, #16]	; (8001954 <__NVIC_GetPriorityGrouping+0x18>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	0a1b      	lsrs	r3, r3, #8
 8001946:	f003 0307 	and.w	r3, r3, #7
}
 800194a:	4618      	mov	r0, r3
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	6039      	str	r1, [r7, #0]
 8001962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001968:	2b00      	cmp	r3, #0
 800196a:	db0a      	blt.n	8001982 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	b2da      	uxtb	r2, r3
 8001970:	490c      	ldr	r1, [pc, #48]	; (80019a4 <__NVIC_SetPriority+0x4c>)
 8001972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001976:	0112      	lsls	r2, r2, #4
 8001978:	b2d2      	uxtb	r2, r2
 800197a:	440b      	add	r3, r1
 800197c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001980:	e00a      	b.n	8001998 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	b2da      	uxtb	r2, r3
 8001986:	4908      	ldr	r1, [pc, #32]	; (80019a8 <__NVIC_SetPriority+0x50>)
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	f003 030f 	and.w	r3, r3, #15
 800198e:	3b04      	subs	r3, #4
 8001990:	0112      	lsls	r2, r2, #4
 8001992:	b2d2      	uxtb	r2, r2
 8001994:	440b      	add	r3, r1
 8001996:	761a      	strb	r2, [r3, #24]
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	e000e100 	.word	0xe000e100
 80019a8:	e000ed00 	.word	0xe000ed00

080019ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b089      	sub	sp, #36	; 0x24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f1c3 0307 	rsb	r3, r3, #7
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	bf28      	it	cs
 80019ca:	2304      	movcs	r3, #4
 80019cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	3304      	adds	r3, #4
 80019d2:	2b06      	cmp	r3, #6
 80019d4:	d902      	bls.n	80019dc <NVIC_EncodePriority+0x30>
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3b03      	subs	r3, #3
 80019da:	e000      	b.n	80019de <NVIC_EncodePriority+0x32>
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e0:	f04f 32ff 	mov.w	r2, #4294967295
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43da      	mvns	r2, r3
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	401a      	ands	r2, r3
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f4:	f04f 31ff 	mov.w	r1, #4294967295
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	fa01 f303 	lsl.w	r3, r1, r3
 80019fe:	43d9      	mvns	r1, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a04:	4313      	orrs	r3, r2
         );
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3724      	adds	r7, #36	; 0x24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a20:	d301      	bcc.n	8001a26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a22:	2301      	movs	r3, #1
 8001a24:	e00f      	b.n	8001a46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a26:	4a0a      	ldr	r2, [pc, #40]	; (8001a50 <SysTick_Config+0x40>)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a2e:	210f      	movs	r1, #15
 8001a30:	f04f 30ff 	mov.w	r0, #4294967295
 8001a34:	f7ff ff90 	bl	8001958 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a38:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <SysTick_Config+0x40>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a3e:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <SysTick_Config+0x40>)
 8001a40:	2207      	movs	r2, #7
 8001a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	e000e010 	.word	0xe000e010

08001a54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff ff49 	bl	80018f4 <__NVIC_SetPriorityGrouping>
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b086      	sub	sp, #24
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	4603      	mov	r3, r0
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
 8001a76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a7c:	f7ff ff5e 	bl	800193c <__NVIC_GetPriorityGrouping>
 8001a80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	68b9      	ldr	r1, [r7, #8]
 8001a86:	6978      	ldr	r0, [r7, #20]
 8001a88:	f7ff ff90 	bl	80019ac <NVIC_EncodePriority>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a92:	4611      	mov	r1, r2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff ff5f 	bl	8001958 <__NVIC_SetPriority>
}
 8001a9a:	bf00      	nop
 8001a9c:	3718      	adds	r7, #24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff ffb0 	bl	8001a10 <SysTick_Config>
 8001ab0:	4603      	mov	r3, r0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b08b      	sub	sp, #44	; 0x2c
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aca:	2300      	movs	r3, #0
 8001acc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ace:	e161      	b.n	8001d94 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	69fa      	ldr	r2, [r7, #28]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	f040 8150 	bne.w	8001d8e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	4a97      	ldr	r2, [pc, #604]	; (8001d50 <HAL_GPIO_Init+0x294>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d05e      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
 8001af8:	4a95      	ldr	r2, [pc, #596]	; (8001d50 <HAL_GPIO_Init+0x294>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d875      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001afe:	4a95      	ldr	r2, [pc, #596]	; (8001d54 <HAL_GPIO_Init+0x298>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d058      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
 8001b04:	4a93      	ldr	r2, [pc, #588]	; (8001d54 <HAL_GPIO_Init+0x298>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d86f      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001b0a:	4a93      	ldr	r2, [pc, #588]	; (8001d58 <HAL_GPIO_Init+0x29c>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d052      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
 8001b10:	4a91      	ldr	r2, [pc, #580]	; (8001d58 <HAL_GPIO_Init+0x29c>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d869      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001b16:	4a91      	ldr	r2, [pc, #580]	; (8001d5c <HAL_GPIO_Init+0x2a0>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d04c      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
 8001b1c:	4a8f      	ldr	r2, [pc, #572]	; (8001d5c <HAL_GPIO_Init+0x2a0>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d863      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001b22:	4a8f      	ldr	r2, [pc, #572]	; (8001d60 <HAL_GPIO_Init+0x2a4>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d046      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
 8001b28:	4a8d      	ldr	r2, [pc, #564]	; (8001d60 <HAL_GPIO_Init+0x2a4>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d85d      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001b2e:	2b12      	cmp	r3, #18
 8001b30:	d82a      	bhi.n	8001b88 <HAL_GPIO_Init+0xcc>
 8001b32:	2b12      	cmp	r3, #18
 8001b34:	d859      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001b36:	a201      	add	r2, pc, #4	; (adr r2, 8001b3c <HAL_GPIO_Init+0x80>)
 8001b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b3c:	08001bb7 	.word	0x08001bb7
 8001b40:	08001b91 	.word	0x08001b91
 8001b44:	08001ba3 	.word	0x08001ba3
 8001b48:	08001be5 	.word	0x08001be5
 8001b4c:	08001beb 	.word	0x08001beb
 8001b50:	08001beb 	.word	0x08001beb
 8001b54:	08001beb 	.word	0x08001beb
 8001b58:	08001beb 	.word	0x08001beb
 8001b5c:	08001beb 	.word	0x08001beb
 8001b60:	08001beb 	.word	0x08001beb
 8001b64:	08001beb 	.word	0x08001beb
 8001b68:	08001beb 	.word	0x08001beb
 8001b6c:	08001beb 	.word	0x08001beb
 8001b70:	08001beb 	.word	0x08001beb
 8001b74:	08001beb 	.word	0x08001beb
 8001b78:	08001beb 	.word	0x08001beb
 8001b7c:	08001beb 	.word	0x08001beb
 8001b80:	08001b99 	.word	0x08001b99
 8001b84:	08001bad 	.word	0x08001bad
 8001b88:	4a76      	ldr	r2, [pc, #472]	; (8001d64 <HAL_GPIO_Init+0x2a8>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d013      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b8e:	e02c      	b.n	8001bea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	623b      	str	r3, [r7, #32]
          break;
 8001b96:	e029      	b.n	8001bec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	3304      	adds	r3, #4
 8001b9e:	623b      	str	r3, [r7, #32]
          break;
 8001ba0:	e024      	b.n	8001bec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	68db      	ldr	r3, [r3, #12]
 8001ba6:	3308      	adds	r3, #8
 8001ba8:	623b      	str	r3, [r7, #32]
          break;
 8001baa:	e01f      	b.n	8001bec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	330c      	adds	r3, #12
 8001bb2:	623b      	str	r3, [r7, #32]
          break;
 8001bb4:	e01a      	b.n	8001bec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d102      	bne.n	8001bc4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bbe:	2304      	movs	r3, #4
 8001bc0:	623b      	str	r3, [r7, #32]
          break;
 8001bc2:	e013      	b.n	8001bec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d105      	bne.n	8001bd8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bcc:	2308      	movs	r3, #8
 8001bce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	69fa      	ldr	r2, [r7, #28]
 8001bd4:	611a      	str	r2, [r3, #16]
          break;
 8001bd6:	e009      	b.n	8001bec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bd8:	2308      	movs	r3, #8
 8001bda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	69fa      	ldr	r2, [r7, #28]
 8001be0:	615a      	str	r2, [r3, #20]
          break;
 8001be2:	e003      	b.n	8001bec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001be4:	2300      	movs	r3, #0
 8001be6:	623b      	str	r3, [r7, #32]
          break;
 8001be8:	e000      	b.n	8001bec <HAL_GPIO_Init+0x130>
          break;
 8001bea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	2bff      	cmp	r3, #255	; 0xff
 8001bf0:	d801      	bhi.n	8001bf6 <HAL_GPIO_Init+0x13a>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	e001      	b.n	8001bfa <HAL_GPIO_Init+0x13e>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3304      	adds	r3, #4
 8001bfa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	2bff      	cmp	r3, #255	; 0xff
 8001c00:	d802      	bhi.n	8001c08 <HAL_GPIO_Init+0x14c>
 8001c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	e002      	b.n	8001c0e <HAL_GPIO_Init+0x152>
 8001c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c0a:	3b08      	subs	r3, #8
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	210f      	movs	r1, #15
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	401a      	ands	r2, r3
 8001c20:	6a39      	ldr	r1, [r7, #32]
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	fa01 f303 	lsl.w	r3, r1, r3
 8001c28:	431a      	orrs	r2, r3
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	f000 80a9 	beq.w	8001d8e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c3c:	4b4a      	ldr	r3, [pc, #296]	; (8001d68 <HAL_GPIO_Init+0x2ac>)
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	4a49      	ldr	r2, [pc, #292]	; (8001d68 <HAL_GPIO_Init+0x2ac>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	6193      	str	r3, [r2, #24]
 8001c48:	4b47      	ldr	r3, [pc, #284]	; (8001d68 <HAL_GPIO_Init+0x2ac>)
 8001c4a:	699b      	ldr	r3, [r3, #24]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	60bb      	str	r3, [r7, #8]
 8001c52:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c54:	4a45      	ldr	r2, [pc, #276]	; (8001d6c <HAL_GPIO_Init+0x2b0>)
 8001c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c58:	089b      	lsrs	r3, r3, #2
 8001c5a:	3302      	adds	r3, #2
 8001c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c60:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c64:	f003 0303 	and.w	r3, r3, #3
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	220f      	movs	r2, #15
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	43db      	mvns	r3, r3
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	4013      	ands	r3, r2
 8001c76:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a3d      	ldr	r2, [pc, #244]	; (8001d70 <HAL_GPIO_Init+0x2b4>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d00d      	beq.n	8001c9c <HAL_GPIO_Init+0x1e0>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a3c      	ldr	r2, [pc, #240]	; (8001d74 <HAL_GPIO_Init+0x2b8>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d007      	beq.n	8001c98 <HAL_GPIO_Init+0x1dc>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a3b      	ldr	r2, [pc, #236]	; (8001d78 <HAL_GPIO_Init+0x2bc>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d101      	bne.n	8001c94 <HAL_GPIO_Init+0x1d8>
 8001c90:	2302      	movs	r3, #2
 8001c92:	e004      	b.n	8001c9e <HAL_GPIO_Init+0x1e2>
 8001c94:	2303      	movs	r3, #3
 8001c96:	e002      	b.n	8001c9e <HAL_GPIO_Init+0x1e2>
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e000      	b.n	8001c9e <HAL_GPIO_Init+0x1e2>
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ca0:	f002 0203 	and.w	r2, r2, #3
 8001ca4:	0092      	lsls	r2, r2, #2
 8001ca6:	4093      	lsls	r3, r2
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cae:	492f      	ldr	r1, [pc, #188]	; (8001d6c <HAL_GPIO_Init+0x2b0>)
 8001cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb2:	089b      	lsrs	r3, r3, #2
 8001cb4:	3302      	adds	r3, #2
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d006      	beq.n	8001cd6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cc8:	4b2c      	ldr	r3, [pc, #176]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	492b      	ldr	r1, [pc, #172]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	600b      	str	r3, [r1, #0]
 8001cd4:	e006      	b.n	8001ce4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cd6:	4b29      	ldr	r3, [pc, #164]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	4927      	ldr	r1, [pc, #156]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d006      	beq.n	8001cfe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cf0:	4b22      	ldr	r3, [pc, #136]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001cf2:	685a      	ldr	r2, [r3, #4]
 8001cf4:	4921      	ldr	r1, [pc, #132]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	604b      	str	r3, [r1, #4]
 8001cfc:	e006      	b.n	8001d0c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cfe:	4b1f      	ldr	r3, [pc, #124]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	43db      	mvns	r3, r3
 8001d06:	491d      	ldr	r1, [pc, #116]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d08:	4013      	ands	r3, r2
 8001d0a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d006      	beq.n	8001d26 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d18:	4b18      	ldr	r3, [pc, #96]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d1a:	689a      	ldr	r2, [r3, #8]
 8001d1c:	4917      	ldr	r1, [pc, #92]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	608b      	str	r3, [r1, #8]
 8001d24:	e006      	b.n	8001d34 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d26:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d28:	689a      	ldr	r2, [r3, #8]
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	4913      	ldr	r1, [pc, #76]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d30:	4013      	ands	r3, r2
 8001d32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d01f      	beq.n	8001d80 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d40:	4b0e      	ldr	r3, [pc, #56]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	490d      	ldr	r1, [pc, #52]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	60cb      	str	r3, [r1, #12]
 8001d4c:	e01f      	b.n	8001d8e <HAL_GPIO_Init+0x2d2>
 8001d4e:	bf00      	nop
 8001d50:	10320000 	.word	0x10320000
 8001d54:	10310000 	.word	0x10310000
 8001d58:	10220000 	.word	0x10220000
 8001d5c:	10210000 	.word	0x10210000
 8001d60:	10120000 	.word	0x10120000
 8001d64:	10110000 	.word	0x10110000
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40010000 	.word	0x40010000
 8001d70:	40010800 	.word	0x40010800
 8001d74:	40010c00 	.word	0x40010c00
 8001d78:	40011000 	.word	0x40011000
 8001d7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d80:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <HAL_GPIO_Init+0x2f4>)
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	43db      	mvns	r3, r3
 8001d88:	4909      	ldr	r1, [pc, #36]	; (8001db0 <HAL_GPIO_Init+0x2f4>)
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d90:	3301      	adds	r3, #1
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f47f ae96 	bne.w	8001ad0 <HAL_GPIO_Init+0x14>
  }
}
 8001da4:	bf00      	nop
 8001da6:	bf00      	nop
 8001da8:	372c      	adds	r7, #44	; 0x2c
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr
 8001db0:	40010400 	.word	0x40010400

08001db4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e272      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f000 8087 	beq.w	8001ee2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dd4:	4b92      	ldr	r3, [pc, #584]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f003 030c 	and.w	r3, r3, #12
 8001ddc:	2b04      	cmp	r3, #4
 8001dde:	d00c      	beq.n	8001dfa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001de0:	4b8f      	ldr	r3, [pc, #572]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f003 030c 	and.w	r3, r3, #12
 8001de8:	2b08      	cmp	r3, #8
 8001dea:	d112      	bne.n	8001e12 <HAL_RCC_OscConfig+0x5e>
 8001dec:	4b8c      	ldr	r3, [pc, #560]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001df4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001df8:	d10b      	bne.n	8001e12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dfa:	4b89      	ldr	r3, [pc, #548]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d06c      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x12c>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d168      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e24c      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e1a:	d106      	bne.n	8001e2a <HAL_RCC_OscConfig+0x76>
 8001e1c:	4b80      	ldr	r3, [pc, #512]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a7f      	ldr	r2, [pc, #508]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e26:	6013      	str	r3, [r2, #0]
 8001e28:	e02e      	b.n	8001e88 <HAL_RCC_OscConfig+0xd4>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d10c      	bne.n	8001e4c <HAL_RCC_OscConfig+0x98>
 8001e32:	4b7b      	ldr	r3, [pc, #492]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a7a      	ldr	r2, [pc, #488]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e3c:	6013      	str	r3, [r2, #0]
 8001e3e:	4b78      	ldr	r3, [pc, #480]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a77      	ldr	r2, [pc, #476]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e48:	6013      	str	r3, [r2, #0]
 8001e4a:	e01d      	b.n	8001e88 <HAL_RCC_OscConfig+0xd4>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e54:	d10c      	bne.n	8001e70 <HAL_RCC_OscConfig+0xbc>
 8001e56:	4b72      	ldr	r3, [pc, #456]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a71      	ldr	r2, [pc, #452]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e60:	6013      	str	r3, [r2, #0]
 8001e62:	4b6f      	ldr	r3, [pc, #444]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a6e      	ldr	r2, [pc, #440]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e6c:	6013      	str	r3, [r2, #0]
 8001e6e:	e00b      	b.n	8001e88 <HAL_RCC_OscConfig+0xd4>
 8001e70:	4b6b      	ldr	r3, [pc, #428]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a6a      	ldr	r2, [pc, #424]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e7a:	6013      	str	r3, [r2, #0]
 8001e7c:	4b68      	ldr	r3, [pc, #416]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a67      	ldr	r2, [pc, #412]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001e82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d013      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e90:	f7ff f9dc 	bl	800124c <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e98:	f7ff f9d8 	bl	800124c <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b64      	cmp	r3, #100	; 0x64
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e200      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eaa:	4b5d      	ldr	r3, [pc, #372]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d0f0      	beq.n	8001e98 <HAL_RCC_OscConfig+0xe4>
 8001eb6:	e014      	b.n	8001ee2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb8:	f7ff f9c8 	bl	800124c <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ec0:	f7ff f9c4 	bl	800124c <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b64      	cmp	r3, #100	; 0x64
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e1ec      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ed2:	4b53      	ldr	r3, [pc, #332]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1f0      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x10c>
 8001ede:	e000      	b.n	8001ee2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ee0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d063      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001eee:	4b4c      	ldr	r3, [pc, #304]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f003 030c 	and.w	r3, r3, #12
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d00b      	beq.n	8001f12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001efa:	4b49      	ldr	r3, [pc, #292]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f003 030c 	and.w	r3, r3, #12
 8001f02:	2b08      	cmp	r3, #8
 8001f04:	d11c      	bne.n	8001f40 <HAL_RCC_OscConfig+0x18c>
 8001f06:	4b46      	ldr	r3, [pc, #280]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d116      	bne.n	8001f40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f12:	4b43      	ldr	r3, [pc, #268]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d005      	beq.n	8001f2a <HAL_RCC_OscConfig+0x176>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d001      	beq.n	8001f2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e1c0      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f2a:	4b3d      	ldr	r3, [pc, #244]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	695b      	ldr	r3, [r3, #20]
 8001f36:	00db      	lsls	r3, r3, #3
 8001f38:	4939      	ldr	r1, [pc, #228]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f3e:	e03a      	b.n	8001fb6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	691b      	ldr	r3, [r3, #16]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d020      	beq.n	8001f8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f48:	4b36      	ldr	r3, [pc, #216]	; (8002024 <HAL_RCC_OscConfig+0x270>)
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4e:	f7ff f97d 	bl	800124c <HAL_GetTick>
 8001f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f54:	e008      	b.n	8001f68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f56:	f7ff f979 	bl	800124c <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d901      	bls.n	8001f68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e1a1      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f68:	4b2d      	ldr	r3, [pc, #180]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0302 	and.w	r3, r3, #2
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d0f0      	beq.n	8001f56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f74:	4b2a      	ldr	r3, [pc, #168]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	695b      	ldr	r3, [r3, #20]
 8001f80:	00db      	lsls	r3, r3, #3
 8001f82:	4927      	ldr	r1, [pc, #156]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001f84:	4313      	orrs	r3, r2
 8001f86:	600b      	str	r3, [r1, #0]
 8001f88:	e015      	b.n	8001fb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f8a:	4b26      	ldr	r3, [pc, #152]	; (8002024 <HAL_RCC_OscConfig+0x270>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f90:	f7ff f95c 	bl	800124c <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f98:	f7ff f958 	bl	800124c <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e180      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001faa:	4b1d      	ldr	r3, [pc, #116]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1f0      	bne.n	8001f98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0308 	and.w	r3, r3, #8
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d03a      	beq.n	8002038 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d019      	beq.n	8001ffe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fca:	4b17      	ldr	r3, [pc, #92]	; (8002028 <HAL_RCC_OscConfig+0x274>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fd0:	f7ff f93c 	bl	800124c <HAL_GetTick>
 8001fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fd6:	e008      	b.n	8001fea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fd8:	f7ff f938 	bl	800124c <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e160      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fea:	4b0d      	ldr	r3, [pc, #52]	; (8002020 <HAL_RCC_OscConfig+0x26c>)
 8001fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d0f0      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ff6:	2001      	movs	r0, #1
 8001ff8:	f000 fad8 	bl	80025ac <RCC_Delay>
 8001ffc:	e01c      	b.n	8002038 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ffe:	4b0a      	ldr	r3, [pc, #40]	; (8002028 <HAL_RCC_OscConfig+0x274>)
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002004:	f7ff f922 	bl	800124c <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800200a:	e00f      	b.n	800202c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800200c:	f7ff f91e 	bl	800124c <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d908      	bls.n	800202c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e146      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
 800201e:	bf00      	nop
 8002020:	40021000 	.word	0x40021000
 8002024:	42420000 	.word	0x42420000
 8002028:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800202c:	4b92      	ldr	r3, [pc, #584]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 800202e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002030:	f003 0302 	and.w	r3, r3, #2
 8002034:	2b00      	cmp	r3, #0
 8002036:	d1e9      	bne.n	800200c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b00      	cmp	r3, #0
 8002042:	f000 80a6 	beq.w	8002192 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002046:	2300      	movs	r3, #0
 8002048:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800204a:	4b8b      	ldr	r3, [pc, #556]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 800204c:	69db      	ldr	r3, [r3, #28]
 800204e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10d      	bne.n	8002072 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002056:	4b88      	ldr	r3, [pc, #544]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	4a87      	ldr	r2, [pc, #540]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 800205c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002060:	61d3      	str	r3, [r2, #28]
 8002062:	4b85      	ldr	r3, [pc, #532]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206a:	60bb      	str	r3, [r7, #8]
 800206c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800206e:	2301      	movs	r3, #1
 8002070:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002072:	4b82      	ldr	r3, [pc, #520]	; (800227c <HAL_RCC_OscConfig+0x4c8>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800207a:	2b00      	cmp	r3, #0
 800207c:	d118      	bne.n	80020b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800207e:	4b7f      	ldr	r3, [pc, #508]	; (800227c <HAL_RCC_OscConfig+0x4c8>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a7e      	ldr	r2, [pc, #504]	; (800227c <HAL_RCC_OscConfig+0x4c8>)
 8002084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800208a:	f7ff f8df 	bl	800124c <HAL_GetTick>
 800208e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002090:	e008      	b.n	80020a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002092:	f7ff f8db 	bl	800124c <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b64      	cmp	r3, #100	; 0x64
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e103      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a4:	4b75      	ldr	r3, [pc, #468]	; (800227c <HAL_RCC_OscConfig+0x4c8>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d0f0      	beq.n	8002092 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d106      	bne.n	80020c6 <HAL_RCC_OscConfig+0x312>
 80020b8:	4b6f      	ldr	r3, [pc, #444]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	4a6e      	ldr	r2, [pc, #440]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80020be:	f043 0301 	orr.w	r3, r3, #1
 80020c2:	6213      	str	r3, [r2, #32]
 80020c4:	e02d      	b.n	8002122 <HAL_RCC_OscConfig+0x36e>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d10c      	bne.n	80020e8 <HAL_RCC_OscConfig+0x334>
 80020ce:	4b6a      	ldr	r3, [pc, #424]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80020d0:	6a1b      	ldr	r3, [r3, #32]
 80020d2:	4a69      	ldr	r2, [pc, #420]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80020d4:	f023 0301 	bic.w	r3, r3, #1
 80020d8:	6213      	str	r3, [r2, #32]
 80020da:	4b67      	ldr	r3, [pc, #412]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80020dc:	6a1b      	ldr	r3, [r3, #32]
 80020de:	4a66      	ldr	r2, [pc, #408]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80020e0:	f023 0304 	bic.w	r3, r3, #4
 80020e4:	6213      	str	r3, [r2, #32]
 80020e6:	e01c      	b.n	8002122 <HAL_RCC_OscConfig+0x36e>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	2b05      	cmp	r3, #5
 80020ee:	d10c      	bne.n	800210a <HAL_RCC_OscConfig+0x356>
 80020f0:	4b61      	ldr	r3, [pc, #388]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80020f2:	6a1b      	ldr	r3, [r3, #32]
 80020f4:	4a60      	ldr	r2, [pc, #384]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80020f6:	f043 0304 	orr.w	r3, r3, #4
 80020fa:	6213      	str	r3, [r2, #32]
 80020fc:	4b5e      	ldr	r3, [pc, #376]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	4a5d      	ldr	r2, [pc, #372]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 8002102:	f043 0301 	orr.w	r3, r3, #1
 8002106:	6213      	str	r3, [r2, #32]
 8002108:	e00b      	b.n	8002122 <HAL_RCC_OscConfig+0x36e>
 800210a:	4b5b      	ldr	r3, [pc, #364]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 800210c:	6a1b      	ldr	r3, [r3, #32]
 800210e:	4a5a      	ldr	r2, [pc, #360]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 8002110:	f023 0301 	bic.w	r3, r3, #1
 8002114:	6213      	str	r3, [r2, #32]
 8002116:	4b58      	ldr	r3, [pc, #352]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	4a57      	ldr	r2, [pc, #348]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 800211c:	f023 0304 	bic.w	r3, r3, #4
 8002120:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d015      	beq.n	8002156 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800212a:	f7ff f88f 	bl	800124c <HAL_GetTick>
 800212e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002130:	e00a      	b.n	8002148 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002132:	f7ff f88b 	bl	800124c <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002140:	4293      	cmp	r3, r2
 8002142:	d901      	bls.n	8002148 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e0b1      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002148:	4b4b      	ldr	r3, [pc, #300]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	f003 0302 	and.w	r3, r3, #2
 8002150:	2b00      	cmp	r3, #0
 8002152:	d0ee      	beq.n	8002132 <HAL_RCC_OscConfig+0x37e>
 8002154:	e014      	b.n	8002180 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002156:	f7ff f879 	bl	800124c <HAL_GetTick>
 800215a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800215c:	e00a      	b.n	8002174 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800215e:	f7ff f875 	bl	800124c <HAL_GetTick>
 8002162:	4602      	mov	r2, r0
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	f241 3288 	movw	r2, #5000	; 0x1388
 800216c:	4293      	cmp	r3, r2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e09b      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002174:	4b40      	ldr	r3, [pc, #256]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 8002176:	6a1b      	ldr	r3, [r3, #32]
 8002178:	f003 0302 	and.w	r3, r3, #2
 800217c:	2b00      	cmp	r3, #0
 800217e:	d1ee      	bne.n	800215e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002180:	7dfb      	ldrb	r3, [r7, #23]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d105      	bne.n	8002192 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002186:	4b3c      	ldr	r3, [pc, #240]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	4a3b      	ldr	r2, [pc, #236]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 800218c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002190:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	2b00      	cmp	r3, #0
 8002198:	f000 8087 	beq.w	80022aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800219c:	4b36      	ldr	r3, [pc, #216]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 030c 	and.w	r3, r3, #12
 80021a4:	2b08      	cmp	r3, #8
 80021a6:	d061      	beq.n	800226c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	69db      	ldr	r3, [r3, #28]
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d146      	bne.n	800223e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021b0:	4b33      	ldr	r3, [pc, #204]	; (8002280 <HAL_RCC_OscConfig+0x4cc>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b6:	f7ff f849 	bl	800124c <HAL_GetTick>
 80021ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021bc:	e008      	b.n	80021d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021be:	f7ff f845 	bl	800124c <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d901      	bls.n	80021d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e06d      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021d0:	4b29      	ldr	r3, [pc, #164]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d1f0      	bne.n	80021be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021e4:	d108      	bne.n	80021f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021e6:	4b24      	ldr	r3, [pc, #144]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	4921      	ldr	r1, [pc, #132]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021f8:	4b1f      	ldr	r3, [pc, #124]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a19      	ldr	r1, [r3, #32]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002208:	430b      	orrs	r3, r1
 800220a:	491b      	ldr	r1, [pc, #108]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 800220c:	4313      	orrs	r3, r2
 800220e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002210:	4b1b      	ldr	r3, [pc, #108]	; (8002280 <HAL_RCC_OscConfig+0x4cc>)
 8002212:	2201      	movs	r2, #1
 8002214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002216:	f7ff f819 	bl	800124c <HAL_GetTick>
 800221a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800221c:	e008      	b.n	8002230 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800221e:	f7ff f815 	bl	800124c <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e03d      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002230:	4b11      	ldr	r3, [pc, #68]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d0f0      	beq.n	800221e <HAL_RCC_OscConfig+0x46a>
 800223c:	e035      	b.n	80022aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800223e:	4b10      	ldr	r3, [pc, #64]	; (8002280 <HAL_RCC_OscConfig+0x4cc>)
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002244:	f7ff f802 	bl	800124c <HAL_GetTick>
 8002248:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800224c:	f7fe fffe 	bl	800124c <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b02      	cmp	r3, #2
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e026      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800225e:	4b06      	ldr	r3, [pc, #24]	; (8002278 <HAL_RCC_OscConfig+0x4c4>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d1f0      	bne.n	800224c <HAL_RCC_OscConfig+0x498>
 800226a:	e01e      	b.n	80022aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d107      	bne.n	8002284 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e019      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
 8002278:	40021000 	.word	0x40021000
 800227c:	40007000 	.word	0x40007000
 8002280:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002284:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <HAL_RCC_OscConfig+0x500>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	429a      	cmp	r2, r3
 8002296:	d106      	bne.n	80022a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d001      	beq.n	80022aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	40021000 	.word	0x40021000

080022b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e0d0      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022cc:	4b6a      	ldr	r3, [pc, #424]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d910      	bls.n	80022fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022da:	4b67      	ldr	r3, [pc, #412]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f023 0207 	bic.w	r2, r3, #7
 80022e2:	4965      	ldr	r1, [pc, #404]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ea:	4b63      	ldr	r3, [pc, #396]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e0b8      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0302 	and.w	r3, r3, #2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d020      	beq.n	800234a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	2b00      	cmp	r3, #0
 8002312:	d005      	beq.n	8002320 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002314:	4b59      	ldr	r3, [pc, #356]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	4a58      	ldr	r2, [pc, #352]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 800231a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800231e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0308 	and.w	r3, r3, #8
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800232c:	4b53      	ldr	r3, [pc, #332]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	4a52      	ldr	r2, [pc, #328]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002332:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002336:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002338:	4b50      	ldr	r3, [pc, #320]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	494d      	ldr	r1, [pc, #308]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002346:	4313      	orrs	r3, r2
 8002348:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b00      	cmp	r3, #0
 8002354:	d040      	beq.n	80023d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d107      	bne.n	800236e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800235e:	4b47      	ldr	r3, [pc, #284]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d115      	bne.n	8002396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e07f      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	2b02      	cmp	r3, #2
 8002374:	d107      	bne.n	8002386 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002376:	4b41      	ldr	r3, [pc, #260]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d109      	bne.n	8002396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e073      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002386:	4b3d      	ldr	r3, [pc, #244]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e06b      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002396:	4b39      	ldr	r3, [pc, #228]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f023 0203 	bic.w	r2, r3, #3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	4936      	ldr	r1, [pc, #216]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023a8:	f7fe ff50 	bl	800124c <HAL_GetTick>
 80023ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ae:	e00a      	b.n	80023c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023b0:	f7fe ff4c 	bl	800124c <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80023be:	4293      	cmp	r3, r2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e053      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023c6:	4b2d      	ldr	r3, [pc, #180]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f003 020c 	and.w	r2, r3, #12
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d1eb      	bne.n	80023b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023d8:	4b27      	ldr	r3, [pc, #156]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0307 	and.w	r3, r3, #7
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d210      	bcs.n	8002408 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023e6:	4b24      	ldr	r3, [pc, #144]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f023 0207 	bic.w	r2, r3, #7
 80023ee:	4922      	ldr	r1, [pc, #136]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f6:	4b20      	ldr	r3, [pc, #128]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	429a      	cmp	r2, r3
 8002402:	d001      	beq.n	8002408 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e032      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0304 	and.w	r3, r3, #4
 8002410:	2b00      	cmp	r3, #0
 8002412:	d008      	beq.n	8002426 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002414:	4b19      	ldr	r3, [pc, #100]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	4916      	ldr	r1, [pc, #88]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002422:	4313      	orrs	r3, r2
 8002424:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	2b00      	cmp	r3, #0
 8002430:	d009      	beq.n	8002446 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002432:	4b12      	ldr	r3, [pc, #72]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	490e      	ldr	r1, [pc, #56]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002442:	4313      	orrs	r3, r2
 8002444:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002446:	f000 f821 	bl	800248c <HAL_RCC_GetSysClockFreq>
 800244a:	4602      	mov	r2, r0
 800244c:	4b0b      	ldr	r3, [pc, #44]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	091b      	lsrs	r3, r3, #4
 8002452:	f003 030f 	and.w	r3, r3, #15
 8002456:	490a      	ldr	r1, [pc, #40]	; (8002480 <HAL_RCC_ClockConfig+0x1c8>)
 8002458:	5ccb      	ldrb	r3, [r1, r3]
 800245a:	fa22 f303 	lsr.w	r3, r2, r3
 800245e:	4a09      	ldr	r2, [pc, #36]	; (8002484 <HAL_RCC_ClockConfig+0x1cc>)
 8002460:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002462:	4b09      	ldr	r3, [pc, #36]	; (8002488 <HAL_RCC_ClockConfig+0x1d0>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	f7fe feae 	bl	80011c8 <HAL_InitTick>

  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40022000 	.word	0x40022000
 800247c:	40021000 	.word	0x40021000
 8002480:	080073c0 	.word	0x080073c0
 8002484:	20000000 	.word	0x20000000
 8002488:	20000004 	.word	0x20000004

0800248c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800248c:	b490      	push	{r4, r7}
 800248e:	b08a      	sub	sp, #40	; 0x28
 8002490:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002492:	4b29      	ldr	r3, [pc, #164]	; (8002538 <HAL_RCC_GetSysClockFreq+0xac>)
 8002494:	1d3c      	adds	r4, r7, #4
 8002496:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002498:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800249c:	f240 2301 	movw	r3, #513	; 0x201
 80024a0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	61fb      	str	r3, [r7, #28]
 80024a6:	2300      	movs	r3, #0
 80024a8:	61bb      	str	r3, [r7, #24]
 80024aa:	2300      	movs	r3, #0
 80024ac:	627b      	str	r3, [r7, #36]	; 0x24
 80024ae:	2300      	movs	r3, #0
 80024b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024b6:	4b21      	ldr	r3, [pc, #132]	; (800253c <HAL_RCC_GetSysClockFreq+0xb0>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	f003 030c 	and.w	r3, r3, #12
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	d002      	beq.n	80024cc <HAL_RCC_GetSysClockFreq+0x40>
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d003      	beq.n	80024d2 <HAL_RCC_GetSysClockFreq+0x46>
 80024ca:	e02b      	b.n	8002524 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024cc:	4b1c      	ldr	r3, [pc, #112]	; (8002540 <HAL_RCC_GetSysClockFreq+0xb4>)
 80024ce:	623b      	str	r3, [r7, #32]
      break;
 80024d0:	e02b      	b.n	800252a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	0c9b      	lsrs	r3, r3, #18
 80024d6:	f003 030f 	and.w	r3, r3, #15
 80024da:	3328      	adds	r3, #40	; 0x28
 80024dc:	443b      	add	r3, r7
 80024de:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80024e2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d012      	beq.n	8002514 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024ee:	4b13      	ldr	r3, [pc, #76]	; (800253c <HAL_RCC_GetSysClockFreq+0xb0>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	0c5b      	lsrs	r3, r3, #17
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	3328      	adds	r3, #40	; 0x28
 80024fa:	443b      	add	r3, r7
 80024fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002500:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	4a0e      	ldr	r2, [pc, #56]	; (8002540 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002506:	fb03 f202 	mul.w	r2, r3, r2
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002510:	627b      	str	r3, [r7, #36]	; 0x24
 8002512:	e004      	b.n	800251e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	4a0b      	ldr	r2, [pc, #44]	; (8002544 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002518:	fb02 f303 	mul.w	r3, r2, r3
 800251c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800251e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002520:	623b      	str	r3, [r7, #32]
      break;
 8002522:	e002      	b.n	800252a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002524:	4b06      	ldr	r3, [pc, #24]	; (8002540 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002526:	623b      	str	r3, [r7, #32]
      break;
 8002528:	bf00      	nop
    }
  }
  return sysclockfreq;
 800252a:	6a3b      	ldr	r3, [r7, #32]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3728      	adds	r7, #40	; 0x28
 8002530:	46bd      	mov	sp, r7
 8002532:	bc90      	pop	{r4, r7}
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	080073b0 	.word	0x080073b0
 800253c:	40021000 	.word	0x40021000
 8002540:	007a1200 	.word	0x007a1200
 8002544:	003d0900 	.word	0x003d0900

08002548 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800254c:	4b02      	ldr	r3, [pc, #8]	; (8002558 <HAL_RCC_GetHCLKFreq+0x10>)
 800254e:	681b      	ldr	r3, [r3, #0]
}
 8002550:	4618      	mov	r0, r3
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr
 8002558:	20000000 	.word	0x20000000

0800255c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002560:	f7ff fff2 	bl	8002548 <HAL_RCC_GetHCLKFreq>
 8002564:	4602      	mov	r2, r0
 8002566:	4b05      	ldr	r3, [pc, #20]	; (800257c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	0a1b      	lsrs	r3, r3, #8
 800256c:	f003 0307 	and.w	r3, r3, #7
 8002570:	4903      	ldr	r1, [pc, #12]	; (8002580 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002572:	5ccb      	ldrb	r3, [r1, r3]
 8002574:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002578:	4618      	mov	r0, r3
 800257a:	bd80      	pop	{r7, pc}
 800257c:	40021000 	.word	0x40021000
 8002580:	080073d0 	.word	0x080073d0

08002584 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002588:	f7ff ffde 	bl	8002548 <HAL_RCC_GetHCLKFreq>
 800258c:	4602      	mov	r2, r0
 800258e:	4b05      	ldr	r3, [pc, #20]	; (80025a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	0adb      	lsrs	r3, r3, #11
 8002594:	f003 0307 	and.w	r3, r3, #7
 8002598:	4903      	ldr	r1, [pc, #12]	; (80025a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800259a:	5ccb      	ldrb	r3, [r1, r3]
 800259c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	40021000 	.word	0x40021000
 80025a8:	080073d0 	.word	0x080073d0

080025ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025b4:	4b0a      	ldr	r3, [pc, #40]	; (80025e0 <RCC_Delay+0x34>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a0a      	ldr	r2, [pc, #40]	; (80025e4 <RCC_Delay+0x38>)
 80025ba:	fba2 2303 	umull	r2, r3, r2, r3
 80025be:	0a5b      	lsrs	r3, r3, #9
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	fb02 f303 	mul.w	r3, r2, r3
 80025c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025c8:	bf00      	nop
  }
  while (Delay --);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	1e5a      	subs	r2, r3, #1
 80025ce:	60fa      	str	r2, [r7, #12]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d1f9      	bne.n	80025c8 <RCC_Delay+0x1c>
}
 80025d4:	bf00      	nop
 80025d6:	bf00      	nop
 80025d8:	3714      	adds	r7, #20
 80025da:	46bd      	mov	sp, r7
 80025dc:	bc80      	pop	{r7}
 80025de:	4770      	bx	lr
 80025e0:	20000000 	.word	0x20000000
 80025e4:	10624dd3 	.word	0x10624dd3

080025e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80025f0:	2300      	movs	r3, #0
 80025f2:	613b      	str	r3, [r7, #16]
 80025f4:	2300      	movs	r3, #0
 80025f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	2b00      	cmp	r3, #0
 8002602:	d07d      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002604:	2300      	movs	r3, #0
 8002606:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002608:	4b4f      	ldr	r3, [pc, #316]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800260a:	69db      	ldr	r3, [r3, #28]
 800260c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d10d      	bne.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002614:	4b4c      	ldr	r3, [pc, #304]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002616:	69db      	ldr	r3, [r3, #28]
 8002618:	4a4b      	ldr	r2, [pc, #300]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800261a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800261e:	61d3      	str	r3, [r2, #28]
 8002620:	4b49      	ldr	r3, [pc, #292]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002628:	60bb      	str	r3, [r7, #8]
 800262a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800262c:	2301      	movs	r3, #1
 800262e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002630:	4b46      	ldr	r3, [pc, #280]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002638:	2b00      	cmp	r3, #0
 800263a:	d118      	bne.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800263c:	4b43      	ldr	r3, [pc, #268]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a42      	ldr	r2, [pc, #264]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002646:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002648:	f7fe fe00 	bl	800124c <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800264e:	e008      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002650:	f7fe fdfc 	bl	800124c <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b64      	cmp	r3, #100	; 0x64
 800265c:	d901      	bls.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e06d      	b.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002662:	4b3a      	ldr	r3, [pc, #232]	; (800274c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800266a:	2b00      	cmp	r3, #0
 800266c:	d0f0      	beq.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800266e:	4b36      	ldr	r3, [pc, #216]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002676:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d02e      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	429a      	cmp	r2, r3
 800268a:	d027      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800268c:	4b2e      	ldr	r3, [pc, #184]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002694:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002696:	4b2e      	ldr	r3, [pc, #184]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002698:	2201      	movs	r2, #1
 800269a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800269c:	4b2c      	ldr	r3, [pc, #176]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80026a2:	4a29      	ldr	r2, [pc, #164]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d014      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b2:	f7fe fdcb 	bl	800124c <HAL_GetTick>
 80026b6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026b8:	e00a      	b.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ba:	f7fe fdc7 	bl	800124c <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e036      	b.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d0:	4b1d      	ldr	r3, [pc, #116]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026d2:	6a1b      	ldr	r3, [r3, #32]
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d0ee      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026dc:	4b1a      	ldr	r3, [pc, #104]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026de:	6a1b      	ldr	r3, [r3, #32]
 80026e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	4917      	ldr	r1, [pc, #92]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80026ee:	7dfb      	ldrb	r3, [r7, #23]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d105      	bne.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026f4:	4b14      	ldr	r3, [pc, #80]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026f6:	69db      	ldr	r3, [r3, #28]
 80026f8:	4a13      	ldr	r2, [pc, #76]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026fe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0302 	and.w	r3, r3, #2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d008      	beq.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800270c:	4b0e      	ldr	r3, [pc, #56]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	490b      	ldr	r1, [pc, #44]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800271a:	4313      	orrs	r3, r2
 800271c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	2b00      	cmp	r3, #0
 8002728:	d008      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800272a:	4b07      	ldr	r3, [pc, #28]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	4904      	ldr	r1, [pc, #16]	; (8002748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002738:	4313      	orrs	r3, r2
 800273a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40021000 	.word	0x40021000
 800274c:	40007000 	.word	0x40007000
 8002750:	42420440 	.word	0x42420440

08002754 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e03f      	b.n	80027e6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d106      	bne.n	8002780 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7fe fbae 	bl	8000edc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2224      	movs	r2, #36	; 0x24
 8002784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002796:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f905 	bl	80029a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	691a      	ldr	r2, [r3, #16]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	695a      	ldr	r2, [r3, #20]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	68da      	ldr	r2, [r3, #12]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2220      	movs	r2, #32
 80027d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2220      	movs	r2, #32
 80027e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b08a      	sub	sp, #40	; 0x28
 80027f2:	af02      	add	r7, sp, #8
 80027f4:	60f8      	str	r0, [r7, #12]
 80027f6:	60b9      	str	r1, [r7, #8]
 80027f8:	603b      	str	r3, [r7, #0]
 80027fa:	4613      	mov	r3, r2
 80027fc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027fe:	2300      	movs	r3, #0
 8002800:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002808:	b2db      	uxtb	r3, r3
 800280a:	2b20      	cmp	r3, #32
 800280c:	d17c      	bne.n	8002908 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d002      	beq.n	800281a <HAL_UART_Transmit+0x2c>
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e075      	b.n	800290a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002824:	2b01      	cmp	r3, #1
 8002826:	d101      	bne.n	800282c <HAL_UART_Transmit+0x3e>
 8002828:	2302      	movs	r3, #2
 800282a:	e06e      	b.n	800290a <HAL_UART_Transmit+0x11c>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2200      	movs	r2, #0
 8002838:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2221      	movs	r2, #33	; 0x21
 800283e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002842:	f7fe fd03 	bl	800124c <HAL_GetTick>
 8002846:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	88fa      	ldrh	r2, [r7, #6]
 800284c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	88fa      	ldrh	r2, [r7, #6]
 8002852:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800285c:	d108      	bne.n	8002870 <HAL_UART_Transmit+0x82>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d104      	bne.n	8002870 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002866:	2300      	movs	r3, #0
 8002868:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	61bb      	str	r3, [r7, #24]
 800286e:	e003      	b.n	8002878 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002874:	2300      	movs	r3, #0
 8002876:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002880:	e02a      	b.n	80028d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	2200      	movs	r2, #0
 800288a:	2180      	movs	r1, #128	; 0x80
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f000 f840 	bl	8002912 <UART_WaitOnFlagUntilTimeout>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e036      	b.n	800290a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10b      	bne.n	80028ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	881b      	ldrh	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	3302      	adds	r3, #2
 80028b6:	61bb      	str	r3, [r7, #24]
 80028b8:	e007      	b.n	80028ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	781a      	ldrb	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	3301      	adds	r3, #1
 80028c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	3b01      	subs	r3, #1
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028dc:	b29b      	uxth	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1cf      	bne.n	8002882 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	2200      	movs	r2, #0
 80028ea:	2140      	movs	r1, #64	; 0x40
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f000 f810 	bl	8002912 <UART_WaitOnFlagUntilTimeout>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e006      	b.n	800290a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2220      	movs	r2, #32
 8002900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002904:	2300      	movs	r3, #0
 8002906:	e000      	b.n	800290a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002908:	2302      	movs	r3, #2
  }
}
 800290a:	4618      	mov	r0, r3
 800290c:	3720      	adds	r7, #32
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b084      	sub	sp, #16
 8002916:	af00      	add	r7, sp, #0
 8002918:	60f8      	str	r0, [r7, #12]
 800291a:	60b9      	str	r1, [r7, #8]
 800291c:	603b      	str	r3, [r7, #0]
 800291e:	4613      	mov	r3, r2
 8002920:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002922:	e02c      	b.n	800297e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800292a:	d028      	beq.n	800297e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d007      	beq.n	8002942 <UART_WaitOnFlagUntilTimeout+0x30>
 8002932:	f7fe fc8b 	bl	800124c <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	429a      	cmp	r2, r3
 8002940:	d21d      	bcs.n	800297e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68da      	ldr	r2, [r3, #12]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002950:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	695a      	ldr	r2, [r3, #20]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f022 0201 	bic.w	r2, r2, #1
 8002960:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2220      	movs	r2, #32
 8002966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2220      	movs	r2, #32
 800296e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e00f      	b.n	800299e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	4013      	ands	r3, r2
 8002988:	68ba      	ldr	r2, [r7, #8]
 800298a:	429a      	cmp	r2, r3
 800298c:	bf0c      	ite	eq
 800298e:	2301      	moveq	r3, #1
 8002990:	2300      	movne	r3, #0
 8002992:	b2db      	uxtb	r3, r3
 8002994:	461a      	mov	r2, r3
 8002996:	79fb      	ldrb	r3, [r7, #7]
 8002998:	429a      	cmp	r2, r3
 800299a:	d0c3      	beq.n	8002924 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3710      	adds	r7, #16
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
	...

080029a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	68da      	ldr	r2, [r3, #12]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	430a      	orrs	r2, r1
 80029c4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689a      	ldr	r2, [r3, #8]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80029e2:	f023 030c 	bic.w	r3, r3, #12
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	6812      	ldr	r2, [r2, #0]
 80029ea:	68b9      	ldr	r1, [r7, #8]
 80029ec:	430b      	orrs	r3, r1
 80029ee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	699a      	ldr	r2, [r3, #24]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a2c      	ldr	r2, [pc, #176]	; (8002abc <UART_SetConfig+0x114>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d103      	bne.n	8002a18 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002a10:	f7ff fdb8 	bl	8002584 <HAL_RCC_GetPCLK2Freq>
 8002a14:	60f8      	str	r0, [r7, #12]
 8002a16:	e002      	b.n	8002a1e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002a18:	f7ff fda0 	bl	800255c <HAL_RCC_GetPCLK1Freq>
 8002a1c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a1e:	68fa      	ldr	r2, [r7, #12]
 8002a20:	4613      	mov	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4413      	add	r3, r2
 8002a26:	009a      	lsls	r2, r3, #2
 8002a28:	441a      	add	r2, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a34:	4a22      	ldr	r2, [pc, #136]	; (8002ac0 <UART_SetConfig+0x118>)
 8002a36:	fba2 2303 	umull	r2, r3, r2, r3
 8002a3a:	095b      	lsrs	r3, r3, #5
 8002a3c:	0119      	lsls	r1, r3, #4
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	4613      	mov	r3, r2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	4413      	add	r3, r2
 8002a46:	009a      	lsls	r2, r3, #2
 8002a48:	441a      	add	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a54:	4b1a      	ldr	r3, [pc, #104]	; (8002ac0 <UART_SetConfig+0x118>)
 8002a56:	fba3 0302 	umull	r0, r3, r3, r2
 8002a5a:	095b      	lsrs	r3, r3, #5
 8002a5c:	2064      	movs	r0, #100	; 0x64
 8002a5e:	fb00 f303 	mul.w	r3, r0, r3
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	011b      	lsls	r3, r3, #4
 8002a66:	3332      	adds	r3, #50	; 0x32
 8002a68:	4a15      	ldr	r2, [pc, #84]	; (8002ac0 <UART_SetConfig+0x118>)
 8002a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6e:	095b      	lsrs	r3, r3, #5
 8002a70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a74:	4419      	add	r1, r3
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	4413      	add	r3, r2
 8002a7e:	009a      	lsls	r2, r3, #2
 8002a80:	441a      	add	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <UART_SetConfig+0x118>)
 8002a8e:	fba3 0302 	umull	r0, r3, r3, r2
 8002a92:	095b      	lsrs	r3, r3, #5
 8002a94:	2064      	movs	r0, #100	; 0x64
 8002a96:	fb00 f303 	mul.w	r3, r0, r3
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	011b      	lsls	r3, r3, #4
 8002a9e:	3332      	adds	r3, #50	; 0x32
 8002aa0:	4a07      	ldr	r2, [pc, #28]	; (8002ac0 <UART_SetConfig+0x118>)
 8002aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa6:	095b      	lsrs	r3, r3, #5
 8002aa8:	f003 020f 	and.w	r2, r3, #15
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	440a      	add	r2, r1
 8002ab2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002ab4:	bf00      	nop
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	40013800 	.word	0x40013800
 8002ac0:	51eb851f 	.word	0x51eb851f

08002ac4 <__errno>:
 8002ac4:	4b01      	ldr	r3, [pc, #4]	; (8002acc <__errno+0x8>)
 8002ac6:	6818      	ldr	r0, [r3, #0]
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	2000000c 	.word	0x2000000c

08002ad0 <__libc_init_array>:
 8002ad0:	b570      	push	{r4, r5, r6, lr}
 8002ad2:	2600      	movs	r6, #0
 8002ad4:	4d0c      	ldr	r5, [pc, #48]	; (8002b08 <__libc_init_array+0x38>)
 8002ad6:	4c0d      	ldr	r4, [pc, #52]	; (8002b0c <__libc_init_array+0x3c>)
 8002ad8:	1b64      	subs	r4, r4, r5
 8002ada:	10a4      	asrs	r4, r4, #2
 8002adc:	42a6      	cmp	r6, r4
 8002ade:	d109      	bne.n	8002af4 <__libc_init_array+0x24>
 8002ae0:	f004 fc50 	bl	8007384 <_init>
 8002ae4:	2600      	movs	r6, #0
 8002ae6:	4d0a      	ldr	r5, [pc, #40]	; (8002b10 <__libc_init_array+0x40>)
 8002ae8:	4c0a      	ldr	r4, [pc, #40]	; (8002b14 <__libc_init_array+0x44>)
 8002aea:	1b64      	subs	r4, r4, r5
 8002aec:	10a4      	asrs	r4, r4, #2
 8002aee:	42a6      	cmp	r6, r4
 8002af0:	d105      	bne.n	8002afe <__libc_init_array+0x2e>
 8002af2:	bd70      	pop	{r4, r5, r6, pc}
 8002af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002af8:	4798      	blx	r3
 8002afa:	3601      	adds	r6, #1
 8002afc:	e7ee      	b.n	8002adc <__libc_init_array+0xc>
 8002afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b02:	4798      	blx	r3
 8002b04:	3601      	adds	r6, #1
 8002b06:	e7f2      	b.n	8002aee <__libc_init_array+0x1e>
 8002b08:	0800787c 	.word	0x0800787c
 8002b0c:	0800787c 	.word	0x0800787c
 8002b10:	0800787c 	.word	0x0800787c
 8002b14:	08007880 	.word	0x08007880

08002b18 <memset>:
 8002b18:	4603      	mov	r3, r0
 8002b1a:	4402      	add	r2, r0
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d100      	bne.n	8002b22 <memset+0xa>
 8002b20:	4770      	bx	lr
 8002b22:	f803 1b01 	strb.w	r1, [r3], #1
 8002b26:	e7f9      	b.n	8002b1c <memset+0x4>

08002b28 <__cvt>:
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b2e:	461f      	mov	r7, r3
 8002b30:	bfbb      	ittet	lt
 8002b32:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002b36:	461f      	movlt	r7, r3
 8002b38:	2300      	movge	r3, #0
 8002b3a:	232d      	movlt	r3, #45	; 0x2d
 8002b3c:	b088      	sub	sp, #32
 8002b3e:	4614      	mov	r4, r2
 8002b40:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002b42:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002b44:	7013      	strb	r3, [r2, #0]
 8002b46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002b48:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002b4c:	f023 0820 	bic.w	r8, r3, #32
 8002b50:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002b54:	d005      	beq.n	8002b62 <__cvt+0x3a>
 8002b56:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002b5a:	d100      	bne.n	8002b5e <__cvt+0x36>
 8002b5c:	3501      	adds	r5, #1
 8002b5e:	2302      	movs	r3, #2
 8002b60:	e000      	b.n	8002b64 <__cvt+0x3c>
 8002b62:	2303      	movs	r3, #3
 8002b64:	aa07      	add	r2, sp, #28
 8002b66:	9204      	str	r2, [sp, #16]
 8002b68:	aa06      	add	r2, sp, #24
 8002b6a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002b6e:	e9cd 3500 	strd	r3, r5, [sp]
 8002b72:	4622      	mov	r2, r4
 8002b74:	463b      	mov	r3, r7
 8002b76:	f001 fd83 	bl	8004680 <_dtoa_r>
 8002b7a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002b7e:	4606      	mov	r6, r0
 8002b80:	d102      	bne.n	8002b88 <__cvt+0x60>
 8002b82:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002b84:	07db      	lsls	r3, r3, #31
 8002b86:	d522      	bpl.n	8002bce <__cvt+0xa6>
 8002b88:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002b8c:	eb06 0905 	add.w	r9, r6, r5
 8002b90:	d110      	bne.n	8002bb4 <__cvt+0x8c>
 8002b92:	7833      	ldrb	r3, [r6, #0]
 8002b94:	2b30      	cmp	r3, #48	; 0x30
 8002b96:	d10a      	bne.n	8002bae <__cvt+0x86>
 8002b98:	2200      	movs	r2, #0
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	4620      	mov	r0, r4
 8002b9e:	4639      	mov	r1, r7
 8002ba0:	f7fd ff02 	bl	80009a8 <__aeabi_dcmpeq>
 8002ba4:	b918      	cbnz	r0, 8002bae <__cvt+0x86>
 8002ba6:	f1c5 0501 	rsb	r5, r5, #1
 8002baa:	f8ca 5000 	str.w	r5, [sl]
 8002bae:	f8da 3000 	ldr.w	r3, [sl]
 8002bb2:	4499      	add	r9, r3
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	4620      	mov	r0, r4
 8002bba:	4639      	mov	r1, r7
 8002bbc:	f7fd fef4 	bl	80009a8 <__aeabi_dcmpeq>
 8002bc0:	b108      	cbz	r0, 8002bc6 <__cvt+0x9e>
 8002bc2:	f8cd 901c 	str.w	r9, [sp, #28]
 8002bc6:	2230      	movs	r2, #48	; 0x30
 8002bc8:	9b07      	ldr	r3, [sp, #28]
 8002bca:	454b      	cmp	r3, r9
 8002bcc:	d307      	bcc.n	8002bde <__cvt+0xb6>
 8002bce:	4630      	mov	r0, r6
 8002bd0:	9b07      	ldr	r3, [sp, #28]
 8002bd2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002bd4:	1b9b      	subs	r3, r3, r6
 8002bd6:	6013      	str	r3, [r2, #0]
 8002bd8:	b008      	add	sp, #32
 8002bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bde:	1c59      	adds	r1, r3, #1
 8002be0:	9107      	str	r1, [sp, #28]
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	e7f0      	b.n	8002bc8 <__cvt+0xa0>

08002be6 <__exponent>:
 8002be6:	4603      	mov	r3, r0
 8002be8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002bea:	2900      	cmp	r1, #0
 8002bec:	f803 2b02 	strb.w	r2, [r3], #2
 8002bf0:	bfb6      	itet	lt
 8002bf2:	222d      	movlt	r2, #45	; 0x2d
 8002bf4:	222b      	movge	r2, #43	; 0x2b
 8002bf6:	4249      	neglt	r1, r1
 8002bf8:	2909      	cmp	r1, #9
 8002bfa:	7042      	strb	r2, [r0, #1]
 8002bfc:	dd2b      	ble.n	8002c56 <__exponent+0x70>
 8002bfe:	f10d 0407 	add.w	r4, sp, #7
 8002c02:	46a4      	mov	ip, r4
 8002c04:	270a      	movs	r7, #10
 8002c06:	fb91 f6f7 	sdiv	r6, r1, r7
 8002c0a:	460a      	mov	r2, r1
 8002c0c:	46a6      	mov	lr, r4
 8002c0e:	fb07 1516 	mls	r5, r7, r6, r1
 8002c12:	2a63      	cmp	r2, #99	; 0x63
 8002c14:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8002c18:	4631      	mov	r1, r6
 8002c1a:	f104 34ff 	add.w	r4, r4, #4294967295
 8002c1e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002c22:	dcf0      	bgt.n	8002c06 <__exponent+0x20>
 8002c24:	3130      	adds	r1, #48	; 0x30
 8002c26:	f1ae 0502 	sub.w	r5, lr, #2
 8002c2a:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002c2e:	4629      	mov	r1, r5
 8002c30:	1c44      	adds	r4, r0, #1
 8002c32:	4561      	cmp	r1, ip
 8002c34:	d30a      	bcc.n	8002c4c <__exponent+0x66>
 8002c36:	f10d 0209 	add.w	r2, sp, #9
 8002c3a:	eba2 020e 	sub.w	r2, r2, lr
 8002c3e:	4565      	cmp	r5, ip
 8002c40:	bf88      	it	hi
 8002c42:	2200      	movhi	r2, #0
 8002c44:	4413      	add	r3, r2
 8002c46:	1a18      	subs	r0, r3, r0
 8002c48:	b003      	add	sp, #12
 8002c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c4c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c50:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002c54:	e7ed      	b.n	8002c32 <__exponent+0x4c>
 8002c56:	2330      	movs	r3, #48	; 0x30
 8002c58:	3130      	adds	r1, #48	; 0x30
 8002c5a:	7083      	strb	r3, [r0, #2]
 8002c5c:	70c1      	strb	r1, [r0, #3]
 8002c5e:	1d03      	adds	r3, r0, #4
 8002c60:	e7f1      	b.n	8002c46 <__exponent+0x60>
	...

08002c64 <_printf_float>:
 8002c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c68:	b091      	sub	sp, #68	; 0x44
 8002c6a:	460c      	mov	r4, r1
 8002c6c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8002c70:	4616      	mov	r6, r2
 8002c72:	461f      	mov	r7, r3
 8002c74:	4605      	mov	r5, r0
 8002c76:	f002 fe57 	bl	8005928 <_localeconv_r>
 8002c7a:	6803      	ldr	r3, [r0, #0]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8002c80:	f7fd fa66 	bl	8000150 <strlen>
 8002c84:	2300      	movs	r3, #0
 8002c86:	930e      	str	r3, [sp, #56]	; 0x38
 8002c88:	f8d8 3000 	ldr.w	r3, [r8]
 8002c8c:	900a      	str	r0, [sp, #40]	; 0x28
 8002c8e:	3307      	adds	r3, #7
 8002c90:	f023 0307 	bic.w	r3, r3, #7
 8002c94:	f103 0208 	add.w	r2, r3, #8
 8002c98:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002c9c:	f8d4 b000 	ldr.w	fp, [r4]
 8002ca0:	f8c8 2000 	str.w	r2, [r8]
 8002ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002cac:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8002cb0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8002cb4:	930b      	str	r3, [sp, #44]	; 0x2c
 8002cb6:	f04f 32ff 	mov.w	r2, #4294967295
 8002cba:	4640      	mov	r0, r8
 8002cbc:	4b9c      	ldr	r3, [pc, #624]	; (8002f30 <_printf_float+0x2cc>)
 8002cbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002cc0:	f7fd fea4 	bl	8000a0c <__aeabi_dcmpun>
 8002cc4:	bb70      	cbnz	r0, 8002d24 <_printf_float+0xc0>
 8002cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8002cca:	4640      	mov	r0, r8
 8002ccc:	4b98      	ldr	r3, [pc, #608]	; (8002f30 <_printf_float+0x2cc>)
 8002cce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002cd0:	f7fd fe7e 	bl	80009d0 <__aeabi_dcmple>
 8002cd4:	bb30      	cbnz	r0, 8002d24 <_printf_float+0xc0>
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	2300      	movs	r3, #0
 8002cda:	4640      	mov	r0, r8
 8002cdc:	4651      	mov	r1, sl
 8002cde:	f7fd fe6d 	bl	80009bc <__aeabi_dcmplt>
 8002ce2:	b110      	cbz	r0, 8002cea <_printf_float+0x86>
 8002ce4:	232d      	movs	r3, #45	; 0x2d
 8002ce6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cea:	4b92      	ldr	r3, [pc, #584]	; (8002f34 <_printf_float+0x2d0>)
 8002cec:	4892      	ldr	r0, [pc, #584]	; (8002f38 <_printf_float+0x2d4>)
 8002cee:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8002cf2:	bf94      	ite	ls
 8002cf4:	4698      	movls	r8, r3
 8002cf6:	4680      	movhi	r8, r0
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	f04f 0a00 	mov.w	sl, #0
 8002cfe:	6123      	str	r3, [r4, #16]
 8002d00:	f02b 0304 	bic.w	r3, fp, #4
 8002d04:	6023      	str	r3, [r4, #0]
 8002d06:	4633      	mov	r3, r6
 8002d08:	4621      	mov	r1, r4
 8002d0a:	4628      	mov	r0, r5
 8002d0c:	9700      	str	r7, [sp, #0]
 8002d0e:	aa0f      	add	r2, sp, #60	; 0x3c
 8002d10:	f000 f9d4 	bl	80030bc <_printf_common>
 8002d14:	3001      	adds	r0, #1
 8002d16:	f040 8090 	bne.w	8002e3a <_printf_float+0x1d6>
 8002d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8002d1e:	b011      	add	sp, #68	; 0x44
 8002d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d24:	4642      	mov	r2, r8
 8002d26:	4653      	mov	r3, sl
 8002d28:	4640      	mov	r0, r8
 8002d2a:	4651      	mov	r1, sl
 8002d2c:	f7fd fe6e 	bl	8000a0c <__aeabi_dcmpun>
 8002d30:	b148      	cbz	r0, 8002d46 <_printf_float+0xe2>
 8002d32:	f1ba 0f00 	cmp.w	sl, #0
 8002d36:	bfb8      	it	lt
 8002d38:	232d      	movlt	r3, #45	; 0x2d
 8002d3a:	4880      	ldr	r0, [pc, #512]	; (8002f3c <_printf_float+0x2d8>)
 8002d3c:	bfb8      	it	lt
 8002d3e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002d42:	4b7f      	ldr	r3, [pc, #508]	; (8002f40 <_printf_float+0x2dc>)
 8002d44:	e7d3      	b.n	8002cee <_printf_float+0x8a>
 8002d46:	6863      	ldr	r3, [r4, #4]
 8002d48:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	d142      	bne.n	8002dd6 <_printf_float+0x172>
 8002d50:	2306      	movs	r3, #6
 8002d52:	6063      	str	r3, [r4, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	9206      	str	r2, [sp, #24]
 8002d58:	aa0e      	add	r2, sp, #56	; 0x38
 8002d5a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8002d5e:	aa0d      	add	r2, sp, #52	; 0x34
 8002d60:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8002d64:	9203      	str	r2, [sp, #12]
 8002d66:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002d6a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002d6e:	6023      	str	r3, [r4, #0]
 8002d70:	6863      	ldr	r3, [r4, #4]
 8002d72:	4642      	mov	r2, r8
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	4628      	mov	r0, r5
 8002d78:	4653      	mov	r3, sl
 8002d7a:	910b      	str	r1, [sp, #44]	; 0x2c
 8002d7c:	f7ff fed4 	bl	8002b28 <__cvt>
 8002d80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002d82:	4680      	mov	r8, r0
 8002d84:	2947      	cmp	r1, #71	; 0x47
 8002d86:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002d88:	d108      	bne.n	8002d9c <_printf_float+0x138>
 8002d8a:	1cc8      	adds	r0, r1, #3
 8002d8c:	db02      	blt.n	8002d94 <_printf_float+0x130>
 8002d8e:	6863      	ldr	r3, [r4, #4]
 8002d90:	4299      	cmp	r1, r3
 8002d92:	dd40      	ble.n	8002e16 <_printf_float+0x1b2>
 8002d94:	f1a9 0902 	sub.w	r9, r9, #2
 8002d98:	fa5f f989 	uxtb.w	r9, r9
 8002d9c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002da0:	d81f      	bhi.n	8002de2 <_printf_float+0x17e>
 8002da2:	464a      	mov	r2, r9
 8002da4:	3901      	subs	r1, #1
 8002da6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002daa:	910d      	str	r1, [sp, #52]	; 0x34
 8002dac:	f7ff ff1b 	bl	8002be6 <__exponent>
 8002db0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002db2:	4682      	mov	sl, r0
 8002db4:	1813      	adds	r3, r2, r0
 8002db6:	2a01      	cmp	r2, #1
 8002db8:	6123      	str	r3, [r4, #16]
 8002dba:	dc02      	bgt.n	8002dc2 <_printf_float+0x15e>
 8002dbc:	6822      	ldr	r2, [r4, #0]
 8002dbe:	07d2      	lsls	r2, r2, #31
 8002dc0:	d501      	bpl.n	8002dc6 <_printf_float+0x162>
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	6123      	str	r3, [r4, #16]
 8002dc6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d09b      	beq.n	8002d06 <_printf_float+0xa2>
 8002dce:	232d      	movs	r3, #45	; 0x2d
 8002dd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002dd4:	e797      	b.n	8002d06 <_printf_float+0xa2>
 8002dd6:	2947      	cmp	r1, #71	; 0x47
 8002dd8:	d1bc      	bne.n	8002d54 <_printf_float+0xf0>
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1ba      	bne.n	8002d54 <_printf_float+0xf0>
 8002dde:	2301      	movs	r3, #1
 8002de0:	e7b7      	b.n	8002d52 <_printf_float+0xee>
 8002de2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8002de6:	d118      	bne.n	8002e1a <_printf_float+0x1b6>
 8002de8:	2900      	cmp	r1, #0
 8002dea:	6863      	ldr	r3, [r4, #4]
 8002dec:	dd0b      	ble.n	8002e06 <_printf_float+0x1a2>
 8002dee:	6121      	str	r1, [r4, #16]
 8002df0:	b913      	cbnz	r3, 8002df8 <_printf_float+0x194>
 8002df2:	6822      	ldr	r2, [r4, #0]
 8002df4:	07d0      	lsls	r0, r2, #31
 8002df6:	d502      	bpl.n	8002dfe <_printf_float+0x19a>
 8002df8:	3301      	adds	r3, #1
 8002dfa:	440b      	add	r3, r1
 8002dfc:	6123      	str	r3, [r4, #16]
 8002dfe:	f04f 0a00 	mov.w	sl, #0
 8002e02:	65a1      	str	r1, [r4, #88]	; 0x58
 8002e04:	e7df      	b.n	8002dc6 <_printf_float+0x162>
 8002e06:	b913      	cbnz	r3, 8002e0e <_printf_float+0x1aa>
 8002e08:	6822      	ldr	r2, [r4, #0]
 8002e0a:	07d2      	lsls	r2, r2, #31
 8002e0c:	d501      	bpl.n	8002e12 <_printf_float+0x1ae>
 8002e0e:	3302      	adds	r3, #2
 8002e10:	e7f4      	b.n	8002dfc <_printf_float+0x198>
 8002e12:	2301      	movs	r3, #1
 8002e14:	e7f2      	b.n	8002dfc <_printf_float+0x198>
 8002e16:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002e1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002e1c:	4299      	cmp	r1, r3
 8002e1e:	db05      	blt.n	8002e2c <_printf_float+0x1c8>
 8002e20:	6823      	ldr	r3, [r4, #0]
 8002e22:	6121      	str	r1, [r4, #16]
 8002e24:	07d8      	lsls	r0, r3, #31
 8002e26:	d5ea      	bpl.n	8002dfe <_printf_float+0x19a>
 8002e28:	1c4b      	adds	r3, r1, #1
 8002e2a:	e7e7      	b.n	8002dfc <_printf_float+0x198>
 8002e2c:	2900      	cmp	r1, #0
 8002e2e:	bfcc      	ite	gt
 8002e30:	2201      	movgt	r2, #1
 8002e32:	f1c1 0202 	rsble	r2, r1, #2
 8002e36:	4413      	add	r3, r2
 8002e38:	e7e0      	b.n	8002dfc <_printf_float+0x198>
 8002e3a:	6823      	ldr	r3, [r4, #0]
 8002e3c:	055a      	lsls	r2, r3, #21
 8002e3e:	d407      	bmi.n	8002e50 <_printf_float+0x1ec>
 8002e40:	6923      	ldr	r3, [r4, #16]
 8002e42:	4642      	mov	r2, r8
 8002e44:	4631      	mov	r1, r6
 8002e46:	4628      	mov	r0, r5
 8002e48:	47b8      	blx	r7
 8002e4a:	3001      	adds	r0, #1
 8002e4c:	d12b      	bne.n	8002ea6 <_printf_float+0x242>
 8002e4e:	e764      	b.n	8002d1a <_printf_float+0xb6>
 8002e50:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002e54:	f240 80dd 	bls.w	8003012 <_printf_float+0x3ae>
 8002e58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	2300      	movs	r3, #0
 8002e60:	f7fd fda2 	bl	80009a8 <__aeabi_dcmpeq>
 8002e64:	2800      	cmp	r0, #0
 8002e66:	d033      	beq.n	8002ed0 <_printf_float+0x26c>
 8002e68:	2301      	movs	r3, #1
 8002e6a:	4631      	mov	r1, r6
 8002e6c:	4628      	mov	r0, r5
 8002e6e:	4a35      	ldr	r2, [pc, #212]	; (8002f44 <_printf_float+0x2e0>)
 8002e70:	47b8      	blx	r7
 8002e72:	3001      	adds	r0, #1
 8002e74:	f43f af51 	beq.w	8002d1a <_printf_float+0xb6>
 8002e78:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	db02      	blt.n	8002e86 <_printf_float+0x222>
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	07d8      	lsls	r0, r3, #31
 8002e84:	d50f      	bpl.n	8002ea6 <_printf_float+0x242>
 8002e86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002e8a:	4631      	mov	r1, r6
 8002e8c:	4628      	mov	r0, r5
 8002e8e:	47b8      	blx	r7
 8002e90:	3001      	adds	r0, #1
 8002e92:	f43f af42 	beq.w	8002d1a <_printf_float+0xb6>
 8002e96:	f04f 0800 	mov.w	r8, #0
 8002e9a:	f104 091a 	add.w	r9, r4, #26
 8002e9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	4543      	cmp	r3, r8
 8002ea4:	dc09      	bgt.n	8002eba <_printf_float+0x256>
 8002ea6:	6823      	ldr	r3, [r4, #0]
 8002ea8:	079b      	lsls	r3, r3, #30
 8002eaa:	f100 8102 	bmi.w	80030b2 <_printf_float+0x44e>
 8002eae:	68e0      	ldr	r0, [r4, #12]
 8002eb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002eb2:	4298      	cmp	r0, r3
 8002eb4:	bfb8      	it	lt
 8002eb6:	4618      	movlt	r0, r3
 8002eb8:	e731      	b.n	8002d1e <_printf_float+0xba>
 8002eba:	2301      	movs	r3, #1
 8002ebc:	464a      	mov	r2, r9
 8002ebe:	4631      	mov	r1, r6
 8002ec0:	4628      	mov	r0, r5
 8002ec2:	47b8      	blx	r7
 8002ec4:	3001      	adds	r0, #1
 8002ec6:	f43f af28 	beq.w	8002d1a <_printf_float+0xb6>
 8002eca:	f108 0801 	add.w	r8, r8, #1
 8002ece:	e7e6      	b.n	8002e9e <_printf_float+0x23a>
 8002ed0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	dc38      	bgt.n	8002f48 <_printf_float+0x2e4>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	4631      	mov	r1, r6
 8002eda:	4628      	mov	r0, r5
 8002edc:	4a19      	ldr	r2, [pc, #100]	; (8002f44 <_printf_float+0x2e0>)
 8002ede:	47b8      	blx	r7
 8002ee0:	3001      	adds	r0, #1
 8002ee2:	f43f af1a 	beq.w	8002d1a <_printf_float+0xb6>
 8002ee6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002eea:	4313      	orrs	r3, r2
 8002eec:	d102      	bne.n	8002ef4 <_printf_float+0x290>
 8002eee:	6823      	ldr	r3, [r4, #0]
 8002ef0:	07d9      	lsls	r1, r3, #31
 8002ef2:	d5d8      	bpl.n	8002ea6 <_printf_float+0x242>
 8002ef4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002ef8:	4631      	mov	r1, r6
 8002efa:	4628      	mov	r0, r5
 8002efc:	47b8      	blx	r7
 8002efe:	3001      	adds	r0, #1
 8002f00:	f43f af0b 	beq.w	8002d1a <_printf_float+0xb6>
 8002f04:	f04f 0900 	mov.w	r9, #0
 8002f08:	f104 0a1a 	add.w	sl, r4, #26
 8002f0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f0e:	425b      	negs	r3, r3
 8002f10:	454b      	cmp	r3, r9
 8002f12:	dc01      	bgt.n	8002f18 <_printf_float+0x2b4>
 8002f14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002f16:	e794      	b.n	8002e42 <_printf_float+0x1de>
 8002f18:	2301      	movs	r3, #1
 8002f1a:	4652      	mov	r2, sl
 8002f1c:	4631      	mov	r1, r6
 8002f1e:	4628      	mov	r0, r5
 8002f20:	47b8      	blx	r7
 8002f22:	3001      	adds	r0, #1
 8002f24:	f43f aef9 	beq.w	8002d1a <_printf_float+0xb6>
 8002f28:	f109 0901 	add.w	r9, r9, #1
 8002f2c:	e7ee      	b.n	8002f0c <_printf_float+0x2a8>
 8002f2e:	bf00      	nop
 8002f30:	7fefffff 	.word	0x7fefffff
 8002f34:	080073dc 	.word	0x080073dc
 8002f38:	080073e0 	.word	0x080073e0
 8002f3c:	080073e8 	.word	0x080073e8
 8002f40:	080073e4 	.word	0x080073e4
 8002f44:	080073ec 	.word	0x080073ec
 8002f48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	bfa8      	it	ge
 8002f50:	461a      	movge	r2, r3
 8002f52:	2a00      	cmp	r2, #0
 8002f54:	4691      	mov	r9, r2
 8002f56:	dc37      	bgt.n	8002fc8 <_printf_float+0x364>
 8002f58:	f04f 0b00 	mov.w	fp, #0
 8002f5c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002f60:	f104 021a 	add.w	r2, r4, #26
 8002f64:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8002f68:	ebaa 0309 	sub.w	r3, sl, r9
 8002f6c:	455b      	cmp	r3, fp
 8002f6e:	dc33      	bgt.n	8002fd8 <_printf_float+0x374>
 8002f70:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002f74:	429a      	cmp	r2, r3
 8002f76:	db3b      	blt.n	8002ff0 <_printf_float+0x38c>
 8002f78:	6823      	ldr	r3, [r4, #0]
 8002f7a:	07da      	lsls	r2, r3, #31
 8002f7c:	d438      	bmi.n	8002ff0 <_printf_float+0x38c>
 8002f7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002f80:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002f82:	eba3 020a 	sub.w	r2, r3, sl
 8002f86:	eba3 0901 	sub.w	r9, r3, r1
 8002f8a:	4591      	cmp	r9, r2
 8002f8c:	bfa8      	it	ge
 8002f8e:	4691      	movge	r9, r2
 8002f90:	f1b9 0f00 	cmp.w	r9, #0
 8002f94:	dc34      	bgt.n	8003000 <_printf_float+0x39c>
 8002f96:	f04f 0800 	mov.w	r8, #0
 8002f9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002f9e:	f104 0a1a 	add.w	sl, r4, #26
 8002fa2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002fa6:	1a9b      	subs	r3, r3, r2
 8002fa8:	eba3 0309 	sub.w	r3, r3, r9
 8002fac:	4543      	cmp	r3, r8
 8002fae:	f77f af7a 	ble.w	8002ea6 <_printf_float+0x242>
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	4652      	mov	r2, sl
 8002fb6:	4631      	mov	r1, r6
 8002fb8:	4628      	mov	r0, r5
 8002fba:	47b8      	blx	r7
 8002fbc:	3001      	adds	r0, #1
 8002fbe:	f43f aeac 	beq.w	8002d1a <_printf_float+0xb6>
 8002fc2:	f108 0801 	add.w	r8, r8, #1
 8002fc6:	e7ec      	b.n	8002fa2 <_printf_float+0x33e>
 8002fc8:	4613      	mov	r3, r2
 8002fca:	4631      	mov	r1, r6
 8002fcc:	4642      	mov	r2, r8
 8002fce:	4628      	mov	r0, r5
 8002fd0:	47b8      	blx	r7
 8002fd2:	3001      	adds	r0, #1
 8002fd4:	d1c0      	bne.n	8002f58 <_printf_float+0x2f4>
 8002fd6:	e6a0      	b.n	8002d1a <_printf_float+0xb6>
 8002fd8:	2301      	movs	r3, #1
 8002fda:	4631      	mov	r1, r6
 8002fdc:	4628      	mov	r0, r5
 8002fde:	920b      	str	r2, [sp, #44]	; 0x2c
 8002fe0:	47b8      	blx	r7
 8002fe2:	3001      	adds	r0, #1
 8002fe4:	f43f ae99 	beq.w	8002d1a <_printf_float+0xb6>
 8002fe8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002fea:	f10b 0b01 	add.w	fp, fp, #1
 8002fee:	e7b9      	b.n	8002f64 <_printf_float+0x300>
 8002ff0:	4631      	mov	r1, r6
 8002ff2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002ff6:	4628      	mov	r0, r5
 8002ff8:	47b8      	blx	r7
 8002ffa:	3001      	adds	r0, #1
 8002ffc:	d1bf      	bne.n	8002f7e <_printf_float+0x31a>
 8002ffe:	e68c      	b.n	8002d1a <_printf_float+0xb6>
 8003000:	464b      	mov	r3, r9
 8003002:	4631      	mov	r1, r6
 8003004:	4628      	mov	r0, r5
 8003006:	eb08 020a 	add.w	r2, r8, sl
 800300a:	47b8      	blx	r7
 800300c:	3001      	adds	r0, #1
 800300e:	d1c2      	bne.n	8002f96 <_printf_float+0x332>
 8003010:	e683      	b.n	8002d1a <_printf_float+0xb6>
 8003012:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003014:	2a01      	cmp	r2, #1
 8003016:	dc01      	bgt.n	800301c <_printf_float+0x3b8>
 8003018:	07db      	lsls	r3, r3, #31
 800301a:	d537      	bpl.n	800308c <_printf_float+0x428>
 800301c:	2301      	movs	r3, #1
 800301e:	4642      	mov	r2, r8
 8003020:	4631      	mov	r1, r6
 8003022:	4628      	mov	r0, r5
 8003024:	47b8      	blx	r7
 8003026:	3001      	adds	r0, #1
 8003028:	f43f ae77 	beq.w	8002d1a <_printf_float+0xb6>
 800302c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003030:	4631      	mov	r1, r6
 8003032:	4628      	mov	r0, r5
 8003034:	47b8      	blx	r7
 8003036:	3001      	adds	r0, #1
 8003038:	f43f ae6f 	beq.w	8002d1a <_printf_float+0xb6>
 800303c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003040:	2200      	movs	r2, #0
 8003042:	2300      	movs	r3, #0
 8003044:	f7fd fcb0 	bl	80009a8 <__aeabi_dcmpeq>
 8003048:	b9d8      	cbnz	r0, 8003082 <_printf_float+0x41e>
 800304a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800304c:	f108 0201 	add.w	r2, r8, #1
 8003050:	3b01      	subs	r3, #1
 8003052:	4631      	mov	r1, r6
 8003054:	4628      	mov	r0, r5
 8003056:	47b8      	blx	r7
 8003058:	3001      	adds	r0, #1
 800305a:	d10e      	bne.n	800307a <_printf_float+0x416>
 800305c:	e65d      	b.n	8002d1a <_printf_float+0xb6>
 800305e:	2301      	movs	r3, #1
 8003060:	464a      	mov	r2, r9
 8003062:	4631      	mov	r1, r6
 8003064:	4628      	mov	r0, r5
 8003066:	47b8      	blx	r7
 8003068:	3001      	adds	r0, #1
 800306a:	f43f ae56 	beq.w	8002d1a <_printf_float+0xb6>
 800306e:	f108 0801 	add.w	r8, r8, #1
 8003072:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003074:	3b01      	subs	r3, #1
 8003076:	4543      	cmp	r3, r8
 8003078:	dcf1      	bgt.n	800305e <_printf_float+0x3fa>
 800307a:	4653      	mov	r3, sl
 800307c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003080:	e6e0      	b.n	8002e44 <_printf_float+0x1e0>
 8003082:	f04f 0800 	mov.w	r8, #0
 8003086:	f104 091a 	add.w	r9, r4, #26
 800308a:	e7f2      	b.n	8003072 <_printf_float+0x40e>
 800308c:	2301      	movs	r3, #1
 800308e:	4642      	mov	r2, r8
 8003090:	e7df      	b.n	8003052 <_printf_float+0x3ee>
 8003092:	2301      	movs	r3, #1
 8003094:	464a      	mov	r2, r9
 8003096:	4631      	mov	r1, r6
 8003098:	4628      	mov	r0, r5
 800309a:	47b8      	blx	r7
 800309c:	3001      	adds	r0, #1
 800309e:	f43f ae3c 	beq.w	8002d1a <_printf_float+0xb6>
 80030a2:	f108 0801 	add.w	r8, r8, #1
 80030a6:	68e3      	ldr	r3, [r4, #12]
 80030a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80030aa:	1a5b      	subs	r3, r3, r1
 80030ac:	4543      	cmp	r3, r8
 80030ae:	dcf0      	bgt.n	8003092 <_printf_float+0x42e>
 80030b0:	e6fd      	b.n	8002eae <_printf_float+0x24a>
 80030b2:	f04f 0800 	mov.w	r8, #0
 80030b6:	f104 0919 	add.w	r9, r4, #25
 80030ba:	e7f4      	b.n	80030a6 <_printf_float+0x442>

080030bc <_printf_common>:
 80030bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030c0:	4616      	mov	r6, r2
 80030c2:	4699      	mov	r9, r3
 80030c4:	688a      	ldr	r2, [r1, #8]
 80030c6:	690b      	ldr	r3, [r1, #16]
 80030c8:	4607      	mov	r7, r0
 80030ca:	4293      	cmp	r3, r2
 80030cc:	bfb8      	it	lt
 80030ce:	4613      	movlt	r3, r2
 80030d0:	6033      	str	r3, [r6, #0]
 80030d2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80030d6:	460c      	mov	r4, r1
 80030d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80030dc:	b10a      	cbz	r2, 80030e2 <_printf_common+0x26>
 80030de:	3301      	adds	r3, #1
 80030e0:	6033      	str	r3, [r6, #0]
 80030e2:	6823      	ldr	r3, [r4, #0]
 80030e4:	0699      	lsls	r1, r3, #26
 80030e6:	bf42      	ittt	mi
 80030e8:	6833      	ldrmi	r3, [r6, #0]
 80030ea:	3302      	addmi	r3, #2
 80030ec:	6033      	strmi	r3, [r6, #0]
 80030ee:	6825      	ldr	r5, [r4, #0]
 80030f0:	f015 0506 	ands.w	r5, r5, #6
 80030f4:	d106      	bne.n	8003104 <_printf_common+0x48>
 80030f6:	f104 0a19 	add.w	sl, r4, #25
 80030fa:	68e3      	ldr	r3, [r4, #12]
 80030fc:	6832      	ldr	r2, [r6, #0]
 80030fe:	1a9b      	subs	r3, r3, r2
 8003100:	42ab      	cmp	r3, r5
 8003102:	dc28      	bgt.n	8003156 <_printf_common+0x9a>
 8003104:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003108:	1e13      	subs	r3, r2, #0
 800310a:	6822      	ldr	r2, [r4, #0]
 800310c:	bf18      	it	ne
 800310e:	2301      	movne	r3, #1
 8003110:	0692      	lsls	r2, r2, #26
 8003112:	d42d      	bmi.n	8003170 <_printf_common+0xb4>
 8003114:	4649      	mov	r1, r9
 8003116:	4638      	mov	r0, r7
 8003118:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800311c:	47c0      	blx	r8
 800311e:	3001      	adds	r0, #1
 8003120:	d020      	beq.n	8003164 <_printf_common+0xa8>
 8003122:	6823      	ldr	r3, [r4, #0]
 8003124:	68e5      	ldr	r5, [r4, #12]
 8003126:	f003 0306 	and.w	r3, r3, #6
 800312a:	2b04      	cmp	r3, #4
 800312c:	bf18      	it	ne
 800312e:	2500      	movne	r5, #0
 8003130:	6832      	ldr	r2, [r6, #0]
 8003132:	f04f 0600 	mov.w	r6, #0
 8003136:	68a3      	ldr	r3, [r4, #8]
 8003138:	bf08      	it	eq
 800313a:	1aad      	subeq	r5, r5, r2
 800313c:	6922      	ldr	r2, [r4, #16]
 800313e:	bf08      	it	eq
 8003140:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003144:	4293      	cmp	r3, r2
 8003146:	bfc4      	itt	gt
 8003148:	1a9b      	subgt	r3, r3, r2
 800314a:	18ed      	addgt	r5, r5, r3
 800314c:	341a      	adds	r4, #26
 800314e:	42b5      	cmp	r5, r6
 8003150:	d11a      	bne.n	8003188 <_printf_common+0xcc>
 8003152:	2000      	movs	r0, #0
 8003154:	e008      	b.n	8003168 <_printf_common+0xac>
 8003156:	2301      	movs	r3, #1
 8003158:	4652      	mov	r2, sl
 800315a:	4649      	mov	r1, r9
 800315c:	4638      	mov	r0, r7
 800315e:	47c0      	blx	r8
 8003160:	3001      	adds	r0, #1
 8003162:	d103      	bne.n	800316c <_printf_common+0xb0>
 8003164:	f04f 30ff 	mov.w	r0, #4294967295
 8003168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800316c:	3501      	adds	r5, #1
 800316e:	e7c4      	b.n	80030fa <_printf_common+0x3e>
 8003170:	2030      	movs	r0, #48	; 0x30
 8003172:	18e1      	adds	r1, r4, r3
 8003174:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003178:	1c5a      	adds	r2, r3, #1
 800317a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800317e:	4422      	add	r2, r4
 8003180:	3302      	adds	r3, #2
 8003182:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003186:	e7c5      	b.n	8003114 <_printf_common+0x58>
 8003188:	2301      	movs	r3, #1
 800318a:	4622      	mov	r2, r4
 800318c:	4649      	mov	r1, r9
 800318e:	4638      	mov	r0, r7
 8003190:	47c0      	blx	r8
 8003192:	3001      	adds	r0, #1
 8003194:	d0e6      	beq.n	8003164 <_printf_common+0xa8>
 8003196:	3601      	adds	r6, #1
 8003198:	e7d9      	b.n	800314e <_printf_common+0x92>
	...

0800319c <_printf_i>:
 800319c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031a0:	7e0f      	ldrb	r7, [r1, #24]
 80031a2:	4691      	mov	r9, r2
 80031a4:	2f78      	cmp	r7, #120	; 0x78
 80031a6:	4680      	mov	r8, r0
 80031a8:	460c      	mov	r4, r1
 80031aa:	469a      	mov	sl, r3
 80031ac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80031ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80031b2:	d807      	bhi.n	80031c4 <_printf_i+0x28>
 80031b4:	2f62      	cmp	r7, #98	; 0x62
 80031b6:	d80a      	bhi.n	80031ce <_printf_i+0x32>
 80031b8:	2f00      	cmp	r7, #0
 80031ba:	f000 80d9 	beq.w	8003370 <_printf_i+0x1d4>
 80031be:	2f58      	cmp	r7, #88	; 0x58
 80031c0:	f000 80a4 	beq.w	800330c <_printf_i+0x170>
 80031c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80031cc:	e03a      	b.n	8003244 <_printf_i+0xa8>
 80031ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80031d2:	2b15      	cmp	r3, #21
 80031d4:	d8f6      	bhi.n	80031c4 <_printf_i+0x28>
 80031d6:	a101      	add	r1, pc, #4	; (adr r1, 80031dc <_printf_i+0x40>)
 80031d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80031dc:	08003235 	.word	0x08003235
 80031e0:	08003249 	.word	0x08003249
 80031e4:	080031c5 	.word	0x080031c5
 80031e8:	080031c5 	.word	0x080031c5
 80031ec:	080031c5 	.word	0x080031c5
 80031f0:	080031c5 	.word	0x080031c5
 80031f4:	08003249 	.word	0x08003249
 80031f8:	080031c5 	.word	0x080031c5
 80031fc:	080031c5 	.word	0x080031c5
 8003200:	080031c5 	.word	0x080031c5
 8003204:	080031c5 	.word	0x080031c5
 8003208:	08003357 	.word	0x08003357
 800320c:	08003279 	.word	0x08003279
 8003210:	08003339 	.word	0x08003339
 8003214:	080031c5 	.word	0x080031c5
 8003218:	080031c5 	.word	0x080031c5
 800321c:	08003379 	.word	0x08003379
 8003220:	080031c5 	.word	0x080031c5
 8003224:	08003279 	.word	0x08003279
 8003228:	080031c5 	.word	0x080031c5
 800322c:	080031c5 	.word	0x080031c5
 8003230:	08003341 	.word	0x08003341
 8003234:	682b      	ldr	r3, [r5, #0]
 8003236:	1d1a      	adds	r2, r3, #4
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	602a      	str	r2, [r5, #0]
 800323c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003240:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003244:	2301      	movs	r3, #1
 8003246:	e0a4      	b.n	8003392 <_printf_i+0x1f6>
 8003248:	6820      	ldr	r0, [r4, #0]
 800324a:	6829      	ldr	r1, [r5, #0]
 800324c:	0606      	lsls	r6, r0, #24
 800324e:	f101 0304 	add.w	r3, r1, #4
 8003252:	d50a      	bpl.n	800326a <_printf_i+0xce>
 8003254:	680e      	ldr	r6, [r1, #0]
 8003256:	602b      	str	r3, [r5, #0]
 8003258:	2e00      	cmp	r6, #0
 800325a:	da03      	bge.n	8003264 <_printf_i+0xc8>
 800325c:	232d      	movs	r3, #45	; 0x2d
 800325e:	4276      	negs	r6, r6
 8003260:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003264:	230a      	movs	r3, #10
 8003266:	485e      	ldr	r0, [pc, #376]	; (80033e0 <_printf_i+0x244>)
 8003268:	e019      	b.n	800329e <_printf_i+0x102>
 800326a:	680e      	ldr	r6, [r1, #0]
 800326c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003270:	602b      	str	r3, [r5, #0]
 8003272:	bf18      	it	ne
 8003274:	b236      	sxthne	r6, r6
 8003276:	e7ef      	b.n	8003258 <_printf_i+0xbc>
 8003278:	682b      	ldr	r3, [r5, #0]
 800327a:	6820      	ldr	r0, [r4, #0]
 800327c:	1d19      	adds	r1, r3, #4
 800327e:	6029      	str	r1, [r5, #0]
 8003280:	0601      	lsls	r1, r0, #24
 8003282:	d501      	bpl.n	8003288 <_printf_i+0xec>
 8003284:	681e      	ldr	r6, [r3, #0]
 8003286:	e002      	b.n	800328e <_printf_i+0xf2>
 8003288:	0646      	lsls	r6, r0, #25
 800328a:	d5fb      	bpl.n	8003284 <_printf_i+0xe8>
 800328c:	881e      	ldrh	r6, [r3, #0]
 800328e:	2f6f      	cmp	r7, #111	; 0x6f
 8003290:	bf0c      	ite	eq
 8003292:	2308      	moveq	r3, #8
 8003294:	230a      	movne	r3, #10
 8003296:	4852      	ldr	r0, [pc, #328]	; (80033e0 <_printf_i+0x244>)
 8003298:	2100      	movs	r1, #0
 800329a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800329e:	6865      	ldr	r5, [r4, #4]
 80032a0:	2d00      	cmp	r5, #0
 80032a2:	bfa8      	it	ge
 80032a4:	6821      	ldrge	r1, [r4, #0]
 80032a6:	60a5      	str	r5, [r4, #8]
 80032a8:	bfa4      	itt	ge
 80032aa:	f021 0104 	bicge.w	r1, r1, #4
 80032ae:	6021      	strge	r1, [r4, #0]
 80032b0:	b90e      	cbnz	r6, 80032b6 <_printf_i+0x11a>
 80032b2:	2d00      	cmp	r5, #0
 80032b4:	d04d      	beq.n	8003352 <_printf_i+0x1b6>
 80032b6:	4615      	mov	r5, r2
 80032b8:	fbb6 f1f3 	udiv	r1, r6, r3
 80032bc:	fb03 6711 	mls	r7, r3, r1, r6
 80032c0:	5dc7      	ldrb	r7, [r0, r7]
 80032c2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80032c6:	4637      	mov	r7, r6
 80032c8:	42bb      	cmp	r3, r7
 80032ca:	460e      	mov	r6, r1
 80032cc:	d9f4      	bls.n	80032b8 <_printf_i+0x11c>
 80032ce:	2b08      	cmp	r3, #8
 80032d0:	d10b      	bne.n	80032ea <_printf_i+0x14e>
 80032d2:	6823      	ldr	r3, [r4, #0]
 80032d4:	07de      	lsls	r6, r3, #31
 80032d6:	d508      	bpl.n	80032ea <_printf_i+0x14e>
 80032d8:	6923      	ldr	r3, [r4, #16]
 80032da:	6861      	ldr	r1, [r4, #4]
 80032dc:	4299      	cmp	r1, r3
 80032de:	bfde      	ittt	le
 80032e0:	2330      	movle	r3, #48	; 0x30
 80032e2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80032e6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80032ea:	1b52      	subs	r2, r2, r5
 80032ec:	6122      	str	r2, [r4, #16]
 80032ee:	464b      	mov	r3, r9
 80032f0:	4621      	mov	r1, r4
 80032f2:	4640      	mov	r0, r8
 80032f4:	f8cd a000 	str.w	sl, [sp]
 80032f8:	aa03      	add	r2, sp, #12
 80032fa:	f7ff fedf 	bl	80030bc <_printf_common>
 80032fe:	3001      	adds	r0, #1
 8003300:	d14c      	bne.n	800339c <_printf_i+0x200>
 8003302:	f04f 30ff 	mov.w	r0, #4294967295
 8003306:	b004      	add	sp, #16
 8003308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800330c:	4834      	ldr	r0, [pc, #208]	; (80033e0 <_printf_i+0x244>)
 800330e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003312:	6829      	ldr	r1, [r5, #0]
 8003314:	6823      	ldr	r3, [r4, #0]
 8003316:	f851 6b04 	ldr.w	r6, [r1], #4
 800331a:	6029      	str	r1, [r5, #0]
 800331c:	061d      	lsls	r5, r3, #24
 800331e:	d514      	bpl.n	800334a <_printf_i+0x1ae>
 8003320:	07df      	lsls	r7, r3, #31
 8003322:	bf44      	itt	mi
 8003324:	f043 0320 	orrmi.w	r3, r3, #32
 8003328:	6023      	strmi	r3, [r4, #0]
 800332a:	b91e      	cbnz	r6, 8003334 <_printf_i+0x198>
 800332c:	6823      	ldr	r3, [r4, #0]
 800332e:	f023 0320 	bic.w	r3, r3, #32
 8003332:	6023      	str	r3, [r4, #0]
 8003334:	2310      	movs	r3, #16
 8003336:	e7af      	b.n	8003298 <_printf_i+0xfc>
 8003338:	6823      	ldr	r3, [r4, #0]
 800333a:	f043 0320 	orr.w	r3, r3, #32
 800333e:	6023      	str	r3, [r4, #0]
 8003340:	2378      	movs	r3, #120	; 0x78
 8003342:	4828      	ldr	r0, [pc, #160]	; (80033e4 <_printf_i+0x248>)
 8003344:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003348:	e7e3      	b.n	8003312 <_printf_i+0x176>
 800334a:	0659      	lsls	r1, r3, #25
 800334c:	bf48      	it	mi
 800334e:	b2b6      	uxthmi	r6, r6
 8003350:	e7e6      	b.n	8003320 <_printf_i+0x184>
 8003352:	4615      	mov	r5, r2
 8003354:	e7bb      	b.n	80032ce <_printf_i+0x132>
 8003356:	682b      	ldr	r3, [r5, #0]
 8003358:	6826      	ldr	r6, [r4, #0]
 800335a:	1d18      	adds	r0, r3, #4
 800335c:	6961      	ldr	r1, [r4, #20]
 800335e:	6028      	str	r0, [r5, #0]
 8003360:	0635      	lsls	r5, r6, #24
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	d501      	bpl.n	800336a <_printf_i+0x1ce>
 8003366:	6019      	str	r1, [r3, #0]
 8003368:	e002      	b.n	8003370 <_printf_i+0x1d4>
 800336a:	0670      	lsls	r0, r6, #25
 800336c:	d5fb      	bpl.n	8003366 <_printf_i+0x1ca>
 800336e:	8019      	strh	r1, [r3, #0]
 8003370:	2300      	movs	r3, #0
 8003372:	4615      	mov	r5, r2
 8003374:	6123      	str	r3, [r4, #16]
 8003376:	e7ba      	b.n	80032ee <_printf_i+0x152>
 8003378:	682b      	ldr	r3, [r5, #0]
 800337a:	2100      	movs	r1, #0
 800337c:	1d1a      	adds	r2, r3, #4
 800337e:	602a      	str	r2, [r5, #0]
 8003380:	681d      	ldr	r5, [r3, #0]
 8003382:	6862      	ldr	r2, [r4, #4]
 8003384:	4628      	mov	r0, r5
 8003386:	f002 faed 	bl	8005964 <memchr>
 800338a:	b108      	cbz	r0, 8003390 <_printf_i+0x1f4>
 800338c:	1b40      	subs	r0, r0, r5
 800338e:	6060      	str	r0, [r4, #4]
 8003390:	6863      	ldr	r3, [r4, #4]
 8003392:	6123      	str	r3, [r4, #16]
 8003394:	2300      	movs	r3, #0
 8003396:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800339a:	e7a8      	b.n	80032ee <_printf_i+0x152>
 800339c:	462a      	mov	r2, r5
 800339e:	4649      	mov	r1, r9
 80033a0:	4640      	mov	r0, r8
 80033a2:	6923      	ldr	r3, [r4, #16]
 80033a4:	47d0      	blx	sl
 80033a6:	3001      	adds	r0, #1
 80033a8:	d0ab      	beq.n	8003302 <_printf_i+0x166>
 80033aa:	6823      	ldr	r3, [r4, #0]
 80033ac:	079b      	lsls	r3, r3, #30
 80033ae:	d413      	bmi.n	80033d8 <_printf_i+0x23c>
 80033b0:	68e0      	ldr	r0, [r4, #12]
 80033b2:	9b03      	ldr	r3, [sp, #12]
 80033b4:	4298      	cmp	r0, r3
 80033b6:	bfb8      	it	lt
 80033b8:	4618      	movlt	r0, r3
 80033ba:	e7a4      	b.n	8003306 <_printf_i+0x16a>
 80033bc:	2301      	movs	r3, #1
 80033be:	4632      	mov	r2, r6
 80033c0:	4649      	mov	r1, r9
 80033c2:	4640      	mov	r0, r8
 80033c4:	47d0      	blx	sl
 80033c6:	3001      	adds	r0, #1
 80033c8:	d09b      	beq.n	8003302 <_printf_i+0x166>
 80033ca:	3501      	adds	r5, #1
 80033cc:	68e3      	ldr	r3, [r4, #12]
 80033ce:	9903      	ldr	r1, [sp, #12]
 80033d0:	1a5b      	subs	r3, r3, r1
 80033d2:	42ab      	cmp	r3, r5
 80033d4:	dcf2      	bgt.n	80033bc <_printf_i+0x220>
 80033d6:	e7eb      	b.n	80033b0 <_printf_i+0x214>
 80033d8:	2500      	movs	r5, #0
 80033da:	f104 0619 	add.w	r6, r4, #25
 80033de:	e7f5      	b.n	80033cc <_printf_i+0x230>
 80033e0:	080073ee 	.word	0x080073ee
 80033e4:	080073ff 	.word	0x080073ff

080033e8 <_scanf_float>:
 80033e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033ec:	b087      	sub	sp, #28
 80033ee:	9303      	str	r3, [sp, #12]
 80033f0:	688b      	ldr	r3, [r1, #8]
 80033f2:	4617      	mov	r7, r2
 80033f4:	1e5a      	subs	r2, r3, #1
 80033f6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80033fa:	bf85      	ittet	hi
 80033fc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003400:	195b      	addhi	r3, r3, r5
 8003402:	2300      	movls	r3, #0
 8003404:	9302      	strhi	r3, [sp, #8]
 8003406:	bf88      	it	hi
 8003408:	f240 135d 	movwhi	r3, #349	; 0x15d
 800340c:	468b      	mov	fp, r1
 800340e:	f04f 0500 	mov.w	r5, #0
 8003412:	bf8c      	ite	hi
 8003414:	608b      	strhi	r3, [r1, #8]
 8003416:	9302      	strls	r3, [sp, #8]
 8003418:	680b      	ldr	r3, [r1, #0]
 800341a:	4680      	mov	r8, r0
 800341c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8003420:	f84b 3b1c 	str.w	r3, [fp], #28
 8003424:	460c      	mov	r4, r1
 8003426:	465e      	mov	r6, fp
 8003428:	46aa      	mov	sl, r5
 800342a:	46a9      	mov	r9, r5
 800342c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003430:	9501      	str	r5, [sp, #4]
 8003432:	68a2      	ldr	r2, [r4, #8]
 8003434:	b152      	cbz	r2, 800344c <_scanf_float+0x64>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	2b4e      	cmp	r3, #78	; 0x4e
 800343c:	d864      	bhi.n	8003508 <_scanf_float+0x120>
 800343e:	2b40      	cmp	r3, #64	; 0x40
 8003440:	d83c      	bhi.n	80034bc <_scanf_float+0xd4>
 8003442:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8003446:	b2c8      	uxtb	r0, r1
 8003448:	280e      	cmp	r0, #14
 800344a:	d93a      	bls.n	80034c2 <_scanf_float+0xda>
 800344c:	f1b9 0f00 	cmp.w	r9, #0
 8003450:	d003      	beq.n	800345a <_scanf_float+0x72>
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003458:	6023      	str	r3, [r4, #0]
 800345a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800345e:	f1ba 0f01 	cmp.w	sl, #1
 8003462:	f200 8113 	bhi.w	800368c <_scanf_float+0x2a4>
 8003466:	455e      	cmp	r6, fp
 8003468:	f200 8105 	bhi.w	8003676 <_scanf_float+0x28e>
 800346c:	2501      	movs	r5, #1
 800346e:	4628      	mov	r0, r5
 8003470:	b007      	add	sp, #28
 8003472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003476:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800347a:	2a0d      	cmp	r2, #13
 800347c:	d8e6      	bhi.n	800344c <_scanf_float+0x64>
 800347e:	a101      	add	r1, pc, #4	; (adr r1, 8003484 <_scanf_float+0x9c>)
 8003480:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003484:	080035c3 	.word	0x080035c3
 8003488:	0800344d 	.word	0x0800344d
 800348c:	0800344d 	.word	0x0800344d
 8003490:	0800344d 	.word	0x0800344d
 8003494:	08003623 	.word	0x08003623
 8003498:	080035fb 	.word	0x080035fb
 800349c:	0800344d 	.word	0x0800344d
 80034a0:	0800344d 	.word	0x0800344d
 80034a4:	080035d1 	.word	0x080035d1
 80034a8:	0800344d 	.word	0x0800344d
 80034ac:	0800344d 	.word	0x0800344d
 80034b0:	0800344d 	.word	0x0800344d
 80034b4:	0800344d 	.word	0x0800344d
 80034b8:	08003589 	.word	0x08003589
 80034bc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80034c0:	e7db      	b.n	800347a <_scanf_float+0x92>
 80034c2:	290e      	cmp	r1, #14
 80034c4:	d8c2      	bhi.n	800344c <_scanf_float+0x64>
 80034c6:	a001      	add	r0, pc, #4	; (adr r0, 80034cc <_scanf_float+0xe4>)
 80034c8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80034cc:	0800357b 	.word	0x0800357b
 80034d0:	0800344d 	.word	0x0800344d
 80034d4:	0800357b 	.word	0x0800357b
 80034d8:	0800360f 	.word	0x0800360f
 80034dc:	0800344d 	.word	0x0800344d
 80034e0:	08003529 	.word	0x08003529
 80034e4:	08003565 	.word	0x08003565
 80034e8:	08003565 	.word	0x08003565
 80034ec:	08003565 	.word	0x08003565
 80034f0:	08003565 	.word	0x08003565
 80034f4:	08003565 	.word	0x08003565
 80034f8:	08003565 	.word	0x08003565
 80034fc:	08003565 	.word	0x08003565
 8003500:	08003565 	.word	0x08003565
 8003504:	08003565 	.word	0x08003565
 8003508:	2b6e      	cmp	r3, #110	; 0x6e
 800350a:	d809      	bhi.n	8003520 <_scanf_float+0x138>
 800350c:	2b60      	cmp	r3, #96	; 0x60
 800350e:	d8b2      	bhi.n	8003476 <_scanf_float+0x8e>
 8003510:	2b54      	cmp	r3, #84	; 0x54
 8003512:	d077      	beq.n	8003604 <_scanf_float+0x21c>
 8003514:	2b59      	cmp	r3, #89	; 0x59
 8003516:	d199      	bne.n	800344c <_scanf_float+0x64>
 8003518:	2d07      	cmp	r5, #7
 800351a:	d197      	bne.n	800344c <_scanf_float+0x64>
 800351c:	2508      	movs	r5, #8
 800351e:	e029      	b.n	8003574 <_scanf_float+0x18c>
 8003520:	2b74      	cmp	r3, #116	; 0x74
 8003522:	d06f      	beq.n	8003604 <_scanf_float+0x21c>
 8003524:	2b79      	cmp	r3, #121	; 0x79
 8003526:	e7f6      	b.n	8003516 <_scanf_float+0x12e>
 8003528:	6821      	ldr	r1, [r4, #0]
 800352a:	05c8      	lsls	r0, r1, #23
 800352c:	d51a      	bpl.n	8003564 <_scanf_float+0x17c>
 800352e:	9b02      	ldr	r3, [sp, #8]
 8003530:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8003534:	6021      	str	r1, [r4, #0]
 8003536:	f109 0901 	add.w	r9, r9, #1
 800353a:	b11b      	cbz	r3, 8003544 <_scanf_float+0x15c>
 800353c:	3b01      	subs	r3, #1
 800353e:	3201      	adds	r2, #1
 8003540:	9302      	str	r3, [sp, #8]
 8003542:	60a2      	str	r2, [r4, #8]
 8003544:	68a3      	ldr	r3, [r4, #8]
 8003546:	3b01      	subs	r3, #1
 8003548:	60a3      	str	r3, [r4, #8]
 800354a:	6923      	ldr	r3, [r4, #16]
 800354c:	3301      	adds	r3, #1
 800354e:	6123      	str	r3, [r4, #16]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	3b01      	subs	r3, #1
 8003554:	2b00      	cmp	r3, #0
 8003556:	607b      	str	r3, [r7, #4]
 8003558:	f340 8084 	ble.w	8003664 <_scanf_float+0x27c>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	3301      	adds	r3, #1
 8003560:	603b      	str	r3, [r7, #0]
 8003562:	e766      	b.n	8003432 <_scanf_float+0x4a>
 8003564:	eb1a 0f05 	cmn.w	sl, r5
 8003568:	f47f af70 	bne.w	800344c <_scanf_float+0x64>
 800356c:	6822      	ldr	r2, [r4, #0]
 800356e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8003572:	6022      	str	r2, [r4, #0]
 8003574:	f806 3b01 	strb.w	r3, [r6], #1
 8003578:	e7e4      	b.n	8003544 <_scanf_float+0x15c>
 800357a:	6822      	ldr	r2, [r4, #0]
 800357c:	0610      	lsls	r0, r2, #24
 800357e:	f57f af65 	bpl.w	800344c <_scanf_float+0x64>
 8003582:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003586:	e7f4      	b.n	8003572 <_scanf_float+0x18a>
 8003588:	f1ba 0f00 	cmp.w	sl, #0
 800358c:	d10e      	bne.n	80035ac <_scanf_float+0x1c4>
 800358e:	f1b9 0f00 	cmp.w	r9, #0
 8003592:	d10e      	bne.n	80035b2 <_scanf_float+0x1ca>
 8003594:	6822      	ldr	r2, [r4, #0]
 8003596:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800359a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800359e:	d108      	bne.n	80035b2 <_scanf_float+0x1ca>
 80035a0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80035a4:	f04f 0a01 	mov.w	sl, #1
 80035a8:	6022      	str	r2, [r4, #0]
 80035aa:	e7e3      	b.n	8003574 <_scanf_float+0x18c>
 80035ac:	f1ba 0f02 	cmp.w	sl, #2
 80035b0:	d055      	beq.n	800365e <_scanf_float+0x276>
 80035b2:	2d01      	cmp	r5, #1
 80035b4:	d002      	beq.n	80035bc <_scanf_float+0x1d4>
 80035b6:	2d04      	cmp	r5, #4
 80035b8:	f47f af48 	bne.w	800344c <_scanf_float+0x64>
 80035bc:	3501      	adds	r5, #1
 80035be:	b2ed      	uxtb	r5, r5
 80035c0:	e7d8      	b.n	8003574 <_scanf_float+0x18c>
 80035c2:	f1ba 0f01 	cmp.w	sl, #1
 80035c6:	f47f af41 	bne.w	800344c <_scanf_float+0x64>
 80035ca:	f04f 0a02 	mov.w	sl, #2
 80035ce:	e7d1      	b.n	8003574 <_scanf_float+0x18c>
 80035d0:	b97d      	cbnz	r5, 80035f2 <_scanf_float+0x20a>
 80035d2:	f1b9 0f00 	cmp.w	r9, #0
 80035d6:	f47f af3c 	bne.w	8003452 <_scanf_float+0x6a>
 80035da:	6822      	ldr	r2, [r4, #0]
 80035dc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80035e0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80035e4:	f47f af39 	bne.w	800345a <_scanf_float+0x72>
 80035e8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80035ec:	2501      	movs	r5, #1
 80035ee:	6022      	str	r2, [r4, #0]
 80035f0:	e7c0      	b.n	8003574 <_scanf_float+0x18c>
 80035f2:	2d03      	cmp	r5, #3
 80035f4:	d0e2      	beq.n	80035bc <_scanf_float+0x1d4>
 80035f6:	2d05      	cmp	r5, #5
 80035f8:	e7de      	b.n	80035b8 <_scanf_float+0x1d0>
 80035fa:	2d02      	cmp	r5, #2
 80035fc:	f47f af26 	bne.w	800344c <_scanf_float+0x64>
 8003600:	2503      	movs	r5, #3
 8003602:	e7b7      	b.n	8003574 <_scanf_float+0x18c>
 8003604:	2d06      	cmp	r5, #6
 8003606:	f47f af21 	bne.w	800344c <_scanf_float+0x64>
 800360a:	2507      	movs	r5, #7
 800360c:	e7b2      	b.n	8003574 <_scanf_float+0x18c>
 800360e:	6822      	ldr	r2, [r4, #0]
 8003610:	0591      	lsls	r1, r2, #22
 8003612:	f57f af1b 	bpl.w	800344c <_scanf_float+0x64>
 8003616:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800361a:	6022      	str	r2, [r4, #0]
 800361c:	f8cd 9004 	str.w	r9, [sp, #4]
 8003620:	e7a8      	b.n	8003574 <_scanf_float+0x18c>
 8003622:	6822      	ldr	r2, [r4, #0]
 8003624:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8003628:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800362c:	d006      	beq.n	800363c <_scanf_float+0x254>
 800362e:	0550      	lsls	r0, r2, #21
 8003630:	f57f af0c 	bpl.w	800344c <_scanf_float+0x64>
 8003634:	f1b9 0f00 	cmp.w	r9, #0
 8003638:	f43f af0f 	beq.w	800345a <_scanf_float+0x72>
 800363c:	0591      	lsls	r1, r2, #22
 800363e:	bf58      	it	pl
 8003640:	9901      	ldrpl	r1, [sp, #4]
 8003642:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003646:	bf58      	it	pl
 8003648:	eba9 0101 	subpl.w	r1, r9, r1
 800364c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8003650:	f04f 0900 	mov.w	r9, #0
 8003654:	bf58      	it	pl
 8003656:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800365a:	6022      	str	r2, [r4, #0]
 800365c:	e78a      	b.n	8003574 <_scanf_float+0x18c>
 800365e:	f04f 0a03 	mov.w	sl, #3
 8003662:	e787      	b.n	8003574 <_scanf_float+0x18c>
 8003664:	4639      	mov	r1, r7
 8003666:	4640      	mov	r0, r8
 8003668:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800366c:	4798      	blx	r3
 800366e:	2800      	cmp	r0, #0
 8003670:	f43f aedf 	beq.w	8003432 <_scanf_float+0x4a>
 8003674:	e6ea      	b.n	800344c <_scanf_float+0x64>
 8003676:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800367a:	463a      	mov	r2, r7
 800367c:	4640      	mov	r0, r8
 800367e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003682:	4798      	blx	r3
 8003684:	6923      	ldr	r3, [r4, #16]
 8003686:	3b01      	subs	r3, #1
 8003688:	6123      	str	r3, [r4, #16]
 800368a:	e6ec      	b.n	8003466 <_scanf_float+0x7e>
 800368c:	1e6b      	subs	r3, r5, #1
 800368e:	2b06      	cmp	r3, #6
 8003690:	d825      	bhi.n	80036de <_scanf_float+0x2f6>
 8003692:	2d02      	cmp	r5, #2
 8003694:	d836      	bhi.n	8003704 <_scanf_float+0x31c>
 8003696:	455e      	cmp	r6, fp
 8003698:	f67f aee8 	bls.w	800346c <_scanf_float+0x84>
 800369c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80036a0:	463a      	mov	r2, r7
 80036a2:	4640      	mov	r0, r8
 80036a4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80036a8:	4798      	blx	r3
 80036aa:	6923      	ldr	r3, [r4, #16]
 80036ac:	3b01      	subs	r3, #1
 80036ae:	6123      	str	r3, [r4, #16]
 80036b0:	e7f1      	b.n	8003696 <_scanf_float+0x2ae>
 80036b2:	9802      	ldr	r0, [sp, #8]
 80036b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80036b8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80036bc:	463a      	mov	r2, r7
 80036be:	9002      	str	r0, [sp, #8]
 80036c0:	4640      	mov	r0, r8
 80036c2:	4798      	blx	r3
 80036c4:	6923      	ldr	r3, [r4, #16]
 80036c6:	3b01      	subs	r3, #1
 80036c8:	6123      	str	r3, [r4, #16]
 80036ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80036ce:	fa5f fa8a 	uxtb.w	sl, sl
 80036d2:	f1ba 0f02 	cmp.w	sl, #2
 80036d6:	d1ec      	bne.n	80036b2 <_scanf_float+0x2ca>
 80036d8:	3d03      	subs	r5, #3
 80036da:	b2ed      	uxtb	r5, r5
 80036dc:	1b76      	subs	r6, r6, r5
 80036de:	6823      	ldr	r3, [r4, #0]
 80036e0:	05da      	lsls	r2, r3, #23
 80036e2:	d52f      	bpl.n	8003744 <_scanf_float+0x35c>
 80036e4:	055b      	lsls	r3, r3, #21
 80036e6:	d510      	bpl.n	800370a <_scanf_float+0x322>
 80036e8:	455e      	cmp	r6, fp
 80036ea:	f67f aebf 	bls.w	800346c <_scanf_float+0x84>
 80036ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80036f2:	463a      	mov	r2, r7
 80036f4:	4640      	mov	r0, r8
 80036f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80036fa:	4798      	blx	r3
 80036fc:	6923      	ldr	r3, [r4, #16]
 80036fe:	3b01      	subs	r3, #1
 8003700:	6123      	str	r3, [r4, #16]
 8003702:	e7f1      	b.n	80036e8 <_scanf_float+0x300>
 8003704:	46aa      	mov	sl, r5
 8003706:	9602      	str	r6, [sp, #8]
 8003708:	e7df      	b.n	80036ca <_scanf_float+0x2e2>
 800370a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800370e:	6923      	ldr	r3, [r4, #16]
 8003710:	2965      	cmp	r1, #101	; 0x65
 8003712:	f103 33ff 	add.w	r3, r3, #4294967295
 8003716:	f106 35ff 	add.w	r5, r6, #4294967295
 800371a:	6123      	str	r3, [r4, #16]
 800371c:	d00c      	beq.n	8003738 <_scanf_float+0x350>
 800371e:	2945      	cmp	r1, #69	; 0x45
 8003720:	d00a      	beq.n	8003738 <_scanf_float+0x350>
 8003722:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003726:	463a      	mov	r2, r7
 8003728:	4640      	mov	r0, r8
 800372a:	4798      	blx	r3
 800372c:	6923      	ldr	r3, [r4, #16]
 800372e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8003732:	3b01      	subs	r3, #1
 8003734:	1eb5      	subs	r5, r6, #2
 8003736:	6123      	str	r3, [r4, #16]
 8003738:	463a      	mov	r2, r7
 800373a:	4640      	mov	r0, r8
 800373c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003740:	4798      	blx	r3
 8003742:	462e      	mov	r6, r5
 8003744:	6825      	ldr	r5, [r4, #0]
 8003746:	f015 0510 	ands.w	r5, r5, #16
 800374a:	d155      	bne.n	80037f8 <_scanf_float+0x410>
 800374c:	7035      	strb	r5, [r6, #0]
 800374e:	6823      	ldr	r3, [r4, #0]
 8003750:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003754:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003758:	d11b      	bne.n	8003792 <_scanf_float+0x3aa>
 800375a:	9b01      	ldr	r3, [sp, #4]
 800375c:	454b      	cmp	r3, r9
 800375e:	eba3 0209 	sub.w	r2, r3, r9
 8003762:	d123      	bne.n	80037ac <_scanf_float+0x3c4>
 8003764:	2200      	movs	r2, #0
 8003766:	4659      	mov	r1, fp
 8003768:	4640      	mov	r0, r8
 800376a:	f000 fe79 	bl	8004460 <_strtod_r>
 800376e:	6822      	ldr	r2, [r4, #0]
 8003770:	9b03      	ldr	r3, [sp, #12]
 8003772:	f012 0f02 	tst.w	r2, #2
 8003776:	4606      	mov	r6, r0
 8003778:	460f      	mov	r7, r1
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	d021      	beq.n	80037c2 <_scanf_float+0x3da>
 800377e:	1d1a      	adds	r2, r3, #4
 8003780:	9903      	ldr	r1, [sp, #12]
 8003782:	600a      	str	r2, [r1, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	e9c3 6700 	strd	r6, r7, [r3]
 800378a:	68e3      	ldr	r3, [r4, #12]
 800378c:	3301      	adds	r3, #1
 800378e:	60e3      	str	r3, [r4, #12]
 8003790:	e66d      	b.n	800346e <_scanf_float+0x86>
 8003792:	9b04      	ldr	r3, [sp, #16]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d0e5      	beq.n	8003764 <_scanf_float+0x37c>
 8003798:	9905      	ldr	r1, [sp, #20]
 800379a:	230a      	movs	r3, #10
 800379c:	462a      	mov	r2, r5
 800379e:	4640      	mov	r0, r8
 80037a0:	3101      	adds	r1, #1
 80037a2:	f000 fedf 	bl	8004564 <_strtol_r>
 80037a6:	9b04      	ldr	r3, [sp, #16]
 80037a8:	9e05      	ldr	r6, [sp, #20]
 80037aa:	1ac2      	subs	r2, r0, r3
 80037ac:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80037b0:	429e      	cmp	r6, r3
 80037b2:	bf28      	it	cs
 80037b4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80037b8:	4630      	mov	r0, r6
 80037ba:	4910      	ldr	r1, [pc, #64]	; (80037fc <_scanf_float+0x414>)
 80037bc:	f000 f826 	bl	800380c <siprintf>
 80037c0:	e7d0      	b.n	8003764 <_scanf_float+0x37c>
 80037c2:	f012 0f04 	tst.w	r2, #4
 80037c6:	f103 0204 	add.w	r2, r3, #4
 80037ca:	d1d9      	bne.n	8003780 <_scanf_float+0x398>
 80037cc:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80037d0:	f8cc 2000 	str.w	r2, [ip]
 80037d4:	f8d3 8000 	ldr.w	r8, [r3]
 80037d8:	4602      	mov	r2, r0
 80037da:	460b      	mov	r3, r1
 80037dc:	f7fd f916 	bl	8000a0c <__aeabi_dcmpun>
 80037e0:	b128      	cbz	r0, 80037ee <_scanf_float+0x406>
 80037e2:	4807      	ldr	r0, [pc, #28]	; (8003800 <_scanf_float+0x418>)
 80037e4:	f000 f80e 	bl	8003804 <nanf>
 80037e8:	f8c8 0000 	str.w	r0, [r8]
 80037ec:	e7cd      	b.n	800378a <_scanf_float+0x3a2>
 80037ee:	4630      	mov	r0, r6
 80037f0:	4639      	mov	r1, r7
 80037f2:	f7fd f969 	bl	8000ac8 <__aeabi_d2f>
 80037f6:	e7f7      	b.n	80037e8 <_scanf_float+0x400>
 80037f8:	2500      	movs	r5, #0
 80037fa:	e638      	b.n	800346e <_scanf_float+0x86>
 80037fc:	08007410 	.word	0x08007410
 8003800:	08007818 	.word	0x08007818

08003804 <nanf>:
 8003804:	4800      	ldr	r0, [pc, #0]	; (8003808 <nanf+0x4>)
 8003806:	4770      	bx	lr
 8003808:	7fc00000 	.word	0x7fc00000

0800380c <siprintf>:
 800380c:	b40e      	push	{r1, r2, r3}
 800380e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003812:	b500      	push	{lr}
 8003814:	b09c      	sub	sp, #112	; 0x70
 8003816:	ab1d      	add	r3, sp, #116	; 0x74
 8003818:	9002      	str	r0, [sp, #8]
 800381a:	9006      	str	r0, [sp, #24]
 800381c:	9107      	str	r1, [sp, #28]
 800381e:	9104      	str	r1, [sp, #16]
 8003820:	4808      	ldr	r0, [pc, #32]	; (8003844 <siprintf+0x38>)
 8003822:	4909      	ldr	r1, [pc, #36]	; (8003848 <siprintf+0x3c>)
 8003824:	f853 2b04 	ldr.w	r2, [r3], #4
 8003828:	9105      	str	r1, [sp, #20]
 800382a:	6800      	ldr	r0, [r0, #0]
 800382c:	a902      	add	r1, sp, #8
 800382e:	9301      	str	r3, [sp, #4]
 8003830:	f002 feb8 	bl	80065a4 <_svfiprintf_r>
 8003834:	2200      	movs	r2, #0
 8003836:	9b02      	ldr	r3, [sp, #8]
 8003838:	701a      	strb	r2, [r3, #0]
 800383a:	b01c      	add	sp, #112	; 0x70
 800383c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003840:	b003      	add	sp, #12
 8003842:	4770      	bx	lr
 8003844:	2000000c 	.word	0x2000000c
 8003848:	ffff0208 	.word	0xffff0208

0800384c <sulp>:
 800384c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003850:	460f      	mov	r7, r1
 8003852:	4690      	mov	r8, r2
 8003854:	f002 fc12 	bl	800607c <__ulp>
 8003858:	4604      	mov	r4, r0
 800385a:	460d      	mov	r5, r1
 800385c:	f1b8 0f00 	cmp.w	r8, #0
 8003860:	d011      	beq.n	8003886 <sulp+0x3a>
 8003862:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8003866:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800386a:	2b00      	cmp	r3, #0
 800386c:	dd0b      	ble.n	8003886 <sulp+0x3a>
 800386e:	2400      	movs	r4, #0
 8003870:	051b      	lsls	r3, r3, #20
 8003872:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8003876:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800387a:	4622      	mov	r2, r4
 800387c:	462b      	mov	r3, r5
 800387e:	f7fc fe2b 	bl	80004d8 <__aeabi_dmul>
 8003882:	4604      	mov	r4, r0
 8003884:	460d      	mov	r5, r1
 8003886:	4620      	mov	r0, r4
 8003888:	4629      	mov	r1, r5
 800388a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08003890 <_strtod_l>:
 8003890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003894:	469b      	mov	fp, r3
 8003896:	2300      	movs	r3, #0
 8003898:	b09f      	sub	sp, #124	; 0x7c
 800389a:	931a      	str	r3, [sp, #104]	; 0x68
 800389c:	4b9e      	ldr	r3, [pc, #632]	; (8003b18 <_strtod_l+0x288>)
 800389e:	4682      	mov	sl, r0
 80038a0:	681f      	ldr	r7, [r3, #0]
 80038a2:	460e      	mov	r6, r1
 80038a4:	4638      	mov	r0, r7
 80038a6:	9215      	str	r2, [sp, #84]	; 0x54
 80038a8:	f7fc fc52 	bl	8000150 <strlen>
 80038ac:	f04f 0800 	mov.w	r8, #0
 80038b0:	4604      	mov	r4, r0
 80038b2:	f04f 0900 	mov.w	r9, #0
 80038b6:	9619      	str	r6, [sp, #100]	; 0x64
 80038b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80038ba:	781a      	ldrb	r2, [r3, #0]
 80038bc:	2a2b      	cmp	r2, #43	; 0x2b
 80038be:	d04c      	beq.n	800395a <_strtod_l+0xca>
 80038c0:	d83a      	bhi.n	8003938 <_strtod_l+0xa8>
 80038c2:	2a0d      	cmp	r2, #13
 80038c4:	d833      	bhi.n	800392e <_strtod_l+0x9e>
 80038c6:	2a08      	cmp	r2, #8
 80038c8:	d833      	bhi.n	8003932 <_strtod_l+0xa2>
 80038ca:	2a00      	cmp	r2, #0
 80038cc:	d03d      	beq.n	800394a <_strtod_l+0xba>
 80038ce:	2300      	movs	r3, #0
 80038d0:	930a      	str	r3, [sp, #40]	; 0x28
 80038d2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80038d4:	782b      	ldrb	r3, [r5, #0]
 80038d6:	2b30      	cmp	r3, #48	; 0x30
 80038d8:	f040 80aa 	bne.w	8003a30 <_strtod_l+0x1a0>
 80038dc:	786b      	ldrb	r3, [r5, #1]
 80038de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80038e2:	2b58      	cmp	r3, #88	; 0x58
 80038e4:	d166      	bne.n	80039b4 <_strtod_l+0x124>
 80038e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038e8:	4650      	mov	r0, sl
 80038ea:	9301      	str	r3, [sp, #4]
 80038ec:	ab1a      	add	r3, sp, #104	; 0x68
 80038ee:	9300      	str	r3, [sp, #0]
 80038f0:	4a8a      	ldr	r2, [pc, #552]	; (8003b1c <_strtod_l+0x28c>)
 80038f2:	f8cd b008 	str.w	fp, [sp, #8]
 80038f6:	ab1b      	add	r3, sp, #108	; 0x6c
 80038f8:	a919      	add	r1, sp, #100	; 0x64
 80038fa:	f001 fd17 	bl	800532c <__gethex>
 80038fe:	f010 0607 	ands.w	r6, r0, #7
 8003902:	4604      	mov	r4, r0
 8003904:	d005      	beq.n	8003912 <_strtod_l+0x82>
 8003906:	2e06      	cmp	r6, #6
 8003908:	d129      	bne.n	800395e <_strtod_l+0xce>
 800390a:	2300      	movs	r3, #0
 800390c:	3501      	adds	r5, #1
 800390e:	9519      	str	r5, [sp, #100]	; 0x64
 8003910:	930a      	str	r3, [sp, #40]	; 0x28
 8003912:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003914:	2b00      	cmp	r3, #0
 8003916:	f040 858a 	bne.w	800442e <_strtod_l+0xb9e>
 800391a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800391c:	b1d3      	cbz	r3, 8003954 <_strtod_l+0xc4>
 800391e:	4642      	mov	r2, r8
 8003920:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003924:	4610      	mov	r0, r2
 8003926:	4619      	mov	r1, r3
 8003928:	b01f      	add	sp, #124	; 0x7c
 800392a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800392e:	2a20      	cmp	r2, #32
 8003930:	d1cd      	bne.n	80038ce <_strtod_l+0x3e>
 8003932:	3301      	adds	r3, #1
 8003934:	9319      	str	r3, [sp, #100]	; 0x64
 8003936:	e7bf      	b.n	80038b8 <_strtod_l+0x28>
 8003938:	2a2d      	cmp	r2, #45	; 0x2d
 800393a:	d1c8      	bne.n	80038ce <_strtod_l+0x3e>
 800393c:	2201      	movs	r2, #1
 800393e:	920a      	str	r2, [sp, #40]	; 0x28
 8003940:	1c5a      	adds	r2, r3, #1
 8003942:	9219      	str	r2, [sp, #100]	; 0x64
 8003944:	785b      	ldrb	r3, [r3, #1]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1c3      	bne.n	80038d2 <_strtod_l+0x42>
 800394a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800394c:	9619      	str	r6, [sp, #100]	; 0x64
 800394e:	2b00      	cmp	r3, #0
 8003950:	f040 856b 	bne.w	800442a <_strtod_l+0xb9a>
 8003954:	4642      	mov	r2, r8
 8003956:	464b      	mov	r3, r9
 8003958:	e7e4      	b.n	8003924 <_strtod_l+0x94>
 800395a:	2200      	movs	r2, #0
 800395c:	e7ef      	b.n	800393e <_strtod_l+0xae>
 800395e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8003960:	b13a      	cbz	r2, 8003972 <_strtod_l+0xe2>
 8003962:	2135      	movs	r1, #53	; 0x35
 8003964:	a81c      	add	r0, sp, #112	; 0x70
 8003966:	f002 fc8d 	bl	8006284 <__copybits>
 800396a:	4650      	mov	r0, sl
 800396c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800396e:	f002 f855 	bl	8005a1c <_Bfree>
 8003972:	3e01      	subs	r6, #1
 8003974:	2e04      	cmp	r6, #4
 8003976:	d806      	bhi.n	8003986 <_strtod_l+0xf6>
 8003978:	e8df f006 	tbb	[pc, r6]
 800397c:	1714030a 	.word	0x1714030a
 8003980:	0a          	.byte	0x0a
 8003981:	00          	.byte	0x00
 8003982:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8003986:	0721      	lsls	r1, r4, #28
 8003988:	d5c3      	bpl.n	8003912 <_strtod_l+0x82>
 800398a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800398e:	e7c0      	b.n	8003912 <_strtod_l+0x82>
 8003990:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003992:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8003996:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800399a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800399e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80039a2:	e7f0      	b.n	8003986 <_strtod_l+0xf6>
 80039a4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8003b20 <_strtod_l+0x290>
 80039a8:	e7ed      	b.n	8003986 <_strtod_l+0xf6>
 80039aa:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80039ae:	f04f 38ff 	mov.w	r8, #4294967295
 80039b2:	e7e8      	b.n	8003986 <_strtod_l+0xf6>
 80039b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80039b6:	1c5a      	adds	r2, r3, #1
 80039b8:	9219      	str	r2, [sp, #100]	; 0x64
 80039ba:	785b      	ldrb	r3, [r3, #1]
 80039bc:	2b30      	cmp	r3, #48	; 0x30
 80039be:	d0f9      	beq.n	80039b4 <_strtod_l+0x124>
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0a6      	beq.n	8003912 <_strtod_l+0x82>
 80039c4:	2301      	movs	r3, #1
 80039c6:	9307      	str	r3, [sp, #28]
 80039c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80039ca:	220a      	movs	r2, #10
 80039cc:	9308      	str	r3, [sp, #32]
 80039ce:	2300      	movs	r3, #0
 80039d0:	469b      	mov	fp, r3
 80039d2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80039d6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80039d8:	7805      	ldrb	r5, [r0, #0]
 80039da:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80039de:	b2d9      	uxtb	r1, r3
 80039e0:	2909      	cmp	r1, #9
 80039e2:	d927      	bls.n	8003a34 <_strtod_l+0x1a4>
 80039e4:	4622      	mov	r2, r4
 80039e6:	4639      	mov	r1, r7
 80039e8:	f002 fef2 	bl	80067d0 <strncmp>
 80039ec:	2800      	cmp	r0, #0
 80039ee:	d033      	beq.n	8003a58 <_strtod_l+0x1c8>
 80039f0:	2000      	movs	r0, #0
 80039f2:	462a      	mov	r2, r5
 80039f4:	465c      	mov	r4, fp
 80039f6:	4603      	mov	r3, r0
 80039f8:	9004      	str	r0, [sp, #16]
 80039fa:	2a65      	cmp	r2, #101	; 0x65
 80039fc:	d001      	beq.n	8003a02 <_strtod_l+0x172>
 80039fe:	2a45      	cmp	r2, #69	; 0x45
 8003a00:	d114      	bne.n	8003a2c <_strtod_l+0x19c>
 8003a02:	b91c      	cbnz	r4, 8003a0c <_strtod_l+0x17c>
 8003a04:	9a07      	ldr	r2, [sp, #28]
 8003a06:	4302      	orrs	r2, r0
 8003a08:	d09f      	beq.n	800394a <_strtod_l+0xba>
 8003a0a:	2400      	movs	r4, #0
 8003a0c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8003a0e:	1c72      	adds	r2, r6, #1
 8003a10:	9219      	str	r2, [sp, #100]	; 0x64
 8003a12:	7872      	ldrb	r2, [r6, #1]
 8003a14:	2a2b      	cmp	r2, #43	; 0x2b
 8003a16:	d079      	beq.n	8003b0c <_strtod_l+0x27c>
 8003a18:	2a2d      	cmp	r2, #45	; 0x2d
 8003a1a:	f000 8083 	beq.w	8003b24 <_strtod_l+0x294>
 8003a1e:	2700      	movs	r7, #0
 8003a20:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8003a24:	2909      	cmp	r1, #9
 8003a26:	f240 8083 	bls.w	8003b30 <_strtod_l+0x2a0>
 8003a2a:	9619      	str	r6, [sp, #100]	; 0x64
 8003a2c:	2500      	movs	r5, #0
 8003a2e:	e09f      	b.n	8003b70 <_strtod_l+0x2e0>
 8003a30:	2300      	movs	r3, #0
 8003a32:	e7c8      	b.n	80039c6 <_strtod_l+0x136>
 8003a34:	f1bb 0f08 	cmp.w	fp, #8
 8003a38:	bfd5      	itete	le
 8003a3a:	9906      	ldrle	r1, [sp, #24]
 8003a3c:	9905      	ldrgt	r1, [sp, #20]
 8003a3e:	fb02 3301 	mlale	r3, r2, r1, r3
 8003a42:	fb02 3301 	mlagt	r3, r2, r1, r3
 8003a46:	f100 0001 	add.w	r0, r0, #1
 8003a4a:	bfd4      	ite	le
 8003a4c:	9306      	strle	r3, [sp, #24]
 8003a4e:	9305      	strgt	r3, [sp, #20]
 8003a50:	f10b 0b01 	add.w	fp, fp, #1
 8003a54:	9019      	str	r0, [sp, #100]	; 0x64
 8003a56:	e7be      	b.n	80039d6 <_strtod_l+0x146>
 8003a58:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003a5a:	191a      	adds	r2, r3, r4
 8003a5c:	9219      	str	r2, [sp, #100]	; 0x64
 8003a5e:	5d1a      	ldrb	r2, [r3, r4]
 8003a60:	f1bb 0f00 	cmp.w	fp, #0
 8003a64:	d036      	beq.n	8003ad4 <_strtod_l+0x244>
 8003a66:	465c      	mov	r4, fp
 8003a68:	9004      	str	r0, [sp, #16]
 8003a6a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8003a6e:	2b09      	cmp	r3, #9
 8003a70:	d912      	bls.n	8003a98 <_strtod_l+0x208>
 8003a72:	2301      	movs	r3, #1
 8003a74:	e7c1      	b.n	80039fa <_strtod_l+0x16a>
 8003a76:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003a78:	3001      	adds	r0, #1
 8003a7a:	1c5a      	adds	r2, r3, #1
 8003a7c:	9219      	str	r2, [sp, #100]	; 0x64
 8003a7e:	785a      	ldrb	r2, [r3, #1]
 8003a80:	2a30      	cmp	r2, #48	; 0x30
 8003a82:	d0f8      	beq.n	8003a76 <_strtod_l+0x1e6>
 8003a84:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	f200 84d5 	bhi.w	8004438 <_strtod_l+0xba8>
 8003a8e:	9004      	str	r0, [sp, #16]
 8003a90:	2000      	movs	r0, #0
 8003a92:	4604      	mov	r4, r0
 8003a94:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003a96:	9308      	str	r3, [sp, #32]
 8003a98:	3a30      	subs	r2, #48	; 0x30
 8003a9a:	f100 0301 	add.w	r3, r0, #1
 8003a9e:	d013      	beq.n	8003ac8 <_strtod_l+0x238>
 8003aa0:	9904      	ldr	r1, [sp, #16]
 8003aa2:	1905      	adds	r5, r0, r4
 8003aa4:	4419      	add	r1, r3
 8003aa6:	9104      	str	r1, [sp, #16]
 8003aa8:	4623      	mov	r3, r4
 8003aaa:	210a      	movs	r1, #10
 8003aac:	42ab      	cmp	r3, r5
 8003aae:	d113      	bne.n	8003ad8 <_strtod_l+0x248>
 8003ab0:	1823      	adds	r3, r4, r0
 8003ab2:	2b08      	cmp	r3, #8
 8003ab4:	f104 0401 	add.w	r4, r4, #1
 8003ab8:	4404      	add	r4, r0
 8003aba:	dc1b      	bgt.n	8003af4 <_strtod_l+0x264>
 8003abc:	230a      	movs	r3, #10
 8003abe:	9906      	ldr	r1, [sp, #24]
 8003ac0:	fb03 2301 	mla	r3, r3, r1, r2
 8003ac4:	9306      	str	r3, [sp, #24]
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003aca:	4618      	mov	r0, r3
 8003acc:	1c51      	adds	r1, r2, #1
 8003ace:	9119      	str	r1, [sp, #100]	; 0x64
 8003ad0:	7852      	ldrb	r2, [r2, #1]
 8003ad2:	e7ca      	b.n	8003a6a <_strtod_l+0x1da>
 8003ad4:	4658      	mov	r0, fp
 8003ad6:	e7d3      	b.n	8003a80 <_strtod_l+0x1f0>
 8003ad8:	2b08      	cmp	r3, #8
 8003ada:	dc04      	bgt.n	8003ae6 <_strtod_l+0x256>
 8003adc:	9f06      	ldr	r7, [sp, #24]
 8003ade:	434f      	muls	r7, r1
 8003ae0:	9706      	str	r7, [sp, #24]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	e7e2      	b.n	8003aac <_strtod_l+0x21c>
 8003ae6:	1c5f      	adds	r7, r3, #1
 8003ae8:	2f10      	cmp	r7, #16
 8003aea:	bfde      	ittt	le
 8003aec:	9f05      	ldrle	r7, [sp, #20]
 8003aee:	434f      	mulle	r7, r1
 8003af0:	9705      	strle	r7, [sp, #20]
 8003af2:	e7f6      	b.n	8003ae2 <_strtod_l+0x252>
 8003af4:	2c10      	cmp	r4, #16
 8003af6:	bfdf      	itttt	le
 8003af8:	230a      	movle	r3, #10
 8003afa:	9905      	ldrle	r1, [sp, #20]
 8003afc:	fb03 2301 	mlale	r3, r3, r1, r2
 8003b00:	9305      	strle	r3, [sp, #20]
 8003b02:	e7e0      	b.n	8003ac6 <_strtod_l+0x236>
 8003b04:	2300      	movs	r3, #0
 8003b06:	9304      	str	r3, [sp, #16]
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e77b      	b.n	8003a04 <_strtod_l+0x174>
 8003b0c:	2700      	movs	r7, #0
 8003b0e:	1cb2      	adds	r2, r6, #2
 8003b10:	9219      	str	r2, [sp, #100]	; 0x64
 8003b12:	78b2      	ldrb	r2, [r6, #2]
 8003b14:	e784      	b.n	8003a20 <_strtod_l+0x190>
 8003b16:	bf00      	nop
 8003b18:	08007660 	.word	0x08007660
 8003b1c:	08007418 	.word	0x08007418
 8003b20:	7ff00000 	.word	0x7ff00000
 8003b24:	2701      	movs	r7, #1
 8003b26:	e7f2      	b.n	8003b0e <_strtod_l+0x27e>
 8003b28:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003b2a:	1c51      	adds	r1, r2, #1
 8003b2c:	9119      	str	r1, [sp, #100]	; 0x64
 8003b2e:	7852      	ldrb	r2, [r2, #1]
 8003b30:	2a30      	cmp	r2, #48	; 0x30
 8003b32:	d0f9      	beq.n	8003b28 <_strtod_l+0x298>
 8003b34:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8003b38:	2908      	cmp	r1, #8
 8003b3a:	f63f af77 	bhi.w	8003a2c <_strtod_l+0x19c>
 8003b3e:	f04f 0e0a 	mov.w	lr, #10
 8003b42:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8003b46:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003b48:	9209      	str	r2, [sp, #36]	; 0x24
 8003b4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003b4c:	1c51      	adds	r1, r2, #1
 8003b4e:	9119      	str	r1, [sp, #100]	; 0x64
 8003b50:	7852      	ldrb	r2, [r2, #1]
 8003b52:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8003b56:	2d09      	cmp	r5, #9
 8003b58:	d935      	bls.n	8003bc6 <_strtod_l+0x336>
 8003b5a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003b5c:	1b49      	subs	r1, r1, r5
 8003b5e:	2908      	cmp	r1, #8
 8003b60:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8003b64:	dc02      	bgt.n	8003b6c <_strtod_l+0x2dc>
 8003b66:	4565      	cmp	r5, ip
 8003b68:	bfa8      	it	ge
 8003b6a:	4665      	movge	r5, ip
 8003b6c:	b107      	cbz	r7, 8003b70 <_strtod_l+0x2e0>
 8003b6e:	426d      	negs	r5, r5
 8003b70:	2c00      	cmp	r4, #0
 8003b72:	d14c      	bne.n	8003c0e <_strtod_l+0x37e>
 8003b74:	9907      	ldr	r1, [sp, #28]
 8003b76:	4301      	orrs	r1, r0
 8003b78:	f47f aecb 	bne.w	8003912 <_strtod_l+0x82>
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f47f aee4 	bne.w	800394a <_strtod_l+0xba>
 8003b82:	2a69      	cmp	r2, #105	; 0x69
 8003b84:	d026      	beq.n	8003bd4 <_strtod_l+0x344>
 8003b86:	dc23      	bgt.n	8003bd0 <_strtod_l+0x340>
 8003b88:	2a49      	cmp	r2, #73	; 0x49
 8003b8a:	d023      	beq.n	8003bd4 <_strtod_l+0x344>
 8003b8c:	2a4e      	cmp	r2, #78	; 0x4e
 8003b8e:	f47f aedc 	bne.w	800394a <_strtod_l+0xba>
 8003b92:	499d      	ldr	r1, [pc, #628]	; (8003e08 <_strtod_l+0x578>)
 8003b94:	a819      	add	r0, sp, #100	; 0x64
 8003b96:	f001 fe17 	bl	80057c8 <__match>
 8003b9a:	2800      	cmp	r0, #0
 8003b9c:	f43f aed5 	beq.w	800394a <_strtod_l+0xba>
 8003ba0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	2b28      	cmp	r3, #40	; 0x28
 8003ba6:	d12c      	bne.n	8003c02 <_strtod_l+0x372>
 8003ba8:	4998      	ldr	r1, [pc, #608]	; (8003e0c <_strtod_l+0x57c>)
 8003baa:	aa1c      	add	r2, sp, #112	; 0x70
 8003bac:	a819      	add	r0, sp, #100	; 0x64
 8003bae:	f001 fe1f 	bl	80057f0 <__hexnan>
 8003bb2:	2805      	cmp	r0, #5
 8003bb4:	d125      	bne.n	8003c02 <_strtod_l+0x372>
 8003bb6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003bb8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8003bbc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8003bc0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8003bc4:	e6a5      	b.n	8003912 <_strtod_l+0x82>
 8003bc6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8003bca:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8003bce:	e7bc      	b.n	8003b4a <_strtod_l+0x2ba>
 8003bd0:	2a6e      	cmp	r2, #110	; 0x6e
 8003bd2:	e7dc      	b.n	8003b8e <_strtod_l+0x2fe>
 8003bd4:	498e      	ldr	r1, [pc, #568]	; (8003e10 <_strtod_l+0x580>)
 8003bd6:	a819      	add	r0, sp, #100	; 0x64
 8003bd8:	f001 fdf6 	bl	80057c8 <__match>
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	f43f aeb4 	beq.w	800394a <_strtod_l+0xba>
 8003be2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003be4:	498b      	ldr	r1, [pc, #556]	; (8003e14 <_strtod_l+0x584>)
 8003be6:	3b01      	subs	r3, #1
 8003be8:	a819      	add	r0, sp, #100	; 0x64
 8003bea:	9319      	str	r3, [sp, #100]	; 0x64
 8003bec:	f001 fdec 	bl	80057c8 <__match>
 8003bf0:	b910      	cbnz	r0, 8003bf8 <_strtod_l+0x368>
 8003bf2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	9319      	str	r3, [sp, #100]	; 0x64
 8003bf8:	f04f 0800 	mov.w	r8, #0
 8003bfc:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8003e18 <_strtod_l+0x588>
 8003c00:	e687      	b.n	8003912 <_strtod_l+0x82>
 8003c02:	4886      	ldr	r0, [pc, #536]	; (8003e1c <_strtod_l+0x58c>)
 8003c04:	f002 fdce 	bl	80067a4 <nan>
 8003c08:	4680      	mov	r8, r0
 8003c0a:	4689      	mov	r9, r1
 8003c0c:	e681      	b.n	8003912 <_strtod_l+0x82>
 8003c0e:	9b04      	ldr	r3, [sp, #16]
 8003c10:	f1bb 0f00 	cmp.w	fp, #0
 8003c14:	bf08      	it	eq
 8003c16:	46a3      	moveq	fp, r4
 8003c18:	1aeb      	subs	r3, r5, r3
 8003c1a:	2c10      	cmp	r4, #16
 8003c1c:	9806      	ldr	r0, [sp, #24]
 8003c1e:	4626      	mov	r6, r4
 8003c20:	9307      	str	r3, [sp, #28]
 8003c22:	bfa8      	it	ge
 8003c24:	2610      	movge	r6, #16
 8003c26:	f7fc fbdd 	bl	80003e4 <__aeabi_ui2d>
 8003c2a:	2c09      	cmp	r4, #9
 8003c2c:	4680      	mov	r8, r0
 8003c2e:	4689      	mov	r9, r1
 8003c30:	dd13      	ble.n	8003c5a <_strtod_l+0x3ca>
 8003c32:	4b7b      	ldr	r3, [pc, #492]	; (8003e20 <_strtod_l+0x590>)
 8003c34:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003c38:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8003c3c:	f7fc fc4c 	bl	80004d8 <__aeabi_dmul>
 8003c40:	4680      	mov	r8, r0
 8003c42:	9805      	ldr	r0, [sp, #20]
 8003c44:	4689      	mov	r9, r1
 8003c46:	f7fc fbcd 	bl	80003e4 <__aeabi_ui2d>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	4640      	mov	r0, r8
 8003c50:	4649      	mov	r1, r9
 8003c52:	f7fc fa8b 	bl	800016c <__adddf3>
 8003c56:	4680      	mov	r8, r0
 8003c58:	4689      	mov	r9, r1
 8003c5a:	2c0f      	cmp	r4, #15
 8003c5c:	dc36      	bgt.n	8003ccc <_strtod_l+0x43c>
 8003c5e:	9b07      	ldr	r3, [sp, #28]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f43f ae56 	beq.w	8003912 <_strtod_l+0x82>
 8003c66:	dd22      	ble.n	8003cae <_strtod_l+0x41e>
 8003c68:	2b16      	cmp	r3, #22
 8003c6a:	dc09      	bgt.n	8003c80 <_strtod_l+0x3f0>
 8003c6c:	496c      	ldr	r1, [pc, #432]	; (8003e20 <_strtod_l+0x590>)
 8003c6e:	4642      	mov	r2, r8
 8003c70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003c74:	464b      	mov	r3, r9
 8003c76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c7a:	f7fc fc2d 	bl	80004d8 <__aeabi_dmul>
 8003c7e:	e7c3      	b.n	8003c08 <_strtod_l+0x378>
 8003c80:	9a07      	ldr	r2, [sp, #28]
 8003c82:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8003c86:	4293      	cmp	r3, r2
 8003c88:	db20      	blt.n	8003ccc <_strtod_l+0x43c>
 8003c8a:	4d65      	ldr	r5, [pc, #404]	; (8003e20 <_strtod_l+0x590>)
 8003c8c:	f1c4 040f 	rsb	r4, r4, #15
 8003c90:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8003c94:	4642      	mov	r2, r8
 8003c96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c9a:	464b      	mov	r3, r9
 8003c9c:	f7fc fc1c 	bl	80004d8 <__aeabi_dmul>
 8003ca0:	9b07      	ldr	r3, [sp, #28]
 8003ca2:	1b1c      	subs	r4, r3, r4
 8003ca4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8003ca8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003cac:	e7e5      	b.n	8003c7a <_strtod_l+0x3ea>
 8003cae:	9b07      	ldr	r3, [sp, #28]
 8003cb0:	3316      	adds	r3, #22
 8003cb2:	db0b      	blt.n	8003ccc <_strtod_l+0x43c>
 8003cb4:	9b04      	ldr	r3, [sp, #16]
 8003cb6:	4640      	mov	r0, r8
 8003cb8:	1b5d      	subs	r5, r3, r5
 8003cba:	4b59      	ldr	r3, [pc, #356]	; (8003e20 <_strtod_l+0x590>)
 8003cbc:	4649      	mov	r1, r9
 8003cbe:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8003cc2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003cc6:	f7fc fd31 	bl	800072c <__aeabi_ddiv>
 8003cca:	e79d      	b.n	8003c08 <_strtod_l+0x378>
 8003ccc:	9b07      	ldr	r3, [sp, #28]
 8003cce:	1ba6      	subs	r6, r4, r6
 8003cd0:	441e      	add	r6, r3
 8003cd2:	2e00      	cmp	r6, #0
 8003cd4:	dd74      	ble.n	8003dc0 <_strtod_l+0x530>
 8003cd6:	f016 030f 	ands.w	r3, r6, #15
 8003cda:	d00a      	beq.n	8003cf2 <_strtod_l+0x462>
 8003cdc:	4950      	ldr	r1, [pc, #320]	; (8003e20 <_strtod_l+0x590>)
 8003cde:	4642      	mov	r2, r8
 8003ce0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003ce4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ce8:	464b      	mov	r3, r9
 8003cea:	f7fc fbf5 	bl	80004d8 <__aeabi_dmul>
 8003cee:	4680      	mov	r8, r0
 8003cf0:	4689      	mov	r9, r1
 8003cf2:	f036 060f 	bics.w	r6, r6, #15
 8003cf6:	d052      	beq.n	8003d9e <_strtod_l+0x50e>
 8003cf8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8003cfc:	dd27      	ble.n	8003d4e <_strtod_l+0x4be>
 8003cfe:	f04f 0b00 	mov.w	fp, #0
 8003d02:	f8cd b010 	str.w	fp, [sp, #16]
 8003d06:	f8cd b020 	str.w	fp, [sp, #32]
 8003d0a:	f8cd b018 	str.w	fp, [sp, #24]
 8003d0e:	2322      	movs	r3, #34	; 0x22
 8003d10:	f04f 0800 	mov.w	r8, #0
 8003d14:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8003e18 <_strtod_l+0x588>
 8003d18:	f8ca 3000 	str.w	r3, [sl]
 8003d1c:	9b08      	ldr	r3, [sp, #32]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f43f adf7 	beq.w	8003912 <_strtod_l+0x82>
 8003d24:	4650      	mov	r0, sl
 8003d26:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003d28:	f001 fe78 	bl	8005a1c <_Bfree>
 8003d2c:	4650      	mov	r0, sl
 8003d2e:	9906      	ldr	r1, [sp, #24]
 8003d30:	f001 fe74 	bl	8005a1c <_Bfree>
 8003d34:	4650      	mov	r0, sl
 8003d36:	9904      	ldr	r1, [sp, #16]
 8003d38:	f001 fe70 	bl	8005a1c <_Bfree>
 8003d3c:	4650      	mov	r0, sl
 8003d3e:	9908      	ldr	r1, [sp, #32]
 8003d40:	f001 fe6c 	bl	8005a1c <_Bfree>
 8003d44:	4659      	mov	r1, fp
 8003d46:	4650      	mov	r0, sl
 8003d48:	f001 fe68 	bl	8005a1c <_Bfree>
 8003d4c:	e5e1      	b.n	8003912 <_strtod_l+0x82>
 8003d4e:	4b35      	ldr	r3, [pc, #212]	; (8003e24 <_strtod_l+0x594>)
 8003d50:	4640      	mov	r0, r8
 8003d52:	9305      	str	r3, [sp, #20]
 8003d54:	2300      	movs	r3, #0
 8003d56:	4649      	mov	r1, r9
 8003d58:	461f      	mov	r7, r3
 8003d5a:	1136      	asrs	r6, r6, #4
 8003d5c:	2e01      	cmp	r6, #1
 8003d5e:	dc21      	bgt.n	8003da4 <_strtod_l+0x514>
 8003d60:	b10b      	cbz	r3, 8003d66 <_strtod_l+0x4d6>
 8003d62:	4680      	mov	r8, r0
 8003d64:	4689      	mov	r9, r1
 8003d66:	4b2f      	ldr	r3, [pc, #188]	; (8003e24 <_strtod_l+0x594>)
 8003d68:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8003d6c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8003d70:	4642      	mov	r2, r8
 8003d72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003d76:	464b      	mov	r3, r9
 8003d78:	f7fc fbae 	bl	80004d8 <__aeabi_dmul>
 8003d7c:	4b26      	ldr	r3, [pc, #152]	; (8003e18 <_strtod_l+0x588>)
 8003d7e:	460a      	mov	r2, r1
 8003d80:	400b      	ands	r3, r1
 8003d82:	4929      	ldr	r1, [pc, #164]	; (8003e28 <_strtod_l+0x598>)
 8003d84:	4680      	mov	r8, r0
 8003d86:	428b      	cmp	r3, r1
 8003d88:	d8b9      	bhi.n	8003cfe <_strtod_l+0x46e>
 8003d8a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8003d8e:	428b      	cmp	r3, r1
 8003d90:	bf86      	itte	hi
 8003d92:	f04f 38ff 	movhi.w	r8, #4294967295
 8003d96:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8003e2c <_strtod_l+0x59c>
 8003d9a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8003d9e:	2300      	movs	r3, #0
 8003da0:	9305      	str	r3, [sp, #20]
 8003da2:	e07f      	b.n	8003ea4 <_strtod_l+0x614>
 8003da4:	07f2      	lsls	r2, r6, #31
 8003da6:	d505      	bpl.n	8003db4 <_strtod_l+0x524>
 8003da8:	9b05      	ldr	r3, [sp, #20]
 8003daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dae:	f7fc fb93 	bl	80004d8 <__aeabi_dmul>
 8003db2:	2301      	movs	r3, #1
 8003db4:	9a05      	ldr	r2, [sp, #20]
 8003db6:	3701      	adds	r7, #1
 8003db8:	3208      	adds	r2, #8
 8003dba:	1076      	asrs	r6, r6, #1
 8003dbc:	9205      	str	r2, [sp, #20]
 8003dbe:	e7cd      	b.n	8003d5c <_strtod_l+0x4cc>
 8003dc0:	d0ed      	beq.n	8003d9e <_strtod_l+0x50e>
 8003dc2:	4276      	negs	r6, r6
 8003dc4:	f016 020f 	ands.w	r2, r6, #15
 8003dc8:	d00a      	beq.n	8003de0 <_strtod_l+0x550>
 8003dca:	4b15      	ldr	r3, [pc, #84]	; (8003e20 <_strtod_l+0x590>)
 8003dcc:	4640      	mov	r0, r8
 8003dce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003dd2:	4649      	mov	r1, r9
 8003dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd8:	f7fc fca8 	bl	800072c <__aeabi_ddiv>
 8003ddc:	4680      	mov	r8, r0
 8003dde:	4689      	mov	r9, r1
 8003de0:	1136      	asrs	r6, r6, #4
 8003de2:	d0dc      	beq.n	8003d9e <_strtod_l+0x50e>
 8003de4:	2e1f      	cmp	r6, #31
 8003de6:	dd23      	ble.n	8003e30 <_strtod_l+0x5a0>
 8003de8:	f04f 0b00 	mov.w	fp, #0
 8003dec:	f8cd b010 	str.w	fp, [sp, #16]
 8003df0:	f8cd b020 	str.w	fp, [sp, #32]
 8003df4:	f8cd b018 	str.w	fp, [sp, #24]
 8003df8:	2322      	movs	r3, #34	; 0x22
 8003dfa:	f04f 0800 	mov.w	r8, #0
 8003dfe:	f04f 0900 	mov.w	r9, #0
 8003e02:	f8ca 3000 	str.w	r3, [sl]
 8003e06:	e789      	b.n	8003d1c <_strtod_l+0x48c>
 8003e08:	080073e9 	.word	0x080073e9
 8003e0c:	0800742c 	.word	0x0800742c
 8003e10:	080073e1 	.word	0x080073e1
 8003e14:	0800756c 	.word	0x0800756c
 8003e18:	7ff00000 	.word	0x7ff00000
 8003e1c:	08007818 	.word	0x08007818
 8003e20:	080076f8 	.word	0x080076f8
 8003e24:	080076d0 	.word	0x080076d0
 8003e28:	7ca00000 	.word	0x7ca00000
 8003e2c:	7fefffff 	.word	0x7fefffff
 8003e30:	f016 0310 	ands.w	r3, r6, #16
 8003e34:	bf18      	it	ne
 8003e36:	236a      	movne	r3, #106	; 0x6a
 8003e38:	4640      	mov	r0, r8
 8003e3a:	9305      	str	r3, [sp, #20]
 8003e3c:	4649      	mov	r1, r9
 8003e3e:	2300      	movs	r3, #0
 8003e40:	4fb0      	ldr	r7, [pc, #704]	; (8004104 <_strtod_l+0x874>)
 8003e42:	07f2      	lsls	r2, r6, #31
 8003e44:	d504      	bpl.n	8003e50 <_strtod_l+0x5c0>
 8003e46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e4a:	f7fc fb45 	bl	80004d8 <__aeabi_dmul>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	1076      	asrs	r6, r6, #1
 8003e52:	f107 0708 	add.w	r7, r7, #8
 8003e56:	d1f4      	bne.n	8003e42 <_strtod_l+0x5b2>
 8003e58:	b10b      	cbz	r3, 8003e5e <_strtod_l+0x5ce>
 8003e5a:	4680      	mov	r8, r0
 8003e5c:	4689      	mov	r9, r1
 8003e5e:	9b05      	ldr	r3, [sp, #20]
 8003e60:	b1c3      	cbz	r3, 8003e94 <_strtod_l+0x604>
 8003e62:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8003e66:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	4649      	mov	r1, r9
 8003e6e:	dd11      	ble.n	8003e94 <_strtod_l+0x604>
 8003e70:	2b1f      	cmp	r3, #31
 8003e72:	f340 8127 	ble.w	80040c4 <_strtod_l+0x834>
 8003e76:	2b34      	cmp	r3, #52	; 0x34
 8003e78:	bfd8      	it	le
 8003e7a:	f04f 33ff 	movle.w	r3, #4294967295
 8003e7e:	f04f 0800 	mov.w	r8, #0
 8003e82:	bfcf      	iteee	gt
 8003e84:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8003e88:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8003e8c:	fa03 f202 	lslle.w	r2, r3, r2
 8003e90:	ea02 0901 	andle.w	r9, r2, r1
 8003e94:	2200      	movs	r2, #0
 8003e96:	2300      	movs	r3, #0
 8003e98:	4640      	mov	r0, r8
 8003e9a:	4649      	mov	r1, r9
 8003e9c:	f7fc fd84 	bl	80009a8 <__aeabi_dcmpeq>
 8003ea0:	2800      	cmp	r0, #0
 8003ea2:	d1a1      	bne.n	8003de8 <_strtod_l+0x558>
 8003ea4:	9b06      	ldr	r3, [sp, #24]
 8003ea6:	465a      	mov	r2, fp
 8003ea8:	9300      	str	r3, [sp, #0]
 8003eaa:	4650      	mov	r0, sl
 8003eac:	4623      	mov	r3, r4
 8003eae:	9908      	ldr	r1, [sp, #32]
 8003eb0:	f001 fe1c 	bl	8005aec <__s2b>
 8003eb4:	9008      	str	r0, [sp, #32]
 8003eb6:	2800      	cmp	r0, #0
 8003eb8:	f43f af21 	beq.w	8003cfe <_strtod_l+0x46e>
 8003ebc:	9b04      	ldr	r3, [sp, #16]
 8003ebe:	f04f 0b00 	mov.w	fp, #0
 8003ec2:	1b5d      	subs	r5, r3, r5
 8003ec4:	9b07      	ldr	r3, [sp, #28]
 8003ec6:	f8cd b010 	str.w	fp, [sp, #16]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	bfb4      	ite	lt
 8003ece:	462b      	movlt	r3, r5
 8003ed0:	2300      	movge	r3, #0
 8003ed2:	930e      	str	r3, [sp, #56]	; 0x38
 8003ed4:	9b07      	ldr	r3, [sp, #28]
 8003ed6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003eda:	9314      	str	r3, [sp, #80]	; 0x50
 8003edc:	9b08      	ldr	r3, [sp, #32]
 8003ede:	4650      	mov	r0, sl
 8003ee0:	6859      	ldr	r1, [r3, #4]
 8003ee2:	f001 fd5b 	bl	800599c <_Balloc>
 8003ee6:	9006      	str	r0, [sp, #24]
 8003ee8:	2800      	cmp	r0, #0
 8003eea:	f43f af10 	beq.w	8003d0e <_strtod_l+0x47e>
 8003eee:	9b08      	ldr	r3, [sp, #32]
 8003ef0:	300c      	adds	r0, #12
 8003ef2:	691a      	ldr	r2, [r3, #16]
 8003ef4:	f103 010c 	add.w	r1, r3, #12
 8003ef8:	3202      	adds	r2, #2
 8003efa:	0092      	lsls	r2, r2, #2
 8003efc:	f001 fd40 	bl	8005980 <memcpy>
 8003f00:	ab1c      	add	r3, sp, #112	; 0x70
 8003f02:	9301      	str	r3, [sp, #4]
 8003f04:	ab1b      	add	r3, sp, #108	; 0x6c
 8003f06:	9300      	str	r3, [sp, #0]
 8003f08:	4642      	mov	r2, r8
 8003f0a:	464b      	mov	r3, r9
 8003f0c:	4650      	mov	r0, sl
 8003f0e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8003f12:	f002 f92d 	bl	8006170 <__d2b>
 8003f16:	901a      	str	r0, [sp, #104]	; 0x68
 8003f18:	2800      	cmp	r0, #0
 8003f1a:	f43f aef8 	beq.w	8003d0e <_strtod_l+0x47e>
 8003f1e:	2101      	movs	r1, #1
 8003f20:	4650      	mov	r0, sl
 8003f22:	f001 fe7b 	bl	8005c1c <__i2b>
 8003f26:	4603      	mov	r3, r0
 8003f28:	9004      	str	r0, [sp, #16]
 8003f2a:	2800      	cmp	r0, #0
 8003f2c:	f43f aeef 	beq.w	8003d0e <_strtod_l+0x47e>
 8003f30:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8003f32:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8003f34:	2d00      	cmp	r5, #0
 8003f36:	bfab      	itete	ge
 8003f38:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8003f3a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8003f3c:	18ee      	addge	r6, r5, r3
 8003f3e:	1b5c      	sublt	r4, r3, r5
 8003f40:	9b05      	ldr	r3, [sp, #20]
 8003f42:	bfa8      	it	ge
 8003f44:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8003f46:	eba5 0503 	sub.w	r5, r5, r3
 8003f4a:	4415      	add	r5, r2
 8003f4c:	4b6e      	ldr	r3, [pc, #440]	; (8004108 <_strtod_l+0x878>)
 8003f4e:	f105 35ff 	add.w	r5, r5, #4294967295
 8003f52:	bfb8      	it	lt
 8003f54:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8003f56:	429d      	cmp	r5, r3
 8003f58:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8003f5c:	f280 80c4 	bge.w	80040e8 <_strtod_l+0x858>
 8003f60:	1b5b      	subs	r3, r3, r5
 8003f62:	2b1f      	cmp	r3, #31
 8003f64:	f04f 0701 	mov.w	r7, #1
 8003f68:	eba2 0203 	sub.w	r2, r2, r3
 8003f6c:	f300 80b1 	bgt.w	80040d2 <_strtod_l+0x842>
 8003f70:	2500      	movs	r5, #0
 8003f72:	fa07 f303 	lsl.w	r3, r7, r3
 8003f76:	930f      	str	r3, [sp, #60]	; 0x3c
 8003f78:	18b7      	adds	r7, r6, r2
 8003f7a:	9b05      	ldr	r3, [sp, #20]
 8003f7c:	42be      	cmp	r6, r7
 8003f7e:	4414      	add	r4, r2
 8003f80:	441c      	add	r4, r3
 8003f82:	4633      	mov	r3, r6
 8003f84:	bfa8      	it	ge
 8003f86:	463b      	movge	r3, r7
 8003f88:	42a3      	cmp	r3, r4
 8003f8a:	bfa8      	it	ge
 8003f8c:	4623      	movge	r3, r4
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	bfc2      	ittt	gt
 8003f92:	1aff      	subgt	r7, r7, r3
 8003f94:	1ae4      	subgt	r4, r4, r3
 8003f96:	1af6      	subgt	r6, r6, r3
 8003f98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	dd17      	ble.n	8003fce <_strtod_l+0x73e>
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	4650      	mov	r0, sl
 8003fa2:	9904      	ldr	r1, [sp, #16]
 8003fa4:	f001 fef8 	bl	8005d98 <__pow5mult>
 8003fa8:	9004      	str	r0, [sp, #16]
 8003faa:	2800      	cmp	r0, #0
 8003fac:	f43f aeaf 	beq.w	8003d0e <_strtod_l+0x47e>
 8003fb0:	4601      	mov	r1, r0
 8003fb2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8003fb4:	4650      	mov	r0, sl
 8003fb6:	f001 fe47 	bl	8005c48 <__multiply>
 8003fba:	9009      	str	r0, [sp, #36]	; 0x24
 8003fbc:	2800      	cmp	r0, #0
 8003fbe:	f43f aea6 	beq.w	8003d0e <_strtod_l+0x47e>
 8003fc2:	4650      	mov	r0, sl
 8003fc4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003fc6:	f001 fd29 	bl	8005a1c <_Bfree>
 8003fca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fcc:	931a      	str	r3, [sp, #104]	; 0x68
 8003fce:	2f00      	cmp	r7, #0
 8003fd0:	f300 808e 	bgt.w	80040f0 <_strtod_l+0x860>
 8003fd4:	9b07      	ldr	r3, [sp, #28]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	dd08      	ble.n	8003fec <_strtod_l+0x75c>
 8003fda:	4650      	mov	r0, sl
 8003fdc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8003fde:	9906      	ldr	r1, [sp, #24]
 8003fe0:	f001 feda 	bl	8005d98 <__pow5mult>
 8003fe4:	9006      	str	r0, [sp, #24]
 8003fe6:	2800      	cmp	r0, #0
 8003fe8:	f43f ae91 	beq.w	8003d0e <_strtod_l+0x47e>
 8003fec:	2c00      	cmp	r4, #0
 8003fee:	dd08      	ble.n	8004002 <_strtod_l+0x772>
 8003ff0:	4622      	mov	r2, r4
 8003ff2:	4650      	mov	r0, sl
 8003ff4:	9906      	ldr	r1, [sp, #24]
 8003ff6:	f001 ff29 	bl	8005e4c <__lshift>
 8003ffa:	9006      	str	r0, [sp, #24]
 8003ffc:	2800      	cmp	r0, #0
 8003ffe:	f43f ae86 	beq.w	8003d0e <_strtod_l+0x47e>
 8004002:	2e00      	cmp	r6, #0
 8004004:	dd08      	ble.n	8004018 <_strtod_l+0x788>
 8004006:	4632      	mov	r2, r6
 8004008:	4650      	mov	r0, sl
 800400a:	9904      	ldr	r1, [sp, #16]
 800400c:	f001 ff1e 	bl	8005e4c <__lshift>
 8004010:	9004      	str	r0, [sp, #16]
 8004012:	2800      	cmp	r0, #0
 8004014:	f43f ae7b 	beq.w	8003d0e <_strtod_l+0x47e>
 8004018:	4650      	mov	r0, sl
 800401a:	9a06      	ldr	r2, [sp, #24]
 800401c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800401e:	f001 ffa1 	bl	8005f64 <__mdiff>
 8004022:	4683      	mov	fp, r0
 8004024:	2800      	cmp	r0, #0
 8004026:	f43f ae72 	beq.w	8003d0e <_strtod_l+0x47e>
 800402a:	2400      	movs	r4, #0
 800402c:	68c3      	ldr	r3, [r0, #12]
 800402e:	9904      	ldr	r1, [sp, #16]
 8004030:	60c4      	str	r4, [r0, #12]
 8004032:	930b      	str	r3, [sp, #44]	; 0x2c
 8004034:	f001 ff7a 	bl	8005f2c <__mcmp>
 8004038:	42a0      	cmp	r0, r4
 800403a:	da6b      	bge.n	8004114 <_strtod_l+0x884>
 800403c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800403e:	ea53 0308 	orrs.w	r3, r3, r8
 8004042:	f040 8091 	bne.w	8004168 <_strtod_l+0x8d8>
 8004046:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800404a:	2b00      	cmp	r3, #0
 800404c:	f040 808c 	bne.w	8004168 <_strtod_l+0x8d8>
 8004050:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004054:	0d1b      	lsrs	r3, r3, #20
 8004056:	051b      	lsls	r3, r3, #20
 8004058:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800405c:	f240 8084 	bls.w	8004168 <_strtod_l+0x8d8>
 8004060:	f8db 3014 	ldr.w	r3, [fp, #20]
 8004064:	b91b      	cbnz	r3, 800406e <_strtod_l+0x7de>
 8004066:	f8db 3010 	ldr.w	r3, [fp, #16]
 800406a:	2b01      	cmp	r3, #1
 800406c:	dd7c      	ble.n	8004168 <_strtod_l+0x8d8>
 800406e:	4659      	mov	r1, fp
 8004070:	2201      	movs	r2, #1
 8004072:	4650      	mov	r0, sl
 8004074:	f001 feea 	bl	8005e4c <__lshift>
 8004078:	9904      	ldr	r1, [sp, #16]
 800407a:	4683      	mov	fp, r0
 800407c:	f001 ff56 	bl	8005f2c <__mcmp>
 8004080:	2800      	cmp	r0, #0
 8004082:	dd71      	ble.n	8004168 <_strtod_l+0x8d8>
 8004084:	9905      	ldr	r1, [sp, #20]
 8004086:	464b      	mov	r3, r9
 8004088:	4a20      	ldr	r2, [pc, #128]	; (800410c <_strtod_l+0x87c>)
 800408a:	2900      	cmp	r1, #0
 800408c:	f000 808c 	beq.w	80041a8 <_strtod_l+0x918>
 8004090:	ea02 0109 	and.w	r1, r2, r9
 8004094:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004098:	f300 8086 	bgt.w	80041a8 <_strtod_l+0x918>
 800409c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80040a0:	f77f aeaa 	ble.w	8003df8 <_strtod_l+0x568>
 80040a4:	4640      	mov	r0, r8
 80040a6:	4649      	mov	r1, r9
 80040a8:	4b19      	ldr	r3, [pc, #100]	; (8004110 <_strtod_l+0x880>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	f7fc fa14 	bl	80004d8 <__aeabi_dmul>
 80040b0:	460b      	mov	r3, r1
 80040b2:	4303      	orrs	r3, r0
 80040b4:	bf08      	it	eq
 80040b6:	2322      	moveq	r3, #34	; 0x22
 80040b8:	4680      	mov	r8, r0
 80040ba:	4689      	mov	r9, r1
 80040bc:	bf08      	it	eq
 80040be:	f8ca 3000 	streq.w	r3, [sl]
 80040c2:	e62f      	b.n	8003d24 <_strtod_l+0x494>
 80040c4:	f04f 32ff 	mov.w	r2, #4294967295
 80040c8:	fa02 f303 	lsl.w	r3, r2, r3
 80040cc:	ea03 0808 	and.w	r8, r3, r8
 80040d0:	e6e0      	b.n	8003e94 <_strtod_l+0x604>
 80040d2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80040d6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80040da:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80040de:	35e2      	adds	r5, #226	; 0xe2
 80040e0:	fa07 f505 	lsl.w	r5, r7, r5
 80040e4:	970f      	str	r7, [sp, #60]	; 0x3c
 80040e6:	e747      	b.n	8003f78 <_strtod_l+0x6e8>
 80040e8:	2301      	movs	r3, #1
 80040ea:	2500      	movs	r5, #0
 80040ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80040ee:	e743      	b.n	8003f78 <_strtod_l+0x6e8>
 80040f0:	463a      	mov	r2, r7
 80040f2:	4650      	mov	r0, sl
 80040f4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80040f6:	f001 fea9 	bl	8005e4c <__lshift>
 80040fa:	901a      	str	r0, [sp, #104]	; 0x68
 80040fc:	2800      	cmp	r0, #0
 80040fe:	f47f af69 	bne.w	8003fd4 <_strtod_l+0x744>
 8004102:	e604      	b.n	8003d0e <_strtod_l+0x47e>
 8004104:	08007440 	.word	0x08007440
 8004108:	fffffc02 	.word	0xfffffc02
 800410c:	7ff00000 	.word	0x7ff00000
 8004110:	39500000 	.word	0x39500000
 8004114:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004118:	d165      	bne.n	80041e6 <_strtod_l+0x956>
 800411a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800411c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004120:	b35a      	cbz	r2, 800417a <_strtod_l+0x8ea>
 8004122:	4a99      	ldr	r2, [pc, #612]	; (8004388 <_strtod_l+0xaf8>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d12b      	bne.n	8004180 <_strtod_l+0x8f0>
 8004128:	9b05      	ldr	r3, [sp, #20]
 800412a:	4641      	mov	r1, r8
 800412c:	b303      	cbz	r3, 8004170 <_strtod_l+0x8e0>
 800412e:	464a      	mov	r2, r9
 8004130:	4b96      	ldr	r3, [pc, #600]	; (800438c <_strtod_l+0xafc>)
 8004132:	4013      	ands	r3, r2
 8004134:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004138:	f04f 32ff 	mov.w	r2, #4294967295
 800413c:	d81b      	bhi.n	8004176 <_strtod_l+0x8e6>
 800413e:	0d1b      	lsrs	r3, r3, #20
 8004140:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004144:	fa02 f303 	lsl.w	r3, r2, r3
 8004148:	4299      	cmp	r1, r3
 800414a:	d119      	bne.n	8004180 <_strtod_l+0x8f0>
 800414c:	4b90      	ldr	r3, [pc, #576]	; (8004390 <_strtod_l+0xb00>)
 800414e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004150:	429a      	cmp	r2, r3
 8004152:	d102      	bne.n	800415a <_strtod_l+0x8ca>
 8004154:	3101      	adds	r1, #1
 8004156:	f43f adda 	beq.w	8003d0e <_strtod_l+0x47e>
 800415a:	f04f 0800 	mov.w	r8, #0
 800415e:	4b8b      	ldr	r3, [pc, #556]	; (800438c <_strtod_l+0xafc>)
 8004160:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004162:	401a      	ands	r2, r3
 8004164:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8004168:	9b05      	ldr	r3, [sp, #20]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d19a      	bne.n	80040a4 <_strtod_l+0x814>
 800416e:	e5d9      	b.n	8003d24 <_strtod_l+0x494>
 8004170:	f04f 33ff 	mov.w	r3, #4294967295
 8004174:	e7e8      	b.n	8004148 <_strtod_l+0x8b8>
 8004176:	4613      	mov	r3, r2
 8004178:	e7e6      	b.n	8004148 <_strtod_l+0x8b8>
 800417a:	ea53 0308 	orrs.w	r3, r3, r8
 800417e:	d081      	beq.n	8004084 <_strtod_l+0x7f4>
 8004180:	b1e5      	cbz	r5, 80041bc <_strtod_l+0x92c>
 8004182:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004184:	421d      	tst	r5, r3
 8004186:	d0ef      	beq.n	8004168 <_strtod_l+0x8d8>
 8004188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800418a:	4640      	mov	r0, r8
 800418c:	4649      	mov	r1, r9
 800418e:	9a05      	ldr	r2, [sp, #20]
 8004190:	b1c3      	cbz	r3, 80041c4 <_strtod_l+0x934>
 8004192:	f7ff fb5b 	bl	800384c <sulp>
 8004196:	4602      	mov	r2, r0
 8004198:	460b      	mov	r3, r1
 800419a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800419e:	f7fb ffe5 	bl	800016c <__adddf3>
 80041a2:	4680      	mov	r8, r0
 80041a4:	4689      	mov	r9, r1
 80041a6:	e7df      	b.n	8004168 <_strtod_l+0x8d8>
 80041a8:	4013      	ands	r3, r2
 80041aa:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80041ae:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80041b2:	f04f 38ff 	mov.w	r8, #4294967295
 80041b6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80041ba:	e7d5      	b.n	8004168 <_strtod_l+0x8d8>
 80041bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80041be:	ea13 0f08 	tst.w	r3, r8
 80041c2:	e7e0      	b.n	8004186 <_strtod_l+0x8f6>
 80041c4:	f7ff fb42 	bl	800384c <sulp>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80041d0:	f7fb ffca 	bl	8000168 <__aeabi_dsub>
 80041d4:	2200      	movs	r2, #0
 80041d6:	2300      	movs	r3, #0
 80041d8:	4680      	mov	r8, r0
 80041da:	4689      	mov	r9, r1
 80041dc:	f7fc fbe4 	bl	80009a8 <__aeabi_dcmpeq>
 80041e0:	2800      	cmp	r0, #0
 80041e2:	d0c1      	beq.n	8004168 <_strtod_l+0x8d8>
 80041e4:	e608      	b.n	8003df8 <_strtod_l+0x568>
 80041e6:	4658      	mov	r0, fp
 80041e8:	9904      	ldr	r1, [sp, #16]
 80041ea:	f002 f81d 	bl	8006228 <__ratio>
 80041ee:	2200      	movs	r2, #0
 80041f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80041f4:	4606      	mov	r6, r0
 80041f6:	460f      	mov	r7, r1
 80041f8:	f7fc fbea 	bl	80009d0 <__aeabi_dcmple>
 80041fc:	2800      	cmp	r0, #0
 80041fe:	d070      	beq.n	80042e2 <_strtod_l+0xa52>
 8004200:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004202:	2b00      	cmp	r3, #0
 8004204:	d042      	beq.n	800428c <_strtod_l+0x9fc>
 8004206:	2600      	movs	r6, #0
 8004208:	4f62      	ldr	r7, [pc, #392]	; (8004394 <_strtod_l+0xb04>)
 800420a:	4d62      	ldr	r5, [pc, #392]	; (8004394 <_strtod_l+0xb04>)
 800420c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800420e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004212:	0d1b      	lsrs	r3, r3, #20
 8004214:	051b      	lsls	r3, r3, #20
 8004216:	930f      	str	r3, [sp, #60]	; 0x3c
 8004218:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800421a:	4b5f      	ldr	r3, [pc, #380]	; (8004398 <_strtod_l+0xb08>)
 800421c:	429a      	cmp	r2, r3
 800421e:	f040 80c3 	bne.w	80043a8 <_strtod_l+0xb18>
 8004222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004224:	4640      	mov	r0, r8
 8004226:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800422a:	4649      	mov	r1, r9
 800422c:	f001 ff26 	bl	800607c <__ulp>
 8004230:	4602      	mov	r2, r0
 8004232:	460b      	mov	r3, r1
 8004234:	4630      	mov	r0, r6
 8004236:	4639      	mov	r1, r7
 8004238:	f7fc f94e 	bl	80004d8 <__aeabi_dmul>
 800423c:	4642      	mov	r2, r8
 800423e:	464b      	mov	r3, r9
 8004240:	f7fb ff94 	bl	800016c <__adddf3>
 8004244:	460b      	mov	r3, r1
 8004246:	4951      	ldr	r1, [pc, #324]	; (800438c <_strtod_l+0xafc>)
 8004248:	4a54      	ldr	r2, [pc, #336]	; (800439c <_strtod_l+0xb0c>)
 800424a:	4019      	ands	r1, r3
 800424c:	4291      	cmp	r1, r2
 800424e:	4680      	mov	r8, r0
 8004250:	d95d      	bls.n	800430e <_strtod_l+0xa7e>
 8004252:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004254:	4b4e      	ldr	r3, [pc, #312]	; (8004390 <_strtod_l+0xb00>)
 8004256:	429a      	cmp	r2, r3
 8004258:	d103      	bne.n	8004262 <_strtod_l+0x9d2>
 800425a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800425c:	3301      	adds	r3, #1
 800425e:	f43f ad56 	beq.w	8003d0e <_strtod_l+0x47e>
 8004262:	f04f 38ff 	mov.w	r8, #4294967295
 8004266:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8004390 <_strtod_l+0xb00>
 800426a:	4650      	mov	r0, sl
 800426c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800426e:	f001 fbd5 	bl	8005a1c <_Bfree>
 8004272:	4650      	mov	r0, sl
 8004274:	9906      	ldr	r1, [sp, #24]
 8004276:	f001 fbd1 	bl	8005a1c <_Bfree>
 800427a:	4650      	mov	r0, sl
 800427c:	9904      	ldr	r1, [sp, #16]
 800427e:	f001 fbcd 	bl	8005a1c <_Bfree>
 8004282:	4659      	mov	r1, fp
 8004284:	4650      	mov	r0, sl
 8004286:	f001 fbc9 	bl	8005a1c <_Bfree>
 800428a:	e627      	b.n	8003edc <_strtod_l+0x64c>
 800428c:	f1b8 0f00 	cmp.w	r8, #0
 8004290:	d119      	bne.n	80042c6 <_strtod_l+0xa36>
 8004292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004294:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004298:	b9e3      	cbnz	r3, 80042d4 <_strtod_l+0xa44>
 800429a:	2200      	movs	r2, #0
 800429c:	4630      	mov	r0, r6
 800429e:	4639      	mov	r1, r7
 80042a0:	4b3c      	ldr	r3, [pc, #240]	; (8004394 <_strtod_l+0xb04>)
 80042a2:	f7fc fb8b 	bl	80009bc <__aeabi_dcmplt>
 80042a6:	b9c8      	cbnz	r0, 80042dc <_strtod_l+0xa4c>
 80042a8:	2200      	movs	r2, #0
 80042aa:	4630      	mov	r0, r6
 80042ac:	4639      	mov	r1, r7
 80042ae:	4b3c      	ldr	r3, [pc, #240]	; (80043a0 <_strtod_l+0xb10>)
 80042b0:	f7fc f912 	bl	80004d8 <__aeabi_dmul>
 80042b4:	4604      	mov	r4, r0
 80042b6:	460d      	mov	r5, r1
 80042b8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80042bc:	9416      	str	r4, [sp, #88]	; 0x58
 80042be:	9317      	str	r3, [sp, #92]	; 0x5c
 80042c0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 80042c4:	e7a2      	b.n	800420c <_strtod_l+0x97c>
 80042c6:	f1b8 0f01 	cmp.w	r8, #1
 80042ca:	d103      	bne.n	80042d4 <_strtod_l+0xa44>
 80042cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f43f ad92 	beq.w	8003df8 <_strtod_l+0x568>
 80042d4:	2600      	movs	r6, #0
 80042d6:	2400      	movs	r4, #0
 80042d8:	4f32      	ldr	r7, [pc, #200]	; (80043a4 <_strtod_l+0xb14>)
 80042da:	e796      	b.n	800420a <_strtod_l+0x97a>
 80042dc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80042de:	4d30      	ldr	r5, [pc, #192]	; (80043a0 <_strtod_l+0xb10>)
 80042e0:	e7ea      	b.n	80042b8 <_strtod_l+0xa28>
 80042e2:	4b2f      	ldr	r3, [pc, #188]	; (80043a0 <_strtod_l+0xb10>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	4630      	mov	r0, r6
 80042e8:	4639      	mov	r1, r7
 80042ea:	f7fc f8f5 	bl	80004d8 <__aeabi_dmul>
 80042ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80042f0:	4604      	mov	r4, r0
 80042f2:	460d      	mov	r5, r1
 80042f4:	b933      	cbnz	r3, 8004304 <_strtod_l+0xa74>
 80042f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80042fa:	9010      	str	r0, [sp, #64]	; 0x40
 80042fc:	9311      	str	r3, [sp, #68]	; 0x44
 80042fe:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004302:	e783      	b.n	800420c <_strtod_l+0x97c>
 8004304:	4602      	mov	r2, r0
 8004306:	460b      	mov	r3, r1
 8004308:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800430c:	e7f7      	b.n	80042fe <_strtod_l+0xa6e>
 800430e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004312:	9b05      	ldr	r3, [sp, #20]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1a8      	bne.n	800426a <_strtod_l+0x9da>
 8004318:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800431c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800431e:	0d1b      	lsrs	r3, r3, #20
 8004320:	051b      	lsls	r3, r3, #20
 8004322:	429a      	cmp	r2, r3
 8004324:	d1a1      	bne.n	800426a <_strtod_l+0x9da>
 8004326:	4620      	mov	r0, r4
 8004328:	4629      	mov	r1, r5
 800432a:	f7fc fc1d 	bl	8000b68 <__aeabi_d2lz>
 800432e:	f7fc f8a5 	bl	800047c <__aeabi_l2d>
 8004332:	4602      	mov	r2, r0
 8004334:	460b      	mov	r3, r1
 8004336:	4620      	mov	r0, r4
 8004338:	4629      	mov	r1, r5
 800433a:	f7fb ff15 	bl	8000168 <__aeabi_dsub>
 800433e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004340:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004344:	ea43 0308 	orr.w	r3, r3, r8
 8004348:	4313      	orrs	r3, r2
 800434a:	4604      	mov	r4, r0
 800434c:	460d      	mov	r5, r1
 800434e:	d066      	beq.n	800441e <_strtod_l+0xb8e>
 8004350:	a309      	add	r3, pc, #36	; (adr r3, 8004378 <_strtod_l+0xae8>)
 8004352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004356:	f7fc fb31 	bl	80009bc <__aeabi_dcmplt>
 800435a:	2800      	cmp	r0, #0
 800435c:	f47f ace2 	bne.w	8003d24 <_strtod_l+0x494>
 8004360:	a307      	add	r3, pc, #28	; (adr r3, 8004380 <_strtod_l+0xaf0>)
 8004362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004366:	4620      	mov	r0, r4
 8004368:	4629      	mov	r1, r5
 800436a:	f7fc fb45 	bl	80009f8 <__aeabi_dcmpgt>
 800436e:	2800      	cmp	r0, #0
 8004370:	f43f af7b 	beq.w	800426a <_strtod_l+0x9da>
 8004374:	e4d6      	b.n	8003d24 <_strtod_l+0x494>
 8004376:	bf00      	nop
 8004378:	94a03595 	.word	0x94a03595
 800437c:	3fdfffff 	.word	0x3fdfffff
 8004380:	35afe535 	.word	0x35afe535
 8004384:	3fe00000 	.word	0x3fe00000
 8004388:	000fffff 	.word	0x000fffff
 800438c:	7ff00000 	.word	0x7ff00000
 8004390:	7fefffff 	.word	0x7fefffff
 8004394:	3ff00000 	.word	0x3ff00000
 8004398:	7fe00000 	.word	0x7fe00000
 800439c:	7c9fffff 	.word	0x7c9fffff
 80043a0:	3fe00000 	.word	0x3fe00000
 80043a4:	bff00000 	.word	0xbff00000
 80043a8:	9b05      	ldr	r3, [sp, #20]
 80043aa:	b313      	cbz	r3, 80043f2 <_strtod_l+0xb62>
 80043ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80043ae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80043b2:	d81e      	bhi.n	80043f2 <_strtod_l+0xb62>
 80043b4:	a326      	add	r3, pc, #152	; (adr r3, 8004450 <_strtod_l+0xbc0>)
 80043b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ba:	4620      	mov	r0, r4
 80043bc:	4629      	mov	r1, r5
 80043be:	f7fc fb07 	bl	80009d0 <__aeabi_dcmple>
 80043c2:	b190      	cbz	r0, 80043ea <_strtod_l+0xb5a>
 80043c4:	4629      	mov	r1, r5
 80043c6:	4620      	mov	r0, r4
 80043c8:	f7fc fb5e 	bl	8000a88 <__aeabi_d2uiz>
 80043cc:	2801      	cmp	r0, #1
 80043ce:	bf38      	it	cc
 80043d0:	2001      	movcc	r0, #1
 80043d2:	f7fc f807 	bl	80003e4 <__aeabi_ui2d>
 80043d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80043d8:	4604      	mov	r4, r0
 80043da:	460d      	mov	r5, r1
 80043dc:	b9d3      	cbnz	r3, 8004414 <_strtod_l+0xb84>
 80043de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80043e2:	9012      	str	r0, [sp, #72]	; 0x48
 80043e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80043e6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80043ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80043ec:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80043f0:	1a9f      	subs	r7, r3, r2
 80043f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80043f6:	f001 fe41 	bl	800607c <__ulp>
 80043fa:	4602      	mov	r2, r0
 80043fc:	460b      	mov	r3, r1
 80043fe:	4630      	mov	r0, r6
 8004400:	4639      	mov	r1, r7
 8004402:	f7fc f869 	bl	80004d8 <__aeabi_dmul>
 8004406:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800440a:	f7fb feaf 	bl	800016c <__adddf3>
 800440e:	4680      	mov	r8, r0
 8004410:	4689      	mov	r9, r1
 8004412:	e77e      	b.n	8004312 <_strtod_l+0xa82>
 8004414:	4602      	mov	r2, r0
 8004416:	460b      	mov	r3, r1
 8004418:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800441c:	e7e3      	b.n	80043e6 <_strtod_l+0xb56>
 800441e:	a30e      	add	r3, pc, #56	; (adr r3, 8004458 <_strtod_l+0xbc8>)
 8004420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004424:	f7fc faca 	bl	80009bc <__aeabi_dcmplt>
 8004428:	e7a1      	b.n	800436e <_strtod_l+0xade>
 800442a:	2300      	movs	r3, #0
 800442c:	930a      	str	r3, [sp, #40]	; 0x28
 800442e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004430:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004432:	6013      	str	r3, [r2, #0]
 8004434:	f7ff ba71 	b.w	800391a <_strtod_l+0x8a>
 8004438:	2a65      	cmp	r2, #101	; 0x65
 800443a:	f43f ab63 	beq.w	8003b04 <_strtod_l+0x274>
 800443e:	2a45      	cmp	r2, #69	; 0x45
 8004440:	f43f ab60 	beq.w	8003b04 <_strtod_l+0x274>
 8004444:	2301      	movs	r3, #1
 8004446:	f7ff bb95 	b.w	8003b74 <_strtod_l+0x2e4>
 800444a:	bf00      	nop
 800444c:	f3af 8000 	nop.w
 8004450:	ffc00000 	.word	0xffc00000
 8004454:	41dfffff 	.word	0x41dfffff
 8004458:	94a03595 	.word	0x94a03595
 800445c:	3fcfffff 	.word	0x3fcfffff

08004460 <_strtod_r>:
 8004460:	4b01      	ldr	r3, [pc, #4]	; (8004468 <_strtod_r+0x8>)
 8004462:	f7ff ba15 	b.w	8003890 <_strtod_l>
 8004466:	bf00      	nop
 8004468:	20000074 	.word	0x20000074

0800446c <_strtol_l.constprop.0>:
 800446c:	2b01      	cmp	r3, #1
 800446e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004472:	4680      	mov	r8, r0
 8004474:	d001      	beq.n	800447a <_strtol_l.constprop.0+0xe>
 8004476:	2b24      	cmp	r3, #36	; 0x24
 8004478:	d906      	bls.n	8004488 <_strtol_l.constprop.0+0x1c>
 800447a:	f7fe fb23 	bl	8002ac4 <__errno>
 800447e:	2316      	movs	r3, #22
 8004480:	6003      	str	r3, [r0, #0]
 8004482:	2000      	movs	r0, #0
 8004484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004488:	460d      	mov	r5, r1
 800448a:	4f35      	ldr	r7, [pc, #212]	; (8004560 <_strtol_l.constprop.0+0xf4>)
 800448c:	4628      	mov	r0, r5
 800448e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004492:	5de6      	ldrb	r6, [r4, r7]
 8004494:	f016 0608 	ands.w	r6, r6, #8
 8004498:	d1f8      	bne.n	800448c <_strtol_l.constprop.0+0x20>
 800449a:	2c2d      	cmp	r4, #45	; 0x2d
 800449c:	d12f      	bne.n	80044fe <_strtol_l.constprop.0+0x92>
 800449e:	2601      	movs	r6, #1
 80044a0:	782c      	ldrb	r4, [r5, #0]
 80044a2:	1c85      	adds	r5, r0, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d057      	beq.n	8004558 <_strtol_l.constprop.0+0xec>
 80044a8:	2b10      	cmp	r3, #16
 80044aa:	d109      	bne.n	80044c0 <_strtol_l.constprop.0+0x54>
 80044ac:	2c30      	cmp	r4, #48	; 0x30
 80044ae:	d107      	bne.n	80044c0 <_strtol_l.constprop.0+0x54>
 80044b0:	7828      	ldrb	r0, [r5, #0]
 80044b2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80044b6:	2858      	cmp	r0, #88	; 0x58
 80044b8:	d149      	bne.n	800454e <_strtol_l.constprop.0+0xe2>
 80044ba:	2310      	movs	r3, #16
 80044bc:	786c      	ldrb	r4, [r5, #1]
 80044be:	3502      	adds	r5, #2
 80044c0:	2700      	movs	r7, #0
 80044c2:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80044c6:	f10e 3eff 	add.w	lr, lr, #4294967295
 80044ca:	fbbe f9f3 	udiv	r9, lr, r3
 80044ce:	4638      	mov	r0, r7
 80044d0:	fb03 ea19 	mls	sl, r3, r9, lr
 80044d4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80044d8:	f1bc 0f09 	cmp.w	ip, #9
 80044dc:	d814      	bhi.n	8004508 <_strtol_l.constprop.0+0x9c>
 80044de:	4664      	mov	r4, ip
 80044e0:	42a3      	cmp	r3, r4
 80044e2:	dd22      	ble.n	800452a <_strtol_l.constprop.0+0xbe>
 80044e4:	2f00      	cmp	r7, #0
 80044e6:	db1d      	blt.n	8004524 <_strtol_l.constprop.0+0xb8>
 80044e8:	4581      	cmp	r9, r0
 80044ea:	d31b      	bcc.n	8004524 <_strtol_l.constprop.0+0xb8>
 80044ec:	d101      	bne.n	80044f2 <_strtol_l.constprop.0+0x86>
 80044ee:	45a2      	cmp	sl, r4
 80044f0:	db18      	blt.n	8004524 <_strtol_l.constprop.0+0xb8>
 80044f2:	2701      	movs	r7, #1
 80044f4:	fb00 4003 	mla	r0, r0, r3, r4
 80044f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80044fc:	e7ea      	b.n	80044d4 <_strtol_l.constprop.0+0x68>
 80044fe:	2c2b      	cmp	r4, #43	; 0x2b
 8004500:	bf04      	itt	eq
 8004502:	782c      	ldrbeq	r4, [r5, #0]
 8004504:	1c85      	addeq	r5, r0, #2
 8004506:	e7cd      	b.n	80044a4 <_strtol_l.constprop.0+0x38>
 8004508:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800450c:	f1bc 0f19 	cmp.w	ip, #25
 8004510:	d801      	bhi.n	8004516 <_strtol_l.constprop.0+0xaa>
 8004512:	3c37      	subs	r4, #55	; 0x37
 8004514:	e7e4      	b.n	80044e0 <_strtol_l.constprop.0+0x74>
 8004516:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800451a:	f1bc 0f19 	cmp.w	ip, #25
 800451e:	d804      	bhi.n	800452a <_strtol_l.constprop.0+0xbe>
 8004520:	3c57      	subs	r4, #87	; 0x57
 8004522:	e7dd      	b.n	80044e0 <_strtol_l.constprop.0+0x74>
 8004524:	f04f 37ff 	mov.w	r7, #4294967295
 8004528:	e7e6      	b.n	80044f8 <_strtol_l.constprop.0+0x8c>
 800452a:	2f00      	cmp	r7, #0
 800452c:	da07      	bge.n	800453e <_strtol_l.constprop.0+0xd2>
 800452e:	2322      	movs	r3, #34	; 0x22
 8004530:	4670      	mov	r0, lr
 8004532:	f8c8 3000 	str.w	r3, [r8]
 8004536:	2a00      	cmp	r2, #0
 8004538:	d0a4      	beq.n	8004484 <_strtol_l.constprop.0+0x18>
 800453a:	1e69      	subs	r1, r5, #1
 800453c:	e005      	b.n	800454a <_strtol_l.constprop.0+0xde>
 800453e:	b106      	cbz	r6, 8004542 <_strtol_l.constprop.0+0xd6>
 8004540:	4240      	negs	r0, r0
 8004542:	2a00      	cmp	r2, #0
 8004544:	d09e      	beq.n	8004484 <_strtol_l.constprop.0+0x18>
 8004546:	2f00      	cmp	r7, #0
 8004548:	d1f7      	bne.n	800453a <_strtol_l.constprop.0+0xce>
 800454a:	6011      	str	r1, [r2, #0]
 800454c:	e79a      	b.n	8004484 <_strtol_l.constprop.0+0x18>
 800454e:	2430      	movs	r4, #48	; 0x30
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1b5      	bne.n	80044c0 <_strtol_l.constprop.0+0x54>
 8004554:	2308      	movs	r3, #8
 8004556:	e7b3      	b.n	80044c0 <_strtol_l.constprop.0+0x54>
 8004558:	2c30      	cmp	r4, #48	; 0x30
 800455a:	d0a9      	beq.n	80044b0 <_strtol_l.constprop.0+0x44>
 800455c:	230a      	movs	r3, #10
 800455e:	e7af      	b.n	80044c0 <_strtol_l.constprop.0+0x54>
 8004560:	08007469 	.word	0x08007469

08004564 <_strtol_r>:
 8004564:	f7ff bf82 	b.w	800446c <_strtol_l.constprop.0>

08004568 <quorem>:
 8004568:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800456c:	6903      	ldr	r3, [r0, #16]
 800456e:	690c      	ldr	r4, [r1, #16]
 8004570:	4607      	mov	r7, r0
 8004572:	42a3      	cmp	r3, r4
 8004574:	f2c0 8082 	blt.w	800467c <quorem+0x114>
 8004578:	3c01      	subs	r4, #1
 800457a:	f100 0514 	add.w	r5, r0, #20
 800457e:	f101 0814 	add.w	r8, r1, #20
 8004582:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004586:	9301      	str	r3, [sp, #4]
 8004588:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800458c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004590:	3301      	adds	r3, #1
 8004592:	429a      	cmp	r2, r3
 8004594:	fbb2 f6f3 	udiv	r6, r2, r3
 8004598:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800459c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80045a0:	d331      	bcc.n	8004606 <quorem+0x9e>
 80045a2:	f04f 0e00 	mov.w	lr, #0
 80045a6:	4640      	mov	r0, r8
 80045a8:	46ac      	mov	ip, r5
 80045aa:	46f2      	mov	sl, lr
 80045ac:	f850 2b04 	ldr.w	r2, [r0], #4
 80045b0:	b293      	uxth	r3, r2
 80045b2:	fb06 e303 	mla	r3, r6, r3, lr
 80045b6:	0c12      	lsrs	r2, r2, #16
 80045b8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80045bc:	b29b      	uxth	r3, r3
 80045be:	fb06 e202 	mla	r2, r6, r2, lr
 80045c2:	ebaa 0303 	sub.w	r3, sl, r3
 80045c6:	f8dc a000 	ldr.w	sl, [ip]
 80045ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80045ce:	fa1f fa8a 	uxth.w	sl, sl
 80045d2:	4453      	add	r3, sl
 80045d4:	f8dc a000 	ldr.w	sl, [ip]
 80045d8:	b292      	uxth	r2, r2
 80045da:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80045de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045e8:	4581      	cmp	r9, r0
 80045ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80045ee:	f84c 3b04 	str.w	r3, [ip], #4
 80045f2:	d2db      	bcs.n	80045ac <quorem+0x44>
 80045f4:	f855 300b 	ldr.w	r3, [r5, fp]
 80045f8:	b92b      	cbnz	r3, 8004606 <quorem+0x9e>
 80045fa:	9b01      	ldr	r3, [sp, #4]
 80045fc:	3b04      	subs	r3, #4
 80045fe:	429d      	cmp	r5, r3
 8004600:	461a      	mov	r2, r3
 8004602:	d32f      	bcc.n	8004664 <quorem+0xfc>
 8004604:	613c      	str	r4, [r7, #16]
 8004606:	4638      	mov	r0, r7
 8004608:	f001 fc90 	bl	8005f2c <__mcmp>
 800460c:	2800      	cmp	r0, #0
 800460e:	db25      	blt.n	800465c <quorem+0xf4>
 8004610:	4628      	mov	r0, r5
 8004612:	f04f 0c00 	mov.w	ip, #0
 8004616:	3601      	adds	r6, #1
 8004618:	f858 1b04 	ldr.w	r1, [r8], #4
 800461c:	f8d0 e000 	ldr.w	lr, [r0]
 8004620:	b28b      	uxth	r3, r1
 8004622:	ebac 0303 	sub.w	r3, ip, r3
 8004626:	fa1f f28e 	uxth.w	r2, lr
 800462a:	4413      	add	r3, r2
 800462c:	0c0a      	lsrs	r2, r1, #16
 800462e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004632:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004636:	b29b      	uxth	r3, r3
 8004638:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800463c:	45c1      	cmp	r9, r8
 800463e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004642:	f840 3b04 	str.w	r3, [r0], #4
 8004646:	d2e7      	bcs.n	8004618 <quorem+0xb0>
 8004648:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800464c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004650:	b922      	cbnz	r2, 800465c <quorem+0xf4>
 8004652:	3b04      	subs	r3, #4
 8004654:	429d      	cmp	r5, r3
 8004656:	461a      	mov	r2, r3
 8004658:	d30a      	bcc.n	8004670 <quorem+0x108>
 800465a:	613c      	str	r4, [r7, #16]
 800465c:	4630      	mov	r0, r6
 800465e:	b003      	add	sp, #12
 8004660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004664:	6812      	ldr	r2, [r2, #0]
 8004666:	3b04      	subs	r3, #4
 8004668:	2a00      	cmp	r2, #0
 800466a:	d1cb      	bne.n	8004604 <quorem+0x9c>
 800466c:	3c01      	subs	r4, #1
 800466e:	e7c6      	b.n	80045fe <quorem+0x96>
 8004670:	6812      	ldr	r2, [r2, #0]
 8004672:	3b04      	subs	r3, #4
 8004674:	2a00      	cmp	r2, #0
 8004676:	d1f0      	bne.n	800465a <quorem+0xf2>
 8004678:	3c01      	subs	r4, #1
 800467a:	e7eb      	b.n	8004654 <quorem+0xec>
 800467c:	2000      	movs	r0, #0
 800467e:	e7ee      	b.n	800465e <quorem+0xf6>

08004680 <_dtoa_r>:
 8004680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004684:	4616      	mov	r6, r2
 8004686:	461f      	mov	r7, r3
 8004688:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800468a:	b099      	sub	sp, #100	; 0x64
 800468c:	4605      	mov	r5, r0
 800468e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004692:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004696:	b974      	cbnz	r4, 80046b6 <_dtoa_r+0x36>
 8004698:	2010      	movs	r0, #16
 800469a:	f001 f949 	bl	8005930 <malloc>
 800469e:	4602      	mov	r2, r0
 80046a0:	6268      	str	r0, [r5, #36]	; 0x24
 80046a2:	b920      	cbnz	r0, 80046ae <_dtoa_r+0x2e>
 80046a4:	21ea      	movs	r1, #234	; 0xea
 80046a6:	4ba8      	ldr	r3, [pc, #672]	; (8004948 <_dtoa_r+0x2c8>)
 80046a8:	48a8      	ldr	r0, [pc, #672]	; (800494c <_dtoa_r+0x2cc>)
 80046aa:	f002 f8b3 	bl	8006814 <__assert_func>
 80046ae:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80046b2:	6004      	str	r4, [r0, #0]
 80046b4:	60c4      	str	r4, [r0, #12]
 80046b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80046b8:	6819      	ldr	r1, [r3, #0]
 80046ba:	b151      	cbz	r1, 80046d2 <_dtoa_r+0x52>
 80046bc:	685a      	ldr	r2, [r3, #4]
 80046be:	2301      	movs	r3, #1
 80046c0:	4093      	lsls	r3, r2
 80046c2:	604a      	str	r2, [r1, #4]
 80046c4:	608b      	str	r3, [r1, #8]
 80046c6:	4628      	mov	r0, r5
 80046c8:	f001 f9a8 	bl	8005a1c <_Bfree>
 80046cc:	2200      	movs	r2, #0
 80046ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80046d0:	601a      	str	r2, [r3, #0]
 80046d2:	1e3b      	subs	r3, r7, #0
 80046d4:	bfaf      	iteee	ge
 80046d6:	2300      	movge	r3, #0
 80046d8:	2201      	movlt	r2, #1
 80046da:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80046de:	9305      	strlt	r3, [sp, #20]
 80046e0:	bfa8      	it	ge
 80046e2:	f8c8 3000 	strge.w	r3, [r8]
 80046e6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80046ea:	4b99      	ldr	r3, [pc, #612]	; (8004950 <_dtoa_r+0x2d0>)
 80046ec:	bfb8      	it	lt
 80046ee:	f8c8 2000 	strlt.w	r2, [r8]
 80046f2:	ea33 0309 	bics.w	r3, r3, r9
 80046f6:	d119      	bne.n	800472c <_dtoa_r+0xac>
 80046f8:	f242 730f 	movw	r3, #9999	; 0x270f
 80046fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80046fe:	6013      	str	r3, [r2, #0]
 8004700:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004704:	4333      	orrs	r3, r6
 8004706:	f000 857f 	beq.w	8005208 <_dtoa_r+0xb88>
 800470a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800470c:	b953      	cbnz	r3, 8004724 <_dtoa_r+0xa4>
 800470e:	4b91      	ldr	r3, [pc, #580]	; (8004954 <_dtoa_r+0x2d4>)
 8004710:	e022      	b.n	8004758 <_dtoa_r+0xd8>
 8004712:	4b91      	ldr	r3, [pc, #580]	; (8004958 <_dtoa_r+0x2d8>)
 8004714:	9303      	str	r3, [sp, #12]
 8004716:	3308      	adds	r3, #8
 8004718:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800471a:	6013      	str	r3, [r2, #0]
 800471c:	9803      	ldr	r0, [sp, #12]
 800471e:	b019      	add	sp, #100	; 0x64
 8004720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004724:	4b8b      	ldr	r3, [pc, #556]	; (8004954 <_dtoa_r+0x2d4>)
 8004726:	9303      	str	r3, [sp, #12]
 8004728:	3303      	adds	r3, #3
 800472a:	e7f5      	b.n	8004718 <_dtoa_r+0x98>
 800472c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004730:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004734:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004738:	2200      	movs	r2, #0
 800473a:	2300      	movs	r3, #0
 800473c:	f7fc f934 	bl	80009a8 <__aeabi_dcmpeq>
 8004740:	4680      	mov	r8, r0
 8004742:	b158      	cbz	r0, 800475c <_dtoa_r+0xdc>
 8004744:	2301      	movs	r3, #1
 8004746:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004748:	6013      	str	r3, [r2, #0]
 800474a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800474c:	2b00      	cmp	r3, #0
 800474e:	f000 8558 	beq.w	8005202 <_dtoa_r+0xb82>
 8004752:	4882      	ldr	r0, [pc, #520]	; (800495c <_dtoa_r+0x2dc>)
 8004754:	6018      	str	r0, [r3, #0]
 8004756:	1e43      	subs	r3, r0, #1
 8004758:	9303      	str	r3, [sp, #12]
 800475a:	e7df      	b.n	800471c <_dtoa_r+0x9c>
 800475c:	ab16      	add	r3, sp, #88	; 0x58
 800475e:	9301      	str	r3, [sp, #4]
 8004760:	ab17      	add	r3, sp, #92	; 0x5c
 8004762:	9300      	str	r3, [sp, #0]
 8004764:	4628      	mov	r0, r5
 8004766:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800476a:	f001 fd01 	bl	8006170 <__d2b>
 800476e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004772:	4683      	mov	fp, r0
 8004774:	2c00      	cmp	r4, #0
 8004776:	d07f      	beq.n	8004878 <_dtoa_r+0x1f8>
 8004778:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800477c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800477e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004782:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004786:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800478a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800478e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004792:	2200      	movs	r2, #0
 8004794:	4b72      	ldr	r3, [pc, #456]	; (8004960 <_dtoa_r+0x2e0>)
 8004796:	f7fb fce7 	bl	8000168 <__aeabi_dsub>
 800479a:	a365      	add	r3, pc, #404	; (adr r3, 8004930 <_dtoa_r+0x2b0>)
 800479c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a0:	f7fb fe9a 	bl	80004d8 <__aeabi_dmul>
 80047a4:	a364      	add	r3, pc, #400	; (adr r3, 8004938 <_dtoa_r+0x2b8>)
 80047a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047aa:	f7fb fcdf 	bl	800016c <__adddf3>
 80047ae:	4606      	mov	r6, r0
 80047b0:	4620      	mov	r0, r4
 80047b2:	460f      	mov	r7, r1
 80047b4:	f7fb fe26 	bl	8000404 <__aeabi_i2d>
 80047b8:	a361      	add	r3, pc, #388	; (adr r3, 8004940 <_dtoa_r+0x2c0>)
 80047ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047be:	f7fb fe8b 	bl	80004d8 <__aeabi_dmul>
 80047c2:	4602      	mov	r2, r0
 80047c4:	460b      	mov	r3, r1
 80047c6:	4630      	mov	r0, r6
 80047c8:	4639      	mov	r1, r7
 80047ca:	f7fb fccf 	bl	800016c <__adddf3>
 80047ce:	4606      	mov	r6, r0
 80047d0:	460f      	mov	r7, r1
 80047d2:	f7fc f931 	bl	8000a38 <__aeabi_d2iz>
 80047d6:	2200      	movs	r2, #0
 80047d8:	4682      	mov	sl, r0
 80047da:	2300      	movs	r3, #0
 80047dc:	4630      	mov	r0, r6
 80047de:	4639      	mov	r1, r7
 80047e0:	f7fc f8ec 	bl	80009bc <__aeabi_dcmplt>
 80047e4:	b148      	cbz	r0, 80047fa <_dtoa_r+0x17a>
 80047e6:	4650      	mov	r0, sl
 80047e8:	f7fb fe0c 	bl	8000404 <__aeabi_i2d>
 80047ec:	4632      	mov	r2, r6
 80047ee:	463b      	mov	r3, r7
 80047f0:	f7fc f8da 	bl	80009a8 <__aeabi_dcmpeq>
 80047f4:	b908      	cbnz	r0, 80047fa <_dtoa_r+0x17a>
 80047f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047fa:	f1ba 0f16 	cmp.w	sl, #22
 80047fe:	d858      	bhi.n	80048b2 <_dtoa_r+0x232>
 8004800:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004804:	4b57      	ldr	r3, [pc, #348]	; (8004964 <_dtoa_r+0x2e4>)
 8004806:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800480a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480e:	f7fc f8d5 	bl	80009bc <__aeabi_dcmplt>
 8004812:	2800      	cmp	r0, #0
 8004814:	d04f      	beq.n	80048b6 <_dtoa_r+0x236>
 8004816:	2300      	movs	r3, #0
 8004818:	f10a 3aff 	add.w	sl, sl, #4294967295
 800481c:	930f      	str	r3, [sp, #60]	; 0x3c
 800481e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004820:	1b1c      	subs	r4, r3, r4
 8004822:	1e63      	subs	r3, r4, #1
 8004824:	9309      	str	r3, [sp, #36]	; 0x24
 8004826:	bf49      	itett	mi
 8004828:	f1c4 0301 	rsbmi	r3, r4, #1
 800482c:	2300      	movpl	r3, #0
 800482e:	9306      	strmi	r3, [sp, #24]
 8004830:	2300      	movmi	r3, #0
 8004832:	bf54      	ite	pl
 8004834:	9306      	strpl	r3, [sp, #24]
 8004836:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004838:	f1ba 0f00 	cmp.w	sl, #0
 800483c:	db3d      	blt.n	80048ba <_dtoa_r+0x23a>
 800483e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004840:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004844:	4453      	add	r3, sl
 8004846:	9309      	str	r3, [sp, #36]	; 0x24
 8004848:	2300      	movs	r3, #0
 800484a:	930a      	str	r3, [sp, #40]	; 0x28
 800484c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800484e:	2b09      	cmp	r3, #9
 8004850:	f200 808c 	bhi.w	800496c <_dtoa_r+0x2ec>
 8004854:	2b05      	cmp	r3, #5
 8004856:	bfc4      	itt	gt
 8004858:	3b04      	subgt	r3, #4
 800485a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800485c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800485e:	bfc8      	it	gt
 8004860:	2400      	movgt	r4, #0
 8004862:	f1a3 0302 	sub.w	r3, r3, #2
 8004866:	bfd8      	it	le
 8004868:	2401      	movle	r4, #1
 800486a:	2b03      	cmp	r3, #3
 800486c:	f200 808a 	bhi.w	8004984 <_dtoa_r+0x304>
 8004870:	e8df f003 	tbb	[pc, r3]
 8004874:	5b4d4f2d 	.word	0x5b4d4f2d
 8004878:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800487c:	441c      	add	r4, r3
 800487e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004882:	2b20      	cmp	r3, #32
 8004884:	bfc3      	ittte	gt
 8004886:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800488a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800488e:	fa09 f303 	lslgt.w	r3, r9, r3
 8004892:	f1c3 0320 	rsble	r3, r3, #32
 8004896:	bfc6      	itte	gt
 8004898:	fa26 f000 	lsrgt.w	r0, r6, r0
 800489c:	4318      	orrgt	r0, r3
 800489e:	fa06 f003 	lslle.w	r0, r6, r3
 80048a2:	f7fb fd9f 	bl	80003e4 <__aeabi_ui2d>
 80048a6:	2301      	movs	r3, #1
 80048a8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80048ac:	3c01      	subs	r4, #1
 80048ae:	9313      	str	r3, [sp, #76]	; 0x4c
 80048b0:	e76f      	b.n	8004792 <_dtoa_r+0x112>
 80048b2:	2301      	movs	r3, #1
 80048b4:	e7b2      	b.n	800481c <_dtoa_r+0x19c>
 80048b6:	900f      	str	r0, [sp, #60]	; 0x3c
 80048b8:	e7b1      	b.n	800481e <_dtoa_r+0x19e>
 80048ba:	9b06      	ldr	r3, [sp, #24]
 80048bc:	eba3 030a 	sub.w	r3, r3, sl
 80048c0:	9306      	str	r3, [sp, #24]
 80048c2:	f1ca 0300 	rsb	r3, sl, #0
 80048c6:	930a      	str	r3, [sp, #40]	; 0x28
 80048c8:	2300      	movs	r3, #0
 80048ca:	930e      	str	r3, [sp, #56]	; 0x38
 80048cc:	e7be      	b.n	800484c <_dtoa_r+0x1cc>
 80048ce:	2300      	movs	r3, #0
 80048d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80048d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	dc58      	bgt.n	800498a <_dtoa_r+0x30a>
 80048d8:	f04f 0901 	mov.w	r9, #1
 80048dc:	464b      	mov	r3, r9
 80048de:	f8cd 9020 	str.w	r9, [sp, #32]
 80048e2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80048e6:	2200      	movs	r2, #0
 80048e8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80048ea:	6042      	str	r2, [r0, #4]
 80048ec:	2204      	movs	r2, #4
 80048ee:	f102 0614 	add.w	r6, r2, #20
 80048f2:	429e      	cmp	r6, r3
 80048f4:	6841      	ldr	r1, [r0, #4]
 80048f6:	d94e      	bls.n	8004996 <_dtoa_r+0x316>
 80048f8:	4628      	mov	r0, r5
 80048fa:	f001 f84f 	bl	800599c <_Balloc>
 80048fe:	9003      	str	r0, [sp, #12]
 8004900:	2800      	cmp	r0, #0
 8004902:	d14c      	bne.n	800499e <_dtoa_r+0x31e>
 8004904:	4602      	mov	r2, r0
 8004906:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800490a:	4b17      	ldr	r3, [pc, #92]	; (8004968 <_dtoa_r+0x2e8>)
 800490c:	e6cc      	b.n	80046a8 <_dtoa_r+0x28>
 800490e:	2301      	movs	r3, #1
 8004910:	e7de      	b.n	80048d0 <_dtoa_r+0x250>
 8004912:	2300      	movs	r3, #0
 8004914:	930b      	str	r3, [sp, #44]	; 0x2c
 8004916:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004918:	eb0a 0903 	add.w	r9, sl, r3
 800491c:	f109 0301 	add.w	r3, r9, #1
 8004920:	2b01      	cmp	r3, #1
 8004922:	9308      	str	r3, [sp, #32]
 8004924:	bfb8      	it	lt
 8004926:	2301      	movlt	r3, #1
 8004928:	e7dd      	b.n	80048e6 <_dtoa_r+0x266>
 800492a:	2301      	movs	r3, #1
 800492c:	e7f2      	b.n	8004914 <_dtoa_r+0x294>
 800492e:	bf00      	nop
 8004930:	636f4361 	.word	0x636f4361
 8004934:	3fd287a7 	.word	0x3fd287a7
 8004938:	8b60c8b3 	.word	0x8b60c8b3
 800493c:	3fc68a28 	.word	0x3fc68a28
 8004940:	509f79fb 	.word	0x509f79fb
 8004944:	3fd34413 	.word	0x3fd34413
 8004948:	08007576 	.word	0x08007576
 800494c:	0800758d 	.word	0x0800758d
 8004950:	7ff00000 	.word	0x7ff00000
 8004954:	08007572 	.word	0x08007572
 8004958:	08007569 	.word	0x08007569
 800495c:	080073ed 	.word	0x080073ed
 8004960:	3ff80000 	.word	0x3ff80000
 8004964:	080076f8 	.word	0x080076f8
 8004968:	080075e8 	.word	0x080075e8
 800496c:	2401      	movs	r4, #1
 800496e:	2300      	movs	r3, #0
 8004970:	940b      	str	r4, [sp, #44]	; 0x2c
 8004972:	9322      	str	r3, [sp, #136]	; 0x88
 8004974:	f04f 39ff 	mov.w	r9, #4294967295
 8004978:	2200      	movs	r2, #0
 800497a:	2312      	movs	r3, #18
 800497c:	f8cd 9020 	str.w	r9, [sp, #32]
 8004980:	9223      	str	r2, [sp, #140]	; 0x8c
 8004982:	e7b0      	b.n	80048e6 <_dtoa_r+0x266>
 8004984:	2301      	movs	r3, #1
 8004986:	930b      	str	r3, [sp, #44]	; 0x2c
 8004988:	e7f4      	b.n	8004974 <_dtoa_r+0x2f4>
 800498a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800498e:	464b      	mov	r3, r9
 8004990:	f8cd 9020 	str.w	r9, [sp, #32]
 8004994:	e7a7      	b.n	80048e6 <_dtoa_r+0x266>
 8004996:	3101      	adds	r1, #1
 8004998:	6041      	str	r1, [r0, #4]
 800499a:	0052      	lsls	r2, r2, #1
 800499c:	e7a7      	b.n	80048ee <_dtoa_r+0x26e>
 800499e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80049a0:	9a03      	ldr	r2, [sp, #12]
 80049a2:	601a      	str	r2, [r3, #0]
 80049a4:	9b08      	ldr	r3, [sp, #32]
 80049a6:	2b0e      	cmp	r3, #14
 80049a8:	f200 80a8 	bhi.w	8004afc <_dtoa_r+0x47c>
 80049ac:	2c00      	cmp	r4, #0
 80049ae:	f000 80a5 	beq.w	8004afc <_dtoa_r+0x47c>
 80049b2:	f1ba 0f00 	cmp.w	sl, #0
 80049b6:	dd34      	ble.n	8004a22 <_dtoa_r+0x3a2>
 80049b8:	4a9a      	ldr	r2, [pc, #616]	; (8004c24 <_dtoa_r+0x5a4>)
 80049ba:	f00a 030f 	and.w	r3, sl, #15
 80049be:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80049c2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80049c6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80049ca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80049ce:	ea4f 142a 	mov.w	r4, sl, asr #4
 80049d2:	d016      	beq.n	8004a02 <_dtoa_r+0x382>
 80049d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80049d8:	4b93      	ldr	r3, [pc, #588]	; (8004c28 <_dtoa_r+0x5a8>)
 80049da:	2703      	movs	r7, #3
 80049dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80049e0:	f7fb fea4 	bl	800072c <__aeabi_ddiv>
 80049e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049e8:	f004 040f 	and.w	r4, r4, #15
 80049ec:	4e8e      	ldr	r6, [pc, #568]	; (8004c28 <_dtoa_r+0x5a8>)
 80049ee:	b954      	cbnz	r4, 8004a06 <_dtoa_r+0x386>
 80049f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80049f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049f8:	f7fb fe98 	bl	800072c <__aeabi_ddiv>
 80049fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a00:	e029      	b.n	8004a56 <_dtoa_r+0x3d6>
 8004a02:	2702      	movs	r7, #2
 8004a04:	e7f2      	b.n	80049ec <_dtoa_r+0x36c>
 8004a06:	07e1      	lsls	r1, r4, #31
 8004a08:	d508      	bpl.n	8004a1c <_dtoa_r+0x39c>
 8004a0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a0e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004a12:	f7fb fd61 	bl	80004d8 <__aeabi_dmul>
 8004a16:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004a1a:	3701      	adds	r7, #1
 8004a1c:	1064      	asrs	r4, r4, #1
 8004a1e:	3608      	adds	r6, #8
 8004a20:	e7e5      	b.n	80049ee <_dtoa_r+0x36e>
 8004a22:	f000 80a5 	beq.w	8004b70 <_dtoa_r+0x4f0>
 8004a26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a2a:	f1ca 0400 	rsb	r4, sl, #0
 8004a2e:	4b7d      	ldr	r3, [pc, #500]	; (8004c24 <_dtoa_r+0x5a4>)
 8004a30:	f004 020f 	and.w	r2, r4, #15
 8004a34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3c:	f7fb fd4c 	bl	80004d8 <__aeabi_dmul>
 8004a40:	2702      	movs	r7, #2
 8004a42:	2300      	movs	r3, #0
 8004a44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a48:	4e77      	ldr	r6, [pc, #476]	; (8004c28 <_dtoa_r+0x5a8>)
 8004a4a:	1124      	asrs	r4, r4, #4
 8004a4c:	2c00      	cmp	r4, #0
 8004a4e:	f040 8084 	bne.w	8004b5a <_dtoa_r+0x4da>
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1d2      	bne.n	80049fc <_dtoa_r+0x37c>
 8004a56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 808b 	beq.w	8004b74 <_dtoa_r+0x4f4>
 8004a5e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004a62:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004a66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	4b6f      	ldr	r3, [pc, #444]	; (8004c2c <_dtoa_r+0x5ac>)
 8004a6e:	f7fb ffa5 	bl	80009bc <__aeabi_dcmplt>
 8004a72:	2800      	cmp	r0, #0
 8004a74:	d07e      	beq.n	8004b74 <_dtoa_r+0x4f4>
 8004a76:	9b08      	ldr	r3, [sp, #32]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d07b      	beq.n	8004b74 <_dtoa_r+0x4f4>
 8004a7c:	f1b9 0f00 	cmp.w	r9, #0
 8004a80:	dd38      	ble.n	8004af4 <_dtoa_r+0x474>
 8004a82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a86:	2200      	movs	r2, #0
 8004a88:	4b69      	ldr	r3, [pc, #420]	; (8004c30 <_dtoa_r+0x5b0>)
 8004a8a:	f7fb fd25 	bl	80004d8 <__aeabi_dmul>
 8004a8e:	464c      	mov	r4, r9
 8004a90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a94:	f10a 38ff 	add.w	r8, sl, #4294967295
 8004a98:	3701      	adds	r7, #1
 8004a9a:	4638      	mov	r0, r7
 8004a9c:	f7fb fcb2 	bl	8000404 <__aeabi_i2d>
 8004aa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004aa4:	f7fb fd18 	bl	80004d8 <__aeabi_dmul>
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	4b62      	ldr	r3, [pc, #392]	; (8004c34 <_dtoa_r+0x5b4>)
 8004aac:	f7fb fb5e 	bl	800016c <__adddf3>
 8004ab0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004ab4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004ab8:	9611      	str	r6, [sp, #68]	; 0x44
 8004aba:	2c00      	cmp	r4, #0
 8004abc:	d15d      	bne.n	8004b7a <_dtoa_r+0x4fa>
 8004abe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	4b5c      	ldr	r3, [pc, #368]	; (8004c38 <_dtoa_r+0x5b8>)
 8004ac6:	f7fb fb4f 	bl	8000168 <__aeabi_dsub>
 8004aca:	4602      	mov	r2, r0
 8004acc:	460b      	mov	r3, r1
 8004ace:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004ad2:	4633      	mov	r3, r6
 8004ad4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004ad6:	f7fb ff8f 	bl	80009f8 <__aeabi_dcmpgt>
 8004ada:	2800      	cmp	r0, #0
 8004adc:	f040 829c 	bne.w	8005018 <_dtoa_r+0x998>
 8004ae0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ae4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004ae6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004aea:	f7fb ff67 	bl	80009bc <__aeabi_dcmplt>
 8004aee:	2800      	cmp	r0, #0
 8004af0:	f040 8290 	bne.w	8005014 <_dtoa_r+0x994>
 8004af4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004af8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004afc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f2c0 8152 	blt.w	8004da8 <_dtoa_r+0x728>
 8004b04:	f1ba 0f0e 	cmp.w	sl, #14
 8004b08:	f300 814e 	bgt.w	8004da8 <_dtoa_r+0x728>
 8004b0c:	4b45      	ldr	r3, [pc, #276]	; (8004c24 <_dtoa_r+0x5a4>)
 8004b0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004b12:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004b16:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004b1a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	f280 80db 	bge.w	8004cd8 <_dtoa_r+0x658>
 8004b22:	9b08      	ldr	r3, [sp, #32]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f300 80d7 	bgt.w	8004cd8 <_dtoa_r+0x658>
 8004b2a:	f040 8272 	bne.w	8005012 <_dtoa_r+0x992>
 8004b2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b32:	2200      	movs	r2, #0
 8004b34:	4b40      	ldr	r3, [pc, #256]	; (8004c38 <_dtoa_r+0x5b8>)
 8004b36:	f7fb fccf 	bl	80004d8 <__aeabi_dmul>
 8004b3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b3e:	f7fb ff51 	bl	80009e4 <__aeabi_dcmpge>
 8004b42:	9c08      	ldr	r4, [sp, #32]
 8004b44:	4626      	mov	r6, r4
 8004b46:	2800      	cmp	r0, #0
 8004b48:	f040 8248 	bne.w	8004fdc <_dtoa_r+0x95c>
 8004b4c:	2331      	movs	r3, #49	; 0x31
 8004b4e:	9f03      	ldr	r7, [sp, #12]
 8004b50:	f10a 0a01 	add.w	sl, sl, #1
 8004b54:	f807 3b01 	strb.w	r3, [r7], #1
 8004b58:	e244      	b.n	8004fe4 <_dtoa_r+0x964>
 8004b5a:	07e2      	lsls	r2, r4, #31
 8004b5c:	d505      	bpl.n	8004b6a <_dtoa_r+0x4ea>
 8004b5e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004b62:	f7fb fcb9 	bl	80004d8 <__aeabi_dmul>
 8004b66:	2301      	movs	r3, #1
 8004b68:	3701      	adds	r7, #1
 8004b6a:	1064      	asrs	r4, r4, #1
 8004b6c:	3608      	adds	r6, #8
 8004b6e:	e76d      	b.n	8004a4c <_dtoa_r+0x3cc>
 8004b70:	2702      	movs	r7, #2
 8004b72:	e770      	b.n	8004a56 <_dtoa_r+0x3d6>
 8004b74:	46d0      	mov	r8, sl
 8004b76:	9c08      	ldr	r4, [sp, #32]
 8004b78:	e78f      	b.n	8004a9a <_dtoa_r+0x41a>
 8004b7a:	9903      	ldr	r1, [sp, #12]
 8004b7c:	4b29      	ldr	r3, [pc, #164]	; (8004c24 <_dtoa_r+0x5a4>)
 8004b7e:	4421      	add	r1, r4
 8004b80:	9112      	str	r1, [sp, #72]	; 0x48
 8004b82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004b88:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004b8c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004b90:	2900      	cmp	r1, #0
 8004b92:	d055      	beq.n	8004c40 <_dtoa_r+0x5c0>
 8004b94:	2000      	movs	r0, #0
 8004b96:	4929      	ldr	r1, [pc, #164]	; (8004c3c <_dtoa_r+0x5bc>)
 8004b98:	f7fb fdc8 	bl	800072c <__aeabi_ddiv>
 8004b9c:	463b      	mov	r3, r7
 8004b9e:	4632      	mov	r2, r6
 8004ba0:	f7fb fae2 	bl	8000168 <__aeabi_dsub>
 8004ba4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004ba8:	9f03      	ldr	r7, [sp, #12]
 8004baa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bae:	f7fb ff43 	bl	8000a38 <__aeabi_d2iz>
 8004bb2:	4604      	mov	r4, r0
 8004bb4:	f7fb fc26 	bl	8000404 <__aeabi_i2d>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	460b      	mov	r3, r1
 8004bbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bc0:	f7fb fad2 	bl	8000168 <__aeabi_dsub>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	3430      	adds	r4, #48	; 0x30
 8004bca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004bce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004bd2:	f807 4b01 	strb.w	r4, [r7], #1
 8004bd6:	f7fb fef1 	bl	80009bc <__aeabi_dcmplt>
 8004bda:	2800      	cmp	r0, #0
 8004bdc:	d174      	bne.n	8004cc8 <_dtoa_r+0x648>
 8004bde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004be2:	2000      	movs	r0, #0
 8004be4:	4911      	ldr	r1, [pc, #68]	; (8004c2c <_dtoa_r+0x5ac>)
 8004be6:	f7fb fabf 	bl	8000168 <__aeabi_dsub>
 8004bea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004bee:	f7fb fee5 	bl	80009bc <__aeabi_dcmplt>
 8004bf2:	2800      	cmp	r0, #0
 8004bf4:	f040 80b7 	bne.w	8004d66 <_dtoa_r+0x6e6>
 8004bf8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004bfa:	429f      	cmp	r7, r3
 8004bfc:	f43f af7a 	beq.w	8004af4 <_dtoa_r+0x474>
 8004c00:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c04:	2200      	movs	r2, #0
 8004c06:	4b0a      	ldr	r3, [pc, #40]	; (8004c30 <_dtoa_r+0x5b0>)
 8004c08:	f7fb fc66 	bl	80004d8 <__aeabi_dmul>
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c16:	4b06      	ldr	r3, [pc, #24]	; (8004c30 <_dtoa_r+0x5b0>)
 8004c18:	f7fb fc5e 	bl	80004d8 <__aeabi_dmul>
 8004c1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c20:	e7c3      	b.n	8004baa <_dtoa_r+0x52a>
 8004c22:	bf00      	nop
 8004c24:	080076f8 	.word	0x080076f8
 8004c28:	080076d0 	.word	0x080076d0
 8004c2c:	3ff00000 	.word	0x3ff00000
 8004c30:	40240000 	.word	0x40240000
 8004c34:	401c0000 	.word	0x401c0000
 8004c38:	40140000 	.word	0x40140000
 8004c3c:	3fe00000 	.word	0x3fe00000
 8004c40:	4630      	mov	r0, r6
 8004c42:	4639      	mov	r1, r7
 8004c44:	f7fb fc48 	bl	80004d8 <__aeabi_dmul>
 8004c48:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c4a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c4e:	9c03      	ldr	r4, [sp, #12]
 8004c50:	9314      	str	r3, [sp, #80]	; 0x50
 8004c52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c56:	f7fb feef 	bl	8000a38 <__aeabi_d2iz>
 8004c5a:	9015      	str	r0, [sp, #84]	; 0x54
 8004c5c:	f7fb fbd2 	bl	8000404 <__aeabi_i2d>
 8004c60:	4602      	mov	r2, r0
 8004c62:	460b      	mov	r3, r1
 8004c64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c68:	f7fb fa7e 	bl	8000168 <__aeabi_dsub>
 8004c6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c6e:	4606      	mov	r6, r0
 8004c70:	3330      	adds	r3, #48	; 0x30
 8004c72:	f804 3b01 	strb.w	r3, [r4], #1
 8004c76:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c78:	460f      	mov	r7, r1
 8004c7a:	429c      	cmp	r4, r3
 8004c7c:	f04f 0200 	mov.w	r2, #0
 8004c80:	d124      	bne.n	8004ccc <_dtoa_r+0x64c>
 8004c82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c86:	4bb0      	ldr	r3, [pc, #704]	; (8004f48 <_dtoa_r+0x8c8>)
 8004c88:	f7fb fa70 	bl	800016c <__adddf3>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	460b      	mov	r3, r1
 8004c90:	4630      	mov	r0, r6
 8004c92:	4639      	mov	r1, r7
 8004c94:	f7fb feb0 	bl	80009f8 <__aeabi_dcmpgt>
 8004c98:	2800      	cmp	r0, #0
 8004c9a:	d163      	bne.n	8004d64 <_dtoa_r+0x6e4>
 8004c9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004ca0:	2000      	movs	r0, #0
 8004ca2:	49a9      	ldr	r1, [pc, #676]	; (8004f48 <_dtoa_r+0x8c8>)
 8004ca4:	f7fb fa60 	bl	8000168 <__aeabi_dsub>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	460b      	mov	r3, r1
 8004cac:	4630      	mov	r0, r6
 8004cae:	4639      	mov	r1, r7
 8004cb0:	f7fb fe84 	bl	80009bc <__aeabi_dcmplt>
 8004cb4:	2800      	cmp	r0, #0
 8004cb6:	f43f af1d 	beq.w	8004af4 <_dtoa_r+0x474>
 8004cba:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004cbc:	1e7b      	subs	r3, r7, #1
 8004cbe:	9314      	str	r3, [sp, #80]	; 0x50
 8004cc0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004cc4:	2b30      	cmp	r3, #48	; 0x30
 8004cc6:	d0f8      	beq.n	8004cba <_dtoa_r+0x63a>
 8004cc8:	46c2      	mov	sl, r8
 8004cca:	e03b      	b.n	8004d44 <_dtoa_r+0x6c4>
 8004ccc:	4b9f      	ldr	r3, [pc, #636]	; (8004f4c <_dtoa_r+0x8cc>)
 8004cce:	f7fb fc03 	bl	80004d8 <__aeabi_dmul>
 8004cd2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004cd6:	e7bc      	b.n	8004c52 <_dtoa_r+0x5d2>
 8004cd8:	9f03      	ldr	r7, [sp, #12]
 8004cda:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004cde:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ce2:	4640      	mov	r0, r8
 8004ce4:	4649      	mov	r1, r9
 8004ce6:	f7fb fd21 	bl	800072c <__aeabi_ddiv>
 8004cea:	f7fb fea5 	bl	8000a38 <__aeabi_d2iz>
 8004cee:	4604      	mov	r4, r0
 8004cf0:	f7fb fb88 	bl	8000404 <__aeabi_i2d>
 8004cf4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004cf8:	f7fb fbee 	bl	80004d8 <__aeabi_dmul>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	460b      	mov	r3, r1
 8004d00:	4640      	mov	r0, r8
 8004d02:	4649      	mov	r1, r9
 8004d04:	f7fb fa30 	bl	8000168 <__aeabi_dsub>
 8004d08:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004d0c:	f807 6b01 	strb.w	r6, [r7], #1
 8004d10:	9e03      	ldr	r6, [sp, #12]
 8004d12:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004d16:	1bbe      	subs	r6, r7, r6
 8004d18:	45b4      	cmp	ip, r6
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	d136      	bne.n	8004d8e <_dtoa_r+0x70e>
 8004d20:	f7fb fa24 	bl	800016c <__adddf3>
 8004d24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d28:	4680      	mov	r8, r0
 8004d2a:	4689      	mov	r9, r1
 8004d2c:	f7fb fe64 	bl	80009f8 <__aeabi_dcmpgt>
 8004d30:	bb58      	cbnz	r0, 8004d8a <_dtoa_r+0x70a>
 8004d32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d36:	4640      	mov	r0, r8
 8004d38:	4649      	mov	r1, r9
 8004d3a:	f7fb fe35 	bl	80009a8 <__aeabi_dcmpeq>
 8004d3e:	b108      	cbz	r0, 8004d44 <_dtoa_r+0x6c4>
 8004d40:	07e1      	lsls	r1, r4, #31
 8004d42:	d422      	bmi.n	8004d8a <_dtoa_r+0x70a>
 8004d44:	4628      	mov	r0, r5
 8004d46:	4659      	mov	r1, fp
 8004d48:	f000 fe68 	bl	8005a1c <_Bfree>
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	703b      	strb	r3, [r7, #0]
 8004d50:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004d52:	f10a 0001 	add.w	r0, sl, #1
 8004d56:	6018      	str	r0, [r3, #0]
 8004d58:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f43f acde 	beq.w	800471c <_dtoa_r+0x9c>
 8004d60:	601f      	str	r7, [r3, #0]
 8004d62:	e4db      	b.n	800471c <_dtoa_r+0x9c>
 8004d64:	4627      	mov	r7, r4
 8004d66:	463b      	mov	r3, r7
 8004d68:	461f      	mov	r7, r3
 8004d6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d6e:	2a39      	cmp	r2, #57	; 0x39
 8004d70:	d107      	bne.n	8004d82 <_dtoa_r+0x702>
 8004d72:	9a03      	ldr	r2, [sp, #12]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d1f7      	bne.n	8004d68 <_dtoa_r+0x6e8>
 8004d78:	2230      	movs	r2, #48	; 0x30
 8004d7a:	9903      	ldr	r1, [sp, #12]
 8004d7c:	f108 0801 	add.w	r8, r8, #1
 8004d80:	700a      	strb	r2, [r1, #0]
 8004d82:	781a      	ldrb	r2, [r3, #0]
 8004d84:	3201      	adds	r2, #1
 8004d86:	701a      	strb	r2, [r3, #0]
 8004d88:	e79e      	b.n	8004cc8 <_dtoa_r+0x648>
 8004d8a:	46d0      	mov	r8, sl
 8004d8c:	e7eb      	b.n	8004d66 <_dtoa_r+0x6e6>
 8004d8e:	2200      	movs	r2, #0
 8004d90:	4b6e      	ldr	r3, [pc, #440]	; (8004f4c <_dtoa_r+0x8cc>)
 8004d92:	f7fb fba1 	bl	80004d8 <__aeabi_dmul>
 8004d96:	2200      	movs	r2, #0
 8004d98:	2300      	movs	r3, #0
 8004d9a:	4680      	mov	r8, r0
 8004d9c:	4689      	mov	r9, r1
 8004d9e:	f7fb fe03 	bl	80009a8 <__aeabi_dcmpeq>
 8004da2:	2800      	cmp	r0, #0
 8004da4:	d09b      	beq.n	8004cde <_dtoa_r+0x65e>
 8004da6:	e7cd      	b.n	8004d44 <_dtoa_r+0x6c4>
 8004da8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004daa:	2a00      	cmp	r2, #0
 8004dac:	f000 80d0 	beq.w	8004f50 <_dtoa_r+0x8d0>
 8004db0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004db2:	2a01      	cmp	r2, #1
 8004db4:	f300 80ae 	bgt.w	8004f14 <_dtoa_r+0x894>
 8004db8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004dba:	2a00      	cmp	r2, #0
 8004dbc:	f000 80a6 	beq.w	8004f0c <_dtoa_r+0x88c>
 8004dc0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004dc4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004dc6:	9f06      	ldr	r7, [sp, #24]
 8004dc8:	9a06      	ldr	r2, [sp, #24]
 8004dca:	2101      	movs	r1, #1
 8004dcc:	441a      	add	r2, r3
 8004dce:	9206      	str	r2, [sp, #24]
 8004dd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	441a      	add	r2, r3
 8004dd6:	9209      	str	r2, [sp, #36]	; 0x24
 8004dd8:	f000 ff20 	bl	8005c1c <__i2b>
 8004ddc:	4606      	mov	r6, r0
 8004dde:	2f00      	cmp	r7, #0
 8004de0:	dd0c      	ble.n	8004dfc <_dtoa_r+0x77c>
 8004de2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	dd09      	ble.n	8004dfc <_dtoa_r+0x77c>
 8004de8:	42bb      	cmp	r3, r7
 8004dea:	bfa8      	it	ge
 8004dec:	463b      	movge	r3, r7
 8004dee:	9a06      	ldr	r2, [sp, #24]
 8004df0:	1aff      	subs	r7, r7, r3
 8004df2:	1ad2      	subs	r2, r2, r3
 8004df4:	9206      	str	r2, [sp, #24]
 8004df6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	9309      	str	r3, [sp, #36]	; 0x24
 8004dfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dfe:	b1f3      	cbz	r3, 8004e3e <_dtoa_r+0x7be>
 8004e00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f000 80a8 	beq.w	8004f58 <_dtoa_r+0x8d8>
 8004e08:	2c00      	cmp	r4, #0
 8004e0a:	dd10      	ble.n	8004e2e <_dtoa_r+0x7ae>
 8004e0c:	4631      	mov	r1, r6
 8004e0e:	4622      	mov	r2, r4
 8004e10:	4628      	mov	r0, r5
 8004e12:	f000 ffc1 	bl	8005d98 <__pow5mult>
 8004e16:	465a      	mov	r2, fp
 8004e18:	4601      	mov	r1, r0
 8004e1a:	4606      	mov	r6, r0
 8004e1c:	4628      	mov	r0, r5
 8004e1e:	f000 ff13 	bl	8005c48 <__multiply>
 8004e22:	4680      	mov	r8, r0
 8004e24:	4659      	mov	r1, fp
 8004e26:	4628      	mov	r0, r5
 8004e28:	f000 fdf8 	bl	8005a1c <_Bfree>
 8004e2c:	46c3      	mov	fp, r8
 8004e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e30:	1b1a      	subs	r2, r3, r4
 8004e32:	d004      	beq.n	8004e3e <_dtoa_r+0x7be>
 8004e34:	4659      	mov	r1, fp
 8004e36:	4628      	mov	r0, r5
 8004e38:	f000 ffae 	bl	8005d98 <__pow5mult>
 8004e3c:	4683      	mov	fp, r0
 8004e3e:	2101      	movs	r1, #1
 8004e40:	4628      	mov	r0, r5
 8004e42:	f000 feeb 	bl	8005c1c <__i2b>
 8004e46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e48:	4604      	mov	r4, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	f340 8086 	ble.w	8004f5c <_dtoa_r+0x8dc>
 8004e50:	461a      	mov	r2, r3
 8004e52:	4601      	mov	r1, r0
 8004e54:	4628      	mov	r0, r5
 8004e56:	f000 ff9f 	bl	8005d98 <__pow5mult>
 8004e5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e5c:	4604      	mov	r4, r0
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	dd7f      	ble.n	8004f62 <_dtoa_r+0x8e2>
 8004e62:	f04f 0800 	mov.w	r8, #0
 8004e66:	6923      	ldr	r3, [r4, #16]
 8004e68:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004e6c:	6918      	ldr	r0, [r3, #16]
 8004e6e:	f000 fe87 	bl	8005b80 <__hi0bits>
 8004e72:	f1c0 0020 	rsb	r0, r0, #32
 8004e76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e78:	4418      	add	r0, r3
 8004e7a:	f010 001f 	ands.w	r0, r0, #31
 8004e7e:	f000 8092 	beq.w	8004fa6 <_dtoa_r+0x926>
 8004e82:	f1c0 0320 	rsb	r3, r0, #32
 8004e86:	2b04      	cmp	r3, #4
 8004e88:	f340 808a 	ble.w	8004fa0 <_dtoa_r+0x920>
 8004e8c:	f1c0 001c 	rsb	r0, r0, #28
 8004e90:	9b06      	ldr	r3, [sp, #24]
 8004e92:	4407      	add	r7, r0
 8004e94:	4403      	add	r3, r0
 8004e96:	9306      	str	r3, [sp, #24]
 8004e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e9a:	4403      	add	r3, r0
 8004e9c:	9309      	str	r3, [sp, #36]	; 0x24
 8004e9e:	9b06      	ldr	r3, [sp, #24]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	dd05      	ble.n	8004eb0 <_dtoa_r+0x830>
 8004ea4:	4659      	mov	r1, fp
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	4628      	mov	r0, r5
 8004eaa:	f000 ffcf 	bl	8005e4c <__lshift>
 8004eae:	4683      	mov	fp, r0
 8004eb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	dd05      	ble.n	8004ec2 <_dtoa_r+0x842>
 8004eb6:	4621      	mov	r1, r4
 8004eb8:	461a      	mov	r2, r3
 8004eba:	4628      	mov	r0, r5
 8004ebc:	f000 ffc6 	bl	8005e4c <__lshift>
 8004ec0:	4604      	mov	r4, r0
 8004ec2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d070      	beq.n	8004faa <_dtoa_r+0x92a>
 8004ec8:	4621      	mov	r1, r4
 8004eca:	4658      	mov	r0, fp
 8004ecc:	f001 f82e 	bl	8005f2c <__mcmp>
 8004ed0:	2800      	cmp	r0, #0
 8004ed2:	da6a      	bge.n	8004faa <_dtoa_r+0x92a>
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	4659      	mov	r1, fp
 8004ed8:	220a      	movs	r2, #10
 8004eda:	4628      	mov	r0, r5
 8004edc:	f000 fdc0 	bl	8005a60 <__multadd>
 8004ee0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ee2:	4683      	mov	fp, r0
 8004ee4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	f000 8194 	beq.w	8005216 <_dtoa_r+0xb96>
 8004eee:	4631      	mov	r1, r6
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	220a      	movs	r2, #10
 8004ef4:	4628      	mov	r0, r5
 8004ef6:	f000 fdb3 	bl	8005a60 <__multadd>
 8004efa:	f1b9 0f00 	cmp.w	r9, #0
 8004efe:	4606      	mov	r6, r0
 8004f00:	f300 8093 	bgt.w	800502a <_dtoa_r+0x9aa>
 8004f04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	dc57      	bgt.n	8004fba <_dtoa_r+0x93a>
 8004f0a:	e08e      	b.n	800502a <_dtoa_r+0x9aa>
 8004f0c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004f0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004f12:	e757      	b.n	8004dc4 <_dtoa_r+0x744>
 8004f14:	9b08      	ldr	r3, [sp, #32]
 8004f16:	1e5c      	subs	r4, r3, #1
 8004f18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f1a:	42a3      	cmp	r3, r4
 8004f1c:	bfb7      	itett	lt
 8004f1e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004f20:	1b1c      	subge	r4, r3, r4
 8004f22:	1ae2      	sublt	r2, r4, r3
 8004f24:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004f26:	bfbe      	ittt	lt
 8004f28:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004f2a:	189b      	addlt	r3, r3, r2
 8004f2c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004f2e:	9b08      	ldr	r3, [sp, #32]
 8004f30:	bfb8      	it	lt
 8004f32:	2400      	movlt	r4, #0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	bfbb      	ittet	lt
 8004f38:	9b06      	ldrlt	r3, [sp, #24]
 8004f3a:	9a08      	ldrlt	r2, [sp, #32]
 8004f3c:	9f06      	ldrge	r7, [sp, #24]
 8004f3e:	1a9f      	sublt	r7, r3, r2
 8004f40:	bfac      	ite	ge
 8004f42:	9b08      	ldrge	r3, [sp, #32]
 8004f44:	2300      	movlt	r3, #0
 8004f46:	e73f      	b.n	8004dc8 <_dtoa_r+0x748>
 8004f48:	3fe00000 	.word	0x3fe00000
 8004f4c:	40240000 	.word	0x40240000
 8004f50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004f52:	9f06      	ldr	r7, [sp, #24]
 8004f54:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004f56:	e742      	b.n	8004dde <_dtoa_r+0x75e>
 8004f58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f5a:	e76b      	b.n	8004e34 <_dtoa_r+0x7b4>
 8004f5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	dc19      	bgt.n	8004f96 <_dtoa_r+0x916>
 8004f62:	9b04      	ldr	r3, [sp, #16]
 8004f64:	b9bb      	cbnz	r3, 8004f96 <_dtoa_r+0x916>
 8004f66:	9b05      	ldr	r3, [sp, #20]
 8004f68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f6c:	b99b      	cbnz	r3, 8004f96 <_dtoa_r+0x916>
 8004f6e:	9b05      	ldr	r3, [sp, #20]
 8004f70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f74:	0d1b      	lsrs	r3, r3, #20
 8004f76:	051b      	lsls	r3, r3, #20
 8004f78:	b183      	cbz	r3, 8004f9c <_dtoa_r+0x91c>
 8004f7a:	f04f 0801 	mov.w	r8, #1
 8004f7e:	9b06      	ldr	r3, [sp, #24]
 8004f80:	3301      	adds	r3, #1
 8004f82:	9306      	str	r3, [sp, #24]
 8004f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f86:	3301      	adds	r3, #1
 8004f88:	9309      	str	r3, [sp, #36]	; 0x24
 8004f8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	f47f af6a 	bne.w	8004e66 <_dtoa_r+0x7e6>
 8004f92:	2001      	movs	r0, #1
 8004f94:	e76f      	b.n	8004e76 <_dtoa_r+0x7f6>
 8004f96:	f04f 0800 	mov.w	r8, #0
 8004f9a:	e7f6      	b.n	8004f8a <_dtoa_r+0x90a>
 8004f9c:	4698      	mov	r8, r3
 8004f9e:	e7f4      	b.n	8004f8a <_dtoa_r+0x90a>
 8004fa0:	f43f af7d 	beq.w	8004e9e <_dtoa_r+0x81e>
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	301c      	adds	r0, #28
 8004fa8:	e772      	b.n	8004e90 <_dtoa_r+0x810>
 8004faa:	9b08      	ldr	r3, [sp, #32]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	dc36      	bgt.n	800501e <_dtoa_r+0x99e>
 8004fb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	dd33      	ble.n	800501e <_dtoa_r+0x99e>
 8004fb6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004fba:	f1b9 0f00 	cmp.w	r9, #0
 8004fbe:	d10d      	bne.n	8004fdc <_dtoa_r+0x95c>
 8004fc0:	4621      	mov	r1, r4
 8004fc2:	464b      	mov	r3, r9
 8004fc4:	2205      	movs	r2, #5
 8004fc6:	4628      	mov	r0, r5
 8004fc8:	f000 fd4a 	bl	8005a60 <__multadd>
 8004fcc:	4601      	mov	r1, r0
 8004fce:	4604      	mov	r4, r0
 8004fd0:	4658      	mov	r0, fp
 8004fd2:	f000 ffab 	bl	8005f2c <__mcmp>
 8004fd6:	2800      	cmp	r0, #0
 8004fd8:	f73f adb8 	bgt.w	8004b4c <_dtoa_r+0x4cc>
 8004fdc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004fde:	9f03      	ldr	r7, [sp, #12]
 8004fe0:	ea6f 0a03 	mvn.w	sl, r3
 8004fe4:	f04f 0800 	mov.w	r8, #0
 8004fe8:	4621      	mov	r1, r4
 8004fea:	4628      	mov	r0, r5
 8004fec:	f000 fd16 	bl	8005a1c <_Bfree>
 8004ff0:	2e00      	cmp	r6, #0
 8004ff2:	f43f aea7 	beq.w	8004d44 <_dtoa_r+0x6c4>
 8004ff6:	f1b8 0f00 	cmp.w	r8, #0
 8004ffa:	d005      	beq.n	8005008 <_dtoa_r+0x988>
 8004ffc:	45b0      	cmp	r8, r6
 8004ffe:	d003      	beq.n	8005008 <_dtoa_r+0x988>
 8005000:	4641      	mov	r1, r8
 8005002:	4628      	mov	r0, r5
 8005004:	f000 fd0a 	bl	8005a1c <_Bfree>
 8005008:	4631      	mov	r1, r6
 800500a:	4628      	mov	r0, r5
 800500c:	f000 fd06 	bl	8005a1c <_Bfree>
 8005010:	e698      	b.n	8004d44 <_dtoa_r+0x6c4>
 8005012:	2400      	movs	r4, #0
 8005014:	4626      	mov	r6, r4
 8005016:	e7e1      	b.n	8004fdc <_dtoa_r+0x95c>
 8005018:	46c2      	mov	sl, r8
 800501a:	4626      	mov	r6, r4
 800501c:	e596      	b.n	8004b4c <_dtoa_r+0x4cc>
 800501e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005020:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005024:	2b00      	cmp	r3, #0
 8005026:	f000 80fd 	beq.w	8005224 <_dtoa_r+0xba4>
 800502a:	2f00      	cmp	r7, #0
 800502c:	dd05      	ble.n	800503a <_dtoa_r+0x9ba>
 800502e:	4631      	mov	r1, r6
 8005030:	463a      	mov	r2, r7
 8005032:	4628      	mov	r0, r5
 8005034:	f000 ff0a 	bl	8005e4c <__lshift>
 8005038:	4606      	mov	r6, r0
 800503a:	f1b8 0f00 	cmp.w	r8, #0
 800503e:	d05c      	beq.n	80050fa <_dtoa_r+0xa7a>
 8005040:	4628      	mov	r0, r5
 8005042:	6871      	ldr	r1, [r6, #4]
 8005044:	f000 fcaa 	bl	800599c <_Balloc>
 8005048:	4607      	mov	r7, r0
 800504a:	b928      	cbnz	r0, 8005058 <_dtoa_r+0x9d8>
 800504c:	4602      	mov	r2, r0
 800504e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005052:	4b7f      	ldr	r3, [pc, #508]	; (8005250 <_dtoa_r+0xbd0>)
 8005054:	f7ff bb28 	b.w	80046a8 <_dtoa_r+0x28>
 8005058:	6932      	ldr	r2, [r6, #16]
 800505a:	f106 010c 	add.w	r1, r6, #12
 800505e:	3202      	adds	r2, #2
 8005060:	0092      	lsls	r2, r2, #2
 8005062:	300c      	adds	r0, #12
 8005064:	f000 fc8c 	bl	8005980 <memcpy>
 8005068:	2201      	movs	r2, #1
 800506a:	4639      	mov	r1, r7
 800506c:	4628      	mov	r0, r5
 800506e:	f000 feed 	bl	8005e4c <__lshift>
 8005072:	46b0      	mov	r8, r6
 8005074:	4606      	mov	r6, r0
 8005076:	9b03      	ldr	r3, [sp, #12]
 8005078:	3301      	adds	r3, #1
 800507a:	9308      	str	r3, [sp, #32]
 800507c:	9b03      	ldr	r3, [sp, #12]
 800507e:	444b      	add	r3, r9
 8005080:	930a      	str	r3, [sp, #40]	; 0x28
 8005082:	9b04      	ldr	r3, [sp, #16]
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	9309      	str	r3, [sp, #36]	; 0x24
 800508a:	9b08      	ldr	r3, [sp, #32]
 800508c:	4621      	mov	r1, r4
 800508e:	3b01      	subs	r3, #1
 8005090:	4658      	mov	r0, fp
 8005092:	9304      	str	r3, [sp, #16]
 8005094:	f7ff fa68 	bl	8004568 <quorem>
 8005098:	4603      	mov	r3, r0
 800509a:	4641      	mov	r1, r8
 800509c:	3330      	adds	r3, #48	; 0x30
 800509e:	9006      	str	r0, [sp, #24]
 80050a0:	4658      	mov	r0, fp
 80050a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80050a4:	f000 ff42 	bl	8005f2c <__mcmp>
 80050a8:	4632      	mov	r2, r6
 80050aa:	4681      	mov	r9, r0
 80050ac:	4621      	mov	r1, r4
 80050ae:	4628      	mov	r0, r5
 80050b0:	f000 ff58 	bl	8005f64 <__mdiff>
 80050b4:	68c2      	ldr	r2, [r0, #12]
 80050b6:	4607      	mov	r7, r0
 80050b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050ba:	bb02      	cbnz	r2, 80050fe <_dtoa_r+0xa7e>
 80050bc:	4601      	mov	r1, r0
 80050be:	4658      	mov	r0, fp
 80050c0:	f000 ff34 	bl	8005f2c <__mcmp>
 80050c4:	4602      	mov	r2, r0
 80050c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050c8:	4639      	mov	r1, r7
 80050ca:	4628      	mov	r0, r5
 80050cc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80050d0:	f000 fca4 	bl	8005a1c <_Bfree>
 80050d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80050d8:	9f08      	ldr	r7, [sp, #32]
 80050da:	ea43 0102 	orr.w	r1, r3, r2
 80050de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050e0:	430b      	orrs	r3, r1
 80050e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050e4:	d10d      	bne.n	8005102 <_dtoa_r+0xa82>
 80050e6:	2b39      	cmp	r3, #57	; 0x39
 80050e8:	d029      	beq.n	800513e <_dtoa_r+0xabe>
 80050ea:	f1b9 0f00 	cmp.w	r9, #0
 80050ee:	dd01      	ble.n	80050f4 <_dtoa_r+0xa74>
 80050f0:	9b06      	ldr	r3, [sp, #24]
 80050f2:	3331      	adds	r3, #49	; 0x31
 80050f4:	9a04      	ldr	r2, [sp, #16]
 80050f6:	7013      	strb	r3, [r2, #0]
 80050f8:	e776      	b.n	8004fe8 <_dtoa_r+0x968>
 80050fa:	4630      	mov	r0, r6
 80050fc:	e7b9      	b.n	8005072 <_dtoa_r+0x9f2>
 80050fe:	2201      	movs	r2, #1
 8005100:	e7e2      	b.n	80050c8 <_dtoa_r+0xa48>
 8005102:	f1b9 0f00 	cmp.w	r9, #0
 8005106:	db06      	blt.n	8005116 <_dtoa_r+0xa96>
 8005108:	9922      	ldr	r1, [sp, #136]	; 0x88
 800510a:	ea41 0909 	orr.w	r9, r1, r9
 800510e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005110:	ea59 0101 	orrs.w	r1, r9, r1
 8005114:	d120      	bne.n	8005158 <_dtoa_r+0xad8>
 8005116:	2a00      	cmp	r2, #0
 8005118:	ddec      	ble.n	80050f4 <_dtoa_r+0xa74>
 800511a:	4659      	mov	r1, fp
 800511c:	2201      	movs	r2, #1
 800511e:	4628      	mov	r0, r5
 8005120:	9308      	str	r3, [sp, #32]
 8005122:	f000 fe93 	bl	8005e4c <__lshift>
 8005126:	4621      	mov	r1, r4
 8005128:	4683      	mov	fp, r0
 800512a:	f000 feff 	bl	8005f2c <__mcmp>
 800512e:	2800      	cmp	r0, #0
 8005130:	9b08      	ldr	r3, [sp, #32]
 8005132:	dc02      	bgt.n	800513a <_dtoa_r+0xaba>
 8005134:	d1de      	bne.n	80050f4 <_dtoa_r+0xa74>
 8005136:	07da      	lsls	r2, r3, #31
 8005138:	d5dc      	bpl.n	80050f4 <_dtoa_r+0xa74>
 800513a:	2b39      	cmp	r3, #57	; 0x39
 800513c:	d1d8      	bne.n	80050f0 <_dtoa_r+0xa70>
 800513e:	2339      	movs	r3, #57	; 0x39
 8005140:	9a04      	ldr	r2, [sp, #16]
 8005142:	7013      	strb	r3, [r2, #0]
 8005144:	463b      	mov	r3, r7
 8005146:	461f      	mov	r7, r3
 8005148:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800514c:	3b01      	subs	r3, #1
 800514e:	2a39      	cmp	r2, #57	; 0x39
 8005150:	d050      	beq.n	80051f4 <_dtoa_r+0xb74>
 8005152:	3201      	adds	r2, #1
 8005154:	701a      	strb	r2, [r3, #0]
 8005156:	e747      	b.n	8004fe8 <_dtoa_r+0x968>
 8005158:	2a00      	cmp	r2, #0
 800515a:	dd03      	ble.n	8005164 <_dtoa_r+0xae4>
 800515c:	2b39      	cmp	r3, #57	; 0x39
 800515e:	d0ee      	beq.n	800513e <_dtoa_r+0xabe>
 8005160:	3301      	adds	r3, #1
 8005162:	e7c7      	b.n	80050f4 <_dtoa_r+0xa74>
 8005164:	9a08      	ldr	r2, [sp, #32]
 8005166:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005168:	f802 3c01 	strb.w	r3, [r2, #-1]
 800516c:	428a      	cmp	r2, r1
 800516e:	d02a      	beq.n	80051c6 <_dtoa_r+0xb46>
 8005170:	4659      	mov	r1, fp
 8005172:	2300      	movs	r3, #0
 8005174:	220a      	movs	r2, #10
 8005176:	4628      	mov	r0, r5
 8005178:	f000 fc72 	bl	8005a60 <__multadd>
 800517c:	45b0      	cmp	r8, r6
 800517e:	4683      	mov	fp, r0
 8005180:	f04f 0300 	mov.w	r3, #0
 8005184:	f04f 020a 	mov.w	r2, #10
 8005188:	4641      	mov	r1, r8
 800518a:	4628      	mov	r0, r5
 800518c:	d107      	bne.n	800519e <_dtoa_r+0xb1e>
 800518e:	f000 fc67 	bl	8005a60 <__multadd>
 8005192:	4680      	mov	r8, r0
 8005194:	4606      	mov	r6, r0
 8005196:	9b08      	ldr	r3, [sp, #32]
 8005198:	3301      	adds	r3, #1
 800519a:	9308      	str	r3, [sp, #32]
 800519c:	e775      	b.n	800508a <_dtoa_r+0xa0a>
 800519e:	f000 fc5f 	bl	8005a60 <__multadd>
 80051a2:	4631      	mov	r1, r6
 80051a4:	4680      	mov	r8, r0
 80051a6:	2300      	movs	r3, #0
 80051a8:	220a      	movs	r2, #10
 80051aa:	4628      	mov	r0, r5
 80051ac:	f000 fc58 	bl	8005a60 <__multadd>
 80051b0:	4606      	mov	r6, r0
 80051b2:	e7f0      	b.n	8005196 <_dtoa_r+0xb16>
 80051b4:	f1b9 0f00 	cmp.w	r9, #0
 80051b8:	bfcc      	ite	gt
 80051ba:	464f      	movgt	r7, r9
 80051bc:	2701      	movle	r7, #1
 80051be:	f04f 0800 	mov.w	r8, #0
 80051c2:	9a03      	ldr	r2, [sp, #12]
 80051c4:	4417      	add	r7, r2
 80051c6:	4659      	mov	r1, fp
 80051c8:	2201      	movs	r2, #1
 80051ca:	4628      	mov	r0, r5
 80051cc:	9308      	str	r3, [sp, #32]
 80051ce:	f000 fe3d 	bl	8005e4c <__lshift>
 80051d2:	4621      	mov	r1, r4
 80051d4:	4683      	mov	fp, r0
 80051d6:	f000 fea9 	bl	8005f2c <__mcmp>
 80051da:	2800      	cmp	r0, #0
 80051dc:	dcb2      	bgt.n	8005144 <_dtoa_r+0xac4>
 80051de:	d102      	bne.n	80051e6 <_dtoa_r+0xb66>
 80051e0:	9b08      	ldr	r3, [sp, #32]
 80051e2:	07db      	lsls	r3, r3, #31
 80051e4:	d4ae      	bmi.n	8005144 <_dtoa_r+0xac4>
 80051e6:	463b      	mov	r3, r7
 80051e8:	461f      	mov	r7, r3
 80051ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80051ee:	2a30      	cmp	r2, #48	; 0x30
 80051f0:	d0fa      	beq.n	80051e8 <_dtoa_r+0xb68>
 80051f2:	e6f9      	b.n	8004fe8 <_dtoa_r+0x968>
 80051f4:	9a03      	ldr	r2, [sp, #12]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d1a5      	bne.n	8005146 <_dtoa_r+0xac6>
 80051fa:	2331      	movs	r3, #49	; 0x31
 80051fc:	f10a 0a01 	add.w	sl, sl, #1
 8005200:	e779      	b.n	80050f6 <_dtoa_r+0xa76>
 8005202:	4b14      	ldr	r3, [pc, #80]	; (8005254 <_dtoa_r+0xbd4>)
 8005204:	f7ff baa8 	b.w	8004758 <_dtoa_r+0xd8>
 8005208:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800520a:	2b00      	cmp	r3, #0
 800520c:	f47f aa81 	bne.w	8004712 <_dtoa_r+0x92>
 8005210:	4b11      	ldr	r3, [pc, #68]	; (8005258 <_dtoa_r+0xbd8>)
 8005212:	f7ff baa1 	b.w	8004758 <_dtoa_r+0xd8>
 8005216:	f1b9 0f00 	cmp.w	r9, #0
 800521a:	dc03      	bgt.n	8005224 <_dtoa_r+0xba4>
 800521c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800521e:	2b02      	cmp	r3, #2
 8005220:	f73f aecb 	bgt.w	8004fba <_dtoa_r+0x93a>
 8005224:	9f03      	ldr	r7, [sp, #12]
 8005226:	4621      	mov	r1, r4
 8005228:	4658      	mov	r0, fp
 800522a:	f7ff f99d 	bl	8004568 <quorem>
 800522e:	9a03      	ldr	r2, [sp, #12]
 8005230:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005234:	f807 3b01 	strb.w	r3, [r7], #1
 8005238:	1aba      	subs	r2, r7, r2
 800523a:	4591      	cmp	r9, r2
 800523c:	ddba      	ble.n	80051b4 <_dtoa_r+0xb34>
 800523e:	4659      	mov	r1, fp
 8005240:	2300      	movs	r3, #0
 8005242:	220a      	movs	r2, #10
 8005244:	4628      	mov	r0, r5
 8005246:	f000 fc0b 	bl	8005a60 <__multadd>
 800524a:	4683      	mov	fp, r0
 800524c:	e7eb      	b.n	8005226 <_dtoa_r+0xba6>
 800524e:	bf00      	nop
 8005250:	080075e8 	.word	0x080075e8
 8005254:	080073ec 	.word	0x080073ec
 8005258:	08007569 	.word	0x08007569

0800525c <rshift>:
 800525c:	6903      	ldr	r3, [r0, #16]
 800525e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005262:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005266:	f100 0414 	add.w	r4, r0, #20
 800526a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800526e:	dd46      	ble.n	80052fe <rshift+0xa2>
 8005270:	f011 011f 	ands.w	r1, r1, #31
 8005274:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005278:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800527c:	d10c      	bne.n	8005298 <rshift+0x3c>
 800527e:	4629      	mov	r1, r5
 8005280:	f100 0710 	add.w	r7, r0, #16
 8005284:	42b1      	cmp	r1, r6
 8005286:	d335      	bcc.n	80052f4 <rshift+0x98>
 8005288:	1a9b      	subs	r3, r3, r2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	1eea      	subs	r2, r5, #3
 800528e:	4296      	cmp	r6, r2
 8005290:	bf38      	it	cc
 8005292:	2300      	movcc	r3, #0
 8005294:	4423      	add	r3, r4
 8005296:	e015      	b.n	80052c4 <rshift+0x68>
 8005298:	46a1      	mov	r9, r4
 800529a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800529e:	f1c1 0820 	rsb	r8, r1, #32
 80052a2:	40cf      	lsrs	r7, r1
 80052a4:	f105 0e04 	add.w	lr, r5, #4
 80052a8:	4576      	cmp	r6, lr
 80052aa:	46f4      	mov	ip, lr
 80052ac:	d816      	bhi.n	80052dc <rshift+0x80>
 80052ae:	1a9a      	subs	r2, r3, r2
 80052b0:	0092      	lsls	r2, r2, #2
 80052b2:	3a04      	subs	r2, #4
 80052b4:	3501      	adds	r5, #1
 80052b6:	42ae      	cmp	r6, r5
 80052b8:	bf38      	it	cc
 80052ba:	2200      	movcc	r2, #0
 80052bc:	18a3      	adds	r3, r4, r2
 80052be:	50a7      	str	r7, [r4, r2]
 80052c0:	b107      	cbz	r7, 80052c4 <rshift+0x68>
 80052c2:	3304      	adds	r3, #4
 80052c4:	42a3      	cmp	r3, r4
 80052c6:	eba3 0204 	sub.w	r2, r3, r4
 80052ca:	bf08      	it	eq
 80052cc:	2300      	moveq	r3, #0
 80052ce:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80052d2:	6102      	str	r2, [r0, #16]
 80052d4:	bf08      	it	eq
 80052d6:	6143      	streq	r3, [r0, #20]
 80052d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80052dc:	f8dc c000 	ldr.w	ip, [ip]
 80052e0:	fa0c fc08 	lsl.w	ip, ip, r8
 80052e4:	ea4c 0707 	orr.w	r7, ip, r7
 80052e8:	f849 7b04 	str.w	r7, [r9], #4
 80052ec:	f85e 7b04 	ldr.w	r7, [lr], #4
 80052f0:	40cf      	lsrs	r7, r1
 80052f2:	e7d9      	b.n	80052a8 <rshift+0x4c>
 80052f4:	f851 cb04 	ldr.w	ip, [r1], #4
 80052f8:	f847 cf04 	str.w	ip, [r7, #4]!
 80052fc:	e7c2      	b.n	8005284 <rshift+0x28>
 80052fe:	4623      	mov	r3, r4
 8005300:	e7e0      	b.n	80052c4 <rshift+0x68>

08005302 <__hexdig_fun>:
 8005302:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005306:	2b09      	cmp	r3, #9
 8005308:	d802      	bhi.n	8005310 <__hexdig_fun+0xe>
 800530a:	3820      	subs	r0, #32
 800530c:	b2c0      	uxtb	r0, r0
 800530e:	4770      	bx	lr
 8005310:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005314:	2b05      	cmp	r3, #5
 8005316:	d801      	bhi.n	800531c <__hexdig_fun+0x1a>
 8005318:	3847      	subs	r0, #71	; 0x47
 800531a:	e7f7      	b.n	800530c <__hexdig_fun+0xa>
 800531c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005320:	2b05      	cmp	r3, #5
 8005322:	d801      	bhi.n	8005328 <__hexdig_fun+0x26>
 8005324:	3827      	subs	r0, #39	; 0x27
 8005326:	e7f1      	b.n	800530c <__hexdig_fun+0xa>
 8005328:	2000      	movs	r0, #0
 800532a:	4770      	bx	lr

0800532c <__gethex>:
 800532c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005330:	b08b      	sub	sp, #44	; 0x2c
 8005332:	9305      	str	r3, [sp, #20]
 8005334:	4bb2      	ldr	r3, [pc, #712]	; (8005600 <__gethex+0x2d4>)
 8005336:	9002      	str	r0, [sp, #8]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	468b      	mov	fp, r1
 800533c:	4618      	mov	r0, r3
 800533e:	4690      	mov	r8, r2
 8005340:	9303      	str	r3, [sp, #12]
 8005342:	f7fa ff05 	bl	8000150 <strlen>
 8005346:	4682      	mov	sl, r0
 8005348:	9b03      	ldr	r3, [sp, #12]
 800534a:	f8db 2000 	ldr.w	r2, [fp]
 800534e:	4403      	add	r3, r0
 8005350:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005354:	9306      	str	r3, [sp, #24]
 8005356:	1c93      	adds	r3, r2, #2
 8005358:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800535c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005360:	32fe      	adds	r2, #254	; 0xfe
 8005362:	18d1      	adds	r1, r2, r3
 8005364:	461f      	mov	r7, r3
 8005366:	f813 0b01 	ldrb.w	r0, [r3], #1
 800536a:	9101      	str	r1, [sp, #4]
 800536c:	2830      	cmp	r0, #48	; 0x30
 800536e:	d0f8      	beq.n	8005362 <__gethex+0x36>
 8005370:	f7ff ffc7 	bl	8005302 <__hexdig_fun>
 8005374:	4604      	mov	r4, r0
 8005376:	2800      	cmp	r0, #0
 8005378:	d13a      	bne.n	80053f0 <__gethex+0xc4>
 800537a:	4652      	mov	r2, sl
 800537c:	4638      	mov	r0, r7
 800537e:	9903      	ldr	r1, [sp, #12]
 8005380:	f001 fa26 	bl	80067d0 <strncmp>
 8005384:	4605      	mov	r5, r0
 8005386:	2800      	cmp	r0, #0
 8005388:	d166      	bne.n	8005458 <__gethex+0x12c>
 800538a:	f817 000a 	ldrb.w	r0, [r7, sl]
 800538e:	eb07 060a 	add.w	r6, r7, sl
 8005392:	f7ff ffb6 	bl	8005302 <__hexdig_fun>
 8005396:	2800      	cmp	r0, #0
 8005398:	d060      	beq.n	800545c <__gethex+0x130>
 800539a:	4633      	mov	r3, r6
 800539c:	7818      	ldrb	r0, [r3, #0]
 800539e:	461f      	mov	r7, r3
 80053a0:	2830      	cmp	r0, #48	; 0x30
 80053a2:	f103 0301 	add.w	r3, r3, #1
 80053a6:	d0f9      	beq.n	800539c <__gethex+0x70>
 80053a8:	f7ff ffab 	bl	8005302 <__hexdig_fun>
 80053ac:	2301      	movs	r3, #1
 80053ae:	fab0 f480 	clz	r4, r0
 80053b2:	4635      	mov	r5, r6
 80053b4:	0964      	lsrs	r4, r4, #5
 80053b6:	9301      	str	r3, [sp, #4]
 80053b8:	463a      	mov	r2, r7
 80053ba:	4616      	mov	r6, r2
 80053bc:	7830      	ldrb	r0, [r6, #0]
 80053be:	3201      	adds	r2, #1
 80053c0:	f7ff ff9f 	bl	8005302 <__hexdig_fun>
 80053c4:	2800      	cmp	r0, #0
 80053c6:	d1f8      	bne.n	80053ba <__gethex+0x8e>
 80053c8:	4652      	mov	r2, sl
 80053ca:	4630      	mov	r0, r6
 80053cc:	9903      	ldr	r1, [sp, #12]
 80053ce:	f001 f9ff 	bl	80067d0 <strncmp>
 80053d2:	b980      	cbnz	r0, 80053f6 <__gethex+0xca>
 80053d4:	b94d      	cbnz	r5, 80053ea <__gethex+0xbe>
 80053d6:	eb06 050a 	add.w	r5, r6, sl
 80053da:	462a      	mov	r2, r5
 80053dc:	4616      	mov	r6, r2
 80053de:	7830      	ldrb	r0, [r6, #0]
 80053e0:	3201      	adds	r2, #1
 80053e2:	f7ff ff8e 	bl	8005302 <__hexdig_fun>
 80053e6:	2800      	cmp	r0, #0
 80053e8:	d1f8      	bne.n	80053dc <__gethex+0xb0>
 80053ea:	1bad      	subs	r5, r5, r6
 80053ec:	00ad      	lsls	r5, r5, #2
 80053ee:	e004      	b.n	80053fa <__gethex+0xce>
 80053f0:	2400      	movs	r4, #0
 80053f2:	4625      	mov	r5, r4
 80053f4:	e7e0      	b.n	80053b8 <__gethex+0x8c>
 80053f6:	2d00      	cmp	r5, #0
 80053f8:	d1f7      	bne.n	80053ea <__gethex+0xbe>
 80053fa:	7833      	ldrb	r3, [r6, #0]
 80053fc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005400:	2b50      	cmp	r3, #80	; 0x50
 8005402:	d139      	bne.n	8005478 <__gethex+0x14c>
 8005404:	7873      	ldrb	r3, [r6, #1]
 8005406:	2b2b      	cmp	r3, #43	; 0x2b
 8005408:	d02a      	beq.n	8005460 <__gethex+0x134>
 800540a:	2b2d      	cmp	r3, #45	; 0x2d
 800540c:	d02c      	beq.n	8005468 <__gethex+0x13c>
 800540e:	f04f 0900 	mov.w	r9, #0
 8005412:	1c71      	adds	r1, r6, #1
 8005414:	7808      	ldrb	r0, [r1, #0]
 8005416:	f7ff ff74 	bl	8005302 <__hexdig_fun>
 800541a:	1e43      	subs	r3, r0, #1
 800541c:	b2db      	uxtb	r3, r3
 800541e:	2b18      	cmp	r3, #24
 8005420:	d82a      	bhi.n	8005478 <__gethex+0x14c>
 8005422:	f1a0 0210 	sub.w	r2, r0, #16
 8005426:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800542a:	f7ff ff6a 	bl	8005302 <__hexdig_fun>
 800542e:	1e43      	subs	r3, r0, #1
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b18      	cmp	r3, #24
 8005434:	d91b      	bls.n	800546e <__gethex+0x142>
 8005436:	f1b9 0f00 	cmp.w	r9, #0
 800543a:	d000      	beq.n	800543e <__gethex+0x112>
 800543c:	4252      	negs	r2, r2
 800543e:	4415      	add	r5, r2
 8005440:	f8cb 1000 	str.w	r1, [fp]
 8005444:	b1d4      	cbz	r4, 800547c <__gethex+0x150>
 8005446:	9b01      	ldr	r3, [sp, #4]
 8005448:	2b00      	cmp	r3, #0
 800544a:	bf14      	ite	ne
 800544c:	2700      	movne	r7, #0
 800544e:	2706      	moveq	r7, #6
 8005450:	4638      	mov	r0, r7
 8005452:	b00b      	add	sp, #44	; 0x2c
 8005454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005458:	463e      	mov	r6, r7
 800545a:	4625      	mov	r5, r4
 800545c:	2401      	movs	r4, #1
 800545e:	e7cc      	b.n	80053fa <__gethex+0xce>
 8005460:	f04f 0900 	mov.w	r9, #0
 8005464:	1cb1      	adds	r1, r6, #2
 8005466:	e7d5      	b.n	8005414 <__gethex+0xe8>
 8005468:	f04f 0901 	mov.w	r9, #1
 800546c:	e7fa      	b.n	8005464 <__gethex+0x138>
 800546e:	230a      	movs	r3, #10
 8005470:	fb03 0202 	mla	r2, r3, r2, r0
 8005474:	3a10      	subs	r2, #16
 8005476:	e7d6      	b.n	8005426 <__gethex+0xfa>
 8005478:	4631      	mov	r1, r6
 800547a:	e7e1      	b.n	8005440 <__gethex+0x114>
 800547c:	4621      	mov	r1, r4
 800547e:	1bf3      	subs	r3, r6, r7
 8005480:	3b01      	subs	r3, #1
 8005482:	2b07      	cmp	r3, #7
 8005484:	dc0a      	bgt.n	800549c <__gethex+0x170>
 8005486:	9802      	ldr	r0, [sp, #8]
 8005488:	f000 fa88 	bl	800599c <_Balloc>
 800548c:	4604      	mov	r4, r0
 800548e:	b940      	cbnz	r0, 80054a2 <__gethex+0x176>
 8005490:	4602      	mov	r2, r0
 8005492:	21de      	movs	r1, #222	; 0xde
 8005494:	4b5b      	ldr	r3, [pc, #364]	; (8005604 <__gethex+0x2d8>)
 8005496:	485c      	ldr	r0, [pc, #368]	; (8005608 <__gethex+0x2dc>)
 8005498:	f001 f9bc 	bl	8006814 <__assert_func>
 800549c:	3101      	adds	r1, #1
 800549e:	105b      	asrs	r3, r3, #1
 80054a0:	e7ef      	b.n	8005482 <__gethex+0x156>
 80054a2:	f04f 0b00 	mov.w	fp, #0
 80054a6:	f100 0914 	add.w	r9, r0, #20
 80054aa:	f1ca 0301 	rsb	r3, sl, #1
 80054ae:	f8cd 9010 	str.w	r9, [sp, #16]
 80054b2:	f8cd b004 	str.w	fp, [sp, #4]
 80054b6:	9308      	str	r3, [sp, #32]
 80054b8:	42b7      	cmp	r7, r6
 80054ba:	d33f      	bcc.n	800553c <__gethex+0x210>
 80054bc:	9f04      	ldr	r7, [sp, #16]
 80054be:	9b01      	ldr	r3, [sp, #4]
 80054c0:	f847 3b04 	str.w	r3, [r7], #4
 80054c4:	eba7 0709 	sub.w	r7, r7, r9
 80054c8:	10bf      	asrs	r7, r7, #2
 80054ca:	6127      	str	r7, [r4, #16]
 80054cc:	4618      	mov	r0, r3
 80054ce:	f000 fb57 	bl	8005b80 <__hi0bits>
 80054d2:	017f      	lsls	r7, r7, #5
 80054d4:	f8d8 6000 	ldr.w	r6, [r8]
 80054d8:	1a3f      	subs	r7, r7, r0
 80054da:	42b7      	cmp	r7, r6
 80054dc:	dd62      	ble.n	80055a4 <__gethex+0x278>
 80054de:	1bbf      	subs	r7, r7, r6
 80054e0:	4639      	mov	r1, r7
 80054e2:	4620      	mov	r0, r4
 80054e4:	f000 fef1 	bl	80062ca <__any_on>
 80054e8:	4682      	mov	sl, r0
 80054ea:	b1a8      	cbz	r0, 8005518 <__gethex+0x1ec>
 80054ec:	f04f 0a01 	mov.w	sl, #1
 80054f0:	1e7b      	subs	r3, r7, #1
 80054f2:	1159      	asrs	r1, r3, #5
 80054f4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80054f8:	f003 021f 	and.w	r2, r3, #31
 80054fc:	fa0a f202 	lsl.w	r2, sl, r2
 8005500:	420a      	tst	r2, r1
 8005502:	d009      	beq.n	8005518 <__gethex+0x1ec>
 8005504:	4553      	cmp	r3, sl
 8005506:	dd05      	ble.n	8005514 <__gethex+0x1e8>
 8005508:	4620      	mov	r0, r4
 800550a:	1eb9      	subs	r1, r7, #2
 800550c:	f000 fedd 	bl	80062ca <__any_on>
 8005510:	2800      	cmp	r0, #0
 8005512:	d144      	bne.n	800559e <__gethex+0x272>
 8005514:	f04f 0a02 	mov.w	sl, #2
 8005518:	4639      	mov	r1, r7
 800551a:	4620      	mov	r0, r4
 800551c:	f7ff fe9e 	bl	800525c <rshift>
 8005520:	443d      	add	r5, r7
 8005522:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005526:	42ab      	cmp	r3, r5
 8005528:	da4a      	bge.n	80055c0 <__gethex+0x294>
 800552a:	4621      	mov	r1, r4
 800552c:	9802      	ldr	r0, [sp, #8]
 800552e:	f000 fa75 	bl	8005a1c <_Bfree>
 8005532:	2300      	movs	r3, #0
 8005534:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005536:	27a3      	movs	r7, #163	; 0xa3
 8005538:	6013      	str	r3, [r2, #0]
 800553a:	e789      	b.n	8005450 <__gethex+0x124>
 800553c:	1e73      	subs	r3, r6, #1
 800553e:	9a06      	ldr	r2, [sp, #24]
 8005540:	9307      	str	r3, [sp, #28]
 8005542:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005546:	4293      	cmp	r3, r2
 8005548:	d019      	beq.n	800557e <__gethex+0x252>
 800554a:	f1bb 0f20 	cmp.w	fp, #32
 800554e:	d107      	bne.n	8005560 <__gethex+0x234>
 8005550:	9b04      	ldr	r3, [sp, #16]
 8005552:	9a01      	ldr	r2, [sp, #4]
 8005554:	f843 2b04 	str.w	r2, [r3], #4
 8005558:	9304      	str	r3, [sp, #16]
 800555a:	2300      	movs	r3, #0
 800555c:	469b      	mov	fp, r3
 800555e:	9301      	str	r3, [sp, #4]
 8005560:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005564:	f7ff fecd 	bl	8005302 <__hexdig_fun>
 8005568:	9b01      	ldr	r3, [sp, #4]
 800556a:	f000 000f 	and.w	r0, r0, #15
 800556e:	fa00 f00b 	lsl.w	r0, r0, fp
 8005572:	4303      	orrs	r3, r0
 8005574:	9301      	str	r3, [sp, #4]
 8005576:	f10b 0b04 	add.w	fp, fp, #4
 800557a:	9b07      	ldr	r3, [sp, #28]
 800557c:	e00d      	b.n	800559a <__gethex+0x26e>
 800557e:	9a08      	ldr	r2, [sp, #32]
 8005580:	1e73      	subs	r3, r6, #1
 8005582:	4413      	add	r3, r2
 8005584:	42bb      	cmp	r3, r7
 8005586:	d3e0      	bcc.n	800554a <__gethex+0x21e>
 8005588:	4618      	mov	r0, r3
 800558a:	4652      	mov	r2, sl
 800558c:	9903      	ldr	r1, [sp, #12]
 800558e:	9309      	str	r3, [sp, #36]	; 0x24
 8005590:	f001 f91e 	bl	80067d0 <strncmp>
 8005594:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005596:	2800      	cmp	r0, #0
 8005598:	d1d7      	bne.n	800554a <__gethex+0x21e>
 800559a:	461e      	mov	r6, r3
 800559c:	e78c      	b.n	80054b8 <__gethex+0x18c>
 800559e:	f04f 0a03 	mov.w	sl, #3
 80055a2:	e7b9      	b.n	8005518 <__gethex+0x1ec>
 80055a4:	da09      	bge.n	80055ba <__gethex+0x28e>
 80055a6:	1bf7      	subs	r7, r6, r7
 80055a8:	4621      	mov	r1, r4
 80055aa:	463a      	mov	r2, r7
 80055ac:	9802      	ldr	r0, [sp, #8]
 80055ae:	f000 fc4d 	bl	8005e4c <__lshift>
 80055b2:	4604      	mov	r4, r0
 80055b4:	1bed      	subs	r5, r5, r7
 80055b6:	f100 0914 	add.w	r9, r0, #20
 80055ba:	f04f 0a00 	mov.w	sl, #0
 80055be:	e7b0      	b.n	8005522 <__gethex+0x1f6>
 80055c0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80055c4:	42a8      	cmp	r0, r5
 80055c6:	dd72      	ble.n	80056ae <__gethex+0x382>
 80055c8:	1b45      	subs	r5, r0, r5
 80055ca:	42ae      	cmp	r6, r5
 80055cc:	dc35      	bgt.n	800563a <__gethex+0x30e>
 80055ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d029      	beq.n	800562a <__gethex+0x2fe>
 80055d6:	2b03      	cmp	r3, #3
 80055d8:	d02b      	beq.n	8005632 <__gethex+0x306>
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d11c      	bne.n	8005618 <__gethex+0x2ec>
 80055de:	42ae      	cmp	r6, r5
 80055e0:	d11a      	bne.n	8005618 <__gethex+0x2ec>
 80055e2:	2e01      	cmp	r6, #1
 80055e4:	d112      	bne.n	800560c <__gethex+0x2e0>
 80055e6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80055ea:	9a05      	ldr	r2, [sp, #20]
 80055ec:	2762      	movs	r7, #98	; 0x62
 80055ee:	6013      	str	r3, [r2, #0]
 80055f0:	2301      	movs	r3, #1
 80055f2:	6123      	str	r3, [r4, #16]
 80055f4:	f8c9 3000 	str.w	r3, [r9]
 80055f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80055fa:	601c      	str	r4, [r3, #0]
 80055fc:	e728      	b.n	8005450 <__gethex+0x124>
 80055fe:	bf00      	nop
 8005600:	08007660 	.word	0x08007660
 8005604:	080075e8 	.word	0x080075e8
 8005608:	080075f9 	.word	0x080075f9
 800560c:	4620      	mov	r0, r4
 800560e:	1e71      	subs	r1, r6, #1
 8005610:	f000 fe5b 	bl	80062ca <__any_on>
 8005614:	2800      	cmp	r0, #0
 8005616:	d1e6      	bne.n	80055e6 <__gethex+0x2ba>
 8005618:	4621      	mov	r1, r4
 800561a:	9802      	ldr	r0, [sp, #8]
 800561c:	f000 f9fe 	bl	8005a1c <_Bfree>
 8005620:	2300      	movs	r3, #0
 8005622:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005624:	2750      	movs	r7, #80	; 0x50
 8005626:	6013      	str	r3, [r2, #0]
 8005628:	e712      	b.n	8005450 <__gethex+0x124>
 800562a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1f3      	bne.n	8005618 <__gethex+0x2ec>
 8005630:	e7d9      	b.n	80055e6 <__gethex+0x2ba>
 8005632:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1d6      	bne.n	80055e6 <__gethex+0x2ba>
 8005638:	e7ee      	b.n	8005618 <__gethex+0x2ec>
 800563a:	1e6f      	subs	r7, r5, #1
 800563c:	f1ba 0f00 	cmp.w	sl, #0
 8005640:	d132      	bne.n	80056a8 <__gethex+0x37c>
 8005642:	b127      	cbz	r7, 800564e <__gethex+0x322>
 8005644:	4639      	mov	r1, r7
 8005646:	4620      	mov	r0, r4
 8005648:	f000 fe3f 	bl	80062ca <__any_on>
 800564c:	4682      	mov	sl, r0
 800564e:	2101      	movs	r1, #1
 8005650:	117b      	asrs	r3, r7, #5
 8005652:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8005656:	f007 071f 	and.w	r7, r7, #31
 800565a:	fa01 f707 	lsl.w	r7, r1, r7
 800565e:	421f      	tst	r7, r3
 8005660:	f04f 0702 	mov.w	r7, #2
 8005664:	4629      	mov	r1, r5
 8005666:	4620      	mov	r0, r4
 8005668:	bf18      	it	ne
 800566a:	f04a 0a02 	orrne.w	sl, sl, #2
 800566e:	1b76      	subs	r6, r6, r5
 8005670:	f7ff fdf4 	bl	800525c <rshift>
 8005674:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8005678:	f1ba 0f00 	cmp.w	sl, #0
 800567c:	d048      	beq.n	8005710 <__gethex+0x3e4>
 800567e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005682:	2b02      	cmp	r3, #2
 8005684:	d015      	beq.n	80056b2 <__gethex+0x386>
 8005686:	2b03      	cmp	r3, #3
 8005688:	d017      	beq.n	80056ba <__gethex+0x38e>
 800568a:	2b01      	cmp	r3, #1
 800568c:	d109      	bne.n	80056a2 <__gethex+0x376>
 800568e:	f01a 0f02 	tst.w	sl, #2
 8005692:	d006      	beq.n	80056a2 <__gethex+0x376>
 8005694:	f8d9 0000 	ldr.w	r0, [r9]
 8005698:	ea4a 0a00 	orr.w	sl, sl, r0
 800569c:	f01a 0f01 	tst.w	sl, #1
 80056a0:	d10e      	bne.n	80056c0 <__gethex+0x394>
 80056a2:	f047 0710 	orr.w	r7, r7, #16
 80056a6:	e033      	b.n	8005710 <__gethex+0x3e4>
 80056a8:	f04f 0a01 	mov.w	sl, #1
 80056ac:	e7cf      	b.n	800564e <__gethex+0x322>
 80056ae:	2701      	movs	r7, #1
 80056b0:	e7e2      	b.n	8005678 <__gethex+0x34c>
 80056b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80056b4:	f1c3 0301 	rsb	r3, r3, #1
 80056b8:	9315      	str	r3, [sp, #84]	; 0x54
 80056ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d0f0      	beq.n	80056a2 <__gethex+0x376>
 80056c0:	f04f 0c00 	mov.w	ip, #0
 80056c4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80056c8:	f104 0314 	add.w	r3, r4, #20
 80056cc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80056d0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80056d4:	4618      	mov	r0, r3
 80056d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80056da:	f1b2 3fff 	cmp.w	r2, #4294967295
 80056de:	d01c      	beq.n	800571a <__gethex+0x3ee>
 80056e0:	3201      	adds	r2, #1
 80056e2:	6002      	str	r2, [r0, #0]
 80056e4:	2f02      	cmp	r7, #2
 80056e6:	f104 0314 	add.w	r3, r4, #20
 80056ea:	d13d      	bne.n	8005768 <__gethex+0x43c>
 80056ec:	f8d8 2000 	ldr.w	r2, [r8]
 80056f0:	3a01      	subs	r2, #1
 80056f2:	42b2      	cmp	r2, r6
 80056f4:	d10a      	bne.n	800570c <__gethex+0x3e0>
 80056f6:	2201      	movs	r2, #1
 80056f8:	1171      	asrs	r1, r6, #5
 80056fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80056fe:	f006 061f 	and.w	r6, r6, #31
 8005702:	fa02 f606 	lsl.w	r6, r2, r6
 8005706:	421e      	tst	r6, r3
 8005708:	bf18      	it	ne
 800570a:	4617      	movne	r7, r2
 800570c:	f047 0720 	orr.w	r7, r7, #32
 8005710:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005712:	601c      	str	r4, [r3, #0]
 8005714:	9b05      	ldr	r3, [sp, #20]
 8005716:	601d      	str	r5, [r3, #0]
 8005718:	e69a      	b.n	8005450 <__gethex+0x124>
 800571a:	4299      	cmp	r1, r3
 800571c:	f843 cc04 	str.w	ip, [r3, #-4]
 8005720:	d8d8      	bhi.n	80056d4 <__gethex+0x3a8>
 8005722:	68a3      	ldr	r3, [r4, #8]
 8005724:	459b      	cmp	fp, r3
 8005726:	db17      	blt.n	8005758 <__gethex+0x42c>
 8005728:	6861      	ldr	r1, [r4, #4]
 800572a:	9802      	ldr	r0, [sp, #8]
 800572c:	3101      	adds	r1, #1
 800572e:	f000 f935 	bl	800599c <_Balloc>
 8005732:	4681      	mov	r9, r0
 8005734:	b918      	cbnz	r0, 800573e <__gethex+0x412>
 8005736:	4602      	mov	r2, r0
 8005738:	2184      	movs	r1, #132	; 0x84
 800573a:	4b19      	ldr	r3, [pc, #100]	; (80057a0 <__gethex+0x474>)
 800573c:	e6ab      	b.n	8005496 <__gethex+0x16a>
 800573e:	6922      	ldr	r2, [r4, #16]
 8005740:	f104 010c 	add.w	r1, r4, #12
 8005744:	3202      	adds	r2, #2
 8005746:	0092      	lsls	r2, r2, #2
 8005748:	300c      	adds	r0, #12
 800574a:	f000 f919 	bl	8005980 <memcpy>
 800574e:	4621      	mov	r1, r4
 8005750:	9802      	ldr	r0, [sp, #8]
 8005752:	f000 f963 	bl	8005a1c <_Bfree>
 8005756:	464c      	mov	r4, r9
 8005758:	6923      	ldr	r3, [r4, #16]
 800575a:	1c5a      	adds	r2, r3, #1
 800575c:	6122      	str	r2, [r4, #16]
 800575e:	2201      	movs	r2, #1
 8005760:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005764:	615a      	str	r2, [r3, #20]
 8005766:	e7bd      	b.n	80056e4 <__gethex+0x3b8>
 8005768:	6922      	ldr	r2, [r4, #16]
 800576a:	455a      	cmp	r2, fp
 800576c:	dd0b      	ble.n	8005786 <__gethex+0x45a>
 800576e:	2101      	movs	r1, #1
 8005770:	4620      	mov	r0, r4
 8005772:	f7ff fd73 	bl	800525c <rshift>
 8005776:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800577a:	3501      	adds	r5, #1
 800577c:	42ab      	cmp	r3, r5
 800577e:	f6ff aed4 	blt.w	800552a <__gethex+0x1fe>
 8005782:	2701      	movs	r7, #1
 8005784:	e7c2      	b.n	800570c <__gethex+0x3e0>
 8005786:	f016 061f 	ands.w	r6, r6, #31
 800578a:	d0fa      	beq.n	8005782 <__gethex+0x456>
 800578c:	4453      	add	r3, sl
 800578e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8005792:	f000 f9f5 	bl	8005b80 <__hi0bits>
 8005796:	f1c6 0620 	rsb	r6, r6, #32
 800579a:	42b0      	cmp	r0, r6
 800579c:	dbe7      	blt.n	800576e <__gethex+0x442>
 800579e:	e7f0      	b.n	8005782 <__gethex+0x456>
 80057a0:	080075e8 	.word	0x080075e8

080057a4 <L_shift>:
 80057a4:	f1c2 0208 	rsb	r2, r2, #8
 80057a8:	0092      	lsls	r2, r2, #2
 80057aa:	b570      	push	{r4, r5, r6, lr}
 80057ac:	f1c2 0620 	rsb	r6, r2, #32
 80057b0:	6843      	ldr	r3, [r0, #4]
 80057b2:	6804      	ldr	r4, [r0, #0]
 80057b4:	fa03 f506 	lsl.w	r5, r3, r6
 80057b8:	432c      	orrs	r4, r5
 80057ba:	40d3      	lsrs	r3, r2
 80057bc:	6004      	str	r4, [r0, #0]
 80057be:	f840 3f04 	str.w	r3, [r0, #4]!
 80057c2:	4288      	cmp	r0, r1
 80057c4:	d3f4      	bcc.n	80057b0 <L_shift+0xc>
 80057c6:	bd70      	pop	{r4, r5, r6, pc}

080057c8 <__match>:
 80057c8:	b530      	push	{r4, r5, lr}
 80057ca:	6803      	ldr	r3, [r0, #0]
 80057cc:	3301      	adds	r3, #1
 80057ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057d2:	b914      	cbnz	r4, 80057da <__match+0x12>
 80057d4:	6003      	str	r3, [r0, #0]
 80057d6:	2001      	movs	r0, #1
 80057d8:	bd30      	pop	{r4, r5, pc}
 80057da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057de:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80057e2:	2d19      	cmp	r5, #25
 80057e4:	bf98      	it	ls
 80057e6:	3220      	addls	r2, #32
 80057e8:	42a2      	cmp	r2, r4
 80057ea:	d0f0      	beq.n	80057ce <__match+0x6>
 80057ec:	2000      	movs	r0, #0
 80057ee:	e7f3      	b.n	80057d8 <__match+0x10>

080057f0 <__hexnan>:
 80057f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057f4:	2500      	movs	r5, #0
 80057f6:	680b      	ldr	r3, [r1, #0]
 80057f8:	4682      	mov	sl, r0
 80057fa:	115e      	asrs	r6, r3, #5
 80057fc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005800:	f013 031f 	ands.w	r3, r3, #31
 8005804:	bf18      	it	ne
 8005806:	3604      	addne	r6, #4
 8005808:	1f37      	subs	r7, r6, #4
 800580a:	46b9      	mov	r9, r7
 800580c:	463c      	mov	r4, r7
 800580e:	46ab      	mov	fp, r5
 8005810:	b087      	sub	sp, #28
 8005812:	4690      	mov	r8, r2
 8005814:	6802      	ldr	r2, [r0, #0]
 8005816:	9301      	str	r3, [sp, #4]
 8005818:	f846 5c04 	str.w	r5, [r6, #-4]
 800581c:	9502      	str	r5, [sp, #8]
 800581e:	7851      	ldrb	r1, [r2, #1]
 8005820:	1c53      	adds	r3, r2, #1
 8005822:	9303      	str	r3, [sp, #12]
 8005824:	b341      	cbz	r1, 8005878 <__hexnan+0x88>
 8005826:	4608      	mov	r0, r1
 8005828:	9205      	str	r2, [sp, #20]
 800582a:	9104      	str	r1, [sp, #16]
 800582c:	f7ff fd69 	bl	8005302 <__hexdig_fun>
 8005830:	2800      	cmp	r0, #0
 8005832:	d14f      	bne.n	80058d4 <__hexnan+0xe4>
 8005834:	9904      	ldr	r1, [sp, #16]
 8005836:	9a05      	ldr	r2, [sp, #20]
 8005838:	2920      	cmp	r1, #32
 800583a:	d818      	bhi.n	800586e <__hexnan+0x7e>
 800583c:	9b02      	ldr	r3, [sp, #8]
 800583e:	459b      	cmp	fp, r3
 8005840:	dd13      	ble.n	800586a <__hexnan+0x7a>
 8005842:	454c      	cmp	r4, r9
 8005844:	d206      	bcs.n	8005854 <__hexnan+0x64>
 8005846:	2d07      	cmp	r5, #7
 8005848:	dc04      	bgt.n	8005854 <__hexnan+0x64>
 800584a:	462a      	mov	r2, r5
 800584c:	4649      	mov	r1, r9
 800584e:	4620      	mov	r0, r4
 8005850:	f7ff ffa8 	bl	80057a4 <L_shift>
 8005854:	4544      	cmp	r4, r8
 8005856:	d950      	bls.n	80058fa <__hexnan+0x10a>
 8005858:	2300      	movs	r3, #0
 800585a:	f1a4 0904 	sub.w	r9, r4, #4
 800585e:	f844 3c04 	str.w	r3, [r4, #-4]
 8005862:	461d      	mov	r5, r3
 8005864:	464c      	mov	r4, r9
 8005866:	f8cd b008 	str.w	fp, [sp, #8]
 800586a:	9a03      	ldr	r2, [sp, #12]
 800586c:	e7d7      	b.n	800581e <__hexnan+0x2e>
 800586e:	2929      	cmp	r1, #41	; 0x29
 8005870:	d156      	bne.n	8005920 <__hexnan+0x130>
 8005872:	3202      	adds	r2, #2
 8005874:	f8ca 2000 	str.w	r2, [sl]
 8005878:	f1bb 0f00 	cmp.w	fp, #0
 800587c:	d050      	beq.n	8005920 <__hexnan+0x130>
 800587e:	454c      	cmp	r4, r9
 8005880:	d206      	bcs.n	8005890 <__hexnan+0xa0>
 8005882:	2d07      	cmp	r5, #7
 8005884:	dc04      	bgt.n	8005890 <__hexnan+0xa0>
 8005886:	462a      	mov	r2, r5
 8005888:	4649      	mov	r1, r9
 800588a:	4620      	mov	r0, r4
 800588c:	f7ff ff8a 	bl	80057a4 <L_shift>
 8005890:	4544      	cmp	r4, r8
 8005892:	d934      	bls.n	80058fe <__hexnan+0x10e>
 8005894:	4623      	mov	r3, r4
 8005896:	f1a8 0204 	sub.w	r2, r8, #4
 800589a:	f853 1b04 	ldr.w	r1, [r3], #4
 800589e:	429f      	cmp	r7, r3
 80058a0:	f842 1f04 	str.w	r1, [r2, #4]!
 80058a4:	d2f9      	bcs.n	800589a <__hexnan+0xaa>
 80058a6:	1b3b      	subs	r3, r7, r4
 80058a8:	f023 0303 	bic.w	r3, r3, #3
 80058ac:	3304      	adds	r3, #4
 80058ae:	3401      	adds	r4, #1
 80058b0:	3e03      	subs	r6, #3
 80058b2:	42b4      	cmp	r4, r6
 80058b4:	bf88      	it	hi
 80058b6:	2304      	movhi	r3, #4
 80058b8:	2200      	movs	r2, #0
 80058ba:	4443      	add	r3, r8
 80058bc:	f843 2b04 	str.w	r2, [r3], #4
 80058c0:	429f      	cmp	r7, r3
 80058c2:	d2fb      	bcs.n	80058bc <__hexnan+0xcc>
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	b91b      	cbnz	r3, 80058d0 <__hexnan+0xe0>
 80058c8:	4547      	cmp	r7, r8
 80058ca:	d127      	bne.n	800591c <__hexnan+0x12c>
 80058cc:	2301      	movs	r3, #1
 80058ce:	603b      	str	r3, [r7, #0]
 80058d0:	2005      	movs	r0, #5
 80058d2:	e026      	b.n	8005922 <__hexnan+0x132>
 80058d4:	3501      	adds	r5, #1
 80058d6:	2d08      	cmp	r5, #8
 80058d8:	f10b 0b01 	add.w	fp, fp, #1
 80058dc:	dd06      	ble.n	80058ec <__hexnan+0xfc>
 80058de:	4544      	cmp	r4, r8
 80058e0:	d9c3      	bls.n	800586a <__hexnan+0x7a>
 80058e2:	2300      	movs	r3, #0
 80058e4:	2501      	movs	r5, #1
 80058e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80058ea:	3c04      	subs	r4, #4
 80058ec:	6822      	ldr	r2, [r4, #0]
 80058ee:	f000 000f 	and.w	r0, r0, #15
 80058f2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80058f6:	6022      	str	r2, [r4, #0]
 80058f8:	e7b7      	b.n	800586a <__hexnan+0x7a>
 80058fa:	2508      	movs	r5, #8
 80058fc:	e7b5      	b.n	800586a <__hexnan+0x7a>
 80058fe:	9b01      	ldr	r3, [sp, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d0df      	beq.n	80058c4 <__hexnan+0xd4>
 8005904:	f04f 32ff 	mov.w	r2, #4294967295
 8005908:	f1c3 0320 	rsb	r3, r3, #32
 800590c:	fa22 f303 	lsr.w	r3, r2, r3
 8005910:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8005914:	401a      	ands	r2, r3
 8005916:	f846 2c04 	str.w	r2, [r6, #-4]
 800591a:	e7d3      	b.n	80058c4 <__hexnan+0xd4>
 800591c:	3f04      	subs	r7, #4
 800591e:	e7d1      	b.n	80058c4 <__hexnan+0xd4>
 8005920:	2004      	movs	r0, #4
 8005922:	b007      	add	sp, #28
 8005924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005928 <_localeconv_r>:
 8005928:	4800      	ldr	r0, [pc, #0]	; (800592c <_localeconv_r+0x4>)
 800592a:	4770      	bx	lr
 800592c:	20000164 	.word	0x20000164

08005930 <malloc>:
 8005930:	4b02      	ldr	r3, [pc, #8]	; (800593c <malloc+0xc>)
 8005932:	4601      	mov	r1, r0
 8005934:	6818      	ldr	r0, [r3, #0]
 8005936:	f000 bd65 	b.w	8006404 <_malloc_r>
 800593a:	bf00      	nop
 800593c:	2000000c 	.word	0x2000000c

08005940 <__ascii_mbtowc>:
 8005940:	b082      	sub	sp, #8
 8005942:	b901      	cbnz	r1, 8005946 <__ascii_mbtowc+0x6>
 8005944:	a901      	add	r1, sp, #4
 8005946:	b142      	cbz	r2, 800595a <__ascii_mbtowc+0x1a>
 8005948:	b14b      	cbz	r3, 800595e <__ascii_mbtowc+0x1e>
 800594a:	7813      	ldrb	r3, [r2, #0]
 800594c:	600b      	str	r3, [r1, #0]
 800594e:	7812      	ldrb	r2, [r2, #0]
 8005950:	1e10      	subs	r0, r2, #0
 8005952:	bf18      	it	ne
 8005954:	2001      	movne	r0, #1
 8005956:	b002      	add	sp, #8
 8005958:	4770      	bx	lr
 800595a:	4610      	mov	r0, r2
 800595c:	e7fb      	b.n	8005956 <__ascii_mbtowc+0x16>
 800595e:	f06f 0001 	mvn.w	r0, #1
 8005962:	e7f8      	b.n	8005956 <__ascii_mbtowc+0x16>

08005964 <memchr>:
 8005964:	4603      	mov	r3, r0
 8005966:	b510      	push	{r4, lr}
 8005968:	b2c9      	uxtb	r1, r1
 800596a:	4402      	add	r2, r0
 800596c:	4293      	cmp	r3, r2
 800596e:	4618      	mov	r0, r3
 8005970:	d101      	bne.n	8005976 <memchr+0x12>
 8005972:	2000      	movs	r0, #0
 8005974:	e003      	b.n	800597e <memchr+0x1a>
 8005976:	7804      	ldrb	r4, [r0, #0]
 8005978:	3301      	adds	r3, #1
 800597a:	428c      	cmp	r4, r1
 800597c:	d1f6      	bne.n	800596c <memchr+0x8>
 800597e:	bd10      	pop	{r4, pc}

08005980 <memcpy>:
 8005980:	440a      	add	r2, r1
 8005982:	4291      	cmp	r1, r2
 8005984:	f100 33ff 	add.w	r3, r0, #4294967295
 8005988:	d100      	bne.n	800598c <memcpy+0xc>
 800598a:	4770      	bx	lr
 800598c:	b510      	push	{r4, lr}
 800598e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005992:	4291      	cmp	r1, r2
 8005994:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005998:	d1f9      	bne.n	800598e <memcpy+0xe>
 800599a:	bd10      	pop	{r4, pc}

0800599c <_Balloc>:
 800599c:	b570      	push	{r4, r5, r6, lr}
 800599e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80059a0:	4604      	mov	r4, r0
 80059a2:	460d      	mov	r5, r1
 80059a4:	b976      	cbnz	r6, 80059c4 <_Balloc+0x28>
 80059a6:	2010      	movs	r0, #16
 80059a8:	f7ff ffc2 	bl	8005930 <malloc>
 80059ac:	4602      	mov	r2, r0
 80059ae:	6260      	str	r0, [r4, #36]	; 0x24
 80059b0:	b920      	cbnz	r0, 80059bc <_Balloc+0x20>
 80059b2:	2166      	movs	r1, #102	; 0x66
 80059b4:	4b17      	ldr	r3, [pc, #92]	; (8005a14 <_Balloc+0x78>)
 80059b6:	4818      	ldr	r0, [pc, #96]	; (8005a18 <_Balloc+0x7c>)
 80059b8:	f000 ff2c 	bl	8006814 <__assert_func>
 80059bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80059c0:	6006      	str	r6, [r0, #0]
 80059c2:	60c6      	str	r6, [r0, #12]
 80059c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80059c6:	68f3      	ldr	r3, [r6, #12]
 80059c8:	b183      	cbz	r3, 80059ec <_Balloc+0x50>
 80059ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80059d2:	b9b8      	cbnz	r0, 8005a04 <_Balloc+0x68>
 80059d4:	2101      	movs	r1, #1
 80059d6:	fa01 f605 	lsl.w	r6, r1, r5
 80059da:	1d72      	adds	r2, r6, #5
 80059dc:	4620      	mov	r0, r4
 80059de:	0092      	lsls	r2, r2, #2
 80059e0:	f000 fc94 	bl	800630c <_calloc_r>
 80059e4:	b160      	cbz	r0, 8005a00 <_Balloc+0x64>
 80059e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80059ea:	e00e      	b.n	8005a0a <_Balloc+0x6e>
 80059ec:	2221      	movs	r2, #33	; 0x21
 80059ee:	2104      	movs	r1, #4
 80059f0:	4620      	mov	r0, r4
 80059f2:	f000 fc8b 	bl	800630c <_calloc_r>
 80059f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059f8:	60f0      	str	r0, [r6, #12]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1e4      	bne.n	80059ca <_Balloc+0x2e>
 8005a00:	2000      	movs	r0, #0
 8005a02:	bd70      	pop	{r4, r5, r6, pc}
 8005a04:	6802      	ldr	r2, [r0, #0]
 8005a06:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005a10:	e7f7      	b.n	8005a02 <_Balloc+0x66>
 8005a12:	bf00      	nop
 8005a14:	08007576 	.word	0x08007576
 8005a18:	08007674 	.word	0x08007674

08005a1c <_Bfree>:
 8005a1c:	b570      	push	{r4, r5, r6, lr}
 8005a1e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005a20:	4605      	mov	r5, r0
 8005a22:	460c      	mov	r4, r1
 8005a24:	b976      	cbnz	r6, 8005a44 <_Bfree+0x28>
 8005a26:	2010      	movs	r0, #16
 8005a28:	f7ff ff82 	bl	8005930 <malloc>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	6268      	str	r0, [r5, #36]	; 0x24
 8005a30:	b920      	cbnz	r0, 8005a3c <_Bfree+0x20>
 8005a32:	218a      	movs	r1, #138	; 0x8a
 8005a34:	4b08      	ldr	r3, [pc, #32]	; (8005a58 <_Bfree+0x3c>)
 8005a36:	4809      	ldr	r0, [pc, #36]	; (8005a5c <_Bfree+0x40>)
 8005a38:	f000 feec 	bl	8006814 <__assert_func>
 8005a3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a40:	6006      	str	r6, [r0, #0]
 8005a42:	60c6      	str	r6, [r0, #12]
 8005a44:	b13c      	cbz	r4, 8005a56 <_Bfree+0x3a>
 8005a46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005a48:	6862      	ldr	r2, [r4, #4]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a50:	6021      	str	r1, [r4, #0]
 8005a52:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005a56:	bd70      	pop	{r4, r5, r6, pc}
 8005a58:	08007576 	.word	0x08007576
 8005a5c:	08007674 	.word	0x08007674

08005a60 <__multadd>:
 8005a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a64:	4607      	mov	r7, r0
 8005a66:	460c      	mov	r4, r1
 8005a68:	461e      	mov	r6, r3
 8005a6a:	2000      	movs	r0, #0
 8005a6c:	690d      	ldr	r5, [r1, #16]
 8005a6e:	f101 0c14 	add.w	ip, r1, #20
 8005a72:	f8dc 3000 	ldr.w	r3, [ip]
 8005a76:	3001      	adds	r0, #1
 8005a78:	b299      	uxth	r1, r3
 8005a7a:	fb02 6101 	mla	r1, r2, r1, r6
 8005a7e:	0c1e      	lsrs	r6, r3, #16
 8005a80:	0c0b      	lsrs	r3, r1, #16
 8005a82:	fb02 3306 	mla	r3, r2, r6, r3
 8005a86:	b289      	uxth	r1, r1
 8005a88:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005a8c:	4285      	cmp	r5, r0
 8005a8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005a92:	f84c 1b04 	str.w	r1, [ip], #4
 8005a96:	dcec      	bgt.n	8005a72 <__multadd+0x12>
 8005a98:	b30e      	cbz	r6, 8005ade <__multadd+0x7e>
 8005a9a:	68a3      	ldr	r3, [r4, #8]
 8005a9c:	42ab      	cmp	r3, r5
 8005a9e:	dc19      	bgt.n	8005ad4 <__multadd+0x74>
 8005aa0:	6861      	ldr	r1, [r4, #4]
 8005aa2:	4638      	mov	r0, r7
 8005aa4:	3101      	adds	r1, #1
 8005aa6:	f7ff ff79 	bl	800599c <_Balloc>
 8005aaa:	4680      	mov	r8, r0
 8005aac:	b928      	cbnz	r0, 8005aba <__multadd+0x5a>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	21b5      	movs	r1, #181	; 0xb5
 8005ab2:	4b0c      	ldr	r3, [pc, #48]	; (8005ae4 <__multadd+0x84>)
 8005ab4:	480c      	ldr	r0, [pc, #48]	; (8005ae8 <__multadd+0x88>)
 8005ab6:	f000 fead 	bl	8006814 <__assert_func>
 8005aba:	6922      	ldr	r2, [r4, #16]
 8005abc:	f104 010c 	add.w	r1, r4, #12
 8005ac0:	3202      	adds	r2, #2
 8005ac2:	0092      	lsls	r2, r2, #2
 8005ac4:	300c      	adds	r0, #12
 8005ac6:	f7ff ff5b 	bl	8005980 <memcpy>
 8005aca:	4621      	mov	r1, r4
 8005acc:	4638      	mov	r0, r7
 8005ace:	f7ff ffa5 	bl	8005a1c <_Bfree>
 8005ad2:	4644      	mov	r4, r8
 8005ad4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005ad8:	3501      	adds	r5, #1
 8005ada:	615e      	str	r6, [r3, #20]
 8005adc:	6125      	str	r5, [r4, #16]
 8005ade:	4620      	mov	r0, r4
 8005ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ae4:	080075e8 	.word	0x080075e8
 8005ae8:	08007674 	.word	0x08007674

08005aec <__s2b>:
 8005aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005af0:	4615      	mov	r5, r2
 8005af2:	2209      	movs	r2, #9
 8005af4:	461f      	mov	r7, r3
 8005af6:	3308      	adds	r3, #8
 8005af8:	460c      	mov	r4, r1
 8005afa:	fb93 f3f2 	sdiv	r3, r3, r2
 8005afe:	4606      	mov	r6, r0
 8005b00:	2201      	movs	r2, #1
 8005b02:	2100      	movs	r1, #0
 8005b04:	429a      	cmp	r2, r3
 8005b06:	db09      	blt.n	8005b1c <__s2b+0x30>
 8005b08:	4630      	mov	r0, r6
 8005b0a:	f7ff ff47 	bl	800599c <_Balloc>
 8005b0e:	b940      	cbnz	r0, 8005b22 <__s2b+0x36>
 8005b10:	4602      	mov	r2, r0
 8005b12:	21ce      	movs	r1, #206	; 0xce
 8005b14:	4b18      	ldr	r3, [pc, #96]	; (8005b78 <__s2b+0x8c>)
 8005b16:	4819      	ldr	r0, [pc, #100]	; (8005b7c <__s2b+0x90>)
 8005b18:	f000 fe7c 	bl	8006814 <__assert_func>
 8005b1c:	0052      	lsls	r2, r2, #1
 8005b1e:	3101      	adds	r1, #1
 8005b20:	e7f0      	b.n	8005b04 <__s2b+0x18>
 8005b22:	9b08      	ldr	r3, [sp, #32]
 8005b24:	2d09      	cmp	r5, #9
 8005b26:	6143      	str	r3, [r0, #20]
 8005b28:	f04f 0301 	mov.w	r3, #1
 8005b2c:	6103      	str	r3, [r0, #16]
 8005b2e:	dd16      	ble.n	8005b5e <__s2b+0x72>
 8005b30:	f104 0909 	add.w	r9, r4, #9
 8005b34:	46c8      	mov	r8, r9
 8005b36:	442c      	add	r4, r5
 8005b38:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005b3c:	4601      	mov	r1, r0
 8005b3e:	220a      	movs	r2, #10
 8005b40:	4630      	mov	r0, r6
 8005b42:	3b30      	subs	r3, #48	; 0x30
 8005b44:	f7ff ff8c 	bl	8005a60 <__multadd>
 8005b48:	45a0      	cmp	r8, r4
 8005b4a:	d1f5      	bne.n	8005b38 <__s2b+0x4c>
 8005b4c:	f1a5 0408 	sub.w	r4, r5, #8
 8005b50:	444c      	add	r4, r9
 8005b52:	1b2d      	subs	r5, r5, r4
 8005b54:	1963      	adds	r3, r4, r5
 8005b56:	42bb      	cmp	r3, r7
 8005b58:	db04      	blt.n	8005b64 <__s2b+0x78>
 8005b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b5e:	2509      	movs	r5, #9
 8005b60:	340a      	adds	r4, #10
 8005b62:	e7f6      	b.n	8005b52 <__s2b+0x66>
 8005b64:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005b68:	4601      	mov	r1, r0
 8005b6a:	220a      	movs	r2, #10
 8005b6c:	4630      	mov	r0, r6
 8005b6e:	3b30      	subs	r3, #48	; 0x30
 8005b70:	f7ff ff76 	bl	8005a60 <__multadd>
 8005b74:	e7ee      	b.n	8005b54 <__s2b+0x68>
 8005b76:	bf00      	nop
 8005b78:	080075e8 	.word	0x080075e8
 8005b7c:	08007674 	.word	0x08007674

08005b80 <__hi0bits>:
 8005b80:	0c02      	lsrs	r2, r0, #16
 8005b82:	0412      	lsls	r2, r2, #16
 8005b84:	4603      	mov	r3, r0
 8005b86:	b9ca      	cbnz	r2, 8005bbc <__hi0bits+0x3c>
 8005b88:	0403      	lsls	r3, r0, #16
 8005b8a:	2010      	movs	r0, #16
 8005b8c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005b90:	bf04      	itt	eq
 8005b92:	021b      	lsleq	r3, r3, #8
 8005b94:	3008      	addeq	r0, #8
 8005b96:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005b9a:	bf04      	itt	eq
 8005b9c:	011b      	lsleq	r3, r3, #4
 8005b9e:	3004      	addeq	r0, #4
 8005ba0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005ba4:	bf04      	itt	eq
 8005ba6:	009b      	lsleq	r3, r3, #2
 8005ba8:	3002      	addeq	r0, #2
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	db05      	blt.n	8005bba <__hi0bits+0x3a>
 8005bae:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005bb2:	f100 0001 	add.w	r0, r0, #1
 8005bb6:	bf08      	it	eq
 8005bb8:	2020      	moveq	r0, #32
 8005bba:	4770      	bx	lr
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	e7e5      	b.n	8005b8c <__hi0bits+0xc>

08005bc0 <__lo0bits>:
 8005bc0:	6803      	ldr	r3, [r0, #0]
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	f013 0007 	ands.w	r0, r3, #7
 8005bc8:	d00b      	beq.n	8005be2 <__lo0bits+0x22>
 8005bca:	07d9      	lsls	r1, r3, #31
 8005bcc:	d421      	bmi.n	8005c12 <__lo0bits+0x52>
 8005bce:	0798      	lsls	r0, r3, #30
 8005bd0:	bf49      	itett	mi
 8005bd2:	085b      	lsrmi	r3, r3, #1
 8005bd4:	089b      	lsrpl	r3, r3, #2
 8005bd6:	2001      	movmi	r0, #1
 8005bd8:	6013      	strmi	r3, [r2, #0]
 8005bda:	bf5c      	itt	pl
 8005bdc:	2002      	movpl	r0, #2
 8005bde:	6013      	strpl	r3, [r2, #0]
 8005be0:	4770      	bx	lr
 8005be2:	b299      	uxth	r1, r3
 8005be4:	b909      	cbnz	r1, 8005bea <__lo0bits+0x2a>
 8005be6:	2010      	movs	r0, #16
 8005be8:	0c1b      	lsrs	r3, r3, #16
 8005bea:	b2d9      	uxtb	r1, r3
 8005bec:	b909      	cbnz	r1, 8005bf2 <__lo0bits+0x32>
 8005bee:	3008      	adds	r0, #8
 8005bf0:	0a1b      	lsrs	r3, r3, #8
 8005bf2:	0719      	lsls	r1, r3, #28
 8005bf4:	bf04      	itt	eq
 8005bf6:	091b      	lsreq	r3, r3, #4
 8005bf8:	3004      	addeq	r0, #4
 8005bfa:	0799      	lsls	r1, r3, #30
 8005bfc:	bf04      	itt	eq
 8005bfe:	089b      	lsreq	r3, r3, #2
 8005c00:	3002      	addeq	r0, #2
 8005c02:	07d9      	lsls	r1, r3, #31
 8005c04:	d403      	bmi.n	8005c0e <__lo0bits+0x4e>
 8005c06:	085b      	lsrs	r3, r3, #1
 8005c08:	f100 0001 	add.w	r0, r0, #1
 8005c0c:	d003      	beq.n	8005c16 <__lo0bits+0x56>
 8005c0e:	6013      	str	r3, [r2, #0]
 8005c10:	4770      	bx	lr
 8005c12:	2000      	movs	r0, #0
 8005c14:	4770      	bx	lr
 8005c16:	2020      	movs	r0, #32
 8005c18:	4770      	bx	lr
	...

08005c1c <__i2b>:
 8005c1c:	b510      	push	{r4, lr}
 8005c1e:	460c      	mov	r4, r1
 8005c20:	2101      	movs	r1, #1
 8005c22:	f7ff febb 	bl	800599c <_Balloc>
 8005c26:	4602      	mov	r2, r0
 8005c28:	b928      	cbnz	r0, 8005c36 <__i2b+0x1a>
 8005c2a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005c2e:	4b04      	ldr	r3, [pc, #16]	; (8005c40 <__i2b+0x24>)
 8005c30:	4804      	ldr	r0, [pc, #16]	; (8005c44 <__i2b+0x28>)
 8005c32:	f000 fdef 	bl	8006814 <__assert_func>
 8005c36:	2301      	movs	r3, #1
 8005c38:	6144      	str	r4, [r0, #20]
 8005c3a:	6103      	str	r3, [r0, #16]
 8005c3c:	bd10      	pop	{r4, pc}
 8005c3e:	bf00      	nop
 8005c40:	080075e8 	.word	0x080075e8
 8005c44:	08007674 	.word	0x08007674

08005c48 <__multiply>:
 8005c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c4c:	4691      	mov	r9, r2
 8005c4e:	690a      	ldr	r2, [r1, #16]
 8005c50:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005c54:	460c      	mov	r4, r1
 8005c56:	429a      	cmp	r2, r3
 8005c58:	bfbe      	ittt	lt
 8005c5a:	460b      	movlt	r3, r1
 8005c5c:	464c      	movlt	r4, r9
 8005c5e:	4699      	movlt	r9, r3
 8005c60:	6927      	ldr	r7, [r4, #16]
 8005c62:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005c66:	68a3      	ldr	r3, [r4, #8]
 8005c68:	6861      	ldr	r1, [r4, #4]
 8005c6a:	eb07 060a 	add.w	r6, r7, sl
 8005c6e:	42b3      	cmp	r3, r6
 8005c70:	b085      	sub	sp, #20
 8005c72:	bfb8      	it	lt
 8005c74:	3101      	addlt	r1, #1
 8005c76:	f7ff fe91 	bl	800599c <_Balloc>
 8005c7a:	b930      	cbnz	r0, 8005c8a <__multiply+0x42>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	f240 115d 	movw	r1, #349	; 0x15d
 8005c82:	4b43      	ldr	r3, [pc, #268]	; (8005d90 <__multiply+0x148>)
 8005c84:	4843      	ldr	r0, [pc, #268]	; (8005d94 <__multiply+0x14c>)
 8005c86:	f000 fdc5 	bl	8006814 <__assert_func>
 8005c8a:	f100 0514 	add.w	r5, r0, #20
 8005c8e:	462b      	mov	r3, r5
 8005c90:	2200      	movs	r2, #0
 8005c92:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005c96:	4543      	cmp	r3, r8
 8005c98:	d321      	bcc.n	8005cde <__multiply+0x96>
 8005c9a:	f104 0314 	add.w	r3, r4, #20
 8005c9e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005ca2:	f109 0314 	add.w	r3, r9, #20
 8005ca6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005caa:	9202      	str	r2, [sp, #8]
 8005cac:	1b3a      	subs	r2, r7, r4
 8005cae:	3a15      	subs	r2, #21
 8005cb0:	f022 0203 	bic.w	r2, r2, #3
 8005cb4:	3204      	adds	r2, #4
 8005cb6:	f104 0115 	add.w	r1, r4, #21
 8005cba:	428f      	cmp	r7, r1
 8005cbc:	bf38      	it	cc
 8005cbe:	2204      	movcc	r2, #4
 8005cc0:	9201      	str	r2, [sp, #4]
 8005cc2:	9a02      	ldr	r2, [sp, #8]
 8005cc4:	9303      	str	r3, [sp, #12]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d80c      	bhi.n	8005ce4 <__multiply+0x9c>
 8005cca:	2e00      	cmp	r6, #0
 8005ccc:	dd03      	ble.n	8005cd6 <__multiply+0x8e>
 8005cce:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d059      	beq.n	8005d8a <__multiply+0x142>
 8005cd6:	6106      	str	r6, [r0, #16]
 8005cd8:	b005      	add	sp, #20
 8005cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cde:	f843 2b04 	str.w	r2, [r3], #4
 8005ce2:	e7d8      	b.n	8005c96 <__multiply+0x4e>
 8005ce4:	f8b3 a000 	ldrh.w	sl, [r3]
 8005ce8:	f1ba 0f00 	cmp.w	sl, #0
 8005cec:	d023      	beq.n	8005d36 <__multiply+0xee>
 8005cee:	46a9      	mov	r9, r5
 8005cf0:	f04f 0c00 	mov.w	ip, #0
 8005cf4:	f104 0e14 	add.w	lr, r4, #20
 8005cf8:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005cfc:	f8d9 1000 	ldr.w	r1, [r9]
 8005d00:	fa1f fb82 	uxth.w	fp, r2
 8005d04:	b289      	uxth	r1, r1
 8005d06:	fb0a 110b 	mla	r1, sl, fp, r1
 8005d0a:	4461      	add	r1, ip
 8005d0c:	f8d9 c000 	ldr.w	ip, [r9]
 8005d10:	0c12      	lsrs	r2, r2, #16
 8005d12:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005d16:	fb0a c202 	mla	r2, sl, r2, ip
 8005d1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005d1e:	b289      	uxth	r1, r1
 8005d20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005d24:	4577      	cmp	r7, lr
 8005d26:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005d2a:	f849 1b04 	str.w	r1, [r9], #4
 8005d2e:	d8e3      	bhi.n	8005cf8 <__multiply+0xb0>
 8005d30:	9a01      	ldr	r2, [sp, #4]
 8005d32:	f845 c002 	str.w	ip, [r5, r2]
 8005d36:	9a03      	ldr	r2, [sp, #12]
 8005d38:	3304      	adds	r3, #4
 8005d3a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005d3e:	f1b9 0f00 	cmp.w	r9, #0
 8005d42:	d020      	beq.n	8005d86 <__multiply+0x13e>
 8005d44:	46ae      	mov	lr, r5
 8005d46:	f04f 0a00 	mov.w	sl, #0
 8005d4a:	6829      	ldr	r1, [r5, #0]
 8005d4c:	f104 0c14 	add.w	ip, r4, #20
 8005d50:	f8bc b000 	ldrh.w	fp, [ip]
 8005d54:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005d58:	b289      	uxth	r1, r1
 8005d5a:	fb09 220b 	mla	r2, r9, fp, r2
 8005d5e:	4492      	add	sl, r2
 8005d60:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005d64:	f84e 1b04 	str.w	r1, [lr], #4
 8005d68:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005d6c:	f8be 1000 	ldrh.w	r1, [lr]
 8005d70:	0c12      	lsrs	r2, r2, #16
 8005d72:	fb09 1102 	mla	r1, r9, r2, r1
 8005d76:	4567      	cmp	r7, ip
 8005d78:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005d7c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005d80:	d8e6      	bhi.n	8005d50 <__multiply+0x108>
 8005d82:	9a01      	ldr	r2, [sp, #4]
 8005d84:	50a9      	str	r1, [r5, r2]
 8005d86:	3504      	adds	r5, #4
 8005d88:	e79b      	b.n	8005cc2 <__multiply+0x7a>
 8005d8a:	3e01      	subs	r6, #1
 8005d8c:	e79d      	b.n	8005cca <__multiply+0x82>
 8005d8e:	bf00      	nop
 8005d90:	080075e8 	.word	0x080075e8
 8005d94:	08007674 	.word	0x08007674

08005d98 <__pow5mult>:
 8005d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d9c:	4615      	mov	r5, r2
 8005d9e:	f012 0203 	ands.w	r2, r2, #3
 8005da2:	4606      	mov	r6, r0
 8005da4:	460f      	mov	r7, r1
 8005da6:	d007      	beq.n	8005db8 <__pow5mult+0x20>
 8005da8:	4c25      	ldr	r4, [pc, #148]	; (8005e40 <__pow5mult+0xa8>)
 8005daa:	3a01      	subs	r2, #1
 8005dac:	2300      	movs	r3, #0
 8005dae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005db2:	f7ff fe55 	bl	8005a60 <__multadd>
 8005db6:	4607      	mov	r7, r0
 8005db8:	10ad      	asrs	r5, r5, #2
 8005dba:	d03d      	beq.n	8005e38 <__pow5mult+0xa0>
 8005dbc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005dbe:	b97c      	cbnz	r4, 8005de0 <__pow5mult+0x48>
 8005dc0:	2010      	movs	r0, #16
 8005dc2:	f7ff fdb5 	bl	8005930 <malloc>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	6270      	str	r0, [r6, #36]	; 0x24
 8005dca:	b928      	cbnz	r0, 8005dd8 <__pow5mult+0x40>
 8005dcc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005dd0:	4b1c      	ldr	r3, [pc, #112]	; (8005e44 <__pow5mult+0xac>)
 8005dd2:	481d      	ldr	r0, [pc, #116]	; (8005e48 <__pow5mult+0xb0>)
 8005dd4:	f000 fd1e 	bl	8006814 <__assert_func>
 8005dd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ddc:	6004      	str	r4, [r0, #0]
 8005dde:	60c4      	str	r4, [r0, #12]
 8005de0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005de4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005de8:	b94c      	cbnz	r4, 8005dfe <__pow5mult+0x66>
 8005dea:	f240 2171 	movw	r1, #625	; 0x271
 8005dee:	4630      	mov	r0, r6
 8005df0:	f7ff ff14 	bl	8005c1c <__i2b>
 8005df4:	2300      	movs	r3, #0
 8005df6:	4604      	mov	r4, r0
 8005df8:	f8c8 0008 	str.w	r0, [r8, #8]
 8005dfc:	6003      	str	r3, [r0, #0]
 8005dfe:	f04f 0900 	mov.w	r9, #0
 8005e02:	07eb      	lsls	r3, r5, #31
 8005e04:	d50a      	bpl.n	8005e1c <__pow5mult+0x84>
 8005e06:	4639      	mov	r1, r7
 8005e08:	4622      	mov	r2, r4
 8005e0a:	4630      	mov	r0, r6
 8005e0c:	f7ff ff1c 	bl	8005c48 <__multiply>
 8005e10:	4680      	mov	r8, r0
 8005e12:	4639      	mov	r1, r7
 8005e14:	4630      	mov	r0, r6
 8005e16:	f7ff fe01 	bl	8005a1c <_Bfree>
 8005e1a:	4647      	mov	r7, r8
 8005e1c:	106d      	asrs	r5, r5, #1
 8005e1e:	d00b      	beq.n	8005e38 <__pow5mult+0xa0>
 8005e20:	6820      	ldr	r0, [r4, #0]
 8005e22:	b938      	cbnz	r0, 8005e34 <__pow5mult+0x9c>
 8005e24:	4622      	mov	r2, r4
 8005e26:	4621      	mov	r1, r4
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f7ff ff0d 	bl	8005c48 <__multiply>
 8005e2e:	6020      	str	r0, [r4, #0]
 8005e30:	f8c0 9000 	str.w	r9, [r0]
 8005e34:	4604      	mov	r4, r0
 8005e36:	e7e4      	b.n	8005e02 <__pow5mult+0x6a>
 8005e38:	4638      	mov	r0, r7
 8005e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e3e:	bf00      	nop
 8005e40:	080077c0 	.word	0x080077c0
 8005e44:	08007576 	.word	0x08007576
 8005e48:	08007674 	.word	0x08007674

08005e4c <__lshift>:
 8005e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e50:	460c      	mov	r4, r1
 8005e52:	4607      	mov	r7, r0
 8005e54:	4691      	mov	r9, r2
 8005e56:	6923      	ldr	r3, [r4, #16]
 8005e58:	6849      	ldr	r1, [r1, #4]
 8005e5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005e5e:	68a3      	ldr	r3, [r4, #8]
 8005e60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005e64:	f108 0601 	add.w	r6, r8, #1
 8005e68:	42b3      	cmp	r3, r6
 8005e6a:	db0b      	blt.n	8005e84 <__lshift+0x38>
 8005e6c:	4638      	mov	r0, r7
 8005e6e:	f7ff fd95 	bl	800599c <_Balloc>
 8005e72:	4605      	mov	r5, r0
 8005e74:	b948      	cbnz	r0, 8005e8a <__lshift+0x3e>
 8005e76:	4602      	mov	r2, r0
 8005e78:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005e7c:	4b29      	ldr	r3, [pc, #164]	; (8005f24 <__lshift+0xd8>)
 8005e7e:	482a      	ldr	r0, [pc, #168]	; (8005f28 <__lshift+0xdc>)
 8005e80:	f000 fcc8 	bl	8006814 <__assert_func>
 8005e84:	3101      	adds	r1, #1
 8005e86:	005b      	lsls	r3, r3, #1
 8005e88:	e7ee      	b.n	8005e68 <__lshift+0x1c>
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	f100 0114 	add.w	r1, r0, #20
 8005e90:	f100 0210 	add.w	r2, r0, #16
 8005e94:	4618      	mov	r0, r3
 8005e96:	4553      	cmp	r3, sl
 8005e98:	db37      	blt.n	8005f0a <__lshift+0xbe>
 8005e9a:	6920      	ldr	r0, [r4, #16]
 8005e9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ea0:	f104 0314 	add.w	r3, r4, #20
 8005ea4:	f019 091f 	ands.w	r9, r9, #31
 8005ea8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005eac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005eb0:	d02f      	beq.n	8005f12 <__lshift+0xc6>
 8005eb2:	468a      	mov	sl, r1
 8005eb4:	f04f 0c00 	mov.w	ip, #0
 8005eb8:	f1c9 0e20 	rsb	lr, r9, #32
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	fa02 f209 	lsl.w	r2, r2, r9
 8005ec2:	ea42 020c 	orr.w	r2, r2, ip
 8005ec6:	f84a 2b04 	str.w	r2, [sl], #4
 8005eca:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ece:	4298      	cmp	r0, r3
 8005ed0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005ed4:	d8f2      	bhi.n	8005ebc <__lshift+0x70>
 8005ed6:	1b03      	subs	r3, r0, r4
 8005ed8:	3b15      	subs	r3, #21
 8005eda:	f023 0303 	bic.w	r3, r3, #3
 8005ede:	3304      	adds	r3, #4
 8005ee0:	f104 0215 	add.w	r2, r4, #21
 8005ee4:	4290      	cmp	r0, r2
 8005ee6:	bf38      	it	cc
 8005ee8:	2304      	movcc	r3, #4
 8005eea:	f841 c003 	str.w	ip, [r1, r3]
 8005eee:	f1bc 0f00 	cmp.w	ip, #0
 8005ef2:	d001      	beq.n	8005ef8 <__lshift+0xac>
 8005ef4:	f108 0602 	add.w	r6, r8, #2
 8005ef8:	3e01      	subs	r6, #1
 8005efa:	4638      	mov	r0, r7
 8005efc:	4621      	mov	r1, r4
 8005efe:	612e      	str	r6, [r5, #16]
 8005f00:	f7ff fd8c 	bl	8005a1c <_Bfree>
 8005f04:	4628      	mov	r0, r5
 8005f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8005f0e:	3301      	adds	r3, #1
 8005f10:	e7c1      	b.n	8005e96 <__lshift+0x4a>
 8005f12:	3904      	subs	r1, #4
 8005f14:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f18:	4298      	cmp	r0, r3
 8005f1a:	f841 2f04 	str.w	r2, [r1, #4]!
 8005f1e:	d8f9      	bhi.n	8005f14 <__lshift+0xc8>
 8005f20:	e7ea      	b.n	8005ef8 <__lshift+0xac>
 8005f22:	bf00      	nop
 8005f24:	080075e8 	.word	0x080075e8
 8005f28:	08007674 	.word	0x08007674

08005f2c <__mcmp>:
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	690a      	ldr	r2, [r1, #16]
 8005f30:	6900      	ldr	r0, [r0, #16]
 8005f32:	b530      	push	{r4, r5, lr}
 8005f34:	1a80      	subs	r0, r0, r2
 8005f36:	d10d      	bne.n	8005f54 <__mcmp+0x28>
 8005f38:	3314      	adds	r3, #20
 8005f3a:	3114      	adds	r1, #20
 8005f3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005f40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005f44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005f48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005f4c:	4295      	cmp	r5, r2
 8005f4e:	d002      	beq.n	8005f56 <__mcmp+0x2a>
 8005f50:	d304      	bcc.n	8005f5c <__mcmp+0x30>
 8005f52:	2001      	movs	r0, #1
 8005f54:	bd30      	pop	{r4, r5, pc}
 8005f56:	42a3      	cmp	r3, r4
 8005f58:	d3f4      	bcc.n	8005f44 <__mcmp+0x18>
 8005f5a:	e7fb      	b.n	8005f54 <__mcmp+0x28>
 8005f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f60:	e7f8      	b.n	8005f54 <__mcmp+0x28>
	...

08005f64 <__mdiff>:
 8005f64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f68:	460d      	mov	r5, r1
 8005f6a:	4607      	mov	r7, r0
 8005f6c:	4611      	mov	r1, r2
 8005f6e:	4628      	mov	r0, r5
 8005f70:	4614      	mov	r4, r2
 8005f72:	f7ff ffdb 	bl	8005f2c <__mcmp>
 8005f76:	1e06      	subs	r6, r0, #0
 8005f78:	d111      	bne.n	8005f9e <__mdiff+0x3a>
 8005f7a:	4631      	mov	r1, r6
 8005f7c:	4638      	mov	r0, r7
 8005f7e:	f7ff fd0d 	bl	800599c <_Balloc>
 8005f82:	4602      	mov	r2, r0
 8005f84:	b928      	cbnz	r0, 8005f92 <__mdiff+0x2e>
 8005f86:	f240 2132 	movw	r1, #562	; 0x232
 8005f8a:	4b3a      	ldr	r3, [pc, #232]	; (8006074 <__mdiff+0x110>)
 8005f8c:	483a      	ldr	r0, [pc, #232]	; (8006078 <__mdiff+0x114>)
 8005f8e:	f000 fc41 	bl	8006814 <__assert_func>
 8005f92:	2301      	movs	r3, #1
 8005f94:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005f98:	4610      	mov	r0, r2
 8005f9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f9e:	bfa4      	itt	ge
 8005fa0:	4623      	movge	r3, r4
 8005fa2:	462c      	movge	r4, r5
 8005fa4:	4638      	mov	r0, r7
 8005fa6:	6861      	ldr	r1, [r4, #4]
 8005fa8:	bfa6      	itte	ge
 8005faa:	461d      	movge	r5, r3
 8005fac:	2600      	movge	r6, #0
 8005fae:	2601      	movlt	r6, #1
 8005fb0:	f7ff fcf4 	bl	800599c <_Balloc>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	b918      	cbnz	r0, 8005fc0 <__mdiff+0x5c>
 8005fb8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005fbc:	4b2d      	ldr	r3, [pc, #180]	; (8006074 <__mdiff+0x110>)
 8005fbe:	e7e5      	b.n	8005f8c <__mdiff+0x28>
 8005fc0:	f102 0814 	add.w	r8, r2, #20
 8005fc4:	46c2      	mov	sl, r8
 8005fc6:	f04f 0c00 	mov.w	ip, #0
 8005fca:	6927      	ldr	r7, [r4, #16]
 8005fcc:	60c6      	str	r6, [r0, #12]
 8005fce:	692e      	ldr	r6, [r5, #16]
 8005fd0:	f104 0014 	add.w	r0, r4, #20
 8005fd4:	f105 0914 	add.w	r9, r5, #20
 8005fd8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005fdc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005fe0:	3410      	adds	r4, #16
 8005fe2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005fe6:	f859 3b04 	ldr.w	r3, [r9], #4
 8005fea:	fa1f f18b 	uxth.w	r1, fp
 8005fee:	448c      	add	ip, r1
 8005ff0:	b299      	uxth	r1, r3
 8005ff2:	0c1b      	lsrs	r3, r3, #16
 8005ff4:	ebac 0101 	sub.w	r1, ip, r1
 8005ff8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005ffc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006000:	b289      	uxth	r1, r1
 8006002:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006006:	454e      	cmp	r6, r9
 8006008:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800600c:	f84a 3b04 	str.w	r3, [sl], #4
 8006010:	d8e7      	bhi.n	8005fe2 <__mdiff+0x7e>
 8006012:	1b73      	subs	r3, r6, r5
 8006014:	3b15      	subs	r3, #21
 8006016:	f023 0303 	bic.w	r3, r3, #3
 800601a:	3515      	adds	r5, #21
 800601c:	3304      	adds	r3, #4
 800601e:	42ae      	cmp	r6, r5
 8006020:	bf38      	it	cc
 8006022:	2304      	movcc	r3, #4
 8006024:	4418      	add	r0, r3
 8006026:	4443      	add	r3, r8
 8006028:	461e      	mov	r6, r3
 800602a:	4605      	mov	r5, r0
 800602c:	4575      	cmp	r5, lr
 800602e:	d30e      	bcc.n	800604e <__mdiff+0xea>
 8006030:	f10e 0103 	add.w	r1, lr, #3
 8006034:	1a09      	subs	r1, r1, r0
 8006036:	f021 0103 	bic.w	r1, r1, #3
 800603a:	3803      	subs	r0, #3
 800603c:	4586      	cmp	lr, r0
 800603e:	bf38      	it	cc
 8006040:	2100      	movcc	r1, #0
 8006042:	4419      	add	r1, r3
 8006044:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006048:	b18b      	cbz	r3, 800606e <__mdiff+0x10a>
 800604a:	6117      	str	r7, [r2, #16]
 800604c:	e7a4      	b.n	8005f98 <__mdiff+0x34>
 800604e:	f855 8b04 	ldr.w	r8, [r5], #4
 8006052:	fa1f f188 	uxth.w	r1, r8
 8006056:	4461      	add	r1, ip
 8006058:	140c      	asrs	r4, r1, #16
 800605a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800605e:	b289      	uxth	r1, r1
 8006060:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006064:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006068:	f846 1b04 	str.w	r1, [r6], #4
 800606c:	e7de      	b.n	800602c <__mdiff+0xc8>
 800606e:	3f01      	subs	r7, #1
 8006070:	e7e8      	b.n	8006044 <__mdiff+0xe0>
 8006072:	bf00      	nop
 8006074:	080075e8 	.word	0x080075e8
 8006078:	08007674 	.word	0x08007674

0800607c <__ulp>:
 800607c:	4b11      	ldr	r3, [pc, #68]	; (80060c4 <__ulp+0x48>)
 800607e:	400b      	ands	r3, r1
 8006080:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006084:	2b00      	cmp	r3, #0
 8006086:	dd02      	ble.n	800608e <__ulp+0x12>
 8006088:	2000      	movs	r0, #0
 800608a:	4619      	mov	r1, r3
 800608c:	4770      	bx	lr
 800608e:	425b      	negs	r3, r3
 8006090:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006094:	f04f 0000 	mov.w	r0, #0
 8006098:	f04f 0100 	mov.w	r1, #0
 800609c:	ea4f 5223 	mov.w	r2, r3, asr #20
 80060a0:	da04      	bge.n	80060ac <__ulp+0x30>
 80060a2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80060a6:	fa43 f102 	asr.w	r1, r3, r2
 80060aa:	4770      	bx	lr
 80060ac:	f1a2 0314 	sub.w	r3, r2, #20
 80060b0:	2b1e      	cmp	r3, #30
 80060b2:	bfd6      	itet	le
 80060b4:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80060b8:	2301      	movgt	r3, #1
 80060ba:	fa22 f303 	lsrle.w	r3, r2, r3
 80060be:	4618      	mov	r0, r3
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop
 80060c4:	7ff00000 	.word	0x7ff00000

080060c8 <__b2d>:
 80060c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060cc:	6907      	ldr	r7, [r0, #16]
 80060ce:	f100 0914 	add.w	r9, r0, #20
 80060d2:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80060d6:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80060da:	f1a7 0804 	sub.w	r8, r7, #4
 80060de:	4630      	mov	r0, r6
 80060e0:	f7ff fd4e 	bl	8005b80 <__hi0bits>
 80060e4:	f1c0 0320 	rsb	r3, r0, #32
 80060e8:	280a      	cmp	r0, #10
 80060ea:	600b      	str	r3, [r1, #0]
 80060ec:	491f      	ldr	r1, [pc, #124]	; (800616c <__b2d+0xa4>)
 80060ee:	dc17      	bgt.n	8006120 <__b2d+0x58>
 80060f0:	45c1      	cmp	r9, r8
 80060f2:	bf28      	it	cs
 80060f4:	2200      	movcs	r2, #0
 80060f6:	f1c0 0c0b 	rsb	ip, r0, #11
 80060fa:	fa26 f30c 	lsr.w	r3, r6, ip
 80060fe:	bf38      	it	cc
 8006100:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006104:	ea43 0501 	orr.w	r5, r3, r1
 8006108:	f100 0315 	add.w	r3, r0, #21
 800610c:	fa06 f303 	lsl.w	r3, r6, r3
 8006110:	fa22 f20c 	lsr.w	r2, r2, ip
 8006114:	ea43 0402 	orr.w	r4, r3, r2
 8006118:	4620      	mov	r0, r4
 800611a:	4629      	mov	r1, r5
 800611c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006120:	45c1      	cmp	r9, r8
 8006122:	bf2e      	itee	cs
 8006124:	2200      	movcs	r2, #0
 8006126:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800612a:	f1a7 0808 	subcc.w	r8, r7, #8
 800612e:	f1b0 030b 	subs.w	r3, r0, #11
 8006132:	d016      	beq.n	8006162 <__b2d+0x9a>
 8006134:	f1c3 0720 	rsb	r7, r3, #32
 8006138:	fa22 f107 	lsr.w	r1, r2, r7
 800613c:	45c8      	cmp	r8, r9
 800613e:	fa06 f603 	lsl.w	r6, r6, r3
 8006142:	ea46 0601 	orr.w	r6, r6, r1
 8006146:	bf94      	ite	ls
 8006148:	2100      	movls	r1, #0
 800614a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800614e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8006152:	fa02 f003 	lsl.w	r0, r2, r3
 8006156:	40f9      	lsrs	r1, r7
 8006158:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800615c:	ea40 0401 	orr.w	r4, r0, r1
 8006160:	e7da      	b.n	8006118 <__b2d+0x50>
 8006162:	4614      	mov	r4, r2
 8006164:	ea46 0501 	orr.w	r5, r6, r1
 8006168:	e7d6      	b.n	8006118 <__b2d+0x50>
 800616a:	bf00      	nop
 800616c:	3ff00000 	.word	0x3ff00000

08006170 <__d2b>:
 8006170:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006174:	2101      	movs	r1, #1
 8006176:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800617a:	4690      	mov	r8, r2
 800617c:	461d      	mov	r5, r3
 800617e:	f7ff fc0d 	bl	800599c <_Balloc>
 8006182:	4604      	mov	r4, r0
 8006184:	b930      	cbnz	r0, 8006194 <__d2b+0x24>
 8006186:	4602      	mov	r2, r0
 8006188:	f240 310a 	movw	r1, #778	; 0x30a
 800618c:	4b24      	ldr	r3, [pc, #144]	; (8006220 <__d2b+0xb0>)
 800618e:	4825      	ldr	r0, [pc, #148]	; (8006224 <__d2b+0xb4>)
 8006190:	f000 fb40 	bl	8006814 <__assert_func>
 8006194:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006198:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800619c:	bb2d      	cbnz	r5, 80061ea <__d2b+0x7a>
 800619e:	9301      	str	r3, [sp, #4]
 80061a0:	f1b8 0300 	subs.w	r3, r8, #0
 80061a4:	d026      	beq.n	80061f4 <__d2b+0x84>
 80061a6:	4668      	mov	r0, sp
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	f7ff fd09 	bl	8005bc0 <__lo0bits>
 80061ae:	9900      	ldr	r1, [sp, #0]
 80061b0:	b1f0      	cbz	r0, 80061f0 <__d2b+0x80>
 80061b2:	9a01      	ldr	r2, [sp, #4]
 80061b4:	f1c0 0320 	rsb	r3, r0, #32
 80061b8:	fa02 f303 	lsl.w	r3, r2, r3
 80061bc:	430b      	orrs	r3, r1
 80061be:	40c2      	lsrs	r2, r0
 80061c0:	6163      	str	r3, [r4, #20]
 80061c2:	9201      	str	r2, [sp, #4]
 80061c4:	9b01      	ldr	r3, [sp, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	bf14      	ite	ne
 80061ca:	2102      	movne	r1, #2
 80061cc:	2101      	moveq	r1, #1
 80061ce:	61a3      	str	r3, [r4, #24]
 80061d0:	6121      	str	r1, [r4, #16]
 80061d2:	b1c5      	cbz	r5, 8006206 <__d2b+0x96>
 80061d4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80061d8:	4405      	add	r5, r0
 80061da:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80061de:	603d      	str	r5, [r7, #0]
 80061e0:	6030      	str	r0, [r6, #0]
 80061e2:	4620      	mov	r0, r4
 80061e4:	b002      	add	sp, #8
 80061e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061ee:	e7d6      	b.n	800619e <__d2b+0x2e>
 80061f0:	6161      	str	r1, [r4, #20]
 80061f2:	e7e7      	b.n	80061c4 <__d2b+0x54>
 80061f4:	a801      	add	r0, sp, #4
 80061f6:	f7ff fce3 	bl	8005bc0 <__lo0bits>
 80061fa:	2101      	movs	r1, #1
 80061fc:	9b01      	ldr	r3, [sp, #4]
 80061fe:	6121      	str	r1, [r4, #16]
 8006200:	6163      	str	r3, [r4, #20]
 8006202:	3020      	adds	r0, #32
 8006204:	e7e5      	b.n	80061d2 <__d2b+0x62>
 8006206:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800620a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800620e:	6038      	str	r0, [r7, #0]
 8006210:	6918      	ldr	r0, [r3, #16]
 8006212:	f7ff fcb5 	bl	8005b80 <__hi0bits>
 8006216:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800621a:	6031      	str	r1, [r6, #0]
 800621c:	e7e1      	b.n	80061e2 <__d2b+0x72>
 800621e:	bf00      	nop
 8006220:	080075e8 	.word	0x080075e8
 8006224:	08007674 	.word	0x08007674

08006228 <__ratio>:
 8006228:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800622c:	4688      	mov	r8, r1
 800622e:	4669      	mov	r1, sp
 8006230:	4681      	mov	r9, r0
 8006232:	f7ff ff49 	bl	80060c8 <__b2d>
 8006236:	460f      	mov	r7, r1
 8006238:	4604      	mov	r4, r0
 800623a:	460d      	mov	r5, r1
 800623c:	4640      	mov	r0, r8
 800623e:	a901      	add	r1, sp, #4
 8006240:	f7ff ff42 	bl	80060c8 <__b2d>
 8006244:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006248:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800624c:	468b      	mov	fp, r1
 800624e:	eba3 0c02 	sub.w	ip, r3, r2
 8006252:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006256:	1a9b      	subs	r3, r3, r2
 8006258:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800625c:	2b00      	cmp	r3, #0
 800625e:	bfd5      	itete	le
 8006260:	460a      	movle	r2, r1
 8006262:	462a      	movgt	r2, r5
 8006264:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006268:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800626c:	bfd8      	it	le
 800626e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006272:	465b      	mov	r3, fp
 8006274:	4602      	mov	r2, r0
 8006276:	4639      	mov	r1, r7
 8006278:	4620      	mov	r0, r4
 800627a:	f7fa fa57 	bl	800072c <__aeabi_ddiv>
 800627e:	b003      	add	sp, #12
 8006280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006284 <__copybits>:
 8006284:	3901      	subs	r1, #1
 8006286:	b570      	push	{r4, r5, r6, lr}
 8006288:	1149      	asrs	r1, r1, #5
 800628a:	6914      	ldr	r4, [r2, #16]
 800628c:	3101      	adds	r1, #1
 800628e:	f102 0314 	add.w	r3, r2, #20
 8006292:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006296:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800629a:	1f05      	subs	r5, r0, #4
 800629c:	42a3      	cmp	r3, r4
 800629e:	d30c      	bcc.n	80062ba <__copybits+0x36>
 80062a0:	1aa3      	subs	r3, r4, r2
 80062a2:	3b11      	subs	r3, #17
 80062a4:	f023 0303 	bic.w	r3, r3, #3
 80062a8:	3211      	adds	r2, #17
 80062aa:	42a2      	cmp	r2, r4
 80062ac:	bf88      	it	hi
 80062ae:	2300      	movhi	r3, #0
 80062b0:	4418      	add	r0, r3
 80062b2:	2300      	movs	r3, #0
 80062b4:	4288      	cmp	r0, r1
 80062b6:	d305      	bcc.n	80062c4 <__copybits+0x40>
 80062b8:	bd70      	pop	{r4, r5, r6, pc}
 80062ba:	f853 6b04 	ldr.w	r6, [r3], #4
 80062be:	f845 6f04 	str.w	r6, [r5, #4]!
 80062c2:	e7eb      	b.n	800629c <__copybits+0x18>
 80062c4:	f840 3b04 	str.w	r3, [r0], #4
 80062c8:	e7f4      	b.n	80062b4 <__copybits+0x30>

080062ca <__any_on>:
 80062ca:	f100 0214 	add.w	r2, r0, #20
 80062ce:	6900      	ldr	r0, [r0, #16]
 80062d0:	114b      	asrs	r3, r1, #5
 80062d2:	4298      	cmp	r0, r3
 80062d4:	b510      	push	{r4, lr}
 80062d6:	db11      	blt.n	80062fc <__any_on+0x32>
 80062d8:	dd0a      	ble.n	80062f0 <__any_on+0x26>
 80062da:	f011 011f 	ands.w	r1, r1, #31
 80062de:	d007      	beq.n	80062f0 <__any_on+0x26>
 80062e0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80062e4:	fa24 f001 	lsr.w	r0, r4, r1
 80062e8:	fa00 f101 	lsl.w	r1, r0, r1
 80062ec:	428c      	cmp	r4, r1
 80062ee:	d10b      	bne.n	8006308 <__any_on+0x3e>
 80062f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d803      	bhi.n	8006300 <__any_on+0x36>
 80062f8:	2000      	movs	r0, #0
 80062fa:	bd10      	pop	{r4, pc}
 80062fc:	4603      	mov	r3, r0
 80062fe:	e7f7      	b.n	80062f0 <__any_on+0x26>
 8006300:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006304:	2900      	cmp	r1, #0
 8006306:	d0f5      	beq.n	80062f4 <__any_on+0x2a>
 8006308:	2001      	movs	r0, #1
 800630a:	e7f6      	b.n	80062fa <__any_on+0x30>

0800630c <_calloc_r>:
 800630c:	b570      	push	{r4, r5, r6, lr}
 800630e:	fba1 5402 	umull	r5, r4, r1, r2
 8006312:	b934      	cbnz	r4, 8006322 <_calloc_r+0x16>
 8006314:	4629      	mov	r1, r5
 8006316:	f000 f875 	bl	8006404 <_malloc_r>
 800631a:	4606      	mov	r6, r0
 800631c:	b928      	cbnz	r0, 800632a <_calloc_r+0x1e>
 800631e:	4630      	mov	r0, r6
 8006320:	bd70      	pop	{r4, r5, r6, pc}
 8006322:	220c      	movs	r2, #12
 8006324:	2600      	movs	r6, #0
 8006326:	6002      	str	r2, [r0, #0]
 8006328:	e7f9      	b.n	800631e <_calloc_r+0x12>
 800632a:	462a      	mov	r2, r5
 800632c:	4621      	mov	r1, r4
 800632e:	f7fc fbf3 	bl	8002b18 <memset>
 8006332:	e7f4      	b.n	800631e <_calloc_r+0x12>

08006334 <_free_r>:
 8006334:	b538      	push	{r3, r4, r5, lr}
 8006336:	4605      	mov	r5, r0
 8006338:	2900      	cmp	r1, #0
 800633a:	d040      	beq.n	80063be <_free_r+0x8a>
 800633c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006340:	1f0c      	subs	r4, r1, #4
 8006342:	2b00      	cmp	r3, #0
 8006344:	bfb8      	it	lt
 8006346:	18e4      	addlt	r4, r4, r3
 8006348:	f000 faae 	bl	80068a8 <__malloc_lock>
 800634c:	4a1c      	ldr	r2, [pc, #112]	; (80063c0 <_free_r+0x8c>)
 800634e:	6813      	ldr	r3, [r2, #0]
 8006350:	b933      	cbnz	r3, 8006360 <_free_r+0x2c>
 8006352:	6063      	str	r3, [r4, #4]
 8006354:	6014      	str	r4, [r2, #0]
 8006356:	4628      	mov	r0, r5
 8006358:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800635c:	f000 baaa 	b.w	80068b4 <__malloc_unlock>
 8006360:	42a3      	cmp	r3, r4
 8006362:	d908      	bls.n	8006376 <_free_r+0x42>
 8006364:	6820      	ldr	r0, [r4, #0]
 8006366:	1821      	adds	r1, r4, r0
 8006368:	428b      	cmp	r3, r1
 800636a:	bf01      	itttt	eq
 800636c:	6819      	ldreq	r1, [r3, #0]
 800636e:	685b      	ldreq	r3, [r3, #4]
 8006370:	1809      	addeq	r1, r1, r0
 8006372:	6021      	streq	r1, [r4, #0]
 8006374:	e7ed      	b.n	8006352 <_free_r+0x1e>
 8006376:	461a      	mov	r2, r3
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	b10b      	cbz	r3, 8006380 <_free_r+0x4c>
 800637c:	42a3      	cmp	r3, r4
 800637e:	d9fa      	bls.n	8006376 <_free_r+0x42>
 8006380:	6811      	ldr	r1, [r2, #0]
 8006382:	1850      	adds	r0, r2, r1
 8006384:	42a0      	cmp	r0, r4
 8006386:	d10b      	bne.n	80063a0 <_free_r+0x6c>
 8006388:	6820      	ldr	r0, [r4, #0]
 800638a:	4401      	add	r1, r0
 800638c:	1850      	adds	r0, r2, r1
 800638e:	4283      	cmp	r3, r0
 8006390:	6011      	str	r1, [r2, #0]
 8006392:	d1e0      	bne.n	8006356 <_free_r+0x22>
 8006394:	6818      	ldr	r0, [r3, #0]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	4401      	add	r1, r0
 800639a:	6011      	str	r1, [r2, #0]
 800639c:	6053      	str	r3, [r2, #4]
 800639e:	e7da      	b.n	8006356 <_free_r+0x22>
 80063a0:	d902      	bls.n	80063a8 <_free_r+0x74>
 80063a2:	230c      	movs	r3, #12
 80063a4:	602b      	str	r3, [r5, #0]
 80063a6:	e7d6      	b.n	8006356 <_free_r+0x22>
 80063a8:	6820      	ldr	r0, [r4, #0]
 80063aa:	1821      	adds	r1, r4, r0
 80063ac:	428b      	cmp	r3, r1
 80063ae:	bf01      	itttt	eq
 80063b0:	6819      	ldreq	r1, [r3, #0]
 80063b2:	685b      	ldreq	r3, [r3, #4]
 80063b4:	1809      	addeq	r1, r1, r0
 80063b6:	6021      	streq	r1, [r4, #0]
 80063b8:	6063      	str	r3, [r4, #4]
 80063ba:	6054      	str	r4, [r2, #4]
 80063bc:	e7cb      	b.n	8006356 <_free_r+0x22>
 80063be:	bd38      	pop	{r3, r4, r5, pc}
 80063c0:	20000298 	.word	0x20000298

080063c4 <sbrk_aligned>:
 80063c4:	b570      	push	{r4, r5, r6, lr}
 80063c6:	4e0e      	ldr	r6, [pc, #56]	; (8006400 <sbrk_aligned+0x3c>)
 80063c8:	460c      	mov	r4, r1
 80063ca:	6831      	ldr	r1, [r6, #0]
 80063cc:	4605      	mov	r5, r0
 80063ce:	b911      	cbnz	r1, 80063d6 <sbrk_aligned+0x12>
 80063d0:	f000 f9ee 	bl	80067b0 <_sbrk_r>
 80063d4:	6030      	str	r0, [r6, #0]
 80063d6:	4621      	mov	r1, r4
 80063d8:	4628      	mov	r0, r5
 80063da:	f000 f9e9 	bl	80067b0 <_sbrk_r>
 80063de:	1c43      	adds	r3, r0, #1
 80063e0:	d00a      	beq.n	80063f8 <sbrk_aligned+0x34>
 80063e2:	1cc4      	adds	r4, r0, #3
 80063e4:	f024 0403 	bic.w	r4, r4, #3
 80063e8:	42a0      	cmp	r0, r4
 80063ea:	d007      	beq.n	80063fc <sbrk_aligned+0x38>
 80063ec:	1a21      	subs	r1, r4, r0
 80063ee:	4628      	mov	r0, r5
 80063f0:	f000 f9de 	bl	80067b0 <_sbrk_r>
 80063f4:	3001      	adds	r0, #1
 80063f6:	d101      	bne.n	80063fc <sbrk_aligned+0x38>
 80063f8:	f04f 34ff 	mov.w	r4, #4294967295
 80063fc:	4620      	mov	r0, r4
 80063fe:	bd70      	pop	{r4, r5, r6, pc}
 8006400:	2000029c 	.word	0x2000029c

08006404 <_malloc_r>:
 8006404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006408:	1ccd      	adds	r5, r1, #3
 800640a:	f025 0503 	bic.w	r5, r5, #3
 800640e:	3508      	adds	r5, #8
 8006410:	2d0c      	cmp	r5, #12
 8006412:	bf38      	it	cc
 8006414:	250c      	movcc	r5, #12
 8006416:	2d00      	cmp	r5, #0
 8006418:	4607      	mov	r7, r0
 800641a:	db01      	blt.n	8006420 <_malloc_r+0x1c>
 800641c:	42a9      	cmp	r1, r5
 800641e:	d905      	bls.n	800642c <_malloc_r+0x28>
 8006420:	230c      	movs	r3, #12
 8006422:	2600      	movs	r6, #0
 8006424:	603b      	str	r3, [r7, #0]
 8006426:	4630      	mov	r0, r6
 8006428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800642c:	4e2e      	ldr	r6, [pc, #184]	; (80064e8 <_malloc_r+0xe4>)
 800642e:	f000 fa3b 	bl	80068a8 <__malloc_lock>
 8006432:	6833      	ldr	r3, [r6, #0]
 8006434:	461c      	mov	r4, r3
 8006436:	bb34      	cbnz	r4, 8006486 <_malloc_r+0x82>
 8006438:	4629      	mov	r1, r5
 800643a:	4638      	mov	r0, r7
 800643c:	f7ff ffc2 	bl	80063c4 <sbrk_aligned>
 8006440:	1c43      	adds	r3, r0, #1
 8006442:	4604      	mov	r4, r0
 8006444:	d14d      	bne.n	80064e2 <_malloc_r+0xde>
 8006446:	6834      	ldr	r4, [r6, #0]
 8006448:	4626      	mov	r6, r4
 800644a:	2e00      	cmp	r6, #0
 800644c:	d140      	bne.n	80064d0 <_malloc_r+0xcc>
 800644e:	6823      	ldr	r3, [r4, #0]
 8006450:	4631      	mov	r1, r6
 8006452:	4638      	mov	r0, r7
 8006454:	eb04 0803 	add.w	r8, r4, r3
 8006458:	f000 f9aa 	bl	80067b0 <_sbrk_r>
 800645c:	4580      	cmp	r8, r0
 800645e:	d13a      	bne.n	80064d6 <_malloc_r+0xd2>
 8006460:	6821      	ldr	r1, [r4, #0]
 8006462:	3503      	adds	r5, #3
 8006464:	1a6d      	subs	r5, r5, r1
 8006466:	f025 0503 	bic.w	r5, r5, #3
 800646a:	3508      	adds	r5, #8
 800646c:	2d0c      	cmp	r5, #12
 800646e:	bf38      	it	cc
 8006470:	250c      	movcc	r5, #12
 8006472:	4638      	mov	r0, r7
 8006474:	4629      	mov	r1, r5
 8006476:	f7ff ffa5 	bl	80063c4 <sbrk_aligned>
 800647a:	3001      	adds	r0, #1
 800647c:	d02b      	beq.n	80064d6 <_malloc_r+0xd2>
 800647e:	6823      	ldr	r3, [r4, #0]
 8006480:	442b      	add	r3, r5
 8006482:	6023      	str	r3, [r4, #0]
 8006484:	e00e      	b.n	80064a4 <_malloc_r+0xa0>
 8006486:	6822      	ldr	r2, [r4, #0]
 8006488:	1b52      	subs	r2, r2, r5
 800648a:	d41e      	bmi.n	80064ca <_malloc_r+0xc6>
 800648c:	2a0b      	cmp	r2, #11
 800648e:	d916      	bls.n	80064be <_malloc_r+0xba>
 8006490:	1961      	adds	r1, r4, r5
 8006492:	42a3      	cmp	r3, r4
 8006494:	6025      	str	r5, [r4, #0]
 8006496:	bf18      	it	ne
 8006498:	6059      	strne	r1, [r3, #4]
 800649a:	6863      	ldr	r3, [r4, #4]
 800649c:	bf08      	it	eq
 800649e:	6031      	streq	r1, [r6, #0]
 80064a0:	5162      	str	r2, [r4, r5]
 80064a2:	604b      	str	r3, [r1, #4]
 80064a4:	4638      	mov	r0, r7
 80064a6:	f104 060b 	add.w	r6, r4, #11
 80064aa:	f000 fa03 	bl	80068b4 <__malloc_unlock>
 80064ae:	f026 0607 	bic.w	r6, r6, #7
 80064b2:	1d23      	adds	r3, r4, #4
 80064b4:	1af2      	subs	r2, r6, r3
 80064b6:	d0b6      	beq.n	8006426 <_malloc_r+0x22>
 80064b8:	1b9b      	subs	r3, r3, r6
 80064ba:	50a3      	str	r3, [r4, r2]
 80064bc:	e7b3      	b.n	8006426 <_malloc_r+0x22>
 80064be:	6862      	ldr	r2, [r4, #4]
 80064c0:	42a3      	cmp	r3, r4
 80064c2:	bf0c      	ite	eq
 80064c4:	6032      	streq	r2, [r6, #0]
 80064c6:	605a      	strne	r2, [r3, #4]
 80064c8:	e7ec      	b.n	80064a4 <_malloc_r+0xa0>
 80064ca:	4623      	mov	r3, r4
 80064cc:	6864      	ldr	r4, [r4, #4]
 80064ce:	e7b2      	b.n	8006436 <_malloc_r+0x32>
 80064d0:	4634      	mov	r4, r6
 80064d2:	6876      	ldr	r6, [r6, #4]
 80064d4:	e7b9      	b.n	800644a <_malloc_r+0x46>
 80064d6:	230c      	movs	r3, #12
 80064d8:	4638      	mov	r0, r7
 80064da:	603b      	str	r3, [r7, #0]
 80064dc:	f000 f9ea 	bl	80068b4 <__malloc_unlock>
 80064e0:	e7a1      	b.n	8006426 <_malloc_r+0x22>
 80064e2:	6025      	str	r5, [r4, #0]
 80064e4:	e7de      	b.n	80064a4 <_malloc_r+0xa0>
 80064e6:	bf00      	nop
 80064e8:	20000298 	.word	0x20000298

080064ec <__ssputs_r>:
 80064ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064f0:	688e      	ldr	r6, [r1, #8]
 80064f2:	4682      	mov	sl, r0
 80064f4:	429e      	cmp	r6, r3
 80064f6:	460c      	mov	r4, r1
 80064f8:	4690      	mov	r8, r2
 80064fa:	461f      	mov	r7, r3
 80064fc:	d838      	bhi.n	8006570 <__ssputs_r+0x84>
 80064fe:	898a      	ldrh	r2, [r1, #12]
 8006500:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006504:	d032      	beq.n	800656c <__ssputs_r+0x80>
 8006506:	6825      	ldr	r5, [r4, #0]
 8006508:	6909      	ldr	r1, [r1, #16]
 800650a:	3301      	adds	r3, #1
 800650c:	eba5 0901 	sub.w	r9, r5, r1
 8006510:	6965      	ldr	r5, [r4, #20]
 8006512:	444b      	add	r3, r9
 8006514:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006518:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800651c:	106d      	asrs	r5, r5, #1
 800651e:	429d      	cmp	r5, r3
 8006520:	bf38      	it	cc
 8006522:	461d      	movcc	r5, r3
 8006524:	0553      	lsls	r3, r2, #21
 8006526:	d531      	bpl.n	800658c <__ssputs_r+0xa0>
 8006528:	4629      	mov	r1, r5
 800652a:	f7ff ff6b 	bl	8006404 <_malloc_r>
 800652e:	4606      	mov	r6, r0
 8006530:	b950      	cbnz	r0, 8006548 <__ssputs_r+0x5c>
 8006532:	230c      	movs	r3, #12
 8006534:	f04f 30ff 	mov.w	r0, #4294967295
 8006538:	f8ca 3000 	str.w	r3, [sl]
 800653c:	89a3      	ldrh	r3, [r4, #12]
 800653e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006542:	81a3      	strh	r3, [r4, #12]
 8006544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006548:	464a      	mov	r2, r9
 800654a:	6921      	ldr	r1, [r4, #16]
 800654c:	f7ff fa18 	bl	8005980 <memcpy>
 8006550:	89a3      	ldrh	r3, [r4, #12]
 8006552:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006556:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800655a:	81a3      	strh	r3, [r4, #12]
 800655c:	6126      	str	r6, [r4, #16]
 800655e:	444e      	add	r6, r9
 8006560:	6026      	str	r6, [r4, #0]
 8006562:	463e      	mov	r6, r7
 8006564:	6165      	str	r5, [r4, #20]
 8006566:	eba5 0509 	sub.w	r5, r5, r9
 800656a:	60a5      	str	r5, [r4, #8]
 800656c:	42be      	cmp	r6, r7
 800656e:	d900      	bls.n	8006572 <__ssputs_r+0x86>
 8006570:	463e      	mov	r6, r7
 8006572:	4632      	mov	r2, r6
 8006574:	4641      	mov	r1, r8
 8006576:	6820      	ldr	r0, [r4, #0]
 8006578:	f000 f97c 	bl	8006874 <memmove>
 800657c:	68a3      	ldr	r3, [r4, #8]
 800657e:	2000      	movs	r0, #0
 8006580:	1b9b      	subs	r3, r3, r6
 8006582:	60a3      	str	r3, [r4, #8]
 8006584:	6823      	ldr	r3, [r4, #0]
 8006586:	4433      	add	r3, r6
 8006588:	6023      	str	r3, [r4, #0]
 800658a:	e7db      	b.n	8006544 <__ssputs_r+0x58>
 800658c:	462a      	mov	r2, r5
 800658e:	f000 f997 	bl	80068c0 <_realloc_r>
 8006592:	4606      	mov	r6, r0
 8006594:	2800      	cmp	r0, #0
 8006596:	d1e1      	bne.n	800655c <__ssputs_r+0x70>
 8006598:	4650      	mov	r0, sl
 800659a:	6921      	ldr	r1, [r4, #16]
 800659c:	f7ff feca 	bl	8006334 <_free_r>
 80065a0:	e7c7      	b.n	8006532 <__ssputs_r+0x46>
	...

080065a4 <_svfiprintf_r>:
 80065a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065a8:	4698      	mov	r8, r3
 80065aa:	898b      	ldrh	r3, [r1, #12]
 80065ac:	4607      	mov	r7, r0
 80065ae:	061b      	lsls	r3, r3, #24
 80065b0:	460d      	mov	r5, r1
 80065b2:	4614      	mov	r4, r2
 80065b4:	b09d      	sub	sp, #116	; 0x74
 80065b6:	d50e      	bpl.n	80065d6 <_svfiprintf_r+0x32>
 80065b8:	690b      	ldr	r3, [r1, #16]
 80065ba:	b963      	cbnz	r3, 80065d6 <_svfiprintf_r+0x32>
 80065bc:	2140      	movs	r1, #64	; 0x40
 80065be:	f7ff ff21 	bl	8006404 <_malloc_r>
 80065c2:	6028      	str	r0, [r5, #0]
 80065c4:	6128      	str	r0, [r5, #16]
 80065c6:	b920      	cbnz	r0, 80065d2 <_svfiprintf_r+0x2e>
 80065c8:	230c      	movs	r3, #12
 80065ca:	603b      	str	r3, [r7, #0]
 80065cc:	f04f 30ff 	mov.w	r0, #4294967295
 80065d0:	e0d1      	b.n	8006776 <_svfiprintf_r+0x1d2>
 80065d2:	2340      	movs	r3, #64	; 0x40
 80065d4:	616b      	str	r3, [r5, #20]
 80065d6:	2300      	movs	r3, #0
 80065d8:	9309      	str	r3, [sp, #36]	; 0x24
 80065da:	2320      	movs	r3, #32
 80065dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065e0:	2330      	movs	r3, #48	; 0x30
 80065e2:	f04f 0901 	mov.w	r9, #1
 80065e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80065ea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006790 <_svfiprintf_r+0x1ec>
 80065ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065f2:	4623      	mov	r3, r4
 80065f4:	469a      	mov	sl, r3
 80065f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065fa:	b10a      	cbz	r2, 8006600 <_svfiprintf_r+0x5c>
 80065fc:	2a25      	cmp	r2, #37	; 0x25
 80065fe:	d1f9      	bne.n	80065f4 <_svfiprintf_r+0x50>
 8006600:	ebba 0b04 	subs.w	fp, sl, r4
 8006604:	d00b      	beq.n	800661e <_svfiprintf_r+0x7a>
 8006606:	465b      	mov	r3, fp
 8006608:	4622      	mov	r2, r4
 800660a:	4629      	mov	r1, r5
 800660c:	4638      	mov	r0, r7
 800660e:	f7ff ff6d 	bl	80064ec <__ssputs_r>
 8006612:	3001      	adds	r0, #1
 8006614:	f000 80aa 	beq.w	800676c <_svfiprintf_r+0x1c8>
 8006618:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800661a:	445a      	add	r2, fp
 800661c:	9209      	str	r2, [sp, #36]	; 0x24
 800661e:	f89a 3000 	ldrb.w	r3, [sl]
 8006622:	2b00      	cmp	r3, #0
 8006624:	f000 80a2 	beq.w	800676c <_svfiprintf_r+0x1c8>
 8006628:	2300      	movs	r3, #0
 800662a:	f04f 32ff 	mov.w	r2, #4294967295
 800662e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006632:	f10a 0a01 	add.w	sl, sl, #1
 8006636:	9304      	str	r3, [sp, #16]
 8006638:	9307      	str	r3, [sp, #28]
 800663a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800663e:	931a      	str	r3, [sp, #104]	; 0x68
 8006640:	4654      	mov	r4, sl
 8006642:	2205      	movs	r2, #5
 8006644:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006648:	4851      	ldr	r0, [pc, #324]	; (8006790 <_svfiprintf_r+0x1ec>)
 800664a:	f7ff f98b 	bl	8005964 <memchr>
 800664e:	9a04      	ldr	r2, [sp, #16]
 8006650:	b9d8      	cbnz	r0, 800668a <_svfiprintf_r+0xe6>
 8006652:	06d0      	lsls	r0, r2, #27
 8006654:	bf44      	itt	mi
 8006656:	2320      	movmi	r3, #32
 8006658:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800665c:	0711      	lsls	r1, r2, #28
 800665e:	bf44      	itt	mi
 8006660:	232b      	movmi	r3, #43	; 0x2b
 8006662:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006666:	f89a 3000 	ldrb.w	r3, [sl]
 800666a:	2b2a      	cmp	r3, #42	; 0x2a
 800666c:	d015      	beq.n	800669a <_svfiprintf_r+0xf6>
 800666e:	4654      	mov	r4, sl
 8006670:	2000      	movs	r0, #0
 8006672:	f04f 0c0a 	mov.w	ip, #10
 8006676:	9a07      	ldr	r2, [sp, #28]
 8006678:	4621      	mov	r1, r4
 800667a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800667e:	3b30      	subs	r3, #48	; 0x30
 8006680:	2b09      	cmp	r3, #9
 8006682:	d94e      	bls.n	8006722 <_svfiprintf_r+0x17e>
 8006684:	b1b0      	cbz	r0, 80066b4 <_svfiprintf_r+0x110>
 8006686:	9207      	str	r2, [sp, #28]
 8006688:	e014      	b.n	80066b4 <_svfiprintf_r+0x110>
 800668a:	eba0 0308 	sub.w	r3, r0, r8
 800668e:	fa09 f303 	lsl.w	r3, r9, r3
 8006692:	4313      	orrs	r3, r2
 8006694:	46a2      	mov	sl, r4
 8006696:	9304      	str	r3, [sp, #16]
 8006698:	e7d2      	b.n	8006640 <_svfiprintf_r+0x9c>
 800669a:	9b03      	ldr	r3, [sp, #12]
 800669c:	1d19      	adds	r1, r3, #4
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	9103      	str	r1, [sp, #12]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	bfbb      	ittet	lt
 80066a6:	425b      	neglt	r3, r3
 80066a8:	f042 0202 	orrlt.w	r2, r2, #2
 80066ac:	9307      	strge	r3, [sp, #28]
 80066ae:	9307      	strlt	r3, [sp, #28]
 80066b0:	bfb8      	it	lt
 80066b2:	9204      	strlt	r2, [sp, #16]
 80066b4:	7823      	ldrb	r3, [r4, #0]
 80066b6:	2b2e      	cmp	r3, #46	; 0x2e
 80066b8:	d10c      	bne.n	80066d4 <_svfiprintf_r+0x130>
 80066ba:	7863      	ldrb	r3, [r4, #1]
 80066bc:	2b2a      	cmp	r3, #42	; 0x2a
 80066be:	d135      	bne.n	800672c <_svfiprintf_r+0x188>
 80066c0:	9b03      	ldr	r3, [sp, #12]
 80066c2:	3402      	adds	r4, #2
 80066c4:	1d1a      	adds	r2, r3, #4
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	9203      	str	r2, [sp, #12]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	bfb8      	it	lt
 80066ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80066d2:	9305      	str	r3, [sp, #20]
 80066d4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8006794 <_svfiprintf_r+0x1f0>
 80066d8:	2203      	movs	r2, #3
 80066da:	4650      	mov	r0, sl
 80066dc:	7821      	ldrb	r1, [r4, #0]
 80066de:	f7ff f941 	bl	8005964 <memchr>
 80066e2:	b140      	cbz	r0, 80066f6 <_svfiprintf_r+0x152>
 80066e4:	2340      	movs	r3, #64	; 0x40
 80066e6:	eba0 000a 	sub.w	r0, r0, sl
 80066ea:	fa03 f000 	lsl.w	r0, r3, r0
 80066ee:	9b04      	ldr	r3, [sp, #16]
 80066f0:	3401      	adds	r4, #1
 80066f2:	4303      	orrs	r3, r0
 80066f4:	9304      	str	r3, [sp, #16]
 80066f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066fa:	2206      	movs	r2, #6
 80066fc:	4826      	ldr	r0, [pc, #152]	; (8006798 <_svfiprintf_r+0x1f4>)
 80066fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006702:	f7ff f92f 	bl	8005964 <memchr>
 8006706:	2800      	cmp	r0, #0
 8006708:	d038      	beq.n	800677c <_svfiprintf_r+0x1d8>
 800670a:	4b24      	ldr	r3, [pc, #144]	; (800679c <_svfiprintf_r+0x1f8>)
 800670c:	bb1b      	cbnz	r3, 8006756 <_svfiprintf_r+0x1b2>
 800670e:	9b03      	ldr	r3, [sp, #12]
 8006710:	3307      	adds	r3, #7
 8006712:	f023 0307 	bic.w	r3, r3, #7
 8006716:	3308      	adds	r3, #8
 8006718:	9303      	str	r3, [sp, #12]
 800671a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800671c:	4433      	add	r3, r6
 800671e:	9309      	str	r3, [sp, #36]	; 0x24
 8006720:	e767      	b.n	80065f2 <_svfiprintf_r+0x4e>
 8006722:	460c      	mov	r4, r1
 8006724:	2001      	movs	r0, #1
 8006726:	fb0c 3202 	mla	r2, ip, r2, r3
 800672a:	e7a5      	b.n	8006678 <_svfiprintf_r+0xd4>
 800672c:	2300      	movs	r3, #0
 800672e:	f04f 0c0a 	mov.w	ip, #10
 8006732:	4619      	mov	r1, r3
 8006734:	3401      	adds	r4, #1
 8006736:	9305      	str	r3, [sp, #20]
 8006738:	4620      	mov	r0, r4
 800673a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800673e:	3a30      	subs	r2, #48	; 0x30
 8006740:	2a09      	cmp	r2, #9
 8006742:	d903      	bls.n	800674c <_svfiprintf_r+0x1a8>
 8006744:	2b00      	cmp	r3, #0
 8006746:	d0c5      	beq.n	80066d4 <_svfiprintf_r+0x130>
 8006748:	9105      	str	r1, [sp, #20]
 800674a:	e7c3      	b.n	80066d4 <_svfiprintf_r+0x130>
 800674c:	4604      	mov	r4, r0
 800674e:	2301      	movs	r3, #1
 8006750:	fb0c 2101 	mla	r1, ip, r1, r2
 8006754:	e7f0      	b.n	8006738 <_svfiprintf_r+0x194>
 8006756:	ab03      	add	r3, sp, #12
 8006758:	9300      	str	r3, [sp, #0]
 800675a:	462a      	mov	r2, r5
 800675c:	4638      	mov	r0, r7
 800675e:	4b10      	ldr	r3, [pc, #64]	; (80067a0 <_svfiprintf_r+0x1fc>)
 8006760:	a904      	add	r1, sp, #16
 8006762:	f7fc fa7f 	bl	8002c64 <_printf_float>
 8006766:	1c42      	adds	r2, r0, #1
 8006768:	4606      	mov	r6, r0
 800676a:	d1d6      	bne.n	800671a <_svfiprintf_r+0x176>
 800676c:	89ab      	ldrh	r3, [r5, #12]
 800676e:	065b      	lsls	r3, r3, #25
 8006770:	f53f af2c 	bmi.w	80065cc <_svfiprintf_r+0x28>
 8006774:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006776:	b01d      	add	sp, #116	; 0x74
 8006778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800677c:	ab03      	add	r3, sp, #12
 800677e:	9300      	str	r3, [sp, #0]
 8006780:	462a      	mov	r2, r5
 8006782:	4638      	mov	r0, r7
 8006784:	4b06      	ldr	r3, [pc, #24]	; (80067a0 <_svfiprintf_r+0x1fc>)
 8006786:	a904      	add	r1, sp, #16
 8006788:	f7fc fd08 	bl	800319c <_printf_i>
 800678c:	e7eb      	b.n	8006766 <_svfiprintf_r+0x1c2>
 800678e:	bf00      	nop
 8006790:	080077cc 	.word	0x080077cc
 8006794:	080077d2 	.word	0x080077d2
 8006798:	080077d6 	.word	0x080077d6
 800679c:	08002c65 	.word	0x08002c65
 80067a0:	080064ed 	.word	0x080064ed

080067a4 <nan>:
 80067a4:	2000      	movs	r0, #0
 80067a6:	4901      	ldr	r1, [pc, #4]	; (80067ac <nan+0x8>)
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop
 80067ac:	7ff80000 	.word	0x7ff80000

080067b0 <_sbrk_r>:
 80067b0:	b538      	push	{r3, r4, r5, lr}
 80067b2:	2300      	movs	r3, #0
 80067b4:	4d05      	ldr	r5, [pc, #20]	; (80067cc <_sbrk_r+0x1c>)
 80067b6:	4604      	mov	r4, r0
 80067b8:	4608      	mov	r0, r1
 80067ba:	602b      	str	r3, [r5, #0]
 80067bc:	f7fa fc8c 	bl	80010d8 <_sbrk>
 80067c0:	1c43      	adds	r3, r0, #1
 80067c2:	d102      	bne.n	80067ca <_sbrk_r+0x1a>
 80067c4:	682b      	ldr	r3, [r5, #0]
 80067c6:	b103      	cbz	r3, 80067ca <_sbrk_r+0x1a>
 80067c8:	6023      	str	r3, [r4, #0]
 80067ca:	bd38      	pop	{r3, r4, r5, pc}
 80067cc:	200002a0 	.word	0x200002a0

080067d0 <strncmp>:
 80067d0:	4603      	mov	r3, r0
 80067d2:	b510      	push	{r4, lr}
 80067d4:	b172      	cbz	r2, 80067f4 <strncmp+0x24>
 80067d6:	3901      	subs	r1, #1
 80067d8:	1884      	adds	r4, r0, r2
 80067da:	f813 0b01 	ldrb.w	r0, [r3], #1
 80067de:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80067e2:	4290      	cmp	r0, r2
 80067e4:	d101      	bne.n	80067ea <strncmp+0x1a>
 80067e6:	42a3      	cmp	r3, r4
 80067e8:	d101      	bne.n	80067ee <strncmp+0x1e>
 80067ea:	1a80      	subs	r0, r0, r2
 80067ec:	bd10      	pop	{r4, pc}
 80067ee:	2800      	cmp	r0, #0
 80067f0:	d1f3      	bne.n	80067da <strncmp+0xa>
 80067f2:	e7fa      	b.n	80067ea <strncmp+0x1a>
 80067f4:	4610      	mov	r0, r2
 80067f6:	e7f9      	b.n	80067ec <strncmp+0x1c>

080067f8 <__ascii_wctomb>:
 80067f8:	4603      	mov	r3, r0
 80067fa:	4608      	mov	r0, r1
 80067fc:	b141      	cbz	r1, 8006810 <__ascii_wctomb+0x18>
 80067fe:	2aff      	cmp	r2, #255	; 0xff
 8006800:	d904      	bls.n	800680c <__ascii_wctomb+0x14>
 8006802:	228a      	movs	r2, #138	; 0x8a
 8006804:	f04f 30ff 	mov.w	r0, #4294967295
 8006808:	601a      	str	r2, [r3, #0]
 800680a:	4770      	bx	lr
 800680c:	2001      	movs	r0, #1
 800680e:	700a      	strb	r2, [r1, #0]
 8006810:	4770      	bx	lr
	...

08006814 <__assert_func>:
 8006814:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006816:	4614      	mov	r4, r2
 8006818:	461a      	mov	r2, r3
 800681a:	4b09      	ldr	r3, [pc, #36]	; (8006840 <__assert_func+0x2c>)
 800681c:	4605      	mov	r5, r0
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	68d8      	ldr	r0, [r3, #12]
 8006822:	b14c      	cbz	r4, 8006838 <__assert_func+0x24>
 8006824:	4b07      	ldr	r3, [pc, #28]	; (8006844 <__assert_func+0x30>)
 8006826:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800682a:	9100      	str	r1, [sp, #0]
 800682c:	462b      	mov	r3, r5
 800682e:	4906      	ldr	r1, [pc, #24]	; (8006848 <__assert_func+0x34>)
 8006830:	f000 f80e 	bl	8006850 <fiprintf>
 8006834:	f000 fa8a 	bl	8006d4c <abort>
 8006838:	4b04      	ldr	r3, [pc, #16]	; (800684c <__assert_func+0x38>)
 800683a:	461c      	mov	r4, r3
 800683c:	e7f3      	b.n	8006826 <__assert_func+0x12>
 800683e:	bf00      	nop
 8006840:	2000000c 	.word	0x2000000c
 8006844:	080077dd 	.word	0x080077dd
 8006848:	080077ea 	.word	0x080077ea
 800684c:	08007818 	.word	0x08007818

08006850 <fiprintf>:
 8006850:	b40e      	push	{r1, r2, r3}
 8006852:	b503      	push	{r0, r1, lr}
 8006854:	4601      	mov	r1, r0
 8006856:	ab03      	add	r3, sp, #12
 8006858:	4805      	ldr	r0, [pc, #20]	; (8006870 <fiprintf+0x20>)
 800685a:	f853 2b04 	ldr.w	r2, [r3], #4
 800685e:	6800      	ldr	r0, [r0, #0]
 8006860:	9301      	str	r3, [sp, #4]
 8006862:	f000 f883 	bl	800696c <_vfiprintf_r>
 8006866:	b002      	add	sp, #8
 8006868:	f85d eb04 	ldr.w	lr, [sp], #4
 800686c:	b003      	add	sp, #12
 800686e:	4770      	bx	lr
 8006870:	2000000c 	.word	0x2000000c

08006874 <memmove>:
 8006874:	4288      	cmp	r0, r1
 8006876:	b510      	push	{r4, lr}
 8006878:	eb01 0402 	add.w	r4, r1, r2
 800687c:	d902      	bls.n	8006884 <memmove+0x10>
 800687e:	4284      	cmp	r4, r0
 8006880:	4623      	mov	r3, r4
 8006882:	d807      	bhi.n	8006894 <memmove+0x20>
 8006884:	1e43      	subs	r3, r0, #1
 8006886:	42a1      	cmp	r1, r4
 8006888:	d008      	beq.n	800689c <memmove+0x28>
 800688a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800688e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006892:	e7f8      	b.n	8006886 <memmove+0x12>
 8006894:	4601      	mov	r1, r0
 8006896:	4402      	add	r2, r0
 8006898:	428a      	cmp	r2, r1
 800689a:	d100      	bne.n	800689e <memmove+0x2a>
 800689c:	bd10      	pop	{r4, pc}
 800689e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80068a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80068a6:	e7f7      	b.n	8006898 <memmove+0x24>

080068a8 <__malloc_lock>:
 80068a8:	4801      	ldr	r0, [pc, #4]	; (80068b0 <__malloc_lock+0x8>)
 80068aa:	f000 bc0b 	b.w	80070c4 <__retarget_lock_acquire_recursive>
 80068ae:	bf00      	nop
 80068b0:	200002a4 	.word	0x200002a4

080068b4 <__malloc_unlock>:
 80068b4:	4801      	ldr	r0, [pc, #4]	; (80068bc <__malloc_unlock+0x8>)
 80068b6:	f000 bc06 	b.w	80070c6 <__retarget_lock_release_recursive>
 80068ba:	bf00      	nop
 80068bc:	200002a4 	.word	0x200002a4

080068c0 <_realloc_r>:
 80068c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068c4:	4680      	mov	r8, r0
 80068c6:	4614      	mov	r4, r2
 80068c8:	460e      	mov	r6, r1
 80068ca:	b921      	cbnz	r1, 80068d6 <_realloc_r+0x16>
 80068cc:	4611      	mov	r1, r2
 80068ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068d2:	f7ff bd97 	b.w	8006404 <_malloc_r>
 80068d6:	b92a      	cbnz	r2, 80068e4 <_realloc_r+0x24>
 80068d8:	f7ff fd2c 	bl	8006334 <_free_r>
 80068dc:	4625      	mov	r5, r4
 80068de:	4628      	mov	r0, r5
 80068e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068e4:	f000 fc56 	bl	8007194 <_malloc_usable_size_r>
 80068e8:	4284      	cmp	r4, r0
 80068ea:	4607      	mov	r7, r0
 80068ec:	d802      	bhi.n	80068f4 <_realloc_r+0x34>
 80068ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80068f2:	d812      	bhi.n	800691a <_realloc_r+0x5a>
 80068f4:	4621      	mov	r1, r4
 80068f6:	4640      	mov	r0, r8
 80068f8:	f7ff fd84 	bl	8006404 <_malloc_r>
 80068fc:	4605      	mov	r5, r0
 80068fe:	2800      	cmp	r0, #0
 8006900:	d0ed      	beq.n	80068de <_realloc_r+0x1e>
 8006902:	42bc      	cmp	r4, r7
 8006904:	4622      	mov	r2, r4
 8006906:	4631      	mov	r1, r6
 8006908:	bf28      	it	cs
 800690a:	463a      	movcs	r2, r7
 800690c:	f7ff f838 	bl	8005980 <memcpy>
 8006910:	4631      	mov	r1, r6
 8006912:	4640      	mov	r0, r8
 8006914:	f7ff fd0e 	bl	8006334 <_free_r>
 8006918:	e7e1      	b.n	80068de <_realloc_r+0x1e>
 800691a:	4635      	mov	r5, r6
 800691c:	e7df      	b.n	80068de <_realloc_r+0x1e>

0800691e <__sfputc_r>:
 800691e:	6893      	ldr	r3, [r2, #8]
 8006920:	b410      	push	{r4}
 8006922:	3b01      	subs	r3, #1
 8006924:	2b00      	cmp	r3, #0
 8006926:	6093      	str	r3, [r2, #8]
 8006928:	da07      	bge.n	800693a <__sfputc_r+0x1c>
 800692a:	6994      	ldr	r4, [r2, #24]
 800692c:	42a3      	cmp	r3, r4
 800692e:	db01      	blt.n	8006934 <__sfputc_r+0x16>
 8006930:	290a      	cmp	r1, #10
 8006932:	d102      	bne.n	800693a <__sfputc_r+0x1c>
 8006934:	bc10      	pop	{r4}
 8006936:	f000 b949 	b.w	8006bcc <__swbuf_r>
 800693a:	6813      	ldr	r3, [r2, #0]
 800693c:	1c58      	adds	r0, r3, #1
 800693e:	6010      	str	r0, [r2, #0]
 8006940:	7019      	strb	r1, [r3, #0]
 8006942:	4608      	mov	r0, r1
 8006944:	bc10      	pop	{r4}
 8006946:	4770      	bx	lr

08006948 <__sfputs_r>:
 8006948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800694a:	4606      	mov	r6, r0
 800694c:	460f      	mov	r7, r1
 800694e:	4614      	mov	r4, r2
 8006950:	18d5      	adds	r5, r2, r3
 8006952:	42ac      	cmp	r4, r5
 8006954:	d101      	bne.n	800695a <__sfputs_r+0x12>
 8006956:	2000      	movs	r0, #0
 8006958:	e007      	b.n	800696a <__sfputs_r+0x22>
 800695a:	463a      	mov	r2, r7
 800695c:	4630      	mov	r0, r6
 800695e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006962:	f7ff ffdc 	bl	800691e <__sfputc_r>
 8006966:	1c43      	adds	r3, r0, #1
 8006968:	d1f3      	bne.n	8006952 <__sfputs_r+0xa>
 800696a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800696c <_vfiprintf_r>:
 800696c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006970:	460d      	mov	r5, r1
 8006972:	4614      	mov	r4, r2
 8006974:	4698      	mov	r8, r3
 8006976:	4606      	mov	r6, r0
 8006978:	b09d      	sub	sp, #116	; 0x74
 800697a:	b118      	cbz	r0, 8006984 <_vfiprintf_r+0x18>
 800697c:	6983      	ldr	r3, [r0, #24]
 800697e:	b90b      	cbnz	r3, 8006984 <_vfiprintf_r+0x18>
 8006980:	f000 fb02 	bl	8006f88 <__sinit>
 8006984:	4b89      	ldr	r3, [pc, #548]	; (8006bac <_vfiprintf_r+0x240>)
 8006986:	429d      	cmp	r5, r3
 8006988:	d11b      	bne.n	80069c2 <_vfiprintf_r+0x56>
 800698a:	6875      	ldr	r5, [r6, #4]
 800698c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800698e:	07d9      	lsls	r1, r3, #31
 8006990:	d405      	bmi.n	800699e <_vfiprintf_r+0x32>
 8006992:	89ab      	ldrh	r3, [r5, #12]
 8006994:	059a      	lsls	r2, r3, #22
 8006996:	d402      	bmi.n	800699e <_vfiprintf_r+0x32>
 8006998:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800699a:	f000 fb93 	bl	80070c4 <__retarget_lock_acquire_recursive>
 800699e:	89ab      	ldrh	r3, [r5, #12]
 80069a0:	071b      	lsls	r3, r3, #28
 80069a2:	d501      	bpl.n	80069a8 <_vfiprintf_r+0x3c>
 80069a4:	692b      	ldr	r3, [r5, #16]
 80069a6:	b9eb      	cbnz	r3, 80069e4 <_vfiprintf_r+0x78>
 80069a8:	4629      	mov	r1, r5
 80069aa:	4630      	mov	r0, r6
 80069ac:	f000 f960 	bl	8006c70 <__swsetup_r>
 80069b0:	b1c0      	cbz	r0, 80069e4 <_vfiprintf_r+0x78>
 80069b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069b4:	07dc      	lsls	r4, r3, #31
 80069b6:	d50e      	bpl.n	80069d6 <_vfiprintf_r+0x6a>
 80069b8:	f04f 30ff 	mov.w	r0, #4294967295
 80069bc:	b01d      	add	sp, #116	; 0x74
 80069be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069c2:	4b7b      	ldr	r3, [pc, #492]	; (8006bb0 <_vfiprintf_r+0x244>)
 80069c4:	429d      	cmp	r5, r3
 80069c6:	d101      	bne.n	80069cc <_vfiprintf_r+0x60>
 80069c8:	68b5      	ldr	r5, [r6, #8]
 80069ca:	e7df      	b.n	800698c <_vfiprintf_r+0x20>
 80069cc:	4b79      	ldr	r3, [pc, #484]	; (8006bb4 <_vfiprintf_r+0x248>)
 80069ce:	429d      	cmp	r5, r3
 80069d0:	bf08      	it	eq
 80069d2:	68f5      	ldreq	r5, [r6, #12]
 80069d4:	e7da      	b.n	800698c <_vfiprintf_r+0x20>
 80069d6:	89ab      	ldrh	r3, [r5, #12]
 80069d8:	0598      	lsls	r0, r3, #22
 80069da:	d4ed      	bmi.n	80069b8 <_vfiprintf_r+0x4c>
 80069dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069de:	f000 fb72 	bl	80070c6 <__retarget_lock_release_recursive>
 80069e2:	e7e9      	b.n	80069b8 <_vfiprintf_r+0x4c>
 80069e4:	2300      	movs	r3, #0
 80069e6:	9309      	str	r3, [sp, #36]	; 0x24
 80069e8:	2320      	movs	r3, #32
 80069ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069ee:	2330      	movs	r3, #48	; 0x30
 80069f0:	f04f 0901 	mov.w	r9, #1
 80069f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80069f8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006bb8 <_vfiprintf_r+0x24c>
 80069fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a00:	4623      	mov	r3, r4
 8006a02:	469a      	mov	sl, r3
 8006a04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a08:	b10a      	cbz	r2, 8006a0e <_vfiprintf_r+0xa2>
 8006a0a:	2a25      	cmp	r2, #37	; 0x25
 8006a0c:	d1f9      	bne.n	8006a02 <_vfiprintf_r+0x96>
 8006a0e:	ebba 0b04 	subs.w	fp, sl, r4
 8006a12:	d00b      	beq.n	8006a2c <_vfiprintf_r+0xc0>
 8006a14:	465b      	mov	r3, fp
 8006a16:	4622      	mov	r2, r4
 8006a18:	4629      	mov	r1, r5
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	f7ff ff94 	bl	8006948 <__sfputs_r>
 8006a20:	3001      	adds	r0, #1
 8006a22:	f000 80aa 	beq.w	8006b7a <_vfiprintf_r+0x20e>
 8006a26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a28:	445a      	add	r2, fp
 8006a2a:	9209      	str	r2, [sp, #36]	; 0x24
 8006a2c:	f89a 3000 	ldrb.w	r3, [sl]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f000 80a2 	beq.w	8006b7a <_vfiprintf_r+0x20e>
 8006a36:	2300      	movs	r3, #0
 8006a38:	f04f 32ff 	mov.w	r2, #4294967295
 8006a3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a40:	f10a 0a01 	add.w	sl, sl, #1
 8006a44:	9304      	str	r3, [sp, #16]
 8006a46:	9307      	str	r3, [sp, #28]
 8006a48:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a4c:	931a      	str	r3, [sp, #104]	; 0x68
 8006a4e:	4654      	mov	r4, sl
 8006a50:	2205      	movs	r2, #5
 8006a52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a56:	4858      	ldr	r0, [pc, #352]	; (8006bb8 <_vfiprintf_r+0x24c>)
 8006a58:	f7fe ff84 	bl	8005964 <memchr>
 8006a5c:	9a04      	ldr	r2, [sp, #16]
 8006a5e:	b9d8      	cbnz	r0, 8006a98 <_vfiprintf_r+0x12c>
 8006a60:	06d1      	lsls	r1, r2, #27
 8006a62:	bf44      	itt	mi
 8006a64:	2320      	movmi	r3, #32
 8006a66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a6a:	0713      	lsls	r3, r2, #28
 8006a6c:	bf44      	itt	mi
 8006a6e:	232b      	movmi	r3, #43	; 0x2b
 8006a70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a74:	f89a 3000 	ldrb.w	r3, [sl]
 8006a78:	2b2a      	cmp	r3, #42	; 0x2a
 8006a7a:	d015      	beq.n	8006aa8 <_vfiprintf_r+0x13c>
 8006a7c:	4654      	mov	r4, sl
 8006a7e:	2000      	movs	r0, #0
 8006a80:	f04f 0c0a 	mov.w	ip, #10
 8006a84:	9a07      	ldr	r2, [sp, #28]
 8006a86:	4621      	mov	r1, r4
 8006a88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a8c:	3b30      	subs	r3, #48	; 0x30
 8006a8e:	2b09      	cmp	r3, #9
 8006a90:	d94e      	bls.n	8006b30 <_vfiprintf_r+0x1c4>
 8006a92:	b1b0      	cbz	r0, 8006ac2 <_vfiprintf_r+0x156>
 8006a94:	9207      	str	r2, [sp, #28]
 8006a96:	e014      	b.n	8006ac2 <_vfiprintf_r+0x156>
 8006a98:	eba0 0308 	sub.w	r3, r0, r8
 8006a9c:	fa09 f303 	lsl.w	r3, r9, r3
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	46a2      	mov	sl, r4
 8006aa4:	9304      	str	r3, [sp, #16]
 8006aa6:	e7d2      	b.n	8006a4e <_vfiprintf_r+0xe2>
 8006aa8:	9b03      	ldr	r3, [sp, #12]
 8006aaa:	1d19      	adds	r1, r3, #4
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	9103      	str	r1, [sp, #12]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	bfbb      	ittet	lt
 8006ab4:	425b      	neglt	r3, r3
 8006ab6:	f042 0202 	orrlt.w	r2, r2, #2
 8006aba:	9307      	strge	r3, [sp, #28]
 8006abc:	9307      	strlt	r3, [sp, #28]
 8006abe:	bfb8      	it	lt
 8006ac0:	9204      	strlt	r2, [sp, #16]
 8006ac2:	7823      	ldrb	r3, [r4, #0]
 8006ac4:	2b2e      	cmp	r3, #46	; 0x2e
 8006ac6:	d10c      	bne.n	8006ae2 <_vfiprintf_r+0x176>
 8006ac8:	7863      	ldrb	r3, [r4, #1]
 8006aca:	2b2a      	cmp	r3, #42	; 0x2a
 8006acc:	d135      	bne.n	8006b3a <_vfiprintf_r+0x1ce>
 8006ace:	9b03      	ldr	r3, [sp, #12]
 8006ad0:	3402      	adds	r4, #2
 8006ad2:	1d1a      	adds	r2, r3, #4
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	9203      	str	r2, [sp, #12]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	bfb8      	it	lt
 8006adc:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ae0:	9305      	str	r3, [sp, #20]
 8006ae2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006bbc <_vfiprintf_r+0x250>
 8006ae6:	2203      	movs	r2, #3
 8006ae8:	4650      	mov	r0, sl
 8006aea:	7821      	ldrb	r1, [r4, #0]
 8006aec:	f7fe ff3a 	bl	8005964 <memchr>
 8006af0:	b140      	cbz	r0, 8006b04 <_vfiprintf_r+0x198>
 8006af2:	2340      	movs	r3, #64	; 0x40
 8006af4:	eba0 000a 	sub.w	r0, r0, sl
 8006af8:	fa03 f000 	lsl.w	r0, r3, r0
 8006afc:	9b04      	ldr	r3, [sp, #16]
 8006afe:	3401      	adds	r4, #1
 8006b00:	4303      	orrs	r3, r0
 8006b02:	9304      	str	r3, [sp, #16]
 8006b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b08:	2206      	movs	r2, #6
 8006b0a:	482d      	ldr	r0, [pc, #180]	; (8006bc0 <_vfiprintf_r+0x254>)
 8006b0c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b10:	f7fe ff28 	bl	8005964 <memchr>
 8006b14:	2800      	cmp	r0, #0
 8006b16:	d03f      	beq.n	8006b98 <_vfiprintf_r+0x22c>
 8006b18:	4b2a      	ldr	r3, [pc, #168]	; (8006bc4 <_vfiprintf_r+0x258>)
 8006b1a:	bb1b      	cbnz	r3, 8006b64 <_vfiprintf_r+0x1f8>
 8006b1c:	9b03      	ldr	r3, [sp, #12]
 8006b1e:	3307      	adds	r3, #7
 8006b20:	f023 0307 	bic.w	r3, r3, #7
 8006b24:	3308      	adds	r3, #8
 8006b26:	9303      	str	r3, [sp, #12]
 8006b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b2a:	443b      	add	r3, r7
 8006b2c:	9309      	str	r3, [sp, #36]	; 0x24
 8006b2e:	e767      	b.n	8006a00 <_vfiprintf_r+0x94>
 8006b30:	460c      	mov	r4, r1
 8006b32:	2001      	movs	r0, #1
 8006b34:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b38:	e7a5      	b.n	8006a86 <_vfiprintf_r+0x11a>
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	f04f 0c0a 	mov.w	ip, #10
 8006b40:	4619      	mov	r1, r3
 8006b42:	3401      	adds	r4, #1
 8006b44:	9305      	str	r3, [sp, #20]
 8006b46:	4620      	mov	r0, r4
 8006b48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b4c:	3a30      	subs	r2, #48	; 0x30
 8006b4e:	2a09      	cmp	r2, #9
 8006b50:	d903      	bls.n	8006b5a <_vfiprintf_r+0x1ee>
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d0c5      	beq.n	8006ae2 <_vfiprintf_r+0x176>
 8006b56:	9105      	str	r1, [sp, #20]
 8006b58:	e7c3      	b.n	8006ae2 <_vfiprintf_r+0x176>
 8006b5a:	4604      	mov	r4, r0
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b62:	e7f0      	b.n	8006b46 <_vfiprintf_r+0x1da>
 8006b64:	ab03      	add	r3, sp, #12
 8006b66:	9300      	str	r3, [sp, #0]
 8006b68:	462a      	mov	r2, r5
 8006b6a:	4630      	mov	r0, r6
 8006b6c:	4b16      	ldr	r3, [pc, #88]	; (8006bc8 <_vfiprintf_r+0x25c>)
 8006b6e:	a904      	add	r1, sp, #16
 8006b70:	f7fc f878 	bl	8002c64 <_printf_float>
 8006b74:	4607      	mov	r7, r0
 8006b76:	1c78      	adds	r0, r7, #1
 8006b78:	d1d6      	bne.n	8006b28 <_vfiprintf_r+0x1bc>
 8006b7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b7c:	07d9      	lsls	r1, r3, #31
 8006b7e:	d405      	bmi.n	8006b8c <_vfiprintf_r+0x220>
 8006b80:	89ab      	ldrh	r3, [r5, #12]
 8006b82:	059a      	lsls	r2, r3, #22
 8006b84:	d402      	bmi.n	8006b8c <_vfiprintf_r+0x220>
 8006b86:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b88:	f000 fa9d 	bl	80070c6 <__retarget_lock_release_recursive>
 8006b8c:	89ab      	ldrh	r3, [r5, #12]
 8006b8e:	065b      	lsls	r3, r3, #25
 8006b90:	f53f af12 	bmi.w	80069b8 <_vfiprintf_r+0x4c>
 8006b94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b96:	e711      	b.n	80069bc <_vfiprintf_r+0x50>
 8006b98:	ab03      	add	r3, sp, #12
 8006b9a:	9300      	str	r3, [sp, #0]
 8006b9c:	462a      	mov	r2, r5
 8006b9e:	4630      	mov	r0, r6
 8006ba0:	4b09      	ldr	r3, [pc, #36]	; (8006bc8 <_vfiprintf_r+0x25c>)
 8006ba2:	a904      	add	r1, sp, #16
 8006ba4:	f7fc fafa 	bl	800319c <_printf_i>
 8006ba8:	e7e4      	b.n	8006b74 <_vfiprintf_r+0x208>
 8006baa:	bf00      	nop
 8006bac:	0800783c 	.word	0x0800783c
 8006bb0:	0800785c 	.word	0x0800785c
 8006bb4:	0800781c 	.word	0x0800781c
 8006bb8:	080077cc 	.word	0x080077cc
 8006bbc:	080077d2 	.word	0x080077d2
 8006bc0:	080077d6 	.word	0x080077d6
 8006bc4:	08002c65 	.word	0x08002c65
 8006bc8:	08006949 	.word	0x08006949

08006bcc <__swbuf_r>:
 8006bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bce:	460e      	mov	r6, r1
 8006bd0:	4614      	mov	r4, r2
 8006bd2:	4605      	mov	r5, r0
 8006bd4:	b118      	cbz	r0, 8006bde <__swbuf_r+0x12>
 8006bd6:	6983      	ldr	r3, [r0, #24]
 8006bd8:	b90b      	cbnz	r3, 8006bde <__swbuf_r+0x12>
 8006bda:	f000 f9d5 	bl	8006f88 <__sinit>
 8006bde:	4b21      	ldr	r3, [pc, #132]	; (8006c64 <__swbuf_r+0x98>)
 8006be0:	429c      	cmp	r4, r3
 8006be2:	d12b      	bne.n	8006c3c <__swbuf_r+0x70>
 8006be4:	686c      	ldr	r4, [r5, #4]
 8006be6:	69a3      	ldr	r3, [r4, #24]
 8006be8:	60a3      	str	r3, [r4, #8]
 8006bea:	89a3      	ldrh	r3, [r4, #12]
 8006bec:	071a      	lsls	r2, r3, #28
 8006bee:	d52f      	bpl.n	8006c50 <__swbuf_r+0x84>
 8006bf0:	6923      	ldr	r3, [r4, #16]
 8006bf2:	b36b      	cbz	r3, 8006c50 <__swbuf_r+0x84>
 8006bf4:	6923      	ldr	r3, [r4, #16]
 8006bf6:	6820      	ldr	r0, [r4, #0]
 8006bf8:	b2f6      	uxtb	r6, r6
 8006bfa:	1ac0      	subs	r0, r0, r3
 8006bfc:	6963      	ldr	r3, [r4, #20]
 8006bfe:	4637      	mov	r7, r6
 8006c00:	4283      	cmp	r3, r0
 8006c02:	dc04      	bgt.n	8006c0e <__swbuf_r+0x42>
 8006c04:	4621      	mov	r1, r4
 8006c06:	4628      	mov	r0, r5
 8006c08:	f000 f92a 	bl	8006e60 <_fflush_r>
 8006c0c:	bb30      	cbnz	r0, 8006c5c <__swbuf_r+0x90>
 8006c0e:	68a3      	ldr	r3, [r4, #8]
 8006c10:	3001      	adds	r0, #1
 8006c12:	3b01      	subs	r3, #1
 8006c14:	60a3      	str	r3, [r4, #8]
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	1c5a      	adds	r2, r3, #1
 8006c1a:	6022      	str	r2, [r4, #0]
 8006c1c:	701e      	strb	r6, [r3, #0]
 8006c1e:	6963      	ldr	r3, [r4, #20]
 8006c20:	4283      	cmp	r3, r0
 8006c22:	d004      	beq.n	8006c2e <__swbuf_r+0x62>
 8006c24:	89a3      	ldrh	r3, [r4, #12]
 8006c26:	07db      	lsls	r3, r3, #31
 8006c28:	d506      	bpl.n	8006c38 <__swbuf_r+0x6c>
 8006c2a:	2e0a      	cmp	r6, #10
 8006c2c:	d104      	bne.n	8006c38 <__swbuf_r+0x6c>
 8006c2e:	4621      	mov	r1, r4
 8006c30:	4628      	mov	r0, r5
 8006c32:	f000 f915 	bl	8006e60 <_fflush_r>
 8006c36:	b988      	cbnz	r0, 8006c5c <__swbuf_r+0x90>
 8006c38:	4638      	mov	r0, r7
 8006c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c3c:	4b0a      	ldr	r3, [pc, #40]	; (8006c68 <__swbuf_r+0x9c>)
 8006c3e:	429c      	cmp	r4, r3
 8006c40:	d101      	bne.n	8006c46 <__swbuf_r+0x7a>
 8006c42:	68ac      	ldr	r4, [r5, #8]
 8006c44:	e7cf      	b.n	8006be6 <__swbuf_r+0x1a>
 8006c46:	4b09      	ldr	r3, [pc, #36]	; (8006c6c <__swbuf_r+0xa0>)
 8006c48:	429c      	cmp	r4, r3
 8006c4a:	bf08      	it	eq
 8006c4c:	68ec      	ldreq	r4, [r5, #12]
 8006c4e:	e7ca      	b.n	8006be6 <__swbuf_r+0x1a>
 8006c50:	4621      	mov	r1, r4
 8006c52:	4628      	mov	r0, r5
 8006c54:	f000 f80c 	bl	8006c70 <__swsetup_r>
 8006c58:	2800      	cmp	r0, #0
 8006c5a:	d0cb      	beq.n	8006bf4 <__swbuf_r+0x28>
 8006c5c:	f04f 37ff 	mov.w	r7, #4294967295
 8006c60:	e7ea      	b.n	8006c38 <__swbuf_r+0x6c>
 8006c62:	bf00      	nop
 8006c64:	0800783c 	.word	0x0800783c
 8006c68:	0800785c 	.word	0x0800785c
 8006c6c:	0800781c 	.word	0x0800781c

08006c70 <__swsetup_r>:
 8006c70:	4b32      	ldr	r3, [pc, #200]	; (8006d3c <__swsetup_r+0xcc>)
 8006c72:	b570      	push	{r4, r5, r6, lr}
 8006c74:	681d      	ldr	r5, [r3, #0]
 8006c76:	4606      	mov	r6, r0
 8006c78:	460c      	mov	r4, r1
 8006c7a:	b125      	cbz	r5, 8006c86 <__swsetup_r+0x16>
 8006c7c:	69ab      	ldr	r3, [r5, #24]
 8006c7e:	b913      	cbnz	r3, 8006c86 <__swsetup_r+0x16>
 8006c80:	4628      	mov	r0, r5
 8006c82:	f000 f981 	bl	8006f88 <__sinit>
 8006c86:	4b2e      	ldr	r3, [pc, #184]	; (8006d40 <__swsetup_r+0xd0>)
 8006c88:	429c      	cmp	r4, r3
 8006c8a:	d10f      	bne.n	8006cac <__swsetup_r+0x3c>
 8006c8c:	686c      	ldr	r4, [r5, #4]
 8006c8e:	89a3      	ldrh	r3, [r4, #12]
 8006c90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c94:	0719      	lsls	r1, r3, #28
 8006c96:	d42c      	bmi.n	8006cf2 <__swsetup_r+0x82>
 8006c98:	06dd      	lsls	r5, r3, #27
 8006c9a:	d411      	bmi.n	8006cc0 <__swsetup_r+0x50>
 8006c9c:	2309      	movs	r3, #9
 8006c9e:	6033      	str	r3, [r6, #0]
 8006ca0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ca8:	81a3      	strh	r3, [r4, #12]
 8006caa:	e03e      	b.n	8006d2a <__swsetup_r+0xba>
 8006cac:	4b25      	ldr	r3, [pc, #148]	; (8006d44 <__swsetup_r+0xd4>)
 8006cae:	429c      	cmp	r4, r3
 8006cb0:	d101      	bne.n	8006cb6 <__swsetup_r+0x46>
 8006cb2:	68ac      	ldr	r4, [r5, #8]
 8006cb4:	e7eb      	b.n	8006c8e <__swsetup_r+0x1e>
 8006cb6:	4b24      	ldr	r3, [pc, #144]	; (8006d48 <__swsetup_r+0xd8>)
 8006cb8:	429c      	cmp	r4, r3
 8006cba:	bf08      	it	eq
 8006cbc:	68ec      	ldreq	r4, [r5, #12]
 8006cbe:	e7e6      	b.n	8006c8e <__swsetup_r+0x1e>
 8006cc0:	0758      	lsls	r0, r3, #29
 8006cc2:	d512      	bpl.n	8006cea <__swsetup_r+0x7a>
 8006cc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cc6:	b141      	cbz	r1, 8006cda <__swsetup_r+0x6a>
 8006cc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ccc:	4299      	cmp	r1, r3
 8006cce:	d002      	beq.n	8006cd6 <__swsetup_r+0x66>
 8006cd0:	4630      	mov	r0, r6
 8006cd2:	f7ff fb2f 	bl	8006334 <_free_r>
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	6363      	str	r3, [r4, #52]	; 0x34
 8006cda:	89a3      	ldrh	r3, [r4, #12]
 8006cdc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006ce0:	81a3      	strh	r3, [r4, #12]
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	6063      	str	r3, [r4, #4]
 8006ce6:	6923      	ldr	r3, [r4, #16]
 8006ce8:	6023      	str	r3, [r4, #0]
 8006cea:	89a3      	ldrh	r3, [r4, #12]
 8006cec:	f043 0308 	orr.w	r3, r3, #8
 8006cf0:	81a3      	strh	r3, [r4, #12]
 8006cf2:	6923      	ldr	r3, [r4, #16]
 8006cf4:	b94b      	cbnz	r3, 8006d0a <__swsetup_r+0x9a>
 8006cf6:	89a3      	ldrh	r3, [r4, #12]
 8006cf8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006cfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d00:	d003      	beq.n	8006d0a <__swsetup_r+0x9a>
 8006d02:	4621      	mov	r1, r4
 8006d04:	4630      	mov	r0, r6
 8006d06:	f000 fa05 	bl	8007114 <__smakebuf_r>
 8006d0a:	89a0      	ldrh	r0, [r4, #12]
 8006d0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d10:	f010 0301 	ands.w	r3, r0, #1
 8006d14:	d00a      	beq.n	8006d2c <__swsetup_r+0xbc>
 8006d16:	2300      	movs	r3, #0
 8006d18:	60a3      	str	r3, [r4, #8]
 8006d1a:	6963      	ldr	r3, [r4, #20]
 8006d1c:	425b      	negs	r3, r3
 8006d1e:	61a3      	str	r3, [r4, #24]
 8006d20:	6923      	ldr	r3, [r4, #16]
 8006d22:	b943      	cbnz	r3, 8006d36 <__swsetup_r+0xc6>
 8006d24:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006d28:	d1ba      	bne.n	8006ca0 <__swsetup_r+0x30>
 8006d2a:	bd70      	pop	{r4, r5, r6, pc}
 8006d2c:	0781      	lsls	r1, r0, #30
 8006d2e:	bf58      	it	pl
 8006d30:	6963      	ldrpl	r3, [r4, #20]
 8006d32:	60a3      	str	r3, [r4, #8]
 8006d34:	e7f4      	b.n	8006d20 <__swsetup_r+0xb0>
 8006d36:	2000      	movs	r0, #0
 8006d38:	e7f7      	b.n	8006d2a <__swsetup_r+0xba>
 8006d3a:	bf00      	nop
 8006d3c:	2000000c 	.word	0x2000000c
 8006d40:	0800783c 	.word	0x0800783c
 8006d44:	0800785c 	.word	0x0800785c
 8006d48:	0800781c 	.word	0x0800781c

08006d4c <abort>:
 8006d4c:	2006      	movs	r0, #6
 8006d4e:	b508      	push	{r3, lr}
 8006d50:	f000 fa50 	bl	80071f4 <raise>
 8006d54:	2001      	movs	r0, #1
 8006d56:	f7fa f94b 	bl	8000ff0 <_exit>
	...

08006d5c <__sflush_r>:
 8006d5c:	898a      	ldrh	r2, [r1, #12]
 8006d5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d60:	4605      	mov	r5, r0
 8006d62:	0710      	lsls	r0, r2, #28
 8006d64:	460c      	mov	r4, r1
 8006d66:	d457      	bmi.n	8006e18 <__sflush_r+0xbc>
 8006d68:	684b      	ldr	r3, [r1, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	dc04      	bgt.n	8006d78 <__sflush_r+0x1c>
 8006d6e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	dc01      	bgt.n	8006d78 <__sflush_r+0x1c>
 8006d74:	2000      	movs	r0, #0
 8006d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d7a:	2e00      	cmp	r6, #0
 8006d7c:	d0fa      	beq.n	8006d74 <__sflush_r+0x18>
 8006d7e:	2300      	movs	r3, #0
 8006d80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d84:	682f      	ldr	r7, [r5, #0]
 8006d86:	602b      	str	r3, [r5, #0]
 8006d88:	d032      	beq.n	8006df0 <__sflush_r+0x94>
 8006d8a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006d8c:	89a3      	ldrh	r3, [r4, #12]
 8006d8e:	075a      	lsls	r2, r3, #29
 8006d90:	d505      	bpl.n	8006d9e <__sflush_r+0x42>
 8006d92:	6863      	ldr	r3, [r4, #4]
 8006d94:	1ac0      	subs	r0, r0, r3
 8006d96:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006d98:	b10b      	cbz	r3, 8006d9e <__sflush_r+0x42>
 8006d9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006d9c:	1ac0      	subs	r0, r0, r3
 8006d9e:	2300      	movs	r3, #0
 8006da0:	4602      	mov	r2, r0
 8006da2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006da4:	4628      	mov	r0, r5
 8006da6:	6a21      	ldr	r1, [r4, #32]
 8006da8:	47b0      	blx	r6
 8006daa:	1c43      	adds	r3, r0, #1
 8006dac:	89a3      	ldrh	r3, [r4, #12]
 8006dae:	d106      	bne.n	8006dbe <__sflush_r+0x62>
 8006db0:	6829      	ldr	r1, [r5, #0]
 8006db2:	291d      	cmp	r1, #29
 8006db4:	d82c      	bhi.n	8006e10 <__sflush_r+0xb4>
 8006db6:	4a29      	ldr	r2, [pc, #164]	; (8006e5c <__sflush_r+0x100>)
 8006db8:	40ca      	lsrs	r2, r1
 8006dba:	07d6      	lsls	r6, r2, #31
 8006dbc:	d528      	bpl.n	8006e10 <__sflush_r+0xb4>
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	6062      	str	r2, [r4, #4]
 8006dc2:	6922      	ldr	r2, [r4, #16]
 8006dc4:	04d9      	lsls	r1, r3, #19
 8006dc6:	6022      	str	r2, [r4, #0]
 8006dc8:	d504      	bpl.n	8006dd4 <__sflush_r+0x78>
 8006dca:	1c42      	adds	r2, r0, #1
 8006dcc:	d101      	bne.n	8006dd2 <__sflush_r+0x76>
 8006dce:	682b      	ldr	r3, [r5, #0]
 8006dd0:	b903      	cbnz	r3, 8006dd4 <__sflush_r+0x78>
 8006dd2:	6560      	str	r0, [r4, #84]	; 0x54
 8006dd4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006dd6:	602f      	str	r7, [r5, #0]
 8006dd8:	2900      	cmp	r1, #0
 8006dda:	d0cb      	beq.n	8006d74 <__sflush_r+0x18>
 8006ddc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006de0:	4299      	cmp	r1, r3
 8006de2:	d002      	beq.n	8006dea <__sflush_r+0x8e>
 8006de4:	4628      	mov	r0, r5
 8006de6:	f7ff faa5 	bl	8006334 <_free_r>
 8006dea:	2000      	movs	r0, #0
 8006dec:	6360      	str	r0, [r4, #52]	; 0x34
 8006dee:	e7c2      	b.n	8006d76 <__sflush_r+0x1a>
 8006df0:	6a21      	ldr	r1, [r4, #32]
 8006df2:	2301      	movs	r3, #1
 8006df4:	4628      	mov	r0, r5
 8006df6:	47b0      	blx	r6
 8006df8:	1c41      	adds	r1, r0, #1
 8006dfa:	d1c7      	bne.n	8006d8c <__sflush_r+0x30>
 8006dfc:	682b      	ldr	r3, [r5, #0]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d0c4      	beq.n	8006d8c <__sflush_r+0x30>
 8006e02:	2b1d      	cmp	r3, #29
 8006e04:	d001      	beq.n	8006e0a <__sflush_r+0xae>
 8006e06:	2b16      	cmp	r3, #22
 8006e08:	d101      	bne.n	8006e0e <__sflush_r+0xb2>
 8006e0a:	602f      	str	r7, [r5, #0]
 8006e0c:	e7b2      	b.n	8006d74 <__sflush_r+0x18>
 8006e0e:	89a3      	ldrh	r3, [r4, #12]
 8006e10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e14:	81a3      	strh	r3, [r4, #12]
 8006e16:	e7ae      	b.n	8006d76 <__sflush_r+0x1a>
 8006e18:	690f      	ldr	r7, [r1, #16]
 8006e1a:	2f00      	cmp	r7, #0
 8006e1c:	d0aa      	beq.n	8006d74 <__sflush_r+0x18>
 8006e1e:	0793      	lsls	r3, r2, #30
 8006e20:	bf18      	it	ne
 8006e22:	2300      	movne	r3, #0
 8006e24:	680e      	ldr	r6, [r1, #0]
 8006e26:	bf08      	it	eq
 8006e28:	694b      	ldreq	r3, [r1, #20]
 8006e2a:	1bf6      	subs	r6, r6, r7
 8006e2c:	600f      	str	r7, [r1, #0]
 8006e2e:	608b      	str	r3, [r1, #8]
 8006e30:	2e00      	cmp	r6, #0
 8006e32:	dd9f      	ble.n	8006d74 <__sflush_r+0x18>
 8006e34:	4633      	mov	r3, r6
 8006e36:	463a      	mov	r2, r7
 8006e38:	4628      	mov	r0, r5
 8006e3a:	6a21      	ldr	r1, [r4, #32]
 8006e3c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006e40:	47e0      	blx	ip
 8006e42:	2800      	cmp	r0, #0
 8006e44:	dc06      	bgt.n	8006e54 <__sflush_r+0xf8>
 8006e46:	89a3      	ldrh	r3, [r4, #12]
 8006e48:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e50:	81a3      	strh	r3, [r4, #12]
 8006e52:	e790      	b.n	8006d76 <__sflush_r+0x1a>
 8006e54:	4407      	add	r7, r0
 8006e56:	1a36      	subs	r6, r6, r0
 8006e58:	e7ea      	b.n	8006e30 <__sflush_r+0xd4>
 8006e5a:	bf00      	nop
 8006e5c:	20400001 	.word	0x20400001

08006e60 <_fflush_r>:
 8006e60:	b538      	push	{r3, r4, r5, lr}
 8006e62:	690b      	ldr	r3, [r1, #16]
 8006e64:	4605      	mov	r5, r0
 8006e66:	460c      	mov	r4, r1
 8006e68:	b913      	cbnz	r3, 8006e70 <_fflush_r+0x10>
 8006e6a:	2500      	movs	r5, #0
 8006e6c:	4628      	mov	r0, r5
 8006e6e:	bd38      	pop	{r3, r4, r5, pc}
 8006e70:	b118      	cbz	r0, 8006e7a <_fflush_r+0x1a>
 8006e72:	6983      	ldr	r3, [r0, #24]
 8006e74:	b90b      	cbnz	r3, 8006e7a <_fflush_r+0x1a>
 8006e76:	f000 f887 	bl	8006f88 <__sinit>
 8006e7a:	4b14      	ldr	r3, [pc, #80]	; (8006ecc <_fflush_r+0x6c>)
 8006e7c:	429c      	cmp	r4, r3
 8006e7e:	d11b      	bne.n	8006eb8 <_fflush_r+0x58>
 8006e80:	686c      	ldr	r4, [r5, #4]
 8006e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d0ef      	beq.n	8006e6a <_fflush_r+0xa>
 8006e8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006e8c:	07d0      	lsls	r0, r2, #31
 8006e8e:	d404      	bmi.n	8006e9a <_fflush_r+0x3a>
 8006e90:	0599      	lsls	r1, r3, #22
 8006e92:	d402      	bmi.n	8006e9a <_fflush_r+0x3a>
 8006e94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e96:	f000 f915 	bl	80070c4 <__retarget_lock_acquire_recursive>
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	4621      	mov	r1, r4
 8006e9e:	f7ff ff5d 	bl	8006d5c <__sflush_r>
 8006ea2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ea4:	4605      	mov	r5, r0
 8006ea6:	07da      	lsls	r2, r3, #31
 8006ea8:	d4e0      	bmi.n	8006e6c <_fflush_r+0xc>
 8006eaa:	89a3      	ldrh	r3, [r4, #12]
 8006eac:	059b      	lsls	r3, r3, #22
 8006eae:	d4dd      	bmi.n	8006e6c <_fflush_r+0xc>
 8006eb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006eb2:	f000 f908 	bl	80070c6 <__retarget_lock_release_recursive>
 8006eb6:	e7d9      	b.n	8006e6c <_fflush_r+0xc>
 8006eb8:	4b05      	ldr	r3, [pc, #20]	; (8006ed0 <_fflush_r+0x70>)
 8006eba:	429c      	cmp	r4, r3
 8006ebc:	d101      	bne.n	8006ec2 <_fflush_r+0x62>
 8006ebe:	68ac      	ldr	r4, [r5, #8]
 8006ec0:	e7df      	b.n	8006e82 <_fflush_r+0x22>
 8006ec2:	4b04      	ldr	r3, [pc, #16]	; (8006ed4 <_fflush_r+0x74>)
 8006ec4:	429c      	cmp	r4, r3
 8006ec6:	bf08      	it	eq
 8006ec8:	68ec      	ldreq	r4, [r5, #12]
 8006eca:	e7da      	b.n	8006e82 <_fflush_r+0x22>
 8006ecc:	0800783c 	.word	0x0800783c
 8006ed0:	0800785c 	.word	0x0800785c
 8006ed4:	0800781c 	.word	0x0800781c

08006ed8 <std>:
 8006ed8:	2300      	movs	r3, #0
 8006eda:	b510      	push	{r4, lr}
 8006edc:	4604      	mov	r4, r0
 8006ede:	e9c0 3300 	strd	r3, r3, [r0]
 8006ee2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ee6:	6083      	str	r3, [r0, #8]
 8006ee8:	8181      	strh	r1, [r0, #12]
 8006eea:	6643      	str	r3, [r0, #100]	; 0x64
 8006eec:	81c2      	strh	r2, [r0, #14]
 8006eee:	6183      	str	r3, [r0, #24]
 8006ef0:	4619      	mov	r1, r3
 8006ef2:	2208      	movs	r2, #8
 8006ef4:	305c      	adds	r0, #92	; 0x5c
 8006ef6:	f7fb fe0f 	bl	8002b18 <memset>
 8006efa:	4b05      	ldr	r3, [pc, #20]	; (8006f10 <std+0x38>)
 8006efc:	6224      	str	r4, [r4, #32]
 8006efe:	6263      	str	r3, [r4, #36]	; 0x24
 8006f00:	4b04      	ldr	r3, [pc, #16]	; (8006f14 <std+0x3c>)
 8006f02:	62a3      	str	r3, [r4, #40]	; 0x28
 8006f04:	4b04      	ldr	r3, [pc, #16]	; (8006f18 <std+0x40>)
 8006f06:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006f08:	4b04      	ldr	r3, [pc, #16]	; (8006f1c <std+0x44>)
 8006f0a:	6323      	str	r3, [r4, #48]	; 0x30
 8006f0c:	bd10      	pop	{r4, pc}
 8006f0e:	bf00      	nop
 8006f10:	0800722d 	.word	0x0800722d
 8006f14:	0800724f 	.word	0x0800724f
 8006f18:	08007287 	.word	0x08007287
 8006f1c:	080072ab 	.word	0x080072ab

08006f20 <_cleanup_r>:
 8006f20:	4901      	ldr	r1, [pc, #4]	; (8006f28 <_cleanup_r+0x8>)
 8006f22:	f000 b8af 	b.w	8007084 <_fwalk_reent>
 8006f26:	bf00      	nop
 8006f28:	08006e61 	.word	0x08006e61

08006f2c <__sfmoreglue>:
 8006f2c:	2268      	movs	r2, #104	; 0x68
 8006f2e:	b570      	push	{r4, r5, r6, lr}
 8006f30:	1e4d      	subs	r5, r1, #1
 8006f32:	4355      	muls	r5, r2
 8006f34:	460e      	mov	r6, r1
 8006f36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006f3a:	f7ff fa63 	bl	8006404 <_malloc_r>
 8006f3e:	4604      	mov	r4, r0
 8006f40:	b140      	cbz	r0, 8006f54 <__sfmoreglue+0x28>
 8006f42:	2100      	movs	r1, #0
 8006f44:	e9c0 1600 	strd	r1, r6, [r0]
 8006f48:	300c      	adds	r0, #12
 8006f4a:	60a0      	str	r0, [r4, #8]
 8006f4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006f50:	f7fb fde2 	bl	8002b18 <memset>
 8006f54:	4620      	mov	r0, r4
 8006f56:	bd70      	pop	{r4, r5, r6, pc}

08006f58 <__sfp_lock_acquire>:
 8006f58:	4801      	ldr	r0, [pc, #4]	; (8006f60 <__sfp_lock_acquire+0x8>)
 8006f5a:	f000 b8b3 	b.w	80070c4 <__retarget_lock_acquire_recursive>
 8006f5e:	bf00      	nop
 8006f60:	200002a5 	.word	0x200002a5

08006f64 <__sfp_lock_release>:
 8006f64:	4801      	ldr	r0, [pc, #4]	; (8006f6c <__sfp_lock_release+0x8>)
 8006f66:	f000 b8ae 	b.w	80070c6 <__retarget_lock_release_recursive>
 8006f6a:	bf00      	nop
 8006f6c:	200002a5 	.word	0x200002a5

08006f70 <__sinit_lock_acquire>:
 8006f70:	4801      	ldr	r0, [pc, #4]	; (8006f78 <__sinit_lock_acquire+0x8>)
 8006f72:	f000 b8a7 	b.w	80070c4 <__retarget_lock_acquire_recursive>
 8006f76:	bf00      	nop
 8006f78:	200002a6 	.word	0x200002a6

08006f7c <__sinit_lock_release>:
 8006f7c:	4801      	ldr	r0, [pc, #4]	; (8006f84 <__sinit_lock_release+0x8>)
 8006f7e:	f000 b8a2 	b.w	80070c6 <__retarget_lock_release_recursive>
 8006f82:	bf00      	nop
 8006f84:	200002a6 	.word	0x200002a6

08006f88 <__sinit>:
 8006f88:	b510      	push	{r4, lr}
 8006f8a:	4604      	mov	r4, r0
 8006f8c:	f7ff fff0 	bl	8006f70 <__sinit_lock_acquire>
 8006f90:	69a3      	ldr	r3, [r4, #24]
 8006f92:	b11b      	cbz	r3, 8006f9c <__sinit+0x14>
 8006f94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f98:	f7ff bff0 	b.w	8006f7c <__sinit_lock_release>
 8006f9c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006fa0:	6523      	str	r3, [r4, #80]	; 0x50
 8006fa2:	4b13      	ldr	r3, [pc, #76]	; (8006ff0 <__sinit+0x68>)
 8006fa4:	4a13      	ldr	r2, [pc, #76]	; (8006ff4 <__sinit+0x6c>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	62a2      	str	r2, [r4, #40]	; 0x28
 8006faa:	42a3      	cmp	r3, r4
 8006fac:	bf08      	it	eq
 8006fae:	2301      	moveq	r3, #1
 8006fb0:	4620      	mov	r0, r4
 8006fb2:	bf08      	it	eq
 8006fb4:	61a3      	streq	r3, [r4, #24]
 8006fb6:	f000 f81f 	bl	8006ff8 <__sfp>
 8006fba:	6060      	str	r0, [r4, #4]
 8006fbc:	4620      	mov	r0, r4
 8006fbe:	f000 f81b 	bl	8006ff8 <__sfp>
 8006fc2:	60a0      	str	r0, [r4, #8]
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	f000 f817 	bl	8006ff8 <__sfp>
 8006fca:	2200      	movs	r2, #0
 8006fcc:	2104      	movs	r1, #4
 8006fce:	60e0      	str	r0, [r4, #12]
 8006fd0:	6860      	ldr	r0, [r4, #4]
 8006fd2:	f7ff ff81 	bl	8006ed8 <std>
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	2109      	movs	r1, #9
 8006fda:	68a0      	ldr	r0, [r4, #8]
 8006fdc:	f7ff ff7c 	bl	8006ed8 <std>
 8006fe0:	2202      	movs	r2, #2
 8006fe2:	2112      	movs	r1, #18
 8006fe4:	68e0      	ldr	r0, [r4, #12]
 8006fe6:	f7ff ff77 	bl	8006ed8 <std>
 8006fea:	2301      	movs	r3, #1
 8006fec:	61a3      	str	r3, [r4, #24]
 8006fee:	e7d1      	b.n	8006f94 <__sinit+0xc>
 8006ff0:	080073d8 	.word	0x080073d8
 8006ff4:	08006f21 	.word	0x08006f21

08006ff8 <__sfp>:
 8006ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ffa:	4607      	mov	r7, r0
 8006ffc:	f7ff ffac 	bl	8006f58 <__sfp_lock_acquire>
 8007000:	4b1e      	ldr	r3, [pc, #120]	; (800707c <__sfp+0x84>)
 8007002:	681e      	ldr	r6, [r3, #0]
 8007004:	69b3      	ldr	r3, [r6, #24]
 8007006:	b913      	cbnz	r3, 800700e <__sfp+0x16>
 8007008:	4630      	mov	r0, r6
 800700a:	f7ff ffbd 	bl	8006f88 <__sinit>
 800700e:	3648      	adds	r6, #72	; 0x48
 8007010:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007014:	3b01      	subs	r3, #1
 8007016:	d503      	bpl.n	8007020 <__sfp+0x28>
 8007018:	6833      	ldr	r3, [r6, #0]
 800701a:	b30b      	cbz	r3, 8007060 <__sfp+0x68>
 800701c:	6836      	ldr	r6, [r6, #0]
 800701e:	e7f7      	b.n	8007010 <__sfp+0x18>
 8007020:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007024:	b9d5      	cbnz	r5, 800705c <__sfp+0x64>
 8007026:	4b16      	ldr	r3, [pc, #88]	; (8007080 <__sfp+0x88>)
 8007028:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800702c:	60e3      	str	r3, [r4, #12]
 800702e:	6665      	str	r5, [r4, #100]	; 0x64
 8007030:	f000 f847 	bl	80070c2 <__retarget_lock_init_recursive>
 8007034:	f7ff ff96 	bl	8006f64 <__sfp_lock_release>
 8007038:	2208      	movs	r2, #8
 800703a:	4629      	mov	r1, r5
 800703c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007040:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007044:	6025      	str	r5, [r4, #0]
 8007046:	61a5      	str	r5, [r4, #24]
 8007048:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800704c:	f7fb fd64 	bl	8002b18 <memset>
 8007050:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007054:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007058:	4620      	mov	r0, r4
 800705a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800705c:	3468      	adds	r4, #104	; 0x68
 800705e:	e7d9      	b.n	8007014 <__sfp+0x1c>
 8007060:	2104      	movs	r1, #4
 8007062:	4638      	mov	r0, r7
 8007064:	f7ff ff62 	bl	8006f2c <__sfmoreglue>
 8007068:	4604      	mov	r4, r0
 800706a:	6030      	str	r0, [r6, #0]
 800706c:	2800      	cmp	r0, #0
 800706e:	d1d5      	bne.n	800701c <__sfp+0x24>
 8007070:	f7ff ff78 	bl	8006f64 <__sfp_lock_release>
 8007074:	230c      	movs	r3, #12
 8007076:	603b      	str	r3, [r7, #0]
 8007078:	e7ee      	b.n	8007058 <__sfp+0x60>
 800707a:	bf00      	nop
 800707c:	080073d8 	.word	0x080073d8
 8007080:	ffff0001 	.word	0xffff0001

08007084 <_fwalk_reent>:
 8007084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007088:	4606      	mov	r6, r0
 800708a:	4688      	mov	r8, r1
 800708c:	2700      	movs	r7, #0
 800708e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007092:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007096:	f1b9 0901 	subs.w	r9, r9, #1
 800709a:	d505      	bpl.n	80070a8 <_fwalk_reent+0x24>
 800709c:	6824      	ldr	r4, [r4, #0]
 800709e:	2c00      	cmp	r4, #0
 80070a0:	d1f7      	bne.n	8007092 <_fwalk_reent+0xe>
 80070a2:	4638      	mov	r0, r7
 80070a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070a8:	89ab      	ldrh	r3, [r5, #12]
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d907      	bls.n	80070be <_fwalk_reent+0x3a>
 80070ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070b2:	3301      	adds	r3, #1
 80070b4:	d003      	beq.n	80070be <_fwalk_reent+0x3a>
 80070b6:	4629      	mov	r1, r5
 80070b8:	4630      	mov	r0, r6
 80070ba:	47c0      	blx	r8
 80070bc:	4307      	orrs	r7, r0
 80070be:	3568      	adds	r5, #104	; 0x68
 80070c0:	e7e9      	b.n	8007096 <_fwalk_reent+0x12>

080070c2 <__retarget_lock_init_recursive>:
 80070c2:	4770      	bx	lr

080070c4 <__retarget_lock_acquire_recursive>:
 80070c4:	4770      	bx	lr

080070c6 <__retarget_lock_release_recursive>:
 80070c6:	4770      	bx	lr

080070c8 <__swhatbuf_r>:
 80070c8:	b570      	push	{r4, r5, r6, lr}
 80070ca:	460e      	mov	r6, r1
 80070cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070d0:	4614      	mov	r4, r2
 80070d2:	2900      	cmp	r1, #0
 80070d4:	461d      	mov	r5, r3
 80070d6:	b096      	sub	sp, #88	; 0x58
 80070d8:	da08      	bge.n	80070ec <__swhatbuf_r+0x24>
 80070da:	2200      	movs	r2, #0
 80070dc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80070e0:	602a      	str	r2, [r5, #0]
 80070e2:	061a      	lsls	r2, r3, #24
 80070e4:	d410      	bmi.n	8007108 <__swhatbuf_r+0x40>
 80070e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070ea:	e00e      	b.n	800710a <__swhatbuf_r+0x42>
 80070ec:	466a      	mov	r2, sp
 80070ee:	f000 f903 	bl	80072f8 <_fstat_r>
 80070f2:	2800      	cmp	r0, #0
 80070f4:	dbf1      	blt.n	80070da <__swhatbuf_r+0x12>
 80070f6:	9a01      	ldr	r2, [sp, #4]
 80070f8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80070fc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007100:	425a      	negs	r2, r3
 8007102:	415a      	adcs	r2, r3
 8007104:	602a      	str	r2, [r5, #0]
 8007106:	e7ee      	b.n	80070e6 <__swhatbuf_r+0x1e>
 8007108:	2340      	movs	r3, #64	; 0x40
 800710a:	2000      	movs	r0, #0
 800710c:	6023      	str	r3, [r4, #0]
 800710e:	b016      	add	sp, #88	; 0x58
 8007110:	bd70      	pop	{r4, r5, r6, pc}
	...

08007114 <__smakebuf_r>:
 8007114:	898b      	ldrh	r3, [r1, #12]
 8007116:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007118:	079d      	lsls	r5, r3, #30
 800711a:	4606      	mov	r6, r0
 800711c:	460c      	mov	r4, r1
 800711e:	d507      	bpl.n	8007130 <__smakebuf_r+0x1c>
 8007120:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007124:	6023      	str	r3, [r4, #0]
 8007126:	6123      	str	r3, [r4, #16]
 8007128:	2301      	movs	r3, #1
 800712a:	6163      	str	r3, [r4, #20]
 800712c:	b002      	add	sp, #8
 800712e:	bd70      	pop	{r4, r5, r6, pc}
 8007130:	466a      	mov	r2, sp
 8007132:	ab01      	add	r3, sp, #4
 8007134:	f7ff ffc8 	bl	80070c8 <__swhatbuf_r>
 8007138:	9900      	ldr	r1, [sp, #0]
 800713a:	4605      	mov	r5, r0
 800713c:	4630      	mov	r0, r6
 800713e:	f7ff f961 	bl	8006404 <_malloc_r>
 8007142:	b948      	cbnz	r0, 8007158 <__smakebuf_r+0x44>
 8007144:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007148:	059a      	lsls	r2, r3, #22
 800714a:	d4ef      	bmi.n	800712c <__smakebuf_r+0x18>
 800714c:	f023 0303 	bic.w	r3, r3, #3
 8007150:	f043 0302 	orr.w	r3, r3, #2
 8007154:	81a3      	strh	r3, [r4, #12]
 8007156:	e7e3      	b.n	8007120 <__smakebuf_r+0xc>
 8007158:	4b0d      	ldr	r3, [pc, #52]	; (8007190 <__smakebuf_r+0x7c>)
 800715a:	62b3      	str	r3, [r6, #40]	; 0x28
 800715c:	89a3      	ldrh	r3, [r4, #12]
 800715e:	6020      	str	r0, [r4, #0]
 8007160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007164:	81a3      	strh	r3, [r4, #12]
 8007166:	9b00      	ldr	r3, [sp, #0]
 8007168:	6120      	str	r0, [r4, #16]
 800716a:	6163      	str	r3, [r4, #20]
 800716c:	9b01      	ldr	r3, [sp, #4]
 800716e:	b15b      	cbz	r3, 8007188 <__smakebuf_r+0x74>
 8007170:	4630      	mov	r0, r6
 8007172:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007176:	f000 f8d1 	bl	800731c <_isatty_r>
 800717a:	b128      	cbz	r0, 8007188 <__smakebuf_r+0x74>
 800717c:	89a3      	ldrh	r3, [r4, #12]
 800717e:	f023 0303 	bic.w	r3, r3, #3
 8007182:	f043 0301 	orr.w	r3, r3, #1
 8007186:	81a3      	strh	r3, [r4, #12]
 8007188:	89a0      	ldrh	r0, [r4, #12]
 800718a:	4305      	orrs	r5, r0
 800718c:	81a5      	strh	r5, [r4, #12]
 800718e:	e7cd      	b.n	800712c <__smakebuf_r+0x18>
 8007190:	08006f21 	.word	0x08006f21

08007194 <_malloc_usable_size_r>:
 8007194:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007198:	1f18      	subs	r0, r3, #4
 800719a:	2b00      	cmp	r3, #0
 800719c:	bfbc      	itt	lt
 800719e:	580b      	ldrlt	r3, [r1, r0]
 80071a0:	18c0      	addlt	r0, r0, r3
 80071a2:	4770      	bx	lr

080071a4 <_raise_r>:
 80071a4:	291f      	cmp	r1, #31
 80071a6:	b538      	push	{r3, r4, r5, lr}
 80071a8:	4604      	mov	r4, r0
 80071aa:	460d      	mov	r5, r1
 80071ac:	d904      	bls.n	80071b8 <_raise_r+0x14>
 80071ae:	2316      	movs	r3, #22
 80071b0:	6003      	str	r3, [r0, #0]
 80071b2:	f04f 30ff 	mov.w	r0, #4294967295
 80071b6:	bd38      	pop	{r3, r4, r5, pc}
 80071b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80071ba:	b112      	cbz	r2, 80071c2 <_raise_r+0x1e>
 80071bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80071c0:	b94b      	cbnz	r3, 80071d6 <_raise_r+0x32>
 80071c2:	4620      	mov	r0, r4
 80071c4:	f000 f830 	bl	8007228 <_getpid_r>
 80071c8:	462a      	mov	r2, r5
 80071ca:	4601      	mov	r1, r0
 80071cc:	4620      	mov	r0, r4
 80071ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071d2:	f000 b817 	b.w	8007204 <_kill_r>
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d00a      	beq.n	80071f0 <_raise_r+0x4c>
 80071da:	1c59      	adds	r1, r3, #1
 80071dc:	d103      	bne.n	80071e6 <_raise_r+0x42>
 80071de:	2316      	movs	r3, #22
 80071e0:	6003      	str	r3, [r0, #0]
 80071e2:	2001      	movs	r0, #1
 80071e4:	e7e7      	b.n	80071b6 <_raise_r+0x12>
 80071e6:	2400      	movs	r4, #0
 80071e8:	4628      	mov	r0, r5
 80071ea:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80071ee:	4798      	blx	r3
 80071f0:	2000      	movs	r0, #0
 80071f2:	e7e0      	b.n	80071b6 <_raise_r+0x12>

080071f4 <raise>:
 80071f4:	4b02      	ldr	r3, [pc, #8]	; (8007200 <raise+0xc>)
 80071f6:	4601      	mov	r1, r0
 80071f8:	6818      	ldr	r0, [r3, #0]
 80071fa:	f7ff bfd3 	b.w	80071a4 <_raise_r>
 80071fe:	bf00      	nop
 8007200:	2000000c 	.word	0x2000000c

08007204 <_kill_r>:
 8007204:	b538      	push	{r3, r4, r5, lr}
 8007206:	2300      	movs	r3, #0
 8007208:	4d06      	ldr	r5, [pc, #24]	; (8007224 <_kill_r+0x20>)
 800720a:	4604      	mov	r4, r0
 800720c:	4608      	mov	r0, r1
 800720e:	4611      	mov	r1, r2
 8007210:	602b      	str	r3, [r5, #0]
 8007212:	f7f9 fedd 	bl	8000fd0 <_kill>
 8007216:	1c43      	adds	r3, r0, #1
 8007218:	d102      	bne.n	8007220 <_kill_r+0x1c>
 800721a:	682b      	ldr	r3, [r5, #0]
 800721c:	b103      	cbz	r3, 8007220 <_kill_r+0x1c>
 800721e:	6023      	str	r3, [r4, #0]
 8007220:	bd38      	pop	{r3, r4, r5, pc}
 8007222:	bf00      	nop
 8007224:	200002a0 	.word	0x200002a0

08007228 <_getpid_r>:
 8007228:	f7f9 becb 	b.w	8000fc2 <_getpid>

0800722c <__sread>:
 800722c:	b510      	push	{r4, lr}
 800722e:	460c      	mov	r4, r1
 8007230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007234:	f000 f894 	bl	8007360 <_read_r>
 8007238:	2800      	cmp	r0, #0
 800723a:	bfab      	itete	ge
 800723c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800723e:	89a3      	ldrhlt	r3, [r4, #12]
 8007240:	181b      	addge	r3, r3, r0
 8007242:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007246:	bfac      	ite	ge
 8007248:	6563      	strge	r3, [r4, #84]	; 0x54
 800724a:	81a3      	strhlt	r3, [r4, #12]
 800724c:	bd10      	pop	{r4, pc}

0800724e <__swrite>:
 800724e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007252:	461f      	mov	r7, r3
 8007254:	898b      	ldrh	r3, [r1, #12]
 8007256:	4605      	mov	r5, r0
 8007258:	05db      	lsls	r3, r3, #23
 800725a:	460c      	mov	r4, r1
 800725c:	4616      	mov	r6, r2
 800725e:	d505      	bpl.n	800726c <__swrite+0x1e>
 8007260:	2302      	movs	r3, #2
 8007262:	2200      	movs	r2, #0
 8007264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007268:	f000 f868 	bl	800733c <_lseek_r>
 800726c:	89a3      	ldrh	r3, [r4, #12]
 800726e:	4632      	mov	r2, r6
 8007270:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007274:	81a3      	strh	r3, [r4, #12]
 8007276:	4628      	mov	r0, r5
 8007278:	463b      	mov	r3, r7
 800727a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800727e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007282:	f000 b817 	b.w	80072b4 <_write_r>

08007286 <__sseek>:
 8007286:	b510      	push	{r4, lr}
 8007288:	460c      	mov	r4, r1
 800728a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800728e:	f000 f855 	bl	800733c <_lseek_r>
 8007292:	1c43      	adds	r3, r0, #1
 8007294:	89a3      	ldrh	r3, [r4, #12]
 8007296:	bf15      	itete	ne
 8007298:	6560      	strne	r0, [r4, #84]	; 0x54
 800729a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800729e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80072a2:	81a3      	strheq	r3, [r4, #12]
 80072a4:	bf18      	it	ne
 80072a6:	81a3      	strhne	r3, [r4, #12]
 80072a8:	bd10      	pop	{r4, pc}

080072aa <__sclose>:
 80072aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ae:	f000 b813 	b.w	80072d8 <_close_r>
	...

080072b4 <_write_r>:
 80072b4:	b538      	push	{r3, r4, r5, lr}
 80072b6:	4604      	mov	r4, r0
 80072b8:	4608      	mov	r0, r1
 80072ba:	4611      	mov	r1, r2
 80072bc:	2200      	movs	r2, #0
 80072be:	4d05      	ldr	r5, [pc, #20]	; (80072d4 <_write_r+0x20>)
 80072c0:	602a      	str	r2, [r5, #0]
 80072c2:	461a      	mov	r2, r3
 80072c4:	f7f9 febb 	bl	800103e <_write>
 80072c8:	1c43      	adds	r3, r0, #1
 80072ca:	d102      	bne.n	80072d2 <_write_r+0x1e>
 80072cc:	682b      	ldr	r3, [r5, #0]
 80072ce:	b103      	cbz	r3, 80072d2 <_write_r+0x1e>
 80072d0:	6023      	str	r3, [r4, #0]
 80072d2:	bd38      	pop	{r3, r4, r5, pc}
 80072d4:	200002a0 	.word	0x200002a0

080072d8 <_close_r>:
 80072d8:	b538      	push	{r3, r4, r5, lr}
 80072da:	2300      	movs	r3, #0
 80072dc:	4d05      	ldr	r5, [pc, #20]	; (80072f4 <_close_r+0x1c>)
 80072de:	4604      	mov	r4, r0
 80072e0:	4608      	mov	r0, r1
 80072e2:	602b      	str	r3, [r5, #0]
 80072e4:	f7f9 fec7 	bl	8001076 <_close>
 80072e8:	1c43      	adds	r3, r0, #1
 80072ea:	d102      	bne.n	80072f2 <_close_r+0x1a>
 80072ec:	682b      	ldr	r3, [r5, #0]
 80072ee:	b103      	cbz	r3, 80072f2 <_close_r+0x1a>
 80072f0:	6023      	str	r3, [r4, #0]
 80072f2:	bd38      	pop	{r3, r4, r5, pc}
 80072f4:	200002a0 	.word	0x200002a0

080072f8 <_fstat_r>:
 80072f8:	b538      	push	{r3, r4, r5, lr}
 80072fa:	2300      	movs	r3, #0
 80072fc:	4d06      	ldr	r5, [pc, #24]	; (8007318 <_fstat_r+0x20>)
 80072fe:	4604      	mov	r4, r0
 8007300:	4608      	mov	r0, r1
 8007302:	4611      	mov	r1, r2
 8007304:	602b      	str	r3, [r5, #0]
 8007306:	f7f9 fec1 	bl	800108c <_fstat>
 800730a:	1c43      	adds	r3, r0, #1
 800730c:	d102      	bne.n	8007314 <_fstat_r+0x1c>
 800730e:	682b      	ldr	r3, [r5, #0]
 8007310:	b103      	cbz	r3, 8007314 <_fstat_r+0x1c>
 8007312:	6023      	str	r3, [r4, #0]
 8007314:	bd38      	pop	{r3, r4, r5, pc}
 8007316:	bf00      	nop
 8007318:	200002a0 	.word	0x200002a0

0800731c <_isatty_r>:
 800731c:	b538      	push	{r3, r4, r5, lr}
 800731e:	2300      	movs	r3, #0
 8007320:	4d05      	ldr	r5, [pc, #20]	; (8007338 <_isatty_r+0x1c>)
 8007322:	4604      	mov	r4, r0
 8007324:	4608      	mov	r0, r1
 8007326:	602b      	str	r3, [r5, #0]
 8007328:	f7f9 febf 	bl	80010aa <_isatty>
 800732c:	1c43      	adds	r3, r0, #1
 800732e:	d102      	bne.n	8007336 <_isatty_r+0x1a>
 8007330:	682b      	ldr	r3, [r5, #0]
 8007332:	b103      	cbz	r3, 8007336 <_isatty_r+0x1a>
 8007334:	6023      	str	r3, [r4, #0]
 8007336:	bd38      	pop	{r3, r4, r5, pc}
 8007338:	200002a0 	.word	0x200002a0

0800733c <_lseek_r>:
 800733c:	b538      	push	{r3, r4, r5, lr}
 800733e:	4604      	mov	r4, r0
 8007340:	4608      	mov	r0, r1
 8007342:	4611      	mov	r1, r2
 8007344:	2200      	movs	r2, #0
 8007346:	4d05      	ldr	r5, [pc, #20]	; (800735c <_lseek_r+0x20>)
 8007348:	602a      	str	r2, [r5, #0]
 800734a:	461a      	mov	r2, r3
 800734c:	f7f9 feb7 	bl	80010be <_lseek>
 8007350:	1c43      	adds	r3, r0, #1
 8007352:	d102      	bne.n	800735a <_lseek_r+0x1e>
 8007354:	682b      	ldr	r3, [r5, #0]
 8007356:	b103      	cbz	r3, 800735a <_lseek_r+0x1e>
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	bd38      	pop	{r3, r4, r5, pc}
 800735c:	200002a0 	.word	0x200002a0

08007360 <_read_r>:
 8007360:	b538      	push	{r3, r4, r5, lr}
 8007362:	4604      	mov	r4, r0
 8007364:	4608      	mov	r0, r1
 8007366:	4611      	mov	r1, r2
 8007368:	2200      	movs	r2, #0
 800736a:	4d05      	ldr	r5, [pc, #20]	; (8007380 <_read_r+0x20>)
 800736c:	602a      	str	r2, [r5, #0]
 800736e:	461a      	mov	r2, r3
 8007370:	f7f9 fe48 	bl	8001004 <_read>
 8007374:	1c43      	adds	r3, r0, #1
 8007376:	d102      	bne.n	800737e <_read_r+0x1e>
 8007378:	682b      	ldr	r3, [r5, #0]
 800737a:	b103      	cbz	r3, 800737e <_read_r+0x1e>
 800737c:	6023      	str	r3, [r4, #0]
 800737e:	bd38      	pop	{r3, r4, r5, pc}
 8007380:	200002a0 	.word	0x200002a0

08007384 <_init>:
 8007384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007386:	bf00      	nop
 8007388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800738a:	bc08      	pop	{r3}
 800738c:	469e      	mov	lr, r3
 800738e:	4770      	bx	lr

08007390 <_fini>:
 8007390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007392:	bf00      	nop
 8007394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007396:	bc08      	pop	{r3}
 8007398:	469e      	mov	lr, r3
 800739a:	4770      	bx	lr
