INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhir/Documents_Local/UT AUSTIN COURSEWORK/ECE316/FINAL PROJECT/project_1/project_1.srcs/sources_1/imports/lab6/mode1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode1
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'state' is not allowed [C:/Users/abhir/Documents_Local/UT AUSTIN COURSEWORK/ECE316/FINAL PROJECT/project_1/project_1.srcs/sources_1/imports/lab6/mode1.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhir/Documents_Local/UT AUSTIN COURSEWORK/ECE316/FINAL PROJECT/project_1/project_1.srcs/sim_1/new/tb_timerStopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timerStopwatch
