<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/esp8266/include/periph_cpu.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
                <div class="navbar-form navbar-right" style="background-color: white;"></div>
              <link href="/pagefind/pagefind-ui.css" rel="stylesheet">
              <script src="/pagefind/pagefind-ui.js"></script>
              <div id="search">
              </div>
                <script>
                  window.addEventListener('DOMContentLoaded', (event) => {
                      new PagefindUI({ element: "#search", showSubResults: true });
                  });
              </script>
              </div>
              </div>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('esp8266_2include_2periph__cpu_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__esp8266.html">ESP8266 / ESP8285</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>CPU specific definitions and functions for peripheral handling.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU specific definitions and functions for peripheral handling. </p>
<dl class="section author"><dt>Author</dt><dd>Gunar Schorcht <a href="#" onclick="location.href='mai'+'lto:'+'gun'+'ar'+'@sc'+'ho'+'rch'+'t.'+'net'; return false;">gunar<span class="obfuscator">.nosp@m.</span>@sch<span class="obfuscator">.nosp@m.</span>orcht<span class="obfuscator">.nosp@m.</span>.net</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div><div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;limits.h&gt;</code><br />
<code>#include &quot;eagle_soc.h&quot;</code><br />
<code>#include &quot;<a class="el" href="esp8266_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="units_8h_source.html">macros/units.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="esp8266_2include_2periph__cpu_8h__incl.svg" width="554" height="207"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="esp8266_2include_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__conf__t.html">i2c_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C configuration structure.  <a href="structi2c__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html">spi_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI device configuration.  <a href="structspi__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__conf__t.html">uart_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device configuration.  <a href="structuart__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3969ce1e494a72d3c2925b10ddeb4604" id="r_a3969ce1e494a72d3c2925b10ddeb4604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>&#160;&#160;&#160;((<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>)(UINT_MAX))</td></tr>
<tr class="memdesc:a3969ce1e494a72d3c2925b10ddeb4604"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of a fitting UNDEF value.  <br /></td></tr>
<tr class="separator:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29846b3ecd19a0b7c44ff80a37ae7c1" id="r_ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(x,  y)</td></tr>
<tr class="memdesc:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a CPU specific GPIO pin generator macro.  <br /></td></tr>
<tr class="separator:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77546a5cc91deda999da3cb862fc3f98" id="r_a77546a5cc91deda999da3cb862fc3f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a77546a5cc91deda999da3cb862fc3f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available GPIO ports on ESP8266.  <br /></td></tr>
<tr class="separator:a77546a5cc91deda999da3cb862fc3f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868f2d79bdced071714fb44a357c0018" id="r_a868f2d79bdced071714fb44a357c0018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a868f2d79bdced071714fb44a357c0018">GPIO_PIN_NUMOF</a>&#160;&#160;&#160;(17)</td></tr>
<tr class="memdesc:a868f2d79bdced071714fb44a357c0018"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CPU specific number of GPIO pins.  <br /></td></tr>
<tr class="separator:a868f2d79bdced071714fb44a357c0018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd04a76b55e9fef358e904400cde4db7" id="r_afd04a76b55e9fef358e904400cde4db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd04a76b55e9fef358e904400cde4db7">PERIPH_TIMER_PROVIDES_SET</a></td></tr>
<tr class="memdesc:afd04a76b55e9fef358e904400cde4db7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent shared timer functions from being used.  <br /></td></tr>
<tr class="separator:afd04a76b55e9fef358e904400cde4db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1943715eaeaa63e28b7b4e207f655fca" id="r_a1943715eaeaa63e28b7b4e207f655fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1943715eaeaa63e28b7b4e207f655fca">CPUID_LEN</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a1943715eaeaa63e28b7b4e207f655fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of the CPU_ID in octets.  <br /></td></tr>
<tr class="separator:a1943715eaeaa63e28b7b4e207f655fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39609ca78463e2f63f038cb8693f296" id="r_aa39609ca78463e2f63f038cb8693f296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa39609ca78463e2f63f038cb8693f296">CPU_CYCLES_PER_LOOP</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:aa39609ca78463e2f63f038cb8693f296"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU cycles per busy wait loop.  <br /></td></tr>
<tr class="separator:aa39609ca78463e2f63f038cb8693f296"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPIO configuration</h2></td></tr>
<tr class="memitem:a759f553fbddd2915b49e50c967661fb1" id="r_a759f553fbddd2915b49e50c967661fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a759f553fbddd2915b49e50c967661fb1">HAVE_GPIO_T</a></td></tr>
<tr class="memdesc:a759f553fbddd2915b49e50c967661fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override the default gpio_t type definition.  <br /></td></tr>
<tr class="separator:a759f553fbddd2915b49e50c967661fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Predefined GPIO names</h2></td></tr>
<tr class="memitem:a20f88dbc839eb32b5fec903474befdd7" id="r_a20f88dbc839eb32b5fec903474befdd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 0))</td></tr>
<tr class="separator:a20f88dbc839eb32b5fec903474befdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe59d3a7ce7a18e9440bd54cae1f3fc8" id="r_abe59d3a7ce7a18e9440bd54cae1f3fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 1))</td></tr>
<tr class="separator:abe59d3a7ce7a18e9440bd54cae1f3fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a95401ea8409c83cbda42f31450cd0" id="r_a88a95401ea8409c83cbda42f31450cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 2))</td></tr>
<tr class="separator:a88a95401ea8409c83cbda42f31450cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cc04d651b622d5323d74dc2f0999a0" id="r_af3cc04d651b622d5323d74dc2f0999a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 3))</td></tr>
<tr class="separator:af3cc04d651b622d5323d74dc2f0999a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98aeff9c8b3bbdfd119e4ec4d3f615c8" id="r_a98aeff9c8b3bbdfd119e4ec4d3f615c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 4))</td></tr>
<tr class="separator:a98aeff9c8b3bbdfd119e4ec4d3f615c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a96368c99d63b0e715b7e0421f4a209" id="r_a1a96368c99d63b0e715b7e0421f4a209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 5))</td></tr>
<tr class="separator:a1a96368c99d63b0e715b7e0421f4a209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46027cd97ff756e5ddadcc10811b5699" id="r_a46027cd97ff756e5ddadcc10811b5699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 6))</td></tr>
<tr class="separator:a46027cd97ff756e5ddadcc10811b5699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3820cacb614277004870fc37b33ad084" id="r_a3820cacb614277004870fc37b33ad084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3820cacb614277004870fc37b33ad084">GPIO7</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 7))</td></tr>
<tr class="separator:a3820cacb614277004870fc37b33ad084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa951be0ce26f788049a86e407a70ae20" id="r_aa951be0ce26f788049a86e407a70ae20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa951be0ce26f788049a86e407a70ae20">GPIO8</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 8))</td></tr>
<tr class="separator:aa951be0ce26f788049a86e407a70ae20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a4c4d28729daf18e1923a1878e7352" id="r_ae2a4c4d28729daf18e1923a1878e7352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 9))</td></tr>
<tr class="separator:ae2a4c4d28729daf18e1923a1878e7352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae285b2475841ecb1ac23d8511b360d0e" id="r_ae285b2475841ecb1ac23d8511b360d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 10))</td></tr>
<tr class="separator:ae285b2475841ecb1ac23d8511b360d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac376b1c124378935df7b3c171b2bef35" id="r_ac376b1c124378935df7b3c171b2bef35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac376b1c124378935df7b3c171b2bef35">GPIO11</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 11))</td></tr>
<tr class="separator:ac376b1c124378935df7b3c171b2bef35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dfa6e5489489f2797d3d80c718716ce" id="r_a1dfa6e5489489f2797d3d80c718716ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 12))</td></tr>
<tr class="separator:a1dfa6e5489489f2797d3d80c718716ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7d9a3961712ddd2a58532f4dcedc1d" id="r_a4b7d9a3961712ddd2a58532f4dcedc1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 13))</td></tr>
<tr class="separator:a4b7d9a3961712ddd2a58532f4dcedc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42a78782c6bb99ad7e7c1ec975b5b96" id="r_ad42a78782c6bb99ad7e7c1ec975b5b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad42a78782c6bb99ad7e7c1ec975b5b96">GPIO14</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 14))</td></tr>
<tr class="separator:ad42a78782c6bb99ad7e7c1ec975b5b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc2f003b1495cd03eef1fae31e6847a" id="r_aabc2f003b1495cd03eef1fae31e6847a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 15))</td></tr>
<tr class="separator:aabc2f003b1495cd03eef1fae31e6847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209f1a013588f481824ff0f57d2fc21e" id="r_a209f1a013588f481824ff0f57d2fc21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a209f1a013588f481824ff0f57d2fc21e">GPIO16</a>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 16))</td></tr>
<tr class="separator:a209f1a013588f481824ff0f57d2fc21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">I2C configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>ESP8266 provides up to two bit-banging I2C interfaces.</p>
<p>The board-specific configuration of the I2C interface <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro.">I2C_DEV(n)</a> requires the definition of</p>
<p>I2Cn_SPEED, the bus speed, I2Cn_SCL, the GPIO used as SCL signal, and I2Cn_SDA, the GPIO used as SDA signal,</p>
<p>where n can be 0 or 1. If they are not defined, the I2C interface <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro.">I2C_DEV(n)</a> is not used.</p>
<dl class="section note"><dt>Note</dt><dd>The configuration of the I2C interfaces <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro.">I2C_DEV(n)</a> must be in continuous ascending order of n.</dd></dl>
<p>I2C_NUMOF is determined automatically from board-specific peripheral definitions of I2Cn_SPEED, I2Cn_SCK, and I2Cn_SDA. </p>
</td></tr>
<tr class="memitem:aadb90ea077587669088351156a157867" id="r_aadb90ea077587669088351156a157867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aadb90ea077587669088351156a157867">I2C_NUMOF_MAX</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:aadb90ea077587669088351156a157867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of I2C interfaces that can be used by board definitions.  <br /></td></tr>
<tr class="separator:aadb90ea077587669088351156a157867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee5980de0aba9d9d03729b400287755" id="r_a5ee5980de0aba9d9d03729b400287755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ee5980de0aba9d9d03729b400287755">PERIPH_I2C_NEED_READ_REG</a></td></tr>
<tr class="memdesc:a5ee5980de0aba9d9d03729b400287755"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_read_reg required  <br /></td></tr>
<tr class="separator:a5ee5980de0aba9d9d03729b400287755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df7b75f47f1d07ab97efc582ab242c6" id="r_a9df7b75f47f1d07ab97efc582ab242c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9df7b75f47f1d07ab97efc582ab242c6">PERIPH_I2C_NEED_READ_REGS</a></td></tr>
<tr class="memdesc:a9df7b75f47f1d07ab97efc582ab242c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_read_regs required  <br /></td></tr>
<tr class="separator:a9df7b75f47f1d07ab97efc582ab242c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826c22d1182510f6ff3129f831b1107b" id="r_a826c22d1182510f6ff3129f831b1107b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a826c22d1182510f6ff3129f831b1107b">PERIPH_I2C_NEED_WRITE_REG</a></td></tr>
<tr class="memdesc:a826c22d1182510f6ff3129f831b1107b"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_reg required  <br /></td></tr>
<tr class="separator:a826c22d1182510f6ff3129f831b1107b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5896b5b60b2972fe3bc25ee53fa823" id="r_a2d5896b5b60b2972fe3bc25ee53fa823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d5896b5b60b2972fe3bc25ee53fa823">PERIPH_I2C_NEED_WRITE_REGS</a></td></tr>
<tr class="memdesc:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_regs required  <br /></td></tr>
<tr class="separator:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">PWM configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>The hardware implementation of ESP8266 PWM supports only frequencies as power of two.</p>
<p>Therefore a software implementation of one PWM device <a class="el" href="group__drivers__periph__pwm.html#gad7999c048ca3b0783f3fb62b93b056db" title="Default PWM access macro.">PWM_DEV(0)</a> with up to 8 PWM channels (<a class="el" href="#a8b967c03fbfe9d5b391c689b9b060b55" title="Maximum number of channels per PWM device.">PWM_CHANNEL_NUM_MAX</a>) is used. The GPIOs that can be used as PWM channels are defined by PWM0_GPIOS in board definition.</p>
<dl class="section note"><dt>Note</dt><dd>The minimum PWM period that can be realized is 10 us or 100.000 PWM clock cycles per second. Therefore, the product of frequency and resolution should not be greater than 100.000. Otherwise the frequency is scaled down automatically. </dd></dl>
</td></tr>
<tr class="memitem:a384d72c648cf3953b0d71fd122c57a29" id="r_a384d72c648cf3953b0d71fd122c57a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a384d72c648cf3953b0d71fd122c57a29">PWM_NUMOF_MAX</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a384d72c648cf3953b0d71fd122c57a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of PWM devices.  <br /></td></tr>
<tr class="separator:a384d72c648cf3953b0d71fd122c57a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b967c03fbfe9d5b391c689b9b060b55" id="r_a8b967c03fbfe9d5b391c689b9b060b55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b967c03fbfe9d5b391c689b9b060b55">PWM_CHANNEL_NUM_MAX</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:a8b967c03fbfe9d5b391c689b9b060b55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of channels per PWM device.  <br /></td></tr>
<tr class="separator:a8b967c03fbfe9d5b391c689b9b060b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RNG configuration</h2></td></tr>
<tr class="memitem:a1c8140ba01d43a1872af952c3e61d9b2" id="r_a1c8140ba01d43a1872af952c3e61d9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c8140ba01d43a1872af952c3e61d9b2">RNG_DATA_REG_ADDR</a>&#160;&#160;&#160;(0x3ff20e44)</td></tr>
<tr class="memdesc:a1c8140ba01d43a1872af952c3e61d9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The address of the register for accessing the hardware RNG.  <br /></td></tr>
<tr class="separator:a1c8140ba01d43a1872af952c3e61d9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RTT and RTC configuration</h2></td></tr>
<tr class="memitem:afec7c948b8c70db3c9394fc3dc145a99" id="r_afec7c948b8c70db3c9394fc3dc145a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afec7c948b8c70db3c9394fc3dc145a99">RTT_FREQUENCY</a>&#160;&#160;&#160;(312500UL)</td></tr>
<tr class="separator:afec7c948b8c70db3c9394fc3dc145a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f384110fe2e8f4b3c4b9ba246517c6" id="r_a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57f384110fe2e8f4b3c4b9ba246517c6">RTT_MAX_VALUE</a>&#160;&#160;&#160;(0xFFFFFFFFUL)</td></tr>
<tr class="separator:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SPI configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>ESP8266 has two SPI controllers:</p>
<ul>
<li><em>CSPI</em> for caching and accessing the flash memory<br  />
</li>
<li><em>HSPI</em> for peripherals</li>
</ul>
<p>Thus, <em>HSPI</em> is the only SPI interface that is available for peripherals. It is exposed as RIOT's <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro.">SPI_DEV(0)</a>. The pin configuration of the <em>HSPI</em> interface is fixed as shown in following table.</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Signal   </th><th class="markdownTableHeadNone">Pin    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a class="el" href="esp8266_2include_2periph__conf__common_8h.html#aabba8137ea69a9180bedb49e83873988" title="HSPI / SPI_DEV(0) MISO pin.">SPI0_MISO</a>   </td><td class="markdownTableBodyNone">GPIO12    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a class="el" href="esp8266_2include_2periph__conf__common_8h.html#a16ce69be83444ff939653090fb7fa151" title="HSPI / SPI_DEV(0) MOSI pin.">SPI0_MOSI</a>   </td><td class="markdownTableBodyNone">GPIO13    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a class="el" href="esp8266_2include_2periph__conf__common_8h.html#a85a885041758879c90a08fed7a75d2e2" title="HSPI / SPI_DEV(0) SCK pin.">SPI0_SCK</a>   </td><td class="markdownTableBodyNone">GPIO14    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a class="el" href="esp8266_2include_2periph__conf__common_8h.html#a5b44b397784631135a7c50730f5b8ffb" title="HSPI / SPI_DEV(0) CS default pin, only used when cs parameter in spi_acquire is GPIO_UNDEF.">SPI0_CS0</a>   </td><td class="markdownTableBodyNone">GPIOn with n = 0, 2, 4, 5, 15, 16 (additionally 9, 10 in DOUT flash mode)   </td></tr>
</table>
<p>The only pin definition that can be overridden by an application-specific board configuration is the CS signal defined by <a class="el" href="esp8266_2include_2periph__conf__common_8h.html#a5b44b397784631135a7c50730f5b8ffb" title="HSPI / SPI_DEV(0) CS default pin, only used when cs parameter in spi_acquire is GPIO_UNDEF.">SPI0_CS0</a>. </p>
</td></tr>
<tr class="memitem:ad6d9d193934d2c1c598837398369a197" id="r_ad6d9d193934d2c1c598837398369a197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6d9d193934d2c1c598837398369a197">HAVE_SPI_CLK_T</a></td></tr>
<tr class="memdesc:ad6d9d193934d2c1c598837398369a197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override SPI clock speed values.  <br /></td></tr>
<tr class="separator:ad6d9d193934d2c1c598837398369a197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca218aaab0f949219155ba184ee0ecf" id="r_a4ca218aaab0f949219155ba184ee0ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ca218aaab0f949219155ba184ee0ecf">SPI_NUMOF_MAX</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a4ca218aaab0f949219155ba184ee0ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of SPI interfaces.  <br /></td></tr>
<tr class="separator:a4ca218aaab0f949219155ba184ee0ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d9c2b9cf24ed0b13807d63f5e9b11f" id="r_af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3d9c2b9cf24ed0b13807d63f5e9b11f">PERIPH_SPI_NEEDS_TRANSFER_BYTE</a></td></tr>
<tr class="memdesc:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_byte  <br /></td></tr>
<tr class="separator:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68c30cec18f4abf11cc4bb09c13df17" id="r_ac68c30cec18f4abf11cc4bb09c13df17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac68c30cec18f4abf11cc4bb09c13df17">PERIPH_SPI_NEEDS_TRANSFER_REG</a></td></tr>
<tr class="memdesc:ac68c30cec18f4abf11cc4bb09c13df17"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_reg  <br /></td></tr>
<tr class="separator:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb6291046cbd0102e8c87af75e4200d" id="r_afeb6291046cbd0102e8c87af75e4200d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afeb6291046cbd0102e8c87af75e4200d">PERIPH_SPI_NEEDS_TRANSFER_REGS</a></td></tr>
<tr class="memdesc:afeb6291046cbd0102e8c87af75e4200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_regs  <br /></td></tr>
<tr class="separator:afeb6291046cbd0102e8c87af75e4200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad268301d3b918e279269ec49f803488d" id="r_ad268301d3b918e279269ec49f803488d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad268301d3b918e279269ec49f803488d">spi_ctrl_t</a> { <a class="el" href="#ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316">HSPI</a> = 1
 }</td></tr>
<tr class="memdesc:ad268301d3b918e279269ec49f803488d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI controllers that can be used for peripheral interfaces.  <a href="#ad268301d3b918e279269ec49f803488d">More...</a><br /></td></tr>
<tr class="separator:ad268301d3b918e279269ec49f803488d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81cec9f03084065c25089e514a57337" id="r_ae81cec9f03084065c25089e514a57337"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae81cec9f03084065c25089e514a57337">spi_clk_t</a> { <br />
&#160;&#160;<a class="el" href="#ae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27">SPI_CLK_100KHZ</a> = KHZ(100)
, <a class="el" href="#ae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3">SPI_CLK_400KHZ</a> = KHZ(400)
, <a class="el" href="#ae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111">SPI_CLK_1MHZ</a> = MHZ(1)
, <a class="el" href="#ae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a> = MHZ(5)
, <br />
&#160;&#160;<a class="el" href="#ae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d">SPI_CLK_10MHZ</a> = MHZ(10)
<br />
 }</td></tr>
<tr class="separator:ae81cec9f03084065c25089e514a57337"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">UART configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>All ESP8266 boards have exactly one UART device with fixed pin mapping. </p>
</td></tr>
<tr class="memitem:a1045548f8795e9aa17f4cda6f630576a" id="r_a1045548f8795e9aa17f4cda6f630576a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1045548f8795e9aa17f4cda6f630576a">UART_NUMOF_MAX</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:a1045548f8795e9aa17f4cda6f630576a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of UART interfaces.  <br /></td></tr>
<tr class="separator:a1045548f8795e9aa17f4cda6f630576a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aa39609ca78463e2f63f038cb8693f296" name="aa39609ca78463e2f63f038cb8693f296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39609ca78463e2f63f038cb8693f296">&#9670;&#160;</a></span>CPU_CYCLES_PER_LOOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CYCLES_PER_LOOP&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU cycles per busy wait loop. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00041">41</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1943715eaeaa63e28b7b4e207f655fca" name="a1943715eaeaa63e28b7b4e207f655fca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1943715eaeaa63e28b7b4e207f655fca">&#9670;&#160;</a></span>CPUID_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_LEN&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Length of the CPU_ID in octets. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00036">36</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a20f88dbc839eb32b5fec903474befdd7" name="a20f88dbc839eb32b5fec903474befdd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20f88dbc839eb32b5fec903474befdd7">&#9670;&#160;</a></span>GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO0&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00099">99</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="abe59d3a7ce7a18e9440bd54cae1f3fc8" name="abe59d3a7ce7a18e9440bd54cae1f3fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe59d3a7ce7a18e9440bd54cae1f3fc8">&#9670;&#160;</a></span>GPIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO1&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00100">100</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ae285b2475841ecb1ac23d8511b360d0e" name="ae285b2475841ecb1ac23d8511b360d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae285b2475841ecb1ac23d8511b360d0e">&#9670;&#160;</a></span>GPIO10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO10&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 10))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00109">109</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ac376b1c124378935df7b3c171b2bef35" name="ac376b1c124378935df7b3c171b2bef35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac376b1c124378935df7b3c171b2bef35">&#9670;&#160;</a></span>GPIO11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO11&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 11))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00110">110</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1dfa6e5489489f2797d3d80c718716ce" name="a1dfa6e5489489f2797d3d80c718716ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dfa6e5489489f2797d3d80c718716ce">&#9670;&#160;</a></span>GPIO12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO12&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 12))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00111">111</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a4b7d9a3961712ddd2a58532f4dcedc1d" name="a4b7d9a3961712ddd2a58532f4dcedc1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7d9a3961712ddd2a58532f4dcedc1d">&#9670;&#160;</a></span>GPIO13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO13&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 13))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00112">112</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ad42a78782c6bb99ad7e7c1ec975b5b96" name="ad42a78782c6bb99ad7e7c1ec975b5b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad42a78782c6bb99ad7e7c1ec975b5b96">&#9670;&#160;</a></span>GPIO14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO14&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 14))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00113">113</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aabc2f003b1495cd03eef1fae31e6847a" name="aabc2f003b1495cd03eef1fae31e6847a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabc2f003b1495cd03eef1fae31e6847a">&#9670;&#160;</a></span>GPIO15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO15&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 15))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00114">114</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a209f1a013588f481824ff0f57d2fc21e" name="a209f1a013588f481824ff0f57d2fc21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209f1a013588f481824ff0f57d2fc21e">&#9670;&#160;</a></span>GPIO16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO16&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 16))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00115">115</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a88a95401ea8409c83cbda42f31450cd0" name="a88a95401ea8409c83cbda42f31450cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a95401ea8409c83cbda42f31450cd0">&#9670;&#160;</a></span>GPIO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO2&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00101">101</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="af3cc04d651b622d5323d74dc2f0999a0" name="af3cc04d651b622d5323d74dc2f0999a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3cc04d651b622d5323d74dc2f0999a0">&#9670;&#160;</a></span>GPIO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO3&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00102">102</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a98aeff9c8b3bbdfd119e4ec4d3f615c8" name="a98aeff9c8b3bbdfd119e4ec4d3f615c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98aeff9c8b3bbdfd119e4ec4d3f615c8">&#9670;&#160;</a></span>GPIO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO4&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00103">103</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1a96368c99d63b0e715b7e0421f4a209" name="a1a96368c99d63b0e715b7e0421f4a209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a96368c99d63b0e715b7e0421f4a209">&#9670;&#160;</a></span>GPIO5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO5&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00104">104</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a46027cd97ff756e5ddadcc10811b5699" name="a46027cd97ff756e5ddadcc10811b5699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46027cd97ff756e5ddadcc10811b5699">&#9670;&#160;</a></span>GPIO6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO6&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00105">105</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a3820cacb614277004870fc37b33ad084" name="a3820cacb614277004870fc37b33ad084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3820cacb614277004870fc37b33ad084">&#9670;&#160;</a></span>GPIO7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO7&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00106">106</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aa951be0ce26f788049a86e407a70ae20" name="aa951be0ce26f788049a86e407a70ae20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa951be0ce26f788049a86e407a70ae20">&#9670;&#160;</a></span>GPIO8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO8&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 8))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00107">107</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ae2a4c4d28729daf18e1923a1878e7352" name="ae2a4c4d28729daf18e1923a1878e7352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a4c4d28729daf18e1923a1878e7352">&#9670;&#160;</a></span>GPIO9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO9&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 9))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00108">108</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ae29846b3ecd19a0b7c44ff80a37ae7c1" name="ae29846b3ecd19a0b7c44ff80a37ae7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae29846b3ecd19a0b7c44ff80a37ae7c1">&#9670;&#160;</a></span>GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PIN</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>y</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((x &amp; 0) | y)</div>
</div><!-- fragment -->
<p>Define a CPU specific GPIO pin generator macro. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00066">66</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a868f2d79bdced071714fb44a357c0018" name="a868f2d79bdced071714fb44a357c0018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a868f2d79bdced071714fb44a357c0018">&#9670;&#160;</a></span>GPIO_PIN_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PIN_NUMOF&#160;&#160;&#160;(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define CPU specific number of GPIO pins. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00076">76</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a3969ce1e494a72d3c2925b10ddeb4604" name="a3969ce1e494a72d3c2925b10ddeb4604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3969ce1e494a72d3c2925b10ddeb4604">&#9670;&#160;</a></span>GPIO_UNDEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_UNDEF&#160;&#160;&#160;((<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>)(UINT_MAX))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of a fitting UNDEF value. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00061">61</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a759f553fbddd2915b49e50c967661fb1" name="a759f553fbddd2915b49e50c967661fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759f553fbddd2915b49e50c967661fb1">&#9670;&#160;</a></span>HAVE_GPIO_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAVE_GPIO_T</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override the default gpio_t type definition. </p>
<p>This is required here to have gpio_t defined in this file. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00054">54</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ad6d9d193934d2c1c598837398369a197" name="ad6d9d193934d2c1c598837398369a197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d9d193934d2c1c598837398369a197">&#9670;&#160;</a></span>HAVE_SPI_CLK_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAVE_SPI_CLK_T</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override SPI clock speed values. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00273">273</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aadb90ea077587669088351156a157867" name="aadb90ea077587669088351156a157867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb90ea077587669088351156a157867">&#9670;&#160;</a></span>I2C_NUMOF_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_NUMOF_MAX&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of I2C interfaces that can be used by board definitions. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00172">172</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a5ee5980de0aba9d9d03729b400287755" name="a5ee5980de0aba9d9d03729b400287755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee5980de0aba9d9d03729b400287755">&#9670;&#160;</a></span>PERIPH_I2C_NEED_READ_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_I2C_NEED_READ_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_read_reg required </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00174">174</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a9df7b75f47f1d07ab97efc582ab242c6" name="a9df7b75f47f1d07ab97efc582ab242c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df7b75f47f1d07ab97efc582ab242c6">&#9670;&#160;</a></span>PERIPH_I2C_NEED_READ_REGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_I2C_NEED_READ_REGS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_read_regs required </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00175">175</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a826c22d1182510f6ff3129f831b1107b" name="a826c22d1182510f6ff3129f831b1107b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826c22d1182510f6ff3129f831b1107b">&#9670;&#160;</a></span>PERIPH_I2C_NEED_WRITE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_I2C_NEED_WRITE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_write_reg required </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00176">176</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a2d5896b5b60b2972fe3bc25ee53fa823" name="a2d5896b5b60b2972fe3bc25ee53fa823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d5896b5b60b2972fe3bc25ee53fa823">&#9670;&#160;</a></span>PERIPH_I2C_NEED_WRITE_REGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_I2C_NEED_WRITE_REGS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_write_regs required </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00177">177</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="af3d9c2b9cf24ed0b13807d63f5e9b11f" name="af3d9c2b9cf24ed0b13807d63f5e9b11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d9c2b9cf24ed0b13807d63f5e9b11f">&#9670;&#160;</a></span>PERIPH_SPI_NEEDS_TRANSFER_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_SPI_NEEDS_TRANSFER_BYTE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>requires function spi_transfer_byte </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00298">298</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ac68c30cec18f4abf11cc4bb09c13df17" name="ac68c30cec18f4abf11cc4bb09c13df17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac68c30cec18f4abf11cc4bb09c13df17">&#9670;&#160;</a></span>PERIPH_SPI_NEEDS_TRANSFER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_SPI_NEEDS_TRANSFER_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>requires function spi_transfer_reg </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00299">299</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="afeb6291046cbd0102e8c87af75e4200d" name="afeb6291046cbd0102e8c87af75e4200d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb6291046cbd0102e8c87af75e4200d">&#9670;&#160;</a></span>PERIPH_SPI_NEEDS_TRANSFER_REGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_SPI_NEEDS_TRANSFER_REGS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>requires function spi_transfer_regs </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00300">300</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="afd04a76b55e9fef358e904400cde4db7" name="afd04a76b55e9fef358e904400cde4db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd04a76b55e9fef358e904400cde4db7">&#9670;&#160;</a></span>PERIPH_TIMER_PROVIDES_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TIMER_PROVIDES_SET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prevent shared timer functions from being used. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00308">308</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a77546a5cc91deda999da3cb862fc3f98" name="a77546a5cc91deda999da3cb862fc3f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77546a5cc91deda999da3cb862fc3f98">&#9670;&#160;</a></span>PORT_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_GPIO&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available GPIO ports on ESP8266. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00071">71</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a19d28a07b2898cf543c068c890ab7da0" name="a19d28a07b2898cf543c068c890ab7da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d28a07b2898cf543c068c890ab7da0">&#9670;&#160;</a></span>PROVIDES_PM_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROVIDES_PM_OFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00186">186</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="abb8775ffe47b6ea299c337d2de369e13" name="abb8775ffe47b6ea299c337d2de369e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb8775ffe47b6ea299c337d2de369e13">&#9670;&#160;</a></span>PROVIDES_PM_RESTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROVIDES_PM_RESTART</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00185">185</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a04211208eb7863ce1c522440a91c745c" name="a04211208eb7863ce1c522440a91c745c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04211208eb7863ce1c522440a91c745c">&#9670;&#160;</a></span>PROVIDES_PM_SET_LOWEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PROVIDES_PM_SET_LOWEST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00184">184</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a8b967c03fbfe9d5b391c689b9b060b55" name="a8b967c03fbfe9d5b391c689b9b060b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b967c03fbfe9d5b391c689b9b060b55">&#9670;&#160;</a></span>PWM_CHANNEL_NUM_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CHANNEL_NUM_MAX&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of channels per PWM device. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00214">214</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a384d72c648cf3953b0d71fd122c57a29" name="a384d72c648cf3953b0d71fd122c57a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384d72c648cf3953b0d71fd122c57a29">&#9670;&#160;</a></span>PWM_NUMOF_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_NUMOF_MAX&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of PWM devices. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00209">209</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1c8140ba01d43a1872af952c3e61d9b2" name="a1c8140ba01d43a1872af952c3e61d9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8140ba01d43a1872af952c3e61d9b2">&#9670;&#160;</a></span>RNG_DATA_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RNG_DATA_REG_ADDR&#160;&#160;&#160;(0x3ff20e44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The address of the register for accessing the hardware RNG. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00226">226</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="afec7c948b8c70db3c9394fc3dc145a99" name="afec7c948b8c70db3c9394fc3dc145a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec7c948b8c70db3c9394fc3dc145a99">&#9670;&#160;</a></span>RTT_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_FREQUENCY&#160;&#160;&#160;(312500UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00233">233</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a57f384110fe2e8f4b3c4b9ba246517c6" name="a57f384110fe2e8f4b3c4b9ba246517c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f384110fe2e8f4b3c4b9ba246517c6">&#9670;&#160;</a></span>RTT_MAX_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_MAX_VALUE&#160;&#160;&#160;(0xFFFFFFFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00234">234</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a4ca218aaab0f949219155ba184ee0ecf" name="a4ca218aaab0f949219155ba184ee0ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca218aaab0f949219155ba184ee0ecf">&#9670;&#160;</a></span>SPI_NUMOF_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_NUMOF_MAX&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of SPI interfaces. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00296">296</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1045548f8795e9aa17f4cda6f630576a" name="a1045548f8795e9aa17f4cda6f630576a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1045548f8795e9aa17f4cda6f630576a">&#9670;&#160;</a></span>UART_NUMOF_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_NUMOF_MAX&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of UART interfaces. </p>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00329">329</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ae81cec9f03084065c25089e514a57337" name="ae81cec9f03084065c25089e514a57337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81cec9f03084065c25089e514a57337">&#9670;&#160;</a></span>spi_clk_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8">spi_clk_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27" name="ae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27"></a>SPI_CLK_100KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 100KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3" name="ae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3"></a>SPI_CLK_400KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 400KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111" name="ae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111"></a>SPI_CLK_1MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 1MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58" name="ae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58"></a>SPI_CLK_5MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 5MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d" name="ae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d"></a>SPI_CLK_10MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 10MHz </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00274">274</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ad268301d3b918e279269ec49f803488d" name="ad268301d3b918e279269ec49f803488d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad268301d3b918e279269ec49f803488d">&#9670;&#160;</a></span>spi_ctrl_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#ad268301d3b918e279269ec49f803488d">spi_ctrl_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI controllers that can be used for peripheral interfaces. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316" name="ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316"></a>HSPI&#160;</td><td class="fielddoc"><p>HSPI interface controller. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html#l00265">265</a> of file <a class="el" href="esp8266_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Mon Sep 23 2024 14:49:31 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.12.0</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
