#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 14 12:38:35 2025
# Process ID: 65848
# Current directory: D:/TJU/tju-digital-design/lab02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent65376 D:\TJU\tju-digital-design\lab02\UART.xpr
# Log file: D:/TJU/tju-digital-design/lab02/vivado.log
# Journal file: D:/TJU/tju-digital-design/lab02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/TJU/tju-digital-design/lab02/UART.xpr
INFO: [Project 1-313] Project file moved from 'D:/project/cslab/lab/UART' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/StrongTools/Xilinx2018/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.saif_all_signals} -value {true} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_transmitter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_receiver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_transmitter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_receiver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top tb_async_transmitter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_async_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_async_transmitter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_async_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/StrongTools/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e54d41bc0e2a49f59f80f681377361c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_async_transmitter_behav xil_defaultlib.tb_async_transmitter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv" Line 11. Module async_transmitter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.tb_async_transmitter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_async_transmitter_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim/xsim.dir/tb_async_transmitter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 14 13:23:07 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 810.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_async_transmitter_behav -key {Behavioral:sim_1:Functional:tb_async_transmitter} -tclbatch {tb_async_transmitter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_async_transmitter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
Error: Stop bit not detected!
Error: Stop bit not detected!
Error: Stop bit not detected!
Error: Stop bit not detected!
Error: Stop bit not detected!
Error: Stop bit not detected!
Time: 760000 ns | Expected: 06 | Received: 80 | FAIL
Time: 860000 ns | Expected: 07 | Received: 80 | FAIL
Error: Stop bit not detected!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_async_transmitter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 817.039 ; gain = 6.855
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_async_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_async_transmitter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_async_transmitter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/StrongTools/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e54d41bc0e2a49f59f80f681377361c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_async_transmitter_behav xil_defaultlib.tb_async_transmitter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv" Line 11. Module async_transmitter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.tb_async_transmitter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_async_transmitter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_async_transmitter_behav -key {Behavioral:sim_1:Functional:tb_async_transmitter} -tclbatch {tb_async_transmitter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_async_transmitter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
Time: 160000 ns | Expected: 00 | Received: 00 | PASS
Time: 380000 ns | Expected: 02 | Received: 02 | PASS
Time: 600000 ns | Expected: 04 | Received: 04 | PASS
Time: 820000 ns | Expected: 06 | Received: 06 | PASS
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_async_transmitter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_async_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_async_transmitter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_async_transmitter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/StrongTools/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e54d41bc0e2a49f59f80f681377361c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_async_transmitter_behav xil_defaultlib.tb_async_transmitter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv" Line 11. Module async_transmitter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.tb_async_transmitter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_async_transmitter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_async_transmitter_behav -key {Behavioral:sim_1:Functional:tb_async_transmitter} -tclbatch {tb_async_transmitter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_async_transmitter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
Time: 160000 ns | Expected: 00 | Received: 00 | PASS
Time: 270000 ns | Expected: 01 | Received: 01 | PASS
Time: 380000 ns | Expected: 02 | Received: 02 | PASS
Time: 490000 ns | Expected: 03 | Received: 03 | PASS
Time: 600000 ns | Expected: 04 | Received: 04 | PASS
Time: 710000 ns | Expected: 05 | Received: 05 | PASS
Time: 820000 ns | Expected: 06 | Received: 06 | PASS
Time: 930000 ns | Expected: 07 | Received: 07 | PASS
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_async_transmitter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 916.496 ; gain = 5.191
