/// Auto-generated register definitions for SPI1
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::spi1 {

// ============================================================================
// SPI1 - Serial peripheral interface
// Base Address: 0x40013000
// ============================================================================

/// SPI1 Register Structure
struct SPI1_Registers {

    /// SPI control register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint16_t SPI_CR1;
    uint8_t RESERVED_0002[2]; ///< Reserved

    /// SPI control register 2
    /// Offset: 0x0004
    /// Reset value: 0x00000700
    volatile uint16_t SPI_CR2;
    uint8_t RESERVED_0006[2]; ///< Reserved

    /// SPI status register
    /// Offset: 0x0008
    /// Reset value: 0x00000002
    volatile uint16_t SPI_SR;
    uint8_t RESERVED_000A[2]; ///< Reserved

    /// SPI data register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint16_t SPI_DR;
    uint8_t RESERVED_000E[2]; ///< Reserved

    /// SPI CRC polynomial register
    /// Offset: 0x0010
    /// Reset value: 0x00000007
    volatile uint16_t SPI_CRCPR;
    uint8_t RESERVED_0012[2]; ///< Reserved

    /// SPI Rx CRC register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    volatile uint16_t SPI_RXCRCR;
    uint8_t RESERVED_0016[2]; ///< Reserved

    /// SPI Tx CRC register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    volatile uint16_t SPI_TXCRCR;
    uint8_t RESERVED_001A[2]; ///< Reserved

    /// SPI_I2S configuration register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    volatile uint16_t SPI_I2SCFGR;
    uint8_t RESERVED_001E[2]; ///< Reserved

    /// SPI_I2S prescaler register
    /// Offset: 0x0020
    /// Reset value: 0x00000002
    volatile uint16_t SPI_I2SPR;
};

static_assert(sizeof(SPI1_Registers) >= 34, "SPI1_Registers size mismatch");

/// SPI1 peripheral instance
inline SPI1_Registers* SPI1() {
    return reinterpret_cast<SPI1_Registers*>(0x40013000);
}

}  // namespace alloy::hal::st::stm32g0::spi1
