
Exercises_LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bc4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002cd0  08002cd0  00012cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cf4  08002cf4  000200dc  2**0
                  CONTENTS
  4 .ARM          00000000  08002cf4  08002cf4  000200dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002cf4  08002cf4  000200dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cf4  08002cf4  00012cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cf8  08002cf8  00012cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000dc  20000000  08002cfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  200000dc  08002dd8  000200dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001b4  08002dd8  000201b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b8e0  00000000  00000000  00020105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002110  00000000  00000000  0002b9e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  0002daf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a0  00000000  00000000  0002e5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018386  00000000  00000000  0002ef68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d2a4  00000000  00000000  000472ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086bac  00000000  00000000  00054592  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000db13e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c30  00000000  00000000  000db194  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000dc 	.word	0x200000dc
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cb8 	.word	0x08002cb8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000e0 	.word	0x200000e0
 8000148:	08002cb8 	.word	0x08002cb8

0800014c <display7SEG>:
int seg_pin[] = {a_Pin, b_Pin, c_Pin, d_Pin, e_Pin, f_Pin, g_Pin};
int seg_config[10] = {0x01, 0x4F, 0x12, 0x06, 0x4C, 0x24, 0x20, 0x0F, 0x00, 0x04};
// Hexadecimal to Binary: 0x01->0x00000001, 0x4F->01001111, ...

void display7SEG(int num)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	GPIOB->ODR = seg_config[num];
 8000154:	4a05      	ldr	r2, [pc, #20]	; (800016c <display7SEG+0x20>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800015c:	4b04      	ldr	r3, [pc, #16]	; (8000170 <display7SEG+0x24>)
 800015e:	60da      	str	r2, [r3, #12]
}
 8000160:	bf00      	nop
 8000162:	370c      	adds	r7, #12
 8000164:	46bd      	mov	sp, r7
 8000166:	bc80      	pop	{r7}
 8000168:	4770      	bx	lr
 800016a:	bf00      	nop
 800016c:	20000000 	.word	0x20000000
 8000170:	40010c00 	.word	0x40010c00

08000174 <update7SEG>:

const int MAX_LED = 4;
int led_buffer[4] = {1, 2, 3, 4};
void update7SEG(int index)
{
 8000174:	b580      	push	{r7, lr}
 8000176:	b082      	sub	sp, #8
 8000178:	af00      	add	r7, sp, #0
 800017a:	6078      	str	r0, [r7, #4]
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	2b03      	cmp	r3, #3
 8000180:	d82a      	bhi.n	80001d8 <update7SEG+0x64>
 8000182:	a201      	add	r2, pc, #4	; (adr r2, 8000188 <update7SEG+0x14>)
 8000184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000188:	08000199 	.word	0x08000199
 800018c:	080001a9 	.word	0x080001a9
 8000190:	080001b9 	.word	0x080001b9
 8000194:	080001c9 	.word	0x080001c9
    switch (index)
    {
        case 0:
            //Display the first 7SEG with led_buffer[0]
    		display7SEG(led_buffer[index]);
 8000198:	4a15      	ldr	r2, [pc, #84]	; (80001f0 <update7SEG+0x7c>)
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001a0:	4618      	mov	r0, r3
 80001a2:	f7ff ffd3 	bl	800014c <display7SEG>
            break;
 80001a6:	e018      	b.n	80001da <update7SEG+0x66>
        case 1:
            //Display the second 7SEG with led_buffer[1]
    		display7SEG(led_buffer[index]);
 80001a8:	4a11      	ldr	r2, [pc, #68]	; (80001f0 <update7SEG+0x7c>)
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001b0:	4618      	mov	r0, r3
 80001b2:	f7ff ffcb 	bl	800014c <display7SEG>
            break;
 80001b6:	e010      	b.n	80001da <update7SEG+0x66>
        case 2:
            //Display the third 7SEG with led_buffer[2]
    		display7SEG(led_buffer[index]);
 80001b8:	4a0d      	ldr	r2, [pc, #52]	; (80001f0 <update7SEG+0x7c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001c0:	4618      	mov	r0, r3
 80001c2:	f7ff ffc3 	bl	800014c <display7SEG>
            break;
 80001c6:	e008      	b.n	80001da <update7SEG+0x66>
        case 3:
            //Display the forth 7SEG with led_buffer[3]
    		display7SEG(led_buffer[index]);
 80001c8:	4a09      	ldr	r2, [pc, #36]	; (80001f0 <update7SEG+0x7c>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001d0:	4618      	mov	r0, r3
 80001d2:	f7ff ffbb 	bl	800014c <display7SEG>
            break;
 80001d6:	e000      	b.n	80001da <update7SEG+0x66>
        default:
            break;
 80001d8:	bf00      	nop
    }
	if(seg_index >= 4) seg_index = 0;
 80001da:	4b06      	ldr	r3, [pc, #24]	; (80001f4 <update7SEG+0x80>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	2b03      	cmp	r3, #3
 80001e0:	dd02      	ble.n	80001e8 <update7SEG+0x74>
 80001e2:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <update7SEG+0x80>)
 80001e4:	2200      	movs	r2, #0
 80001e6:	601a      	str	r2, [r3, #0]
}
 80001e8:	bf00      	nop
 80001ea:	3708      	adds	r7, #8
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bd80      	pop	{r7, pc}
 80001f0:	20000028 	.word	0x20000028
 80001f4:	200000f8 	.word	0x200000f8

080001f8 <updateBufferForMode1>:

void updateBufferForMode1()
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
	int Hori_Road = (Current_Timer_Counter(0)) / 100;
 80001fe:	2000      	movs	r0, #0
 8000200:	f001 f820 	bl	8001244 <Current_Timer_Counter>
 8000204:	4603      	mov	r3, r0
 8000206:	4a24      	ldr	r2, [pc, #144]	; (8000298 <updateBufferForMode1+0xa0>)
 8000208:	fb82 1203 	smull	r1, r2, r2, r3
 800020c:	1152      	asrs	r2, r2, #5
 800020e:	17db      	asrs	r3, r3, #31
 8000210:	1ad3      	subs	r3, r2, r3
 8000212:	607b      	str	r3, [r7, #4]
	int Verti_road = (Current_Timer_Counter(1)) / 100;
 8000214:	2001      	movs	r0, #1
 8000216:	f001 f815 	bl	8001244 <Current_Timer_Counter>
 800021a:	4603      	mov	r3, r0
 800021c:	4a1e      	ldr	r2, [pc, #120]	; (8000298 <updateBufferForMode1+0xa0>)
 800021e:	fb82 1203 	smull	r1, r2, r2, r3
 8000222:	1152      	asrs	r2, r2, #5
 8000224:	17db      	asrs	r3, r3, #31
 8000226:	1ad3      	subs	r3, r2, r3
 8000228:	603b      	str	r3, [r7, #0]

	led_buffer[0] = (Hori_Road + 1)/ 10;
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	3301      	adds	r3, #1
 800022e:	4a1b      	ldr	r2, [pc, #108]	; (800029c <updateBufferForMode1+0xa4>)
 8000230:	fb82 1203 	smull	r1, r2, r2, r3
 8000234:	1092      	asrs	r2, r2, #2
 8000236:	17db      	asrs	r3, r3, #31
 8000238:	1ad3      	subs	r3, r2, r3
 800023a:	4a19      	ldr	r2, [pc, #100]	; (80002a0 <updateBufferForMode1+0xa8>)
 800023c:	6013      	str	r3, [r2, #0]
	led_buffer[1] = (Hori_Road + 1) % 10;
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	1c59      	adds	r1, r3, #1
 8000242:	4b16      	ldr	r3, [pc, #88]	; (800029c <updateBufferForMode1+0xa4>)
 8000244:	fb83 2301 	smull	r2, r3, r3, r1
 8000248:	109a      	asrs	r2, r3, #2
 800024a:	17cb      	asrs	r3, r1, #31
 800024c:	1ad2      	subs	r2, r2, r3
 800024e:	4613      	mov	r3, r2
 8000250:	009b      	lsls	r3, r3, #2
 8000252:	4413      	add	r3, r2
 8000254:	005b      	lsls	r3, r3, #1
 8000256:	1aca      	subs	r2, r1, r3
 8000258:	4b11      	ldr	r3, [pc, #68]	; (80002a0 <updateBufferForMode1+0xa8>)
 800025a:	605a      	str	r2, [r3, #4]
	led_buffer[2] = (Verti_road + 1) / 10;
 800025c:	683b      	ldr	r3, [r7, #0]
 800025e:	3301      	adds	r3, #1
 8000260:	4a0e      	ldr	r2, [pc, #56]	; (800029c <updateBufferForMode1+0xa4>)
 8000262:	fb82 1203 	smull	r1, r2, r2, r3
 8000266:	1092      	asrs	r2, r2, #2
 8000268:	17db      	asrs	r3, r3, #31
 800026a:	1ad3      	subs	r3, r2, r3
 800026c:	4a0c      	ldr	r2, [pc, #48]	; (80002a0 <updateBufferForMode1+0xa8>)
 800026e:	6093      	str	r3, [r2, #8]
	led_buffer[3] = (Verti_road + 1) % 10;
 8000270:	683b      	ldr	r3, [r7, #0]
 8000272:	1c59      	adds	r1, r3, #1
 8000274:	4b09      	ldr	r3, [pc, #36]	; (800029c <updateBufferForMode1+0xa4>)
 8000276:	fb83 2301 	smull	r2, r3, r3, r1
 800027a:	109a      	asrs	r2, r3, #2
 800027c:	17cb      	asrs	r3, r1, #31
 800027e:	1ad2      	subs	r2, r2, r3
 8000280:	4613      	mov	r3, r2
 8000282:	009b      	lsls	r3, r3, #2
 8000284:	4413      	add	r3, r2
 8000286:	005b      	lsls	r3, r3, #1
 8000288:	1aca      	subs	r2, r1, r3
 800028a:	4b05      	ldr	r3, [pc, #20]	; (80002a0 <updateBufferForMode1+0xa8>)
 800028c:	60da      	str	r2, [r3, #12]
}
 800028e:	bf00      	nop
 8000290:	3708      	adds	r7, #8
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	51eb851f 	.word	0x51eb851f
 800029c:	66666667 	.word	0x66666667
 80002a0:	20000028 	.word	0x20000028

080002a4 <updateBufferForIncVal>:

void updateBufferForIncVal()
{
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
	led_buffer[2] = count_val / 10;
 80002a8:	4b1b      	ldr	r3, [pc, #108]	; (8000318 <updateBufferForIncVal+0x74>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a1b      	ldr	r2, [pc, #108]	; (800031c <updateBufferForIncVal+0x78>)
 80002ae:	fb82 1203 	smull	r1, r2, r2, r3
 80002b2:	1092      	asrs	r2, r2, #2
 80002b4:	17db      	asrs	r3, r3, #31
 80002b6:	1ad3      	subs	r3, r2, r3
 80002b8:	4a19      	ldr	r2, [pc, #100]	; (8000320 <updateBufferForIncVal+0x7c>)
 80002ba:	6093      	str	r3, [r2, #8]
	led_buffer[3] = count_val % 10;
 80002bc:	4b16      	ldr	r3, [pc, #88]	; (8000318 <updateBufferForIncVal+0x74>)
 80002be:	6819      	ldr	r1, [r3, #0]
 80002c0:	4b16      	ldr	r3, [pc, #88]	; (800031c <updateBufferForIncVal+0x78>)
 80002c2:	fb83 2301 	smull	r2, r3, r3, r1
 80002c6:	109a      	asrs	r2, r3, #2
 80002c8:	17cb      	asrs	r3, r1, #31
 80002ca:	1ad2      	subs	r2, r2, r3
 80002cc:	4613      	mov	r3, r2
 80002ce:	009b      	lsls	r3, r3, #2
 80002d0:	4413      	add	r3, r2
 80002d2:	005b      	lsls	r3, r3, #1
 80002d4:	1aca      	subs	r2, r1, r3
 80002d6:	4b12      	ldr	r3, [pc, #72]	; (8000320 <updateBufferForIncVal+0x7c>)
 80002d8:	60da      	str	r2, [r3, #12]

	led_buffer[0] = 0;
 80002da:	4b11      	ldr	r3, [pc, #68]	; (8000320 <updateBufferForIncVal+0x7c>)
 80002dc:	2200      	movs	r2, #0
 80002de:	601a      	str	r2, [r3, #0]
	switch(mode)
 80002e0:	4b10      	ldr	r3, [pc, #64]	; (8000324 <updateBufferForIncVal+0x80>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	2b0c      	cmp	r3, #12
 80002e6:	d00e      	beq.n	8000306 <updateBufferForIncVal+0x62>
 80002e8:	2b0c      	cmp	r3, #12
 80002ea:	dc10      	bgt.n	800030e <updateBufferForIncVal+0x6a>
 80002ec:	2b0a      	cmp	r3, #10
 80002ee:	d002      	beq.n	80002f6 <updateBufferForIncVal+0x52>
 80002f0:	2b0b      	cmp	r3, #11
 80002f2:	d004      	beq.n	80002fe <updateBufferForIncVal+0x5a>
			break;
		case MODE_4:
			led_buffer[1] = 4;
			break;
		default:
			break;
 80002f4:	e00b      	b.n	800030e <updateBufferForIncVal+0x6a>
			led_buffer[1] = 2;
 80002f6:	4b0a      	ldr	r3, [pc, #40]	; (8000320 <updateBufferForIncVal+0x7c>)
 80002f8:	2202      	movs	r2, #2
 80002fa:	605a      	str	r2, [r3, #4]
			break;
 80002fc:	e008      	b.n	8000310 <updateBufferForIncVal+0x6c>
			led_buffer[1] = 3;
 80002fe:	4b08      	ldr	r3, [pc, #32]	; (8000320 <updateBufferForIncVal+0x7c>)
 8000300:	2203      	movs	r2, #3
 8000302:	605a      	str	r2, [r3, #4]
			break;
 8000304:	e004      	b.n	8000310 <updateBufferForIncVal+0x6c>
			led_buffer[1] = 4;
 8000306:	4b06      	ldr	r3, [pc, #24]	; (8000320 <updateBufferForIncVal+0x7c>)
 8000308:	2204      	movs	r2, #4
 800030a:	605a      	str	r2, [r3, #4]
			break;
 800030c:	e000      	b.n	8000310 <updateBufferForIncVal+0x6c>
			break;
 800030e:	bf00      	nop
	}
}
 8000310:	bf00      	nop
 8000312:	46bd      	mov	sp, r7
 8000314:	bc80      	pop	{r7}
 8000316:	4770      	bx	lr
 8000318:	200000fc 	.word	0x200000fc
 800031c:	66666667 	.word	0x66666667
 8000320:	20000028 	.word	0x20000028
 8000324:	20000048 	.word	0x20000048

08000328 <fsmIncVal>:

void fsmIncVal(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
	switch (mode)
 800032c:	4b9a      	ldr	r3, [pc, #616]	; (8000598 <fsmIncVal+0x270>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	2b0f      	cmp	r3, #15
 8000332:	d063      	beq.n	80003fc <fsmIncVal+0xd4>
 8000334:	2b0f      	cmp	r3, #15
 8000336:	f300 808f 	bgt.w	8000458 <fsmIncVal+0x130>
 800033a:	2b0d      	cmp	r3, #13
 800033c:	d002      	beq.n	8000344 <fsmIncVal+0x1c>
 800033e:	2b0e      	cmp	r3, #14
 8000340:	d02e      	beq.n	80003a0 <fsmIncVal+0x78>
				if (count_val > 99) count_val = 0;
				count_val++;
			}
			break;
		default:
			break;
 8000342:	e089      	b.n	8000458 <fsmIncVal+0x130>
			updateBufferForIncVal();
 8000344:	f7ff ffae 	bl	80002a4 <updateBufferForIncVal>
			if (isButtonPressed(BUTTON_1))
 8000348:	2000      	movs	r0, #0
 800034a:	f000 fa93 	bl	8000874 <isButtonPressed>
 800034e:	4603      	mov	r3, r0
 8000350:	2b00      	cmp	r3, #0
 8000352:	d002      	beq.n	800035a <fsmIncVal+0x32>
				mode = MODE_3;
 8000354:	4b90      	ldr	r3, [pc, #576]	; (8000598 <fsmIncVal+0x270>)
 8000356:	220b      	movs	r2, #11
 8000358:	601a      	str	r2, [r3, #0]
			if (isButtonPressed(BUTTON_3))
 800035a:	2002      	movs	r0, #2
 800035c:	f000 fa8a 	bl	8000874 <isButtonPressed>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d009      	beq.n	800037a <fsmIncVal+0x52>
				mode = MODE_2;
 8000366:	4b8c      	ldr	r3, [pc, #560]	; (8000598 <fsmIncVal+0x270>)
 8000368:	220a      	movs	r2, #10
 800036a:	601a      	str	r2, [r3, #0]
				RED = count_val * 100;
 800036c:	4b8b      	ldr	r3, [pc, #556]	; (800059c <fsmIncVal+0x274>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	2264      	movs	r2, #100	; 0x64
 8000372:	fb02 f303 	mul.w	r3, r2, r3
 8000376:	4a8a      	ldr	r2, [pc, #552]	; (80005a0 <fsmIncVal+0x278>)
 8000378:	6013      	str	r3, [r2, #0]
			if (isButtonPressed(BUTTON_2))
 800037a:	2001      	movs	r0, #1
 800037c:	f000 fa7a 	bl	8000874 <isButtonPressed>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d06a      	beq.n	800045c <fsmIncVal+0x134>
				if (count_val > 99) count_val = 0;
 8000386:	4b85      	ldr	r3, [pc, #532]	; (800059c <fsmIncVal+0x274>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	2b63      	cmp	r3, #99	; 0x63
 800038c:	dd02      	ble.n	8000394 <fsmIncVal+0x6c>
 800038e:	4b83      	ldr	r3, [pc, #524]	; (800059c <fsmIncVal+0x274>)
 8000390:	2200      	movs	r2, #0
 8000392:	601a      	str	r2, [r3, #0]
				count_val++;
 8000394:	4b81      	ldr	r3, [pc, #516]	; (800059c <fsmIncVal+0x274>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	3301      	adds	r3, #1
 800039a:	4a80      	ldr	r2, [pc, #512]	; (800059c <fsmIncVal+0x274>)
 800039c:	6013      	str	r3, [r2, #0]
			break;
 800039e:	e05d      	b.n	800045c <fsmIncVal+0x134>
			updateBufferForIncVal();
 80003a0:	f7ff ff80 	bl	80002a4 <updateBufferForIncVal>
			if (isButtonPressed(BUTTON_1))
 80003a4:	2000      	movs	r0, #0
 80003a6:	f000 fa65 	bl	8000874 <isButtonPressed>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d002      	beq.n	80003b6 <fsmIncVal+0x8e>
				mode = MODE_4;
 80003b0:	4b79      	ldr	r3, [pc, #484]	; (8000598 <fsmIncVal+0x270>)
 80003b2:	220c      	movs	r2, #12
 80003b4:	601a      	str	r2, [r3, #0]
			if (isButtonPressed(BUTTON_3))
 80003b6:	2002      	movs	r0, #2
 80003b8:	f000 fa5c 	bl	8000874 <isButtonPressed>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d009      	beq.n	80003d6 <fsmIncVal+0xae>
				mode = MODE_3;
 80003c2:	4b75      	ldr	r3, [pc, #468]	; (8000598 <fsmIncVal+0x270>)
 80003c4:	220b      	movs	r2, #11
 80003c6:	601a      	str	r2, [r3, #0]
				AMBER = count_val * 100;
 80003c8:	4b74      	ldr	r3, [pc, #464]	; (800059c <fsmIncVal+0x274>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	2264      	movs	r2, #100	; 0x64
 80003ce:	fb02 f303 	mul.w	r3, r2, r3
 80003d2:	4a74      	ldr	r2, [pc, #464]	; (80005a4 <fsmIncVal+0x27c>)
 80003d4:	6013      	str	r3, [r2, #0]
			if (isButtonPressed(BUTTON_2))
 80003d6:	2001      	movs	r0, #1
 80003d8:	f000 fa4c 	bl	8000874 <isButtonPressed>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d03e      	beq.n	8000460 <fsmIncVal+0x138>
				if (count_val > 99) count_val = 0;
 80003e2:	4b6e      	ldr	r3, [pc, #440]	; (800059c <fsmIncVal+0x274>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	2b63      	cmp	r3, #99	; 0x63
 80003e8:	dd02      	ble.n	80003f0 <fsmIncVal+0xc8>
 80003ea:	4b6c      	ldr	r3, [pc, #432]	; (800059c <fsmIncVal+0x274>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	601a      	str	r2, [r3, #0]
				count_val++;
 80003f0:	4b6a      	ldr	r3, [pc, #424]	; (800059c <fsmIncVal+0x274>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	3301      	adds	r3, #1
 80003f6:	4a69      	ldr	r2, [pc, #420]	; (800059c <fsmIncVal+0x274>)
 80003f8:	6013      	str	r3, [r2, #0]
			break;
 80003fa:	e031      	b.n	8000460 <fsmIncVal+0x138>
			updateBufferForIncVal();
 80003fc:	f7ff ff52 	bl	80002a4 <updateBufferForIncVal>
			if (isButtonPressed(BUTTON_1))
 8000400:	2000      	movs	r0, #0
 8000402:	f000 fa37 	bl	8000874 <isButtonPressed>
 8000406:	4603      	mov	r3, r0
 8000408:	2b00      	cmp	r3, #0
 800040a:	d002      	beq.n	8000412 <fsmIncVal+0xea>
				mode = MODE_1;
 800040c:	4b62      	ldr	r3, [pc, #392]	; (8000598 <fsmIncVal+0x270>)
 800040e:	2209      	movs	r2, #9
 8000410:	601a      	str	r2, [r3, #0]
			if (isButtonPressed(BUTTON_3))
 8000412:	2002      	movs	r0, #2
 8000414:	f000 fa2e 	bl	8000874 <isButtonPressed>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d009      	beq.n	8000432 <fsmIncVal+0x10a>
				mode = MODE_4;
 800041e:	4b5e      	ldr	r3, [pc, #376]	; (8000598 <fsmIncVal+0x270>)
 8000420:	220c      	movs	r2, #12
 8000422:	601a      	str	r2, [r3, #0]
				AMBER = count_val * 100;
 8000424:	4b5d      	ldr	r3, [pc, #372]	; (800059c <fsmIncVal+0x274>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	2264      	movs	r2, #100	; 0x64
 800042a:	fb02 f303 	mul.w	r3, r2, r3
 800042e:	4a5d      	ldr	r2, [pc, #372]	; (80005a4 <fsmIncVal+0x27c>)
 8000430:	6013      	str	r3, [r2, #0]
			if (isButtonPressed(BUTTON_2))
 8000432:	2001      	movs	r0, #1
 8000434:	f000 fa1e 	bl	8000874 <isButtonPressed>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d012      	beq.n	8000464 <fsmIncVal+0x13c>
				if (count_val > 99) count_val = 0;
 800043e:	4b57      	ldr	r3, [pc, #348]	; (800059c <fsmIncVal+0x274>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	2b63      	cmp	r3, #99	; 0x63
 8000444:	dd02      	ble.n	800044c <fsmIncVal+0x124>
 8000446:	4b55      	ldr	r3, [pc, #340]	; (800059c <fsmIncVal+0x274>)
 8000448:	2200      	movs	r2, #0
 800044a:	601a      	str	r2, [r3, #0]
				count_val++;
 800044c:	4b53      	ldr	r3, [pc, #332]	; (800059c <fsmIncVal+0x274>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	3301      	adds	r3, #1
 8000452:	4a52      	ldr	r2, [pc, #328]	; (800059c <fsmIncVal+0x274>)
 8000454:	6013      	str	r3, [r2, #0]
			break;
 8000456:	e005      	b.n	8000464 <fsmIncVal+0x13c>
			break;
 8000458:	bf00      	nop
 800045a:	e004      	b.n	8000466 <fsmIncVal+0x13e>
			break;
 800045c:	bf00      	nop
 800045e:	e002      	b.n	8000466 <fsmIncVal+0x13e>
			break;
 8000460:	bf00      	nop
 8000462:	e000      	b.n	8000466 <fsmIncVal+0x13e>
			break;
 8000464:	bf00      	nop
	}

	if(RED > RED_INIT)
 8000466:	4b4e      	ldr	r3, [pc, #312]	; (80005a0 <fsmIncVal+0x278>)
 8000468:	681a      	ldr	r2, [r3, #0]
 800046a:	4b4f      	ldr	r3, [pc, #316]	; (80005a8 <fsmIncVal+0x280>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	429a      	cmp	r2, r3
 8000470:	dd18      	ble.n	80004a4 <fsmIncVal+0x17c>
	{
		AMBER = AMBER * (RED / RED_INIT);
 8000472:	4b4b      	ldr	r3, [pc, #300]	; (80005a0 <fsmIncVal+0x278>)
 8000474:	681a      	ldr	r2, [r3, #0]
 8000476:	4b4c      	ldr	r3, [pc, #304]	; (80005a8 <fsmIncVal+0x280>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	fb92 f3f3 	sdiv	r3, r2, r3
 800047e:	4a49      	ldr	r2, [pc, #292]	; (80005a4 <fsmIncVal+0x27c>)
 8000480:	6812      	ldr	r2, [r2, #0]
 8000482:	fb02 f303 	mul.w	r3, r2, r3
 8000486:	4a47      	ldr	r2, [pc, #284]	; (80005a4 <fsmIncVal+0x27c>)
 8000488:	6013      	str	r3, [r2, #0]
		GREEN = GREEN * (RED / RED_INIT);
 800048a:	4b45      	ldr	r3, [pc, #276]	; (80005a0 <fsmIncVal+0x278>)
 800048c:	681a      	ldr	r2, [r3, #0]
 800048e:	4b46      	ldr	r3, [pc, #280]	; (80005a8 <fsmIncVal+0x280>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	fb92 f3f3 	sdiv	r3, r2, r3
 8000496:	4a45      	ldr	r2, [pc, #276]	; (80005ac <fsmIncVal+0x284>)
 8000498:	6812      	ldr	r2, [r2, #0]
 800049a:	fb02 f303 	mul.w	r3, r2, r3
 800049e:	4a43      	ldr	r2, [pc, #268]	; (80005ac <fsmIncVal+0x284>)
 80004a0:	6013      	str	r3, [r2, #0]
 80004a2:	e0a7      	b.n	80005f4 <fsmIncVal+0x2cc>
	}
	else if(AMBER > AMBER_INIT)
 80004a4:	4b3f      	ldr	r3, [pc, #252]	; (80005a4 <fsmIncVal+0x27c>)
 80004a6:	681a      	ldr	r2, [r3, #0]
 80004a8:	4b41      	ldr	r3, [pc, #260]	; (80005b0 <fsmIncVal+0x288>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	dd18      	ble.n	80004e2 <fsmIncVal+0x1ba>
	{
		RED = RED * (AMBER / AMBER_INIT);
 80004b0:	4b3c      	ldr	r3, [pc, #240]	; (80005a4 <fsmIncVal+0x27c>)
 80004b2:	681a      	ldr	r2, [r3, #0]
 80004b4:	4b3e      	ldr	r3, [pc, #248]	; (80005b0 <fsmIncVal+0x288>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	fb92 f3f3 	sdiv	r3, r2, r3
 80004bc:	4a38      	ldr	r2, [pc, #224]	; (80005a0 <fsmIncVal+0x278>)
 80004be:	6812      	ldr	r2, [r2, #0]
 80004c0:	fb02 f303 	mul.w	r3, r2, r3
 80004c4:	4a36      	ldr	r2, [pc, #216]	; (80005a0 <fsmIncVal+0x278>)
 80004c6:	6013      	str	r3, [r2, #0]
		GREEN = GREEN * (AMBER / AMBER_INIT);
 80004c8:	4b36      	ldr	r3, [pc, #216]	; (80005a4 <fsmIncVal+0x27c>)
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	4b38      	ldr	r3, [pc, #224]	; (80005b0 <fsmIncVal+0x288>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	fb92 f3f3 	sdiv	r3, r2, r3
 80004d4:	4a35      	ldr	r2, [pc, #212]	; (80005ac <fsmIncVal+0x284>)
 80004d6:	6812      	ldr	r2, [r2, #0]
 80004d8:	fb02 f303 	mul.w	r3, r2, r3
 80004dc:	4a33      	ldr	r2, [pc, #204]	; (80005ac <fsmIncVal+0x284>)
 80004de:	6013      	str	r3, [r2, #0]
 80004e0:	e088      	b.n	80005f4 <fsmIncVal+0x2cc>
	}
	else if(GREEN > GREEN_INIT)
 80004e2:	4b32      	ldr	r3, [pc, #200]	; (80005ac <fsmIncVal+0x284>)
 80004e4:	681a      	ldr	r2, [r3, #0]
 80004e6:	4b33      	ldr	r3, [pc, #204]	; (80005b4 <fsmIncVal+0x28c>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	429a      	cmp	r2, r3
 80004ec:	dd18      	ble.n	8000520 <fsmIncVal+0x1f8>
	{
		RED = RED * (GREEN / GREEN_INIT);
 80004ee:	4b2f      	ldr	r3, [pc, #188]	; (80005ac <fsmIncVal+0x284>)
 80004f0:	681a      	ldr	r2, [r3, #0]
 80004f2:	4b30      	ldr	r3, [pc, #192]	; (80005b4 <fsmIncVal+0x28c>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	fb92 f3f3 	sdiv	r3, r2, r3
 80004fa:	4a29      	ldr	r2, [pc, #164]	; (80005a0 <fsmIncVal+0x278>)
 80004fc:	6812      	ldr	r2, [r2, #0]
 80004fe:	fb02 f303 	mul.w	r3, r2, r3
 8000502:	4a27      	ldr	r2, [pc, #156]	; (80005a0 <fsmIncVal+0x278>)
 8000504:	6013      	str	r3, [r2, #0]
		AMBER = AMBER * (GREEN / GREEN_INIT);
 8000506:	4b29      	ldr	r3, [pc, #164]	; (80005ac <fsmIncVal+0x284>)
 8000508:	681a      	ldr	r2, [r3, #0]
 800050a:	4b2a      	ldr	r3, [pc, #168]	; (80005b4 <fsmIncVal+0x28c>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000512:	4a24      	ldr	r2, [pc, #144]	; (80005a4 <fsmIncVal+0x27c>)
 8000514:	6812      	ldr	r2, [r2, #0]
 8000516:	fb02 f303 	mul.w	r3, r2, r3
 800051a:	4a22      	ldr	r2, [pc, #136]	; (80005a4 <fsmIncVal+0x27c>)
 800051c:	6013      	str	r3, [r2, #0]
 800051e:	e069      	b.n	80005f4 <fsmIncVal+0x2cc>
	}
	else if(RED < RED_INIT)
 8000520:	4b1f      	ldr	r3, [pc, #124]	; (80005a0 <fsmIncVal+0x278>)
 8000522:	681a      	ldr	r2, [r3, #0]
 8000524:	4b20      	ldr	r3, [pc, #128]	; (80005a8 <fsmIncVal+0x280>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	429a      	cmp	r2, r3
 800052a:	da18      	bge.n	800055e <fsmIncVal+0x236>
	{
		AMBER = (RED / 5) * 2;
 800052c:	4b1c      	ldr	r3, [pc, #112]	; (80005a0 <fsmIncVal+0x278>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	4a21      	ldr	r2, [pc, #132]	; (80005b8 <fsmIncVal+0x290>)
 8000532:	fb82 1203 	smull	r1, r2, r2, r3
 8000536:	1052      	asrs	r2, r2, #1
 8000538:	17db      	asrs	r3, r3, #31
 800053a:	1ad3      	subs	r3, r2, r3
 800053c:	005b      	lsls	r3, r3, #1
 800053e:	4a19      	ldr	r2, [pc, #100]	; (80005a4 <fsmIncVal+0x27c>)
 8000540:	6013      	str	r3, [r2, #0]
		GREEN = (RED / 5) * 3;
 8000542:	4b17      	ldr	r3, [pc, #92]	; (80005a0 <fsmIncVal+0x278>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a1c      	ldr	r2, [pc, #112]	; (80005b8 <fsmIncVal+0x290>)
 8000548:	fb82 1203 	smull	r1, r2, r2, r3
 800054c:	1052      	asrs	r2, r2, #1
 800054e:	17db      	asrs	r3, r3, #31
 8000550:	1ad2      	subs	r2, r2, r3
 8000552:	4613      	mov	r3, r2
 8000554:	005b      	lsls	r3, r3, #1
 8000556:	4413      	add	r3, r2
 8000558:	4a14      	ldr	r2, [pc, #80]	; (80005ac <fsmIncVal+0x284>)
 800055a:	6013      	str	r3, [r2, #0]
 800055c:	e04a      	b.n	80005f4 <fsmIncVal+0x2cc>
	}
	else if(AMBER < AMBER_INIT)
 800055e:	4b11      	ldr	r3, [pc, #68]	; (80005a4 <fsmIncVal+0x27c>)
 8000560:	681a      	ldr	r2, [r3, #0]
 8000562:	4b13      	ldr	r3, [pc, #76]	; (80005b0 <fsmIncVal+0x288>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	429a      	cmp	r2, r3
 8000568:	da28      	bge.n	80005bc <fsmIncVal+0x294>
	{
		RED = (AMBER / 2) * 5;
 800056a:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <fsmIncVal+0x27c>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	0fda      	lsrs	r2, r3, #31
 8000570:	4413      	add	r3, r2
 8000572:	105b      	asrs	r3, r3, #1
 8000574:	461a      	mov	r2, r3
 8000576:	4613      	mov	r3, r2
 8000578:	009b      	lsls	r3, r3, #2
 800057a:	4413      	add	r3, r2
 800057c:	4a08      	ldr	r2, [pc, #32]	; (80005a0 <fsmIncVal+0x278>)
 800057e:	6013      	str	r3, [r2, #0]
		GREEN = (AMBER / 2) * 3;
 8000580:	4b08      	ldr	r3, [pc, #32]	; (80005a4 <fsmIncVal+0x27c>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	0fda      	lsrs	r2, r3, #31
 8000586:	4413      	add	r3, r2
 8000588:	105b      	asrs	r3, r3, #1
 800058a:	461a      	mov	r2, r3
 800058c:	4613      	mov	r3, r2
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	4413      	add	r3, r2
 8000592:	4a06      	ldr	r2, [pc, #24]	; (80005ac <fsmIncVal+0x284>)
 8000594:	6013      	str	r3, [r2, #0]
 8000596:	e02d      	b.n	80005f4 <fsmIncVal+0x2cc>
 8000598:	20000048 	.word	0x20000048
 800059c:	200000fc 	.word	0x200000fc
 80005a0:	2000004c 	.word	0x2000004c
 80005a4:	20000050 	.word	0x20000050
 80005a8:	20000058 	.word	0x20000058
 80005ac:	20000054 	.word	0x20000054
 80005b0:	2000005c 	.word	0x2000005c
 80005b4:	20000060 	.word	0x20000060
 80005b8:	66666667 	.word	0x66666667
	}
	else if(GREEN < GREEN_INIT)
 80005bc:	4b14      	ldr	r3, [pc, #80]	; (8000610 <fsmIncVal+0x2e8>)
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	4b14      	ldr	r3, [pc, #80]	; (8000614 <fsmIncVal+0x2ec>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	da15      	bge.n	80005f4 <fsmIncVal+0x2cc>
	{
		RED = (GREEN / 3) * 5;
 80005c8:	4b11      	ldr	r3, [pc, #68]	; (8000610 <fsmIncVal+0x2e8>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a12      	ldr	r2, [pc, #72]	; (8000618 <fsmIncVal+0x2f0>)
 80005ce:	fb82 1203 	smull	r1, r2, r2, r3
 80005d2:	17db      	asrs	r3, r3, #31
 80005d4:	1ad2      	subs	r2, r2, r3
 80005d6:	4613      	mov	r3, r2
 80005d8:	009b      	lsls	r3, r3, #2
 80005da:	4413      	add	r3, r2
 80005dc:	4a0f      	ldr	r2, [pc, #60]	; (800061c <fsmIncVal+0x2f4>)
 80005de:	6013      	str	r3, [r2, #0]
		AMBER = (GREEN / 3) * 2;
 80005e0:	4b0b      	ldr	r3, [pc, #44]	; (8000610 <fsmIncVal+0x2e8>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a0c      	ldr	r2, [pc, #48]	; (8000618 <fsmIncVal+0x2f0>)
 80005e6:	fb82 1203 	smull	r1, r2, r2, r3
 80005ea:	17db      	asrs	r3, r3, #31
 80005ec:	1ad3      	subs	r3, r2, r3
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	4a0b      	ldr	r2, [pc, #44]	; (8000620 <fsmIncVal+0x2f8>)
 80005f2:	6013      	str	r3, [r2, #0]
	}
	RED_INIT = RED;
 80005f4:	4b09      	ldr	r3, [pc, #36]	; (800061c <fsmIncVal+0x2f4>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a0a      	ldr	r2, [pc, #40]	; (8000624 <fsmIncVal+0x2fc>)
 80005fa:	6013      	str	r3, [r2, #0]
	AMBER_INIT = AMBER;
 80005fc:	4b08      	ldr	r3, [pc, #32]	; (8000620 <fsmIncVal+0x2f8>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a09      	ldr	r2, [pc, #36]	; (8000628 <fsmIncVal+0x300>)
 8000602:	6013      	str	r3, [r2, #0]
	GREEN_INIT = GREEN;
 8000604:	4b02      	ldr	r3, [pc, #8]	; (8000610 <fsmIncVal+0x2e8>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a02      	ldr	r2, [pc, #8]	; (8000614 <fsmIncVal+0x2ec>)
 800060a:	6013      	str	r3, [r2, #0]
}
 800060c:	bf00      	nop
 800060e:	bd80      	pop	{r7, pc}
 8000610:	20000054 	.word	0x20000054
 8000614:	20000060 	.word	0x20000060
 8000618:	55555556 	.word	0x55555556
 800061c:	2000004c 	.word	0x2000004c
 8000620:	20000050 	.word	0x20000050
 8000624:	20000058 	.word	0x20000058
 8000628:	2000005c 	.word	0x2000005c

0800062c <fsm_Hori_LEDs>:
int Hori_Status = AUTO_INIT;
int Verti_Status = AUTO_INIT;
//GPIO_PinState Blink_Status = LED_ON;

void fsm_Hori_LEDs()
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	switch(Hori_Status)
 8000630:	4b29      	ldr	r3, [pc, #164]	; (80006d8 <fsm_Hori_LEDs+0xac>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	3b10      	subs	r3, #16
 8000636:	2b03      	cmp	r3, #3
 8000638:	d844      	bhi.n	80006c4 <fsm_Hori_LEDs+0x98>
 800063a:	a201      	add	r2, pc, #4	; (adr r2, 8000640 <fsm_Hori_LEDs+0x14>)
 800063c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000640:	08000651 	.word	0x08000651
 8000644:	08000665 	.word	0x08000665
 8000648:	08000685 	.word	0x08000685
 800064c:	080006a5 	.word	0x080006a5
	{
		case AUTO_INIT:
			Hori_Status = AUTO_RED;
 8000650:	4b21      	ldr	r3, [pc, #132]	; (80006d8 <fsm_Hori_LEDs+0xac>)
 8000652:	2211      	movs	r2, #17
 8000654:	601a      	str	r2, [r3, #0]
			setTimer(0, RED);
 8000656:	4b21      	ldr	r3, [pc, #132]	; (80006dc <fsm_Hori_LEDs+0xb0>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	4619      	mov	r1, r3
 800065c:	2000      	movs	r0, #0
 800065e:	f000 fe15 	bl	800128c <setTimer>
			break;
 8000662:	e036      	b.n	80006d2 <fsm_Hori_LEDs+0xa6>

		case AUTO_RED:
			if (IsTimerUp(0))
 8000664:	2000      	movs	r0, #0
 8000666:	f000 fdfd 	bl	8001264 <IsTimerUp>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d02b      	beq.n	80006c8 <fsm_Hori_LEDs+0x9c>
			{
				Hori_Status = AUTO_GREEN;
 8000670:	4b19      	ldr	r3, [pc, #100]	; (80006d8 <fsm_Hori_LEDs+0xac>)
 8000672:	2212      	movs	r2, #18
 8000674:	601a      	str	r2, [r3, #0]
				setTimer(0, GREEN);
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <fsm_Hori_LEDs+0xb4>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4619      	mov	r1, r3
 800067c:	2000      	movs	r0, #0
 800067e:	f000 fe05 	bl	800128c <setTimer>
			}
			break;
 8000682:	e021      	b.n	80006c8 <fsm_Hori_LEDs+0x9c>

		case AUTO_GREEN:
			if (IsTimerUp(0))
 8000684:	2000      	movs	r0, #0
 8000686:	f000 fded 	bl	8001264 <IsTimerUp>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d01d      	beq.n	80006cc <fsm_Hori_LEDs+0xa0>
			{
				Hori_Status = AUTO_AMBER;
 8000690:	4b11      	ldr	r3, [pc, #68]	; (80006d8 <fsm_Hori_LEDs+0xac>)
 8000692:	2213      	movs	r2, #19
 8000694:	601a      	str	r2, [r3, #0]
				setTimer(0, AMBER);
 8000696:	4b13      	ldr	r3, [pc, #76]	; (80006e4 <fsm_Hori_LEDs+0xb8>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4619      	mov	r1, r3
 800069c:	2000      	movs	r0, #0
 800069e:	f000 fdf5 	bl	800128c <setTimer>
			}
			break;
 80006a2:	e013      	b.n	80006cc <fsm_Hori_LEDs+0xa0>

		case AUTO_AMBER:
			if (IsTimerUp(0))
 80006a4:	2000      	movs	r0, #0
 80006a6:	f000 fddd 	bl	8001264 <IsTimerUp>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d00f      	beq.n	80006d0 <fsm_Hori_LEDs+0xa4>
			{
				Hori_Status = AUTO_RED;
 80006b0:	4b09      	ldr	r3, [pc, #36]	; (80006d8 <fsm_Hori_LEDs+0xac>)
 80006b2:	2211      	movs	r2, #17
 80006b4:	601a      	str	r2, [r3, #0]
				setTimer(0, RED);
 80006b6:	4b09      	ldr	r3, [pc, #36]	; (80006dc <fsm_Hori_LEDs+0xb0>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4619      	mov	r1, r3
 80006bc:	2000      	movs	r0, #0
 80006be:	f000 fde5 	bl	800128c <setTimer>
			}
			break;
 80006c2:	e005      	b.n	80006d0 <fsm_Hori_LEDs+0xa4>

		default:
			break;
 80006c4:	bf00      	nop
 80006c6:	e004      	b.n	80006d2 <fsm_Hori_LEDs+0xa6>
			break;
 80006c8:	bf00      	nop
 80006ca:	e002      	b.n	80006d2 <fsm_Hori_LEDs+0xa6>
			break;
 80006cc:	bf00      	nop
 80006ce:	e000      	b.n	80006d2 <fsm_Hori_LEDs+0xa6>
			break;
 80006d0:	bf00      	nop
	}
}
 80006d2:	bf00      	nop
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	20000038 	.word	0x20000038
 80006dc:	2000004c 	.word	0x2000004c
 80006e0:	20000054 	.word	0x20000054
 80006e4:	20000050 	.word	0x20000050

080006e8 <fsm_Verti_LEDs>:

void fsm_Verti_LEDs()
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
	switch (Verti_Status)
 80006ec:	4b29      	ldr	r3, [pc, #164]	; (8000794 <fsm_Verti_LEDs+0xac>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	3b10      	subs	r3, #16
 80006f2:	2b03      	cmp	r3, #3
 80006f4:	d844      	bhi.n	8000780 <fsm_Verti_LEDs+0x98>
 80006f6:	a201      	add	r2, pc, #4	; (adr r2, 80006fc <fsm_Verti_LEDs+0x14>)
 80006f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006fc:	0800070d 	.word	0x0800070d
 8000700:	08000761 	.word	0x08000761
 8000704:	08000721 	.word	0x08000721
 8000708:	08000741 	.word	0x08000741
	{
		case AUTO_INIT:
			Verti_Status = AUTO_GREEN;
 800070c:	4b21      	ldr	r3, [pc, #132]	; (8000794 <fsm_Verti_LEDs+0xac>)
 800070e:	2212      	movs	r2, #18
 8000710:	601a      	str	r2, [r3, #0]
			setTimer(1, GREEN);
 8000712:	4b21      	ldr	r3, [pc, #132]	; (8000798 <fsm_Verti_LEDs+0xb0>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4619      	mov	r1, r3
 8000718:	2001      	movs	r0, #1
 800071a:	f000 fdb7 	bl	800128c <setTimer>
			break;
 800071e:	e036      	b.n	800078e <fsm_Verti_LEDs+0xa6>

		case AUTO_GREEN:
			if (IsTimerUp(1))
 8000720:	2001      	movs	r0, #1
 8000722:	f000 fd9f 	bl	8001264 <IsTimerUp>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d02b      	beq.n	8000784 <fsm_Verti_LEDs+0x9c>
			{
				Verti_Status = AUTO_AMBER;
 800072c:	4b19      	ldr	r3, [pc, #100]	; (8000794 <fsm_Verti_LEDs+0xac>)
 800072e:	2213      	movs	r2, #19
 8000730:	601a      	str	r2, [r3, #0]
				setTimer(1, AMBER);
 8000732:	4b1a      	ldr	r3, [pc, #104]	; (800079c <fsm_Verti_LEDs+0xb4>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4619      	mov	r1, r3
 8000738:	2001      	movs	r0, #1
 800073a:	f000 fda7 	bl	800128c <setTimer>
			}
			break;
 800073e:	e021      	b.n	8000784 <fsm_Verti_LEDs+0x9c>

		case AUTO_AMBER:
			if (IsTimerUp(1))
 8000740:	2001      	movs	r0, #1
 8000742:	f000 fd8f 	bl	8001264 <IsTimerUp>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d01d      	beq.n	8000788 <fsm_Verti_LEDs+0xa0>
			{
				Verti_Status = AUTO_RED;
 800074c:	4b11      	ldr	r3, [pc, #68]	; (8000794 <fsm_Verti_LEDs+0xac>)
 800074e:	2211      	movs	r2, #17
 8000750:	601a      	str	r2, [r3, #0]
				setTimer(1, RED);
 8000752:	4b13      	ldr	r3, [pc, #76]	; (80007a0 <fsm_Verti_LEDs+0xb8>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4619      	mov	r1, r3
 8000758:	2001      	movs	r0, #1
 800075a:	f000 fd97 	bl	800128c <setTimer>
			}
			break;
 800075e:	e013      	b.n	8000788 <fsm_Verti_LEDs+0xa0>

		case AUTO_RED:
			if (IsTimerUp(1))
 8000760:	2001      	movs	r0, #1
 8000762:	f000 fd7f 	bl	8001264 <IsTimerUp>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d00f      	beq.n	800078c <fsm_Verti_LEDs+0xa4>
			{
				Verti_Status = AUTO_GREEN;
 800076c:	4b09      	ldr	r3, [pc, #36]	; (8000794 <fsm_Verti_LEDs+0xac>)
 800076e:	2212      	movs	r2, #18
 8000770:	601a      	str	r2, [r3, #0]
				setTimer(1, GREEN);
 8000772:	4b09      	ldr	r3, [pc, #36]	; (8000798 <fsm_Verti_LEDs+0xb0>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4619      	mov	r1, r3
 8000778:	2001      	movs	r0, #1
 800077a:	f000 fd87 	bl	800128c <setTimer>
			}
			break;
 800077e:	e005      	b.n	800078c <fsm_Verti_LEDs+0xa4>

		default:
			break;
 8000780:	bf00      	nop
 8000782:	e004      	b.n	800078e <fsm_Verti_LEDs+0xa6>
			break;
 8000784:	bf00      	nop
 8000786:	e002      	b.n	800078e <fsm_Verti_LEDs+0xa6>
			break;
 8000788:	bf00      	nop
 800078a:	e000      	b.n	800078e <fsm_Verti_LEDs+0xa6>
			break;
 800078c:	bf00      	nop
	}
}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	2000003c 	.word	0x2000003c
 8000798:	20000054 	.word	0x20000054
 800079c:	20000050 	.word	0x20000050
 80007a0:	2000004c 	.word	0x2000004c

080007a4 <LEDsDisplay>:

void LEDsDisplay()
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	fsm_Hori_LEDs();
 80007a8:	f7ff ff40 	bl	800062c <fsm_Hori_LEDs>
	fsm_Verti_LEDs();
 80007ac:	f7ff ff9c 	bl	80006e8 <fsm_Verti_LEDs>

	switch (Hori_Status)
 80007b0:	4b2d      	ldr	r3, [pc, #180]	; (8000868 <LEDsDisplay+0xc4>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2b13      	cmp	r3, #19
 80007b6:	d011      	beq.n	80007dc <LEDsDisplay+0x38>
 80007b8:	2b13      	cmp	r3, #19
 80007ba:	dc25      	bgt.n	8000808 <LEDsDisplay+0x64>
 80007bc:	2b11      	cmp	r3, #17
 80007be:	d002      	beq.n	80007c6 <LEDsDisplay+0x22>
 80007c0:	2b12      	cmp	r3, #18
 80007c2:	d016      	beq.n	80007f2 <LEDsDisplay+0x4e>
		case AUTO_GREEN:
			HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, LED_ON);
			HAL_GPIO_WritePin(GPIOA, red1_Pin | amber1_Pin, LED_OFF);
			break;
		default:
			break;
 80007c4:	e020      	b.n	8000808 <LEDsDisplay+0x64>
			HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, LED_ON);
 80007c6:	2201      	movs	r2, #1
 80007c8:	2104      	movs	r1, #4
 80007ca:	4828      	ldr	r0, [pc, #160]	; (800086c <LEDsDisplay+0xc8>)
 80007cc:	f001 f991 	bl	8001af2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, amber1_Pin | green1_Pin, LED_OFF);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2118      	movs	r1, #24
 80007d4:	4825      	ldr	r0, [pc, #148]	; (800086c <LEDsDisplay+0xc8>)
 80007d6:	f001 f98c 	bl	8001af2 <HAL_GPIO_WritePin>
			break;
 80007da:	e016      	b.n	800080a <LEDsDisplay+0x66>
			HAL_GPIO_WritePin(amber1_GPIO_Port, amber1_Pin, LED_ON);
 80007dc:	2201      	movs	r2, #1
 80007de:	2108      	movs	r1, #8
 80007e0:	4822      	ldr	r0, [pc, #136]	; (800086c <LEDsDisplay+0xc8>)
 80007e2:	f001 f986 	bl	8001af2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, red1_Pin | green1_Pin, LED_OFF);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2114      	movs	r1, #20
 80007ea:	4820      	ldr	r0, [pc, #128]	; (800086c <LEDsDisplay+0xc8>)
 80007ec:	f001 f981 	bl	8001af2 <HAL_GPIO_WritePin>
			break;
 80007f0:	e00b      	b.n	800080a <LEDsDisplay+0x66>
			HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, LED_ON);
 80007f2:	2201      	movs	r2, #1
 80007f4:	2110      	movs	r1, #16
 80007f6:	481d      	ldr	r0, [pc, #116]	; (800086c <LEDsDisplay+0xc8>)
 80007f8:	f001 f97b 	bl	8001af2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, red1_Pin | amber1_Pin, LED_OFF);
 80007fc:	2200      	movs	r2, #0
 80007fe:	210c      	movs	r1, #12
 8000800:	481a      	ldr	r0, [pc, #104]	; (800086c <LEDsDisplay+0xc8>)
 8000802:	f001 f976 	bl	8001af2 <HAL_GPIO_WritePin>
			break;
 8000806:	e000      	b.n	800080a <LEDsDisplay+0x66>
			break;
 8000808:	bf00      	nop
	}

	switch (Verti_Status)
 800080a:	4b19      	ldr	r3, [pc, #100]	; (8000870 <LEDsDisplay+0xcc>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b13      	cmp	r3, #19
 8000810:	d011      	beq.n	8000836 <LEDsDisplay+0x92>
 8000812:	2b13      	cmp	r3, #19
 8000814:	dc25      	bgt.n	8000862 <LEDsDisplay+0xbe>
 8000816:	2b11      	cmp	r3, #17
 8000818:	d002      	beq.n	8000820 <LEDsDisplay+0x7c>
 800081a:	2b12      	cmp	r3, #18
 800081c:	d016      	beq.n	800084c <LEDsDisplay+0xa8>
		case AUTO_GREEN:
			HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, LED_ON);
			HAL_GPIO_WritePin(GPIOA, red2_Pin | amber2_Pin, LED_OFF);
			break;
		default:
			break;
 800081e:	e020      	b.n	8000862 <LEDsDisplay+0xbe>
			HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, LED_ON);
 8000820:	2201      	movs	r2, #1
 8000822:	2120      	movs	r1, #32
 8000824:	4811      	ldr	r0, [pc, #68]	; (800086c <LEDsDisplay+0xc8>)
 8000826:	f001 f964 	bl	8001af2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, amber2_Pin | green2_Pin, LED_OFF);
 800082a:	2200      	movs	r2, #0
 800082c:	21c0      	movs	r1, #192	; 0xc0
 800082e:	480f      	ldr	r0, [pc, #60]	; (800086c <LEDsDisplay+0xc8>)
 8000830:	f001 f95f 	bl	8001af2 <HAL_GPIO_WritePin>
			break;
 8000834:	e016      	b.n	8000864 <LEDsDisplay+0xc0>
			HAL_GPIO_WritePin(amber2_GPIO_Port, amber2_Pin, LED_ON);
 8000836:	2201      	movs	r2, #1
 8000838:	2140      	movs	r1, #64	; 0x40
 800083a:	480c      	ldr	r0, [pc, #48]	; (800086c <LEDsDisplay+0xc8>)
 800083c:	f001 f959 	bl	8001af2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, red2_Pin | green2_Pin, LED_OFF);
 8000840:	2200      	movs	r2, #0
 8000842:	21a0      	movs	r1, #160	; 0xa0
 8000844:	4809      	ldr	r0, [pc, #36]	; (800086c <LEDsDisplay+0xc8>)
 8000846:	f001 f954 	bl	8001af2 <HAL_GPIO_WritePin>
			break;
 800084a:	e00b      	b.n	8000864 <LEDsDisplay+0xc0>
			HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, LED_ON);
 800084c:	2201      	movs	r2, #1
 800084e:	2180      	movs	r1, #128	; 0x80
 8000850:	4806      	ldr	r0, [pc, #24]	; (800086c <LEDsDisplay+0xc8>)
 8000852:	f001 f94e 	bl	8001af2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, red2_Pin | amber2_Pin, LED_OFF);
 8000856:	2200      	movs	r2, #0
 8000858:	2160      	movs	r1, #96	; 0x60
 800085a:	4804      	ldr	r0, [pc, #16]	; (800086c <LEDsDisplay+0xc8>)
 800085c:	f001 f949 	bl	8001af2 <HAL_GPIO_WritePin>
			break;
 8000860:	e000      	b.n	8000864 <LEDsDisplay+0xc0>
			break;
 8000862:	bf00      	nop
	}
}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}
 8000868:	20000038 	.word	0x20000038
 800086c:	40010800 	.word	0x40010800
 8000870:	2000003c 	.word	0x2000003c

08000874 <isButtonPressed>:
int button_flag[BUTTONS];
GPIO_PinState KeyReg[BUTTONS][4];
int TimeOutForKeyPress[BUTTONS];

int isButtonPressed(int button)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	if(button_flag[button] == 1)
 800087c:	4a09      	ldr	r2, [pc, #36]	; (80008a4 <isButtonPressed+0x30>)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000884:	2b01      	cmp	r3, #1
 8000886:	d106      	bne.n	8000896 <isButtonPressed+0x22>
	{
		button_flag[button] = 0;
 8000888:	4a06      	ldr	r2, [pc, #24]	; (80008a4 <isButtonPressed+0x30>)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	2100      	movs	r1, #0
 800088e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000892:	2301      	movs	r3, #1
 8000894:	e000      	b.n	8000898 <isButtonPressed+0x24>
	}
	return 0;
 8000896:	2300      	movs	r3, #0
}
 8000898:	4618      	mov	r0, r3
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	20000120 	.word	0x20000120

080008a8 <getKeyInput>:

void getKeyInput(){
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
	for(int button = 0; button < BUTTONS; button++)
 80008ae:	2300      	movs	r3, #0
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	e0a4      	b.n	80009fe <getKeyInput+0x156>
	{
		KeyReg[button][0] = KeyReg[button][1];
 80008b4:	4a56      	ldr	r2, [pc, #344]	; (8000a10 <getKeyInput+0x168>)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	009b      	lsls	r3, r3, #2
 80008ba:	4413      	add	r3, r2
 80008bc:	7859      	ldrb	r1, [r3, #1]
 80008be:	4a54      	ldr	r2, [pc, #336]	; (8000a10 <getKeyInput+0x168>)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		KeyReg[button][1] = KeyReg[button][2];
 80008c6:	4a52      	ldr	r2, [pc, #328]	; (8000a10 <getKeyInput+0x168>)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	4413      	add	r3, r2
 80008ce:	7899      	ldrb	r1, [r3, #2]
 80008d0:	4a4f      	ldr	r2, [pc, #316]	; (8000a10 <getKeyInput+0x168>)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	4413      	add	r3, r2
 80008d8:	460a      	mov	r2, r1
 80008da:	705a      	strb	r2, [r3, #1]
		switch(button)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2b02      	cmp	r3, #2
 80008e0:	d025      	beq.n	800092e <getKeyInput+0x86>
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2b02      	cmp	r3, #2
 80008e6:	dc30      	bgt.n	800094a <getKeyInput+0xa2>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d003      	beq.n	80008f6 <getKeyInput+0x4e>
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d00e      	beq.n	8000912 <getKeyInput+0x6a>
				break;
			case BUTTON_3:
				KeyReg[button][2] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
				break;
			default:
				break;
 80008f4:	e029      	b.n	800094a <getKeyInput+0xa2>
				KeyReg[button][2] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 80008f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008fa:	4846      	ldr	r0, [pc, #280]	; (8000a14 <getKeyInput+0x16c>)
 80008fc:	f001 f8e2 	bl	8001ac4 <HAL_GPIO_ReadPin>
 8000900:	4603      	mov	r3, r0
 8000902:	4619      	mov	r1, r3
 8000904:	4a42      	ldr	r2, [pc, #264]	; (8000a10 <getKeyInput+0x168>)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	4413      	add	r3, r2
 800090c:	460a      	mov	r2, r1
 800090e:	709a      	strb	r2, [r3, #2]
				break;
 8000910:	e01c      	b.n	800094c <getKeyInput+0xa4>
				KeyReg[button][2] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 8000912:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000916:	483f      	ldr	r0, [pc, #252]	; (8000a14 <getKeyInput+0x16c>)
 8000918:	f001 f8d4 	bl	8001ac4 <HAL_GPIO_ReadPin>
 800091c:	4603      	mov	r3, r0
 800091e:	4619      	mov	r1, r3
 8000920:	4a3b      	ldr	r2, [pc, #236]	; (8000a10 <getKeyInput+0x168>)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	4413      	add	r3, r2
 8000928:	460a      	mov	r2, r1
 800092a:	709a      	strb	r2, [r3, #2]
				break;
 800092c:	e00e      	b.n	800094c <getKeyInput+0xa4>
				KeyReg[button][2] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 800092e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000932:	4838      	ldr	r0, [pc, #224]	; (8000a14 <getKeyInput+0x16c>)
 8000934:	f001 f8c6 	bl	8001ac4 <HAL_GPIO_ReadPin>
 8000938:	4603      	mov	r3, r0
 800093a:	4619      	mov	r1, r3
 800093c:	4a34      	ldr	r2, [pc, #208]	; (8000a10 <getKeyInput+0x168>)
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	4413      	add	r3, r2
 8000944:	460a      	mov	r2, r1
 8000946:	709a      	strb	r2, [r3, #2]
				break;
 8000948:	e000      	b.n	800094c <getKeyInput+0xa4>
				break;
 800094a:	bf00      	nop
		}
		if((KeyReg[button][1] == KeyReg[button][0]) && (KeyReg[button][2] == KeyReg[button][1]))
 800094c:	4a30      	ldr	r2, [pc, #192]	; (8000a10 <getKeyInput+0x168>)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	4413      	add	r3, r2
 8000954:	785a      	ldrb	r2, [r3, #1]
 8000956:	492e      	ldr	r1, [pc, #184]	; (8000a10 <getKeyInput+0x168>)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
 800095e:	429a      	cmp	r2, r3
 8000960:	d14a      	bne.n	80009f8 <getKeyInput+0x150>
 8000962:	4a2b      	ldr	r2, [pc, #172]	; (8000a10 <getKeyInput+0x168>)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	4413      	add	r3, r2
 800096a:	789a      	ldrb	r2, [r3, #2]
 800096c:	4928      	ldr	r1, [pc, #160]	; (8000a10 <getKeyInput+0x168>)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	009b      	lsls	r3, r3, #2
 8000972:	440b      	add	r3, r1
 8000974:	785b      	ldrb	r3, [r3, #1]
 8000976:	429a      	cmp	r2, r3
 8000978:	d13e      	bne.n	80009f8 <getKeyInput+0x150>
		{
			if (KeyReg[button][3] != KeyReg[button][2])
 800097a:	4a25      	ldr	r2, [pc, #148]	; (8000a10 <getKeyInput+0x168>)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	4413      	add	r3, r2
 8000982:	78da      	ldrb	r2, [r3, #3]
 8000984:	4922      	ldr	r1, [pc, #136]	; (8000a10 <getKeyInput+0x168>)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	440b      	add	r3, r1
 800098c:	789b      	ldrb	r3, [r3, #2]
 800098e:	429a      	cmp	r2, r3
 8000990:	d01d      	beq.n	80009ce <getKeyInput+0x126>
			{
				KeyReg[button][3] = KeyReg[button][2];
 8000992:	4a1f      	ldr	r2, [pc, #124]	; (8000a10 <getKeyInput+0x168>)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	009b      	lsls	r3, r3, #2
 8000998:	4413      	add	r3, r2
 800099a:	7899      	ldrb	r1, [r3, #2]
 800099c:	4a1c      	ldr	r2, [pc, #112]	; (8000a10 <getKeyInput+0x168>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	4413      	add	r3, r2
 80009a4:	460a      	mov	r2, r1
 80009a6:	70da      	strb	r2, [r3, #3]

				if (KeyReg[button][2] == PRESSED_STATE)
 80009a8:	4a19      	ldr	r2, [pc, #100]	; (8000a10 <getKeyInput+0x168>)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	4413      	add	r3, r2
 80009b0:	789b      	ldrb	r3, [r3, #2]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d120      	bne.n	80009f8 <getKeyInput+0x150>
				{
					button_flag[button] = 1;
 80009b6:	4a18      	ldr	r2, [pc, #96]	; (8000a18 <getKeyInput+0x170>)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2101      	movs	r1, #1
 80009bc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimeOutForKeyPress[button] = counterKeyPress;
 80009c0:	4b16      	ldr	r3, [pc, #88]	; (8000a1c <getKeyInput+0x174>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	4916      	ldr	r1, [pc, #88]	; (8000a20 <getKeyInput+0x178>)
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80009cc:	e014      	b.n	80009f8 <getKeyInput+0x150>
				}
			}
			else
			{
				TimeOutForKeyPress[button]--;
 80009ce:	4a14      	ldr	r2, [pc, #80]	; (8000a20 <getKeyInput+0x178>)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009d6:	1e5a      	subs	r2, r3, #1
 80009d8:	4911      	ldr	r1, [pc, #68]	; (8000a20 <getKeyInput+0x178>)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[button] == 0)
 80009e0:	4a0f      	ldr	r2, [pc, #60]	; (8000a20 <getKeyInput+0x178>)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d105      	bne.n	80009f8 <getKeyInput+0x150>
					KeyReg[button][3] = NORMAL_STATE;
 80009ec:	4a08      	ldr	r2, [pc, #32]	; (8000a10 <getKeyInput+0x168>)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	4413      	add	r3, r2
 80009f4:	2201      	movs	r2, #1
 80009f6:	70da      	strb	r2, [r3, #3]
	for(int button = 0; button < BUTTONS; button++)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	3301      	adds	r3, #1
 80009fc:	607b      	str	r3, [r7, #4]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2b02      	cmp	r3, #2
 8000a02:	f77f af57 	ble.w	80008b4 <getKeyInput+0xc>
			}
		}
	}
}
 8000a06:	bf00      	nop
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	2000012c 	.word	0x2000012c
 8000a14:	40010800 	.word	0x40010800
 8000a18:	20000120 	.word	0x20000120
 8000a1c:	20000044 	.word	0x20000044
 8000a20:	20000114 	.word	0x20000114

08000a24 <fsm_mode>:

#include "fsm_mode.h"
GPIO_PinState Blink_Status = LED_ON;

void fsm_mode(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
	switch(mode)
 8000a28:	4b86      	ldr	r3, [pc, #536]	; (8000c44 <fsm_mode+0x220>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	3b08      	subs	r3, #8
 8000a2e:	2b04      	cmp	r3, #4
 8000a30:	f200 80ff 	bhi.w	8000c32 <fsm_mode+0x20e>
 8000a34:	a201      	add	r2, pc, #4	; (adr r2, 8000a3c <fsm_mode+0x18>)
 8000a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a3a:	bf00      	nop
 8000a3c:	08000a51 	.word	0x08000a51
 8000a40:	08000a59 	.word	0x08000a59
 8000a44:	08000a75 	.word	0x08000a75
 8000a48:	08000b03 	.word	0x08000b03
 8000a4c:	08000b8f 	.word	0x08000b8f
	{
		case MODE_INIT:
			mode = MODE_1;
 8000a50:	4b7c      	ldr	r3, [pc, #496]	; (8000c44 <fsm_mode+0x220>)
 8000a52:	2209      	movs	r2, #9
 8000a54:	601a      	str	r2, [r3, #0]
			break;
 8000a56:	e0f3      	b.n	8000c40 <fsm_mode+0x21c>

		case MODE_1:
			if (isButtonPressed(BUTTON_1))
 8000a58:	2000      	movs	r0, #0
 8000a5a:	f7ff ff0b 	bl	8000874 <isButtonPressed>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d002      	beq.n	8000a6a <fsm_mode+0x46>
				mode = MODE_2;
 8000a64:	4b77      	ldr	r3, [pc, #476]	; (8000c44 <fsm_mode+0x220>)
 8000a66:	220a      	movs	r2, #10
 8000a68:	601a      	str	r2, [r3, #0]

			LEDsDisplay();
 8000a6a:	f7ff fe9b 	bl	80007a4 <LEDsDisplay>
			updateBufferForMode1();
 8000a6e:	f7ff fbc3 	bl	80001f8 <updateBufferForMode1>
			break;
 8000a72:	e0e5      	b.n	8000c40 <fsm_mode+0x21c>

		case MODE_2:
			if (isButtonPressed(BUTTON_1))
 8000a74:	2000      	movs	r0, #0
 8000a76:	f7ff fefd 	bl	8000874 <isButtonPressed>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d002      	beq.n	8000a86 <fsm_mode+0x62>
				mode = MODE_3;
 8000a80:	4b70      	ldr	r3, [pc, #448]	; (8000c44 <fsm_mode+0x220>)
 8000a82:	220b      	movs	r2, #11
 8000a84:	601a      	str	r2, [r3, #0]

			if (IsTimerUp(3))
 8000a86:	2003      	movs	r0, #3
 8000a88:	f000 fbec 	bl	8001264 <IsTimerUp>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d00f      	beq.n	8000ab2 <fsm_mode+0x8e>
			{
				Blink_Status = !Blink_Status;
 8000a92:	4b6d      	ldr	r3, [pc, #436]	; (8000c48 <fsm_mode+0x224>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	bf0c      	ite	eq
 8000a9a:	2301      	moveq	r3, #1
 8000a9c:	2300      	movne	r3, #0
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4b69      	ldr	r3, [pc, #420]	; (8000c48 <fsm_mode+0x224>)
 8000aa4:	701a      	strb	r2, [r3, #0]
				setTimer(3, LED_Blink);
 8000aa6:	4b69      	ldr	r3, [pc, #420]	; (8000c4c <fsm_mode+0x228>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4619      	mov	r1, r3
 8000aac:	2003      	movs	r0, #3
 8000aae:	f000 fbed 	bl	800128c <setTimer>
			}

			HAL_GPIO_WritePin(GPIOA, red1_Pin | red2_Pin, Blink_Status);
 8000ab2:	4b65      	ldr	r3, [pc, #404]	; (8000c48 <fsm_mode+0x224>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	2124      	movs	r1, #36	; 0x24
 8000aba:	4865      	ldr	r0, [pc, #404]	; (8000c50 <fsm_mode+0x22c>)
 8000abc:	f001 f819 	bl	8001af2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, amber1_Pin | amber2_Pin | green1_Pin | green2_Pin, LED_OFF);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	21d8      	movs	r1, #216	; 0xd8
 8000ac4:	4862      	ldr	r0, [pc, #392]	; (8000c50 <fsm_mode+0x22c>)
 8000ac6:	f001 f814 	bl	8001af2 <HAL_GPIO_WritePin>

			count_val = RED / 100;
 8000aca:	4b62      	ldr	r3, [pc, #392]	; (8000c54 <fsm_mode+0x230>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4a62      	ldr	r2, [pc, #392]	; (8000c58 <fsm_mode+0x234>)
 8000ad0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ad4:	1152      	asrs	r2, r2, #5
 8000ad6:	17db      	asrs	r3, r3, #31
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	4a60      	ldr	r2, [pc, #384]	; (8000c5c <fsm_mode+0x238>)
 8000adc:	6013      	str	r3, [r2, #0]
			updateBufferForIncVal();
 8000ade:	f7ff fbe1 	bl	80002a4 <updateBufferForIncVal>

			if (isButtonPressed(BUTTON_2))
 8000ae2:	2001      	movs	r0, #1
 8000ae4:	f7ff fec6 	bl	8000874 <isButtonPressed>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	f000 80a3 	beq.w	8000c36 <fsm_mode+0x212>
			{
				mode = INC_RED;
 8000af0:	4b54      	ldr	r3, [pc, #336]	; (8000c44 <fsm_mode+0x220>)
 8000af2:	220d      	movs	r2, #13
 8000af4:	601a      	str	r2, [r3, #0]
				count_val++;
 8000af6:	4b59      	ldr	r3, [pc, #356]	; (8000c5c <fsm_mode+0x238>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	3301      	adds	r3, #1
 8000afc:	4a57      	ldr	r2, [pc, #348]	; (8000c5c <fsm_mode+0x238>)
 8000afe:	6013      	str	r3, [r2, #0]
			}
			break;
 8000b00:	e099      	b.n	8000c36 <fsm_mode+0x212>

		case MODE_3:
			if (isButtonPressed(BUTTON_1))
 8000b02:	2000      	movs	r0, #0
 8000b04:	f7ff feb6 	bl	8000874 <isButtonPressed>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d002      	beq.n	8000b14 <fsm_mode+0xf0>
				mode = MODE_4;
 8000b0e:	4b4d      	ldr	r3, [pc, #308]	; (8000c44 <fsm_mode+0x220>)
 8000b10:	220c      	movs	r2, #12
 8000b12:	601a      	str	r2, [r3, #0]

			if (IsTimerUp(3))
 8000b14:	2003      	movs	r0, #3
 8000b16:	f000 fba5 	bl	8001264 <IsTimerUp>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d00f      	beq.n	8000b40 <fsm_mode+0x11c>
			{
				Blink_Status = !Blink_Status;
 8000b20:	4b49      	ldr	r3, [pc, #292]	; (8000c48 <fsm_mode+0x224>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	bf0c      	ite	eq
 8000b28:	2301      	moveq	r3, #1
 8000b2a:	2300      	movne	r3, #0
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	461a      	mov	r2, r3
 8000b30:	4b45      	ldr	r3, [pc, #276]	; (8000c48 <fsm_mode+0x224>)
 8000b32:	701a      	strb	r2, [r3, #0]
				setTimer(3, LED_Blink);
 8000b34:	4b45      	ldr	r3, [pc, #276]	; (8000c4c <fsm_mode+0x228>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4619      	mov	r1, r3
 8000b3a:	2003      	movs	r0, #3
 8000b3c:	f000 fba6 	bl	800128c <setTimer>
			}

			HAL_GPIO_WritePin(GPIOA, amber1_Pin | amber2_Pin, Blink_Status);
 8000b40:	4b41      	ldr	r3, [pc, #260]	; (8000c48 <fsm_mode+0x224>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	461a      	mov	r2, r3
 8000b46:	2148      	movs	r1, #72	; 0x48
 8000b48:	4841      	ldr	r0, [pc, #260]	; (8000c50 <fsm_mode+0x22c>)
 8000b4a:	f000 ffd2 	bl	8001af2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, red1_Pin | red2_Pin | green1_Pin | green2_Pin, LED_OFF);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	21b4      	movs	r1, #180	; 0xb4
 8000b52:	483f      	ldr	r0, [pc, #252]	; (8000c50 <fsm_mode+0x22c>)
 8000b54:	f000 ffcd 	bl	8001af2 <HAL_GPIO_WritePin>

			count_val = AMBER / 100;
 8000b58:	4b41      	ldr	r3, [pc, #260]	; (8000c60 <fsm_mode+0x23c>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a3e      	ldr	r2, [pc, #248]	; (8000c58 <fsm_mode+0x234>)
 8000b5e:	fb82 1203 	smull	r1, r2, r2, r3
 8000b62:	1152      	asrs	r2, r2, #5
 8000b64:	17db      	asrs	r3, r3, #31
 8000b66:	1ad3      	subs	r3, r2, r3
 8000b68:	4a3c      	ldr	r2, [pc, #240]	; (8000c5c <fsm_mode+0x238>)
 8000b6a:	6013      	str	r3, [r2, #0]
			updateBufferForIncVal();
 8000b6c:	f7ff fb9a 	bl	80002a4 <updateBufferForIncVal>

			if (isButtonPressed(BUTTON_2))
 8000b70:	2001      	movs	r0, #1
 8000b72:	f7ff fe7f 	bl	8000874 <isButtonPressed>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d05e      	beq.n	8000c3a <fsm_mode+0x216>
			{
				mode = INC_AMBER;
 8000b7c:	4b31      	ldr	r3, [pc, #196]	; (8000c44 <fsm_mode+0x220>)
 8000b7e:	220e      	movs	r2, #14
 8000b80:	601a      	str	r2, [r3, #0]
				count_val++;
 8000b82:	4b36      	ldr	r3, [pc, #216]	; (8000c5c <fsm_mode+0x238>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	3301      	adds	r3, #1
 8000b88:	4a34      	ldr	r2, [pc, #208]	; (8000c5c <fsm_mode+0x238>)
 8000b8a:	6013      	str	r3, [r2, #0]
			}
			break;
 8000b8c:	e055      	b.n	8000c3a <fsm_mode+0x216>

		case MODE_4:
			if (isButtonPressed(BUTTON_1))
 8000b8e:	2000      	movs	r0, #0
 8000b90:	f7ff fe70 	bl	8000874 <isButtonPressed>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d00e      	beq.n	8000bb8 <fsm_mode+0x194>
			{
				mode = MODE_1;
 8000b9a:	4b2a      	ldr	r3, [pc, #168]	; (8000c44 <fsm_mode+0x220>)
 8000b9c:	2209      	movs	r2, #9
 8000b9e:	601a      	str	r2, [r3, #0]
				setTimer(0, RED);
 8000ba0:	4b2c      	ldr	r3, [pc, #176]	; (8000c54 <fsm_mode+0x230>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f000 fb70 	bl	800128c <setTimer>
				setTimer(1, GREEN);
 8000bac:	4b2d      	ldr	r3, [pc, #180]	; (8000c64 <fsm_mode+0x240>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	2001      	movs	r0, #1
 8000bb4:	f000 fb6a 	bl	800128c <setTimer>
			}

			if (IsTimerUp(3))
 8000bb8:	2003      	movs	r0, #3
 8000bba:	f000 fb53 	bl	8001264 <IsTimerUp>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d00f      	beq.n	8000be4 <fsm_mode+0x1c0>
			{
				Blink_Status = !Blink_Status;
 8000bc4:	4b20      	ldr	r3, [pc, #128]	; (8000c48 <fsm_mode+0x224>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	bf0c      	ite	eq
 8000bcc:	2301      	moveq	r3, #1
 8000bce:	2300      	movne	r3, #0
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	4b1c      	ldr	r3, [pc, #112]	; (8000c48 <fsm_mode+0x224>)
 8000bd6:	701a      	strb	r2, [r3, #0]
				setTimer(3, LED_Blink);
 8000bd8:	4b1c      	ldr	r3, [pc, #112]	; (8000c4c <fsm_mode+0x228>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4619      	mov	r1, r3
 8000bde:	2003      	movs	r0, #3
 8000be0:	f000 fb54 	bl	800128c <setTimer>
			}

			HAL_GPIO_WritePin(GPIOA, green1_Pin | green2_Pin, Blink_Status);
 8000be4:	4b18      	ldr	r3, [pc, #96]	; (8000c48 <fsm_mode+0x224>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	2190      	movs	r1, #144	; 0x90
 8000bec:	4818      	ldr	r0, [pc, #96]	; (8000c50 <fsm_mode+0x22c>)
 8000bee:	f000 ff80 	bl	8001af2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, red1_Pin | red2_Pin | amber1_Pin | amber2_Pin, LED_OFF);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	216c      	movs	r1, #108	; 0x6c
 8000bf6:	4816      	ldr	r0, [pc, #88]	; (8000c50 <fsm_mode+0x22c>)
 8000bf8:	f000 ff7b 	bl	8001af2 <HAL_GPIO_WritePin>

			count_val = GREEN / 100;
 8000bfc:	4b19      	ldr	r3, [pc, #100]	; (8000c64 <fsm_mode+0x240>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a15      	ldr	r2, [pc, #84]	; (8000c58 <fsm_mode+0x234>)
 8000c02:	fb82 1203 	smull	r1, r2, r2, r3
 8000c06:	1152      	asrs	r2, r2, #5
 8000c08:	17db      	asrs	r3, r3, #31
 8000c0a:	1ad3      	subs	r3, r2, r3
 8000c0c:	4a13      	ldr	r2, [pc, #76]	; (8000c5c <fsm_mode+0x238>)
 8000c0e:	6013      	str	r3, [r2, #0]
			updateBufferForIncVal();
 8000c10:	f7ff fb48 	bl	80002a4 <updateBufferForIncVal>

			if (isButtonPressed(BUTTON_2))
 8000c14:	2001      	movs	r0, #1
 8000c16:	f7ff fe2d 	bl	8000874 <isButtonPressed>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d00e      	beq.n	8000c3e <fsm_mode+0x21a>
			{
				mode = INC_GREEN;
 8000c20:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <fsm_mode+0x220>)
 8000c22:	220f      	movs	r2, #15
 8000c24:	601a      	str	r2, [r3, #0]
				count_val++;
 8000c26:	4b0d      	ldr	r3, [pc, #52]	; (8000c5c <fsm_mode+0x238>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	4a0b      	ldr	r2, [pc, #44]	; (8000c5c <fsm_mode+0x238>)
 8000c2e:	6013      	str	r3, [r2, #0]
			}
			break;
 8000c30:	e005      	b.n	8000c3e <fsm_mode+0x21a>

		default:
			break;
 8000c32:	bf00      	nop
 8000c34:	e004      	b.n	8000c40 <fsm_mode+0x21c>
			break;
 8000c36:	bf00      	nop
 8000c38:	e002      	b.n	8000c40 <fsm_mode+0x21c>
			break;
 8000c3a:	bf00      	nop
 8000c3c:	e000      	b.n	8000c40 <fsm_mode+0x21c>
			break;
 8000c3e:	bf00      	nop
	}
}
 8000c40:	bf00      	nop
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20000048 	.word	0x20000048
 8000c48:	20000040 	.word	0x20000040
 8000c4c:	20000068 	.word	0x20000068
 8000c50:	40010800 	.word	0x40010800
 8000c54:	2000004c 	.word	0x2000004c
 8000c58:	51eb851f 	.word	0x51eb851f
 8000c5c:	200000fc 	.word	0x200000fc
 8000c60:	20000050 	.word	0x20000050
 8000c64:	20000054 	.word	0x20000054

08000c68 <seg_leds>:

void seg_leds(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
	  if(IsTimerUp(2))
 8000c6c:	2002      	movs	r0, #2
 8000c6e:	f000 faf9 	bl	8001264 <IsTimerUp>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d058      	beq.n	8000d2a <seg_leds+0xc2>
	  {
		  HAL_GPIO_WritePin(GPIOA, 0xF00, SEG_OFF);
 8000c78:	2201      	movs	r2, #1
 8000c7a:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000c7e:	482c      	ldr	r0, [pc, #176]	; (8000d30 <seg_leds+0xc8>)
 8000c80:	f000 ff37 	bl	8001af2 <HAL_GPIO_WritePin>
		  switch (seg_index)
 8000c84:	4b2b      	ldr	r3, [pc, #172]	; (8000d34 <seg_leds+0xcc>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	2b03      	cmp	r3, #3
 8000c8a:	d83f      	bhi.n	8000d0c <seg_leds+0xa4>
 8000c8c:	a201      	add	r2, pc, #4	; (adr r2, 8000c94 <seg_leds+0x2c>)
 8000c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c92:	bf00      	nop
 8000c94:	08000ca5 	.word	0x08000ca5
 8000c98:	08000cbf 	.word	0x08000cbf
 8000c9c:	08000cd9 	.word	0x08000cd9
 8000ca0:	08000cf3 	.word	0x08000cf3
		  {
		  	  case 0: // 1st 7SEG_LEDs
		  		  HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, SEG_ON);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000caa:	4821      	ldr	r0, [pc, #132]	; (8000d30 <seg_leds+0xc8>)
 8000cac:	f000 ff21 	bl	8001af2 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOA, en1_Pin | en2_Pin | en3_Pin, SEG_OFF);
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 8000cb6:	481e      	ldr	r0, [pc, #120]	; (8000d30 <seg_leds+0xc8>)
 8000cb8:	f000 ff1b 	bl	8001af2 <HAL_GPIO_WritePin>
		  		  break;
 8000cbc:	e027      	b.n	8000d0e <seg_leds+0xa6>
		  	  case 1: // 2nd 7SEG_LEDs
		  		  HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, SEG_ON);
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cc4:	481a      	ldr	r0, [pc, #104]	; (8000d30 <seg_leds+0xc8>)
 8000cc6:	f000 ff14 	bl	8001af2 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOA, en0_Pin | en2_Pin | en3_Pin, SEG_OFF);
 8000cca:	2201      	movs	r2, #1
 8000ccc:	f44f 6150 	mov.w	r1, #3328	; 0xd00
 8000cd0:	4817      	ldr	r0, [pc, #92]	; (8000d30 <seg_leds+0xc8>)
 8000cd2:	f000 ff0e 	bl	8001af2 <HAL_GPIO_WritePin>
		  		  break;
 8000cd6:	e01a      	b.n	8000d0e <seg_leds+0xa6>
		  	  case 2: // 3rd 7SEG_LEDs
		  		  HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, SEG_ON);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cde:	4814      	ldr	r0, [pc, #80]	; (8000d30 <seg_leds+0xc8>)
 8000ce0:	f000 ff07 	bl	8001af2 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOA, en0_Pin | en1_Pin | en3_Pin, SEG_OFF);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 8000cea:	4811      	ldr	r0, [pc, #68]	; (8000d30 <seg_leds+0xc8>)
 8000cec:	f000 ff01 	bl	8001af2 <HAL_GPIO_WritePin>
		  		  break;
 8000cf0:	e00d      	b.n	8000d0e <seg_leds+0xa6>
		  	  case 3: // 4th 7SEG_LEDs
		  		  HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, SEG_ON);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cf8:	480d      	ldr	r0, [pc, #52]	; (8000d30 <seg_leds+0xc8>)
 8000cfa:	f000 fefa 	bl	8001af2 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOA, en0_Pin | en1_Pin | en2_Pin, SEG_OFF);
 8000cfe:	2201      	movs	r2, #1
 8000d00:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000d04:	480a      	ldr	r0, [pc, #40]	; (8000d30 <seg_leds+0xc8>)
 8000d06:	f000 fef4 	bl	8001af2 <HAL_GPIO_WritePin>
		  		  break;
 8000d0a:	e000      	b.n	8000d0e <seg_leds+0xa6>
		  	  default:
		  		  break;
 8000d0c:	bf00      	nop
		  }
		  // Display 7SEG_LEDs
		  update7SEG(seg_index++);
 8000d0e:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <seg_leds+0xcc>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	1c5a      	adds	r2, r3, #1
 8000d14:	4907      	ldr	r1, [pc, #28]	; (8000d34 <seg_leds+0xcc>)
 8000d16:	600a      	str	r2, [r1, #0]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff fa2b 	bl	8000174 <update7SEG>

		  // Set switching time
		  setTimer(2, SEG_Switch);
 8000d1e:	4b06      	ldr	r3, [pc, #24]	; (8000d38 <seg_leds+0xd0>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4619      	mov	r1, r3
 8000d24:	2002      	movs	r0, #2
 8000d26:	f000 fab1 	bl	800128c <setTimer>
	  }
}
 8000d2a:	bf00      	nop
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40010800 	.word	0x40010800
 8000d34:	200000f8 	.word	0x200000f8
 8000d38:	20000064 	.word	0x20000064

08000d3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d40:	f000 fbd6 	bl	80014f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d44:	f000 f836 	bl	8000db4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d48:	f000 f8bc 	bl	8000ec4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d4c:	f000 f86e 	bl	8000e2c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000d50:	4812      	ldr	r0, [pc, #72]	; (8000d9c <main+0x60>)
 8000d52:	f001 fb13 	bl	800237c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  setTimer(0, RED);
 8000d56:	4b12      	ldr	r3, [pc, #72]	; (8000da0 <main+0x64>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	f000 fa95 	bl	800128c <setTimer>
  setTimer(1, GREEN);
 8000d62:	4b10      	ldr	r3, [pc, #64]	; (8000da4 <main+0x68>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4619      	mov	r1, r3
 8000d68:	2001      	movs	r0, #1
 8000d6a:	f000 fa8f 	bl	800128c <setTimer>
  setTimer(2, SEG_Switch);
 8000d6e:	4b0e      	ldr	r3, [pc, #56]	; (8000da8 <main+0x6c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4619      	mov	r1, r3
 8000d74:	2002      	movs	r0, #2
 8000d76:	f000 fa89 	bl	800128c <setTimer>
  setTimer(3, LED_Blink);
 8000d7a:	4b0c      	ldr	r3, [pc, #48]	; (8000dac <main+0x70>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4619      	mov	r1, r3
 8000d80:	2003      	movs	r0, #3
 8000d82:	f000 fa83 	bl	800128c <setTimer>

  // Turn off all 7SEG_LEDs
  HAL_GPIO_WritePin(GPIOA, 0xF00, SEG_OFF);
 8000d86:	2201      	movs	r2, #1
 8000d88:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000d8c:	4808      	ldr	r0, [pc, #32]	; (8000db0 <main+0x74>)
 8000d8e:	f000 feb0 	bl	8001af2 <HAL_GPIO_WritePin>

  SCH_Testing();
 8000d92:	f000 fa3d 	bl	8001210 <SCH_Testing>

  while (1)
  {
    /* USER CODE END WHILE */
	  SCH_Dispatch_Task();
 8000d96:	f000 f9dd 	bl	8001154 <SCH_Dispatch_Task>
 8000d9a:	e7fc      	b.n	8000d96 <main+0x5a>
 8000d9c:	20000138 	.word	0x20000138
 8000da0:	2000004c 	.word	0x2000004c
 8000da4:	20000054 	.word	0x20000054
 8000da8:	20000064 	.word	0x20000064
 8000dac:	20000068 	.word	0x20000068
 8000db0:	40010800 	.word	0x40010800

08000db4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b090      	sub	sp, #64	; 0x40
 8000db8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dba:	f107 0318 	add.w	r3, r7, #24
 8000dbe:	2228      	movs	r2, #40	; 0x28
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f001 feac 	bl	8002b20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dc8:	1d3b      	adds	r3, r7, #4
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	605a      	str	r2, [r3, #4]
 8000dd0:	609a      	str	r2, [r3, #8]
 8000dd2:	60da      	str	r2, [r3, #12]
 8000dd4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dde:	2310      	movs	r3, #16
 8000de0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000de2:	2300      	movs	r3, #0
 8000de4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de6:	f107 0318 	add.w	r3, r7, #24
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 fe9a 	bl	8001b24 <HAL_RCC_OscConfig>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000df6:	f000 f8d5 	bl	8000fa4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dfa:	230f      	movs	r3, #15
 8000dfc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e02:	2300      	movs	r3, #0
 8000e04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e06:	2300      	movs	r3, #0
 8000e08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e0e:	1d3b      	adds	r3, r7, #4
 8000e10:	2100      	movs	r1, #0
 8000e12:	4618      	mov	r0, r3
 8000e14:	f001 f906 	bl	8002024 <HAL_RCC_ClockConfig>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000e1e:	f000 f8c1 	bl	8000fa4 <Error_Handler>
  }
}
 8000e22:	bf00      	nop
 8000e24:	3740      	adds	r7, #64	; 0x40
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
	...

08000e2c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e32:	f107 0308 	add.w	r3, r7, #8
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	605a      	str	r2, [r3, #4]
 8000e3c:	609a      	str	r2, [r3, #8]
 8000e3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e40:	463b      	mov	r3, r7
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e48:	4b1d      	ldr	r3, [pc, #116]	; (8000ec0 <MX_TIM2_Init+0x94>)
 8000e4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000e50:	4b1b      	ldr	r3, [pc, #108]	; (8000ec0 <MX_TIM2_Init+0x94>)
 8000e52:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000e56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e58:	4b19      	ldr	r3, [pc, #100]	; (8000ec0 <MX_TIM2_Init+0x94>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000e5e:	4b18      	ldr	r3, [pc, #96]	; (8000ec0 <MX_TIM2_Init+0x94>)
 8000e60:	2209      	movs	r2, #9
 8000e62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e64:	4b16      	ldr	r3, [pc, #88]	; (8000ec0 <MX_TIM2_Init+0x94>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e6a:	4b15      	ldr	r3, [pc, #84]	; (8000ec0 <MX_TIM2_Init+0x94>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e70:	4813      	ldr	r0, [pc, #76]	; (8000ec0 <MX_TIM2_Init+0x94>)
 8000e72:	f001 fa33 	bl	80022dc <HAL_TIM_Base_Init>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000e7c:	f000 f892 	bl	8000fa4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e86:	f107 0308 	add.w	r3, r7, #8
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	480c      	ldr	r0, [pc, #48]	; (8000ec0 <MX_TIM2_Init+0x94>)
 8000e8e:	f001 fbc9 	bl	8002624 <HAL_TIM_ConfigClockSource>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000e98:	f000 f884 	bl	8000fa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ea4:	463b      	mov	r3, r7
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4805      	ldr	r0, [pc, #20]	; (8000ec0 <MX_TIM2_Init+0x94>)
 8000eaa:	f001 fd95 	bl	80029d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000eb4:	f000 f876 	bl	8000fa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000eb8:	bf00      	nop
 8000eba:	3718      	adds	r7, #24
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	20000138 	.word	0x20000138

08000ec4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b086      	sub	sp, #24
 8000ec8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eca:	f107 0308 	add.w	r3, r7, #8
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	605a      	str	r2, [r3, #4]
 8000ed4:	609a      	str	r2, [r3, #8]
 8000ed6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed8:	4b28      	ldr	r3, [pc, #160]	; (8000f7c <MX_GPIO_Init+0xb8>)
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	4a27      	ldr	r2, [pc, #156]	; (8000f7c <MX_GPIO_Init+0xb8>)
 8000ede:	f043 0304 	orr.w	r3, r3, #4
 8000ee2:	6193      	str	r3, [r2, #24]
 8000ee4:	4b25      	ldr	r3, [pc, #148]	; (8000f7c <MX_GPIO_Init+0xb8>)
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	f003 0304 	and.w	r3, r3, #4
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef0:	4b22      	ldr	r3, [pc, #136]	; (8000f7c <MX_GPIO_Init+0xb8>)
 8000ef2:	699b      	ldr	r3, [r3, #24]
 8000ef4:	4a21      	ldr	r2, [pc, #132]	; (8000f7c <MX_GPIO_Init+0xb8>)
 8000ef6:	f043 0308 	orr.w	r3, r3, #8
 8000efa:	6193      	str	r3, [r2, #24]
 8000efc:	4b1f      	ldr	r3, [pc, #124]	; (8000f7c <MX_GPIO_Init+0xb8>)
 8000efe:	699b      	ldr	r3, [r3, #24]
 8000f00:	f003 0308 	and.w	r3, r3, #8
 8000f04:	603b      	str	r3, [r7, #0]
 8000f06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, red1_Pin|amber1_Pin|green1_Pin|red2_Pin
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f640 71fc 	movw	r1, #4092	; 0xffc
 8000f0e:	481c      	ldr	r0, [pc, #112]	; (8000f80 <MX_GPIO_Init+0xbc>)
 8000f10:	f000 fdef 	bl	8001af2 <HAL_GPIO_WritePin>
                          |amber2_Pin|green2_Pin|en0_Pin|en1_Pin
                          |en2_Pin|en3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, g_Pin|f_Pin|e_Pin|d_Pin
 8000f14:	2200      	movs	r2, #0
 8000f16:	217f      	movs	r1, #127	; 0x7f
 8000f18:	481a      	ldr	r0, [pc, #104]	; (8000f84 <MX_GPIO_Init+0xc0>)
 8000f1a:	f000 fdea 	bl	8001af2 <HAL_GPIO_WritePin>
                          |c_Pin|b_Pin|a_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : red1_Pin amber1_Pin green1_Pin red2_Pin
                           amber2_Pin green2_Pin en0_Pin en1_Pin
                           en2_Pin en3_Pin */
  GPIO_InitStruct.Pin = red1_Pin|amber1_Pin|green1_Pin|red2_Pin
 8000f1e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000f22:	60bb      	str	r3, [r7, #8]
                          |amber2_Pin|green2_Pin|en0_Pin|en1_Pin
                          |en2_Pin|en3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f24:	2301      	movs	r3, #1
 8000f26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f30:	f107 0308 	add.w	r3, r7, #8
 8000f34:	4619      	mov	r1, r3
 8000f36:	4812      	ldr	r0, [pc, #72]	; (8000f80 <MX_GPIO_Init+0xbc>)
 8000f38:	f000 fc4a 	bl	80017d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : g_Pin f_Pin e_Pin d_Pin
                           c_Pin b_Pin a_Pin */
  GPIO_InitStruct.Pin = g_Pin|f_Pin|e_Pin|d_Pin
 8000f3c:	237f      	movs	r3, #127	; 0x7f
 8000f3e:	60bb      	str	r3, [r7, #8]
                          |c_Pin|b_Pin|a_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f40:	2301      	movs	r3, #1
 8000f42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f4c:	f107 0308 	add.w	r3, r7, #8
 8000f50:	4619      	mov	r1, r3
 8000f52:	480c      	ldr	r0, [pc, #48]	; (8000f84 <MX_GPIO_Init+0xc0>)
 8000f54:	f000 fc3c 	bl	80017d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8000f58:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000f5c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f66:	f107 0308 	add.w	r3, r7, #8
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4804      	ldr	r0, [pc, #16]	; (8000f80 <MX_GPIO_Init+0xbc>)
 8000f6e:	f000 fc2f 	bl	80017d0 <HAL_GPIO_Init>

}
 8000f72:	bf00      	nop
 8000f74:	3718      	adds	r7, #24
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40021000 	.word	0x40021000
 8000f80:	40010800 	.word	0x40010800
 8000f84:	40010c00 	.word	0x40010c00

08000f88 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000f90:	f000 f922 	bl	80011d8 <SCH_Update>
	timerRun();
 8000f94:	f000 f992 	bl	80012bc <timerRun>
	getKeyInput();
 8000f98:	f7ff fc86 	bl	80008a8 <getKeyInput>
}
 8000f9c:	bf00      	nop
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa8:	b672      	cpsid	i
}
 8000faa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fac:	e7fe      	b.n	8000fac <Error_Handler+0x8>

08000fae <CreateNode>:

#include "scheduler.h"

// Linked List
struct Node *CreateNode(sTask data)
{
 8000fae:	b084      	sub	sp, #16
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	f107 0c10 	add.w	ip, r7, #16
 8000fba:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    struct Node *NewNode = malloc(sizeof(*NewNode));
 8000fbe:	2018      	movs	r0, #24
 8000fc0:	f001 fd9e 	bl	8002b00 <malloc>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	607b      	str	r3, [r7, #4]
    if (!NewNode)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d101      	bne.n	8000fd2 <CreateNode+0x24>
        return NULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	e012      	b.n	8000ff8 <CreateNode+0x4a>

    NewNode->data.pTask = data.pTask;
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	601a      	str	r2, [r3, #0]
    NewNode->data.Delay = data.Delay;
 8000fd8:	697a      	ldr	r2, [r7, #20]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	605a      	str	r2, [r3, #4]
    NewNode->data.Period = data.Period;
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
    NewNode->data.RunMe = data.RunMe;
 8000fe4:	69fa      	ldr	r2, [r7, #28]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	60da      	str	r2, [r3, #12]
    NewNode->data.TaskID = data.TaskID;
 8000fea:	6a3a      	ldr	r2, [r7, #32]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	611a      	str	r2, [r3, #16]
    NewNode->next = NULL;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	615a      	str	r2, [r3, #20]
    return NewNode;
 8000ff6:	687b      	ldr	r3, [r7, #4]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001002:	b004      	add	sp, #16
 8001004:	4770      	bx	lr

08001006 <AddTask>:

void AddTask(struct Node **head, sTask data)
{
 8001006:	b084      	sub	sp, #16
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af02      	add	r7, sp, #8
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	f107 001c 	add.w	r0, r7, #28
 8001014:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    struct Node *NewNode = CreateNode(data);
 8001018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	f107 031c 	add.w	r3, r7, #28
 8001020:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001022:	f7ff ffc4 	bl	8000fae <CreateNode>
 8001026:	60b8      	str	r0, [r7, #8]
    if (*head == NULL)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d103      	bne.n	8001038 <AddTask+0x32>
    {
        *head = NewNode;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	601a      	str	r2, [r3, #0]
//        (*((*head)->data.pTask))();
        return;
 8001036:	e044      	b.n	80010c2 <AddTask+0xbc>
    }

    struct Node *current = *head;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	60fb      	str	r3, [r7, #12]
    if (NewNode->data.Delay < (*head)->data.Delay)
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	429a      	cmp	r2, r3
 800104a:	d20d      	bcs.n	8001068 <AddTask+0x62>
    {
        current->data.Delay -= NewNode->data.Delay;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	685a      	ldr	r2, [r3, #4]
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	1ad2      	subs	r2, r2, r3
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	605a      	str	r2, [r3, #4]
        NewNode->next = current;
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	68fa      	ldr	r2, [r7, #12]
 800105e:	615a      	str	r2, [r3, #20]
        *head = NewNode;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	601a      	str	r2, [r3, #0]
//        (*((*head)->data.pTask))();
        return;
 8001066:	e02c      	b.n	80010c2 <AddTask+0xbc>
    }
    else
        NewNode->data.Delay -= current->data.Delay;
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	685a      	ldr	r2, [r3, #4]
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	1ad2      	subs	r2, r2, r3
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	605a      	str	r2, [r3, #4]

    while (current->next != NULL && current->next->data.Delay <= NewNode->data.Delay)
 8001076:	e00a      	b.n	800108e <AddTask+0x88>
    {
        NewNode->data.Delay -= current->next->data.Delay;
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	685a      	ldr	r2, [r3, #4]
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	695b      	ldr	r3, [r3, #20]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	1ad2      	subs	r2, r2, r3
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	605a      	str	r2, [r3, #4]
        current = current->next;
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	60fb      	str	r3, [r7, #12]
    while (current->next != NULL && current->next->data.Delay <= NewNode->data.Delay)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	695b      	ldr	r3, [r3, #20]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d006      	beq.n	80010a4 <AddTask+0x9e>
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	695b      	ldr	r3, [r3, #20]
 800109a:	685a      	ldr	r2, [r3, #4]
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d9e9      	bls.n	8001078 <AddTask+0x72>
    }
    if (current->next == NULL)
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	695b      	ldr	r3, [r3, #20]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d103      	bne.n	80010b4 <AddTask+0xae>
        current->next = NewNode;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	68ba      	ldr	r2, [r7, #8]
 80010b0:	615a      	str	r2, [r3, #20]
 80010b2:	e006      	b.n	80010c2 <AddTask+0xbc>
    else
    {
        NewNode->next = current->next;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	695a      	ldr	r2, [r3, #20]
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	615a      	str	r2, [r3, #20]
        current->next = NewNode;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	68ba      	ldr	r2, [r7, #8]
 80010c0:	615a      	str	r2, [r3, #20]
    }
//    (*((NewNode)->data.pTask))();
}
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010ca:	b004      	add	sp, #16
 80010cc:	4770      	bx	lr

080010ce <DeleteTask>:

void DeleteTask(struct Node **head)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b084      	sub	sp, #16
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
    if (*head == NULL)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d00a      	beq.n	80010f4 <DeleteTask+0x26>
        return;
    struct Node *current = *head;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	60fb      	str	r3, [r7, #12]
    *head = current->next;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	695a      	ldr	r2, [r3, #20]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	601a      	str	r2, [r3, #0]
    free(current);
 80010ec:	68f8      	ldr	r0, [r7, #12]
 80010ee:	f001 fd0f 	bl	8002b10 <free>
 80010f2:	e000      	b.n	80010f6 <DeleteTask+0x28>
        return;
 80010f4:	bf00      	nop
}
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <SCH_Add_Task>:
    ClearList(&head);
    id = 0;
}

void SCH_Add_Task(void (*pTask)(), uint32_t Delay, uint32_t Period)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08c      	sub	sp, #48	; 0x30
 8001100:	af02      	add	r7, sp, #8
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]
    sTask data;
    data.pTask = pTask;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	617b      	str	r3, [r7, #20]
    data.Delay = Delay;
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	61bb      	str	r3, [r7, #24]
    data.Period = Period;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	61fb      	str	r3, [r7, #28]
    data.RunMe = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	623b      	str	r3, [r7, #32]
    data.TaskID = id;
 8001118:	4b0c      	ldr	r3, [pc, #48]	; (800114c <SCH_Add_Task+0x50>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	627b      	str	r3, [r7, #36]	; 0x24
    AddTask(&head, data);
 800111e:	466a      	mov	r2, sp
 8001120:	f107 0320 	add.w	r3, r7, #32
 8001124:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001128:	e882 0003 	stmia.w	r2, {r0, r1}
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001132:	4807      	ldr	r0, [pc, #28]	; (8001150 <SCH_Add_Task+0x54>)
 8001134:	f7ff ff67 	bl	8001006 <AddTask>
    id++;
 8001138:	4b04      	ldr	r3, [pc, #16]	; (800114c <SCH_Add_Task+0x50>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	3301      	adds	r3, #1
 800113e:	4a03      	ldr	r2, [pc, #12]	; (800114c <SCH_Add_Task+0x50>)
 8001140:	6013      	str	r3, [r2, #0]
}
 8001142:	bf00      	nop
 8001144:	3728      	adds	r7, #40	; 0x28
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000100 	.word	0x20000100
 8001150:	20000104 	.word	0x20000104

08001154 <SCH_Dispatch_Task>:
{
    DeleteTaskID(&head, taskID);
}

void SCH_Dispatch_Task(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af02      	add	r7, sp, #8
    if (head == NULL)
 800115a:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <SCH_Dispatch_Task+0x7c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d032      	beq.n	80011c8 <SCH_Dispatch_Task+0x74>
        return;
    if (head->data.RunMe == 1)
 8001162:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <SCH_Dispatch_Task+0x7c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d12e      	bne.n	80011ca <SCH_Dispatch_Task+0x76>
    {
        (*(head->data.pTask))();
 800116c:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <SCH_Dispatch_Task+0x7c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4798      	blx	r3
        if(head->data.Period == 0)
 8001174:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <SCH_Dispatch_Task+0x7c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d103      	bne.n	8001186 <SCH_Dispatch_Task+0x32>
            DeleteTask(&head);
 800117e:	4814      	ldr	r0, [pc, #80]	; (80011d0 <SCH_Dispatch_Task+0x7c>)
 8001180:	f7ff ffa5 	bl	80010ce <DeleteTask>
 8001184:	e021      	b.n	80011ca <SCH_Dispatch_Task+0x76>
        else
        {
            sTask RenewTask;
            RenewTask.pTask = head->data.pTask;
 8001186:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <SCH_Dispatch_Task+0x7c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	607b      	str	r3, [r7, #4]
            RenewTask.Delay = head->data.Period;
 800118e:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <SCH_Dispatch_Task+0x7c>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	60bb      	str	r3, [r7, #8]
            RenewTask.Period = head->data.Period;
 8001196:	4b0e      	ldr	r3, [pc, #56]	; (80011d0 <SCH_Dispatch_Task+0x7c>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	60fb      	str	r3, [r7, #12]
            RenewTask.RunMe = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	613b      	str	r3, [r7, #16]
            RenewTask.TaskID = id;
 80011a2:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <SCH_Dispatch_Task+0x80>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	617b      	str	r3, [r7, #20]
            DeleteTask(&head);
 80011a8:	4809      	ldr	r0, [pc, #36]	; (80011d0 <SCH_Dispatch_Task+0x7c>)
 80011aa:	f7ff ff90 	bl	80010ce <DeleteTask>
            AddTask(&head, RenewTask);
 80011ae:	466a      	mov	r2, sp
 80011b0:	f107 0310 	add.w	r3, r7, #16
 80011b4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011b8:	e882 0003 	stmia.w	r2, {r0, r1}
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011c0:	4803      	ldr	r0, [pc, #12]	; (80011d0 <SCH_Dispatch_Task+0x7c>)
 80011c2:	f7ff ff20 	bl	8001006 <AddTask>
 80011c6:	e000      	b.n	80011ca <SCH_Dispatch_Task+0x76>
        return;
 80011c8:	bf00      	nop
//    while (list != NULL)
//    {
//        printf("Delay: %d\n", list->data.Delay);
//        list = list->next;
//    }
}
 80011ca:	3718      	adds	r7, #24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000104 	.word	0x20000104
 80011d4:	20000100 	.word	0x20000100

080011d8 <SCH_Update>:

void SCH_Update(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
    if (head == NULL)
 80011dc:	4b0b      	ldr	r3, [pc, #44]	; (800120c <SCH_Update+0x34>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d00f      	beq.n	8001204 <SCH_Update+0x2c>
        return;
    if (head->data.Delay > 0)
 80011e4:	4b09      	ldr	r3, [pc, #36]	; (800120c <SCH_Update+0x34>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d005      	beq.n	80011fa <SCH_Update+0x22>
        head->data.Delay--;
 80011ee:	4b07      	ldr	r3, [pc, #28]	; (800120c <SCH_Update+0x34>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	685a      	ldr	r2, [r3, #4]
 80011f4:	3a01      	subs	r2, #1
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	e005      	b.n	8001206 <SCH_Update+0x2e>
    else
        head->data.RunMe = 1;
 80011fa:	4b04      	ldr	r3, [pc, #16]	; (800120c <SCH_Update+0x34>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2201      	movs	r2, #1
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	e000      	b.n	8001206 <SCH_Update+0x2e>
        return;
 8001204:	bf00      	nop
}
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr
 800120c:	20000104 	.word	0x20000104

08001210 <SCH_Testing>:

void SCH_Testing()
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
//	SCH_Add_Task(timerRun, 0, 1);
	SCH_Add_Task(fsm_mode, 0, 1);
 8001214:	2201      	movs	r2, #1
 8001216:	2100      	movs	r1, #0
 8001218:	4807      	ldr	r0, [pc, #28]	; (8001238 <SCH_Testing+0x28>)
 800121a:	f7ff ff6f 	bl	80010fc <SCH_Add_Task>
	SCH_Add_Task(fsmIncVal, 0, 1);
 800121e:	2201      	movs	r2, #1
 8001220:	2100      	movs	r1, #0
 8001222:	4806      	ldr	r0, [pc, #24]	; (800123c <SCH_Testing+0x2c>)
 8001224:	f7ff ff6a 	bl	80010fc <SCH_Add_Task>
	SCH_Add_Task(seg_leds, 0, 1);
 8001228:	2201      	movs	r2, #1
 800122a:	2100      	movs	r1, #0
 800122c:	4804      	ldr	r0, [pc, #16]	; (8001240 <SCH_Testing+0x30>)
 800122e:	f7ff ff65 	bl	80010fc <SCH_Add_Task>
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	08000a25 	.word	0x08000a25
 800123c:	08000329 	.word	0x08000329
 8001240:	08000c69 	.word	0x08000c69

08001244 <Current_Timer_Counter>:

int timer_counter[TIMER];
int timer_flag[TIMER];

int Current_Timer_Counter(int timer)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
	return timer_counter[timer];
 800124c:	4a04      	ldr	r2, [pc, #16]	; (8001260 <Current_Timer_Counter+0x1c>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001254:	4618      	mov	r0, r3
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	20000180 	.word	0x20000180

08001264 <IsTimerUp>:

int IsTimerUp(int timer)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	return (timer_flag[timer] == 1);
 800126c:	4a06      	ldr	r2, [pc, #24]	; (8001288 <IsTimerUp+0x24>)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001274:	2b01      	cmp	r3, #1
 8001276:	bf0c      	ite	eq
 8001278:	2301      	moveq	r3, #1
 800127a:	2300      	movne	r3, #0
 800127c:	b2db      	uxtb	r3, r3
}
 800127e:	4618      	mov	r0, r3
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr
 8001288:	20000190 	.word	0x20000190

0800128c <setTimer>:

void setTimer(int timer, int duration)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
	timer_counter[timer] = duration;
 8001296:	4907      	ldr	r1, [pc, #28]	; (80012b4 <setTimer+0x28>)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	683a      	ldr	r2, [r7, #0]
 800129c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[timer] = 0;
 80012a0:	4a05      	ldr	r2, [pc, #20]	; (80012b8 <setTimer+0x2c>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2100      	movs	r1, #0
 80012a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80012aa:	bf00      	nop
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bc80      	pop	{r7}
 80012b2:	4770      	bx	lr
 80012b4:	20000180 	.word	0x20000180
 80012b8:	20000190 	.word	0x20000190

080012bc <timerRun>:
void timerRun()
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
	for (int timer = 0; timer < TIMER; timer++)
 80012c2:	2300      	movs	r3, #0
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	e01c      	b.n	8001302 <timerRun+0x46>
	{
		if(timer_counter[timer] > 0)
 80012c8:	4a12      	ldr	r2, [pc, #72]	; (8001314 <timerRun+0x58>)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	dd13      	ble.n	80012fc <timerRun+0x40>
		{
			timer_counter[timer]--;
 80012d4:	4a0f      	ldr	r2, [pc, #60]	; (8001314 <timerRun+0x58>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012dc:	1e5a      	subs	r2, r3, #1
 80012de:	490d      	ldr	r1, [pc, #52]	; (8001314 <timerRun+0x58>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[timer] == 0)
 80012e6:	4a0b      	ldr	r2, [pc, #44]	; (8001314 <timerRun+0x58>)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d104      	bne.n	80012fc <timerRun+0x40>
				timer_flag[timer] = 1;
 80012f2:	4a09      	ldr	r2, [pc, #36]	; (8001318 <timerRun+0x5c>)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2101      	movs	r1, #1
 80012f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int timer = 0; timer < TIMER; timer++)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3301      	adds	r3, #1
 8001300:	607b      	str	r3, [r7, #4]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2b03      	cmp	r3, #3
 8001306:	dddf      	ble.n	80012c8 <timerRun+0xc>
		}
	}
}
 8001308:	bf00      	nop
 800130a:	bf00      	nop
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr
 8001314:	20000180 	.word	0x20000180
 8001318:	20000190 	.word	0x20000190

0800131c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800131c:	b480      	push	{r7}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001322:	4b15      	ldr	r3, [pc, #84]	; (8001378 <HAL_MspInit+0x5c>)
 8001324:	699b      	ldr	r3, [r3, #24]
 8001326:	4a14      	ldr	r2, [pc, #80]	; (8001378 <HAL_MspInit+0x5c>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	6193      	str	r3, [r2, #24]
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <HAL_MspInit+0x5c>)
 8001330:	699b      	ldr	r3, [r3, #24]
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	60bb      	str	r3, [r7, #8]
 8001338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800133a:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <HAL_MspInit+0x5c>)
 800133c:	69db      	ldr	r3, [r3, #28]
 800133e:	4a0e      	ldr	r2, [pc, #56]	; (8001378 <HAL_MspInit+0x5c>)
 8001340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001344:	61d3      	str	r3, [r2, #28]
 8001346:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <HAL_MspInit+0x5c>)
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001352:	4b0a      	ldr	r3, [pc, #40]	; (800137c <HAL_MspInit+0x60>)
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	4a04      	ldr	r2, [pc, #16]	; (800137c <HAL_MspInit+0x60>)
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800136e:	bf00      	nop
 8001370:	3714      	adds	r7, #20
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr
 8001378:	40021000 	.word	0x40021000
 800137c:	40010000 	.word	0x40010000

08001380 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001390:	d113      	bne.n	80013ba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <HAL_TIM_Base_MspInit+0x44>)
 8001394:	69db      	ldr	r3, [r3, #28]
 8001396:	4a0b      	ldr	r2, [pc, #44]	; (80013c4 <HAL_TIM_Base_MspInit+0x44>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	61d3      	str	r3, [r2, #28]
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <HAL_TIM_Base_MspInit+0x44>)
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013aa:	2200      	movs	r2, #0
 80013ac:	2100      	movs	r1, #0
 80013ae:	201c      	movs	r0, #28
 80013b0:	f000 f9d7 	bl	8001762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013b4:	201c      	movs	r0, #28
 80013b6:	f000 f9f0 	bl	800179a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40021000 	.word	0x40021000

080013c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013cc:	e7fe      	b.n	80013cc <NMI_Handler+0x4>

080013ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013d2:	e7fe      	b.n	80013d2 <HardFault_Handler+0x4>

080013d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013d8:	e7fe      	b.n	80013d8 <MemManage_Handler+0x4>

080013da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013de:	e7fe      	b.n	80013de <BusFault_Handler+0x4>

080013e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013e4:	e7fe      	b.n	80013e4 <UsageFault_Handler+0x4>

080013e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013e6:	b480      	push	{r7}
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013ea:	bf00      	nop
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr

080013f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013f2:	b480      	push	{r7}
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013f6:	bf00      	nop
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bc80      	pop	{r7}
 80013fc:	4770      	bx	lr

080013fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013fe:	b480      	push	{r7}
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	46bd      	mov	sp, r7
 8001406:	bc80      	pop	{r7}
 8001408:	4770      	bx	lr

0800140a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800140e:	f000 f8b5 	bl	800157c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
	...

08001418 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800141c:	4802      	ldr	r0, [pc, #8]	; (8001428 <TIM2_IRQHandler+0x10>)
 800141e:	f000 fff9 	bl	8002414 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000138 	.word	0x20000138

0800142c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001434:	4a14      	ldr	r2, [pc, #80]	; (8001488 <_sbrk+0x5c>)
 8001436:	4b15      	ldr	r3, [pc, #84]	; (800148c <_sbrk+0x60>)
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001440:	4b13      	ldr	r3, [pc, #76]	; (8001490 <_sbrk+0x64>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d102      	bne.n	800144e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001448:	4b11      	ldr	r3, [pc, #68]	; (8001490 <_sbrk+0x64>)
 800144a:	4a12      	ldr	r2, [pc, #72]	; (8001494 <_sbrk+0x68>)
 800144c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800144e:	4b10      	ldr	r3, [pc, #64]	; (8001490 <_sbrk+0x64>)
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4413      	add	r3, r2
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	429a      	cmp	r2, r3
 800145a:	d207      	bcs.n	800146c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800145c:	f001 fb26 	bl	8002aac <__errno>
 8001460:	4603      	mov	r3, r0
 8001462:	220c      	movs	r2, #12
 8001464:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001466:	f04f 33ff 	mov.w	r3, #4294967295
 800146a:	e009      	b.n	8001480 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800146c:	4b08      	ldr	r3, [pc, #32]	; (8001490 <_sbrk+0x64>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001472:	4b07      	ldr	r3, [pc, #28]	; (8001490 <_sbrk+0x64>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4413      	add	r3, r2
 800147a:	4a05      	ldr	r2, [pc, #20]	; (8001490 <_sbrk+0x64>)
 800147c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800147e:	68fb      	ldr	r3, [r7, #12]
}
 8001480:	4618      	mov	r0, r3
 8001482:	3718      	adds	r7, #24
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20002800 	.word	0x20002800
 800148c:	00000400 	.word	0x00000400
 8001490:	20000108 	.word	0x20000108
 8001494:	200001b8 	.word	0x200001b8

08001498 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800149c:	bf00      	nop
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc80      	pop	{r7}
 80014a2:	4770      	bx	lr

080014a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014a4:	f7ff fff8 	bl	8001498 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014a8:	480b      	ldr	r0, [pc, #44]	; (80014d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80014aa:	490c      	ldr	r1, [pc, #48]	; (80014dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80014ac:	4a0c      	ldr	r2, [pc, #48]	; (80014e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80014ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014b0:	e002      	b.n	80014b8 <LoopCopyDataInit>

080014b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014b6:	3304      	adds	r3, #4

080014b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014bc:	d3f9      	bcc.n	80014b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014be:	4a09      	ldr	r2, [pc, #36]	; (80014e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80014c0:	4c09      	ldr	r4, [pc, #36]	; (80014e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014c4:	e001      	b.n	80014ca <LoopFillZerobss>

080014c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014c8:	3204      	adds	r2, #4

080014ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014cc:	d3fb      	bcc.n	80014c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014ce:	f001 faf3 	bl	8002ab8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014d2:	f7ff fc33 	bl	8000d3c <main>
  bx lr
 80014d6:	4770      	bx	lr
  ldr r0, =_sdata
 80014d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014dc:	200000dc 	.word	0x200000dc
  ldr r2, =_sidata
 80014e0:	08002cfc 	.word	0x08002cfc
  ldr r2, =_sbss
 80014e4:	200000dc 	.word	0x200000dc
  ldr r4, =_ebss
 80014e8:	200001b4 	.word	0x200001b4

080014ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014ec:	e7fe      	b.n	80014ec <ADC1_2_IRQHandler>
	...

080014f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014f4:	4b08      	ldr	r3, [pc, #32]	; (8001518 <HAL_Init+0x28>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a07      	ldr	r2, [pc, #28]	; (8001518 <HAL_Init+0x28>)
 80014fa:	f043 0310 	orr.w	r3, r3, #16
 80014fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001500:	2003      	movs	r0, #3
 8001502:	f000 f923 	bl	800174c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001506:	200f      	movs	r0, #15
 8001508:	f000 f808 	bl	800151c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800150c:	f7ff ff06 	bl	800131c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001510:	2300      	movs	r3, #0
}
 8001512:	4618      	mov	r0, r3
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	40022000 	.word	0x40022000

0800151c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001524:	4b12      	ldr	r3, [pc, #72]	; (8001570 <HAL_InitTick+0x54>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b12      	ldr	r3, [pc, #72]	; (8001574 <HAL_InitTick+0x58>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	4619      	mov	r1, r3
 800152e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001532:	fbb3 f3f1 	udiv	r3, r3, r1
 8001536:	fbb2 f3f3 	udiv	r3, r2, r3
 800153a:	4618      	mov	r0, r3
 800153c:	f000 f93b 	bl	80017b6 <HAL_SYSTICK_Config>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e00e      	b.n	8001568 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2b0f      	cmp	r3, #15
 800154e:	d80a      	bhi.n	8001566 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001550:	2200      	movs	r2, #0
 8001552:	6879      	ldr	r1, [r7, #4]
 8001554:	f04f 30ff 	mov.w	r0, #4294967295
 8001558:	f000 f903 	bl	8001762 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800155c:	4a06      	ldr	r2, [pc, #24]	; (8001578 <HAL_InitTick+0x5c>)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001562:	2300      	movs	r3, #0
 8001564:	e000      	b.n	8001568 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
}
 8001568:	4618      	mov	r0, r3
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	2000006c 	.word	0x2000006c
 8001574:	20000074 	.word	0x20000074
 8001578:	20000070 	.word	0x20000070

0800157c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001580:	4b05      	ldr	r3, [pc, #20]	; (8001598 <HAL_IncTick+0x1c>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	461a      	mov	r2, r3
 8001586:	4b05      	ldr	r3, [pc, #20]	; (800159c <HAL_IncTick+0x20>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4413      	add	r3, r2
 800158c:	4a03      	ldr	r2, [pc, #12]	; (800159c <HAL_IncTick+0x20>)
 800158e:	6013      	str	r3, [r2, #0]
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr
 8001598:	20000074 	.word	0x20000074
 800159c:	200001a0 	.word	0x200001a0

080015a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  return uwTick;
 80015a4:	4b02      	ldr	r3, [pc, #8]	; (80015b0 <HAL_GetTick+0x10>)
 80015a6:	681b      	ldr	r3, [r3, #0]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr
 80015b0:	200001a0 	.word	0x200001a0

080015b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c4:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <__NVIC_SetPriorityGrouping+0x44>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ca:	68ba      	ldr	r2, [r7, #8]
 80015cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015d0:	4013      	ands	r3, r2
 80015d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015e6:	4a04      	ldr	r2, [pc, #16]	; (80015f8 <__NVIC_SetPriorityGrouping+0x44>)
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	60d3      	str	r3, [r2, #12]
}
 80015ec:	bf00      	nop
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	e000ed00 	.word	0xe000ed00

080015fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001600:	4b04      	ldr	r3, [pc, #16]	; (8001614 <__NVIC_GetPriorityGrouping+0x18>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	0a1b      	lsrs	r3, r3, #8
 8001606:	f003 0307 	and.w	r3, r3, #7
}
 800160a:	4618      	mov	r0, r3
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	e000ed00 	.word	0xe000ed00

08001618 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001626:	2b00      	cmp	r3, #0
 8001628:	db0b      	blt.n	8001642 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	f003 021f 	and.w	r2, r3, #31
 8001630:	4906      	ldr	r1, [pc, #24]	; (800164c <__NVIC_EnableIRQ+0x34>)
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	095b      	lsrs	r3, r3, #5
 8001638:	2001      	movs	r0, #1
 800163a:	fa00 f202 	lsl.w	r2, r0, r2
 800163e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001642:	bf00      	nop
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	e000e100 	.word	0xe000e100

08001650 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	6039      	str	r1, [r7, #0]
 800165a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800165c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001660:	2b00      	cmp	r3, #0
 8001662:	db0a      	blt.n	800167a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	b2da      	uxtb	r2, r3
 8001668:	490c      	ldr	r1, [pc, #48]	; (800169c <__NVIC_SetPriority+0x4c>)
 800166a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166e:	0112      	lsls	r2, r2, #4
 8001670:	b2d2      	uxtb	r2, r2
 8001672:	440b      	add	r3, r1
 8001674:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001678:	e00a      	b.n	8001690 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	b2da      	uxtb	r2, r3
 800167e:	4908      	ldr	r1, [pc, #32]	; (80016a0 <__NVIC_SetPriority+0x50>)
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	f003 030f 	and.w	r3, r3, #15
 8001686:	3b04      	subs	r3, #4
 8001688:	0112      	lsls	r2, r2, #4
 800168a:	b2d2      	uxtb	r2, r2
 800168c:	440b      	add	r3, r1
 800168e:	761a      	strb	r2, [r3, #24]
}
 8001690:	bf00      	nop
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	bc80      	pop	{r7}
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000e100 	.word	0xe000e100
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b089      	sub	sp, #36	; 0x24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	f003 0307 	and.w	r3, r3, #7
 80016b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	f1c3 0307 	rsb	r3, r3, #7
 80016be:	2b04      	cmp	r3, #4
 80016c0:	bf28      	it	cs
 80016c2:	2304      	movcs	r3, #4
 80016c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3304      	adds	r3, #4
 80016ca:	2b06      	cmp	r3, #6
 80016cc:	d902      	bls.n	80016d4 <NVIC_EncodePriority+0x30>
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	3b03      	subs	r3, #3
 80016d2:	e000      	b.n	80016d6 <NVIC_EncodePriority+0x32>
 80016d4:	2300      	movs	r3, #0
 80016d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d8:	f04f 32ff 	mov.w	r2, #4294967295
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	fa02 f303 	lsl.w	r3, r2, r3
 80016e2:	43da      	mvns	r2, r3
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	401a      	ands	r2, r3
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016ec:	f04f 31ff 	mov.w	r1, #4294967295
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	fa01 f303 	lsl.w	r3, r1, r3
 80016f6:	43d9      	mvns	r1, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016fc:	4313      	orrs	r3, r2
         );
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3724      	adds	r7, #36	; 0x24
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr

08001708 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3b01      	subs	r3, #1
 8001714:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001718:	d301      	bcc.n	800171e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800171a:	2301      	movs	r3, #1
 800171c:	e00f      	b.n	800173e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800171e:	4a0a      	ldr	r2, [pc, #40]	; (8001748 <SysTick_Config+0x40>)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3b01      	subs	r3, #1
 8001724:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001726:	210f      	movs	r1, #15
 8001728:	f04f 30ff 	mov.w	r0, #4294967295
 800172c:	f7ff ff90 	bl	8001650 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001730:	4b05      	ldr	r3, [pc, #20]	; (8001748 <SysTick_Config+0x40>)
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001736:	4b04      	ldr	r3, [pc, #16]	; (8001748 <SysTick_Config+0x40>)
 8001738:	2207      	movs	r2, #7
 800173a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	e000e010 	.word	0xe000e010

0800174c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff ff2d 	bl	80015b4 <__NVIC_SetPriorityGrouping>
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001762:	b580      	push	{r7, lr}
 8001764:	b086      	sub	sp, #24
 8001766:	af00      	add	r7, sp, #0
 8001768:	4603      	mov	r3, r0
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
 800176e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001774:	f7ff ff42 	bl	80015fc <__NVIC_GetPriorityGrouping>
 8001778:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	68b9      	ldr	r1, [r7, #8]
 800177e:	6978      	ldr	r0, [r7, #20]
 8001780:	f7ff ff90 	bl	80016a4 <NVIC_EncodePriority>
 8001784:	4602      	mov	r2, r0
 8001786:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800178a:	4611      	mov	r1, r2
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff5f 	bl	8001650 <__NVIC_SetPriority>
}
 8001792:	bf00      	nop
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b082      	sub	sp, #8
 800179e:	af00      	add	r7, sp, #0
 80017a0:	4603      	mov	r3, r0
 80017a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff ff35 	bl	8001618 <__NVIC_EnableIRQ>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b082      	sub	sp, #8
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f7ff ffa2 	bl	8001708 <SysTick_Config>
 80017c4:	4603      	mov	r3, r0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
	...

080017d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b08b      	sub	sp, #44	; 0x2c
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017da:	2300      	movs	r3, #0
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017de:	2300      	movs	r3, #0
 80017e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017e2:	e148      	b.n	8001a76 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017e4:	2201      	movs	r2, #1
 80017e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	69fa      	ldr	r2, [r7, #28]
 80017f4:	4013      	ands	r3, r2
 80017f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	f040 8137 	bne.w	8001a70 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	4aa3      	ldr	r2, [pc, #652]	; (8001a94 <HAL_GPIO_Init+0x2c4>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d05e      	beq.n	80018ca <HAL_GPIO_Init+0xfa>
 800180c:	4aa1      	ldr	r2, [pc, #644]	; (8001a94 <HAL_GPIO_Init+0x2c4>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d875      	bhi.n	80018fe <HAL_GPIO_Init+0x12e>
 8001812:	4aa1      	ldr	r2, [pc, #644]	; (8001a98 <HAL_GPIO_Init+0x2c8>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d058      	beq.n	80018ca <HAL_GPIO_Init+0xfa>
 8001818:	4a9f      	ldr	r2, [pc, #636]	; (8001a98 <HAL_GPIO_Init+0x2c8>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d86f      	bhi.n	80018fe <HAL_GPIO_Init+0x12e>
 800181e:	4a9f      	ldr	r2, [pc, #636]	; (8001a9c <HAL_GPIO_Init+0x2cc>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d052      	beq.n	80018ca <HAL_GPIO_Init+0xfa>
 8001824:	4a9d      	ldr	r2, [pc, #628]	; (8001a9c <HAL_GPIO_Init+0x2cc>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d869      	bhi.n	80018fe <HAL_GPIO_Init+0x12e>
 800182a:	4a9d      	ldr	r2, [pc, #628]	; (8001aa0 <HAL_GPIO_Init+0x2d0>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d04c      	beq.n	80018ca <HAL_GPIO_Init+0xfa>
 8001830:	4a9b      	ldr	r2, [pc, #620]	; (8001aa0 <HAL_GPIO_Init+0x2d0>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d863      	bhi.n	80018fe <HAL_GPIO_Init+0x12e>
 8001836:	4a9b      	ldr	r2, [pc, #620]	; (8001aa4 <HAL_GPIO_Init+0x2d4>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d046      	beq.n	80018ca <HAL_GPIO_Init+0xfa>
 800183c:	4a99      	ldr	r2, [pc, #612]	; (8001aa4 <HAL_GPIO_Init+0x2d4>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d85d      	bhi.n	80018fe <HAL_GPIO_Init+0x12e>
 8001842:	2b12      	cmp	r3, #18
 8001844:	d82a      	bhi.n	800189c <HAL_GPIO_Init+0xcc>
 8001846:	2b12      	cmp	r3, #18
 8001848:	d859      	bhi.n	80018fe <HAL_GPIO_Init+0x12e>
 800184a:	a201      	add	r2, pc, #4	; (adr r2, 8001850 <HAL_GPIO_Init+0x80>)
 800184c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001850:	080018cb 	.word	0x080018cb
 8001854:	080018a5 	.word	0x080018a5
 8001858:	080018b7 	.word	0x080018b7
 800185c:	080018f9 	.word	0x080018f9
 8001860:	080018ff 	.word	0x080018ff
 8001864:	080018ff 	.word	0x080018ff
 8001868:	080018ff 	.word	0x080018ff
 800186c:	080018ff 	.word	0x080018ff
 8001870:	080018ff 	.word	0x080018ff
 8001874:	080018ff 	.word	0x080018ff
 8001878:	080018ff 	.word	0x080018ff
 800187c:	080018ff 	.word	0x080018ff
 8001880:	080018ff 	.word	0x080018ff
 8001884:	080018ff 	.word	0x080018ff
 8001888:	080018ff 	.word	0x080018ff
 800188c:	080018ff 	.word	0x080018ff
 8001890:	080018ff 	.word	0x080018ff
 8001894:	080018ad 	.word	0x080018ad
 8001898:	080018c1 	.word	0x080018c1
 800189c:	4a82      	ldr	r2, [pc, #520]	; (8001aa8 <HAL_GPIO_Init+0x2d8>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d013      	beq.n	80018ca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018a2:	e02c      	b.n	80018fe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	623b      	str	r3, [r7, #32]
          break;
 80018aa:	e029      	b.n	8001900 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	3304      	adds	r3, #4
 80018b2:	623b      	str	r3, [r7, #32]
          break;
 80018b4:	e024      	b.n	8001900 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	3308      	adds	r3, #8
 80018bc:	623b      	str	r3, [r7, #32]
          break;
 80018be:	e01f      	b.n	8001900 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	330c      	adds	r3, #12
 80018c6:	623b      	str	r3, [r7, #32]
          break;
 80018c8:	e01a      	b.n	8001900 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d102      	bne.n	80018d8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018d2:	2304      	movs	r3, #4
 80018d4:	623b      	str	r3, [r7, #32]
          break;
 80018d6:	e013      	b.n	8001900 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d105      	bne.n	80018ec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018e0:	2308      	movs	r3, #8
 80018e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69fa      	ldr	r2, [r7, #28]
 80018e8:	611a      	str	r2, [r3, #16]
          break;
 80018ea:	e009      	b.n	8001900 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018ec:	2308      	movs	r3, #8
 80018ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	69fa      	ldr	r2, [r7, #28]
 80018f4:	615a      	str	r2, [r3, #20]
          break;
 80018f6:	e003      	b.n	8001900 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018f8:	2300      	movs	r3, #0
 80018fa:	623b      	str	r3, [r7, #32]
          break;
 80018fc:	e000      	b.n	8001900 <HAL_GPIO_Init+0x130>
          break;
 80018fe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	2bff      	cmp	r3, #255	; 0xff
 8001904:	d801      	bhi.n	800190a <HAL_GPIO_Init+0x13a>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	e001      	b.n	800190e <HAL_GPIO_Init+0x13e>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	3304      	adds	r3, #4
 800190e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	2bff      	cmp	r3, #255	; 0xff
 8001914:	d802      	bhi.n	800191c <HAL_GPIO_Init+0x14c>
 8001916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	e002      	b.n	8001922 <HAL_GPIO_Init+0x152>
 800191c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191e:	3b08      	subs	r3, #8
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	210f      	movs	r1, #15
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	fa01 f303 	lsl.w	r3, r1, r3
 8001930:	43db      	mvns	r3, r3
 8001932:	401a      	ands	r2, r3
 8001934:	6a39      	ldr	r1, [r7, #32]
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	fa01 f303 	lsl.w	r3, r1, r3
 800193c:	431a      	orrs	r2, r3
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194a:	2b00      	cmp	r3, #0
 800194c:	f000 8090 	beq.w	8001a70 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001950:	4b56      	ldr	r3, [pc, #344]	; (8001aac <HAL_GPIO_Init+0x2dc>)
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	4a55      	ldr	r2, [pc, #340]	; (8001aac <HAL_GPIO_Init+0x2dc>)
 8001956:	f043 0301 	orr.w	r3, r3, #1
 800195a:	6193      	str	r3, [r2, #24]
 800195c:	4b53      	ldr	r3, [pc, #332]	; (8001aac <HAL_GPIO_Init+0x2dc>)
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	f003 0301 	and.w	r3, r3, #1
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001968:	4a51      	ldr	r2, [pc, #324]	; (8001ab0 <HAL_GPIO_Init+0x2e0>)
 800196a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196c:	089b      	lsrs	r3, r3, #2
 800196e:	3302      	adds	r3, #2
 8001970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001974:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001978:	f003 0303 	and.w	r3, r3, #3
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	220f      	movs	r2, #15
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	4013      	ands	r3, r2
 800198a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a49      	ldr	r2, [pc, #292]	; (8001ab4 <HAL_GPIO_Init+0x2e4>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d00d      	beq.n	80019b0 <HAL_GPIO_Init+0x1e0>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4a48      	ldr	r2, [pc, #288]	; (8001ab8 <HAL_GPIO_Init+0x2e8>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d007      	beq.n	80019ac <HAL_GPIO_Init+0x1dc>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a47      	ldr	r2, [pc, #284]	; (8001abc <HAL_GPIO_Init+0x2ec>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d101      	bne.n	80019a8 <HAL_GPIO_Init+0x1d8>
 80019a4:	2302      	movs	r3, #2
 80019a6:	e004      	b.n	80019b2 <HAL_GPIO_Init+0x1e2>
 80019a8:	2303      	movs	r3, #3
 80019aa:	e002      	b.n	80019b2 <HAL_GPIO_Init+0x1e2>
 80019ac:	2301      	movs	r3, #1
 80019ae:	e000      	b.n	80019b2 <HAL_GPIO_Init+0x1e2>
 80019b0:	2300      	movs	r3, #0
 80019b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019b4:	f002 0203 	and.w	r2, r2, #3
 80019b8:	0092      	lsls	r2, r2, #2
 80019ba:	4093      	lsls	r3, r2
 80019bc:	68fa      	ldr	r2, [r7, #12]
 80019be:	4313      	orrs	r3, r2
 80019c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019c2:	493b      	ldr	r1, [pc, #236]	; (8001ab0 <HAL_GPIO_Init+0x2e0>)
 80019c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c6:	089b      	lsrs	r3, r3, #2
 80019c8:	3302      	adds	r3, #2
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d006      	beq.n	80019ea <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019dc:	4b38      	ldr	r3, [pc, #224]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 80019de:	689a      	ldr	r2, [r3, #8]
 80019e0:	4937      	ldr	r1, [pc, #220]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	608b      	str	r3, [r1, #8]
 80019e8:	e006      	b.n	80019f8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019ea:	4b35      	ldr	r3, [pc, #212]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 80019ec:	689a      	ldr	r2, [r3, #8]
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	43db      	mvns	r3, r3
 80019f2:	4933      	ldr	r1, [pc, #204]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 80019f4:	4013      	ands	r3, r2
 80019f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d006      	beq.n	8001a12 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a04:	4b2e      	ldr	r3, [pc, #184]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a06:	68da      	ldr	r2, [r3, #12]
 8001a08:	492d      	ldr	r1, [pc, #180]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	60cb      	str	r3, [r1, #12]
 8001a10:	e006      	b.n	8001a20 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a12:	4b2b      	ldr	r3, [pc, #172]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a14:	68da      	ldr	r2, [r3, #12]
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	4929      	ldr	r1, [pc, #164]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d006      	beq.n	8001a3a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a2c:	4b24      	ldr	r3, [pc, #144]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a2e:	685a      	ldr	r2, [r3, #4]
 8001a30:	4923      	ldr	r1, [pc, #140]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	604b      	str	r3, [r1, #4]
 8001a38:	e006      	b.n	8001a48 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a3a:	4b21      	ldr	r3, [pc, #132]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a3c:	685a      	ldr	r2, [r3, #4]
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	43db      	mvns	r3, r3
 8001a42:	491f      	ldr	r1, [pc, #124]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a44:	4013      	ands	r3, r2
 8001a46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d006      	beq.n	8001a62 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a54:	4b1a      	ldr	r3, [pc, #104]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	4919      	ldr	r1, [pc, #100]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	600b      	str	r3, [r1, #0]
 8001a60:	e006      	b.n	8001a70 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a62:	4b17      	ldr	r3, [pc, #92]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	4915      	ldr	r1, [pc, #84]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a72:	3301      	adds	r3, #1
 8001a74:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	f47f aeaf 	bne.w	80017e4 <HAL_GPIO_Init+0x14>
  }
}
 8001a86:	bf00      	nop
 8001a88:	bf00      	nop
 8001a8a:	372c      	adds	r7, #44	; 0x2c
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bc80      	pop	{r7}
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	10320000 	.word	0x10320000
 8001a98:	10310000 	.word	0x10310000
 8001a9c:	10220000 	.word	0x10220000
 8001aa0:	10210000 	.word	0x10210000
 8001aa4:	10120000 	.word	0x10120000
 8001aa8:	10110000 	.word	0x10110000
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	40010000 	.word	0x40010000
 8001ab4:	40010800 	.word	0x40010800
 8001ab8:	40010c00 	.word	0x40010c00
 8001abc:	40011000 	.word	0x40011000
 8001ac0:	40010400 	.word	0x40010400

08001ac4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	460b      	mov	r3, r1
 8001ace:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	887b      	ldrh	r3, [r7, #2]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d002      	beq.n	8001ae2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001adc:	2301      	movs	r3, #1
 8001ade:	73fb      	strb	r3, [r7, #15]
 8001ae0:	e001      	b.n	8001ae6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr

08001af2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001af2:	b480      	push	{r7}
 8001af4:	b083      	sub	sp, #12
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
 8001afa:	460b      	mov	r3, r1
 8001afc:	807b      	strh	r3, [r7, #2]
 8001afe:	4613      	mov	r3, r2
 8001b00:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b02:	787b      	ldrb	r3, [r7, #1]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d003      	beq.n	8001b10 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b08:	887a      	ldrh	r2, [r7, #2]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b0e:	e003      	b.n	8001b18 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b10:	887b      	ldrh	r3, [r7, #2]
 8001b12:	041a      	lsls	r2, r3, #16
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	611a      	str	r2, [r3, #16]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr
	...

08001b24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e26c      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	f000 8087 	beq.w	8001c52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b44:	4b92      	ldr	r3, [pc, #584]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 030c 	and.w	r3, r3, #12
 8001b4c:	2b04      	cmp	r3, #4
 8001b4e:	d00c      	beq.n	8001b6a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b50:	4b8f      	ldr	r3, [pc, #572]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 030c 	and.w	r3, r3, #12
 8001b58:	2b08      	cmp	r3, #8
 8001b5a:	d112      	bne.n	8001b82 <HAL_RCC_OscConfig+0x5e>
 8001b5c:	4b8c      	ldr	r3, [pc, #560]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b68:	d10b      	bne.n	8001b82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b6a:	4b89      	ldr	r3, [pc, #548]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d06c      	beq.n	8001c50 <HAL_RCC_OscConfig+0x12c>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d168      	bne.n	8001c50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e246      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b8a:	d106      	bne.n	8001b9a <HAL_RCC_OscConfig+0x76>
 8001b8c:	4b80      	ldr	r3, [pc, #512]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a7f      	ldr	r2, [pc, #508]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b96:	6013      	str	r3, [r2, #0]
 8001b98:	e02e      	b.n	8001bf8 <HAL_RCC_OscConfig+0xd4>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d10c      	bne.n	8001bbc <HAL_RCC_OscConfig+0x98>
 8001ba2:	4b7b      	ldr	r3, [pc, #492]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a7a      	ldr	r2, [pc, #488]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001ba8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	4b78      	ldr	r3, [pc, #480]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a77      	ldr	r2, [pc, #476]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	e01d      	b.n	8001bf8 <HAL_RCC_OscConfig+0xd4>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bc4:	d10c      	bne.n	8001be0 <HAL_RCC_OscConfig+0xbc>
 8001bc6:	4b72      	ldr	r3, [pc, #456]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a71      	ldr	r2, [pc, #452]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bd0:	6013      	str	r3, [r2, #0]
 8001bd2:	4b6f      	ldr	r3, [pc, #444]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a6e      	ldr	r2, [pc, #440]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	e00b      	b.n	8001bf8 <HAL_RCC_OscConfig+0xd4>
 8001be0:	4b6b      	ldr	r3, [pc, #428]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a6a      	ldr	r2, [pc, #424]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001be6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bea:	6013      	str	r3, [r2, #0]
 8001bec:	4b68      	ldr	r3, [pc, #416]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a67      	ldr	r2, [pc, #412]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bf6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d013      	beq.n	8001c28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c00:	f7ff fcce 	bl	80015a0 <HAL_GetTick>
 8001c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c06:	e008      	b.n	8001c1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c08:	f7ff fcca 	bl	80015a0 <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b64      	cmp	r3, #100	; 0x64
 8001c14:	d901      	bls.n	8001c1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e1fa      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1a:	4b5d      	ldr	r3, [pc, #372]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d0f0      	beq.n	8001c08 <HAL_RCC_OscConfig+0xe4>
 8001c26:	e014      	b.n	8001c52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c28:	f7ff fcba 	bl	80015a0 <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c2e:	e008      	b.n	8001c42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c30:	f7ff fcb6 	bl	80015a0 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b64      	cmp	r3, #100	; 0x64
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e1e6      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c42:	4b53      	ldr	r3, [pc, #332]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d1f0      	bne.n	8001c30 <HAL_RCC_OscConfig+0x10c>
 8001c4e:	e000      	b.n	8001c52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d063      	beq.n	8001d26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c5e:	4b4c      	ldr	r3, [pc, #304]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f003 030c 	and.w	r3, r3, #12
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d00b      	beq.n	8001c82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c6a:	4b49      	ldr	r3, [pc, #292]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f003 030c 	and.w	r3, r3, #12
 8001c72:	2b08      	cmp	r3, #8
 8001c74:	d11c      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x18c>
 8001c76:	4b46      	ldr	r3, [pc, #280]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d116      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c82:	4b43      	ldr	r3, [pc, #268]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d005      	beq.n	8001c9a <HAL_RCC_OscConfig+0x176>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d001      	beq.n	8001c9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e1ba      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c9a:	4b3d      	ldr	r3, [pc, #244]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	695b      	ldr	r3, [r3, #20]
 8001ca6:	00db      	lsls	r3, r3, #3
 8001ca8:	4939      	ldr	r1, [pc, #228]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cae:	e03a      	b.n	8001d26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d020      	beq.n	8001cfa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cb8:	4b36      	ldr	r3, [pc, #216]	; (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cba:	2201      	movs	r2, #1
 8001cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cbe:	f7ff fc6f 	bl	80015a0 <HAL_GetTick>
 8001cc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc4:	e008      	b.n	8001cd8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cc6:	f7ff fc6b 	bl	80015a0 <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d901      	bls.n	8001cd8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e19b      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cd8:	4b2d      	ldr	r3, [pc, #180]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0302 	and.w	r3, r3, #2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d0f0      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ce4:	4b2a      	ldr	r3, [pc, #168]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	695b      	ldr	r3, [r3, #20]
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	4927      	ldr	r1, [pc, #156]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	600b      	str	r3, [r1, #0]
 8001cf8:	e015      	b.n	8001d26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cfa:	4b26      	ldr	r3, [pc, #152]	; (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d00:	f7ff fc4e 	bl	80015a0 <HAL_GetTick>
 8001d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d06:	e008      	b.n	8001d1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d08:	f7ff fc4a 	bl	80015a0 <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e17a      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d1a:	4b1d      	ldr	r3, [pc, #116]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1f0      	bne.n	8001d08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0308 	and.w	r3, r3, #8
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d03a      	beq.n	8001da8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d019      	beq.n	8001d6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d3a:	4b17      	ldr	r3, [pc, #92]	; (8001d98 <HAL_RCC_OscConfig+0x274>)
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d40:	f7ff fc2e 	bl	80015a0 <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d48:	f7ff fc2a 	bl	80015a0 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e15a      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d5a:	4b0d      	ldr	r3, [pc, #52]	; (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d0f0      	beq.n	8001d48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d66:	2001      	movs	r0, #1
 8001d68:	f000 fa9a 	bl	80022a0 <RCC_Delay>
 8001d6c:	e01c      	b.n	8001da8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d6e:	4b0a      	ldr	r3, [pc, #40]	; (8001d98 <HAL_RCC_OscConfig+0x274>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d74:	f7ff fc14 	bl	80015a0 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d7a:	e00f      	b.n	8001d9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d7c:	f7ff fc10 	bl	80015a0 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d908      	bls.n	8001d9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e140      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
 8001d8e:	bf00      	nop
 8001d90:	40021000 	.word	0x40021000
 8001d94:	42420000 	.word	0x42420000
 8001d98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d9c:	4b9e      	ldr	r3, [pc, #632]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da0:	f003 0302 	and.w	r3, r3, #2
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d1e9      	bne.n	8001d7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0304 	and.w	r3, r3, #4
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f000 80a6 	beq.w	8001f02 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001db6:	2300      	movs	r3, #0
 8001db8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dba:	4b97      	ldr	r3, [pc, #604]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d10d      	bne.n	8001de2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dc6:	4b94      	ldr	r3, [pc, #592]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	4a93      	ldr	r2, [pc, #588]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dd0:	61d3      	str	r3, [r2, #28]
 8001dd2:	4b91      	ldr	r3, [pc, #580]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dde:	2301      	movs	r3, #1
 8001de0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de2:	4b8e      	ldr	r3, [pc, #568]	; (800201c <HAL_RCC_OscConfig+0x4f8>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d118      	bne.n	8001e20 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dee:	4b8b      	ldr	r3, [pc, #556]	; (800201c <HAL_RCC_OscConfig+0x4f8>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a8a      	ldr	r2, [pc, #552]	; (800201c <HAL_RCC_OscConfig+0x4f8>)
 8001df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001df8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dfa:	f7ff fbd1 	bl	80015a0 <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	e008      	b.n	8001e14 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e02:	f7ff fbcd 	bl	80015a0 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b64      	cmp	r3, #100	; 0x64
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e0fd      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e14:	4b81      	ldr	r3, [pc, #516]	; (800201c <HAL_RCC_OscConfig+0x4f8>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f0      	beq.n	8001e02 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d106      	bne.n	8001e36 <HAL_RCC_OscConfig+0x312>
 8001e28:	4b7b      	ldr	r3, [pc, #492]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	4a7a      	ldr	r2, [pc, #488]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	6213      	str	r3, [r2, #32]
 8001e34:	e02d      	b.n	8001e92 <HAL_RCC_OscConfig+0x36e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d10c      	bne.n	8001e58 <HAL_RCC_OscConfig+0x334>
 8001e3e:	4b76      	ldr	r3, [pc, #472]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	4a75      	ldr	r2, [pc, #468]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e44:	f023 0301 	bic.w	r3, r3, #1
 8001e48:	6213      	str	r3, [r2, #32]
 8001e4a:	4b73      	ldr	r3, [pc, #460]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e4c:	6a1b      	ldr	r3, [r3, #32]
 8001e4e:	4a72      	ldr	r2, [pc, #456]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e50:	f023 0304 	bic.w	r3, r3, #4
 8001e54:	6213      	str	r3, [r2, #32]
 8001e56:	e01c      	b.n	8001e92 <HAL_RCC_OscConfig+0x36e>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	2b05      	cmp	r3, #5
 8001e5e:	d10c      	bne.n	8001e7a <HAL_RCC_OscConfig+0x356>
 8001e60:	4b6d      	ldr	r3, [pc, #436]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e62:	6a1b      	ldr	r3, [r3, #32]
 8001e64:	4a6c      	ldr	r2, [pc, #432]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e66:	f043 0304 	orr.w	r3, r3, #4
 8001e6a:	6213      	str	r3, [r2, #32]
 8001e6c:	4b6a      	ldr	r3, [pc, #424]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	4a69      	ldr	r2, [pc, #420]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e72:	f043 0301 	orr.w	r3, r3, #1
 8001e76:	6213      	str	r3, [r2, #32]
 8001e78:	e00b      	b.n	8001e92 <HAL_RCC_OscConfig+0x36e>
 8001e7a:	4b67      	ldr	r3, [pc, #412]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e7c:	6a1b      	ldr	r3, [r3, #32]
 8001e7e:	4a66      	ldr	r2, [pc, #408]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e80:	f023 0301 	bic.w	r3, r3, #1
 8001e84:	6213      	str	r3, [r2, #32]
 8001e86:	4b64      	ldr	r3, [pc, #400]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e88:	6a1b      	ldr	r3, [r3, #32]
 8001e8a:	4a63      	ldr	r2, [pc, #396]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001e8c:	f023 0304 	bic.w	r3, r3, #4
 8001e90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d015      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e9a:	f7ff fb81 	bl	80015a0 <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea0:	e00a      	b.n	8001eb8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea2:	f7ff fb7d 	bl	80015a0 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d901      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e0ab      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb8:	4b57      	ldr	r3, [pc, #348]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0ee      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x37e>
 8001ec4:	e014      	b.n	8001ef0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec6:	f7ff fb6b 	bl	80015a0 <HAL_GetTick>
 8001eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ecc:	e00a      	b.n	8001ee4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ece:	f7ff fb67 	bl	80015a0 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e095      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee4:	4b4c      	ldr	r3, [pc, #304]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	f003 0302 	and.w	r3, r3, #2
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1ee      	bne.n	8001ece <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ef0:	7dfb      	ldrb	r3, [r7, #23]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d105      	bne.n	8001f02 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ef6:	4b48      	ldr	r3, [pc, #288]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	4a47      	ldr	r2, [pc, #284]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001efc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f00:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 8081 	beq.w	800200e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f0c:	4b42      	ldr	r3, [pc, #264]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f003 030c 	and.w	r3, r3, #12
 8001f14:	2b08      	cmp	r3, #8
 8001f16:	d061      	beq.n	8001fdc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	69db      	ldr	r3, [r3, #28]
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d146      	bne.n	8001fae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f20:	4b3f      	ldr	r3, [pc, #252]	; (8002020 <HAL_RCC_OscConfig+0x4fc>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f26:	f7ff fb3b 	bl	80015a0 <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f2e:	f7ff fb37 	bl	80015a0 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e067      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f40:	4b35      	ldr	r3, [pc, #212]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1f0      	bne.n	8001f2e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a1b      	ldr	r3, [r3, #32]
 8001f50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f54:	d108      	bne.n	8001f68 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f56:	4b30      	ldr	r3, [pc, #192]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	492d      	ldr	r1, [pc, #180]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f68:	4b2b      	ldr	r3, [pc, #172]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a19      	ldr	r1, [r3, #32]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f78:	430b      	orrs	r3, r1
 8001f7a:	4927      	ldr	r1, [pc, #156]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f80:	4b27      	ldr	r3, [pc, #156]	; (8002020 <HAL_RCC_OscConfig+0x4fc>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f86:	f7ff fb0b 	bl	80015a0 <HAL_GetTick>
 8001f8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f8c:	e008      	b.n	8001fa0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f8e:	f7ff fb07 	bl	80015a0 <HAL_GetTick>
 8001f92:	4602      	mov	r2, r0
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d901      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e037      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fa0:	4b1d      	ldr	r3, [pc, #116]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d0f0      	beq.n	8001f8e <HAL_RCC_OscConfig+0x46a>
 8001fac:	e02f      	b.n	800200e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fae:	4b1c      	ldr	r3, [pc, #112]	; (8002020 <HAL_RCC_OscConfig+0x4fc>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb4:	f7ff faf4 	bl	80015a0 <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fbc:	f7ff faf0 	bl	80015a0 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e020      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fce:	4b12      	ldr	r3, [pc, #72]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1f0      	bne.n	8001fbc <HAL_RCC_OscConfig+0x498>
 8001fda:	e018      	b.n	800200e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	69db      	ldr	r3, [r3, #28]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d101      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e013      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fe8:	4b0b      	ldr	r3, [pc, #44]	; (8002018 <HAL_RCC_OscConfig+0x4f4>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d106      	bne.n	800200a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002006:	429a      	cmp	r2, r3
 8002008:	d001      	beq.n	800200e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e000      	b.n	8002010 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40021000 	.word	0x40021000
 800201c:	40007000 	.word	0x40007000
 8002020:	42420060 	.word	0x42420060

08002024 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d101      	bne.n	8002038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e0d0      	b.n	80021da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002038:	4b6a      	ldr	r3, [pc, #424]	; (80021e4 <HAL_RCC_ClockConfig+0x1c0>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0307 	and.w	r3, r3, #7
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	429a      	cmp	r2, r3
 8002044:	d910      	bls.n	8002068 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002046:	4b67      	ldr	r3, [pc, #412]	; (80021e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f023 0207 	bic.w	r2, r3, #7
 800204e:	4965      	ldr	r1, [pc, #404]	; (80021e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	4313      	orrs	r3, r2
 8002054:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002056:	4b63      	ldr	r3, [pc, #396]	; (80021e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0307 	and.w	r3, r3, #7
 800205e:	683a      	ldr	r2, [r7, #0]
 8002060:	429a      	cmp	r2, r3
 8002062:	d001      	beq.n	8002068 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e0b8      	b.n	80021da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0302 	and.w	r3, r3, #2
 8002070:	2b00      	cmp	r3, #0
 8002072:	d020      	beq.n	80020b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	2b00      	cmp	r3, #0
 800207e:	d005      	beq.n	800208c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002080:	4b59      	ldr	r3, [pc, #356]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	4a58      	ldr	r2, [pc, #352]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002086:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800208a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0308 	and.w	r3, r3, #8
 8002094:	2b00      	cmp	r3, #0
 8002096:	d005      	beq.n	80020a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002098:	4b53      	ldr	r3, [pc, #332]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	4a52      	ldr	r2, [pc, #328]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 800209e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020a4:	4b50      	ldr	r3, [pc, #320]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	494d      	ldr	r1, [pc, #308]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 80020b2:	4313      	orrs	r3, r2
 80020b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d040      	beq.n	8002144 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d107      	bne.n	80020da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ca:	4b47      	ldr	r3, [pc, #284]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d115      	bne.n	8002102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e07f      	b.n	80021da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d107      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020e2:	4b41      	ldr	r3, [pc, #260]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d109      	bne.n	8002102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e073      	b.n	80021da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020f2:	4b3d      	ldr	r3, [pc, #244]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e06b      	b.n	80021da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002102:	4b39      	ldr	r3, [pc, #228]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f023 0203 	bic.w	r2, r3, #3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	4936      	ldr	r1, [pc, #216]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002110:	4313      	orrs	r3, r2
 8002112:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002114:	f7ff fa44 	bl	80015a0 <HAL_GetTick>
 8002118:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800211a:	e00a      	b.n	8002132 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800211c:	f7ff fa40 	bl	80015a0 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	f241 3288 	movw	r2, #5000	; 0x1388
 800212a:	4293      	cmp	r3, r2
 800212c:	d901      	bls.n	8002132 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e053      	b.n	80021da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002132:	4b2d      	ldr	r3, [pc, #180]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f003 020c 	and.w	r2, r3, #12
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	429a      	cmp	r2, r3
 8002142:	d1eb      	bne.n	800211c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002144:	4b27      	ldr	r3, [pc, #156]	; (80021e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0307 	and.w	r3, r3, #7
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	429a      	cmp	r2, r3
 8002150:	d210      	bcs.n	8002174 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002152:	4b24      	ldr	r3, [pc, #144]	; (80021e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f023 0207 	bic.w	r2, r3, #7
 800215a:	4922      	ldr	r1, [pc, #136]	; (80021e4 <HAL_RCC_ClockConfig+0x1c0>)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	4313      	orrs	r3, r2
 8002160:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002162:	4b20      	ldr	r3, [pc, #128]	; (80021e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	429a      	cmp	r2, r3
 800216e:	d001      	beq.n	8002174 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e032      	b.n	80021da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	2b00      	cmp	r3, #0
 800217e:	d008      	beq.n	8002192 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002180:	4b19      	ldr	r3, [pc, #100]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	4916      	ldr	r1, [pc, #88]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 800218e:	4313      	orrs	r3, r2
 8002190:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0308 	and.w	r3, r3, #8
 800219a:	2b00      	cmp	r3, #0
 800219c:	d009      	beq.n	80021b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800219e:	4b12      	ldr	r3, [pc, #72]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	490e      	ldr	r1, [pc, #56]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 80021ae:	4313      	orrs	r3, r2
 80021b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021b2:	f000 f821 	bl	80021f8 <HAL_RCC_GetSysClockFreq>
 80021b6:	4602      	mov	r2, r0
 80021b8:	4b0b      	ldr	r3, [pc, #44]	; (80021e8 <HAL_RCC_ClockConfig+0x1c4>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	091b      	lsrs	r3, r3, #4
 80021be:	f003 030f 	and.w	r3, r3, #15
 80021c2:	490a      	ldr	r1, [pc, #40]	; (80021ec <HAL_RCC_ClockConfig+0x1c8>)
 80021c4:	5ccb      	ldrb	r3, [r1, r3]
 80021c6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ca:	4a09      	ldr	r2, [pc, #36]	; (80021f0 <HAL_RCC_ClockConfig+0x1cc>)
 80021cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021ce:	4b09      	ldr	r3, [pc, #36]	; (80021f4 <HAL_RCC_ClockConfig+0x1d0>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff f9a2 	bl	800151c <HAL_InitTick>

  return HAL_OK;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40022000 	.word	0x40022000
 80021e8:	40021000 	.word	0x40021000
 80021ec:	08002cd0 	.word	0x08002cd0
 80021f0:	2000006c 	.word	0x2000006c
 80021f4:	20000070 	.word	0x20000070

080021f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b087      	sub	sp, #28
 80021fc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	2300      	movs	r3, #0
 8002204:	60bb      	str	r3, [r7, #8]
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	2300      	movs	r3, #0
 800220c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800220e:	2300      	movs	r3, #0
 8002210:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002212:	4b1e      	ldr	r3, [pc, #120]	; (800228c <HAL_RCC_GetSysClockFreq+0x94>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f003 030c 	and.w	r3, r3, #12
 800221e:	2b04      	cmp	r3, #4
 8002220:	d002      	beq.n	8002228 <HAL_RCC_GetSysClockFreq+0x30>
 8002222:	2b08      	cmp	r3, #8
 8002224:	d003      	beq.n	800222e <HAL_RCC_GetSysClockFreq+0x36>
 8002226:	e027      	b.n	8002278 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002228:	4b19      	ldr	r3, [pc, #100]	; (8002290 <HAL_RCC_GetSysClockFreq+0x98>)
 800222a:	613b      	str	r3, [r7, #16]
      break;
 800222c:	e027      	b.n	800227e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	0c9b      	lsrs	r3, r3, #18
 8002232:	f003 030f 	and.w	r3, r3, #15
 8002236:	4a17      	ldr	r2, [pc, #92]	; (8002294 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002238:	5cd3      	ldrb	r3, [r2, r3]
 800223a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d010      	beq.n	8002268 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002246:	4b11      	ldr	r3, [pc, #68]	; (800228c <HAL_RCC_GetSysClockFreq+0x94>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	0c5b      	lsrs	r3, r3, #17
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	4a11      	ldr	r2, [pc, #68]	; (8002298 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002252:	5cd3      	ldrb	r3, [r2, r3]
 8002254:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a0d      	ldr	r2, [pc, #52]	; (8002290 <HAL_RCC_GetSysClockFreq+0x98>)
 800225a:	fb02 f203 	mul.w	r2, r2, r3
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	fbb2 f3f3 	udiv	r3, r2, r3
 8002264:	617b      	str	r3, [r7, #20]
 8002266:	e004      	b.n	8002272 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a0c      	ldr	r2, [pc, #48]	; (800229c <HAL_RCC_GetSysClockFreq+0xa4>)
 800226c:	fb02 f303 	mul.w	r3, r2, r3
 8002270:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	613b      	str	r3, [r7, #16]
      break;
 8002276:	e002      	b.n	800227e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002278:	4b05      	ldr	r3, [pc, #20]	; (8002290 <HAL_RCC_GetSysClockFreq+0x98>)
 800227a:	613b      	str	r3, [r7, #16]
      break;
 800227c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800227e:	693b      	ldr	r3, [r7, #16]
}
 8002280:	4618      	mov	r0, r3
 8002282:	371c      	adds	r7, #28
 8002284:	46bd      	mov	sp, r7
 8002286:	bc80      	pop	{r7}
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	40021000 	.word	0x40021000
 8002290:	007a1200 	.word	0x007a1200
 8002294:	08002ce0 	.word	0x08002ce0
 8002298:	08002cf0 	.word	0x08002cf0
 800229c:	003d0900 	.word	0x003d0900

080022a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022a8:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <RCC_Delay+0x34>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0a      	ldr	r2, [pc, #40]	; (80022d8 <RCC_Delay+0x38>)
 80022ae:	fba2 2303 	umull	r2, r3, r2, r3
 80022b2:	0a5b      	lsrs	r3, r3, #9
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	fb02 f303 	mul.w	r3, r2, r3
 80022ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022bc:	bf00      	nop
  }
  while (Delay --);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	1e5a      	subs	r2, r3, #1
 80022c2:	60fa      	str	r2, [r7, #12]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1f9      	bne.n	80022bc <RCC_Delay+0x1c>
}
 80022c8:	bf00      	nop
 80022ca:	bf00      	nop
 80022cc:	3714      	adds	r7, #20
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr
 80022d4:	2000006c 	.word	0x2000006c
 80022d8:	10624dd3 	.word	0x10624dd3

080022dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d101      	bne.n	80022ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e041      	b.n	8002372 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d106      	bne.n	8002308 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff f83c 	bl	8001380 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2202      	movs	r2, #2
 800230c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3304      	adds	r3, #4
 8002318:	4619      	mov	r1, r3
 800231a:	4610      	mov	r0, r2
 800231c:	f000 fa6e 	bl	80027fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
	...

0800237c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800237c:	b480      	push	{r7}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b01      	cmp	r3, #1
 800238e:	d001      	beq.n	8002394 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e035      	b.n	8002400 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2202      	movs	r2, #2
 8002398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68da      	ldr	r2, [r3, #12]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f042 0201 	orr.w	r2, r2, #1
 80023aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a16      	ldr	r2, [pc, #88]	; (800240c <HAL_TIM_Base_Start_IT+0x90>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d009      	beq.n	80023ca <HAL_TIM_Base_Start_IT+0x4e>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023be:	d004      	beq.n	80023ca <HAL_TIM_Base_Start_IT+0x4e>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a12      	ldr	r2, [pc, #72]	; (8002410 <HAL_TIM_Base_Start_IT+0x94>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d111      	bne.n	80023ee <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 0307 	and.w	r3, r3, #7
 80023d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2b06      	cmp	r3, #6
 80023da:	d010      	beq.n	80023fe <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f042 0201 	orr.w	r2, r2, #1
 80023ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ec:	e007      	b.n	80023fe <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f042 0201 	orr.w	r2, r2, #1
 80023fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	40012c00 	.word	0x40012c00
 8002410:	40000400 	.word	0x40000400

08002414 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b02      	cmp	r3, #2
 8002428:	d122      	bne.n	8002470 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	f003 0302 	and.w	r3, r3, #2
 8002434:	2b02      	cmp	r3, #2
 8002436:	d11b      	bne.n	8002470 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f06f 0202 	mvn.w	r2, #2
 8002440:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2201      	movs	r2, #1
 8002446:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f000 f9b4 	bl	80027c4 <HAL_TIM_IC_CaptureCallback>
 800245c:	e005      	b.n	800246a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f000 f9a7 	bl	80027b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f000 f9b6 	bl	80027d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	f003 0304 	and.w	r3, r3, #4
 800247a:	2b04      	cmp	r3, #4
 800247c:	d122      	bne.n	80024c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	f003 0304 	and.w	r3, r3, #4
 8002488:	2b04      	cmp	r3, #4
 800248a:	d11b      	bne.n	80024c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f06f 0204 	mvn.w	r2, #4
 8002494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2202      	movs	r2, #2
 800249a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d003      	beq.n	80024b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 f98a 	bl	80027c4 <HAL_TIM_IC_CaptureCallback>
 80024b0:	e005      	b.n	80024be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 f97d 	bl	80027b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f000 f98c 	bl	80027d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	691b      	ldr	r3, [r3, #16]
 80024ca:	f003 0308 	and.w	r3, r3, #8
 80024ce:	2b08      	cmp	r3, #8
 80024d0:	d122      	bne.n	8002518 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f003 0308 	and.w	r3, r3, #8
 80024dc:	2b08      	cmp	r3, #8
 80024de:	d11b      	bne.n	8002518 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f06f 0208 	mvn.w	r2, #8
 80024e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2204      	movs	r2, #4
 80024ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	69db      	ldr	r3, [r3, #28]
 80024f6:	f003 0303 	and.w	r3, r3, #3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 f960 	bl	80027c4 <HAL_TIM_IC_CaptureCallback>
 8002504:	e005      	b.n	8002512 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 f953 	bl	80027b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f000 f962 	bl	80027d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	f003 0310 	and.w	r3, r3, #16
 8002522:	2b10      	cmp	r3, #16
 8002524:	d122      	bne.n	800256c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	f003 0310 	and.w	r3, r3, #16
 8002530:	2b10      	cmp	r3, #16
 8002532:	d11b      	bne.n	800256c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f06f 0210 	mvn.w	r2, #16
 800253c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2208      	movs	r2, #8
 8002542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	69db      	ldr	r3, [r3, #28]
 800254a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800254e:	2b00      	cmp	r3, #0
 8002550:	d003      	beq.n	800255a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f000 f936 	bl	80027c4 <HAL_TIM_IC_CaptureCallback>
 8002558:	e005      	b.n	8002566 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f929 	bl	80027b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f000 f938 	bl	80027d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	2b01      	cmp	r3, #1
 8002578:	d10e      	bne.n	8002598 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	f003 0301 	and.w	r3, r3, #1
 8002584:	2b01      	cmp	r3, #1
 8002586:	d107      	bne.n	8002598 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f06f 0201 	mvn.w	r2, #1
 8002590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f7fe fcf8 	bl	8000f88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025a2:	2b80      	cmp	r3, #128	; 0x80
 80025a4:	d10e      	bne.n	80025c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025b0:	2b80      	cmp	r3, #128	; 0x80
 80025b2:	d107      	bne.n	80025c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f000 fa6b 	bl	8002a9a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	691b      	ldr	r3, [r3, #16]
 80025ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ce:	2b40      	cmp	r3, #64	; 0x40
 80025d0:	d10e      	bne.n	80025f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025dc:	2b40      	cmp	r3, #64	; 0x40
 80025de:	d107      	bne.n	80025f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f8fc 	bl	80027e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	f003 0320 	and.w	r3, r3, #32
 80025fa:	2b20      	cmp	r3, #32
 80025fc:	d10e      	bne.n	800261c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	f003 0320 	and.w	r3, r3, #32
 8002608:	2b20      	cmp	r3, #32
 800260a:	d107      	bne.n	800261c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f06f 0220 	mvn.w	r2, #32
 8002614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f000 fa36 	bl	8002a88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800261c:	bf00      	nop
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}

08002624 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002638:	2b01      	cmp	r3, #1
 800263a:	d101      	bne.n	8002640 <HAL_TIM_ConfigClockSource+0x1c>
 800263c:	2302      	movs	r3, #2
 800263e:	e0b4      	b.n	80027aa <HAL_TIM_ConfigClockSource+0x186>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2202      	movs	r2, #2
 800264c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800265e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002666:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	68ba      	ldr	r2, [r7, #8]
 800266e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002678:	d03e      	beq.n	80026f8 <HAL_TIM_ConfigClockSource+0xd4>
 800267a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800267e:	f200 8087 	bhi.w	8002790 <HAL_TIM_ConfigClockSource+0x16c>
 8002682:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002686:	f000 8086 	beq.w	8002796 <HAL_TIM_ConfigClockSource+0x172>
 800268a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800268e:	d87f      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x16c>
 8002690:	2b70      	cmp	r3, #112	; 0x70
 8002692:	d01a      	beq.n	80026ca <HAL_TIM_ConfigClockSource+0xa6>
 8002694:	2b70      	cmp	r3, #112	; 0x70
 8002696:	d87b      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x16c>
 8002698:	2b60      	cmp	r3, #96	; 0x60
 800269a:	d050      	beq.n	800273e <HAL_TIM_ConfigClockSource+0x11a>
 800269c:	2b60      	cmp	r3, #96	; 0x60
 800269e:	d877      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x16c>
 80026a0:	2b50      	cmp	r3, #80	; 0x50
 80026a2:	d03c      	beq.n	800271e <HAL_TIM_ConfigClockSource+0xfa>
 80026a4:	2b50      	cmp	r3, #80	; 0x50
 80026a6:	d873      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x16c>
 80026a8:	2b40      	cmp	r3, #64	; 0x40
 80026aa:	d058      	beq.n	800275e <HAL_TIM_ConfigClockSource+0x13a>
 80026ac:	2b40      	cmp	r3, #64	; 0x40
 80026ae:	d86f      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x16c>
 80026b0:	2b30      	cmp	r3, #48	; 0x30
 80026b2:	d064      	beq.n	800277e <HAL_TIM_ConfigClockSource+0x15a>
 80026b4:	2b30      	cmp	r3, #48	; 0x30
 80026b6:	d86b      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x16c>
 80026b8:	2b20      	cmp	r3, #32
 80026ba:	d060      	beq.n	800277e <HAL_TIM_ConfigClockSource+0x15a>
 80026bc:	2b20      	cmp	r3, #32
 80026be:	d867      	bhi.n	8002790 <HAL_TIM_ConfigClockSource+0x16c>
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d05c      	beq.n	800277e <HAL_TIM_ConfigClockSource+0x15a>
 80026c4:	2b10      	cmp	r3, #16
 80026c6:	d05a      	beq.n	800277e <HAL_TIM_ConfigClockSource+0x15a>
 80026c8:	e062      	b.n	8002790 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6818      	ldr	r0, [r3, #0]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	6899      	ldr	r1, [r3, #8]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685a      	ldr	r2, [r3, #4]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	f000 f95e 	bl	800299a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	609a      	str	r2, [r3, #8]
      break;
 80026f6:	e04f      	b.n	8002798 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6818      	ldr	r0, [r3, #0]
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	6899      	ldr	r1, [r3, #8]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	f000 f947 	bl	800299a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800271a:	609a      	str	r2, [r3, #8]
      break;
 800271c:	e03c      	b.n	8002798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6818      	ldr	r0, [r3, #0]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	6859      	ldr	r1, [r3, #4]
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	461a      	mov	r2, r3
 800272c:	f000 f8be 	bl	80028ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2150      	movs	r1, #80	; 0x50
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f915 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 800273c:	e02c      	b.n	8002798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6818      	ldr	r0, [r3, #0]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	6859      	ldr	r1, [r3, #4]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	461a      	mov	r2, r3
 800274c:	f000 f8dc 	bl	8002908 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2160      	movs	r1, #96	; 0x60
 8002756:	4618      	mov	r0, r3
 8002758:	f000 f905 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 800275c:	e01c      	b.n	8002798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6818      	ldr	r0, [r3, #0]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	6859      	ldr	r1, [r3, #4]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	461a      	mov	r2, r3
 800276c:	f000 f89e 	bl	80028ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2140      	movs	r1, #64	; 0x40
 8002776:	4618      	mov	r0, r3
 8002778:	f000 f8f5 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 800277c:	e00c      	b.n	8002798 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4619      	mov	r1, r3
 8002788:	4610      	mov	r0, r2
 800278a:	f000 f8ec 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 800278e:	e003      	b.n	8002798 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	73fb      	strb	r3, [r7, #15]
      break;
 8002794:	e000      	b.n	8002798 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002796:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80027a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027b2:	b480      	push	{r7}
 80027b4:	b083      	sub	sp, #12
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr

080027c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bc80      	pop	{r7}
 80027d4:	4770      	bx	lr

080027d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b083      	sub	sp, #12
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr
	...

080027fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a25      	ldr	r2, [pc, #148]	; (80028a4 <TIM_Base_SetConfig+0xa8>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d007      	beq.n	8002824 <TIM_Base_SetConfig+0x28>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800281a:	d003      	beq.n	8002824 <TIM_Base_SetConfig+0x28>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a22      	ldr	r2, [pc, #136]	; (80028a8 <TIM_Base_SetConfig+0xac>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d108      	bne.n	8002836 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800282a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	4313      	orrs	r3, r2
 8002834:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a1a      	ldr	r2, [pc, #104]	; (80028a4 <TIM_Base_SetConfig+0xa8>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d007      	beq.n	800284e <TIM_Base_SetConfig+0x52>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002844:	d003      	beq.n	800284e <TIM_Base_SetConfig+0x52>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a17      	ldr	r2, [pc, #92]	; (80028a8 <TIM_Base_SetConfig+0xac>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d108      	bne.n	8002860 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	4313      	orrs	r3, r2
 800285e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	4313      	orrs	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68fa      	ldr	r2, [r7, #12]
 8002872:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4a07      	ldr	r2, [pc, #28]	; (80028a4 <TIM_Base_SetConfig+0xa8>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d103      	bne.n	8002894 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	691a      	ldr	r2, [r3, #16]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	615a      	str	r2, [r3, #20]
}
 800289a:	bf00      	nop
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr
 80028a4:	40012c00 	.word	0x40012c00
 80028a8:	40000400 	.word	0x40000400

080028ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b087      	sub	sp, #28
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	f023 0201 	bic.w	r2, r3, #1
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	011b      	lsls	r3, r3, #4
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	4313      	orrs	r3, r2
 80028e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f023 030a 	bic.w	r3, r3, #10
 80028e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	621a      	str	r2, [r3, #32]
}
 80028fe:	bf00      	nop
 8002900:	371c      	adds	r7, #28
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr

08002908 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002908:	b480      	push	{r7}
 800290a:	b087      	sub	sp, #28
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6a1b      	ldr	r3, [r3, #32]
 800291e:	f023 0210 	bic.w	r2, r3, #16
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	031b      	lsls	r3, r3, #12
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	4313      	orrs	r3, r2
 800293c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002944:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	011b      	lsls	r3, r3, #4
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	4313      	orrs	r3, r2
 800294e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	621a      	str	r2, [r3, #32]
}
 800295c:	bf00      	nop
 800295e:	371c      	adds	r7, #28
 8002960:	46bd      	mov	sp, r7
 8002962:	bc80      	pop	{r7}
 8002964:	4770      	bx	lr

08002966 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002966:	b480      	push	{r7}
 8002968:	b085      	sub	sp, #20
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
 800296e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800297c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800297e:	683a      	ldr	r2, [r7, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	4313      	orrs	r3, r2
 8002984:	f043 0307 	orr.w	r3, r3, #7
 8002988:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	609a      	str	r2, [r3, #8]
}
 8002990:	bf00      	nop
 8002992:	3714      	adds	r7, #20
 8002994:	46bd      	mov	sp, r7
 8002996:	bc80      	pop	{r7}
 8002998:	4770      	bx	lr

0800299a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800299a:	b480      	push	{r7}
 800299c:	b087      	sub	sp, #28
 800299e:	af00      	add	r7, sp, #0
 80029a0:	60f8      	str	r0, [r7, #12]
 80029a2:	60b9      	str	r1, [r7, #8]
 80029a4:	607a      	str	r2, [r7, #4]
 80029a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	021a      	lsls	r2, r3, #8
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	431a      	orrs	r2, r3
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	609a      	str	r2, [r3, #8]
}
 80029ce:	bf00      	nop
 80029d0:	371c      	adds	r7, #28
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d101      	bne.n	80029f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029ec:	2302      	movs	r3, #2
 80029ee:	e041      	b.n	8002a74 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2202      	movs	r2, #2
 80029fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a14      	ldr	r2, [pc, #80]	; (8002a80 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d009      	beq.n	8002a48 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a3c:	d004      	beq.n	8002a48 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a10      	ldr	r2, [pc, #64]	; (8002a84 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d10c      	bne.n	8002a62 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	68ba      	ldr	r2, [r7, #8]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2201      	movs	r2, #1
 8002a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bc80      	pop	{r7}
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	40012c00 	.word	0x40012c00
 8002a84:	40000400 	.word	0x40000400

08002a88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bc80      	pop	{r7}
 8002a98:	4770      	bx	lr

08002a9a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr

08002aac <__errno>:
 8002aac:	4b01      	ldr	r3, [pc, #4]	; (8002ab4 <__errno+0x8>)
 8002aae:	6818      	ldr	r0, [r3, #0]
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	20000078 	.word	0x20000078

08002ab8 <__libc_init_array>:
 8002ab8:	b570      	push	{r4, r5, r6, lr}
 8002aba:	2600      	movs	r6, #0
 8002abc:	4d0c      	ldr	r5, [pc, #48]	; (8002af0 <__libc_init_array+0x38>)
 8002abe:	4c0d      	ldr	r4, [pc, #52]	; (8002af4 <__libc_init_array+0x3c>)
 8002ac0:	1b64      	subs	r4, r4, r5
 8002ac2:	10a4      	asrs	r4, r4, #2
 8002ac4:	42a6      	cmp	r6, r4
 8002ac6:	d109      	bne.n	8002adc <__libc_init_array+0x24>
 8002ac8:	f000 f8f6 	bl	8002cb8 <_init>
 8002acc:	2600      	movs	r6, #0
 8002ace:	4d0a      	ldr	r5, [pc, #40]	; (8002af8 <__libc_init_array+0x40>)
 8002ad0:	4c0a      	ldr	r4, [pc, #40]	; (8002afc <__libc_init_array+0x44>)
 8002ad2:	1b64      	subs	r4, r4, r5
 8002ad4:	10a4      	asrs	r4, r4, #2
 8002ad6:	42a6      	cmp	r6, r4
 8002ad8:	d105      	bne.n	8002ae6 <__libc_init_array+0x2e>
 8002ada:	bd70      	pop	{r4, r5, r6, pc}
 8002adc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ae0:	4798      	blx	r3
 8002ae2:	3601      	adds	r6, #1
 8002ae4:	e7ee      	b.n	8002ac4 <__libc_init_array+0xc>
 8002ae6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aea:	4798      	blx	r3
 8002aec:	3601      	adds	r6, #1
 8002aee:	e7f2      	b.n	8002ad6 <__libc_init_array+0x1e>
 8002af0:	08002cf4 	.word	0x08002cf4
 8002af4:	08002cf4 	.word	0x08002cf4
 8002af8:	08002cf4 	.word	0x08002cf4
 8002afc:	08002cf8 	.word	0x08002cf8

08002b00 <malloc>:
 8002b00:	4b02      	ldr	r3, [pc, #8]	; (8002b0c <malloc+0xc>)
 8002b02:	4601      	mov	r1, r0
 8002b04:	6818      	ldr	r0, [r3, #0]
 8002b06:	f000 b85f 	b.w	8002bc8 <_malloc_r>
 8002b0a:	bf00      	nop
 8002b0c:	20000078 	.word	0x20000078

08002b10 <free>:
 8002b10:	4b02      	ldr	r3, [pc, #8]	; (8002b1c <free+0xc>)
 8002b12:	4601      	mov	r1, r0
 8002b14:	6818      	ldr	r0, [r3, #0]
 8002b16:	f000 b80b 	b.w	8002b30 <_free_r>
 8002b1a:	bf00      	nop
 8002b1c:	20000078 	.word	0x20000078

08002b20 <memset>:
 8002b20:	4603      	mov	r3, r0
 8002b22:	4402      	add	r2, r0
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d100      	bne.n	8002b2a <memset+0xa>
 8002b28:	4770      	bx	lr
 8002b2a:	f803 1b01 	strb.w	r1, [r3], #1
 8002b2e:	e7f9      	b.n	8002b24 <memset+0x4>

08002b30 <_free_r>:
 8002b30:	b538      	push	{r3, r4, r5, lr}
 8002b32:	4605      	mov	r5, r0
 8002b34:	2900      	cmp	r1, #0
 8002b36:	d043      	beq.n	8002bc0 <_free_r+0x90>
 8002b38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b3c:	1f0c      	subs	r4, r1, #4
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	bfb8      	it	lt
 8002b42:	18e4      	addlt	r4, r4, r3
 8002b44:	f000 f8aa 	bl	8002c9c <__malloc_lock>
 8002b48:	4a1e      	ldr	r2, [pc, #120]	; (8002bc4 <_free_r+0x94>)
 8002b4a:	6813      	ldr	r3, [r2, #0]
 8002b4c:	4610      	mov	r0, r2
 8002b4e:	b933      	cbnz	r3, 8002b5e <_free_r+0x2e>
 8002b50:	6063      	str	r3, [r4, #4]
 8002b52:	6014      	str	r4, [r2, #0]
 8002b54:	4628      	mov	r0, r5
 8002b56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002b5a:	f000 b8a5 	b.w	8002ca8 <__malloc_unlock>
 8002b5e:	42a3      	cmp	r3, r4
 8002b60:	d90a      	bls.n	8002b78 <_free_r+0x48>
 8002b62:	6821      	ldr	r1, [r4, #0]
 8002b64:	1862      	adds	r2, r4, r1
 8002b66:	4293      	cmp	r3, r2
 8002b68:	bf01      	itttt	eq
 8002b6a:	681a      	ldreq	r2, [r3, #0]
 8002b6c:	685b      	ldreq	r3, [r3, #4]
 8002b6e:	1852      	addeq	r2, r2, r1
 8002b70:	6022      	streq	r2, [r4, #0]
 8002b72:	6063      	str	r3, [r4, #4]
 8002b74:	6004      	str	r4, [r0, #0]
 8002b76:	e7ed      	b.n	8002b54 <_free_r+0x24>
 8002b78:	461a      	mov	r2, r3
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	b10b      	cbz	r3, 8002b82 <_free_r+0x52>
 8002b7e:	42a3      	cmp	r3, r4
 8002b80:	d9fa      	bls.n	8002b78 <_free_r+0x48>
 8002b82:	6811      	ldr	r1, [r2, #0]
 8002b84:	1850      	adds	r0, r2, r1
 8002b86:	42a0      	cmp	r0, r4
 8002b88:	d10b      	bne.n	8002ba2 <_free_r+0x72>
 8002b8a:	6820      	ldr	r0, [r4, #0]
 8002b8c:	4401      	add	r1, r0
 8002b8e:	1850      	adds	r0, r2, r1
 8002b90:	4283      	cmp	r3, r0
 8002b92:	6011      	str	r1, [r2, #0]
 8002b94:	d1de      	bne.n	8002b54 <_free_r+0x24>
 8002b96:	6818      	ldr	r0, [r3, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	4401      	add	r1, r0
 8002b9c:	6011      	str	r1, [r2, #0]
 8002b9e:	6053      	str	r3, [r2, #4]
 8002ba0:	e7d8      	b.n	8002b54 <_free_r+0x24>
 8002ba2:	d902      	bls.n	8002baa <_free_r+0x7a>
 8002ba4:	230c      	movs	r3, #12
 8002ba6:	602b      	str	r3, [r5, #0]
 8002ba8:	e7d4      	b.n	8002b54 <_free_r+0x24>
 8002baa:	6820      	ldr	r0, [r4, #0]
 8002bac:	1821      	adds	r1, r4, r0
 8002bae:	428b      	cmp	r3, r1
 8002bb0:	bf01      	itttt	eq
 8002bb2:	6819      	ldreq	r1, [r3, #0]
 8002bb4:	685b      	ldreq	r3, [r3, #4]
 8002bb6:	1809      	addeq	r1, r1, r0
 8002bb8:	6021      	streq	r1, [r4, #0]
 8002bba:	6063      	str	r3, [r4, #4]
 8002bbc:	6054      	str	r4, [r2, #4]
 8002bbe:	e7c9      	b.n	8002b54 <_free_r+0x24>
 8002bc0:	bd38      	pop	{r3, r4, r5, pc}
 8002bc2:	bf00      	nop
 8002bc4:	2000010c 	.word	0x2000010c

08002bc8 <_malloc_r>:
 8002bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bca:	1ccd      	adds	r5, r1, #3
 8002bcc:	f025 0503 	bic.w	r5, r5, #3
 8002bd0:	3508      	adds	r5, #8
 8002bd2:	2d0c      	cmp	r5, #12
 8002bd4:	bf38      	it	cc
 8002bd6:	250c      	movcc	r5, #12
 8002bd8:	2d00      	cmp	r5, #0
 8002bda:	4606      	mov	r6, r0
 8002bdc:	db01      	blt.n	8002be2 <_malloc_r+0x1a>
 8002bde:	42a9      	cmp	r1, r5
 8002be0:	d903      	bls.n	8002bea <_malloc_r+0x22>
 8002be2:	230c      	movs	r3, #12
 8002be4:	6033      	str	r3, [r6, #0]
 8002be6:	2000      	movs	r0, #0
 8002be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bea:	f000 f857 	bl	8002c9c <__malloc_lock>
 8002bee:	4921      	ldr	r1, [pc, #132]	; (8002c74 <_malloc_r+0xac>)
 8002bf0:	680a      	ldr	r2, [r1, #0]
 8002bf2:	4614      	mov	r4, r2
 8002bf4:	b99c      	cbnz	r4, 8002c1e <_malloc_r+0x56>
 8002bf6:	4f20      	ldr	r7, [pc, #128]	; (8002c78 <_malloc_r+0xb0>)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	b923      	cbnz	r3, 8002c06 <_malloc_r+0x3e>
 8002bfc:	4621      	mov	r1, r4
 8002bfe:	4630      	mov	r0, r6
 8002c00:	f000 f83c 	bl	8002c7c <_sbrk_r>
 8002c04:	6038      	str	r0, [r7, #0]
 8002c06:	4629      	mov	r1, r5
 8002c08:	4630      	mov	r0, r6
 8002c0a:	f000 f837 	bl	8002c7c <_sbrk_r>
 8002c0e:	1c43      	adds	r3, r0, #1
 8002c10:	d123      	bne.n	8002c5a <_malloc_r+0x92>
 8002c12:	230c      	movs	r3, #12
 8002c14:	4630      	mov	r0, r6
 8002c16:	6033      	str	r3, [r6, #0]
 8002c18:	f000 f846 	bl	8002ca8 <__malloc_unlock>
 8002c1c:	e7e3      	b.n	8002be6 <_malloc_r+0x1e>
 8002c1e:	6823      	ldr	r3, [r4, #0]
 8002c20:	1b5b      	subs	r3, r3, r5
 8002c22:	d417      	bmi.n	8002c54 <_malloc_r+0x8c>
 8002c24:	2b0b      	cmp	r3, #11
 8002c26:	d903      	bls.n	8002c30 <_malloc_r+0x68>
 8002c28:	6023      	str	r3, [r4, #0]
 8002c2a:	441c      	add	r4, r3
 8002c2c:	6025      	str	r5, [r4, #0]
 8002c2e:	e004      	b.n	8002c3a <_malloc_r+0x72>
 8002c30:	6863      	ldr	r3, [r4, #4]
 8002c32:	42a2      	cmp	r2, r4
 8002c34:	bf0c      	ite	eq
 8002c36:	600b      	streq	r3, [r1, #0]
 8002c38:	6053      	strne	r3, [r2, #4]
 8002c3a:	4630      	mov	r0, r6
 8002c3c:	f000 f834 	bl	8002ca8 <__malloc_unlock>
 8002c40:	f104 000b 	add.w	r0, r4, #11
 8002c44:	1d23      	adds	r3, r4, #4
 8002c46:	f020 0007 	bic.w	r0, r0, #7
 8002c4a:	1ac2      	subs	r2, r0, r3
 8002c4c:	d0cc      	beq.n	8002be8 <_malloc_r+0x20>
 8002c4e:	1a1b      	subs	r3, r3, r0
 8002c50:	50a3      	str	r3, [r4, r2]
 8002c52:	e7c9      	b.n	8002be8 <_malloc_r+0x20>
 8002c54:	4622      	mov	r2, r4
 8002c56:	6864      	ldr	r4, [r4, #4]
 8002c58:	e7cc      	b.n	8002bf4 <_malloc_r+0x2c>
 8002c5a:	1cc4      	adds	r4, r0, #3
 8002c5c:	f024 0403 	bic.w	r4, r4, #3
 8002c60:	42a0      	cmp	r0, r4
 8002c62:	d0e3      	beq.n	8002c2c <_malloc_r+0x64>
 8002c64:	1a21      	subs	r1, r4, r0
 8002c66:	4630      	mov	r0, r6
 8002c68:	f000 f808 	bl	8002c7c <_sbrk_r>
 8002c6c:	3001      	adds	r0, #1
 8002c6e:	d1dd      	bne.n	8002c2c <_malloc_r+0x64>
 8002c70:	e7cf      	b.n	8002c12 <_malloc_r+0x4a>
 8002c72:	bf00      	nop
 8002c74:	2000010c 	.word	0x2000010c
 8002c78:	20000110 	.word	0x20000110

08002c7c <_sbrk_r>:
 8002c7c:	b538      	push	{r3, r4, r5, lr}
 8002c7e:	2300      	movs	r3, #0
 8002c80:	4d05      	ldr	r5, [pc, #20]	; (8002c98 <_sbrk_r+0x1c>)
 8002c82:	4604      	mov	r4, r0
 8002c84:	4608      	mov	r0, r1
 8002c86:	602b      	str	r3, [r5, #0]
 8002c88:	f7fe fbd0 	bl	800142c <_sbrk>
 8002c8c:	1c43      	adds	r3, r0, #1
 8002c8e:	d102      	bne.n	8002c96 <_sbrk_r+0x1a>
 8002c90:	682b      	ldr	r3, [r5, #0]
 8002c92:	b103      	cbz	r3, 8002c96 <_sbrk_r+0x1a>
 8002c94:	6023      	str	r3, [r4, #0]
 8002c96:	bd38      	pop	{r3, r4, r5, pc}
 8002c98:	200001a4 	.word	0x200001a4

08002c9c <__malloc_lock>:
 8002c9c:	4801      	ldr	r0, [pc, #4]	; (8002ca4 <__malloc_lock+0x8>)
 8002c9e:	f000 b809 	b.w	8002cb4 <__retarget_lock_acquire_recursive>
 8002ca2:	bf00      	nop
 8002ca4:	200001ac 	.word	0x200001ac

08002ca8 <__malloc_unlock>:
 8002ca8:	4801      	ldr	r0, [pc, #4]	; (8002cb0 <__malloc_unlock+0x8>)
 8002caa:	f000 b804 	b.w	8002cb6 <__retarget_lock_release_recursive>
 8002cae:	bf00      	nop
 8002cb0:	200001ac 	.word	0x200001ac

08002cb4 <__retarget_lock_acquire_recursive>:
 8002cb4:	4770      	bx	lr

08002cb6 <__retarget_lock_release_recursive>:
 8002cb6:	4770      	bx	lr

08002cb8 <_init>:
 8002cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cba:	bf00      	nop
 8002cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cbe:	bc08      	pop	{r3}
 8002cc0:	469e      	mov	lr, r3
 8002cc2:	4770      	bx	lr

08002cc4 <_fini>:
 8002cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cc6:	bf00      	nop
 8002cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cca:	bc08      	pop	{r3}
 8002ccc:	469e      	mov	lr, r3
 8002cce:	4770      	bx	lr
