
KalmanFilter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016940  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000556c  08016b10  08016b10  00017b10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c07c  0801c07c  0001e8dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801c07c  0801c07c  0001d07c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c084  0801c084  0001e8dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801c084  0801c084  0001d084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801c08c  0801c08c  0001d08c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000008dc  20000000  0801c090  0001e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fa8  200008e0  0801c96c  0001e8e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001888  0801c96c  0001f888  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e8dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025095  00000000  00000000  0001e90c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056f1  00000000  00000000  000439a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ad0  00000000  00000000  00049098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014c0  00000000  00000000  0004ab68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000271a2  00000000  00000000  0004c028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020fb8  00000000  00000000  000731ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e01b6  00000000  00000000  00094182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00174338  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008474  00000000  00000000  0017437c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0017c7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200008e0 	.word	0x200008e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08016af8 	.word	0x08016af8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200008e4 	.word	0x200008e4
 800020c:	08016af8 	.word	0x08016af8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <start_timer>:
#include <stdint.h>

static TIM_TypeDef* TIMx;
TIM_HandleTypeDef htimx;
static void start_timer(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	TIMx->CNT = 0;
 8000edc:	4b04      	ldr	r3, [pc, #16]	@ (8000ef0 <start_timer+0x18>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start_IT(&htimx);
 8000ee4:	4803      	ldr	r0, [pc, #12]	@ (8000ef4 <start_timer+0x1c>)
 8000ee6:	f00f fa79 	bl	80103dc <HAL_TIM_Base_Start_IT>

}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200008fc 	.word	0x200008fc
 8000ef4:	20000900 	.word	0x20000900

08000ef8 <stop_timer>:

static void stop_timer(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htimx);
 8000efc:	4802      	ldr	r0, [pc, #8]	@ (8000f08 <stop_timer+0x10>)
 8000efe:	f00f fadd 	bl	80104bc <HAL_TIM_Base_Stop_IT>
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000900 	.word	0x20000900

08000f0c <internal_delay>:

static void internal_delay(uint16_t us)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b087      	sub	sp, #28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	80fb      	strh	r3, [r7, #6]
	const uint16_t start = TIMx->CNT;
 8000f16:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <internal_delay+0x50>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f1c:	81fb      	strh	r3, [r7, #14]

	uint32_t now, prev = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
	do{
		now = TIMx->CNT;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <internal_delay+0x50>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f28:	617b      	str	r3, [r7, #20]

		/* handle rollover */
		if(now < prev)
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d204      	bcs.n	8000f3c <internal_delay+0x30>
			now = UINT16_MAX + now;
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000f38:	33ff      	adds	r3, #255	@ 0xff
 8000f3a:	617b      	str	r3, [r7, #20]
		prev = now;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	613b      	str	r3, [r7, #16]

	}while((now - start) <= us);
 8000f40:	89fb      	ldrh	r3, [r7, #14]
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	1ad2      	subs	r2, r2, r3
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d9ea      	bls.n	8000f22 <internal_delay+0x16>
}
 8000f4c:	bf00      	nop
 8000f4e:	bf00      	nop
 8000f50:	371c      	adds	r7, #28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	200008fc 	.word	0x200008fc

08000f60 <delay_init>:

int delay_init(unsigned tim_num)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]

	TIMx = TIM4;
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <delay_init+0x30>)
 8000f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f94 <delay_init+0x34>)
 8000f6c:	601a      	str	r2, [r3, #0]
	htimx = htim4;
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f98 <delay_init+0x38>)
 8000f70:	4b0a      	ldr	r3, [pc, #40]	@ (8000f9c <delay_init+0x3c>)
 8000f72:	4610      	mov	r0, r2
 8000f74:	4619      	mov	r1, r3
 8000f76:	2348      	movs	r3, #72	@ 0x48
 8000f78:	461a      	mov	r2, r3
 8000f7a:	f011 fcfd 	bl	8012978 <memcpy>
	/* Timer configuration at 1MHz frequency */
	timer_configure_timebase(&htimx, 1000000);
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <delay_init+0x40>)
 8000f80:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <delay_init+0x38>)
 8000f82:	f001 fab1 	bl	80024e8 <timer_configure_timebase>

	return 0;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200008fc 	.word	0x200008fc
 8000f94:	40000800 	.word	0x40000800
 8000f98:	20000900 	.word	0x20000900
 8000f9c:	2000102c 	.word	0x2000102c
 8000fa0:	000f4240 	.word	0x000f4240

08000fa4 <delay_us>:

void delay_us(uint32_t us)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	uint32_t i;

	start_timer();
 8000fac:	f7ff ff94 	bl	8000ed8 <start_timer>

	/* in case the delay is up to UINT16_MAX */
	if(us >= UINT16_MAX) {
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d91f      	bls.n	8000ffa <delay_us+0x56>
		/* go to the loop as the internal_delay function only support uint16_t argument type */
		for(i = 0; i < (us / UINT16_MAX); i++)
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	e006      	b.n	8000fce <delay_us+0x2a>
			internal_delay(UINT16_MAX);
 8000fc0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000fc4:	f7ff ffa2 	bl	8000f0c <internal_delay>
		for(i = 0; i < (us / UINT16_MAX); i++)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a0f      	ldr	r2, [pc, #60]	@ (8001010 <delay_us+0x6c>)
 8000fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd6:	0bdb      	lsrs	r3, r3, #15
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d3f0      	bcc.n	8000fc0 <delay_us+0x1c>
		internal_delay(us % UINT16_MAX);
 8000fde:	6879      	ldr	r1, [r7, #4]
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8001010 <delay_us+0x6c>)
 8000fe2:	fba3 2301 	umull	r2, r3, r3, r1
 8000fe6:	0bda      	lsrs	r2, r3, #15
 8000fe8:	4613      	mov	r3, r2
 8000fea:	041b      	lsls	r3, r3, #16
 8000fec:	1a9b      	subs	r3, r3, r2
 8000fee:	1aca      	subs	r2, r1, r3
 8000ff0:	b293      	uxth	r3, r2
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff ff8a 	bl	8000f0c <internal_delay>
 8000ff8:	e004      	b.n	8001004 <delay_us+0x60>
	}
	else
		internal_delay(us);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ff84 	bl	8000f0c <internal_delay>

	stop_timer();
 8001004:	f7ff ff78 	bl	8000ef8 <stop_timer>
}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	80008001 	.word	0x80008001

08001014 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b08a      	sub	sp, #40	@ 0x28
 8001018:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]
 8001028:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	4b49      	ldr	r3, [pc, #292]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	4a48      	ldr	r2, [pc, #288]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001034:	f043 0304 	orr.w	r3, r3, #4
 8001038:	6313      	str	r3, [r2, #48]	@ 0x30
 800103a:	4b46      	ldr	r3, [pc, #280]	@ (8001154 <MX_GPIO_Init+0x140>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	f003 0304 	and.w	r3, r3, #4
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b42      	ldr	r3, [pc, #264]	@ (8001154 <MX_GPIO_Init+0x140>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a41      	ldr	r2, [pc, #260]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001050:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b3f      	ldr	r3, [pc, #252]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	4b3b      	ldr	r3, [pc, #236]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	4a3a      	ldr	r2, [pc, #232]	@ (8001154 <MX_GPIO_Init+0x140>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6313      	str	r3, [r2, #48]	@ 0x30
 8001072:	4b38      	ldr	r3, [pc, #224]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	60bb      	str	r3, [r7, #8]
 800107c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	4b34      	ldr	r3, [pc, #208]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	4a33      	ldr	r2, [pc, #204]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001088:	f043 0308 	orr.w	r3, r3, #8
 800108c:	6313      	str	r3, [r2, #48]	@ 0x30
 800108e:	4b31      	ldr	r3, [pc, #196]	@ (8001154 <MX_GPIO_Init+0x140>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	607b      	str	r3, [r7, #4]
 8001098:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	603b      	str	r3, [r7, #0]
 800109e:	4b2d      	ldr	r3, [pc, #180]	@ (8001154 <MX_GPIO_Init+0x140>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a2:	4a2c      	ldr	r2, [pc, #176]	@ (8001154 <MX_GPIO_Init+0x140>)
 80010a4:	f043 0302 	orr.w	r3, r3, #2
 80010a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001154 <MX_GPIO_Init+0x140>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	603b      	str	r3, [r7, #0]
 80010b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2120      	movs	r1, #32
 80010ba:	4827      	ldr	r0, [pc, #156]	@ (8001158 <MX_GPIO_Init+0x144>)
 80010bc:	f00d fcfe 	bl	800eabc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2104      	movs	r1, #4
 80010c4:	4825      	ldr	r0, [pc, #148]	@ (800115c <MX_GPIO_Init+0x148>)
 80010c6:	f00d fcf9 	bl	800eabc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010d0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	4619      	mov	r1, r3
 80010e0:	481f      	ldr	r0, [pc, #124]	@ (8001160 <MX_GPIO_Init+0x14c>)
 80010e2:	f00d fb57 	bl	800e794 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010e6:	2320      	movs	r3, #32
 80010e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ea:	2301      	movs	r3, #1
 80010ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f2:	2300      	movs	r3, #0
 80010f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010f6:	f107 0314 	add.w	r3, r7, #20
 80010fa:	4619      	mov	r1, r3
 80010fc:	4816      	ldr	r0, [pc, #88]	@ (8001158 <MX_GPIO_Init+0x144>)
 80010fe:	f00d fb49 	bl	800e794 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACCEL_INT_Pin;
 8001102:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001106:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001108:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800110c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACCEL_INT_GPIO_Port, &GPIO_InitStruct);
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	4619      	mov	r1, r3
 8001118:	480f      	ldr	r0, [pc, #60]	@ (8001158 <MX_GPIO_Init+0x144>)
 800111a:	f00d fb3b 	bl	800e794 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800111e:	2304      	movs	r3, #4
 8001120:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001122:	2301      	movs	r3, #1
 8001124:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112a:	2300      	movs	r3, #0
 800112c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	4809      	ldr	r0, [pc, #36]	@ (800115c <MX_GPIO_Init+0x148>)
 8001136:	f00d fb2d 	bl	800e794 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2100      	movs	r1, #0
 800113e:	2028      	movs	r0, #40	@ 0x28
 8001140:	f00d faf1 	bl	800e726 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001144:	2028      	movs	r0, #40	@ 0x28
 8001146:	f00d fb0a 	bl	800e75e <HAL_NVIC_EnableIRQ>

}
 800114a:	bf00      	nop
 800114c:	3728      	adds	r7, #40	@ 0x28
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40023800 	.word	0x40023800
 8001158:	40020000 	.word	0x40020000
 800115c:	40020c00 	.word	0x40020c00
 8001160:	40020800 	.word	0x40020800

08001164 <idd_io_hal_init_spi>:
#define READ_BIT_MASK                      0x80

/* Host Serif object definition for SPI ***************************************/

static int idd_io_hal_init_spi(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
	//spi_master_init(SPI_NUM1, SPI_1562KHZ);
	return 0;
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <idd_io_hal_read_reg_spi>:

static int idd_io_hal_read_reg_spi(uint8_t reg, uint8_t * rbuffer, uint32_t rlen)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
 8001180:	73fb      	strb	r3, [r7, #15]
//	return spi_master_read_register(SPI_NUM1, reg, rlen, rbuffer);
	reg = READ_BIT_MASK | reg;
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001188:	b2db      	uxtb	r3, r3
 800118a:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800118c:	2200      	movs	r2, #0
 800118e:	2104      	movs	r1, #4
 8001190:	480e      	ldr	r0, [pc, #56]	@ (80011cc <idd_io_hal_read_reg_spi+0x58>)
 8001192:	f00d fc93 	bl	800eabc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &reg, sizeof(reg), 100);
 8001196:	f107 010f 	add.w	r1, r7, #15
 800119a:	2364      	movs	r3, #100	@ 0x64
 800119c:	2201      	movs	r2, #1
 800119e:	480c      	ldr	r0, [pc, #48]	@ (80011d0 <idd_io_hal_read_reg_spi+0x5c>)
 80011a0:	f00e fb7f 	bl	800f8a2 <HAL_SPI_Transmit>
	HAL_StatusTypeDef ret = HAL_SPI_Receive(&hspi3, rbuffer, rlen, 100);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	2364      	movs	r3, #100	@ 0x64
 80011aa:	68b9      	ldr	r1, [r7, #8]
 80011ac:	4808      	ldr	r0, [pc, #32]	@ (80011d0 <idd_io_hal_read_reg_spi+0x5c>)
 80011ae:	f00e fcbb 	bl	800fb28 <HAL_SPI_Receive>
 80011b2:	4603      	mov	r3, r0
 80011b4:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80011b6:	2201      	movs	r2, #1
 80011b8:	2104      	movs	r1, #4
 80011ba:	4804      	ldr	r0, [pc, #16]	@ (80011cc <idd_io_hal_read_reg_spi+0x58>)
 80011bc:	f00d fc7e 	bl	800eabc <HAL_GPIO_WritePin>
	return ret;
 80011c0:	7dfb      	ldrb	r3, [r7, #23]

}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40020c00 	.word	0x40020c00
 80011d0:	20000f88 	.word	0x20000f88

080011d4 <idd_io_hal_write_reg_spi>:

static int idd_io_hal_write_reg_spi(uint8_t reg, const uint8_t * wbuffer, uint32_t wlen)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
 80011e0:	73fb      	strb	r3, [r7, #15]
	//return spi_master_write_register(SPI_NUM1, reg, wlen, wbuffer);
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2104      	movs	r1, #4
 80011e6:	480e      	ldr	r0, [pc, #56]	@ (8001220 <idd_io_hal_write_reg_spi+0x4c>)
 80011e8:	f00d fc68 	bl	800eabc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &reg, sizeof(reg), 100);
 80011ec:	f107 010f 	add.w	r1, r7, #15
 80011f0:	2364      	movs	r3, #100	@ 0x64
 80011f2:	2201      	movs	r2, #1
 80011f4:	480b      	ldr	r0, [pc, #44]	@ (8001224 <idd_io_hal_write_reg_spi+0x50>)
 80011f6:	f00e fb54 	bl	800f8a2 <HAL_SPI_Transmit>
	HAL_StatusTypeDef ret = HAL_SPI_Transmit(&hspi3, wbuffer, wlen, 100);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	2364      	movs	r3, #100	@ 0x64
 8001200:	68b9      	ldr	r1, [r7, #8]
 8001202:	4808      	ldr	r0, [pc, #32]	@ (8001224 <idd_io_hal_write_reg_spi+0x50>)
 8001204:	f00e fb4d 	bl	800f8a2 <HAL_SPI_Transmit>
 8001208:	4603      	mov	r3, r0
 800120a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800120c:	2201      	movs	r2, #1
 800120e:	2104      	movs	r1, #4
 8001210:	4803      	ldr	r0, [pc, #12]	@ (8001220 <idd_io_hal_write_reg_spi+0x4c>)
 8001212:	f00d fc53 	bl	800eabc <HAL_GPIO_WritePin>

	return ret;
 8001216:	7dfb      	ldrb	r3, [r7, #23]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40020c00 	.word	0x40020c00
 8001224:	20000f88 	.word	0x20000f88

08001228 <idd_io_hal_get_serif_instance_spi>:
	1024*32, /* max transaction size */
	INV_HOST_SERIF_TYPE_SPI,
};

const inv_host_serif_t * idd_io_hal_get_serif_instance_spi(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
	return &serif_instance_spi;
 800122c:	4b02      	ldr	r3, [pc, #8]	@ (8001238 <idd_io_hal_get_serif_instance_spi+0x10>)
}
 800122e:	4618      	mov	r0, r3
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	08017d50 	.word	0x08017d50

0800123c <inv_host_serif_open>:
/******************************************************************************/

/** @brief Helper method to call open() method of a Serial Interface object
 */
static inline int inv_host_serif_open(const inv_host_serif_t * instance)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	assert(instance);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d105      	bne.n	8001256 <inv_host_serif_open+0x1a>
 800124a:	4b07      	ldr	r3, [pc, #28]	@ (8001268 <inv_host_serif_open+0x2c>)
 800124c:	4a07      	ldr	r2, [pc, #28]	@ (800126c <inv_host_serif_open+0x30>)
 800124e:	2184      	movs	r1, #132	@ 0x84
 8001250:	4807      	ldr	r0, [pc, #28]	@ (8001270 <inv_host_serif_open+0x34>)
 8001252:	f010 f92d 	bl	80114b0 <__assert_func>

	return instance->open();
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4798      	blx	r3
 800125c:	4603      	mov	r3, r0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	08016b10 	.word	0x08016b10
 800126c:	0801b554 	.word	0x0801b554
 8001270:	08016b1c 	.word	0x08016b1c

08001274 <inv_device_whoami>:
 *  @param[out] whoami  WHO AM I value
 *  @return             0 on success
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 */
static inline int inv_device_whoami(const inv_device_t * dev, uint8_t * whoami)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d003      	beq.n	800128c <inv_device_whoami+0x18>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d105      	bne.n	8001298 <inv_device_whoami+0x24>
 800128c:	4b0d      	ldr	r3, [pc, #52]	@ (80012c4 <inv_device_whoami+0x50>)
 800128e:	4a0e      	ldr	r2, [pc, #56]	@ (80012c8 <inv_device_whoami+0x54>)
 8001290:	2173      	movs	r1, #115	@ 0x73
 8001292:	480e      	ldr	r0, [pc, #56]	@ (80012cc <inv_device_whoami+0x58>)
 8001294:	f010 f90c 	bl	80114b0 <__assert_func>

	if(dev->vt->whoami)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d009      	beq.n	80012b6 <inv_device_whoami+0x42>
		return dev->vt->whoami(dev->instance, whoami);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	6812      	ldr	r2, [r2, #0]
 80012ac:	6839      	ldr	r1, [r7, #0]
 80012ae:	4610      	mov	r0, r2
 80012b0:	4798      	blx	r3
 80012b2:	4603      	mov	r3, r0
 80012b4:	e001      	b.n	80012ba <inv_device_whoami+0x46>

	return INV_ERROR_NIMPL;
 80012b6:	f06f 0301 	mvn.w	r3, #1
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	08016b40 	.word	0x08016b40
 80012c8:	0801b568 	.word	0x0801b568
 80012cc:	08016b50 	.word	0x08016b50

080012d0 <inv_device_setup>:
 *  @return             0 on success
 *                      INV_ERROR_TIMEOUT if setup does not complete in time
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 */
static inline int inv_device_setup(const inv_device_t * dev)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	assert(dev && dev->vt);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d003      	beq.n	80012e6 <inv_device_setup+0x16>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d105      	bne.n	80012f2 <inv_device_setup+0x22>
 80012e6:	4b0d      	ldr	r3, [pc, #52]	@ (800131c <inv_device_setup+0x4c>)
 80012e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001320 <inv_device_setup+0x50>)
 80012ea:	219e      	movs	r1, #158	@ 0x9e
 80012ec:	480d      	ldr	r0, [pc, #52]	@ (8001324 <inv_device_setup+0x54>)
 80012ee:	f010 f8df 	bl	80114b0 <__assert_func>

	if(dev->vt->setup)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d008      	beq.n	800130e <inv_device_setup+0x3e>
		return dev->vt->setup(dev->instance);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	6812      	ldr	r2, [r2, #0]
 8001306:	4610      	mov	r0, r2
 8001308:	4798      	blx	r3
 800130a:	4603      	mov	r3, r0
 800130c:	e001      	b.n	8001312 <inv_device_setup+0x42>

	return INV_ERROR_NIMPL;
 800130e:	f06f 0301 	mvn.w	r3, #1
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	08016b40 	.word	0x08016b40
 8001320:	0801b57c 	.word	0x0801b57c
 8001324:	08016b50 	.word	0x08016b50

08001328 <inv_device_poll>:
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 *                      INV_ERROR_UNEXPECTED in case of bad formated or 
 *                                           un-handled data frame
 */
static inline int inv_device_poll(const inv_device_t * dev)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	assert(dev && dev->vt);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d003      	beq.n	800133e <inv_device_poll+0x16>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d105      	bne.n	800134a <inv_device_poll+0x22>
 800133e:	4b0d      	ldr	r3, [pc, #52]	@ (8001374 <inv_device_poll+0x4c>)
 8001340:	4a0d      	ldr	r2, [pc, #52]	@ (8001378 <inv_device_poll+0x50>)
 8001342:	21c9      	movs	r1, #201	@ 0xc9
 8001344:	480d      	ldr	r0, [pc, #52]	@ (800137c <inv_device_poll+0x54>)
 8001346:	f010 f8b3 	bl	80114b0 <__assert_func>

	if(dev->vt->poll)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	695b      	ldr	r3, [r3, #20]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d008      	beq.n	8001366 <inv_device_poll+0x3e>
		return dev->vt->poll(dev->instance);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	6812      	ldr	r2, [r2, #0]
 800135e:	4610      	mov	r0, r2
 8001360:	4798      	blx	r3
 8001362:	4603      	mov	r3, r0
 8001364:	e001      	b.n	800136a <inv_device_poll+0x42>

	return INV_ERROR_NIMPL;
 8001366:	f06f 0301 	mvn.w	r3, #1
}
 800136a:	4618      	mov	r0, r3
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	08016b40 	.word	0x08016b40
 8001378:	0801b5e0 	.word	0x0801b5e0
 800137c:	08016b50 	.word	0x08016b50

08001380 <inv_device_ping_sensor>:
 *                      INV_ERROR_TIMEOUT if device does not respond in time
 *                      INV_ERROR if sensor is not supported by the device
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_ping_sensor(const inv_device_t * dev, int sensor)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d003      	beq.n	8001398 <inv_device_ping_sensor+0x18>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d106      	bne.n	80013a6 <inv_device_ping_sensor+0x26>
 8001398:	4b0d      	ldr	r3, [pc, #52]	@ (80013d0 <inv_device_ping_sensor+0x50>)
 800139a:	4a0e      	ldr	r2, [pc, #56]	@ (80013d4 <inv_device_ping_sensor+0x54>)
 800139c:	f240 1121 	movw	r1, #289	@ 0x121
 80013a0:	480d      	ldr	r0, [pc, #52]	@ (80013d8 <inv_device_ping_sensor+0x58>)
 80013a2:	f010 f885 	bl	80114b0 <__assert_func>
	
	if(dev->vt->ping_sensor)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	6a1b      	ldr	r3, [r3, #32]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d009      	beq.n	80013c4 <inv_device_ping_sensor+0x44>
		return dev->vt->ping_sensor(dev->instance, sensor);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	6a1b      	ldr	r3, [r3, #32]
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	6812      	ldr	r2, [r2, #0]
 80013ba:	6839      	ldr	r1, [r7, #0]
 80013bc:	4610      	mov	r0, r2
 80013be:	4798      	blx	r3
 80013c0:	4603      	mov	r3, r0
 80013c2:	e001      	b.n	80013c8 <inv_device_ping_sensor+0x48>

	return INV_ERROR_NIMPL;
 80013c4:	f06f 0301 	mvn.w	r3, #1
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	08016b40 	.word	0x08016b40
 80013d4:	0801b590 	.word	0x0801b590
 80013d8:	08016b50 	.word	0x08016b50

080013dc <inv_device_start_sensor>:
 *  @return             0 on success
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_start_sensor(const inv_device_t * dev, int sensor)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d003      	beq.n	80013f4 <inv_device_start_sensor+0x18>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d106      	bne.n	8001402 <inv_device_start_sensor+0x26>
 80013f4:	4b0d      	ldr	r3, [pc, #52]	@ (800142c <inv_device_start_sensor+0x50>)
 80013f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001430 <inv_device_start_sensor+0x54>)
 80013f8:	f240 1151 	movw	r1, #337	@ 0x151
 80013fc:	480d      	ldr	r0, [pc, #52]	@ (8001434 <inv_device_start_sensor+0x58>)
 80013fe:	f010 f857 	bl	80114b0 <__assert_func>

	if(dev->vt->enable_sensor)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001408:	2b00      	cmp	r3, #0
 800140a:	d009      	beq.n	8001420 <inv_device_start_sensor+0x44>
		return dev->vt->enable_sensor(dev->instance, sensor, 1);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	6810      	ldr	r0, [r2, #0]
 8001416:	2201      	movs	r2, #1
 8001418:	6839      	ldr	r1, [r7, #0]
 800141a:	4798      	blx	r3
 800141c:	4603      	mov	r3, r0
 800141e:	e001      	b.n	8001424 <inv_device_start_sensor+0x48>

	return INV_ERROR_NIMPL;
 8001420:	f06f 0301 	mvn.w	r3, #1
}
 8001424:	4618      	mov	r0, r3
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	08016b40 	.word	0x08016b40
 8001430:	0801b5c8 	.word	0x0801b5c8
 8001434:	08016b50 	.word	0x08016b50

08001438 <inv_device_set_sensor_period_us>:
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_set_sensor_period_us(const inv_device_t * dev,
		int sensor, uint32_t period)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
	assert(dev && dev->vt);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d003      	beq.n	8001452 <inv_device_set_sensor_period_us+0x1a>
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d106      	bne.n	8001460 <inv_device_set_sensor_period_us+0x28>
 8001452:	4b0e      	ldr	r3, [pc, #56]	@ (800148c <inv_device_set_sensor_period_us+0x54>)
 8001454:	4a0e      	ldr	r2, [pc, #56]	@ (8001490 <inv_device_set_sensor_period_us+0x58>)
 8001456:	f240 117f 	movw	r1, #383	@ 0x17f
 800145a:	480e      	ldr	r0, [pc, #56]	@ (8001494 <inv_device_set_sensor_period_us+0x5c>)
 800145c:	f010 f828 	bl	80114b0 <__assert_func>

	if(dev->vt->set_sensor_period_us)
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001466:	2b00      	cmp	r3, #0
 8001468:	d009      	beq.n	800147e <inv_device_set_sensor_period_us+0x46>
		return dev->vt->set_sensor_period_us(dev->instance, sensor, period);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	6810      	ldr	r0, [r2, #0]
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	68b9      	ldr	r1, [r7, #8]
 8001478:	4798      	blx	r3
 800147a:	4603      	mov	r3, r0
 800147c:	e001      	b.n	8001482 <inv_device_set_sensor_period_us+0x4a>

	return INV_ERROR_NIMPL;
 800147e:	f06f 0301 	mvn.w	r3, #1
}
 8001482:	4618      	mov	r0, r3
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	08016b40 	.word	0x08016b40
 8001490:	0801b5a8 	.word	0x0801b5a8
 8001494:	08016b50 	.word	0x08016b50

08001498 <inv_device_icm20948_get_base>:
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size);

/** @brief Helper function to get handle to base object
 */
static inline inv_device_t * inv_device_icm20948_get_base(inv_device_icm20948_t * self)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	if(self)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <inv_device_icm20948_get_base+0x12>
		return &self->base;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	e000      	b.n	80014ac <inv_device_icm20948_get_base+0x14>

	return 0;
 80014aa:	2300      	movs	r3, #0
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <_write>:
int __io_putchar(int ch) {
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
    return ch;
}

int _write(int file, char *ptr, int len) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	60f8      	str	r0, [r7, #12]
 80014c0:	60b9      	str	r1, [r7, #8]
 80014c2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	b29a      	uxth	r2, r3
 80014c8:	f04f 33ff 	mov.w	r3, #4294967295
 80014cc:	68b9      	ldr	r1, [r7, #8]
 80014ce:	4804      	ldr	r0, [pc, #16]	@ (80014e0 <_write+0x28>)
 80014d0:	f00f fc32 	bl	8010d38 <HAL_UART_Transmit>
    return len;
 80014d4:	687b      	ldr	r3, [r7, #4]
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3710      	adds	r7, #16
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20001074 	.word	0x20001074

080014e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014e8:	b08d      	sub	sp, #52	@ 0x34
 80014ea:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  int rc = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	617b      	str	r3, [r7, #20]
  unsigned i = 0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint8_t whoami = 0xff;
 80014f4:	23ff      	movs	r3, #255	@ 0xff
 80014f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014f8:	f00c ffc8 	bl	800e48c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014fc:	f000 f974 	bl	80017e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001500:	f7ff fd88 	bl	8001014 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001504:	f001 f85e 	bl	80025c4 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001508:	f000 fd5e 	bl	8001fc8 <MX_SPI3_Init>
  MX_TIM4_Init();
 800150c:	f000 ff5a 	bl	80023c4 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001510:	f000 ff0c 	bl	800232c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Init(&huart2);
 8001514:	489e      	ldr	r0, [pc, #632]	@ (8001790 <main+0x2ac>)
 8001516:	f00f fbbf 	bl	8010c98 <HAL_UART_Init>
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800151a:	2201      	movs	r2, #1
 800151c:	2104      	movs	r1, #4
 800151e:	489d      	ldr	r0, [pc, #628]	@ (8001794 <main+0x2b0>)
 8001520:	f00d facc 	bl	800eabc <HAL_GPIO_WritePin>
  delay_init(DELAY_TIMER);
 8001524:	489c      	ldr	r0, [pc, #624]	@ (8001798 <main+0x2b4>)
 8001526:	f7ff fd1b 	bl	8000f60 <delay_init>
  timer_configure_timebase(&htim2, 1000000);
 800152a:	499c      	ldr	r1, [pc, #624]	@ (800179c <main+0x2b8>)
 800152c:	489c      	ldr	r0, [pc, #624]	@ (80017a0 <main+0x2bc>)
 800152e:	f000 ffdb 	bl	80024e8 <timer_configure_timebase>
  HAL_TIM_Base_Start_IT(&htim2);
 8001532:	489b      	ldr	r0, [pc, #620]	@ (80017a0 <main+0x2bc>)
 8001534:	f00e ff52 	bl	80103dc <HAL_TIM_Base_Start_IT>

  /*
  * Setup message facility to see internal traces from IDD
  */
  INV_MSG_SETUP(MSG_LEVEL, msg_printer);
 8001538:	499a      	ldr	r1, [pc, #616]	@ (80017a4 <main+0x2c0>)
 800153a:	2006      	movs	r0, #6
 800153c:	f00c ff5e 	bl	800e3fc <inv_msg_setup>

  /*
  * Welcome message
  */
  INV_MSG(INV_MSG_LEVEL_INFO, "########################$###########");
 8001540:	4999      	ldr	r1, [pc, #612]	@ (80017a8 <main+0x2c4>)
 8001542:	2003      	movs	r0, #3
 8001544:	f00c ff7c 	bl	800e440 <inv_msg>
  INV_MSG(INV_MSG_LEVEL_INFO, "#          20948 example          #");
 8001548:	4998      	ldr	r1, [pc, #608]	@ (80017ac <main+0x2c8>)
 800154a:	2003      	movs	r0, #3
 800154c:	f00c ff78 	bl	800e440 <inv_msg>
  INV_MSG(INV_MSG_LEVEL_INFO, "###################################");
 8001550:	4997      	ldr	r1, [pc, #604]	@ (80017b0 <main+0x2cc>)
 8001552:	2003      	movs	r0, #3
 8001554:	f00c ff74 	bl	800e440 <inv_msg>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  rc += inv_host_serif_open(idd_io_hal_get_serif_instance_spi());
 8001558:	f7ff fe66 	bl	8001228 <idd_io_hal_get_serif_instance_spi>
 800155c:	4603      	mov	r3, r0
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fe6c 	bl	800123c <inv_host_serif_open>
 8001564:	4602      	mov	r2, r0
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	4413      	add	r3, r2
 800156a:	617b      	str	r3, [r7, #20]
	 * - reference to serial interface object,
	 * - reference to listener that will catch sensor events,
	 * - a static buffer for the driver to use as a temporary buffer
	 * - various driver option
	 */
	inv_device_icm20948_init(&device_icm20948, idd_io_hal_get_serif_instance_spi(),
 800156c:	f7ff fe5c 	bl	8001228 <idd_io_hal_get_serif_instance_spi>
 8001570:	4601      	mov	r1, r0
 8001572:	f243 73d2 	movw	r3, #14290	@ 0x37d2
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	4b8e      	ldr	r3, [pc, #568]	@ (80017b4 <main+0x2d0>)
 800157a:	4a8f      	ldr	r2, [pc, #572]	@ (80017b8 <main+0x2d4>)
 800157c:	488f      	ldr	r0, [pc, #572]	@ (80017bc <main+0x2d8>)
 800157e:	f001 fa09 	bl	8002994 <inv_device_icm20948_init>
			&sensor_listener, dmp3_image, sizeof(dmp3_image));

  /*
	 * Simply get generic device handle from icm20948 Device
	 */
	device = inv_device_icm20948_get_base(&device_icm20948);
 8001582:	488e      	ldr	r0, [pc, #568]	@ (80017bc <main+0x2d8>)
 8001584:	f7ff ff88 	bl	8001498 <inv_device_icm20948_get_base>
 8001588:	4603      	mov	r3, r0
 800158a:	4a8d      	ldr	r2, [pc, #564]	@ (80017c0 <main+0x2dc>)
 800158c:	6013      	str	r3, [r2, #0]

	/*
	 * Just get the whoami
	 */
	rc = inv_device_whoami(device, &whoami);
 800158e:	4b8c      	ldr	r3, [pc, #560]	@ (80017c0 <main+0x2dc>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f107 020f 	add.w	r2, r7, #15
 8001596:	4611      	mov	r1, r2
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff fe6b 	bl	8001274 <inv_device_whoami>
 800159e:	6178      	str	r0, [r7, #20]
	INV_MSG(INV_MSG_LEVEL_INFO, "ICM WHOAMI=%02x", whoami);
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	461a      	mov	r2, r3
 80015a4:	4987      	ldr	r1, [pc, #540]	@ (80017c4 <main+0x2e0>)
 80015a6:	2003      	movs	r0, #3
 80015a8:	f00c ff4a 	bl	800e440 <inv_msg>
	check_rc(rc);
 80015ac:	6978      	ldr	r0, [r7, #20]
 80015ae:	f000 fbe3 	bl	8001d78 <check_rc>

	/*
	 * Check if WHOAMI value corresponds to any value from EXPECTED_WHOAMI array
	 */
	for(i = 0; i < sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0]); ++i) {
 80015b2:	2300      	movs	r3, #0
 80015b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80015b6:	e006      	b.n	80015c6 <main+0xe2>
		if(whoami == EXPECTED_WHOAMI[i])
 80015b8:	22ea      	movs	r2, #234	@ 0xea
 80015ba:	7bfb      	ldrb	r3, [r7, #15]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d006      	beq.n	80015ce <main+0xea>
	for(i = 0; i < sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0]); ++i) {
 80015c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c2:	3301      	adds	r3, #1
 80015c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80015c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d0f5      	beq.n	80015b8 <main+0xd4>
 80015cc:	e000      	b.n	80015d0 <main+0xec>
			break;
 80015ce:	bf00      	nop
	}

	if(i == sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0])) {
 80015d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d109      	bne.n	80015ea <main+0x106>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Bad WHOAMI value. Got 0x%02x. Expected @EXPECTED_WHOAMI@.", whoami);
 80015d6:	7bfb      	ldrb	r3, [r7, #15]
 80015d8:	461a      	mov	r2, r3
 80015da:	497b      	ldr	r1, [pc, #492]	@ (80017c8 <main+0x2e4>)
 80015dc:	2001      	movs	r0, #1
 80015de:	f00c ff2f 	bl	800e440 <inv_msg>
		check_rc(-1);
 80015e2:	f04f 30ff 	mov.w	r0, #4294967295
 80015e6:	f000 fbc7 	bl	8001d78 <check_rc>
	}

	/*
	 * Configure and initialize the icm20948 device
	 */
	INV_MSG(INV_MSG_LEVEL_INFO, "Setting-up ICM device");
 80015ea:	4978      	ldr	r1, [pc, #480]	@ (80017cc <main+0x2e8>)
 80015ec:	2003      	movs	r0, #3
 80015ee:	f00c ff27 	bl	800e440 <inv_msg>
	rc = inv_device_setup(device);
 80015f2:	4b73      	ldr	r3, [pc, #460]	@ (80017c0 <main+0x2dc>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff fe6a 	bl	80012d0 <inv_device_setup>
 80015fc:	6178      	str	r0, [r7, #20]
	check_rc(rc);
 80015fe:	6978      	ldr	r0, [r7, #20]
 8001600:	f000 fbba 	bl	8001d78 <check_rc>
	/*
		* Check sensor availibitlity
		* if rc value is 0, it means sensor is available,
		* if rc value is INV_ERROR or INV_ERROR_BAD_ARG, sensor is NA
		*/
	available_sensor_mask = 0;
 8001604:	f04f 0200 	mov.w	r2, #0
 8001608:	f04f 0300 	mov.w	r3, #0
 800160c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 8001610:	2300      	movs	r3, #0
 8001612:	627b      	str	r3, [r7, #36]	@ 0x24
 8001614:	e044      	b.n	80016a0 <main+0x1bc>
		const int rc = inv_device_ping_sensor(device, sensor_list[i].type);
 8001616:	4b6a      	ldr	r3, [pc, #424]	@ (80017c0 <main+0x2dc>)
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	496d      	ldr	r1, [pc, #436]	@ (80017d0 <main+0x2ec>)
 800161c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800161e:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8001622:	4619      	mov	r1, r3
 8001624:	4610      	mov	r0, r2
 8001626:	f7ff feab 	bl	8001380 <inv_device_ping_sensor>
 800162a:	6138      	str	r0, [r7, #16]
		INV_MSG(INV_MSG_LEVEL_INFO, "Ping %s %s", inv_sensor_2str(sensor_list[i].type), (rc == 0) ? "OK" : "KO");
 800162c:	4a68      	ldr	r2, [pc, #416]	@ (80017d0 <main+0x2ec>)
 800162e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001630:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001634:	4618      	mov	r0, r3
 8001636:	f001 febd 	bl	80033b4 <inv_sensor_str>
 800163a:	4602      	mov	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d101      	bne.n	8001646 <main+0x162>
 8001642:	4b64      	ldr	r3, [pc, #400]	@ (80017d4 <main+0x2f0>)
 8001644:	e000      	b.n	8001648 <main+0x164>
 8001646:	4b64      	ldr	r3, [pc, #400]	@ (80017d8 <main+0x2f4>)
 8001648:	4964      	ldr	r1, [pc, #400]	@ (80017dc <main+0x2f8>)
 800164a:	2003      	movs	r0, #3
 800164c:	f00c fef8 	bl	800e440 <inv_msg>
		if(rc == 0) {
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d121      	bne.n	800169a <main+0x1b6>
			available_sensor_mask |= (1ULL << sensor_list[i].type);
 8001656:	4a5e      	ldr	r2, [pc, #376]	@ (80017d0 <main+0x2ec>)
 8001658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165a:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800165e:	4619      	mov	r1, r3
 8001660:	f04f 0201 	mov.w	r2, #1
 8001664:	f04f 0300 	mov.w	r3, #0
 8001668:	f1a1 0620 	sub.w	r6, r1, #32
 800166c:	f1c1 0020 	rsb	r0, r1, #32
 8001670:	fa03 f501 	lsl.w	r5, r3, r1
 8001674:	fa02 f606 	lsl.w	r6, r2, r6
 8001678:	4335      	orrs	r5, r6
 800167a:	fa22 f000 	lsr.w	r0, r2, r0
 800167e:	4305      	orrs	r5, r0
 8001680:	fa02 f401 	lsl.w	r4, r2, r1
 8001684:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001688:	ea42 0104 	orr.w	r1, r2, r4
 800168c:	6039      	str	r1, [r7, #0]
 800168e:	432b      	orrs	r3, r5
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001696:	e9c7 2306 	strd	r2, r3, [r7, #24]
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	3301      	adds	r3, #1
 800169e:	627b      	str	r3, [r7, #36]	@ 0x24
 80016a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d0b7      	beq.n	8001616 <main+0x132>
	}

	/*
		* Start all available sensors from the sensor list
		*/
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 80016a6:	2300      	movs	r3, #0
 80016a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80016aa:	e04f      	b.n	800174c <main+0x268>
		if(available_sensor_mask & (1ULL << sensor_list[i].type)) {
 80016ac:	4a48      	ldr	r2, [pc, #288]	@ (80017d0 <main+0x2ec>)
 80016ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b0:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80016b4:	4619      	mov	r1, r3
 80016b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016ba:	f1c1 0420 	rsb	r4, r1, #32
 80016be:	f1a1 0020 	sub.w	r0, r1, #32
 80016c2:	fa22 f801 	lsr.w	r8, r2, r1
 80016c6:	fa03 f404 	lsl.w	r4, r3, r4
 80016ca:	ea48 0804 	orr.w	r8, r8, r4
 80016ce:	fa23 f000 	lsr.w	r0, r3, r0
 80016d2:	ea48 0800 	orr.w	r8, r8, r0
 80016d6:	fa23 f901 	lsr.w	r9, r3, r1
 80016da:	f008 0a01 	and.w	sl, r8, #1
 80016de:	f04f 0b00 	mov.w	fp, #0
 80016e2:	ea5a 030b 	orrs.w	r3, sl, fp
 80016e6:	d02e      	beq.n	8001746 <main+0x262>
			INV_MSG(INV_MSG_LEVEL_INFO, "Starting %s @ %u us", inv_sensor_2str(sensor_list[i].type), sensor_list[i].period_us);
 80016e8:	4a39      	ldr	r2, [pc, #228]	@ (80017d0 <main+0x2ec>)
 80016ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ec:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f001 fe5f 	bl	80033b4 <inv_sensor_str>
 80016f6:	4602      	mov	r2, r0
 80016f8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80016fc:	4938      	ldr	r1, [pc, #224]	@ (80017e0 <main+0x2fc>)
 80016fe:	2003      	movs	r0, #3
 8001700:	f00c fe9e 	bl	800e440 <inv_msg>
			rc  = inv_device_set_sensor_period_us(device, sensor_list[i].type, sensor_list[i].period_us);
 8001704:	4b2e      	ldr	r3, [pc, #184]	@ (80017c0 <main+0x2dc>)
 8001706:	6818      	ldr	r0, [r3, #0]
 8001708:	4a31      	ldr	r2, [pc, #196]	@ (80017d0 <main+0x2ec>)
 800170a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001710:	4619      	mov	r1, r3
 8001712:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001716:	461a      	mov	r2, r3
 8001718:	f7ff fe8e 	bl	8001438 <inv_device_set_sensor_period_us>
 800171c:	6178      	str	r0, [r7, #20]
			check_rc(rc);
 800171e:	6978      	ldr	r0, [r7, #20]
 8001720:	f000 fb2a 	bl	8001d78 <check_rc>
			rc += inv_device_start_sensor(device, sensor_list[i].type);
 8001724:	4b26      	ldr	r3, [pc, #152]	@ (80017c0 <main+0x2dc>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4929      	ldr	r1, [pc, #164]	@ (80017d0 <main+0x2ec>)
 800172a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800172c:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8001730:	4619      	mov	r1, r3
 8001732:	4610      	mov	r0, r2
 8001734:	f7ff fe52 	bl	80013dc <inv_device_start_sensor>
 8001738:	4602      	mov	r2, r0
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	4413      	add	r3, r2
 800173e:	617b      	str	r3, [r7, #20]
			check_rc(rc);
 8001740:	6978      	ldr	r0, [r7, #20]
 8001742:	f000 fb19 	bl	8001d78 <check_rc>
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 8001746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001748:	3301      	adds	r3, #1
 800174a:	627b      	str	r3, [r7, #36]	@ 0x24
 800174c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174e:	2b00      	cmp	r3, #0
 8001750:	d0ac      	beq.n	80016ac <main+0x1c8>
	*/

  while (1)
  {
//    INV_MSG(INV_MSG_LEVEL_INFO, "Polling Sensor");
	if (irq_from_device & TO_MASK(ACCEL_INT_Pin)) {
 8001752:	4b24      	ldr	r3, [pc, #144]	@ (80017e4 <main+0x300>)
 8001754:	881b      	ldrh	r3, [r3, #0]
 8001756:	b29b      	uxth	r3, r3
 8001758:	b21b      	sxth	r3, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	daf9      	bge.n	8001752 <main+0x26e>
		rc = inv_device_poll(device);
 800175e:	4b18      	ldr	r3, [pc, #96]	@ (80017c0 <main+0x2dc>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff fde0 	bl	8001328 <inv_device_poll>
 8001768:	6178      	str	r0, [r7, #20]
		check_rc(rc);
 800176a:	6978      	ldr	r0, [r7, #20]
 800176c:	f000 fb04 	bl	8001d78 <check_rc>

		if(rc >= 0) {
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	2b00      	cmp	r3, #0
 8001774:	dbed      	blt.n	8001752 <main+0x26e>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001776:	b672      	cpsid	i
}
 8001778:	bf00      	nop
			__disable_irq();
			irq_from_device &= ~TO_MASK(ACCEL_INT_Pin);
 800177a:	4b1a      	ldr	r3, [pc, #104]	@ (80017e4 <main+0x300>)
 800177c:	881b      	ldrh	r3, [r3, #0]
 800177e:	b29b      	uxth	r3, r3
 8001780:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001784:	b29a      	uxth	r2, r3
 8001786:	4b17      	ldr	r3, [pc, #92]	@ (80017e4 <main+0x300>)
 8001788:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800178a:	b662      	cpsie	i
}
 800178c:	bf00      	nop
	if (irq_from_device & TO_MASK(ACCEL_INT_Pin)) {
 800178e:	e7e0      	b.n	8001752 <main+0x26e>
 8001790:	20001074 	.word	0x20001074
 8001794:	40020c00 	.word	0x40020c00
 8001798:	40000800 	.word	0x40000800
 800179c:	000f4240 	.word	0x000f4240
 80017a0:	20000fe4 	.word	0x20000fe4
 80017a4:	08001da5 	.word	0x08001da5
 80017a8:	08016b74 	.word	0x08016b74
 80017ac:	08016b9c 	.word	0x08016b9c
 80017b0:	08016bc0 	.word	0x08016bc0
 80017b4:	08017d78 	.word	0x08017d78
 80017b8:	0801b54c 	.word	0x0801b54c
 80017bc:	20000950 	.word	0x20000950
 80017c0:	20000e80 	.word	0x20000e80
 80017c4:	08016be4 	.word	0x08016be4
 80017c8:	08016bf4 	.word	0x08016bf4
 80017cc:	08016c30 	.word	0x08016c30
 80017d0:	08017d70 	.word	0x08017d70
 80017d4:	08016c48 	.word	0x08016c48
 80017d8:	08016c4c 	.word	0x08016c4c
 80017dc:	08016c50 	.word	0x08016c50
 80017e0:	08016c5c 	.word	0x08016c5c
 80017e4:	20000948 	.word	0x20000948

080017e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b094      	sub	sp, #80	@ 0x50
 80017ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ee:	f107 031c 	add.w	r3, r7, #28
 80017f2:	2234      	movs	r2, #52	@ 0x34
 80017f4:	2100      	movs	r1, #0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f011 f824 	bl	8012844 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017fc:	f107 0308 	add.w	r3, r7, #8
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	60da      	str	r2, [r3, #12]
 800180a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800180c:	2300      	movs	r3, #0
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	4b2c      	ldr	r3, [pc, #176]	@ (80018c4 <SystemClock_Config+0xdc>)
 8001812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001814:	4a2b      	ldr	r2, [pc, #172]	@ (80018c4 <SystemClock_Config+0xdc>)
 8001816:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800181a:	6413      	str	r3, [r2, #64]	@ 0x40
 800181c:	4b29      	ldr	r3, [pc, #164]	@ (80018c4 <SystemClock_Config+0xdc>)
 800181e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001820:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001824:	607b      	str	r3, [r7, #4]
 8001826:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001828:	2300      	movs	r3, #0
 800182a:	603b      	str	r3, [r7, #0]
 800182c:	4b26      	ldr	r3, [pc, #152]	@ (80018c8 <SystemClock_Config+0xe0>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a25      	ldr	r2, [pc, #148]	@ (80018c8 <SystemClock_Config+0xe0>)
 8001832:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001836:	6013      	str	r3, [r2, #0]
 8001838:	4b23      	ldr	r3, [pc, #140]	@ (80018c8 <SystemClock_Config+0xe0>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001840:	603b      	str	r3, [r7, #0]
 8001842:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001844:	2302      	movs	r3, #2
 8001846:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001848:	2301      	movs	r3, #1
 800184a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800184c:	2310      	movs	r3, #16
 800184e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001850:	2302      	movs	r3, #2
 8001852:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001854:	2300      	movs	r3, #0
 8001856:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001858:	2308      	movs	r3, #8
 800185a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800185c:	23b4      	movs	r3, #180	@ 0xb4
 800185e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001860:	2302      	movs	r3, #2
 8001862:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001864:	2302      	movs	r3, #2
 8001866:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001868:	2302      	movs	r3, #2
 800186a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800186c:	f107 031c 	add.w	r3, r7, #28
 8001870:	4618      	mov	r0, r3
 8001872:	f00d fcef 	bl	800f254 <HAL_RCC_OscConfig>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800187c:	f000 fb9e 	bl	8001fbc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001880:	f00d f94e 	bl	800eb20 <HAL_PWREx_EnableOverDrive>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800188a:	f000 fb97 	bl	8001fbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800188e:	230f      	movs	r3, #15
 8001890:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001892:	2302      	movs	r3, #2
 8001894:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001896:	2300      	movs	r3, #0
 8001898:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800189a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800189e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018a4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018a6:	f107 0308 	add.w	r3, r7, #8
 80018aa:	2105      	movs	r1, #5
 80018ac:	4618      	mov	r0, r3
 80018ae:	f00d f987 	bl	800ebc0 <HAL_RCC_ClockConfig>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80018b8:	f000 fb80 	bl	8001fbc <Error_Handler>
  }
}
 80018bc:	bf00      	nop
 80018be:	3750      	adds	r7, #80	@ 0x50
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40023800 	.word	0x40023800
 80018c8:	40007000 	.word	0x40007000

080018cc <sensor_event_cb>:
/*
 * Callback called upon sensor event reception
 * This function is called in the same context as inv_device_poll()
 */
static void sensor_event_cb(const inv_sensor_event_t * event, void * arg)
{
 80018cc:	b5b0      	push	{r4, r5, r7, lr}
 80018ce:	b088      	sub	sp, #32
 80018d0:	af06      	add	r7, sp, #24
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
	(void)arg;
	/*
	 * In normal mode, display sensor event over UART messages
	 */

	if(event->status == INV_SENSOR_STATUS_DATA_UPDATED) {
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	f040 8242 	bne.w	8001d64 <sensor_event_cb+0x498>

		switch(INV_SENSOR_ID_TO_TYPE(event->sensor)) {
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018e8:	3b01      	subs	r3, #1
 80018ea:	2b20      	cmp	r3, #32
 80018ec:	f200 822e 	bhi.w	8001d4c <sensor_event_cb+0x480>
 80018f0:	a201      	add	r2, pc, #4	@ (adr r2, 80018f8 <sensor_event_cb+0x2c>)
 80018f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018f6:	bf00      	nop
 80018f8:	080019b1 	.word	0x080019b1
 80018fc:	08001a69 	.word	0x08001a69
 8001900:	08001c81 	.word	0x08001c81
 8001904:	08001a0d 	.word	0x08001a0d
 8001908:	08001d4d 	.word	0x08001d4d
 800190c:	08001d4d 	.word	0x08001d4d
 8001910:	08001d4d 	.word	0x08001d4d
 8001914:	08001d4d 	.word	0x08001d4d
 8001918:	080019b1 	.word	0x080019b1
 800191c:	080019b1 	.word	0x080019b1
 8001920:	08001c0d 	.word	0x08001c0d
 8001924:	08001d4d 	.word	0x08001d4d
 8001928:	08001d4d 	.word	0x08001d4d
 800192c:	08001b69 	.word	0x08001b69
 8001930:	08001c0d 	.word	0x08001c0d
 8001934:	08001ac5 	.word	0x08001ac5
 8001938:	08001d4d 	.word	0x08001d4d
 800193c:	08001d4d 	.word	0x08001d4d
 8001940:	08001d2d 	.word	0x08001d2d
 8001944:	08001c0d 	.word	0x08001c0d
 8001948:	08001d4d 	.word	0x08001d4d
 800194c:	08001d4d 	.word	0x08001d4d
 8001950:	08001d4d 	.word	0x08001d4d
 8001954:	08001d4d 	.word	0x08001d4d
 8001958:	08001d4d 	.word	0x08001d4d
 800195c:	08001d01 	.word	0x08001d01
 8001960:	08001d4d 	.word	0x08001d4d
 8001964:	08001d4d 	.word	0x08001d4d
 8001968:	08001d4d 	.word	0x08001d4d
 800196c:	08001d4d 	.word	0x08001d4d
 8001970:	08001d4d 	.word	0x08001d4d
 8001974:	0800197d 	.word	0x0800197d
 8001978:	0800197d 	.word	0x0800197d
		case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
		case INV_SENSOR_TYPE_RAW_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (lsb): %llu %d %d %d",
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4618      	mov	r0, r3
 8001982:	f001 fd17 	bl	80033b4 <inv_sensor_str>
 8001986:	4605      	mov	r5, r0
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	6909      	ldr	r1, [r1, #16]
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	6940      	ldr	r0, [r0, #20]
 8001996:	687c      	ldr	r4, [r7, #4]
 8001998:	69a4      	ldr	r4, [r4, #24]
 800199a:	9404      	str	r4, [sp, #16]
 800199c:	9003      	str	r0, [sp, #12]
 800199e:	9102      	str	r1, [sp, #8]
 80019a0:	e9cd 2300 	strd	r2, r3, [sp]
 80019a4:	462a      	mov	r2, r5
 80019a6:	49cd      	ldr	r1, [pc, #820]	@ (8001cdc <sensor_event_cb+0x410>)
 80019a8:	2003      	movs	r0, #3
 80019aa:	f00c fd49 	bl	800e440 <inv_msg>
					event->timestamp,
					(int)event->data.raw3d.vect[0],
					(int)event->data.raw3d.vect[1],
					(int)event->data.raw3d.vect[2]);

			break;
 80019ae:	e1d9      	b.n	8001d64 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_ACCELEROMETER:
		case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
		case INV_SENSOR_TYPE_GRAVITY:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mg): %d %d %d", inv_sensor_str(event->sensor),
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f001 fcfd 	bl	80033b4 <inv_sensor_str>
 80019ba:	4602      	mov	r2, r0
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	edd3 7a04 	vldr	s15, [r3, #16]
 80019c2:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8001ce0 <sensor_event_cb+0x414>
 80019c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ca:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	edd3 7a05 	vldr	s15, [r3, #20]
 80019d4:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8001ce0 <sensor_event_cb+0x414>
 80019d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019e0:	ee17 1a90 	vmov	r1, s15
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	edd3 7a06 	vldr	s15, [r3, #24]
 80019ea:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8001ce0 <sensor_event_cb+0x414>
 80019ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019f6:	ee17 3a90 	vmov	r3, s15
 80019fa:	9301      	str	r3, [sp, #4]
 80019fc:	9100      	str	r1, [sp, #0]
 80019fe:	ee16 3a90 	vmov	r3, s13
 8001a02:	49b8      	ldr	r1, [pc, #736]	@ (8001ce4 <sensor_event_cb+0x418>)
 8001a04:	2003      	movs	r0, #3
 8001a06:	f00c fd1b 	bl	800e440 <inv_msg>
					(int)(event->data.acc.vect[0]*1000),
					(int)(event->data.acc.vect[1]*1000),
					(int)(event->data.acc.vect[2]*1000));
			break;
 8001a0a:	e1ab      	b.n	8001d64 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mdps): %d %d %d", inv_sensor_str(event->sensor),
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f001 fccf 	bl	80033b4 <inv_sensor_str>
 8001a16:	4602      	mov	r2, r0
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a1e:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8001ce0 <sensor_event_cb+0x414>
 8001a22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a26:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001a30:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 8001ce0 <sensor_event_cb+0x414>
 8001a34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a3c:	ee17 1a90 	vmov	r1, s15
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a46:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8001ce0 <sensor_event_cb+0x414>
 8001a4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a52:	ee17 3a90 	vmov	r3, s15
 8001a56:	9301      	str	r3, [sp, #4]
 8001a58:	9100      	str	r1, [sp, #0]
 8001a5a:	ee16 3a90 	vmov	r3, s13
 8001a5e:	49a2      	ldr	r1, [pc, #648]	@ (8001ce8 <sensor_event_cb+0x41c>)
 8001a60:	2003      	movs	r0, #3
 8001a62:	f00c fced 	bl	800e440 <inv_msg>
					(int)(event->data.gyr.vect[0]*1000),
					(int)(event->data.gyr.vect[1]*1000),
					(int)(event->data.gyr.vect[2]*1000));
			break;
 8001a66:	e17d      	b.n	8001d64 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_MAGNETOMETER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (nT): %d %d %d", inv_sensor_str(event->sensor),
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f001 fca1 	bl	80033b4 <inv_sensor_str>
 8001a72:	4602      	mov	r2, r0
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a7a:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001ce0 <sensor_event_cb+0x414>
 8001a7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a82:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	edd3 7a05 	vldr	s15, [r3, #20]
 8001a8c:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8001ce0 <sensor_event_cb+0x414>
 8001a90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a98:	ee17 1a90 	vmov	r1, s15
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001aa2:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8001ce0 <sensor_event_cb+0x414>
 8001aa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aae:	ee17 3a90 	vmov	r3, s15
 8001ab2:	9301      	str	r3, [sp, #4]
 8001ab4:	9100      	str	r1, [sp, #0]
 8001ab6:	ee16 3a90 	vmov	r3, s13
 8001aba:	498c      	ldr	r1, [pc, #560]	@ (8001cec <sensor_event_cb+0x420>)
 8001abc:	2003      	movs	r0, #3
 8001abe:	f00c fcbf 	bl	800e440 <inv_msg>
					(int)(event->data.mag.vect[0]*1000),
					(int)(event->data.mag.vect[1]*1000),
					(int)(event->data.mag.vect[2]*1000));
			break;
 8001ac2:	e14f      	b.n	8001d64 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mdps): %d %d %d %d %d %d", inv_sensor_str(event->sensor),
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f001 fc73 	bl	80033b4 <inv_sensor_str>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ad6:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8001ce0 <sensor_event_cb+0x414>
 8001ada:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ade:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ae8:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8001ce0 <sensor_event_cb+0x414>
 8001aec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001af0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001af4:	ee17 1a90 	vmov	r1, s15
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	edd3 7a06 	vldr	s15, [r3, #24]
 8001afe:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8001ce0 <sensor_event_cb+0x414>
 8001b02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b0a:	ee17 0a90 	vmov	r0, s15
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	edd3 7a07 	vldr	s15, [r3, #28]
 8001b14:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8001ce0 <sensor_event_cb+0x414>
 8001b18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b20:	ee17 4a90 	vmov	r4, s15
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b2a:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 8001ce0 <sensor_event_cb+0x414>
 8001b2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b36:	ee17 5a90 	vmov	r5, s15
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001b40:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8001ce0 <sensor_event_cb+0x414>
 8001b44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b4c:	ee17 3a90 	vmov	r3, s15
 8001b50:	9304      	str	r3, [sp, #16]
 8001b52:	9503      	str	r5, [sp, #12]
 8001b54:	9402      	str	r4, [sp, #8]
 8001b56:	9001      	str	r0, [sp, #4]
 8001b58:	9100      	str	r1, [sp, #0]
 8001b5a:	ee16 3a90 	vmov	r3, s13
 8001b5e:	4964      	ldr	r1, [pc, #400]	@ (8001cf0 <sensor_event_cb+0x424>)
 8001b60:	2003      	movs	r0, #3
 8001b62:	f00c fc6d 	bl	800e440 <inv_msg>
					(int)(event->data.gyr.vect[1]*1000),
					(int)(event->data.gyr.vect[2]*1000),
					(int)(event->data.gyr.bias[0]*1000),
					(int)(event->data.gyr.bias[1]*1000),
					(int)(event->data.gyr.bias[2]*1000));
			break;
 8001b66:	e0fd      	b.n	8001d64 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (nT): %d %d %d %d %d %d", inv_sensor_str(event->sensor),
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f001 fc21 	bl	80033b4 <inv_sensor_str>
 8001b72:	4602      	mov	r2, r0
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b7a:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8001ce0 <sensor_event_cb+0x414>
 8001b7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b82:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b8c:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001ce0 <sensor_event_cb+0x414>
 8001b90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b98:	ee17 1a90 	vmov	r1, s15
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001ba2:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001ce0 <sensor_event_cb+0x414>
 8001ba6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001baa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bae:	ee17 0a90 	vmov	r0, s15
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	edd3 7a07 	vldr	s15, [r3, #28]
 8001bb8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001ce0 <sensor_event_cb+0x414>
 8001bbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bc4:	ee17 4a90 	vmov	r4, s15
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	edd3 7a08 	vldr	s15, [r3, #32]
 8001bce:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001ce0 <sensor_event_cb+0x414>
 8001bd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bda:	ee17 5a90 	vmov	r5, s15
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001be4:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001ce0 <sensor_event_cb+0x414>
 8001be8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bf0:	ee17 3a90 	vmov	r3, s15
 8001bf4:	9304      	str	r3, [sp, #16]
 8001bf6:	9503      	str	r5, [sp, #12]
 8001bf8:	9402      	str	r4, [sp, #8]
 8001bfa:	9001      	str	r0, [sp, #4]
 8001bfc:	9100      	str	r1, [sp, #0]
 8001bfe:	ee16 3a90 	vmov	r3, s13
 8001c02:	493c      	ldr	r1, [pc, #240]	@ (8001cf4 <sensor_event_cb+0x428>)
 8001c04:	2003      	movs	r0, #3
 8001c06:	f00c fc1b 	bl	800e440 <inv_msg>
					(int)(event->data.mag.vect[1]*1000),
					(int)(event->data.mag.vect[2]*1000),
					(int)(event->data.mag.bias[0]*1000),
					(int)(event->data.mag.bias[1]*1000),
					(int)(event->data.mag.bias[2]*1000));
			break;
 8001c0a:	e0ab      	b.n	8001d64 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		case INV_SENSOR_TYPE_ROTATION_VECTOR:
		case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (e-3): %d %d %d %d ", inv_sensor_str(event->sensor),
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f001 fbcf 	bl	80033b4 <inv_sensor_str>
 8001c16:	4602      	mov	r2, r0
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c1e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001ce0 <sensor_event_cb+0x414>
 8001c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c26:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c30:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001ce0 <sensor_event_cb+0x414>
 8001c34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c3c:	ee17 1a90 	vmov	r1, s15
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	edd3 7a06 	vldr	s15, [r3, #24]
 8001c46:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001ce0 <sensor_event_cb+0x414>
 8001c4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c52:	ee17 0a90 	vmov	r0, s15
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	edd3 7a07 	vldr	s15, [r3, #28]
 8001c5c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001ce0 <sensor_event_cb+0x414>
 8001c60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c68:	ee17 3a90 	vmov	r3, s15
 8001c6c:	9302      	str	r3, [sp, #8]
 8001c6e:	9001      	str	r0, [sp, #4]
 8001c70:	9100      	str	r1, [sp, #0]
 8001c72:	ee16 3a90 	vmov	r3, s13
 8001c76:	4920      	ldr	r1, [pc, #128]	@ (8001cf8 <sensor_event_cb+0x42c>)
 8001c78:	2003      	movs	r0, #3
 8001c7a:	f00c fbe1 	bl	800e440 <inv_msg>
					(int)(event->data.quaternion.quat[0]*1000),
					(int)(event->data.quaternion.quat[1]*1000),
					(int)(event->data.quaternion.quat[2]*1000),
					(int)(event->data.quaternion.quat[3]*1000));
			break;
 8001c7e:	e071      	b.n	8001d64 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_ORIENTATION:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (e-3): %d %d %d ", inv_sensor_str(event->sensor),
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f001 fb95 	bl	80033b4 <inv_sensor_str>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c92:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001ce0 <sensor_event_cb+0x414>
 8001c96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c9a:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ca4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001ce0 <sensor_event_cb+0x414>
 8001ca8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cb0:	ee17 1a90 	vmov	r1, s15
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	edd3 7a06 	vldr	s15, [r3, #24]
 8001cba:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001ce0 <sensor_event_cb+0x414>
 8001cbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cc6:	ee17 3a90 	vmov	r3, s15
 8001cca:	9301      	str	r3, [sp, #4]
 8001ccc:	9100      	str	r1, [sp, #0]
 8001cce:	ee16 3a90 	vmov	r3, s13
 8001cd2:	490a      	ldr	r1, [pc, #40]	@ (8001cfc <sensor_event_cb+0x430>)
 8001cd4:	2003      	movs	r0, #3
 8001cd6:	f00c fbb3 	bl	800e440 <inv_msg>
					(int)(event->data.orientation.x*1000),
					(int)(event->data.orientation.y*1000),
					(int)(event->data.orientation.z*1000));
			break;
 8001cda:	e043      	b.n	8001d64 <sensor_event_cb+0x498>
 8001cdc:	08016c70 	.word	0x08016c70
 8001ce0:	447a0000 	.word	0x447a0000
 8001ce4:	08016c94 	.word	0x08016c94
 8001ce8:	08016cb4 	.word	0x08016cb4
 8001cec:	08016cd4 	.word	0x08016cd4
 8001cf0:	08016cf4 	.word	0x08016cf4
 8001cf4:	08016d1c 	.word	0x08016d1c
 8001cf8:	08016d44 	.word	0x08016d44
 8001cfc:	08016d68 	.word	0x08016d68
		case INV_SENSOR_TYPE_BAC:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : %d %s", inv_sensor_str(event->sensor),
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f001 fb55 	bl	80033b4 <inv_sensor_str>
 8001d0a:	4605      	mov	r5, r0
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	691c      	ldr	r4, [r3, #16]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	691b      	ldr	r3, [r3, #16]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f000 f8af 	bl	8001e78 <activityName>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	4623      	mov	r3, r4
 8001d20:	462a      	mov	r2, r5
 8001d22:	4912      	ldr	r1, [pc, #72]	@ (8001d6c <sensor_event_cb+0x4a0>)
 8001d24:	2003      	movs	r0, #3
 8001d26:	f00c fb8b 	bl	800e440 <inv_msg>
					event->data.bac.event, activityName(event->data.bac.event));
			break;
 8001d2a:	e01b      	b.n	8001d64 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_STEP_COUNTER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : %lu", inv_sensor_str(event->sensor),
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f001 fb3f 	bl	80033b4 <inv_sensor_str>
 8001d36:	4601      	mov	r1, r0
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	460a      	mov	r2, r1
 8001d42:	490b      	ldr	r1, [pc, #44]	@ (8001d70 <sensor_event_cb+0x4a4>)
 8001d44:	2003      	movs	r0, #3
 8001d46:	f00c fb7b 	bl	800e440 <inv_msg>
					(unsigned long)event->data.step.count);
			break;
 8001d4a:	e00b      	b.n	8001d64 <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_STEP_DETECTOR:
		case INV_SENSOR_TYPE_SMD:
		case INV_SENSOR_TYPE_B2S:
		case INV_SENSOR_TYPE_TILT_DETECTOR:
		default:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : ...", inv_sensor_str(event->sensor));
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f001 fb2f 	bl	80033b4 <inv_sensor_str>
 8001d56:	4603      	mov	r3, r0
 8001d58:	461a      	mov	r2, r3
 8001d5a:	4906      	ldr	r1, [pc, #24]	@ (8001d74 <sensor_event_cb+0x4a8>)
 8001d5c:	2003      	movs	r0, #3
 8001d5e:	f00c fb6f 	bl	800e440 <inv_msg>
			break;
 8001d62:	bf00      	nop
		}
	}
}
 8001d64:	bf00      	nop
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bdb0      	pop	{r4, r5, r7, pc}
 8001d6c:	08016d88 	.word	0x08016d88
 8001d70:	08016da0 	.word	0x08016da0
 8001d74:	08016db4 	.word	0x08016db4

08001d78 <check_rc>:

static void check_rc(int rc)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
	if(rc == -1) {
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d86:	d106      	bne.n	8001d96 <check_rc+0x1e>
		INV_MSG(INV_MSG_LEVEL_INFO, "BAD RC=%d", rc);
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	4905      	ldr	r1, [pc, #20]	@ (8001da0 <check_rc+0x28>)
 8001d8c:	2003      	movs	r0, #3
 8001d8e:	f00c fb57 	bl	800e440 <inv_msg>
		while(1);
 8001d92:	bf00      	nop
 8001d94:	e7fd      	b.n	8001d92 <check_rc+0x1a>
	}
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	08016dc8 	.word	0x08016dc8

08001da4 <msg_printer>:

static void msg_printer(int level, const char * str, va_list ap)
{
 8001da4:	b5b0      	push	{r4, r5, r7, lr}
 8001da6:	b08c      	sub	sp, #48	@ 0x30
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
#ifdef INV_MSG_ENABLE
	static char out_str[256]; /* static to limit stack usage */
	unsigned idx = 0;
 8001db0:	2300      	movs	r3, #0
 8001db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	const char * ptr = out_str;
 8001db4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e64 <msg_printer+0xc0>)
 8001db6:	62bb      	str	r3, [r7, #40]	@ 0x28
	const char * s[INV_MSG_LEVEL_MAX] = {
 8001db8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e68 <msg_printer+0xc4>)
 8001dba:	f107 0410 	add.w	r4, r7, #16
 8001dbe:	461d      	mov	r5, r3
 8001dc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dc4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001dc8:	e884 0003 	stmia.w	r4, {r0, r1}
		"[I] ", // INV_MSG_LEVEL_INFO
		"[V] ", // INV_MSG_LEVEL_VERBOSE
		"[D] ", // INV_MSG_LEVEL_DEBUG
	};

	idx += snprintf(&out_str[idx], sizeof(out_str) - idx, "%s", s[level]);
 8001dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dce:	4a25      	ldr	r2, [pc, #148]	@ (8001e64 <msg_printer+0xc0>)
 8001dd0:	1898      	adds	r0, r3, r2
 8001dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dd4:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	3330      	adds	r3, #48	@ 0x30
 8001dde:	443b      	add	r3, r7
 8001de0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001de4:	4a21      	ldr	r2, [pc, #132]	@ (8001e6c <msg_printer+0xc8>)
 8001de6:	f010 fb49 	bl	801247c <snprintf>
 8001dea:	4603      	mov	r3, r0
 8001dec:	461a      	mov	r2, r3
 8001dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001df0:	4413      	add	r3, r2
 8001df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 8001df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001df6:	2bff      	cmp	r3, #255	@ 0xff
 8001df8:	d82c      	bhi.n	8001e54 <msg_printer+0xb0>
		return;
	idx += vsnprintf(&out_str[idx], sizeof(out_str) - idx, str, ap);
 8001dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dfc:	4a19      	ldr	r2, [pc, #100]	@ (8001e64 <msg_printer+0xc0>)
 8001dfe:	1898      	adds	r0, r3, r2
 8001e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e02:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	68ba      	ldr	r2, [r7, #8]
 8001e0a:	f010 fbd9 	bl	80125c0 <vsnprintf>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	461a      	mov	r2, r3
 8001e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e14:	4413      	add	r3, r2
 8001e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 8001e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e1a:	2bff      	cmp	r3, #255	@ 0xff
 8001e1c:	d81c      	bhi.n	8001e58 <msg_printer+0xb4>
		return;
	idx += snprintf(&out_str[idx], sizeof(out_str) - idx, "\r\n");
 8001e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e20:	4a10      	ldr	r2, [pc, #64]	@ (8001e64 <msg_printer+0xc0>)
 8001e22:	1898      	adds	r0, r3, r2
 8001e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e26:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001e2a:	4a11      	ldr	r2, [pc, #68]	@ (8001e70 <msg_printer+0xcc>)
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	f010 fb25 	bl	801247c <snprintf>
 8001e32:	4603      	mov	r3, r0
 8001e34:	461a      	mov	r2, r3
 8001e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e38:	4413      	add	r3, r2
 8001e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 8001e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e3e:	2bff      	cmp	r3, #255	@ 0xff
 8001e40:	d80c      	bhi.n	8001e5c <msg_printer+0xb8>
		return;

	// Transmit the message over UART
	HAL_UART_Transmit(&huart2, (uint8_t*)out_str, idx, HAL_MAX_DELAY);
 8001e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4a:	4906      	ldr	r1, [pc, #24]	@ (8001e64 <msg_printer+0xc0>)
 8001e4c:	4809      	ldr	r0, [pc, #36]	@ (8001e74 <msg_printer+0xd0>)
 8001e4e:	f00e ff73 	bl	8010d38 <HAL_UART_Transmit>
 8001e52:	e004      	b.n	8001e5e <msg_printer+0xba>
		return;
 8001e54:	bf00      	nop
 8001e56:	e002      	b.n	8001e5e <msg_printer+0xba>
		return;
 8001e58:	bf00      	nop
 8001e5a:	e000      	b.n	8001e5e <msg_printer+0xba>
		return;
 8001e5c:	bf00      	nop

#else
	(void)level, (void)str, (void)ap;
#endif
}
 8001e5e:	3730      	adds	r7, #48	@ 0x30
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bdb0      	pop	{r4, r5, r7, pc}
 8001e64:	20000e88 	.word	0x20000e88
 8001e68:	08016e08 	.word	0x08016e08
 8001e6c:	08016dd4 	.word	0x08016dd4
 8001e70:	08016dd8 	.word	0x08016dd8
 8001e74:	20001074 	.word	0x20001074

08001e78 <activityName>:

const char * activityName(int act)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
	switch(act) {
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3306      	adds	r3, #6
 8001e84:	2b0c      	cmp	r3, #12
 8001e86:	d835      	bhi.n	8001ef4 <activityName+0x7c>
 8001e88:	a201      	add	r2, pc, #4	@ (adr r2, 8001e90 <activityName+0x18>)
 8001e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e8e:	bf00      	nop
 8001e90:	08001ef1 	.word	0x08001ef1
 8001e94:	08001eed 	.word	0x08001eed
 8001e98:	08001ee9 	.word	0x08001ee9
 8001e9c:	08001ee5 	.word	0x08001ee5
 8001ea0:	08001ee1 	.word	0x08001ee1
 8001ea4:	08001edd 	.word	0x08001edd
 8001ea8:	08001ef5 	.word	0x08001ef5
 8001eac:	08001ec5 	.word	0x08001ec5
 8001eb0:	08001ec9 	.word	0x08001ec9
 8001eb4:	08001ecd 	.word	0x08001ecd
 8001eb8:	08001ed1 	.word	0x08001ed1
 8001ebc:	08001ed5 	.word	0x08001ed5
 8001ec0:	08001ed9 	.word	0x08001ed9
	case INV_SENSOR_BAC_EVENT_ACT_IN_VEHICLE_BEGIN:          return "BEGIN IN_VEHICLE";
 8001ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f04 <activityName+0x8c>)
 8001ec6:	e016      	b.n	8001ef6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_WALKING_BEGIN:             return "BEGIN WALKING";
 8001ec8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f08 <activityName+0x90>)
 8001eca:	e014      	b.n	8001ef6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN:             return "BEGIN RUNNING";
 8001ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8001f0c <activityName+0x94>)
 8001ece:	e012      	b.n	8001ef6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN:          return "BEGIN ON_BICYCLE";
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f10 <activityName+0x98>)
 8001ed2:	e010      	b.n	8001ef6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN:                return "BEGIN TILT";
 8001ed4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f14 <activityName+0x9c>)
 8001ed6:	e00e      	b.n	8001ef6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN:               return "BEGIN STILL";
 8001ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f18 <activityName+0xa0>)
 8001eda:	e00c      	b.n	8001ef6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_IN_VEHICLE_END:            return "END IN_VEHICLE";
 8001edc:	4b0f      	ldr	r3, [pc, #60]	@ (8001f1c <activityName+0xa4>)
 8001ede:	e00a      	b.n	8001ef6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_WALKING_END:               return "END WALKING";
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f20 <activityName+0xa8>)
 8001ee2:	e008      	b.n	8001ef6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_RUNNING_END:               return "END RUNNING";
 8001ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f24 <activityName+0xac>)
 8001ee6:	e006      	b.n	8001ef6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_END:            return "END ON_BICYCLE";
 8001ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f28 <activityName+0xb0>)
 8001eea:	e004      	b.n	8001ef6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_TILT_END:                  return "END TILT";
 8001eec:	4b0f      	ldr	r3, [pc, #60]	@ (8001f2c <activityName+0xb4>)
 8001eee:	e002      	b.n	8001ef6 <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_STILL_END:                 return "END STILL";
 8001ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f30 <activityName+0xb8>)
 8001ef2:	e000      	b.n	8001ef6 <activityName+0x7e>
	default:                                                 return "unknown activity!";
 8001ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f34 <activityName+0xbc>)
	}
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	08016e20 	.word	0x08016e20
 8001f08:	08016e34 	.word	0x08016e34
 8001f0c:	08016e44 	.word	0x08016e44
 8001f10:	08016e54 	.word	0x08016e54
 8001f14:	08016e68 	.word	0x08016e68
 8001f18:	08016e74 	.word	0x08016e74
 8001f1c:	08016e80 	.word	0x08016e80
 8001f20:	08016e90 	.word	0x08016e90
 8001f24:	08016e9c 	.word	0x08016e9c
 8001f28:	08016ea8 	.word	0x08016ea8
 8001f2c:	08016eb8 	.word	0x08016eb8
 8001f30:	08016ec4 	.word	0x08016ec4
 8001f34:	08016ed0 	.word	0x08016ed0

08001f38 <inv_icm20948_sleep_us>:

void inv_icm20948_sleep_us(int us)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
	delay_us(us);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff f82e 	bl	8000fa4 <delay_us>
}
 8001f48:	bf00      	nop
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <inv_icm20948_get_time_us>:

uint64_t inv_icm20948_get_time_us(void) {
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
//	return timer_get_counter(TIMEBASE_TIMER);
	return TIMEBASE_TIMER->CNT;
 8001f54:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	4611      	mov	r1, r2
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
}
 8001f64:	4610      	mov	r0, r2
 8001f66:	4619      	mov	r1, r3
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <ext_interrupt_cb>:

void ext_interrupt_cb(void * context, int int_num)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
	(void)context;
	last_irq_time = inv_icm20948_get_time_us();
 8001f7a:	f7ff ffe9 	bl	8001f50 <inv_icm20948_get_time_us>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	4b05      	ldr	r3, [pc, #20]	@ (8001f98 <ext_interrupt_cb+0x28>)
 8001f84:	601a      	str	r2, [r3, #0]
	irq_from_device = TO_MASK(int_num);
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	b29a      	uxth	r2, r3
 8001f8a:	4b04      	ldr	r3, [pc, #16]	@ (8001f9c <ext_interrupt_cb+0x2c>)
 8001f8c:	801a      	strh	r2, [r3, #0]
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	20000e84 	.word	0x20000e84
 8001f9c:	20000948 	.word	0x20000948

08001fa0 <HAL_GPIO_EXTI_Callback>:

// EXTI Line9 External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	80fb      	strh	r3, [r7, #6]
	ext_interrupt_cb(0, ACCEL_INT_Pin);
 8001faa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fae:	2000      	movs	r0, #0
 8001fb0:	f7ff ffde 	bl	8001f70 <ext_interrupt_cb>
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001fc0:	b672      	cpsid	i
}
 8001fc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fc4:	bf00      	nop
 8001fc6:	e7fd      	b.n	8001fc4 <Error_Handler+0x8>

08001fc8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001fcc:	4b17      	ldr	r3, [pc, #92]	@ (800202c <MX_SPI3_Init+0x64>)
 8001fce:	4a18      	ldr	r2, [pc, #96]	@ (8002030 <MX_SPI3_Init+0x68>)
 8001fd0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001fd2:	4b16      	ldr	r3, [pc, #88]	@ (800202c <MX_SPI3_Init+0x64>)
 8001fd4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fd8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001fda:	4b14      	ldr	r3, [pc, #80]	@ (800202c <MX_SPI3_Init+0x64>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fe0:	4b12      	ldr	r3, [pc, #72]	@ (800202c <MX_SPI3_Init+0x64>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001fe6:	4b11      	ldr	r3, [pc, #68]	@ (800202c <MX_SPI3_Init+0x64>)
 8001fe8:	2202      	movs	r2, #2
 8001fea:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001fec:	4b0f      	ldr	r3, [pc, #60]	@ (800202c <MX_SPI3_Init+0x64>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800202c <MX_SPI3_Init+0x64>)
 8001ff4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ff8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800202c <MX_SPI3_Init+0x64>)
 8001ffc:	2210      	movs	r2, #16
 8001ffe:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002000:	4b0a      	ldr	r3, [pc, #40]	@ (800202c <MX_SPI3_Init+0x64>)
 8002002:	2200      	movs	r2, #0
 8002004:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002006:	4b09      	ldr	r3, [pc, #36]	@ (800202c <MX_SPI3_Init+0x64>)
 8002008:	2200      	movs	r2, #0
 800200a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800200c:	4b07      	ldr	r3, [pc, #28]	@ (800202c <MX_SPI3_Init+0x64>)
 800200e:	2200      	movs	r2, #0
 8002010:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002012:	4b06      	ldr	r3, [pc, #24]	@ (800202c <MX_SPI3_Init+0x64>)
 8002014:	220a      	movs	r2, #10
 8002016:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002018:	4804      	ldr	r0, [pc, #16]	@ (800202c <MX_SPI3_Init+0x64>)
 800201a:	f00d fbb9 	bl	800f790 <HAL_SPI_Init>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002024:	f7ff ffca 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002028:	bf00      	nop
 800202a:	bd80      	pop	{r7, pc}
 800202c:	20000f88 	.word	0x20000f88
 8002030:	40003c00 	.word	0x40003c00

08002034 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08a      	sub	sp, #40	@ 0x28
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 0314 	add.w	r3, r7, #20
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
 800204a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a19      	ldr	r2, [pc, #100]	@ (80020b8 <HAL_SPI_MspInit+0x84>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d12c      	bne.n	80020b0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	613b      	str	r3, [r7, #16]
 800205a:	4b18      	ldr	r3, [pc, #96]	@ (80020bc <HAL_SPI_MspInit+0x88>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	4a17      	ldr	r2, [pc, #92]	@ (80020bc <HAL_SPI_MspInit+0x88>)
 8002060:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002064:	6413      	str	r3, [r2, #64]	@ 0x40
 8002066:	4b15      	ldr	r3, [pc, #84]	@ (80020bc <HAL_SPI_MspInit+0x88>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800206e:	613b      	str	r3, [r7, #16]
 8002070:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <HAL_SPI_MspInit+0x88>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207a:	4a10      	ldr	r2, [pc, #64]	@ (80020bc <HAL_SPI_MspInit+0x88>)
 800207c:	f043 0304 	orr.w	r3, r3, #4
 8002080:	6313      	str	r3, [r2, #48]	@ 0x30
 8002082:	4b0e      	ldr	r3, [pc, #56]	@ (80020bc <HAL_SPI_MspInit+0x88>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002086:	f003 0304 	and.w	r3, r3, #4
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800208e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002092:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002094:	2302      	movs	r3, #2
 8002096:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	2300      	movs	r3, #0
 800209a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800209c:	2303      	movs	r3, #3
 800209e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80020a0:	2306      	movs	r3, #6
 80020a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020a4:	f107 0314 	add.w	r3, r7, #20
 80020a8:	4619      	mov	r1, r3
 80020aa:	4805      	ldr	r0, [pc, #20]	@ (80020c0 <HAL_SPI_MspInit+0x8c>)
 80020ac:	f00c fb72 	bl	800e794 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80020b0:	bf00      	nop
 80020b2:	3728      	adds	r7, #40	@ 0x28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	40003c00 	.word	0x40003c00
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40020800 	.word	0x40020800

080020c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	607b      	str	r3, [r7, #4]
 80020ce:	4b10      	ldr	r3, [pc, #64]	@ (8002110 <HAL_MspInit+0x4c>)
 80020d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d2:	4a0f      	ldr	r2, [pc, #60]	@ (8002110 <HAL_MspInit+0x4c>)
 80020d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020da:	4b0d      	ldr	r3, [pc, #52]	@ (8002110 <HAL_MspInit+0x4c>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020e2:	607b      	str	r3, [r7, #4]
 80020e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	603b      	str	r3, [r7, #0]
 80020ea:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <HAL_MspInit+0x4c>)
 80020ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ee:	4a08      	ldr	r2, [pc, #32]	@ (8002110 <HAL_MspInit+0x4c>)
 80020f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020f6:	4b06      	ldr	r3, [pc, #24]	@ (8002110 <HAL_MspInit+0x4c>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020fe:	603b      	str	r3, [r7, #0]
 8002100:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002102:	2007      	movs	r0, #7
 8002104:	f00c fb04 	bl	800e710 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002108:	bf00      	nop
 800210a:	3708      	adds	r7, #8
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40023800 	.word	0x40023800

08002114 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002118:	bf00      	nop
 800211a:	e7fd      	b.n	8002118 <NMI_Handler+0x4>

0800211c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002120:	bf00      	nop
 8002122:	e7fd      	b.n	8002120 <HardFault_Handler+0x4>

08002124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002128:	bf00      	nop
 800212a:	e7fd      	b.n	8002128 <MemManage_Handler+0x4>

0800212c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002130:	bf00      	nop
 8002132:	e7fd      	b.n	8002130 <BusFault_Handler+0x4>

08002134 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002138:	bf00      	nop
 800213a:	e7fd      	b.n	8002138 <UsageFault_Handler+0x4>

0800213c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800214a:	b480      	push	{r7}
 800214c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800216a:	f00c f9e1 	bl	800e530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
	...

08002174 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002178:	4802      	ldr	r0, [pc, #8]	@ (8002184 <TIM2_IRQHandler+0x10>)
 800217a:	f00e f9ce 	bl	801051a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000fe4 	.word	0x20000fe4

08002188 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800218c:	4802      	ldr	r0, [pc, #8]	@ (8002198 <TIM4_IRQHandler+0x10>)
 800218e:	f00e f9c4 	bl	801051a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	2000102c 	.word	0x2000102c

0800219c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80021a0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80021a4:	f00c fca4 	bl	800eaf0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INT_Pin);
 80021a8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80021ac:	f00c fca0 	bl	800eaf0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021b0:	bf00      	nop
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  return 1;
 80021b8:	2301      	movs	r3, #1
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <_kill>:

int _kill(int pid, int sig)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021ce:	f010 fba5 	bl	801291c <__errno>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2216      	movs	r2, #22
 80021d6:	601a      	str	r2, [r3, #0]
  return -1;
 80021d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <_exit>:

void _exit (int status)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021ec:	f04f 31ff 	mov.w	r1, #4294967295
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f7ff ffe7 	bl	80021c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021f6:	bf00      	nop
 80021f8:	e7fd      	b.n	80021f6 <_exit+0x12>

080021fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b086      	sub	sp, #24
 80021fe:	af00      	add	r7, sp, #0
 8002200:	60f8      	str	r0, [r7, #12]
 8002202:	60b9      	str	r1, [r7, #8]
 8002204:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	e00a      	b.n	8002222 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800220c:	f3af 8000 	nop.w
 8002210:	4601      	mov	r1, r0
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	1c5a      	adds	r2, r3, #1
 8002216:	60ba      	str	r2, [r7, #8]
 8002218:	b2ca      	uxtb	r2, r1
 800221a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	3301      	adds	r3, #1
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	429a      	cmp	r2, r3
 8002228:	dbf0      	blt.n	800220c <_read+0x12>
  }

  return len;
 800222a:	687b      	ldr	r3, [r7, #4]
}
 800222c:	4618      	mov	r0, r3
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800223c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002240:	4618      	mov	r0, r3
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800225c:	605a      	str	r2, [r3, #4]
  return 0;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <_isatty>:

int _isatty(int file)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002274:	2301      	movs	r3, #1
}
 8002276:	4618      	mov	r0, r3
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr

08002282 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002282:	b480      	push	{r7}
 8002284:	b085      	sub	sp, #20
 8002286:	af00      	add	r7, sp, #0
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022a4:	4a14      	ldr	r2, [pc, #80]	@ (80022f8 <_sbrk+0x5c>)
 80022a6:	4b15      	ldr	r3, [pc, #84]	@ (80022fc <_sbrk+0x60>)
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022b0:	4b13      	ldr	r3, [pc, #76]	@ (8002300 <_sbrk+0x64>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d102      	bne.n	80022be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022b8:	4b11      	ldr	r3, [pc, #68]	@ (8002300 <_sbrk+0x64>)
 80022ba:	4a12      	ldr	r2, [pc, #72]	@ (8002304 <_sbrk+0x68>)
 80022bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022be:	4b10      	ldr	r3, [pc, #64]	@ (8002300 <_sbrk+0x64>)
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4413      	add	r3, r2
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d207      	bcs.n	80022dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022cc:	f010 fb26 	bl	801291c <__errno>
 80022d0:	4603      	mov	r3, r0
 80022d2:	220c      	movs	r2, #12
 80022d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295
 80022da:	e009      	b.n	80022f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022dc:	4b08      	ldr	r3, [pc, #32]	@ (8002300 <_sbrk+0x64>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022e2:	4b07      	ldr	r3, [pc, #28]	@ (8002300 <_sbrk+0x64>)
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4413      	add	r3, r2
 80022ea:	4a05      	ldr	r2, [pc, #20]	@ (8002300 <_sbrk+0x64>)
 80022ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022ee:	68fb      	ldr	r3, [r7, #12]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	20020000 	.word	0x20020000
 80022fc:	00000400 	.word	0x00000400
 8002300:	20000fe0 	.word	0x20000fe0
 8002304:	20001888 	.word	0x20001888

08002308 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800230c:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <SystemInit+0x20>)
 800230e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002312:	4a05      	ldr	r2, [pc, #20]	@ (8002328 <SystemInit+0x20>)
 8002314:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002318:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b086      	sub	sp, #24
 8002330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002332:	f107 0308 	add.w	r3, r7, #8
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]
 800233a:	605a      	str	r2, [r3, #4]
 800233c:	609a      	str	r2, [r3, #8]
 800233e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002340:	463b      	mov	r3, r7
 8002342:	2200      	movs	r2, #0
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002348:	4b1d      	ldr	r3, [pc, #116]	@ (80023c0 <MX_TIM2_Init+0x94>)
 800234a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800234e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002350:	4b1b      	ldr	r3, [pc, #108]	@ (80023c0 <MX_TIM2_Init+0x94>)
 8002352:	2200      	movs	r2, #0
 8002354:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002356:	4b1a      	ldr	r3, [pc, #104]	@ (80023c0 <MX_TIM2_Init+0x94>)
 8002358:	2200      	movs	r2, #0
 800235a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800235c:	4b18      	ldr	r3, [pc, #96]	@ (80023c0 <MX_TIM2_Init+0x94>)
 800235e:	f04f 32ff 	mov.w	r2, #4294967295
 8002362:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002364:	4b16      	ldr	r3, [pc, #88]	@ (80023c0 <MX_TIM2_Init+0x94>)
 8002366:	2200      	movs	r2, #0
 8002368:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800236a:	4b15      	ldr	r3, [pc, #84]	@ (80023c0 <MX_TIM2_Init+0x94>)
 800236c:	2200      	movs	r2, #0
 800236e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002370:	4813      	ldr	r0, [pc, #76]	@ (80023c0 <MX_TIM2_Init+0x94>)
 8002372:	f00d ffe3 	bl	801033c <HAL_TIM_Base_Init>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800237c:	f7ff fe1e 	bl	8001fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002380:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002384:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002386:	f107 0308 	add.w	r3, r7, #8
 800238a:	4619      	mov	r1, r3
 800238c:	480c      	ldr	r0, [pc, #48]	@ (80023c0 <MX_TIM2_Init+0x94>)
 800238e:	f00e f9b4 	bl	80106fa <HAL_TIM_ConfigClockSource>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002398:	f7ff fe10 	bl	8001fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800239c:	2300      	movs	r3, #0
 800239e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023a0:	2300      	movs	r3, #0
 80023a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023a4:	463b      	mov	r3, r7
 80023a6:	4619      	mov	r1, r3
 80023a8:	4805      	ldr	r0, [pc, #20]	@ (80023c0 <MX_TIM2_Init+0x94>)
 80023aa:	f00e fbe5 	bl	8010b78 <HAL_TIMEx_MasterConfigSynchronization>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80023b4:	f7ff fe02 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80023b8:	bf00      	nop
 80023ba:	3718      	adds	r7, #24
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	20000fe4 	.word	0x20000fe4

080023c4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ca:	f107 0308 	add.w	r3, r7, #8
 80023ce:	2200      	movs	r2, #0
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	605a      	str	r2, [r3, #4]
 80023d4:	609a      	str	r2, [r3, #8]
 80023d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023d8:	463b      	mov	r3, r7
 80023da:	2200      	movs	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80023e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002458 <MX_TIM4_Init+0x94>)
 80023e2:	4a1e      	ldr	r2, [pc, #120]	@ (800245c <MX_TIM4_Init+0x98>)
 80023e4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80023e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002458 <MX_TIM4_Init+0x94>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002458 <MX_TIM4_Init+0x94>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80023f2:	4b19      	ldr	r3, [pc, #100]	@ (8002458 <MX_TIM4_Init+0x94>)
 80023f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023f8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023fa:	4b17      	ldr	r3, [pc, #92]	@ (8002458 <MX_TIM4_Init+0x94>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002400:	4b15      	ldr	r3, [pc, #84]	@ (8002458 <MX_TIM4_Init+0x94>)
 8002402:	2200      	movs	r2, #0
 8002404:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002406:	4814      	ldr	r0, [pc, #80]	@ (8002458 <MX_TIM4_Init+0x94>)
 8002408:	f00d ff98 	bl	801033c <HAL_TIM_Base_Init>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002412:	f7ff fdd3 	bl	8001fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002416:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800241a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800241c:	f107 0308 	add.w	r3, r7, #8
 8002420:	4619      	mov	r1, r3
 8002422:	480d      	ldr	r0, [pc, #52]	@ (8002458 <MX_TIM4_Init+0x94>)
 8002424:	f00e f969 	bl	80106fa <HAL_TIM_ConfigClockSource>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800242e:	f7ff fdc5 	bl	8001fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002432:	2300      	movs	r3, #0
 8002434:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002436:	2300      	movs	r3, #0
 8002438:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800243a:	463b      	mov	r3, r7
 800243c:	4619      	mov	r1, r3
 800243e:	4806      	ldr	r0, [pc, #24]	@ (8002458 <MX_TIM4_Init+0x94>)
 8002440:	f00e fb9a 	bl	8010b78 <HAL_TIMEx_MasterConfigSynchronization>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800244a:	f7ff fdb7 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800244e:	bf00      	nop
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	2000102c 	.word	0x2000102c
 800245c:	40000800 	.word	0x40000800

08002460 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002470:	d116      	bne.n	80024a0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	60fb      	str	r3, [r7, #12]
 8002476:	4b1a      	ldr	r3, [pc, #104]	@ (80024e0 <HAL_TIM_Base_MspInit+0x80>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	4a19      	ldr	r2, [pc, #100]	@ (80024e0 <HAL_TIM_Base_MspInit+0x80>)
 800247c:	f043 0301 	orr.w	r3, r3, #1
 8002480:	6413      	str	r3, [r2, #64]	@ 0x40
 8002482:	4b17      	ldr	r3, [pc, #92]	@ (80024e0 <HAL_TIM_Base_MspInit+0x80>)
 8002484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800248e:	2200      	movs	r2, #0
 8002490:	2100      	movs	r1, #0
 8002492:	201c      	movs	r0, #28
 8002494:	f00c f947 	bl	800e726 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002498:	201c      	movs	r0, #28
 800249a:	f00c f960 	bl	800e75e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800249e:	e01a      	b.n	80024d6 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a0f      	ldr	r2, [pc, #60]	@ (80024e4 <HAL_TIM_Base_MspInit+0x84>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d115      	bne.n	80024d6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024aa:	2300      	movs	r3, #0
 80024ac:	60bb      	str	r3, [r7, #8]
 80024ae:	4b0c      	ldr	r3, [pc, #48]	@ (80024e0 <HAL_TIM_Base_MspInit+0x80>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b2:	4a0b      	ldr	r2, [pc, #44]	@ (80024e0 <HAL_TIM_Base_MspInit+0x80>)
 80024b4:	f043 0304 	orr.w	r3, r3, #4
 80024b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80024ba:	4b09      	ldr	r3, [pc, #36]	@ (80024e0 <HAL_TIM_Base_MspInit+0x80>)
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	f003 0304 	and.w	r3, r3, #4
 80024c2:	60bb      	str	r3, [r7, #8]
 80024c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80024c6:	2200      	movs	r2, #0
 80024c8:	2100      	movs	r1, #0
 80024ca:	201e      	movs	r0, #30
 80024cc:	f00c f92b 	bl	800e726 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80024d0:	201e      	movs	r0, #30
 80024d2:	f00c f944 	bl	800e75e <HAL_NVIC_EnableIRQ>
}
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40023800 	.word	0x40023800
 80024e4:	40000800 	.word	0x40000800

080024e8 <timer_configure_timebase>:
  }
}

/* USER CODE BEGIN 1 */
int timer_configure_timebase(TIM_HandleTypeDef* tim_baseHandle, uint32_t frequency)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  uint32_t prescaler;
  
  /* Compute the prescaler value for the requested frequency */
	prescaler = (SystemCoreClock / 2 / frequency) - 1;
 80024f2:	4b30      	ldr	r3, [pc, #192]	@ (80025b4 <timer_configure_timebase+0xcc>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	085a      	lsrs	r2, r3, #1
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80024fe:	3b01      	subs	r3, #1
 8002500:	60fb      	str	r3, [r7, #12]
	if(prescaler > UINT16_MAX)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002508:	d302      	bcc.n	8002510 <timer_configure_timebase+0x28>
		return -1;
 800250a:	f04f 33ff 	mov.w	r3, #4294967295
 800250e:	e04c      	b.n	80025aa <timer_configure_timebase+0xc2>

  if(tim_baseHandle->Instance==TIM2) {
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002518:	d120      	bne.n	800255c <timer_configure_timebase+0x74>
    htim2.Init.RepetitionCounter = 0x0000;
 800251a:	4b27      	ldr	r3, [pc, #156]	@ (80025b8 <timer_configure_timebase+0xd0>)
 800251c:	2200      	movs	r2, #0
 800251e:	615a      	str	r2, [r3, #20]
    htim2.Init.Prescaler = (uint16_t)prescaler;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	b29b      	uxth	r3, r3
 8002524:	461a      	mov	r2, r3
 8002526:	4b24      	ldr	r3, [pc, #144]	@ (80025b8 <timer_configure_timebase+0xd0>)
 8002528:	605a      	str	r2, [r3, #4]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800252a:	4b23      	ldr	r3, [pc, #140]	@ (80025b8 <timer_configure_timebase+0xd0>)
 800252c:	2200      	movs	r2, #0
 800252e:	611a      	str	r2, [r3, #16]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002530:	4b21      	ldr	r3, [pc, #132]	@ (80025b8 <timer_configure_timebase+0xd0>)
 8002532:	2200      	movs	r2, #0
 8002534:	609a      	str	r2, [r3, #8]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002536:	4b20      	ldr	r3, [pc, #128]	@ (80025b8 <timer_configure_timebase+0xd0>)
 8002538:	2200      	movs	r2, #0
 800253a:	619a      	str	r2, [r3, #24]

    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800253c:	2200      	movs	r2, #0
 800253e:	2105      	movs	r1, #5
 8002540:	201c      	movs	r0, #28
 8002542:	f00c f8f0 	bl	800e726 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002546:	201c      	movs	r0, #28
 8002548:	f00c f909 	bl	800e75e <HAL_NVIC_EnableIRQ>

    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800254c:	481a      	ldr	r0, [pc, #104]	@ (80025b8 <timer_configure_timebase+0xd0>)
 800254e:	f00d fef5 	bl	801033c <HAL_TIM_Base_Init>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <timer_configure_timebase+0x74>
	{
      Error_Handler();
 8002558:	f7ff fd30 	bl	8001fbc <Error_Handler>
	}

  }

  if(tim_baseHandle->Instance==TIM4) {
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a16      	ldr	r2, [pc, #88]	@ (80025bc <timer_configure_timebase+0xd4>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d120      	bne.n	80025a8 <timer_configure_timebase+0xc0>
    htim4.Init.RepetitionCounter = 0x0000;
 8002566:	4b16      	ldr	r3, [pc, #88]	@ (80025c0 <timer_configure_timebase+0xd8>)
 8002568:	2200      	movs	r2, #0
 800256a:	615a      	str	r2, [r3, #20]
    htim4.Init.Prescaler = (uint16_t)prescaler;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	b29b      	uxth	r3, r3
 8002570:	461a      	mov	r2, r3
 8002572:	4b13      	ldr	r3, [pc, #76]	@ (80025c0 <timer_configure_timebase+0xd8>)
 8002574:	605a      	str	r2, [r3, #4]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002576:	4b12      	ldr	r3, [pc, #72]	@ (80025c0 <timer_configure_timebase+0xd8>)
 8002578:	2200      	movs	r2, #0
 800257a:	611a      	str	r2, [r3, #16]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800257c:	4b10      	ldr	r3, [pc, #64]	@ (80025c0 <timer_configure_timebase+0xd8>)
 800257e:	2200      	movs	r2, #0
 8002580:	609a      	str	r2, [r3, #8]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002582:	4b0f      	ldr	r3, [pc, #60]	@ (80025c0 <timer_configure_timebase+0xd8>)
 8002584:	2200      	movs	r2, #0
 8002586:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002588:	480d      	ldr	r0, [pc, #52]	@ (80025c0 <timer_configure_timebase+0xd8>)
 800258a:	f00d fed7 	bl	801033c <HAL_TIM_Base_Init>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <timer_configure_timebase+0xb0>
    {
	  Error_Handler();
 8002594:	f7ff fd12 	bl	8001fbc <Error_Handler>
    }

    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002598:	2200      	movs	r2, #0
 800259a:	2105      	movs	r1, #5
 800259c:	201e      	movs	r0, #30
 800259e:	f00c f8c2 	bl	800e726 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80025a2:	201e      	movs	r0, #30
 80025a4:	f00c f8db 	bl	800e75e <HAL_NVIC_EnableIRQ>

  }
  return 0;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000000 	.word	0x20000000
 80025b8:	20000fe4 	.word	0x20000fe4
 80025bc:	40000800 	.word	0x40000800
 80025c0:	2000102c 	.word	0x2000102c

080025c4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025c8:	4b11      	ldr	r3, [pc, #68]	@ (8002610 <MX_USART2_UART_Init+0x4c>)
 80025ca:	4a12      	ldr	r2, [pc, #72]	@ (8002614 <MX_USART2_UART_Init+0x50>)
 80025cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80025ce:	4b10      	ldr	r3, [pc, #64]	@ (8002610 <MX_USART2_UART_Init+0x4c>)
 80025d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002610 <MX_USART2_UART_Init+0x4c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <MX_USART2_UART_Init+0x4c>)
 80025de:	2200      	movs	r2, #0
 80025e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002610 <MX_USART2_UART_Init+0x4c>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025e8:	4b09      	ldr	r3, [pc, #36]	@ (8002610 <MX_USART2_UART_Init+0x4c>)
 80025ea:	220c      	movs	r2, #12
 80025ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ee:	4b08      	ldr	r3, [pc, #32]	@ (8002610 <MX_USART2_UART_Init+0x4c>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025f4:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <MX_USART2_UART_Init+0x4c>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025fa:	4805      	ldr	r0, [pc, #20]	@ (8002610 <MX_USART2_UART_Init+0x4c>)
 80025fc:	f00e fb4c 	bl	8010c98 <HAL_UART_Init>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002606:	f7ff fcd9 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800260a:	bf00      	nop
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	20001074 	.word	0x20001074
 8002614:	40004400 	.word	0x40004400

08002618 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b08a      	sub	sp, #40	@ 0x28
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002620:	f107 0314 	add.w	r3, r7, #20
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	605a      	str	r2, [r3, #4]
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	60da      	str	r2, [r3, #12]
 800262e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a19      	ldr	r2, [pc, #100]	@ (800269c <HAL_UART_MspInit+0x84>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d12b      	bne.n	8002692 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800263a:	2300      	movs	r3, #0
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	4b18      	ldr	r3, [pc, #96]	@ (80026a0 <HAL_UART_MspInit+0x88>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	4a17      	ldr	r2, [pc, #92]	@ (80026a0 <HAL_UART_MspInit+0x88>)
 8002644:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002648:	6413      	str	r3, [r2, #64]	@ 0x40
 800264a:	4b15      	ldr	r3, [pc, #84]	@ (80026a0 <HAL_UART_MspInit+0x88>)
 800264c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002652:	613b      	str	r3, [r7, #16]
 8002654:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002656:	2300      	movs	r3, #0
 8002658:	60fb      	str	r3, [r7, #12]
 800265a:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <HAL_UART_MspInit+0x88>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265e:	4a10      	ldr	r2, [pc, #64]	@ (80026a0 <HAL_UART_MspInit+0x88>)
 8002660:	f043 0301 	orr.w	r3, r3, #1
 8002664:	6313      	str	r3, [r2, #48]	@ 0x30
 8002666:	4b0e      	ldr	r3, [pc, #56]	@ (80026a0 <HAL_UART_MspInit+0x88>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002672:	230c      	movs	r3, #12
 8002674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267e:	2303      	movs	r3, #3
 8002680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002682:	2307      	movs	r3, #7
 8002684:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002686:	f107 0314 	add.w	r3, r7, #20
 800268a:	4619      	mov	r1, r3
 800268c:	4805      	ldr	r0, [pc, #20]	@ (80026a4 <HAL_UART_MspInit+0x8c>)
 800268e:	f00c f881 	bl	800e794 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002692:	bf00      	nop
 8002694:	3728      	adds	r7, #40	@ 0x28
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	40004400 	.word	0x40004400
 80026a0:	40023800 	.word	0x40023800
 80026a4:	40020000 	.word	0x40020000

080026a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80026a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026e0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80026ac:	f7ff fe2c 	bl	8002308 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026b0:	480c      	ldr	r0, [pc, #48]	@ (80026e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026b2:	490d      	ldr	r1, [pc, #52]	@ (80026e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026b4:	4a0d      	ldr	r2, [pc, #52]	@ (80026ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026b8:	e002      	b.n	80026c0 <LoopCopyDataInit>

080026ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026be:	3304      	adds	r3, #4

080026c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026c4:	d3f9      	bcc.n	80026ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026c6:	4a0a      	ldr	r2, [pc, #40]	@ (80026f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026c8:	4c0a      	ldr	r4, [pc, #40]	@ (80026f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026cc:	e001      	b.n	80026d2 <LoopFillZerobss>

080026ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026d0:	3204      	adds	r2, #4

080026d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026d4:	d3fb      	bcc.n	80026ce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80026d6:	f010 f927 	bl	8012928 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026da:	f7fe ff03 	bl	80014e4 <main>
  bx  lr    
 80026de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026e8:	200008dc 	.word	0x200008dc
  ldr r2, =_sidata
 80026ec:	0801c090 	.word	0x0801c090
  ldr r2, =_sbss
 80026f0:	200008e0 	.word	0x200008e0
  ldr r4, =_ebss
 80026f4:	20001888 	.word	0x20001888

080026f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026f8:	e7fe      	b.n	80026f8 <ADC_IRQHandler>

080026fa <inv_sensor_listener_notify>:

/** @brief Helper to notify a listener of a new sensor event
 */
static inline void inv_sensor_listener_notify(const inv_sensor_listener_t * listener,
		const inv_sensor_event_t * event)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
 8002702:	6039      	str	r1, [r7, #0]
	if(listener) {
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d006      	beq.n	8002718 <inv_sensor_listener_notify+0x1e>
		listener->event_cb(event, listener->context);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	6852      	ldr	r2, [r2, #4]
 8002712:	4611      	mov	r1, r2
 8002714:	6838      	ldr	r0, [r7, #0]
 8002716:	4798      	blx	r3
	}
}
 8002718:	bf00      	nop
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <inv_icm20948_reset_states>:
/** @brief Reset and initialize driver states
 *  @param[in] s             handle to driver states structure
 */
static inline void inv_icm20948_reset_states(struct inv_icm20948 * s,
		const struct inv_icm20948_serif * serif)
{
 8002720:	b5b0      	push	{r4, r5, r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
	assert(icm20948_instance == 0);
 800272a:	4b10      	ldr	r3, [pc, #64]	@ (800276c <inv_icm20948_reset_states+0x4c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d005      	beq.n	800273e <inv_icm20948_reset_states+0x1e>
 8002732:	4b0f      	ldr	r3, [pc, #60]	@ (8002770 <inv_icm20948_reset_states+0x50>)
 8002734:	4a0f      	ldr	r2, [pc, #60]	@ (8002774 <inv_icm20948_reset_states+0x54>)
 8002736:	21d8      	movs	r1, #216	@ 0xd8
 8002738:	480f      	ldr	r0, [pc, #60]	@ (8002778 <inv_icm20948_reset_states+0x58>)
 800273a:	f00e feb9 	bl	80114b0 <__assert_func>

	memset(s, 0, sizeof(*s));
 800273e:	f44f 629f 	mov.w	r2, #1272	@ 0x4f8
 8002742:	2100      	movs	r1, #0
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f010 f87d 	bl	8012844 <memset>
	s->serif = *serif;
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	4614      	mov	r4, r2
 8002750:	461d      	mov	r5, r3
 8002752:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002754:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002756:	e895 0003 	ldmia.w	r5, {r0, r1}
 800275a:	e884 0003 	stmia.w	r4, {r0, r1}
	icm20948_instance = s;
 800275e:	4a03      	ldr	r2, [pc, #12]	@ (800276c <inv_icm20948_reset_states+0x4c>)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6013      	str	r3, [r2, #0]
}
 8002764:	bf00      	nop
 8002766:	3708      	adds	r7, #8
 8002768:	46bd      	mov	sp, r7
 800276a:	bdb0      	pop	{r4, r5, r7, pc}
 800276c:	2000156c 	.word	0x2000156c
 8002770:	08016ee4 	.word	0x08016ee4
 8002774:	0801b67c 	.word	0x0801b67c
 8002778:	08016efc 	.word	0x08016efc

0800277c <idd_sensortype_2_driver>:
	inv_device_icm20948_write_mems_register,
	inv_device_icm20948_read_mems_register,
};

static enum inv_icm20948_sensor idd_sensortype_2_driver(int sensor)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3b01      	subs	r3, #1
 8002788:	2b20      	cmp	r3, #32
 800278a:	d86d      	bhi.n	8002868 <idd_sensortype_2_driver+0xec>
 800278c:	a201      	add	r2, pc, #4	@ (adr r2, 8002794 <idd_sensortype_2_driver+0x18>)
 800278e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002792:	bf00      	nop
 8002794:	08002821 	.word	0x08002821
 8002798:	08002849 	.word	0x08002849
 800279c:	08002861 	.word	0x08002861
 80027a0:	08002825 	.word	0x08002825
 80027a4:	08002869 	.word	0x08002869
 80027a8:	08002869 	.word	0x08002869
 80027ac:	08002869 	.word	0x08002869
 80027b0:	08002869 	.word	0x08002869
 80027b4:	08002859 	.word	0x08002859
 80027b8:	0800285d 	.word	0x0800285d
 80027bc:	08002841 	.word	0x08002841
 80027c0:	08002869 	.word	0x08002869
 80027c4:	08002869 	.word	0x08002869
 80027c8:	08002829 	.word	0x08002829
 80027cc:	0800283d 	.word	0x0800283d
 80027d0:	0800282d 	.word	0x0800282d
 80027d4:	0800284d 	.word	0x0800284d
 80027d8:	08002835 	.word	0x08002835
 80027dc:	08002839 	.word	0x08002839
 80027e0:	08002845 	.word	0x08002845
 80027e4:	08002869 	.word	0x08002869
 80027e8:	08002855 	.word	0x08002855
 80027ec:	08002869 	.word	0x08002869
 80027f0:	08002869 	.word	0x08002869
 80027f4:	08002851 	.word	0x08002851
 80027f8:	08002831 	.word	0x08002831
 80027fc:	08002869 	.word	0x08002869
 8002800:	08002865 	.word	0x08002865
 8002804:	08002869 	.word	0x08002869
 8002808:	08002869 	.word	0x08002869
 800280c:	08002869 	.word	0x08002869
 8002810:	08002819 	.word	0x08002819
 8002814:	0800281d 	.word	0x0800281d
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:       return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 8002818:	2302      	movs	r3, #2
 800281a:	e026      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:           return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 800281c:	2303      	movs	r3, #3
 800281e:	e024      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ACCELEROMETER:           return INV_ICM20948_SENSOR_ACCELEROMETER;
 8002820:	2300      	movs	r3, #0
 8002822:	e022      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GYROSCOPE:               return INV_ICM20948_SENSOR_GYROSCOPE;
 8002824:	2301      	movs	r3, #1
 8002826:	e020      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 8002828:	2304      	movs	r3, #4
 800282a:	e01e      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:         return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 800282c:	2305      	movs	r3, #5
 800282e:	e01c      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_BAC:                     return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 8002830:	2306      	movs	r3, #6
 8002832:	e01a      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_DETECTOR:           return INV_ICM20948_SENSOR_STEP_DETECTOR;
 8002834:	2307      	movs	r3, #7
 8002836:	e018      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_COUNTER:            return INV_ICM20948_SENSOR_STEP_COUNTER;
 8002838:	2308      	movs	r3, #8
 800283a:	e016      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:    return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 800283c:	2309      	movs	r3, #9
 800283e:	e014      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ROTATION_VECTOR:         return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 8002840:	230a      	movs	r3, #10
 8002842:	e012      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:  return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 8002844:	230b      	movs	r3, #11
 8002846:	e010      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_MAGNETOMETER:            return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 8002848:	230c      	movs	r3, #12
 800284a:	e00e      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_SMD:                     return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800284c:	230d      	movs	r3, #13
 800284e:	e00c      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:         return INV_ICM20948_SENSOR_FLIP_PICKUP;
 8002850:	230e      	movs	r3, #14
 8002852:	e00a      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_TILT_DETECTOR:           return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 8002854:	230f      	movs	r3, #15
 8002856:	e008      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GRAVITY:                 return INV_ICM20948_SENSOR_GRAVITY;
 8002858:	2310      	movs	r3, #16
 800285a:	e006      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:     return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 800285c:	2311      	movs	r3, #17
 800285e:	e004      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ORIENTATION:             return INV_ICM20948_SENSOR_ORIENTATION;
 8002860:	2312      	movs	r3, #18
 8002862:	e002      	b.n	800286a <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_B2S:                     return INV_ICM20948_SENSOR_B2S;
 8002864:	2313      	movs	r3, #19
 8002866:	e000      	b.n	800286a <idd_sensortype_2_driver+0xee>
	default:                                      return INV_ICM20948_SENSOR_MAX;
 8002868:	2314      	movs	r3, #20
	}
}
 800286a:	4618      	mov	r0, r3
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop

08002878 <idd_driver_2_sensortype>:

static int idd_driver_2_sensortype(enum inv_icm20948_sensor sensor)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	2b13      	cmp	r3, #19
 8002886:	d853      	bhi.n	8002930 <idd_driver_2_sensortype+0xb8>
 8002888:	a201      	add	r2, pc, #4	@ (adr r2, 8002890 <idd_driver_2_sensortype+0x18>)
 800288a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800288e:	bf00      	nop
 8002890:	080028e1 	.word	0x080028e1
 8002894:	080028e5 	.word	0x080028e5
 8002898:	080028e9 	.word	0x080028e9
 800289c:	080028ed 	.word	0x080028ed
 80028a0:	080028f1 	.word	0x080028f1
 80028a4:	080028f5 	.word	0x080028f5
 80028a8:	080028f9 	.word	0x080028f9
 80028ac:	080028fd 	.word	0x080028fd
 80028b0:	08002901 	.word	0x08002901
 80028b4:	08002905 	.word	0x08002905
 80028b8:	08002909 	.word	0x08002909
 80028bc:	0800290d 	.word	0x0800290d
 80028c0:	08002911 	.word	0x08002911
 80028c4:	08002915 	.word	0x08002915
 80028c8:	08002919 	.word	0x08002919
 80028cc:	0800291d 	.word	0x0800291d
 80028d0:	08002921 	.word	0x08002921
 80028d4:	08002925 	.word	0x08002925
 80028d8:	08002929 	.word	0x08002929
 80028dc:	0800292d 	.word	0x0800292d
	case INV_ICM20948_SENSOR_ACCELEROMETER:                    return INV_SENSOR_TYPE_ACCELEROMETER;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e026      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                        return INV_SENSOR_TYPE_GYROSCOPE;
 80028e4:	2304      	movs	r3, #4
 80028e6:	e024      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:                return INV_SENSOR_TYPE_RAW_ACCELEROMETER;
 80028e8:	2320      	movs	r3, #32
 80028ea:	e022      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                    return INV_SENSOR_TYPE_RAW_GYROSCOPE;
 80028ec:	2321      	movs	r3, #33	@ 0x21
 80028ee:	e020      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_SENSOR_TYPE_UNCAL_MAGNETOMETER;
 80028f0:	230e      	movs	r3, #14
 80028f2:	e01e      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_SENSOR_TYPE_UNCAL_GYROSCOPE;
 80028f4:	2310      	movs	r3, #16
 80028f6:	e01c      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_SENSOR_TYPE_BAC;
 80028f8:	231a      	movs	r3, #26
 80028fa:	e01a      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                    return INV_SENSOR_TYPE_STEP_DETECTOR;
 80028fc:	2312      	movs	r3, #18
 80028fe:	e018      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                     return INV_SENSOR_TYPE_STEP_COUNTER;
 8002900:	2313      	movs	r3, #19
 8002902:	e016      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:             return INV_SENSOR_TYPE_GAME_ROTATION_VECTOR;
 8002904:	230f      	movs	r3, #15
 8002906:	e014      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:                  return INV_SENSOR_TYPE_ROTATION_VECTOR;
 8002908:	230b      	movs	r3, #11
 800290a:	e012      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR;
 800290c:	2314      	movs	r3, #20
 800290e:	e010      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:                return INV_SENSOR_TYPE_MAGNETOMETER;
 8002910:	2302      	movs	r3, #2
 8002912:	e00e      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_SENSOR_TYPE_SMD;
 8002914:	2311      	movs	r3, #17
 8002916:	e00c      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                      return INV_SENSOR_TYPE_PICK_UP_GESTURE;
 8002918:	2319      	movs	r3, #25
 800291a:	e00a      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_SENSOR_TYPE_TILT_DETECTOR;
 800291c:	2316      	movs	r3, #22
 800291e:	e008      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                          return INV_SENSOR_TYPE_GRAVITY;
 8002920:	2309      	movs	r3, #9
 8002922:	e006      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:              return INV_SENSOR_TYPE_LINEAR_ACCELERATION;
 8002924:	230a      	movs	r3, #10
 8002926:	e004      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                      return INV_SENSOR_TYPE_ORIENTATION;
 8002928:	2303      	movs	r3, #3
 800292a:	e002      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_B2S:                              return INV_SENSOR_TYPE_B2S;
 800292c:	231c      	movs	r3, #28
 800292e:	e000      	b.n	8002932 <idd_driver_2_sensortype+0xba>
	default:                                                   return INV_SENSOR_TYPE_MAX;
 8002930:	2341      	movs	r3, #65	@ 0x41
	}
}
 8002932:	4618      	mov	r0, r3
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop

08002940 <host_serif_read_reg_legacy>:
static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event);

static int host_serif_read_reg_legacy(void * context, uint8_t reg, uint8_t * data, uint32_t len)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	607a      	str	r2, [r7, #4]
 800294a:	603b      	str	r3, [r7, #0]
 800294c:	460b      	mov	r3, r1
 800294e:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	617b      	str	r3, [r7, #20]

	return serif->read_reg(reg, data, len);
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	7af8      	ldrb	r0, [r7, #11]
 800295a:	683a      	ldr	r2, [r7, #0]
 800295c:	6879      	ldr	r1, [r7, #4]
 800295e:	4798      	blx	r3
 8002960:	4603      	mov	r3, r0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3718      	adds	r7, #24
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <host_serif_write_reg_legacy>:
/* For BW compatibility
 * wrapper function to adapt prototype of write_reg() as defined in inv_host_serif
 * to expected prototype for inv_serif_hal
 */
static int host_serif_write_reg_legacy(void * context, uint8_t reg, const uint8_t * data, uint32_t len)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b086      	sub	sp, #24
 800296e:	af00      	add	r7, sp, #0
 8002970:	60f8      	str	r0, [r7, #12]
 8002972:	607a      	str	r2, [r7, #4]
 8002974:	603b      	str	r3, [r7, #0]
 8002976:	460b      	mov	r3, r1
 8002978:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	617b      	str	r3, [r7, #20]

	return serif->write_reg(reg, data, len);
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	7af8      	ldrb	r0, [r7, #11]
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	4798      	blx	r3
 800298a:	4603      	mov	r3, r0
}
 800298c:	4618      	mov	r0, r3
 800298e:	3718      	adds	r7, #24
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <inv_device_icm20948_init>:

void inv_device_icm20948_init(inv_device_icm20948_t * self,
		const inv_host_serif_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 8002994:	b5b0      	push	{r4, r5, r7, lr}
 8002996:	b08c      	sub	sp, #48	@ 0x30
 8002998:	af02      	add	r7, sp, #8
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
 80029a0:	603b      	str	r3, [r7, #0]
	/* create an a inv_serif_hal_t object from a inv_host_serif_t */
	const inv_serif_hal_t serif_hal = {
 80029a2:	4b14      	ldr	r3, [pc, #80]	@ (80029f4 <inv_device_icm20948_init+0x60>)
 80029a4:	613b      	str	r3, [r7, #16]
 80029a6:	4b14      	ldr	r3, [pc, #80]	@ (80029f8 <inv_device_icm20948_init+0x64>)
 80029a8:	617b      	str	r3, [r7, #20]
		host_serif_read_reg_legacy, host_serif_write_reg_legacy, /* use small wrappers to adapt prototype */
		serif->max_read_size, serif->max_write_size,
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	695b      	ldr	r3, [r3, #20]
	const inv_serif_hal_t serif_hal = {
 80029ae:	61bb      	str	r3, [r7, #24]
		serif->max_read_size, serif->max_write_size,
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	699b      	ldr	r3, [r3, #24]
	const inv_serif_hal_t serif_hal = {
 80029b4:	61fb      	str	r3, [r7, #28]
		serif->serif_type, &self->legacy_serif
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	69db      	ldr	r3, [r3, #28]
	const inv_serif_hal_t serif_hal = {
 80029ba:	623b      	str	r3, [r7, #32]
		serif->serif_type, &self->legacy_serif
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	330c      	adds	r3, #12
	const inv_serif_hal_t serif_hal = {
 80029c0:	627b      	str	r3, [r7, #36]	@ 0x24
	};

	/* call the 'constructor' */
	inv_device_icm20948_init2(self, &serif_hal, listener, dmp3_image, dmp3_image_size);
 80029c2:	f107 0110 	add.w	r1, r7, #16
 80029c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 f814 	bl	80029fc <inv_device_icm20948_init2>
	/* keep a copy of the user inv_host_serif_t (used in the _legacy callbacks) */
	self->legacy_serif = *serif;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	68ba      	ldr	r2, [r7, #8]
 80029d8:	f103 040c 	add.w	r4, r3, #12
 80029dc:	4615      	mov	r5, r2
 80029de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029e2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80029e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80029ea:	bf00      	nop
 80029ec:	3728      	adds	r7, #40	@ 0x28
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bdb0      	pop	{r4, r5, r7, pc}
 80029f2:	bf00      	nop
 80029f4:	08002941 	.word	0x08002941
 80029f8:	0800296b 	.word	0x0800296b

080029fc <inv_device_icm20948_init2>:

void inv_device_icm20948_init2(inv_device_icm20948_t * self,
		const inv_serif_hal_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b08a      	sub	sp, #40	@ 0x28
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
 8002a08:	603b      	str	r3, [r7, #0]
	struct inv_icm20948_serif icm20948_serif;

	assert(self);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d105      	bne.n	8002a1c <inv_device_icm20948_init2+0x20>
 8002a10:	4b2a      	ldr	r3, [pc, #168]	@ (8002abc <inv_device_icm20948_init2+0xc0>)
 8002a12:	4a2b      	ldr	r2, [pc, #172]	@ (8002ac0 <inv_device_icm20948_init2+0xc4>)
 8002a14:	219c      	movs	r1, #156	@ 0x9c
 8002a16:	482b      	ldr	r0, [pc, #172]	@ (8002ac4 <inv_device_icm20948_init2+0xc8>)
 8002a18:	f00e fd4a 	bl	80114b0 <__assert_func>

	memset(self, 0, sizeof(*self));
 8002a1c:	f44f 62a6 	mov.w	r2, #1328	@ 0x530
 8002a20:	2100      	movs	r1, #0
 8002a22:	68f8      	ldr	r0, [r7, #12]
 8002a24:	f00f ff0e 	bl	8012844 <memset>
	
	/* initialize icm20948 serif structure */
	icm20948_serif.context   = serif->context;
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	695b      	ldr	r3, [r3, #20]
 8002a2c:	613b      	str	r3, [r7, #16]
	icm20948_serif.read_reg  = serif->read_reg;
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	617b      	str	r3, [r7, #20]
	icm20948_serif.write_reg = serif->write_reg;
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	61bb      	str	r3, [r7, #24]
	icm20948_serif.max_read  = serif->max_read_transaction_size;
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	61fb      	str	r3, [r7, #28]
	icm20948_serif.max_write = serif->max_write_transaction_size;
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	623b      	str	r3, [r7, #32]
	icm20948_serif.is_spi    = !!(serif->serif_type == INV_SERIF_HAL_TYPE_SPI);
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	bf0c      	ite	eq
 8002a4e:	2301      	moveq	r3, #1
 8002a50:	2300      	movne	r3, #0
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	627b      	str	r3, [r7, #36]	@ 0x24
	
	/* build base */
	self->base.instance = self;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	601a      	str	r2, [r3, #0]
	self->base.vt       = &device_icm20948_vt;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	4a1a      	ldr	r2, [pc, #104]	@ (8002ac8 <inv_device_icm20948_init2+0xcc>)
 8002a60:	605a      	str	r2, [r3, #4]
	self->base.listener = listener;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	609a      	str	r2, [r3, #8]
	self->dmp3_image = dmp3_image;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528
	self->dmp3_image_size = dmp3_image_size;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a74:	f8c3 252c 	str.w	r2, [r3, #1324]	@ 0x52c
	/* reset icm20948 driver states */
	inv_icm20948_reset_states(&self->icm20948_states, &icm20948_serif);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	3330      	adds	r3, #48	@ 0x30
 8002a7c:	f107 0210 	add.w	r2, r7, #16
 8002a80:	4611      	mov	r1, r2
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff fe4c 	bl	8002720 <inv_icm20948_reset_states>
	
	/* initialise mounting matrix to identity */
	self->icm20948_states.mounting_matrix[0] = 1;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
	self->icm20948_states.mounting_matrix[4] = 1;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
	self->icm20948_states.mounting_matrix[8] = 1;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	/*initialise base state structure*/
	inv_icm20948_init_structure(&self->icm20948_states);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	3330      	adds	r3, #48	@ 0x30
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f008 ff97 	bl	800b9d8 <inv_icm20948_init_structure>
	
#if (MEMS_CHIP == HW_ICM20948)
	/*force the usage of akm9916 for 20948*/
	inv_device_icm20948_init_aux_compass( self, INV_ICM20948_COMPASS_ID_AK09916, 0x0C);
 8002aaa:	220c      	movs	r2, #12
 8002aac:	2103      	movs	r1, #3
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 fa68 	bl	8002f84 <inv_device_icm20948_init_aux_compass>
#endif
}
 8002ab4:	bf00      	nop
 8002ab6:	3728      	adds	r7, #40	@ 0x28
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	08016f30 	.word	0x08016f30
 8002ac0:	0801b660 	.word	0x0801b660
 8002ac4:	08016f38 	.word	0x08016f38
 8002ac8:	0801b608 	.word	0x0801b608

08002acc <inv_device_icm20948_poll>:

int inv_device_icm20948_poll(void * context)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	60fb      	str	r3, [r7, #12]

	return inv_icm20948_poll_sensor(&self->icm20948_states, self, data_handler);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	3330      	adds	r3, #48	@ 0x30
 8002adc:	4a04      	ldr	r2, [pc, #16]	@ (8002af0 <inv_device_icm20948_poll+0x24>)
 8002ade:	68f9      	ldr	r1, [r7, #12]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f009 fd6b 	bl	800c5bc <inv_icm20948_poll_sensor>
 8002ae6:	4603      	mov	r3, r0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	080030ed 	.word	0x080030ed

08002af4 <inv_device_icm20948_whoami>:

int inv_device_icm20948_whoami(void * context, uint8_t * whoami)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	60fb      	str	r3, [r7, #12]

	assert(whoami);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d105      	bne.n	8002b14 <inv_device_icm20948_whoami+0x20>
 8002b08:	4b08      	ldr	r3, [pc, #32]	@ (8002b2c <inv_device_icm20948_whoami+0x38>)
 8002b0a:	4a09      	ldr	r2, [pc, #36]	@ (8002b30 <inv_device_icm20948_whoami+0x3c>)
 8002b0c:	21ca      	movs	r1, #202	@ 0xca
 8002b0e:	4809      	ldr	r0, [pc, #36]	@ (8002b34 <inv_device_icm20948_whoami+0x40>)
 8002b10:	f00e fcce 	bl	80114b0 <__assert_func>

	return inv_icm20948_get_whoami(&self->icm20948_states, whoami);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	3330      	adds	r3, #48	@ 0x30
 8002b18:	6839      	ldr	r1, [r7, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f008 ff04 	bl	800b928 <inv_icm20948_get_whoami>
 8002b20:	4603      	mov	r3, r0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	08016f64 	.word	0x08016f64
 8002b30:	0801b698 	.word	0x0801b698
 8002b34:	08016f38 	.word	0x08016f38

08002b38 <inv_device_icm20948_reset>:

int inv_device_icm20948_reset(void * context)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
	int rc = 0;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60fb      	str	r3, [r7, #12]

	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reseting device...");
 8002b44:	4910      	ldr	r1, [pc, #64]	@ (8002b88 <inv_device_icm20948_reset+0x50>)
 8002b46:	2004      	movs	r0, #4
 8002b48:	f00b fc7a 	bl	800e440 <inv_msg>
	rc |= inv_device_icm20948_cleanup(context);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f000 f89d 	bl	8002c8c <inv_device_icm20948_cleanup>
 8002b52:	4602      	mov	r2, r0
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	60fb      	str	r3, [r7, #12]
	rc |= inv_device_icm20948_setup(context);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 f818 	bl	8002b90 <inv_device_icm20948_setup>
 8002b60:	4602      	mov	r2, r0
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	60fb      	str	r3, [r7, #12]
	
		if(rc != 0) {
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d006      	beq.n	8002b7c <inv_device_icm20948_reset+0x44>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Icm20648 reset returned %d", rc);
 8002b6e:	68fa      	ldr	r2, [r7, #12]
 8002b70:	4906      	ldr	r1, [pc, #24]	@ (8002b8c <inv_device_icm20948_reset+0x54>)
 8002b72:	2001      	movs	r0, #1
 8002b74:	f00b fc64 	bl	800e440 <inv_msg>
		return rc;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	e000      	b.n	8002b7e <inv_device_icm20948_reset+0x46>
	}

	return 0;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	08016f6c 	.word	0x08016f6c
 8002b8c:	08016f80 	.word	0x08016f80

08002b90 <inv_device_icm20948_setup>:

int inv_device_icm20948_setup(void * context)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	617b      	str	r3, [r7, #20]
	int rc;
	uint8_t whoami;

	INV_MSG(INV_MSG_LEVEL_INFO, "Booting up Icm20948...");
 8002b9c:	4933      	ldr	r1, [pc, #204]	@ (8002c6c <inv_device_icm20948_setup+0xdc>)
 8002b9e:	2003      	movs	r0, #3
 8002ba0:	f00b fc4e 	bl	800e440 <inv_msg>

	/* Check WHOAMI */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reading WHOAMI...");
 8002ba4:	4932      	ldr	r1, [pc, #200]	@ (8002c70 <inv_device_icm20948_setup+0xe0>)
 8002ba6:	2004      	movs	r0, #4
 8002ba8:	f00b fc4a 	bl	800e440 <inv_msg>
	if((rc = inv_device_icm20948_whoami(self, &whoami)) != 0) {
 8002bac:	f107 030f 	add.w	r3, r7, #15
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	6978      	ldr	r0, [r7, #20]
 8002bb4:	f7ff ff9e 	bl	8002af4 <inv_device_icm20948_whoami>
 8002bb8:	6138      	str	r0, [r7, #16]
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d006      	beq.n	8002bce <inv_device_icm20948_setup+0x3e>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d when reading WHOAMI value", rc);
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	492c      	ldr	r1, [pc, #176]	@ (8002c74 <inv_device_icm20948_setup+0xe4>)
 8002bc4:	2001      	movs	r0, #1
 8002bc6:	f00b fc3b 	bl	800e440 <inv_msg>
		return rc;
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	e049      	b.n	8002c62 <inv_device_icm20948_setup+0xd2>
	}

	if(whoami == 0 || whoami == 0xff) {
 8002bce:	7bfb      	ldrb	r3, [r7, #15]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d002      	beq.n	8002bda <inv_device_icm20948_setup+0x4a>
 8002bd4:	7bfb      	ldrb	r3, [r7, #15]
 8002bd6:	2bff      	cmp	r3, #255	@ 0xff
 8002bd8:	d108      	bne.n	8002bec <inv_device_icm20948_setup+0x5c>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Unexpected WHOAMI value 0x%x. Aborting setup.", whoami);
 8002bda:	7bfb      	ldrb	r3, [r7, #15]
 8002bdc:	461a      	mov	r2, r3
 8002bde:	4926      	ldr	r1, [pc, #152]	@ (8002c78 <inv_device_icm20948_setup+0xe8>)
 8002be0:	2001      	movs	r0, #1
 8002be2:	f00b fc2d 	bl	800e440 <inv_msg>
		return INV_ERROR;
 8002be6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bea:	e03a      	b.n	8002c62 <inv_device_icm20948_setup+0xd2>
	} else {
		INV_MSG(INV_MSG_LEVEL_INFO, "WHOAMI value: 0x%x", whoami);
 8002bec:	7bfb      	ldrb	r3, [r7, #15]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	4922      	ldr	r1, [pc, #136]	@ (8002c7c <inv_device_icm20948_setup+0xec>)
 8002bf2:	2003      	movs	r0, #3
 8002bf4:	f00b fc24 	bl	800e440 <inv_msg>
	}
	/* Setup accel and gyro mounting matrix and associated angle for current board */
	inv_icm20948_init_matrix(&self->icm20948_states);
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	3330      	adds	r3, #48	@ 0x30
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f008 fea3 	bl	800b948 <inv_icm20948_init_matrix>

	/* set default power mode */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Putting Icm20948 in sleep mode...");
 8002c02:	491f      	ldr	r1, [pc, #124]	@ (8002c80 <inv_device_icm20948_setup+0xf0>)
 8002c04:	2004      	movs	r0, #4
 8002c06:	f00b fc1b 	bl	800e440 <inv_msg>
	if((rc = inv_icm20948_initialize(&self->icm20948_states, self->dmp3_image,
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	f8d3 1528 	ldr.w	r1, [r3, #1320]	@ 0x528
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f8d3 352c 	ldr.w	r3, [r3, #1324]	@ 0x52c
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	f008 ff0c 	bl	800ba3a <inv_icm20948_initialize>
 8002c22:	6138      	str	r0, [r7, #16]
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d114      	bne.n	8002c54 <inv_device_icm20948_setup+0xc4>
			self->dmp3_image_size)) != 0)
		goto error;
 
	/* Initialize auxiliary sensors */
	inv_icm20948_initialize_auxiliary(&self->icm20948_states);
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	3330      	adds	r3, #48	@ 0x30
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f009 fa2e 	bl	800c090 <inv_icm20948_initialize_auxiliary>

	inv_icm20948_init_scale(&self->icm20948_states);
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	3330      	adds	r3, #48	@ 0x30
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f008 ff25 	bl	800ba88 <inv_icm20948_init_scale>

	/* re-initialise base state structure */
	inv_icm20948_init_structure(&self->icm20948_states);
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	3330      	adds	r3, #48	@ 0x30
 8002c42:	4618      	mov	r0, r3
 8002c44:	f008 fec8 	bl	800b9d8 <inv_icm20948_init_structure>
	
	/* we should be good to go ! */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "We're good to go !");
 8002c48:	490e      	ldr	r1, [pc, #56]	@ (8002c84 <inv_device_icm20948_setup+0xf4>)
 8002c4a:	2004      	movs	r0, #4
 8002c4c:	f00b fbf8 	bl	800e440 <inv_msg>

	return 0;
 8002c50:	2300      	movs	r3, #0
 8002c52:	e006      	b.n	8002c62 <inv_device_icm20948_setup+0xd2>
		goto error;
 8002c54:	bf00      	nop
error:
	INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d while setting-up device.", rc);
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	490b      	ldr	r1, [pc, #44]	@ (8002c88 <inv_device_icm20948_setup+0xf8>)
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	f00b fbf0 	bl	800e440 <inv_msg>

	return rc;
 8002c60:	693b      	ldr	r3, [r7, #16]
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3718      	adds	r7, #24
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	08016f9c 	.word	0x08016f9c
 8002c70:	08016fb4 	.word	0x08016fb4
 8002c74:	08016fc8 	.word	0x08016fc8
 8002c78:	08016fec 	.word	0x08016fec
 8002c7c:	0801701c 	.word	0x0801701c
 8002c80:	08017030 	.word	0x08017030
 8002c84:	08017054 	.word	0x08017054
 8002c88:	08017068 	.word	0x08017068

08002c8c <inv_device_icm20948_cleanup>:

int inv_device_icm20948_cleanup(void * context)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
	int i = 0;
 8002c94:	2300      	movs	r3, #0
 8002c96:	60fb      	str	r3, [r7, #12]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	60bb      	str	r3, [r7, #8]

	/* Disable all supported sensors */
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	e00e      	b.n	8002cc0 <inv_device_icm20948_cleanup+0x34>
		if (inv_device_icm20948_ping_sensor(context, i) == 0)
 8002ca2:	68f9      	ldr	r1, [r7, #12]
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 f87f 	bl	8002da8 <inv_device_icm20948_ping_sensor>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d104      	bne.n	8002cba <inv_device_icm20948_cleanup+0x2e>
			inv_device_icm20948_enable_sensor(context, i, 0);
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	68f9      	ldr	r1, [r7, #12]
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f000 f8cc 	bl	8002e52 <inv_device_icm20948_enable_sensor>
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2b40      	cmp	r3, #64	@ 0x40
 8002cc4:	dded      	ble.n	8002ca2 <inv_device_icm20948_cleanup+0x16>
	}	
	
	return inv_icm20948_soft_reset(&self->icm20948_states);
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	3330      	adds	r3, #48	@ 0x30
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f009 f9f6 	bl	800c0bc <inv_icm20948_soft_reset>
 8002cd0:	4603      	mov	r3, r0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <inv_device_icm20948_load>:

int inv_device_icm20948_load(void * context, int what,
		const uint8_t * image, uint32_t size, inv_bool_t verify, inv_bool_t force)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b086      	sub	sp, #24
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	60f8      	str	r0, [r7, #12]
 8002ce2:	60b9      	str	r1, [r7, #8]
 8002ce4:	607a      	str	r2, [r7, #4]
 8002ce6:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	617b      	str	r3, [r7, #20]
	(void)what;
	(void)verify;
	(void)force;

	return inv_icm20948_load(&self->icm20948_states, image, size);
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	3330      	adds	r3, #48	@ 0x30
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	b292      	uxth	r2, r2
 8002cf4:	6879      	ldr	r1, [r7, #4]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f009 fa81 	bl	800c1fe <inv_icm20948_load>
 8002cfc:	4603      	mov	r3, r0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3718      	adds	r7, #24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
	...

08002d08 <inv_device_icm20948_self_test>:

int inv_device_icm20948_self_test(void * context, int sensor)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	60bb      	str	r3, [r7, #8]
	int rc;

	if(inv_device_icm20948_ping_sensor(context, sensor) != 0)
 8002d16:	6839      	ldr	r1, [r7, #0]
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f000 f845 	bl	8002da8 <inv_device_icm20948_ping_sensor>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d002      	beq.n	8002d2a <inv_device_icm20948_self_test+0x22>
		return INV_ERROR_BAD_ARG;
 8002d24:	f06f 030a 	mvn.w	r3, #10
 8002d28:	e037      	b.n	8002d9a <inv_device_icm20948_self_test+0x92>

	if((sensor != INV_SENSOR_TYPE_RAW_ACCELEROMETER) &&
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	2b20      	cmp	r3, #32
 8002d2e:	d00e      	beq.n	8002d4e <inv_device_icm20948_self_test+0x46>
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d00b      	beq.n	8002d4e <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_ACCELEROMETER) &&
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	2b21      	cmp	r3, #33	@ 0x21
 8002d3a:	d008      	beq.n	8002d4e <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_RAW_GYROSCOPE) &&
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	2b04      	cmp	r3, #4
 8002d40:	d005      	beq.n	8002d4e <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_GYROSCOPE) &&
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d002      	beq.n	8002d4e <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_MAGNETOMETER))
			//(sensor != INV_SENSOR_TYPE_RAW_MAGNETOMETER) AxL add rawmag
		return INV_ERROR_BAD_ARG;
 8002d48:	f06f 030a 	mvn.w	r3, #10
 8002d4c:	e025      	b.n	8002d9a <inv_device_icm20948_self_test+0x92>

	if(self->icm20948_states.selftest_done) {
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d005      	beq.n	8002d64 <inv_device_icm20948_self_test+0x5c>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Self-test already ran once!");
 8002d58:	4912      	ldr	r1, [pc, #72]	@ (8002da4 <inv_device_icm20948_self_test+0x9c>)
 8002d5a:	2002      	movs	r0, #2
 8002d5c:	f00b fb70 	bl	800e440 <inv_msg>
		return INV_ERROR_SUCCESS;
 8002d60:	2300      	movs	r3, #0
 8002d62:	e01a      	b.n	8002d9a <inv_device_icm20948_self_test+0x92>
	}

	/* Reset the device in case the self-test doesn't run at start */
	inv_device_icm20948_cleanup(context);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f7ff ff91 	bl	8002c8c <inv_device_icm20948_cleanup>
	if((inv_icm20948_run_selftest(&self->icm20948_states) & INV_ICM20948_SELF_TEST_OK) 
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	3330      	adds	r3, #48	@ 0x30
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f008 fc0c 	bl	800b58c <inv_icm20948_run_selftest>
 8002d74:	4603      	mov	r3, r0
 8002d76:	f003 0307 	and.w	r3, r3, #7
 8002d7a:	2b07      	cmp	r3, #7
 8002d7c:	d106      	bne.n	8002d8c <inv_device_icm20948_self_test+0x84>
			== INV_ICM20948_SELF_TEST_OK) {
		self->icm20948_states.selftest_done = 1;
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	2201      	movs	r2, #1
 8002d82:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
		rc = 0;
 8002d86:	2300      	movs	r3, #0
 8002d88:	60fb      	str	r3, [r7, #12]
 8002d8a:	e002      	b.n	8002d92 <inv_device_icm20948_self_test+0x8a>
	}
	else
		rc = INV_ERROR;
 8002d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d90:	60fb      	str	r3, [r7, #12]

	/* It's advised to re-init the device after self-test for normal use */
	inv_device_icm20948_reset(context);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7ff fed0 	bl	8002b38 <inv_device_icm20948_reset>
	return rc;
 8002d98:	68fb      	ldr	r3, [r7, #12]
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	0801708c 	.word	0x0801708c

08002da8 <inv_device_icm20948_ping_sensor>:

int inv_device_icm20948_ping_sensor(void * context, int sensor)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	60fb      	str	r3, [r7, #12]
	
	/* HW sensors */
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	2b20      	cmp	r3, #32
 8002dba:	d029      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	2b21      	cmp	r3, #33	@ 0x21
 8002dc0:	d026      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_RAW_GYROSCOPE) ||
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	2b0f      	cmp	r3, #15
 8002dc6:	d023      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GAME_ROTATION_VECTOR) ||
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d020      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_ACCELEROMETER) ||
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	2b04      	cmp	r3, #4
 8002dd2:	d01d      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GYROSCOPE) ||
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	2b10      	cmp	r3, #16
 8002dd8:	d01a      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_UNCAL_GYROSCOPE) ||
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	2b11      	cmp	r3, #17
 8002dde:	d017      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_SMD) ||
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	2b12      	cmp	r3, #18
 8002de4:	d014      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_DETECTOR) ||
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	2b13      	cmp	r3, #19
 8002dea:	d011      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_COUNTER) ||
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	2b1c      	cmp	r3, #28
 8002df0:	d00e      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_B2S) ||
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	2b19      	cmp	r3, #25
 8002df6:	d00b      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_PICK_UP_GESTURE) ||
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	2b1a      	cmp	r3, #26
 8002dfc:	d008      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_BAC) ||
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	2b09      	cmp	r3, #9
 8002e02:	d005      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GRAVITY) ||
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	2b0a      	cmp	r3, #10
 8002e08:	d002      	beq.n	8002e10 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_LINEAR_ACCELERATION) ||
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	2b16      	cmp	r3, #22
 8002e0e:	d101      	bne.n	8002e14 <inv_device_icm20948_ping_sensor+0x6c>
	    (sensor == INV_SENSOR_TYPE_TILT_DETECTOR) ) {
		return 0;
 8002e10:	2300      	movs	r3, #0
 8002e12:	e01a      	b.n	8002e4a <inv_device_icm20948_ping_sensor+0xa2>
	} else if( (sensor == INV_SENSOR_TYPE_MAGNETOMETER) ||
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d00b      	beq.n	8002e32 <inv_device_icm20948_ping_sensor+0x8a>
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	2b0e      	cmp	r3, #14
 8002e1e:	d008      	beq.n	8002e32 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_UNCAL_MAGNETOMETER) ||
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	2b14      	cmp	r3, #20
 8002e24:	d005      	beq.n	8002e32 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR) ||
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	2b03      	cmp	r3, #3
 8002e2a:	d002      	beq.n	8002e32 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_ORIENTATION) ||
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	2b0b      	cmp	r3, #11
 8002e30:	d109      	bne.n	8002e46 <inv_device_icm20948_ping_sensor+0x9e>
	           (sensor == INV_SENSOR_TYPE_ROTATION_VECTOR) ) {
		if(inv_icm20948_compass_isconnected(&self->icm20948_states))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	3330      	adds	r3, #48	@ 0x30
 8002e36:	4618      	mov	r0, r3
 8002e38:	f001 fa46 	bl	80042c8 <inv_icm20948_compass_isconnected>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <inv_device_icm20948_ping_sensor+0x9e>
			return 0;
 8002e42:	2300      	movs	r3, #0
 8002e44:	e001      	b.n	8002e4a <inv_device_icm20948_ping_sensor+0xa2>
	}

	return INV_ERROR_BAD_ARG;
 8002e46:	f06f 030a 	mvn.w	r3, #10
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <inv_device_icm20948_enable_sensor>:

int inv_device_icm20948_enable_sensor(void * context, int sensor, inv_bool_t en)
{
 8002e52:	b590      	push	{r4, r7, lr}
 8002e54:	b087      	sub	sp, #28
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	60f8      	str	r0, [r7, #12]
 8002e5a:	60b9      	str	r1, [r7, #8]
 8002e5c:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	617b      	str	r3, [r7, #20]

	return inv_icm20948_enable_sensor(&self->icm20948_states, idd_sensortype_2_driver(sensor), en);
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8002e68:	68b8      	ldr	r0, [r7, #8]
 8002e6a:	f7ff fc87 	bl	800277c <idd_sensortype_2_driver>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	4619      	mov	r1, r3
 8002e74:	4620      	mov	r0, r4
 8002e76:	f009 f935 	bl	800c0e4 <inv_icm20948_enable_sensor>
 8002e7a:	4603      	mov	r3, r0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	371c      	adds	r7, #28
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd90      	pop	{r4, r7, pc}

08002e84 <inv_device_icm20948_set_sensor_period_us>:

int inv_device_icm20948_set_sensor_period_us(void * context,
		int sensor, uint32_t period)
{
 8002e84:	b590      	push	{r4, r7, lr}
 8002e86:	b087      	sub	sp, #28
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	617b      	str	r3, [r7, #20]

	/* convert period back to ms as this is what expects the driver for now */
	period /= 1000;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a0b      	ldr	r2, [pc, #44]	@ (8002ec4 <inv_device_icm20948_set_sensor_period_us+0x40>)
 8002e98:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9c:	099b      	lsrs	r3, r3, #6
 8002e9e:	607b      	str	r3, [r7, #4]

	return inv_icm20948_set_sensor_period(&self->icm20948_states, idd_sensortype_2_driver(sensor), period);
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8002ea6:	68b8      	ldr	r0, [r7, #8]
 8002ea8:	f7ff fc68 	bl	800277c <idd_sensortype_2_driver>
 8002eac:	4603      	mov	r3, r0
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4620      	mov	r0, r4
 8002eb4:	f009 f943 	bl	800c13e <inv_icm20948_set_sensor_period>
 8002eb8:	4603      	mov	r3, r0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	371c      	adds	r7, #28
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd90      	pop	{r4, r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	10624dd3 	.word	0x10624dd3

08002ec8 <inv_device_icm20948_set_sensor_timeout>:

int inv_device_icm20948_set_sensor_timeout(void * context,
		int sensor, uint32_t period)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b086      	sub	sp, #24
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	617b      	str	r3, [r7, #20]
	(void)sensor;

	return inv_icm20948_enable_batch_timeout(&self->icm20948_states, period);
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	3330      	adds	r3, #48	@ 0x30
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	b292      	uxth	r2, r2
 8002ee0:	4611      	mov	r1, r2
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f009 f964 	bl	800c1b0 <inv_icm20948_enable_batch_timeout>
 8002ee8:	4603      	mov	r3, r0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3718      	adds	r7, #24
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <inv_device_icm20948_set_sensor_mounting_matrix>:

int inv_device_icm20948_set_sensor_mounting_matrix(void * context,
		int sensor, const float matrix[9])
{
 8002ef2:	b590      	push	{r4, r7, lr}
 8002ef4:	b087      	sub	sp, #28
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	60f8      	str	r0, [r7, #12]
 8002efa:	60b9      	str	r1, [r7, #8]
 8002efc:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	617b      	str	r3, [r7, #20]
	
	return inv_icm20948_set_matrix(&self->icm20948_states, matrix, idd_sensortype_2_driver(sensor));
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8002f08:	68b8      	ldr	r0, [r7, #8]
 8002f0a:	f7ff fc37 	bl	800277c <idd_sensortype_2_driver>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	461a      	mov	r2, r3
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	4620      	mov	r0, r4
 8002f16:	f009 f817 	bl	800bf48 <inv_icm20948_set_matrix>
 8002f1a:	4603      	mov	r3, r0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	371c      	adds	r7, #28
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd90      	pop	{r4, r7, pc}

08002f24 <inv_device_icm20948_write_mems_register>:

int inv_device_icm20948_write_mems_register(void * context, int sensor, uint16_t reg_addr,
		const void * data, unsigned size)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	603b      	str	r3, [r7, #0]
 8002f30:	4613      	mov	r3, r2
 8002f32:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_write_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8002f3e:	88fb      	ldrh	r3, [r7, #6]
 8002f40:	b2d9      	uxtb	r1, r3
 8002f42:	6a3b      	ldr	r3, [r7, #32]
 8002f44:	683a      	ldr	r2, [r7, #0]
 8002f46:	f00a fe86 	bl	800dc56 <inv_icm20948_write_reg>
 8002f4a:	4603      	mov	r3, r0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3718      	adds	r7, #24
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <inv_device_icm20948_read_mems_register>:

int inv_device_icm20948_read_mems_register(void * context, int sensor, uint16_t reg_addr,
		void * data, unsigned size)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	603b      	str	r3, [r7, #0]
 8002f60:	4613      	mov	r3, r2
 8002f62:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_read_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8002f6e:	88fb      	ldrh	r3, [r7, #6]
 8002f70:	b2d9      	uxtb	r1, r3
 8002f72:	6a3b      	ldr	r3, [r7, #32]
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	f00a fe5b 	bl	800dc30 <inv_icm20948_read_reg>
 8002f7a:	4603      	mov	r3, r0
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <inv_device_icm20948_init_aux_compass>:

void inv_device_icm20948_init_aux_compass(inv_device_icm20948_t * self,
	int aux_compass_id, uint8_t aux_compass_addr)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	4613      	mov	r3, r2
 8002f90:	71fb      	strb	r3, [r7, #7]
	/* register auxiliary compass (assuming AK09911) */
	inv_icm20948_register_aux_compass(&self->icm20948_states,
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	3330      	adds	r3, #48	@ 0x30
 8002f96:	68ba      	ldr	r2, [r7, #8]
 8002f98:	b2d1      	uxtb	r1, r2
 8002f9a:	79fa      	ldrb	r2, [r7, #7]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f000 fed1 	bl	8003d44 <inv_icm20948_register_aux_compass>
			(enum inv_icm20948_compass_id)aux_compass_id, aux_compass_addr);
}
 8002fa2:	bf00      	nop
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <inv_device_icm20948_set_sensor_config>:

int inv_device_icm20948_set_sensor_config(void * context, int sensor, int setting,
		const void * value, unsigned size)
{
 8002faa:	b590      	push	{r4, r7, lr}
 8002fac:	b08b      	sub	sp, #44	@ 0x2c
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	60f8      	str	r0, [r7, #12]
 8002fb2:	60b9      	str	r1, [r7, #8]
 8002fb4:	607a      	str	r2, [r7, #4]
 8002fb6:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	627b      	str	r3, [r7, #36]	@ 0x24
	int rc = 0;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	623b      	str	r3, [r7, #32]
	(void)size;
	
	switch (setting) {
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b07      	cmp	r3, #7
 8002fc4:	d034      	beq.n	8003030 <inv_device_icm20948_set_sensor_config+0x86>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b07      	cmp	r3, #7
 8002fca:	dc4a      	bgt.n	8003062 <inv_device_icm20948_set_sensor_config+0xb8>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b03      	cmp	r3, #3
 8002fd0:	d039      	beq.n	8003046 <inv_device_icm20948_set_sensor_config+0x9c>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2b05      	cmp	r3, #5
 8002fd6:	d144      	bne.n	8003062 <inv_device_icm20948_set_sensor_config+0xb8>
		case INV_DEVICE_ICM20948_CONFIG_FSR : {
			int temp_bias[3];
			//In case FSR change, we save and apply new bias
			inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 8002fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fda:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8002fde:	68b8      	ldr	r0, [r7, #8]
 8002fe0:	f7ff fbcc 	bl	800277c <idd_sensortype_2_driver>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	f107 0314 	add.w	r3, r7, #20
 8002fec:	461a      	mov	r2, r3
 8002fee:	4620      	mov	r0, r4
 8002ff0:	f008 fece 	bl	800bd90 <inv_icm20948_get_bias>
			rc = inv_icm20948_set_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 8002ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff6:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8002ffa:	68b8      	ldr	r0, [r7, #8]
 8002ffc:	f7ff fbbe 	bl	800277c <idd_sensortype_2_driver>
 8003000:	4603      	mov	r3, r0
 8003002:	683a      	ldr	r2, [r7, #0]
 8003004:	4619      	mov	r1, r3
 8003006:	4620      	mov	r0, r4
 8003008:	f008 fd4f 	bl	800baaa <inv_icm20948_set_fsr>
 800300c:	6238      	str	r0, [r7, #32]
			inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 800300e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003010:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003014:	68b8      	ldr	r0, [r7, #8]
 8003016:	f7ff fbb1 	bl	800277c <idd_sensortype_2_driver>
 800301a:	4603      	mov	r3, r0
 800301c:	4619      	mov	r1, r3
 800301e:	f107 0314 	add.w	r3, r7, #20
 8003022:	461a      	mov	r2, r3
 8003024:	4620      	mov	r0, r4
 8003026:	f008 fe21 	bl	800bc6c <inv_icm20948_set_bias>
			break;
 800302a:	bf00      	nop
				return -1;
			}*/
		default :
			return -1;
	}
	return rc;
 800302c:	6a3b      	ldr	r3, [r7, #32]
 800302e:	e01a      	b.n	8003066 <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_lowpower_or_highperformance(&self->icm20948_states, *((uint8_t *)value));
 8003030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003032:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	4619      	mov	r1, r3
 800303c:	4610      	mov	r0, r2
 800303e:	f008 ff39 	bl	800beb4 <inv_icm20948_set_lowpower_or_highperformance>
 8003042:	4603      	mov	r3, r0
 8003044:	e00f      	b.n	8003066 <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 8003046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003048:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800304c:	68b8      	ldr	r0, [r7, #8]
 800304e:	f7ff fb95 	bl	800277c <idd_sensortype_2_driver>
 8003052:	4603      	mov	r3, r0
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	4619      	mov	r1, r3
 8003058:	4620      	mov	r0, r4
 800305a:	f008 fe07 	bl	800bc6c <inv_icm20948_set_bias>
 800305e:	4603      	mov	r3, r0
 8003060:	e001      	b.n	8003066 <inv_device_icm20948_set_sensor_config+0xbc>
			return -1;
 8003062:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003066:	4618      	mov	r0, r3
 8003068:	372c      	adds	r7, #44	@ 0x2c
 800306a:	46bd      	mov	sp, r7
 800306c:	bd90      	pop	{r4, r7, pc}

0800306e <inv_device_icm20948_get_sensor_config>:

int inv_device_icm20948_get_sensor_config(void * context, int sensor, int setting,
		void *value_out, unsigned size)
{
 800306e:	b590      	push	{r4, r7, lr}
 8003070:	b087      	sub	sp, #28
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	607a      	str	r2, [r7, #4]
 800307a:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	617b      	str	r3, [r7, #20]
	(void)size;
	switch (setting) {
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2b07      	cmp	r3, #7
 8003084:	d016      	beq.n	80030b4 <inv_device_icm20948_get_sensor_config+0x46>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2b07      	cmp	r3, #7
 800308a:	dc29      	bgt.n	80030e0 <inv_device_icm20948_get_sensor_config+0x72>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b03      	cmp	r3, #3
 8003090:	d018      	beq.n	80030c4 <inv_device_icm20948_get_sensor_config+0x56>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2b05      	cmp	r3, #5
 8003096:	d123      	bne.n	80030e0 <inv_device_icm20948_get_sensor_config+0x72>
		case INV_DEVICE_ICM20948_CONFIG_FSR :
			return inv_icm20948_get_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800309e:	68b8      	ldr	r0, [r7, #8]
 80030a0:	f7ff fb6c 	bl	800277c <idd_sensortype_2_driver>
 80030a4:	4603      	mov	r3, r0
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	4619      	mov	r1, r3
 80030aa:	4620      	mov	r0, r4
 80030ac:	f008 fd70 	bl	800bb90 <inv_icm20948_get_fsr>
 80030b0:	4603      	mov	r3, r0
 80030b2:	e017      	b.n	80030e4 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_POWER_MODE :
			return inv_icm20948_get_lowpower_or_highperformance(&self->icm20948_states, value_out);
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	3330      	adds	r3, #48	@ 0x30
 80030b8:	6839      	ldr	r1, [r7, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f008 ff14 	bl	800bee8 <inv_icm20948_get_lowpower_or_highperformance>
 80030c0:	4603      	mov	r3, r0
 80030c2:	e00f      	b.n	80030e4 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_OFFSET :
			return inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80030ca:	68b8      	ldr	r0, [r7, #8]
 80030cc:	f7ff fb56 	bl	800277c <idd_sensortype_2_driver>
 80030d0:	4603      	mov	r3, r0
 80030d2:	683a      	ldr	r2, [r7, #0]
 80030d4:	4619      	mov	r1, r3
 80030d6:	4620      	mov	r0, r4
 80030d8:	f008 fe5a 	bl	800bd90 <inv_icm20948_get_bias>
 80030dc:	4603      	mov	r3, r0
 80030de:	e001      	b.n	80030e4 <inv_device_icm20948_get_sensor_config+0x76>
		default :
			return -1;
 80030e0:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	371c      	adds	r7, #28
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd90      	pop	{r4, r7, pc}

080030ec <data_handler>:
/******************************************************************************/

static void data_handler(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp,
		const void * data, const void *arg)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b09e      	sub	sp, #120	@ 0x78
 80030f0:	af04      	add	r7, sp, #16
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	e9c7 2300 	strd	r2, r3, [r7]
 80030f8:	460b      	mov	r3, r1
 80030fa:	72fb      	strb	r3, [r7, #11]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	667b      	str	r3, [r7, #100]	@ 0x64
	inv_sensor_event_t event;
	const int sensortype = idd_driver_2_sensortype(sensor);
 8003100:	7afb      	ldrb	r3, [r7, #11]
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff fbb8 	bl	8002878 <idd_driver_2_sensortype>
 8003108:	6638      	str	r0, [r7, #96]	@ 0x60
	
	if(build_sensor_event(self, sensortype, timestamp, data, arg, &event)) {
 800310a:	f107 0310 	add.w	r3, r7, #16
 800310e:	9302      	str	r3, [sp, #8]
 8003110:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003112:	9301      	str	r3, [sp, #4]
 8003114:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	e9d7 2300 	ldrd	r2, r3, [r7]
 800311c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800311e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003120:	f000 f906 	bl	8003330 <build_sensor_event>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d007      	beq.n	800313a <data_handler+0x4e>
		inv_sensor_listener_notify(self->base.listener, &event);
 800312a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f107 0210 	add.w	r2, r7, #16
 8003132:	4611      	mov	r1, r2
 8003134:	4618      	mov	r0, r3
 8003136:	f7ff fae0 	bl	80026fa <inv_sensor_listener_notify>
	}
}
 800313a:	bf00      	nop
 800313c:	3768      	adds	r7, #104	@ 0x68
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
	...

08003144 <build_sensor_event_data>:

static inv_bool_t build_sensor_event_data(inv_device_icm20948_t * self, 
		uint8_t sensortype, const void * data, const void *arg, 
		inv_sensor_event_t * event)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b08a      	sub	sp, #40	@ 0x28
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	607a      	str	r2, [r7, #4]
 800314e:	603b      	str	r3, [r7, #0]
 8003150:	460b      	mov	r3, r1
 8003152:	72fb      	strb	r3, [r7, #11]
	float raw_bias_data[6];
	(void)self;

	switch(sensortype) {
 8003154:	7afb      	ldrb	r3, [r7, #11]
 8003156:	3b01      	subs	r3, #1
 8003158:	2b20      	cmp	r3, #32
 800315a:	f200 80e1 	bhi.w	8003320 <build_sensor_event_data+0x1dc>
 800315e:	a201      	add	r2, pc, #4	@ (adr r2, 8003164 <build_sensor_event_data+0x20>)
 8003160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003164:	0800327f 	.word	0x0800327f
 8003168:	08003299 	.word	0x08003299
 800316c:	08003301 	.word	0x08003301
 8003170:	08003265 	.word	0x08003265
 8003174:	08003321 	.word	0x08003321
 8003178:	08003321 	.word	0x08003321
 800317c:	08003321 	.word	0x08003321
 8003180:	08003321 	.word	0x08003321
 8003184:	0800327f 	.word	0x0800327f
 8003188:	0800327f 	.word	0x0800327f
 800318c:	080032b3 	.word	0x080032b3
 8003190:	08003321 	.word	0x08003321
 8003194:	08003321 	.word	0x08003321
 8003198:	08003227 	.word	0x08003227
 800319c:	080032cd 	.word	0x080032cd
 80031a0:	080031e9 	.word	0x080031e9
 80031a4:	080032e9 	.word	0x080032e9
 80031a8:	080032e9 	.word	0x080032e9
 80031ac:	080032f1 	.word	0x080032f1
 80031b0:	080032b3 	.word	0x080032b3
 80031b4:	08003321 	.word	0x08003321
 80031b8:	080032e9 	.word	0x080032e9
 80031bc:	08003321 	.word	0x08003321
 80031c0:	08003321 	.word	0x08003321
 80031c4:	080032e9 	.word	0x080032e9
 80031c8:	080032dd 	.word	0x080032dd
 80031cc:	08003321 	.word	0x08003321
 80031d0:	080032e9 	.word	0x080032e9
 80031d4:	08003321 	.word	0x08003321
 80031d8:	08003321 	.word	0x08003321
 80031dc:	08003321 	.word	0x08003321
 80031e0:	08003311 	.word	0x08003311
 80031e4:	08003311 	.word	0x08003311
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 80031e8:	f107 0310 	add.w	r3, r7, #16
 80031ec:	2218      	movs	r2, #24
 80031ee:	6879      	ldr	r1, [r7, #4]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f00f fbc1 	bl	8012978 <memcpy>
		memcpy(event->data.gyr.vect, &raw_bias_data[0], sizeof(event->data.gyr.vect));
 80031f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031f8:	3310      	adds	r3, #16
 80031fa:	f107 0110 	add.w	r1, r7, #16
 80031fe:	220c      	movs	r2, #12
 8003200:	4618      	mov	r0, r3
 8003202:	f00f fbb9 	bl	8012978 <memcpy>
		memcpy(event->data.gyr.bias, &raw_bias_data[3], sizeof(event->data.gyr.bias));
 8003206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003208:	f103 001c 	add.w	r0, r3, #28
 800320c:	f107 0310 	add.w	r3, r7, #16
 8003210:	330c      	adds	r3, #12
 8003212:	220c      	movs	r2, #12
 8003214:	4619      	mov	r1, r3
 8003216:	f00f fbaf 	bl	8012978 <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 800321a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800321c:	3328      	adds	r3, #40	@ 0x28
 800321e:	683a      	ldr	r2, [r7, #0]
 8003220:	7812      	ldrb	r2, [r2, #0]
 8003222:	701a      	strb	r2, [r3, #0]
		break;
 8003224:	e07e      	b.n	8003324 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 8003226:	f107 0310 	add.w	r3, r7, #16
 800322a:	2218      	movs	r2, #24
 800322c:	6879      	ldr	r1, [r7, #4]
 800322e:	4618      	mov	r0, r3
 8003230:	f00f fba2 	bl	8012978 <memcpy>
		memcpy(event->data.mag.vect, &raw_bias_data[0], sizeof(event->data.mag.vect));
 8003234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003236:	3310      	adds	r3, #16
 8003238:	f107 0110 	add.w	r1, r7, #16
 800323c:	220c      	movs	r2, #12
 800323e:	4618      	mov	r0, r3
 8003240:	f00f fb9a 	bl	8012978 <memcpy>
		memcpy(event->data.mag.bias, &raw_bias_data[3], sizeof(event->data.mag.bias));
 8003244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003246:	f103 001c 	add.w	r0, r3, #28
 800324a:	f107 0310 	add.w	r3, r7, #16
 800324e:	330c      	adds	r3, #12
 8003250:	220c      	movs	r2, #12
 8003252:	4619      	mov	r1, r3
 8003254:	f00f fb90 	bl	8012978 <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 8003258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800325a:	3328      	adds	r3, #40	@ 0x28
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	7812      	ldrb	r2, [r2, #0]
 8003260:	701a      	strb	r2, [r3, #0]
		break;
 8003262:	e05f      	b.n	8003324 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GYROSCOPE:
		memcpy(event->data.gyr.vect, data, sizeof(event->data.gyr.vect));
 8003264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003266:	3310      	adds	r3, #16
 8003268:	220c      	movs	r2, #12
 800326a:	6879      	ldr	r1, [r7, #4]
 800326c:	4618      	mov	r0, r3
 800326e:	f00f fb83 	bl	8012978 <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 8003272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003274:	3328      	adds	r3, #40	@ 0x28
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	7812      	ldrb	r2, [r2, #0]
 800327a:	701a      	strb	r2, [r3, #0]
		break;
 800327c:	e052      	b.n	8003324 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GRAVITY:
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
	case INV_SENSOR_TYPE_ACCELEROMETER:
		memcpy(event->data.acc.vect, data, sizeof(event->data.acc.vect));
 800327e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003280:	3310      	adds	r3, #16
 8003282:	220c      	movs	r2, #12
 8003284:	6879      	ldr	r1, [r7, #4]
 8003286:	4618      	mov	r0, r3
 8003288:	f00f fb76 	bl	8012978 <memcpy>
		memcpy(&(event->data.acc.accuracy_flag), arg, sizeof(event->data.acc.accuracy_flag));
 800328c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800328e:	3328      	adds	r3, #40	@ 0x28
 8003290:	683a      	ldr	r2, [r7, #0]
 8003292:	7812      	ldrb	r2, [r2, #0]
 8003294:	701a      	strb	r2, [r3, #0]
		break;
 8003296:	e045      	b.n	8003324 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_MAGNETOMETER:
		memcpy(event->data.mag.vect, data, sizeof(event->data.mag.vect));
 8003298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800329a:	3310      	adds	r3, #16
 800329c:	220c      	movs	r2, #12
 800329e:	6879      	ldr	r1, [r7, #4]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f00f fb69 	bl	8012978 <memcpy>
		memcpy(&(event->data.mag.accuracy_flag), arg, sizeof(event->data.mag.accuracy_flag));
 80032a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032a8:	3328      	adds	r3, #40	@ 0x28
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	7812      	ldrb	r2, [r2, #0]
 80032ae:	701a      	strb	r2, [r3, #0]
		break;
 80032b0:	e038      	b.n	8003324 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
	case INV_SENSOR_TYPE_ROTATION_VECTOR:
		memcpy(&(event->data.quaternion.accuracy), arg, sizeof(event->data.quaternion.accuracy));
 80032b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032b4:	3320      	adds	r3, #32
 80032b6:	683a      	ldr	r2, [r7, #0]
 80032b8:	6812      	ldr	r2, [r2, #0]
 80032ba:	601a      	str	r2, [r3, #0]
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 80032bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032be:	3310      	adds	r3, #16
 80032c0:	2210      	movs	r2, #16
 80032c2:	6879      	ldr	r1, [r7, #4]
 80032c4:	4618      	mov	r0, r3
 80032c6:	f00f fb57 	bl	8012978 <memcpy>
		break;
 80032ca:	e02b      	b.n	8003324 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 80032cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ce:	3310      	adds	r3, #16
 80032d0:	2210      	movs	r2, #16
 80032d2:	6879      	ldr	r1, [r7, #4]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f00f fb4f 	bl	8012978 <memcpy>
		break;
 80032da:	e023      	b.n	8003324 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_BAC:
		memcpy(&(event->data.bac.event), data, sizeof(event->data.bac.event));
 80032dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032de:	3310      	adds	r3, #16
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	601a      	str	r2, [r3, #0]
		break;
 80032e6:	e01d      	b.n	8003324 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:
	case INV_SENSOR_TYPE_TILT_DETECTOR:
	case INV_SENSOR_TYPE_STEP_DETECTOR:
	case INV_SENSOR_TYPE_SMD:
	case INV_SENSOR_TYPE_B2S:
		event->data.event = true;
 80032e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ea:	2201      	movs	r2, #1
 80032ec:	611a      	str	r2, [r3, #16]
		break;
 80032ee:	e019      	b.n	8003324 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_STEP_COUNTER:
		memcpy(&(event->data.step.count), data, sizeof(event->data.step.count));
 80032f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f2:	3310      	adds	r3, #16
 80032f4:	2208      	movs	r2, #8
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f00f fb3d 	bl	8012978 <memcpy>
		break;
 80032fe:	e011      	b.n	8003324 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_ORIENTATION:
		//we just want to copy x,y,z from orientation data
		memcpy(&(event->data.orientation), data, 3*sizeof(float));
 8003300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003302:	3310      	adds	r3, #16
 8003304:	220c      	movs	r2, #12
 8003306:	6879      	ldr	r1, [r7, #4]
 8003308:	4618      	mov	r0, r3
 800330a:	f00f fb35 	bl	8012978 <memcpy>
		break;
 800330e:	e009      	b.n	8003324 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:
		memcpy(event->data.raw3d.vect, data, sizeof(event->data.raw3d.vect));
 8003310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003312:	3310      	adds	r3, #16
 8003314:	220c      	movs	r2, #12
 8003316:	6879      	ldr	r1, [r7, #4]
 8003318:	4618      	mov	r0, r3
 800331a:	f00f fb2d 	bl	8012978 <memcpy>
		break;
 800331e:	e001      	b.n	8003324 <build_sensor_event_data+0x1e0>
	default:
		return false;
 8003320:	2300      	movs	r3, #0
 8003322:	e000      	b.n	8003326 <build_sensor_event_data+0x1e2>
	}

	return true;
 8003324:	2301      	movs	r3, #1
}
 8003326:	4618      	mov	r0, r3
 8003328:	3728      	adds	r7, #40	@ 0x28
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop

08003330 <build_sensor_event>:

static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af02      	add	r7, sp, #8
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	e9c7 2300 	strd	r2, r3, [r7]
	assert(event);
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d106      	bne.n	8003352 <build_sensor_event+0x22>
 8003344:	4b17      	ldr	r3, [pc, #92]	@ (80033a4 <build_sensor_event+0x74>)
 8003346:	4a18      	ldr	r2, [pc, #96]	@ (80033a8 <build_sensor_event+0x78>)
 8003348:	f240 2135 	movw	r1, #565	@ 0x235
 800334c:	4817      	ldr	r0, [pc, #92]	@ (80033ac <build_sensor_event+0x7c>)
 800334e:	f00e f8af 	bl	80114b0 <__assert_func>

	memset(event, 0, sizeof(*event));
 8003352:	2250      	movs	r2, #80	@ 0x50
 8003354:	2100      	movs	r1, #0
 8003356:	6a38      	ldr	r0, [r7, #32]
 8003358:	f00f fa74 	bl	8012844 <memset>

	(void)self;

	if(!build_sensor_event_data(self, sensorid, data, arg, event)) {
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	b2d9      	uxtb	r1, r3
 8003360:	6a3b      	ldr	r3, [r7, #32]
 8003362:	9300      	str	r3, [sp, #0]
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	68f8      	ldr	r0, [r7, #12]
 800336a:	f7ff feeb 	bl	8003144 <build_sensor_event_data>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d106      	bne.n	8003382 <build_sensor_event+0x52>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Unexpected sensor id %d. Data Ignored.", sensorid);
 8003374:	68ba      	ldr	r2, [r7, #8]
 8003376:	490e      	ldr	r1, [pc, #56]	@ (80033b0 <build_sensor_event+0x80>)
 8003378:	2002      	movs	r0, #2
 800337a:	f00b f861 	bl	800e440 <inv_msg>
		return false;
 800337e:	2300      	movs	r3, #0
 8003380:	e00b      	b.n	800339a <build_sensor_event+0x6a>
	}

	/* finish up building event */
	event->sensor	= sensorid;
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	6a3b      	ldr	r3, [r7, #32]
 8003386:	601a      	str	r2, [r3, #0]
	event->timestamp = timestamp;
 8003388:	6a39      	ldr	r1, [r7, #32]
 800338a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800338e:	e9c1 2302 	strd	r2, r3, [r1, #8]
	event->status	= INV_SENSOR_STATUS_DATA_UPDATED;
 8003392:	6a3b      	ldr	r3, [r7, #32]
 8003394:	2200      	movs	r2, #0
 8003396:	605a      	str	r2, [r3, #4]

	return true;
 8003398:	2301      	movs	r3, #1
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	080170a8 	.word	0x080170a8
 80033a8:	0801b6b4 	.word	0x0801b6b4
 80033ac:	08016f38 	.word	0x08016f38
 80033b0:	080170b0 	.word	0x080170b0

080033b4 <inv_sensor_str>:
#include "SensorTypes.h"

#include <assert.h>

const char * inv_sensor_2str(int sensor)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
		{ "SENSOR_CUSTOM_BAC_SC_EE_DIST",  "SENSOR_CUSTOM_BAC_SC_EE_DIST_WU"},
		{ "SENSOR_HRM_LOGGER",             "SENSOR_HRM_LOGGER_WU"},
		{ "SENSOR_PREDICTIVE_QUATERNION",  "SENSOR_PREDICTIVE_QUATERNION_WU"},
	};

	if (INV_SENSOR_IS_VALID(sensor)) {
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033c2:	2b40      	cmp	r3, #64	@ 0x40
 80033c4:	d81a      	bhi.n	80033fc <inv_sensor_str+0x48>
		const char * s = sensor_str[INV_SENSOR_ID_TO_TYPE(sensor)][INV_SENSOR_IS_WU(sensor)];
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	0fd2      	lsrs	r2, r2, #31
 80033d0:	b2d2      	uxtb	r2, r2
 80033d2:	4611      	mov	r1, r2
 80033d4:	4a0c      	ldr	r2, [pc, #48]	@ (8003408 <inv_sensor_str+0x54>)
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	440b      	add	r3, r1
 80033da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033de:	60fb      	str	r3, [r7, #12]

		assert(s != 0); // we forgot to update the array after adding a sensor!
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d105      	bne.n	80033f2 <inv_sensor_str+0x3e>
 80033e6:	4b09      	ldr	r3, [pc, #36]	@ (800340c <inv_sensor_str+0x58>)
 80033e8:	4a09      	ldr	r2, [pc, #36]	@ (8003410 <inv_sensor_str+0x5c>)
 80033ea:	2165      	movs	r1, #101	@ 0x65
 80033ec:	4809      	ldr	r0, [pc, #36]	@ (8003414 <inv_sensor_str+0x60>)
 80033ee:	f00e f85f 	bl	80114b0 <__assert_func>

		if(s != 0)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <inv_sensor_str+0x48>
			return s;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	e000      	b.n	80033fe <inv_sensor_str+0x4a>
	}

	return "";
 80033fc:	4b06      	ldr	r3, [pc, #24]	@ (8003418 <inv_sensor_str+0x64>)
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	20000004 	.word	0x20000004
 800340c:	080170d8 	.word	0x080170d8
 8003410:	0801b6c8 	.word	0x0801b6c8
 8003414:	080170e0 	.word	0x080170e0
 8003418:	08017104 	.word	0x08017104

0800341c <inv_icm20948_augmented_init>:
		newOdr = MIN(s->sOriWuOdrMs,newOdr); \
	if	(inv_icm20948_ctrl_androidSensor_enabled	(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR)) \
		newOdr = MIN(s->sRvWuOdrMs,newOdr);

int inv_icm20948_augmented_init(struct inv_icm20948 * s)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
	// ODR expected for gravity-based sensors
	s->sGravityOdrMs = 0xFFFF;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800342a:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
	s->sGrvOdrMs = 0xFFFF;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003434:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
	s->sLinAccOdrMs = 0xFFFF;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800343e:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
	s->sGravityWuOdrMs = 0xFFFF;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003448:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
	s->sGrvWuOdrMs = 0xFFFF;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003452:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
	s->sLinAccWuOdrMs = 0xFFFF;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800345c:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
	// ODR expected for rotation vector-based sensors
	s->sRvOdrMs = 0xFFFF;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003466:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
	s->sOriOdrMs = 0xFFFF;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003470:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
	s->sRvWuOdrMs = 0xFFFF;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800347a:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
	s->sOriWuOdrMs = 0xFFFF;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003484:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
	
	return 0;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr

08003496 <inv_icm20948_augmented_sensors_get_gravity>:

int inv_icm20948_augmented_sensors_get_gravity(struct inv_icm20948 * s, long gravity[3], const long quat6axis_3e[3])
{
 8003496:	b590      	push	{r4, r7, lr}
 8003498:	b08d      	sub	sp, #52	@ 0x34
 800349a:	af00      	add	r7, sp, #0
 800349c:	60f8      	str	r0, [r7, #12]
 800349e:	60b9      	str	r1, [r7, #8]
 80034a0:	607a      	str	r2, [r7, #4]
	long quat6axis_4e[4];
	long quat6axis_4e_body_to_world[4];

	if(!gravity) return -1;
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d102      	bne.n	80034ae <inv_icm20948_augmented_sensors_get_gravity+0x18>
 80034a8:	f04f 33ff 	mov.w	r3, #4294967295
 80034ac:	e053      	b.n	8003556 <inv_icm20948_augmented_sensors_get_gravity+0xc0>
	if(!quat6axis_3e) return -1;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d102      	bne.n	80034ba <inv_icm20948_augmented_sensors_get_gravity+0x24>
 80034b4:	f04f 33ff 	mov.w	r3, #4294967295
 80034b8:	e04d      	b.n	8003556 <inv_icm20948_augmented_sensors_get_gravity+0xc0>

	// compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat6axis_3e, quat6axis_4e);
 80034ba:	f107 0320 	add.w	r3, r7, #32
 80034be:	4619      	mov	r1, r3
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f004 fd2f 	bl	8007f24 <inv_icm20948_convert_compute_scalar_part_fxp>
	// apply mounting matrix
	inv_icm20948_q_mult_q_qi(quat6axis_4e, s->s_quat_chip_to_body, quat6axis_4e_body_to_world);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 80034cc:	f107 0210 	add.w	r2, r7, #16
 80034d0:	f107 0320 	add.w	r3, r7, #32
 80034d4:	4618      	mov	r0, r3
 80034d6:	f004 fa52 	bl	800797e <inv_icm20948_q_mult_q_qi>

	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	69f9      	ldr	r1, [r7, #28]
 80034de:	221e      	movs	r2, #30
 80034e0:	4618      	mov	r0, r3
 80034e2:	f005 f93a 	bl	800875a <inv_icm20948_convert_mult_qfix_fxp>
 80034e6:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	69b9      	ldr	r1, [r7, #24]
 80034ec:	221e      	movs	r2, #30
 80034ee:	4618      	mov	r0, r3
 80034f0:	f005 f933 	bl	800875a <inv_icm20948_convert_mult_qfix_fxp>
 80034f4:	4603      	mov	r3, r0
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80034f6:	1ae3      	subs	r3, r4, r3
 80034f8:	005b      	lsls	r3, r3, #1
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 80034fa:	139a      	asrs	r2, r3, #14
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	601a      	str	r2, [r3, #0]
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	69f9      	ldr	r1, [r7, #28]
 8003504:	221e      	movs	r2, #30
 8003506:	4618      	mov	r0, r3
 8003508:	f005 f927 	bl	800875a <inv_icm20948_convert_mult_qfix_fxp>
 800350c:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	6979      	ldr	r1, [r7, #20]
 8003512:	221e      	movs	r2, #30
 8003514:	4618      	mov	r0, r3
 8003516:	f005 f920 	bl	800875a <inv_icm20948_convert_mult_qfix_fxp>
 800351a:	4603      	mov	r3, r0
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800351c:	4423      	add	r3, r4
 800351e:	005a      	lsls	r2, r3, #1
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	3304      	adds	r3, #4
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 8003524:	1392      	asrs	r2, r2, #14
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 8003526:	601a      	str	r2, [r3, #0]
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	6979      	ldr	r1, [r7, #20]
 800352c:	221e      	movs	r2, #30
 800352e:	4618      	mov	r0, r3
 8003530:	f005 f913 	bl	800875a <inv_icm20948_convert_mult_qfix_fxp>
 8003534:	4603      	mov	r3, r0
 8003536:	f1c3 5400 	rsb	r4, r3, #536870912	@ 0x20000000
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	69b9      	ldr	r1, [r7, #24]
 800353e:	221e      	movs	r2, #30
 8003540:	4618      	mov	r0, r3
 8003542:	f005 f90a 	bl	800875a <inv_icm20948_convert_mult_qfix_fxp>
 8003546:	4603      	mov	r3, r0
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 8003548:	1ae3      	subs	r3, r4, r3
 800354a:	005a      	lsls	r2, r3, #1
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	3308      	adds	r3, #8
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 8003550:	1392      	asrs	r2, r2, #14
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 8003552:	601a      	str	r2, [r3, #0]

	return MPU_SUCCESS;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	3734      	adds	r7, #52	@ 0x34
 800355a:	46bd      	mov	sp, r7
 800355c:	bd90      	pop	{r4, r7, pc}

0800355e <inv_icm20948_augmented_sensors_get_linearacceleration>:

int inv_icm20948_augmented_sensors_get_linearacceleration(long linacc[3], const long gravity[3], const long accel[3])
{
 800355e:	b480      	push	{r7}
 8003560:	b085      	sub	sp, #20
 8003562:	af00      	add	r7, sp, #0
 8003564:	60f8      	str	r0, [r7, #12]
 8003566:	60b9      	str	r1, [r7, #8]
 8003568:	607a      	str	r2, [r7, #4]
    if(!linacc) return -1;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d102      	bne.n	8003576 <inv_icm20948_augmented_sensors_get_linearacceleration+0x18>
 8003570:	f04f 33ff 	mov.w	r3, #4294967295
 8003574:	e027      	b.n	80035c6 <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!gravity) return -1;
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d102      	bne.n	8003582 <inv_icm20948_augmented_sensors_get_linearacceleration+0x24>
 800357c:	f04f 33ff 	mov.w	r3, #4294967295
 8003580:	e021      	b.n	80035c6 <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!accel) return -1;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d102      	bne.n	800358e <inv_icm20948_augmented_sensors_get_linearacceleration+0x30>
 8003588:	f04f 33ff 	mov.w	r3, #4294967295
 800358c:	e01b      	b.n	80035c6 <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    
    linacc[0] = accel[0] - gravity[0];
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	1ad2      	subs	r2, r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	601a      	str	r2, [r3, #0]
    linacc[1] = accel[1] - gravity[1];
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	3304      	adds	r3, #4
 80035a0:	6819      	ldr	r1, [r3, #0]
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	3304      	adds	r3, #4
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	3304      	adds	r3, #4
 80035ac:	1a8a      	subs	r2, r1, r2
 80035ae:	601a      	str	r2, [r3, #0]
    linacc[2] = accel[2] - gravity[2];
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3308      	adds	r3, #8
 80035b4:	6819      	ldr	r1, [r3, #0]
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	3308      	adds	r3, #8
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	3308      	adds	r3, #8
 80035c0:	1a8a      	subs	r2, r1, r2
 80035c2:	601a      	str	r2, [r3, #0]
                    
    return MPU_SUCCESS;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3714      	adds	r7, #20
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
	...

080035d4 <inv_icm20948_augmented_sensors_get_orientation>:


int inv_icm20948_augmented_sensors_get_orientation(long orientation[3], const long quat9axis_3e[4])
{
 80035d4:	b590      	push	{r4, r7, lr}
 80035d6:	b093      	sub	sp, #76	@ 0x4c
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
    long lQuat9axis4e[4];
	long lMatrixQ30[9];       
	long lMatrixQ30Square; 
	long lRad2degQ16 = 0x394BB8; // (float)(180.0 / 3.14159265358979) in Q16
 80035de:	4b42      	ldr	r3, [pc, #264]	@ (80036e8 <inv_icm20948_augmented_sensors_get_orientation+0x114>)
 80035e0:	647b      	str	r3, [r7, #68]	@ 0x44
    
    if(!orientation) return -1;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d102      	bne.n	80035ee <inv_icm20948_augmented_sensors_get_orientation+0x1a>
 80035e8:	f04f 33ff 	mov.w	r3, #4294967295
 80035ec:	e077      	b.n	80036de <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    if(!quat9axis_3e) return -1;
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d102      	bne.n	80035fa <inv_icm20948_augmented_sensors_get_orientation+0x26>
 80035f4:	f04f 33ff 	mov.w	r3, #4294967295
 80035f8:	e071      	b.n	80036de <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    
    // compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat9axis_3e, lQuat9axis4e);
 80035fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80035fe:	4619      	mov	r1, r3
 8003600:	6838      	ldr	r0, [r7, #0]
 8003602:	f004 fc8f 	bl	8007f24 <inv_icm20948_convert_compute_scalar_part_fxp>
    
	// quaternion to a rotation matrix, q30 to q30
	inv_icm20948_convert_quat_to_col_major_matrix_fxp((const long *)lQuat9axis4e, (long *)lMatrixQ30);
 8003606:	f107 020c 	add.w	r2, r7, #12
 800360a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800360e:	4611      	mov	r1, r2
 8003610:	4618      	mov	r0, r3
 8003612:	f005 f90e 	bl	8008832 <inv_icm20948_convert_quat_to_col_major_matrix_fxp>

	// compute orientation in q16
	// orientationFlt[0] = atan2f(-matrixFlt[1][0], matrixFlt[0][0]) * rad2deg;
	orientation[0] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[3] >> 15, lMatrixQ30[0] >> 15) << 1;
 8003616:	69bb      	ldr	r3, [r7, #24]
 8003618:	425b      	negs	r3, r3
 800361a:	13da      	asrs	r2, r3, #15
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	13db      	asrs	r3, r3, #15
 8003620:	4619      	mov	r1, r3
 8003622:	4610      	mov	r0, r2
 8003624:	f005 fae8 	bl	8008bf8 <inv_icm20948_math_atan2_q15_fxp>
 8003628:	4603      	mov	r3, r0
 800362a:	005a      	lsls	r2, r3, #1
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	601a      	str	r2, [r3, #0]
	orientation[0] = inv_icm20948_convert_mult_qfix_fxp(orientation[0], lRad2degQ16, 16);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2210      	movs	r2, #16
 8003636:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003638:	4618      	mov	r0, r3
 800363a:	f005 f88e 	bl	800875a <inv_icm20948_convert_mult_qfix_fxp>
 800363e:	4602      	mov	r2, r0
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	601a      	str	r2, [r3, #0]

	// orientationFlt[1] = atan2f(-matrixFlt[2][1], matrixFlt[2][2]) * rad2deg;
	orientation[1] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[7] >> 15, lMatrixQ30[8] >> 15) << 1;
 8003644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003646:	425b      	negs	r3, r3
 8003648:	13da      	asrs	r2, r3, #15
 800364a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800364c:	13db      	asrs	r3, r3, #15
 800364e:	4619      	mov	r1, r3
 8003650:	4610      	mov	r0, r2
 8003652:	f005 fad1 	bl	8008bf8 <inv_icm20948_math_atan2_q15_fxp>
 8003656:	4602      	mov	r2, r0
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3304      	adds	r3, #4
 800365c:	0052      	lsls	r2, r2, #1
 800365e:	601a      	str	r2, [r3, #0]
	orientation[1] = inv_icm20948_convert_mult_qfix_fxp(orientation[1], lRad2degQ16, 16);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	3304      	adds	r3, #4
 8003664:	6818      	ldr	r0, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	1d1c      	adds	r4, r3, #4
 800366a:	2210      	movs	r2, #16
 800366c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800366e:	f005 f874 	bl	800875a <inv_icm20948_convert_mult_qfix_fxp>
 8003672:	4603      	mov	r3, r0
 8003674:	6023      	str	r3, [r4, #0]

	// orientationFlt[2] = asinf ( matrixFlt[2][0]) * rad2deg;
	// asin(x) = atan (x/sqrt(1-x))
	// atan2(y,x) = atan(y/x)
	// asin(x) = atan2(x, sqrt(1-x))
	lMatrixQ30Square = inv_icm20948_convert_mult_qfix_fxp(lMatrixQ30[6], lMatrixQ30[6], 30); // x
 8003676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003678:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800367a:	221e      	movs	r2, #30
 800367c:	4618      	mov	r0, r3
 800367e:	f005 f86c 	bl	800875a <inv_icm20948_convert_mult_qfix_fxp>
 8003682:	6438      	str	r0, [r7, #64]	@ 0x40
	lMatrixQ30Square = (1UL << 30) - lMatrixQ30Square; // 1-x
 8003684:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003686:	f1c3 4380 	rsb	r3, r3, #1073741824	@ 0x40000000
 800368a:	643b      	str	r3, [r7, #64]	@ 0x40
	lMatrixQ30Square = inv_icm20948_convert_fast_sqrt_fxp(lMatrixQ30Square); // sqrt(1-x)
 800368c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800368e:	f004 fc91 	bl	8007fb4 <inv_icm20948_convert_fast_sqrt_fxp>
 8003692:	6438      	str	r0, [r7, #64]	@ 0x40
	orientation[2] = inv_icm20948_math_atan2_q15_fxp(lMatrixQ30[6] >> 15,  lMatrixQ30Square >> 15) << 1; // atan2(x, sqrt(1-x))
 8003694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003696:	13da      	asrs	r2, r3, #15
 8003698:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800369a:	13db      	asrs	r3, r3, #15
 800369c:	4619      	mov	r1, r3
 800369e:	4610      	mov	r0, r2
 80036a0:	f005 faaa 	bl	8008bf8 <inv_icm20948_math_atan2_q15_fxp>
 80036a4:	4602      	mov	r2, r0
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	3308      	adds	r3, #8
 80036aa:	0052      	lsls	r2, r2, #1
 80036ac:	601a      	str	r2, [r3, #0]
	orientation[2] = inv_icm20948_convert_mult_qfix_fxp(orientation[2], lRad2degQ16, 16); // * rad2deg
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	3308      	adds	r3, #8
 80036b2:	6818      	ldr	r0, [r3, #0]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f103 0408 	add.w	r4, r3, #8
 80036ba:	2210      	movs	r2, #16
 80036bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80036be:	f005 f84c 	bl	800875a <inv_icm20948_convert_mult_qfix_fxp>
 80036c2:	4603      	mov	r3, r0
 80036c4:	6023      	str	r3, [r4, #0]

	if (orientation[0] < 0)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	da06      	bge.n	80036dc <inv_icm20948_augmented_sensors_get_orientation+0x108>
		orientation[0] += 360UL << 16;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f103 73b4 	add.w	r3, r3, #23592960	@ 0x1680000
 80036d6:	461a      	mov	r2, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	601a      	str	r2, [r3, #0]

    return MPU_SUCCESS;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	374c      	adds	r7, #76	@ 0x4c
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd90      	pop	{r4, r7, pc}
 80036e6:	bf00      	nop
 80036e8:	00394bb8 	.word	0x00394bb8

080036ec <inv_icm20948_augmented_sensors_set_odr>:

unsigned short inv_icm20948_augmented_sensors_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	70fb      	strb	r3, [r7, #3]
 80036f8:	4613      	mov	r3, r2
 80036fa:	803b      	strh	r3, [r7, #0]
	switch(androidSensor)
 80036fc:	78fb      	ldrb	r3, [r7, #3]
 80036fe:	3b03      	subs	r3, #3
 8003700:	2b20      	cmp	r3, #32
 8003702:	f200 8204 	bhi.w	8003b0e <inv_icm20948_augmented_sensors_set_odr+0x422>
 8003706:	a201      	add	r2, pc, #4	@ (adr r2, 800370c <inv_icm20948_augmented_sensors_set_odr+0x20>)
 8003708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800370c:	080038c3 	.word	0x080038c3
 8003710:	08003b0f 	.word	0x08003b0f
 8003714:	08003b0f 	.word	0x08003b0f
 8003718:	08003b0f 	.word	0x08003b0f
 800371c:	08003b0f 	.word	0x08003b0f
 8003720:	08003b0f 	.word	0x08003b0f
 8003724:	08003791 	.word	0x08003791
 8003728:	0800385d 	.word	0x0800385d
 800372c:	0800390b 	.word	0x0800390b
 8003730:	08003b0f 	.word	0x08003b0f
 8003734:	08003b0f 	.word	0x08003b0f
 8003738:	08003b0f 	.word	0x08003b0f
 800373c:	080037f7 	.word	0x080037f7
 8003740:	08003b0f 	.word	0x08003b0f
 8003744:	08003b0f 	.word	0x08003b0f
 8003748:	08003b0f 	.word	0x08003b0f
 800374c:	08003b0f 	.word	0x08003b0f
 8003750:	08003b0f 	.word	0x08003b0f
 8003754:	08003b0f 	.word	0x08003b0f
 8003758:	08003b0f 	.word	0x08003b0f
 800375c:	08003b0f 	.word	0x08003b0f
 8003760:	08003b0f 	.word	0x08003b0f
 8003764:	08003a83 	.word	0x08003a83
 8003768:	08003b0f 	.word	0x08003b0f
 800376c:	08003b0f 	.word	0x08003b0f
 8003770:	08003b0f 	.word	0x08003b0f
 8003774:	08003953 	.word	0x08003953
 8003778:	08003a1f 	.word	0x08003a1f
 800377c:	08003ac9 	.word	0x08003ac9
 8003780:	08003b0f 	.word	0x08003b0f
 8003784:	08003b0f 	.word	0x08003b0f
 8003788:	08003b0f 	.word	0x08003b0f
 800378c:	080039b9 	.word	0x080039b9
	{
		case ANDROID_SENSOR_GRAVITY:
			s->sGravityOdrMs = delayInMs;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	883a      	ldrh	r2, [r7, #0]
 8003794:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 8003798:	2109      	movs	r1, #9
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f001 f971 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d007      	beq.n	80037b6 <inv_icm20948_augmented_sensors_set_odr+0xca>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 80037ac:	883a      	ldrh	r2, [r7, #0]
 80037ae:	4293      	cmp	r3, r2
 80037b0:	bf28      	it	cs
 80037b2:	4613      	movcs	r3, r2
 80037b4:	803b      	strh	r3, [r7, #0]
 80037b6:	210f      	movs	r1, #15
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f001 f962 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d007      	beq.n	80037d4 <inv_icm20948_augmented_sensors_set_odr+0xe8>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 80037ca:	883a      	ldrh	r2, [r7, #0]
 80037cc:	4293      	cmp	r3, r2
 80037ce:	bf28      	it	cs
 80037d0:	4613      	movcs	r3, r2
 80037d2:	803b      	strh	r3, [r7, #0]
 80037d4:	210a      	movs	r1, #10
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f001 f953 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f000 8197 	beq.w	8003b12 <inv_icm20948_augmented_sensors_set_odr+0x426>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 80037ea:	883a      	ldrh	r2, [r7, #0]
 80037ec:	4293      	cmp	r3, r2
 80037ee:	bf28      	it	cs
 80037f0:	4613      	movcs	r3, r2
 80037f2:	803b      	strh	r3, [r7, #0]
			break;
 80037f4:	e18d      	b.n	8003b12 <inv_icm20948_augmented_sensors_set_odr+0x426>
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
			s->sGrvOdrMs = delayInMs;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	883a      	ldrh	r2, [r7, #0]
 80037fa:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 80037fe:	2109      	movs	r1, #9
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f001 f93e 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d007      	beq.n	800381c <inv_icm20948_augmented_sensors_set_odr+0x130>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8003812:	883a      	ldrh	r2, [r7, #0]
 8003814:	4293      	cmp	r3, r2
 8003816:	bf28      	it	cs
 8003818:	4613      	movcs	r3, r2
 800381a:	803b      	strh	r3, [r7, #0]
 800381c:	210f      	movs	r1, #15
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f001 f92f 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d007      	beq.n	800383a <inv_icm20948_augmented_sensors_set_odr+0x14e>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8003830:	883a      	ldrh	r2, [r7, #0]
 8003832:	4293      	cmp	r3, r2
 8003834:	bf28      	it	cs
 8003836:	4613      	movcs	r3, r2
 8003838:	803b      	strh	r3, [r7, #0]
 800383a:	210a      	movs	r1, #10
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f001 f920 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	f000 8166 	beq.w	8003b16 <inv_icm20948_augmented_sensors_set_odr+0x42a>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8003850:	883a      	ldrh	r2, [r7, #0]
 8003852:	4293      	cmp	r3, r2
 8003854:	bf28      	it	cs
 8003856:	4613      	movcs	r3, r2
 8003858:	803b      	strh	r3, [r7, #0]
			break;
 800385a:	e15c      	b.n	8003b16 <inv_icm20948_augmented_sensors_set_odr+0x42a>
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			s->sLinAccOdrMs = delayInMs;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	883a      	ldrh	r2, [r7, #0]
 8003860:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 8003864:	2109      	movs	r1, #9
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f001 f90b 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d007      	beq.n	8003882 <inv_icm20948_augmented_sensors_set_odr+0x196>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8003878:	883a      	ldrh	r2, [r7, #0]
 800387a:	4293      	cmp	r3, r2
 800387c:	bf28      	it	cs
 800387e:	4613      	movcs	r3, r2
 8003880:	803b      	strh	r3, [r7, #0]
 8003882:	210f      	movs	r1, #15
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f001 f8fc 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d007      	beq.n	80038a0 <inv_icm20948_augmented_sensors_set_odr+0x1b4>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8003896:	883a      	ldrh	r2, [r7, #0]
 8003898:	4293      	cmp	r3, r2
 800389a:	bf28      	it	cs
 800389c:	4613      	movcs	r3, r2
 800389e:	803b      	strh	r3, [r7, #0]
 80038a0:	210a      	movs	r1, #10
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f001 f8ed 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 8135 	beq.w	8003b1a <inv_icm20948_augmented_sensors_set_odr+0x42e>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 80038b6:	883a      	ldrh	r2, [r7, #0]
 80038b8:	4293      	cmp	r3, r2
 80038ba:	bf28      	it	cs
 80038bc:	4613      	movcs	r3, r2
 80038be:	803b      	strh	r3, [r7, #0]
			break;
 80038c0:	e12b      	b.n	8003b1a <inv_icm20948_augmented_sensors_set_odr+0x42e>
        case ANDROID_SENSOR_ORIENTATION:
			s->sOriOdrMs = delayInMs;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	883a      	ldrh	r2, [r7, #0]
 80038c6:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 80038ca:	2103      	movs	r1, #3
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f001 f8d8 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d007      	beq.n	80038e8 <inv_icm20948_augmented_sensors_set_odr+0x1fc>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 80038de:	883a      	ldrh	r2, [r7, #0]
 80038e0:	4293      	cmp	r3, r2
 80038e2:	bf28      	it	cs
 80038e4:	4613      	movcs	r3, r2
 80038e6:	803b      	strh	r3, [r7, #0]
 80038e8:	210b      	movs	r1, #11
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f001 f8c9 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f000 8113 	beq.w	8003b1e <inv_icm20948_augmented_sensors_set_odr+0x432>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 80038fe:	883a      	ldrh	r2, [r7, #0]
 8003900:	4293      	cmp	r3, r2
 8003902:	bf28      	it	cs
 8003904:	4613      	movcs	r3, r2
 8003906:	803b      	strh	r3, [r7, #0]
			break;
 8003908:	e109      	b.n	8003b1e <inv_icm20948_augmented_sensors_set_odr+0x432>
        case ANDROID_SENSOR_ROTATION_VECTOR:
			s->sRvOdrMs = delayInMs;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	883a      	ldrh	r2, [r7, #0]
 800390e:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 8003912:	2103      	movs	r1, #3
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f001 f8b4 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d007      	beq.n	8003930 <inv_icm20948_augmented_sensors_set_odr+0x244>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 8003926:	883a      	ldrh	r2, [r7, #0]
 8003928:	4293      	cmp	r3, r2
 800392a:	bf28      	it	cs
 800392c:	4613      	movcs	r3, r2
 800392e:	803b      	strh	r3, [r7, #0]
 8003930:	210b      	movs	r1, #11
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f001 f8a5 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	f000 80f1 	beq.w	8003b22 <inv_icm20948_augmented_sensors_set_odr+0x436>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 8003946:	883a      	ldrh	r2, [r7, #0]
 8003948:	4293      	cmp	r3, r2
 800394a:	bf28      	it	cs
 800394c:	4613      	movcs	r3, r2
 800394e:	803b      	strh	r3, [r7, #0]
			break;
 8003950:	e0e7      	b.n	8003b22 <inv_icm20948_augmented_sensors_set_odr+0x436>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
			s->sGravityWuOdrMs = delayInMs;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	883a      	ldrh	r2, [r7, #0]
 8003956:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800395a:	211d      	movs	r1, #29
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f001 f890 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d007      	beq.n	8003978 <inv_icm20948_augmented_sensors_set_odr+0x28c>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 800396e:	883a      	ldrh	r2, [r7, #0]
 8003970:	4293      	cmp	r3, r2
 8003972:	bf28      	it	cs
 8003974:	4613      	movcs	r3, r2
 8003976:	803b      	strh	r3, [r7, #0]
 8003978:	2123      	movs	r1, #35	@ 0x23
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f001 f881 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d007      	beq.n	8003996 <inv_icm20948_augmented_sensors_set_odr+0x2aa>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 800398c:	883a      	ldrh	r2, [r7, #0]
 800398e:	4293      	cmp	r3, r2
 8003990:	bf28      	it	cs
 8003992:	4613      	movcs	r3, r2
 8003994:	803b      	strh	r3, [r7, #0]
 8003996:	211e      	movs	r1, #30
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f001 f872 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f000 80c0 	beq.w	8003b26 <inv_icm20948_augmented_sensors_set_odr+0x43a>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 80039ac:	883a      	ldrh	r2, [r7, #0]
 80039ae:	4293      	cmp	r3, r2
 80039b0:	bf28      	it	cs
 80039b2:	4613      	movcs	r3, r2
 80039b4:	803b      	strh	r3, [r7, #0]
			break;
 80039b6:	e0b6      	b.n	8003b26 <inv_icm20948_augmented_sensors_set_odr+0x43a>
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
			s->sGrvWuOdrMs = delayInMs;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	883a      	ldrh	r2, [r7, #0]
 80039bc:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 80039c0:	211d      	movs	r1, #29
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f001 f85d 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d007      	beq.n	80039de <inv_icm20948_augmented_sensors_set_odr+0x2f2>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 80039d4:	883a      	ldrh	r2, [r7, #0]
 80039d6:	4293      	cmp	r3, r2
 80039d8:	bf28      	it	cs
 80039da:	4613      	movcs	r3, r2
 80039dc:	803b      	strh	r3, [r7, #0]
 80039de:	2123      	movs	r1, #35	@ 0x23
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f001 f84e 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d007      	beq.n	80039fc <inv_icm20948_augmented_sensors_set_odr+0x310>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 80039f2:	883a      	ldrh	r2, [r7, #0]
 80039f4:	4293      	cmp	r3, r2
 80039f6:	bf28      	it	cs
 80039f8:	4613      	movcs	r3, r2
 80039fa:	803b      	strh	r3, [r7, #0]
 80039fc:	211e      	movs	r1, #30
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f001 f83f 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	f000 808f 	beq.w	8003b2a <inv_icm20948_augmented_sensors_set_odr+0x43e>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8003a12:	883a      	ldrh	r2, [r7, #0]
 8003a14:	4293      	cmp	r3, r2
 8003a16:	bf28      	it	cs
 8003a18:	4613      	movcs	r3, r2
 8003a1a:	803b      	strh	r3, [r7, #0]
			break;
 8003a1c:	e085      	b.n	8003b2a <inv_icm20948_augmented_sensors_set_odr+0x43e>
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			s->sLinAccWuOdrMs = delayInMs;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	883a      	ldrh	r2, [r7, #0]
 8003a22:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 8003a26:	211d      	movs	r1, #29
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f001 f82a 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d007      	beq.n	8003a44 <inv_icm20948_augmented_sensors_set_odr+0x358>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8003a3a:	883a      	ldrh	r2, [r7, #0]
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	bf28      	it	cs
 8003a40:	4613      	movcs	r3, r2
 8003a42:	803b      	strh	r3, [r7, #0]
 8003a44:	2123      	movs	r1, #35	@ 0x23
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f001 f81b 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d007      	beq.n	8003a62 <inv_icm20948_augmented_sensors_set_odr+0x376>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8003a58:	883a      	ldrh	r2, [r7, #0]
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	bf28      	it	cs
 8003a5e:	4613      	movcs	r3, r2
 8003a60:	803b      	strh	r3, [r7, #0]
 8003a62:	211e      	movs	r1, #30
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f001 f80c 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d05e      	beq.n	8003b2e <inv_icm20948_augmented_sensors_set_odr+0x442>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8003a76:	883a      	ldrh	r2, [r7, #0]
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	bf28      	it	cs
 8003a7c:	4613      	movcs	r3, r2
 8003a7e:	803b      	strh	r3, [r7, #0]
			break;
 8003a80:	e055      	b.n	8003b2e <inv_icm20948_augmented_sensors_set_odr+0x442>
        case ANDROID_SENSOR_WAKEUP_ORIENTATION:
			s->sOriWuOdrMs = delayInMs;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	883a      	ldrh	r2, [r7, #0]
 8003a86:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 8003a8a:	2119      	movs	r1, #25
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 fff8 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d007      	beq.n	8003aa8 <inv_icm20948_augmented_sensors_set_odr+0x3bc>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8003a9e:	883a      	ldrh	r2, [r7, #0]
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	bf28      	it	cs
 8003aa4:	4613      	movcs	r3, r2
 8003aa6:	803b      	strh	r3, [r7, #0]
 8003aa8:	211f      	movs	r1, #31
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f000 ffe9 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d03d      	beq.n	8003b32 <inv_icm20948_augmented_sensors_set_odr+0x446>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8003abc:	883a      	ldrh	r2, [r7, #0]
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	bf28      	it	cs
 8003ac2:	4613      	movcs	r3, r2
 8003ac4:	803b      	strh	r3, [r7, #0]
			break;
 8003ac6:	e034      	b.n	8003b32 <inv_icm20948_augmented_sensors_set_odr+0x446>
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			s->sRvWuOdrMs = delayInMs;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	883a      	ldrh	r2, [r7, #0]
 8003acc:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 8003ad0:	2119      	movs	r1, #25
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 ffd5 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d007      	beq.n	8003aee <inv_icm20948_augmented_sensors_set_odr+0x402>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8003ae4:	883a      	ldrh	r2, [r7, #0]
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	bf28      	it	cs
 8003aea:	4613      	movcs	r3, r2
 8003aec:	803b      	strh	r3, [r7, #0]
 8003aee:	211f      	movs	r1, #31
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f000 ffc6 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d01c      	beq.n	8003b36 <inv_icm20948_augmented_sensors_set_odr+0x44a>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8003b02:	883a      	ldrh	r2, [r7, #0]
 8003b04:	4293      	cmp	r3, r2
 8003b06:	bf28      	it	cs
 8003b08:	4613      	movcs	r3, r2
 8003b0a:	803b      	strh	r3, [r7, #0]
			break;
 8003b0c:	e013      	b.n	8003b36 <inv_icm20948_augmented_sensors_set_odr+0x44a>
		default :
			break;
 8003b0e:	bf00      	nop
 8003b10:	e012      	b.n	8003b38 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003b12:	bf00      	nop
 8003b14:	e010      	b.n	8003b38 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003b16:	bf00      	nop
 8003b18:	e00e      	b.n	8003b38 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003b1a:	bf00      	nop
 8003b1c:	e00c      	b.n	8003b38 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003b1e:	bf00      	nop
 8003b20:	e00a      	b.n	8003b38 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003b22:	bf00      	nop
 8003b24:	e008      	b.n	8003b38 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003b26:	bf00      	nop
 8003b28:	e006      	b.n	8003b38 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003b2a:	bf00      	nop
 8003b2c:	e004      	b.n	8003b38 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003b2e:	bf00      	nop
 8003b30:	e002      	b.n	8003b38 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003b32:	bf00      	nop
 8003b34:	e000      	b.n	8003b38 <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8003b36:	bf00      	nop
	}

	return delayInMs;
 8003b38:	883b      	ldrh	r3, [r7, #0]
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3708      	adds	r7, #8
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop

08003b44 <inv_icm20948_augmented_sensors_update_odr>:


void inv_icm20948_augmented_sensors_update_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short * updatedDelayPtr)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	607a      	str	r2, [r7, #4]
 8003b50:	72fb      	strb	r3, [r7, #11]
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
 8003b52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b56:	82fb      	strh	r3, [r7, #22]
	switch(androidSensor)
 8003b58:	7afb      	ldrb	r3, [r7, #11]
 8003b5a:	3b03      	subs	r3, #3
 8003b5c:	2b20      	cmp	r3, #32
 8003b5e:	f200 80eb 	bhi.w	8003d38 <inv_icm20948_augmented_sensors_update_odr+0x1f4>
 8003b62:	a201      	add	r2, pc, #4	@ (adr r2, 8003b68 <inv_icm20948_augmented_sensors_update_odr+0x24>)
 8003b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b68:	08003cb1 	.word	0x08003cb1
 8003b6c:	08003d39 	.word	0x08003d39
 8003b70:	08003d39 	.word	0x08003d39
 8003b74:	08003d39 	.word	0x08003d39
 8003b78:	08003d39 	.word	0x08003d39
 8003b7c:	08003d39 	.word	0x08003d39
 8003b80:	08003bed 	.word	0x08003bed
 8003b84:	08003bed 	.word	0x08003bed
 8003b88:	08003cb1 	.word	0x08003cb1
 8003b8c:	08003d39 	.word	0x08003d39
 8003b90:	08003d39 	.word	0x08003d39
 8003b94:	08003d39 	.word	0x08003d39
 8003b98:	08003bed 	.word	0x08003bed
 8003b9c:	08003d39 	.word	0x08003d39
 8003ba0:	08003d39 	.word	0x08003d39
 8003ba4:	08003d39 	.word	0x08003d39
 8003ba8:	08003d39 	.word	0x08003d39
 8003bac:	08003d39 	.word	0x08003d39
 8003bb0:	08003d39 	.word	0x08003d39
 8003bb4:	08003d39 	.word	0x08003d39
 8003bb8:	08003d39 	.word	0x08003d39
 8003bbc:	08003d39 	.word	0x08003d39
 8003bc0:	08003cf5 	.word	0x08003cf5
 8003bc4:	08003d39 	.word	0x08003d39
 8003bc8:	08003d39 	.word	0x08003d39
 8003bcc:	08003d39 	.word	0x08003d39
 8003bd0:	08003c4f 	.word	0x08003c4f
 8003bd4:	08003c4f 	.word	0x08003c4f
 8003bd8:	08003cf5 	.word	0x08003cf5
 8003bdc:	08003d39 	.word	0x08003d39
 8003be0:	08003d39 	.word	0x08003d39
 8003be4:	08003d39 	.word	0x08003d39
 8003be8:	08003c4f 	.word	0x08003c4f
	{
		case ANDROID_SENSOR_GRAVITY:
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, lDelayInMs);
 8003bec:	2109      	movs	r1, #9
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f000 ff47 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d007      	beq.n	8003c0a <inv_icm20948_augmented_sensors_update_odr+0xc6>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8003c00:	8afa      	ldrh	r2, [r7, #22]
 8003c02:	4293      	cmp	r3, r2
 8003c04:	bf28      	it	cs
 8003c06:	4613      	movcs	r3, r2
 8003c08:	82fb      	strh	r3, [r7, #22]
 8003c0a:	210f      	movs	r1, #15
 8003c0c:	68f8      	ldr	r0, [r7, #12]
 8003c0e:	f000 ff38 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d007      	beq.n	8003c28 <inv_icm20948_augmented_sensors_update_odr+0xe4>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8003c1e:	8afa      	ldrh	r2, [r7, #22]
 8003c20:	4293      	cmp	r3, r2
 8003c22:	bf28      	it	cs
 8003c24:	4613      	movcs	r3, r2
 8003c26:	82fb      	strh	r3, [r7, #22]
 8003c28:	210a      	movs	r1, #10
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 ff29 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d007      	beq.n	8003c46 <inv_icm20948_augmented_sensors_update_odr+0x102>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8003c3c:	8afa      	ldrh	r2, [r7, #22]
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	bf28      	it	cs
 8003c42:	4613      	movcs	r3, r2
 8003c44:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	8afa      	ldrh	r2, [r7, #22]
 8003c4a:	801a      	strh	r2, [r3, #0]
			break;
 8003c4c:	e075      	b.n	8003d3a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, lDelayInMs);
 8003c4e:	211d      	movs	r1, #29
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	f000 ff16 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d007      	beq.n	8003c6c <inv_icm20948_augmented_sensors_update_odr+0x128>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8003c62:	8afa      	ldrh	r2, [r7, #22]
 8003c64:	4293      	cmp	r3, r2
 8003c66:	bf28      	it	cs
 8003c68:	4613      	movcs	r3, r2
 8003c6a:	82fb      	strh	r3, [r7, #22]
 8003c6c:	2123      	movs	r1, #35	@ 0x23
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f000 ff07 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d007      	beq.n	8003c8a <inv_icm20948_augmented_sensors_update_odr+0x146>
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8003c80:	8afa      	ldrh	r2, [r7, #22]
 8003c82:	4293      	cmp	r3, r2
 8003c84:	bf28      	it	cs
 8003c86:	4613      	movcs	r3, r2
 8003c88:	82fb      	strh	r3, [r7, #22]
 8003c8a:	211e      	movs	r1, #30
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f000 fef8 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d007      	beq.n	8003ca8 <inv_icm20948_augmented_sensors_update_odr+0x164>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8003c9e:	8afa      	ldrh	r2, [r7, #22]
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	bf28      	it	cs
 8003ca4:	4613      	movcs	r3, r2
 8003ca6:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	8afa      	ldrh	r2, [r7, #22]
 8003cac:	801a      	strh	r2, [r3, #0]
			break;
 8003cae:	e044      	b.n	8003d3a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_ORIENTATION:
        case ANDROID_SENSOR_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, lDelayInMs);
 8003cb0:	2103      	movs	r1, #3
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f000 fee5 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d007      	beq.n	8003cce <inv_icm20948_augmented_sensors_update_odr+0x18a>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 8003cc4:	8afa      	ldrh	r2, [r7, #22]
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	bf28      	it	cs
 8003cca:	4613      	movcs	r3, r2
 8003ccc:	82fb      	strh	r3, [r7, #22]
 8003cce:	210b      	movs	r1, #11
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 fed6 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d007      	beq.n	8003cec <inv_icm20948_augmented_sensors_update_odr+0x1a8>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 8003ce2:	8afa      	ldrh	r2, [r7, #22]
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	bf28      	it	cs
 8003ce8:	4613      	movcs	r3, r2
 8003cea:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	8afa      	ldrh	r2, [r7, #22]
 8003cf0:	801a      	strh	r2, [r3, #0]
			break;
 8003cf2:	e022      	b.n	8003d3a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, lDelayInMs);
 8003cf4:	2119      	movs	r1, #25
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f000 fec3 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d007      	beq.n	8003d12 <inv_icm20948_augmented_sensors_update_odr+0x1ce>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8003d08:	8afa      	ldrh	r2, [r7, #22]
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	bf28      	it	cs
 8003d0e:	4613      	movcs	r3, r2
 8003d10:	82fb      	strh	r3, [r7, #22]
 8003d12:	211f      	movs	r1, #31
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f000 feb4 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d007      	beq.n	8003d30 <inv_icm20948_augmented_sensors_update_odr+0x1ec>
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8003d26:	8afa      	ldrh	r2, [r7, #22]
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	bf28      	it	cs
 8003d2c:	4613      	movcs	r3, r2
 8003d2e:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	8afa      	ldrh	r2, [r7, #22]
 8003d34:	801a      	strh	r2, [r3, #0]
			break;
 8003d36:	e000      	b.n	8003d3a <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		default :
			break;
 8003d38:	bf00      	nop
	}

}
 8003d3a:	bf00      	nop
 8003d3c:	3718      	adds	r7, #24
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop

08003d44 <inv_icm20948_register_aux_compass>:
static const short AK09916_ST_Lower[3] = {-200, -200, -1000};
static const short AK09916_ST_Upper[3] = {200, 200, -200};

void inv_icm20948_register_aux_compass(struct inv_icm20948 * s,
		enum inv_icm20948_compass_id compass_id, uint8_t compass_i2c_addr)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	70fb      	strb	r3, [r7, #3]
 8003d50:	4613      	mov	r3, r2
 8003d52:	70bb      	strb	r3, [r7, #2]
	switch(compass_id) {
 8003d54:	78fb      	ldrb	r3, [r7, #3]
 8003d56:	2b03      	cmp	r3, #3
 8003d58:	d118      	bne.n	8003d8c <inv_icm20948_register_aux_compass+0x48>
		s->mounting_matrix_secondary_compass[4] = 1;
		s->mounting_matrix_secondary_compass[8] = 1;
		break;
#endif
	case INV_ICM20948_COMPASS_ID_AK09916:
		s->secondary_state.compass_slave_id = HW_AK09916;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2225      	movs	r2, #37	@ 0x25
 8003d5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = compass_i2c_addr;
 8003d62:	78ba      	ldrb	r2, [r7, #2]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_INITED;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
		/* initialise mounting matrix of compass to identity akm9916 */
		s->mounting_matrix_secondary_compass[0] = 1 ;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 227d 	strb.w	r2, [r3, #637]	@ 0x27d
		s->mounting_matrix_secondary_compass[4] = -1;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	22ff      	movs	r2, #255	@ 0xff
 8003d7e:	f883 2281 	strb.w	r2, [r3, #641]	@ 0x281
		s->mounting_matrix_secondary_compass[8] = -1;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	22ff      	movs	r2, #255	@ 0xff
 8003d86:	f883 2285 	strb.w	r2, [r3, #645]	@ 0x285
		break;
 8003d8a:	e00c      	b.n	8003da6 <inv_icm20948_register_aux_compass+0x62>
	default:
		s->secondary_state.compass_slave_id  = 0;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = 0;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_RESET;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	}
}
 8003da4:	bf00      	nop
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
	...

08003db4 <inv_icm20948_setup_compass_akm>:

/*
 *  inv_icm20948_setup_compass_akm() - Configure akm series compass.
 */
int inv_icm20948_setup_compass_akm(struct inv_icm20948 * s)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af02      	add	r7, sp, #8
 8003dba:	6078      	str	r0, [r7, #4]
	unsigned char data[4];
#if (MEMS_CHIP != HW_ICM20948)
	uint8_t sens, cmd;
#endif
	//reset variable to initial values
	memset(s->secondary_state.final_matrix, 0, sizeof(s->secondary_state.final_matrix));
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	3350      	adds	r3, #80	@ 0x50
 8003dc0:	2224      	movs	r2, #36	@ 0x24
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f00e fd3d 	bl	8012844 <memset>
	memset(s->secondary_state.compass_sens, 0, sizeof(s->secondary_state.compass_sens));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	334d      	adds	r3, #77	@ 0x4d
 8003dce:	2203      	movs	r2, #3
 8003dd0:	2100      	movs	r1, #0
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f00e fd36 	bl	8012844 <memset>
	s->secondary_state.scale = 0;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	67da      	str	r2, [r3, #124]	@ 0x7c
	s->secondary_state.dmp_on = 1;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	s->secondary_state.secondary_resume_compass_state = 0;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	
	/* Read WHOAMI through I2C SLV for compass */
	result = inv_icm20948_execute_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, REG_AKM_ID, 1, data);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003df4:	b2da      	uxtb	r2, r3
 8003df6:	f107 0308 	add.w	r3, r7, #8
 8003dfa:	9301      	str	r3, [sp, #4]
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	2300      	movs	r3, #0
 8003e02:	2100      	movs	r1, #0
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f000 fcfb 	bl	8004800 <inv_icm20948_execute_read_secondary>
 8003e0a:	60f8      	str	r0, [r7, #12]
	if (result) {
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <inv_icm20948_setup_compass_akm+0x62>
        // inv_log("Read secondary error: Compass.\r\n");
		return result;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	e03c      	b.n	8003e90 <inv_icm20948_setup_compass_akm+0xdc>
    }
	if (data[0] != DATA_AKM_ID) {
 8003e16:	7a3b      	ldrb	r3, [r7, #8]
 8003e18:	2b48      	cmp	r3, #72	@ 0x48
 8003e1a:	d002      	beq.n	8003e22 <inv_icm20948_setup_compass_akm+0x6e>
        // inv_log("Compass not found!!\r\n");
		return -1;
 8003e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e20:	e036      	b.n	8003e90 <inv_icm20948_setup_compass_akm+0xdc>
    }
    // inv_log("Compass found.\r\n");

	/* setup upper and lower limit of self-test */
#if (MEMS_CHIP == HW_ICM20948)
	s->secondary_state.st_upper = AK09916_ST_Upper;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a1c      	ldr	r2, [pc, #112]	@ (8003e98 <inv_icm20948_setup_compass_akm+0xe4>)
 8003e26:	675a      	str	r2, [r3, #116]	@ 0x74
	s->secondary_state.st_lower = AK09916_ST_Lower;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a1c      	ldr	r2, [pc, #112]	@ (8003e9c <inv_icm20948_setup_compass_akm+0xe8>)
 8003e2c:	679a      	str	r2, [r3, #120]	@ 0x78
#endif
	

#if (MEMS_CHIP == HW_ICM20948)
	/* Read conf and configure compass through I2C SLV for compass and subsequent channel */
	s->secondary_state.mode_reg_addr = REG_AK09916_CNTL2;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2231      	movs	r2, #49	@ 0x31
 8003e32:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	// no sensitivity adjustment value
	s->secondary_state.compass_sens[0] = 128;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2280      	movs	r2, #128	@ 0x80
 8003e3a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
	s->secondary_state.compass_sens[1] = 128;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2280      	movs	r2, #128	@ 0x80
 8003e42:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
	s->secondary_state.compass_sens[2] = 128;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2280      	movs	r2, #128	@ 0x80
 8003e4a:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
		if (result)
			return result;
	}
#endif
	/* Set compass in power down through I2C SLV for compass */
	result = inv_icm20948_execute_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, DATA_AKM_MODE_PD);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	2300      	movs	r3, #0
 8003e60:	9300      	str	r3, [sp, #0]
 8003e62:	460b      	mov	r3, r1
 8003e64:	2101      	movs	r1, #1
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 fd67 	bl	800493a <inv_icm20948_execute_write_secondary>
 8003e6c:	60f8      	str	r0, [r7, #12]
	if (result)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <inv_icm20948_setup_compass_akm+0xc4>
		return result;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	e00b      	b.n	8003e90 <inv_icm20948_setup_compass_akm+0xdc>
    
	s->secondary_state.secondary_resume_compass_state = 1;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	s->secondary_state.compass_state = INV_ICM20948_COMPASS_SETUP;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2202      	movs	r2, #2
 8003e84:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	return inv_icm20948_suspend_akm(s);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 f99c 	bl	80041c6 <inv_icm20948_suspend_akm>
 8003e8e:	4603      	mov	r3, r0
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	0801b6e0 	.word	0x0801b6e0
 8003e9c:	0801b6d8 	.word	0x0801b6d8

08003ea0 <inv_icm20948_check_akm_self_test>:

int inv_icm20948_check_akm_self_test(struct inv_icm20948 * s)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b090      	sub	sp, #64	@ 0x40
 8003ea4:	af02      	add	r7, sp, #8
 8003ea6:	6078      	str	r0, [r7, #4]
	unsigned char slv_ctrl[2];
	unsigned char odr_cfg;
#if (MEMS_CHIP != HW_ICM20948)
	unsigned char cntl;
#endif
	addr = s->secondary_state.compass_chip_addr;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	sens = s->secondary_state.compass_sens;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	334d      	adds	r3, #77	@ 0x4d
 8003eb6:	627b      	str	r3, [r7, #36]	@ 0x24

	/* back up registers */
	/* SLV0_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV0_CTRL, 1, &slv_ctrl[0]);
 8003eb8:	f107 0310 	add.w	r3, r7, #16
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f240 1185 	movw	r1, #389	@ 0x185
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f00a f840 	bl	800df48 <inv_icm20948_read_mems_reg>
 8003ec8:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8003eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d001      	beq.n	8003ed4 <inv_icm20948_check_akm_self_test+0x34>
		return result;
 8003ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ed2:	e174      	b.n	80041be <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV0_CTRL, 0);
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f240 1185 	movw	r1, #389	@ 0x185
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f009 ffd8 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8003ee0:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8003ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <inv_icm20948_check_akm_self_test+0x4c>
		return result;
 8003ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eea:	e168      	b.n	80041be <inv_icm20948_check_akm_self_test+0x31e>
	/* SLV1_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV1_CTRL, 1, &slv_ctrl[1]);
 8003eec:	f107 0310 	add.w	r3, r7, #16
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f240 1189 	movw	r1, #393	@ 0x189
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f00a f825 	bl	800df48 <inv_icm20948_read_mems_reg>
 8003efe:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8003f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d001      	beq.n	8003f0a <inv_icm20948_check_akm_self_test+0x6a>
		return result;
 8003f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f08:	e159      	b.n	80041be <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV1_CTRL, 0);
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f240 1189 	movw	r1, #393	@ 0x189
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f009 ffbd 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8003f16:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8003f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <inv_icm20948_check_akm_self_test+0x82>
		return result;
 8003f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f20:	e14d      	b.n	80041be <inv_icm20948_check_akm_self_test+0x31e>
	/* I2C_MST ODR */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 1, &odr_cfg);
 8003f22:	f107 030f 	add.w	r3, r7, #15
 8003f26:	2201      	movs	r2, #1
 8003f28:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f00a f80b 	bl	800df48 <inv_icm20948_read_mems_reg>
 8003f32:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8003f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d001      	beq.n	8003f3e <inv_icm20948_check_akm_self_test+0x9e>
		return result;
 8003f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f3c:	e13f      	b.n	80041be <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 0);
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f009 ffa3 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8003f4a:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8003f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d001      	beq.n	8003f56 <inv_icm20948_check_akm_self_test+0xb6>
		return result;
 8003f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f54:	e133      	b.n	80041be <inv_icm20948_check_akm_self_test+0x31e>

#if (MEMS_CHIP == HW_ICM20948)
	mode = REG_AK09916_CNTL2;
 8003f56:	2331      	movs	r3, #49	@ 0x31
 8003f58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		mode = REG_AK09916_CNTL2;
	else
		mode = REG_AKM_MODE;
#endif
	/* set to power down mode */
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 8003f5c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003f60:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8003f64:	2100      	movs	r1, #0
 8003f66:	9100      	str	r1, [sp, #0]
 8003f68:	2100      	movs	r1, #0
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 fce5 	bl	800493a <inv_icm20948_execute_write_secondary>
 8003f70:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8003f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	f040 80e8 	bne.w	800414a <inv_icm20948_check_akm_self_test+0x2aa>
		goto AKM_fail;
		
	/* write 1 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f80:	2b23      	cmp	r3, #35	@ 0x23
 8003f82:	d012      	beq.n	8003faa <inv_icm20948_check_akm_self_test+0x10a>
		(HW_AK09912 != s->secondary_state.compass_slave_id)) {
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 8003f8a:	2b24      	cmp	r3, #36	@ 0x24
 8003f8c:	d00d      	beq.n	8003faa <inv_icm20948_check_akm_self_test+0x10a>
		result = inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, DATA_AKM_SELF_TEST);
 8003f8e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8003f92:	2340      	movs	r3, #64	@ 0x40
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	230c      	movs	r3, #12
 8003f98:	2100      	movs	r1, #0
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 fccd 	bl	800493a <inv_icm20948_execute_write_secondary>
 8003fa0:	6378      	str	r0, [r7, #52]	@ 0x34
		if (result)
 8003fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f040 80d2 	bne.w	800414e <inv_icm20948_check_akm_self_test+0x2ae>
			goto AKM_fail;
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
 8003faa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003fae:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8003fb2:	2110      	movs	r1, #16
 8003fb4:	9100      	str	r1, [sp, #0]
 8003fb6:	2100      	movs	r1, #0
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f000 fcbe 	bl	800493a <inv_icm20948_execute_write_secondary>
 8003fbe:	6378      	str	r0, [r7, #52]	@ 0x34
	else if (HW_AK09916 == s->secondary_state.compass_slave_id)
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
	else
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode,	DATA_AKM_MODE_ST);
#endif
	if (result)
 8003fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f040 80c5 	bne.w	8004152 <inv_icm20948_check_akm_self_test+0x2b2>
		goto AKM_fail;
	counter = DEF_ST_COMPASS_TRY_TIMES;
 8003fc8:	230a      	movs	r3, #10
 8003fca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 8003fce:	e022      	b.n	8004016 <inv_icm20948_check_akm_self_test+0x176>
//		usleep_range(DEF_ST_COMPASS_WAIT_MIN, DEF_ST_COMPASS_WAIT_MAX);
        inv_icm20948_sleep_us(15000);
 8003fd0:	f643 2098 	movw	r0, #15000	@ 0x3a98
 8003fd4:	f7fd ffb0 	bl	8001f38 <inv_icm20948_sleep_us>

#if (MEMS_CHIP == HW_ICM20948)
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
 8003fd8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8003fdc:	f107 0314 	add.w	r3, r7, #20
 8003fe0:	9301      	str	r3, [sp, #4]
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	9300      	str	r3, [sp, #0]
 8003fe6:	2310      	movs	r3, #16
 8003fe8:	2100      	movs	r1, #0
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 fc08 	bl	8004800 <inv_icm20948_execute_read_secondary>
 8003ff0:	6378      	str	r0, [r7, #52]	@ 0x34
		else if (HW_AK09916 == s->secondary_state.compass_slave_id)
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
		else
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_STATUS, 1, data);
#endif
		if (result)
 8003ff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f040 80ae 	bne.w	8004156 <inv_icm20948_check_akm_self_test+0x2b6>
			goto AKM_fail;
		if ((data[0] & DATA_AKM_DRDY) == 0)
 8003ffa:	7d3b      	ldrb	r3, [r7, #20]
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	2b00      	cmp	r3, #0
 8004002:	d105      	bne.n	8004010 <inv_icm20948_check_akm_self_test+0x170>
			counter--;
 8004004:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004008:	3b01      	subs	r3, #1
 800400a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800400e:	e002      	b.n	8004016 <inv_icm20948_check_akm_self_test+0x176>
		else
			counter = 0;
 8004010:	2300      	movs	r3, #0
 8004012:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 8004016:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1d8      	bne.n	8003fd0 <inv_icm20948_check_akm_self_test+0x130>
	}
	if ((data[0] & DATA_AKM_DRDY) == 0) {
 800401e:	7d3b      	ldrb	r3, [r7, #20]
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	2b00      	cmp	r3, #0
 8004026:	d103      	bne.n	8004030 <inv_icm20948_check_akm_self_test+0x190>
		result = -1;
 8004028:	f04f 33ff 	mov.w	r3, #4294967295
 800402c:	637b      	str	r3, [r7, #52]	@ 0x34
		goto AKM_fail;
 800402e:	e09b      	b.n	8004168 <inv_icm20948_check_akm_self_test+0x2c8>
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
 8004030:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004034:	f107 0314 	add.w	r3, r7, #20
 8004038:	9301      	str	r3, [sp, #4]
 800403a:	2306      	movs	r3, #6
 800403c:	9300      	str	r3, [sp, #0]
 800403e:	2311      	movs	r3, #17
 8004040:	2100      	movs	r1, #0
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 fbdc 	bl	8004800 <inv_icm20948_execute_read_secondary>
 8004048:	6378      	str	r0, [r7, #52]	@ 0x34
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
	} else {
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_MEASURE_DATA, BYTES_PER_SENSOR, data);
	}
#endif
	if (result)
 800404a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800404c:	2b00      	cmp	r3, #0
 800404e:	f040 8084 	bne.w	800415a <inv_icm20948_check_akm_self_test+0x2ba>
		goto AKM_fail;

    x = ((short)data[1])<<8|data[0];
 8004052:	7d7b      	ldrb	r3, [r7, #21]
 8004054:	021b      	lsls	r3, r3, #8
 8004056:	b21a      	sxth	r2, r3
 8004058:	7d3b      	ldrb	r3, [r7, #20]
 800405a:	b21b      	sxth	r3, r3
 800405c:	4313      	orrs	r3, r2
 800405e:	843b      	strh	r3, [r7, #32]
    y = ((short)data[3])<<8|data[2];
 8004060:	7dfb      	ldrb	r3, [r7, #23]
 8004062:	021b      	lsls	r3, r3, #8
 8004064:	b21a      	sxth	r2, r3
 8004066:	7dbb      	ldrb	r3, [r7, #22]
 8004068:	b21b      	sxth	r3, r3
 800406a:	4313      	orrs	r3, r2
 800406c:	83fb      	strh	r3, [r7, #30]
    z = ((short)data[5])<<8|data[4];
 800406e:	7e7b      	ldrb	r3, [r7, #25]
 8004070:	021b      	lsls	r3, r3, #8
 8004072:	b21a      	sxth	r2, r3
 8004074:	7e3b      	ldrb	r3, [r7, #24]
 8004076:	b21b      	sxth	r3, r3
 8004078:	4313      	orrs	r3, r2
 800407a:	83bb      	strh	r3, [r7, #28]
    
	if (HW_AK09911 == s->secondary_state.compass_slave_id)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004082:	2b23      	cmp	r3, #35	@ 0x23
 8004084:	d102      	bne.n	800408c <inv_icm20948_check_akm_self_test+0x1ec>
		shift = 7;
 8004086:	2307      	movs	r3, #7
 8004088:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800408a:	e001      	b.n	8004090 <inv_icm20948_check_akm_self_test+0x1f0>
	else
		shift = 8;
 800408c:	2308      	movs	r3, #8
 800408e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	x = ((x * (sens[0] + 128)) >> shift);
 8004090:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8004094:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004096:	7812      	ldrb	r2, [r2, #0]
 8004098:	3280      	adds	r2, #128	@ 0x80
 800409a:	fb03 f202 	mul.w	r2, r3, r2
 800409e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040a0:	fa42 f303 	asr.w	r3, r2, r3
 80040a4:	843b      	strh	r3, [r7, #32]
	y = ((y * (sens[1] + 128)) >> shift);
 80040a6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80040aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ac:	3201      	adds	r2, #1
 80040ae:	7812      	ldrb	r2, [r2, #0]
 80040b0:	3280      	adds	r2, #128	@ 0x80
 80040b2:	fb03 f202 	mul.w	r2, r3, r2
 80040b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040b8:	fa42 f303 	asr.w	r3, r2, r3
 80040bc:	83fb      	strh	r3, [r7, #30]
	z = ((z * (sens[2] + 128)) >> shift);
 80040be:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80040c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040c4:	3202      	adds	r2, #2
 80040c6:	7812      	ldrb	r2, [r2, #0]
 80040c8:	3280      	adds	r2, #128	@ 0x80
 80040ca:	fb03 f202 	mul.w	r2, r3, r2
 80040ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040d0:	fa42 f303 	asr.w	r3, r2, r3
 80040d4:	83bb      	strh	r3, [r7, #28]
			z <<= DEF_ST_COMPASS_8963_SHIFT;
		}
	}
#endif

	result = -1;
 80040d6:	f04f 33ff 	mov.w	r3, #4294967295
 80040da:	637b      	str	r3, [r7, #52]	@ 0x34
	if (x > s->secondary_state.st_upper[0] || x < s->secondary_state.st_lower[0])
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80040e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	dc38      	bgt.n	800415e <inv_icm20948_check_akm_self_test+0x2be>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80040f4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	db30      	blt.n	800415e <inv_icm20948_check_akm_self_test+0x2be>
		goto AKM_fail;
	if (y > s->secondary_state.st_upper[1] || y < s->secondary_state.st_lower[1])
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004100:	3302      	adds	r3, #2
 8004102:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004106:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800410a:	429a      	cmp	r2, r3
 800410c:	dc29      	bgt.n	8004162 <inv_icm20948_check_akm_self_test+0x2c2>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004112:	3302      	adds	r3, #2
 8004114:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004118:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800411c:	429a      	cmp	r2, r3
 800411e:	db20      	blt.n	8004162 <inv_icm20948_check_akm_self_test+0x2c2>
		goto AKM_fail;
	if (z > s->secondary_state.st_upper[2] || z < s->secondary_state.st_lower[2])
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004124:	3304      	adds	r3, #4
 8004126:	f9b3 3000 	ldrsh.w	r3, [r3]
 800412a:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800412e:	429a      	cmp	r2, r3
 8004130:	dc19      	bgt.n	8004166 <inv_icm20948_check_akm_self_test+0x2c6>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004136:	3304      	adds	r3, #4
 8004138:	f9b3 3000 	ldrsh.w	r3, [r3]
 800413c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004140:	429a      	cmp	r2, r3
 8004142:	db10      	blt.n	8004166 <inv_icm20948_check_akm_self_test+0x2c6>
		goto AKM_fail;
	result = 0;
 8004144:	2300      	movs	r3, #0
 8004146:	637b      	str	r3, [r7, #52]	@ 0x34
 8004148:	e00e      	b.n	8004168 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800414a:	bf00      	nop
 800414c:	e00c      	b.n	8004168 <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 800414e:	bf00      	nop
 8004150:	e00a      	b.n	8004168 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8004152:	bf00      	nop
 8004154:	e008      	b.n	8004168 <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 8004156:	bf00      	nop
 8004158:	e006      	b.n	8004168 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800415a:	bf00      	nop
 800415c:	e004      	b.n	8004168 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800415e:	bf00      	nop
 8004160:	e002      	b.n	8004168 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8004162:	bf00      	nop
 8004164:	e000      	b.n	8004168 <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8004166:	bf00      	nop
AKM_fail:
	/*write 0 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416e:	2b23      	cmp	r3, #35	@ 0x23
 8004170:	d016      	beq.n	80041a0 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 8004178:	2b24      	cmp	r3, #36	@ 0x24
 800417a:	d011      	beq.n	80041a0 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09916 != s->secondary_state.compass_slave_id)) {
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 8004182:	2b25      	cmp	r3, #37	@ 0x25
 8004184:	d00c      	beq.n	80041a0 <inv_icm20948_check_akm_self_test+0x300>
		result |= inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, 0);
 8004186:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800418a:	2300      	movs	r3, #0
 800418c:	9300      	str	r3, [sp, #0]
 800418e:	230c      	movs	r3, #12
 8004190:	2100      	movs	r1, #0
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 fbd1 	bl	800493a <inv_icm20948_execute_write_secondary>
 8004198:	4602      	mov	r2, r0
 800419a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800419c:	4313      	orrs	r3, r2
 800419e:	637b      	str	r3, [r7, #52]	@ 0x34
	}
	/*set to power down mode */
	result |= inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 80041a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80041a4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80041a8:	2100      	movs	r1, #0
 80041aa:	9100      	str	r1, [sp, #0]
 80041ac:	2100      	movs	r1, #0
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 fbc3 	bl	800493a <inv_icm20948_execute_write_secondary>
 80041b4:	4602      	mov	r2, r0
 80041b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041b8:	4313      	orrs	r3, r2
 80041ba:	637b      	str	r3, [r7, #52]	@ 0x34

    return result;
 80041bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3738      	adds	r7, #56	@ 0x38
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <inv_icm20948_suspend_akm>:
#endif
	return 0;
}

int inv_icm20948_suspend_akm(struct inv_icm20948 * s)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b084      	sub	sp, #16
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
	int result;
    
	if (!s->secondary_state.secondary_resume_compass_state)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <inv_icm20948_suspend_akm+0x16>
		return 0;
 80041d8:	2300      	movs	r3, #0
 80041da:	e01d      	b.n	8004218 <inv_icm20948_suspend_akm+0x52>
    
	/* slave 0 is disabled */
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 80041dc:	2100      	movs	r1, #0
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fbe3 	bl	80049aa <inv_icm20948_secondary_stop_channel>
 80041e4:	60f8      	str	r0, [r7, #12]
	/* slave 1 is disabled */
	result |= inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_WRITE);
 80041e6:	2101      	movs	r1, #1
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f000 fbde 	bl	80049aa <inv_icm20948_secondary_stop_channel>
 80041ee:	4602      	mov	r2, r0
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	60fb      	str	r3, [r7, #12]
	if (result)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d001      	beq.n	8004200 <inv_icm20948_suspend_akm+0x3a>
		return result;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	e00b      	b.n	8004218 <inv_icm20948_suspend_akm+0x52>
	
	// Switch off I2C Interface as compass is alone
	result |= inv_icm20948_secondary_disable_i2c(s);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 fbfe 	bl	8004a02 <inv_icm20948_secondary_disable_i2c>
 8004206:	4602      	mov	r2, r0
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4313      	orrs	r3, r2
 800420c:	60fb      	str	r3, [r7, #12]
	
	s->secondary_state.secondary_resume_compass_state = 0;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 8004216:	68fb      	ldr	r3, [r7, #12]
}
 8004218:	4618      	mov	r0, r3
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <inv_icm20948_resume_akm>:

int inv_icm20948_resume_akm(struct inv_icm20948 * s)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b088      	sub	sp, #32
 8004224:	af02      	add	r7, sp, #8
 8004226:	6078      	str	r0, [r7, #4]
	int result;
	uint8_t reg_addr, bytes;
    unsigned char lDataToWrite;
    
	if (s->secondary_state.secondary_resume_compass_state)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <inv_icm20948_resume_akm+0x16>
		return 0;
 8004232:	2300      	movs	r3, #0
 8004234:	e044      	b.n	80042c0 <inv_icm20948_resume_akm+0xa0>
    
	/* slave 0 is used to read data from compass */
	/*read mode */
#if (MEMS_CHIP == HW_ICM20948)
	if (s->secondary_state.dmp_on) {
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800423c:	2b00      	cmp	r3, #0
 800423e:	d004      	beq.n	800424a <inv_icm20948_resume_akm+0x2a>
		reg_addr = REG_AK09916_DMP_READ;
 8004240:	2303      	movs	r3, #3
 8004242:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP;
 8004244:	230a      	movs	r3, #10
 8004246:	75bb      	strb	r3, [r7, #22]
 8004248:	e003      	b.n	8004252 <inv_icm20948_resume_akm+0x32>
	} else {
		reg_addr = REG_AK09916_STATUS1;
 800424a:	2310      	movs	r3, #16
 800424c:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP - 1;
 800424e:	2309      	movs	r3, #9
 8004250:	75bb      	strb	r3, [r7, #22]
			bytes = DATA_AKM_89_BYTES_DMP - 1;
		}
	}
#endif
	/* slave 0 is enabled, read 10 or 8 bytes from here depending on compass type, swap bytes to feed DMP */
	result = inv_icm20948_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, reg_addr, INV_MPU_BIT_GRP | INV_MPU_BIT_BYTE_SW | bytes);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004258:	b2da      	uxtb	r2, r3
 800425a:	7dbb      	ldrb	r3, [r7, #22]
 800425c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8004260:	b2db      	uxtb	r3, r3
 8004262:	7df9      	ldrb	r1, [r7, #23]
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	460b      	mov	r3, r1
 8004268:	2100      	movs	r1, #0
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 fa79 	bl	8004762 <inv_icm20948_read_secondary>
 8004270:	6138      	str	r0, [r7, #16]
	if (result)
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d001      	beq.n	800427c <inv_icm20948_resume_akm+0x5c>
		return result;
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	e021      	b.n	80042c0 <inv_icm20948_resume_akm+0xa0>
#if (MEMS_CHIP == HW_ICM20948)
	lDataToWrite = DATA_AKM_MODE_SM;
 800427c:	2301      	movs	r3, #1
 800427e:	73fb      	strb	r3, [r7, #15]
		lDataToWrite = DATA_AKM_MODE_SM;
	} else {
		return -1;
	}
#endif
	result = inv_icm20948_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, lDataToWrite);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004286:	b2da      	uxtb	r2, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f893 1082 	ldrb.w	r1, [r3, #130]	@ 0x82
 800428e:	7bfb      	ldrb	r3, [r7, #15]
 8004290:	9300      	str	r3, [sp, #0]
 8004292:	460b      	mov	r3, r1
 8004294:	2101      	movs	r1, #1
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 faf4 	bl	8004884 <inv_icm20948_write_secondary>
 800429c:	6138      	str	r0, [r7, #16]
	if (result)
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <inv_icm20948_resume_akm+0x88>
		return result;
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	e00b      	b.n	80042c0 <inv_icm20948_resume_akm+0xa0>
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f000 fb93 	bl	80049d4 <inv_icm20948_secondary_enable_i2c>
 80042ae:	4602      	mov	r2, r0
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]

    s->secondary_state.secondary_resume_compass_state = 1;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2201      	movs	r2, #1
 80042ba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 80042be:	693b      	ldr	r3, [r7, #16]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3718      	adds	r7, #24
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <inv_icm20948_compass_isconnected>:
{
	return s->secondary_state.secondary_resume_compass_state;
}

int inv_icm20948_compass_isconnected(struct inv_icm20948 * s)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
	if(s->secondary_state.compass_state == INV_ICM20948_COMPASS_SETUP) {
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	d101      	bne.n	80042de <inv_icm20948_compass_isconnected+0x16>
		return 1;
 80042da:	2301      	movs	r3, #1
 80042dc:	e000      	b.n	80042e0 <inv_icm20948_compass_isconnected+0x18>
	} else {
		return 0;
 80042de:	2300      	movs	r3, #0
	}
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <inv_icm20948_compass_dmp_cal>:
*  @param[in]  Compass mounting matrix
*  @return     0 if successful.
*/

int inv_icm20948_compass_dmp_cal(struct inv_icm20948 * s, const signed char *m, const signed char *compass_m)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b0a2      	sub	sp, #136	@ 0x88
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]
	int sens[THREE_AXES];
	int scale;
	int shift;
    int current_compass_matrix[NINE_ELEM];
    
	for (i = 0; i < THREE_AXES; i++)
 80042f8:	2300      	movs	r3, #0
 80042fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80042fe:	e02a      	b.n	8004356 <inv_icm20948_compass_dmp_cal+0x6a>
		for (j = 0; j < THREE_AXES; j++)
 8004300:	2300      	movs	r3, #0
 8004302:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004306:	e01d      	b.n	8004344 <inv_icm20948_compass_dmp_cal+0x58>
			trans[THREE_AXES * j + i] = m[THREE_AXES * i + j];
 8004308:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800430c:	4613      	mov	r3, r2
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	441a      	add	r2, r3
 8004312:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004316:	4413      	add	r3, r2
 8004318:	461a      	mov	r2, r3
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	1899      	adds	r1, r3, r2
 800431e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004322:	4613      	mov	r3, r2
 8004324:	005b      	lsls	r3, r3, #1
 8004326:	441a      	add	r2, r3
 8004328:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800432c:	4413      	add	r3, r2
 800432e:	f991 2000 	ldrsb.w	r2, [r1]
 8004332:	3388      	adds	r3, #136	@ 0x88
 8004334:	443b      	add	r3, r7
 8004336:	f803 2c20 	strb.w	r2, [r3, #-32]
		for (j = 0; j < THREE_AXES; j++)
 800433a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800433e:	3301      	adds	r3, #1
 8004340:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004344:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004348:	2b02      	cmp	r3, #2
 800434a:	dddd      	ble.n	8004308 <inv_icm20948_compass_dmp_cal+0x1c>
	for (i = 0; i < THREE_AXES; i++)
 800434c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004350:	3301      	adds	r3, #1
 8004352:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004356:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800435a:	2b02      	cmp	r3, #2
 800435c:	ddd0      	ble.n	8004300 <inv_icm20948_compass_dmp_cal+0x14>
	
    switch (s->secondary_state.compass_slave_id) 
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004364:	2b25      	cmp	r3, #37	@ 0x25
 8004366:	d104      	bne.n	8004372 <inv_icm20948_compass_dmp_cal+0x86>
            scale = DATA_AK09912_SCALE;
            shift = AK89XX_SHIFT;
            break;
#else
        case HW_AK09916:
            scale = DATA_AK09916_SCALE;
 8004368:	4b9c      	ldr	r3, [pc, #624]	@ (80045dc <inv_icm20948_compass_dmp_cal+0x2f0>)
 800436a:	67bb      	str	r3, [r7, #120]	@ 0x78
            shift = AK89XX_SHIFT;
 800436c:	2316      	movs	r3, #22
 800436e:	677b      	str	r3, [r7, #116]	@ 0x74
            break;
 8004370:	e004      	b.n	800437c <inv_icm20948_compass_dmp_cal+0x90>
#endif
		default:
				scale = DATA_AKM8963_SCALE1;
 8004372:	4b9a      	ldr	r3, [pc, #616]	@ (80045dc <inv_icm20948_compass_dmp_cal+0x2f0>)
 8004374:	67bb      	str	r3, [r7, #120]	@ 0x78
				shift = AK89XX_SHIFT;
 8004376:	2316      	movs	r3, #22
 8004378:	677b      	str	r3, [r7, #116]	@ 0x74
				break;
 800437a:	bf00      	nop
    }
    
	for (i = 0; i < THREE_AXES; i++) {
 800437c:	2300      	movs	r3, #0
 800437e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004382:	e029      	b.n	80043d8 <inv_icm20948_compass_dmp_cal+0xec>
		sens[i] = s->secondary_state.compass_sens[i] + 128;
 8004384:	68fa      	ldr	r2, [r7, #12]
 8004386:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800438a:	4413      	add	r3, r2
 800438c:	334d      	adds	r3, #77	@ 0x4d
 800438e:	781b      	ldrb	r3, [r3, #0]
 8004390:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8004394:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	3388      	adds	r3, #136	@ 0x88
 800439c:	443b      	add	r3, r7
 800439e:	f843 2c50 	str.w	r2, [r3, #-80]
		sens[i] = inv_icm20948_convert_mult_q30_fxp(sens[i] << shift, scale);
 80043a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	3388      	adds	r3, #136	@ 0x88
 80043aa:	443b      	add	r3, r7
 80043ac:	f853 2c50 	ldr.w	r2, [r3, #-80]
 80043b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043b2:	fa02 f303 	lsl.w	r3, r2, r3
 80043b6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80043b8:	4618      	mov	r0, r3
 80043ba:	f003 fd85 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80043be:	4602      	mov	r2, r0
 80043c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	3388      	adds	r3, #136	@ 0x88
 80043c8:	443b      	add	r3, r7
 80043ca:	f843 2c50 	str.w	r2, [r3, #-80]
	for (i = 0; i < THREE_AXES; i++) {
 80043ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043d2:	3301      	adds	r3, #1
 80043d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80043d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043dc:	2b02      	cmp	r3, #2
 80043de:	ddd1      	ble.n	8004384 <inv_icm20948_compass_dmp_cal+0x98>
	}
	for (i = 0; i < NINE_ELEM; i++) {
 80043e0:	2300      	movs	r3, #0
 80043e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80043e6:	e02c      	b.n	8004442 <inv_icm20948_compass_dmp_cal+0x156>
		current_compass_matrix[i] = compass_m[i] * sens[i % THREE_AXES];
 80043e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	4413      	add	r3, r2
 80043f0:	f993 3000 	ldrsb.w	r3, [r3]
 80043f4:	4618      	mov	r0, r3
 80043f6:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 80043fa:	4b79      	ldr	r3, [pc, #484]	@ (80045e0 <inv_icm20948_compass_dmp_cal+0x2f4>)
 80043fc:	fb83 3201 	smull	r3, r2, r3, r1
 8004400:	17cb      	asrs	r3, r1, #31
 8004402:	1ad2      	subs	r2, r2, r3
 8004404:	4613      	mov	r3, r2
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	4413      	add	r3, r2
 800440a:	1aca      	subs	r2, r1, r3
 800440c:	0093      	lsls	r3, r2, #2
 800440e:	3388      	adds	r3, #136	@ 0x88
 8004410:	443b      	add	r3, r7
 8004412:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8004416:	fb03 f200 	mul.w	r2, r3, r0
 800441a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	3388      	adds	r3, #136	@ 0x88
 8004422:	443b      	add	r3, r7
 8004424:	f843 2c74 	str.w	r2, [r3, #-116]
		tmp_m[i] = 0;
 8004428:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	3388      	adds	r3, #136	@ 0x88
 8004430:	443b      	add	r3, r7
 8004432:	2200      	movs	r2, #0
 8004434:	f843 2c44 	str.w	r2, [r3, #-68]
	for (i = 0; i < NINE_ELEM; i++) {
 8004438:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800443c:	3301      	adds	r3, #1
 800443e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004442:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004446:	2b08      	cmp	r3, #8
 8004448:	ddce      	ble.n	80043e8 <inv_icm20948_compass_dmp_cal+0xfc>
	}
    
    for (i = 0; i < THREE_AXES; i++) {
 800444a:	2300      	movs	r3, #0
 800444c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004450:	e05d      	b.n	800450e <inv_icm20948_compass_dmp_cal+0x222>
		for (j = 0; j < THREE_AXES; j++) {
 8004452:	2300      	movs	r3, #0
 8004454:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004458:	e050      	b.n	80044fc <inv_icm20948_compass_dmp_cal+0x210>
			s->secondary_state.final_matrix[i * THREE_AXES + j] = 0;
 800445a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800445e:	4613      	mov	r3, r2
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	441a      	add	r2, r3
 8004464:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004468:	4413      	add	r3, r2
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	3312      	adds	r3, #18
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	4413      	add	r3, r2
 8004472:	2200      	movs	r2, #0
 8004474:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 8004476:	2300      	movs	r3, #0
 8004478:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800447a:	e037      	b.n	80044ec <inv_icm20948_compass_dmp_cal+0x200>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 800447c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004480:	4613      	mov	r3, r2
 8004482:	005b      	lsls	r3, r3, #1
 8004484:	441a      	add	r2, r3
 8004486:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004488:	441a      	add	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	32a2      	adds	r2, #162	@ 0xa2
 800448e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
                                 current_compass_matrix[j + k * THREE_AXES]);
 8004492:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004494:	4613      	mov	r3, r2
 8004496:	005b      	lsls	r3, r3, #1
 8004498:	441a      	add	r2, r3
 800449a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800449e:	4413      	add	r3, r2
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	3388      	adds	r3, #136	@ 0x88
 80044a4:	443b      	add	r3, r7
 80044a6:	f853 3c74 	ldr.w	r3, [r3, #-116]
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 80044aa:	4619      	mov	r1, r3
 80044ac:	f003 fd0c 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
 80044b0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80044b4:	4613      	mov	r3, r2
 80044b6:	005b      	lsls	r3, r3, #1
 80044b8:	441a      	add	r2, r3
 80044ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80044be:	4413      	add	r3, r2
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	3312      	adds	r3, #18
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	4413      	add	r3, r2
 80044c8:	6899      	ldr	r1, [r3, #8]
 80044ca:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80044ce:	4613      	mov	r3, r2
 80044d0:	005b      	lsls	r3, r3, #1
 80044d2:	441a      	add	r2, r3
 80044d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80044d8:	4413      	add	r3, r2
 80044da:	1842      	adds	r2, r0, r1
 80044dc:	68f9      	ldr	r1, [r7, #12]
 80044de:	3312      	adds	r3, #18
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	440b      	add	r3, r1
 80044e4:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 80044e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80044e8:	3301      	adds	r3, #1
 80044ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80044ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	ddc4      	ble.n	800447c <inv_icm20948_compass_dmp_cal+0x190>
		for (j = 0; j < THREE_AXES; j++) {
 80044f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80044f6:	3301      	adds	r3, #1
 80044f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80044fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004500:	2b02      	cmp	r3, #2
 8004502:	ddaa      	ble.n	800445a <inv_icm20948_compass_dmp_cal+0x16e>
    for (i = 0; i < THREE_AXES; i++) {
 8004504:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004508:	3301      	adds	r3, #1
 800450a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800450e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004512:	2b02      	cmp	r3, #2
 8004514:	dd9d      	ble.n	8004452 <inv_icm20948_compass_dmp_cal+0x166>
		}
	}
    
    for (i = 0; i < THREE_AXES; i++)
 8004516:	2300      	movs	r3, #0
 8004518:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800451c:	e04f      	b.n	80045be <inv_icm20948_compass_dmp_cal+0x2d2>
		for (j = 0; j < THREE_AXES; j++)
 800451e:	2300      	movs	r3, #0
 8004520:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004524:	e042      	b.n	80045ac <inv_icm20948_compass_dmp_cal+0x2c0>
			for (k = 0; k < THREE_AXES; k++)
 8004526:	2300      	movs	r3, #0
 8004528:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800452a:	e037      	b.n	800459c <inv_icm20948_compass_dmp_cal+0x2b0>
				tmp_m[THREE_AXES * i + j] +=
 800452c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004530:	4613      	mov	r3, r2
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	441a      	add	r2, r3
 8004536:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800453a:	4413      	add	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	3388      	adds	r3, #136	@ 0x88
 8004540:	443b      	add	r3, r7
 8004542:	f853 0c44 	ldr.w	r0, [r3, #-68]
					trans[THREE_AXES * i + k] *
 8004546:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800454a:	4613      	mov	r3, r2
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	441a      	add	r2, r3
 8004550:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004552:	4413      	add	r3, r2
 8004554:	3388      	adds	r3, #136	@ 0x88
 8004556:	443b      	add	r3, r7
 8004558:	f913 3c20 	ldrsb.w	r3, [r3, #-32]
 800455c:	4619      	mov	r1, r3
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 800455e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004560:	4613      	mov	r3, r2
 8004562:	005b      	lsls	r3, r3, #1
 8004564:	441a      	add	r2, r3
 8004566:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800456a:	4413      	add	r3, r2
 800456c:	68fa      	ldr	r2, [r7, #12]
 800456e:	3312      	adds	r3, #18
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	4413      	add	r3, r2
 8004574:	689b      	ldr	r3, [r3, #8]
					trans[THREE_AXES * i + k] *
 8004576:	fb03 f101 	mul.w	r1, r3, r1
				tmp_m[THREE_AXES * i + j] +=
 800457a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800457e:	4613      	mov	r3, r2
 8004580:	005b      	lsls	r3, r3, #1
 8004582:	441a      	add	r2, r3
 8004584:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004588:	4413      	add	r3, r2
 800458a:	1842      	adds	r2, r0, r1
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	3388      	adds	r3, #136	@ 0x88
 8004590:	443b      	add	r3, r7
 8004592:	f843 2c44 	str.w	r2, [r3, #-68]
			for (k = 0; k < THREE_AXES; k++)
 8004596:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004598:	3301      	adds	r3, #1
 800459a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800459c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800459e:	2b02      	cmp	r3, #2
 80045a0:	ddc4      	ble.n	800452c <inv_icm20948_compass_dmp_cal+0x240>
		for (j = 0; j < THREE_AXES; j++)
 80045a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80045a6:	3301      	adds	r3, #1
 80045a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	ddb8      	ble.n	8004526 <inv_icm20948_compass_dmp_cal+0x23a>
    for (i = 0; i < THREE_AXES; i++)
 80045b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045b8:	3301      	adds	r3, #1
 80045ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80045be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	ddab      	ble.n	800451e <inv_icm20948_compass_dmp_cal+0x232>
    
    return dmp_icm20948_set_compass_matrix(s, tmp_m);
 80045c6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80045ca:	4619      	mov	r1, r3
 80045cc:	68f8      	ldr	r0, [r7, #12]
 80045ce:	f005 f809 	bl	80095e4 <dmp_icm20948_set_compass_matrix>
 80045d2:	4603      	mov	r3, r0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3788      	adds	r7, #136	@ 0x88
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	09999999 	.word	0x09999999
 80045e0:	55555556 	.word	0x55555556

080045e4 <inv_icm20948_apply_raw_compass_matrix>:
*  @param[in]  Compensated compass data
*  @return     0 if successful.
*/

int inv_icm20948_apply_raw_compass_matrix(struct inv_icm20948 * s, short *raw_data, long *compensated_out)
{
 80045e4:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80045e8:	b08b      	sub	sp, #44	@ 0x2c
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6178      	str	r0, [r7, #20]
 80045ee:	6139      	str	r1, [r7, #16]
 80045f0:	60fa      	str	r2, [r7, #12]
	int i, j;
	long long tmp;
    
	for (i = 0; i < THREE_AXES; i++) {
 80045f2:	2300      	movs	r3, #0
 80045f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80045f6:	e04c      	b.n	8004692 <inv_icm20948_apply_raw_compass_matrix+0xae>
		tmp = 0;
 80045f8:	f04f 0200 	mov.w	r2, #0
 80045fc:	f04f 0300 	mov.w	r3, #0
 8004600:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 8004604:	2300      	movs	r3, #0
 8004606:	623b      	str	r3, [r7, #32]
 8004608:	e02d      	b.n	8004666 <inv_icm20948_apply_raw_compass_matrix+0x82>
			tmp  +=
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 800460a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800460c:	4613      	mov	r3, r2
 800460e:	005b      	lsls	r3, r3, #1
 8004610:	441a      	add	r2, r3
 8004612:	6a3b      	ldr	r3, [r7, #32]
 8004614:	4413      	add	r3, r2
 8004616:	697a      	ldr	r2, [r7, #20]
 8004618:	3312      	adds	r3, #18
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4413      	add	r3, r2
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	17da      	asrs	r2, r3, #31
 8004622:	4698      	mov	r8, r3
 8004624:	4691      	mov	r9, r2
 8004626:	6a3b      	ldr	r3, [r7, #32]
 8004628:	005b      	lsls	r3, r3, #1
 800462a:	693a      	ldr	r2, [r7, #16]
 800462c:	4413      	add	r3, r2
 800462e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004632:	041b      	lsls	r3, r3, #16
 8004634:	17da      	asrs	r2, r3, #31
 8004636:	469a      	mov	sl, r3
 8004638:	4693      	mov	fp, r2
 800463a:	fb0a f209 	mul.w	r2, sl, r9
 800463e:	fb08 f30b 	mul.w	r3, r8, fp
 8004642:	4413      	add	r3, r2
 8004644:	fba8 450a 	umull	r4, r5, r8, sl
 8004648:	442b      	add	r3, r5
 800464a:	461d      	mov	r5, r3
			tmp  +=
 800464c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004650:	1911      	adds	r1, r2, r4
 8004652:	6039      	str	r1, [r7, #0]
 8004654:	416b      	adcs	r3, r5
 8004656:	607b      	str	r3, [r7, #4]
 8004658:	e9d7 2300 	ldrd	r2, r3, [r7]
 800465c:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 8004660:	6a3b      	ldr	r3, [r7, #32]
 8004662:	3301      	adds	r3, #1
 8004664:	623b      	str	r3, [r7, #32]
 8004666:	6a3b      	ldr	r3, [r7, #32]
 8004668:	2b02      	cmp	r3, #2
 800466a:	ddce      	ble.n	800460a <inv_icm20948_apply_raw_compass_matrix+0x26>
		compensated_out[i] = (long)(tmp >> 30);
 800466c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004670:	f04f 0200 	mov.w	r2, #0
 8004674:	f04f 0300 	mov.w	r3, #0
 8004678:	0f82      	lsrs	r2, r0, #30
 800467a:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800467e:	178b      	asrs	r3, r1, #30
 8004680:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004682:	0089      	lsls	r1, r1, #2
 8004684:	68f8      	ldr	r0, [r7, #12]
 8004686:	4401      	add	r1, r0
 8004688:	4613      	mov	r3, r2
 800468a:	600b      	str	r3, [r1, #0]
	for (i = 0; i < THREE_AXES; i++) {
 800468c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468e:	3301      	adds	r3, #1
 8004690:	627b      	str	r3, [r7, #36]	@ 0x24
 8004692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004694:	2b02      	cmp	r3, #2
 8004696:	ddaf      	ble.n	80045f8 <inv_icm20948_apply_raw_compass_matrix+0x14>
	}
    
	return 0;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	372c      	adds	r7, #44	@ 0x2c
 800469e:	46bd      	mov	sp, r7
 80046a0:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80046a4:	4770      	bx	lr

080046a6 <inv_icm20948_init_secondary>:
#include "Icm20948DataBaseDriver.h"

#include "Icm20948AuxTransport.h"

void inv_icm20948_init_secondary(struct inv_icm20948 * s)
{
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b082      	sub	sp, #8
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
	s->secondary_state.slv_reg[0].addr = REG_I2C_SLV0_ADDR;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f240 1283 	movw	r2, #387	@ 0x183
 80046b4:	859a      	strh	r2, [r3, #44]	@ 0x2c
	s->secondary_state.slv_reg[0].reg  = REG_I2C_SLV0_REG;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 80046bc:	85da      	strh	r2, [r3, #46]	@ 0x2e
	s->secondary_state.slv_reg[0].ctrl = REG_I2C_SLV0_CTRL;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f240 1285 	movw	r2, #389	@ 0x185
 80046c4:	861a      	strh	r2, [r3, #48]	@ 0x30
	s->secondary_state.slv_reg[0].d0   = REG_I2C_SLV0_DO;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 80046cc:	865a      	strh	r2, [r3, #50]	@ 0x32
    
    s->secondary_state.slv_reg[1].addr = REG_I2C_SLV1_ADDR;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f240 1287 	movw	r2, #391	@ 0x187
 80046d4:	869a      	strh	r2, [r3, #52]	@ 0x34
	s->secondary_state.slv_reg[1].reg  = REG_I2C_SLV1_REG;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 80046dc:	86da      	strh	r2, [r3, #54]	@ 0x36
	s->secondary_state.slv_reg[1].ctrl = REG_I2C_SLV1_CTRL;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f240 1289 	movw	r2, #393	@ 0x189
 80046e4:	871a      	strh	r2, [r3, #56]	@ 0x38
	s->secondary_state.slv_reg[1].d0   = REG_I2C_SLV1_DO;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f44f 72c5 	mov.w	r2, #394	@ 0x18a
 80046ec:	875a      	strh	r2, [r3, #58]	@ 0x3a
    
    s->secondary_state.slv_reg[2].addr = REG_I2C_SLV2_ADDR;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f240 128b 	movw	r2, #395	@ 0x18b
 80046f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
	s->secondary_state.slv_reg[2].reg  = REG_I2C_SLV2_REG;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f44f 72c6 	mov.w	r2, #396	@ 0x18c
 80046fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
	s->secondary_state.slv_reg[2].ctrl = REG_I2C_SLV2_CTRL;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f240 128d 	movw	r2, #397	@ 0x18d
 8004704:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	s->secondary_state.slv_reg[2].d0   = REG_I2C_SLV2_DO;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f44f 72c7 	mov.w	r2, #398	@ 0x18e
 800470e:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    
	s->secondary_state.slv_reg[3].addr = REG_I2C_SLV3_ADDR;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f240 128f 	movw	r2, #399	@ 0x18f
 8004718:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	s->secondary_state.slv_reg[3].reg  = REG_I2C_SLV3_REG;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004722:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	s->secondary_state.slv_reg[3].ctrl = REG_I2C_SLV3_CTRL;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f240 1291 	movw	r2, #401	@ 0x191
 800472c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	s->secondary_state.slv_reg[3].d0   = REG_I2C_SLV3_DO;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f44f 72c9 	mov.w	r2, #402	@ 0x192
 8004736:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	
	/* Make sure that by default all channels are disabled 
	To not inherit from a previous configuration from a previous run*/
	inv_icm20948_secondary_stop_channel(s, 0);
 800473a:	2100      	movs	r1, #0
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 f934 	bl	80049aa <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 1);
 8004742:	2101      	movs	r1, #1
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f000 f930 	bl	80049aa <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 2);
 800474a:	2102      	movs	r1, #2
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 f92c 	bl	80049aa <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 3);
 8004752:	2103      	movs	r1, #3
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	f000 f928 	bl	80049aa <inv_icm20948_secondary_stop_channel>
}
 800475a:	bf00      	nop
 800475c:	3708      	adds	r7, #8
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <inv_icm20948_read_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char len)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b086      	sub	sp, #24
 8004766:	af00      	add	r7, sp, #0
 8004768:	60f8      	str	r0, [r7, #12]
 800476a:	60b9      	str	r1, [r7, #8]
 800476c:	4611      	mov	r1, r2
 800476e:	461a      	mov	r2, r3
 8004770:	460b      	mov	r3, r1
 8004772:	71fb      	strb	r3, [r7, #7]
 8004774:	4613      	mov	r3, r2
 8004776:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 8004778:	2300      	movs	r3, #0
 800477a:	617b      	str	r3, [r7, #20]
    unsigned char data;

    data = INV_MPU_BIT_I2C_READ | addr;
 800477c:	79fb      	ldrb	r3, [r7, #7]
 800477e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004782:	b2db      	uxtb	r3, r3
 8004784:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	3305      	adds	r3, #5
 800478c:	00db      	lsls	r3, r3, #3
 800478e:	4413      	add	r3, r2
 8004790:	8899      	ldrh	r1, [r3, #4]
 8004792:	f107 0313 	add.w	r3, r7, #19
 8004796:	2201      	movs	r2, #1
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f009 fb00 	bl	800dd9e <inv_icm20948_write_mems_reg>
 800479e:	4602      	mov	r2, r0
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	617b      	str	r3, [r7, #20]

    data = reg;
 80047a6:	79bb      	ldrb	r3, [r7, #6]
 80047a8:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	3305      	adds	r3, #5
 80047b0:	00db      	lsls	r3, r3, #3
 80047b2:	4413      	add	r3, r2
 80047b4:	88d9      	ldrh	r1, [r3, #6]
 80047b6:	f107 0313 	add.w	r3, r7, #19
 80047ba:	2201      	movs	r2, #1
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f009 faee 	bl	800dd9e <inv_icm20948_write_mems_reg>
 80047c2:	4602      	mov	r2, r0
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | len;
 80047ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80047ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	3305      	adds	r3, #5
 80047dc:	00db      	lsls	r3, r3, #3
 80047de:	4413      	add	r3, r2
 80047e0:	8919      	ldrh	r1, [r3, #8]
 80047e2:	f107 0313 	add.w	r3, r7, #19
 80047e6:	2201      	movs	r2, #1
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f009 fad8 	bl	800dd9e <inv_icm20948_write_mems_reg>
 80047ee:	4602      	mov	r2, r0
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	617b      	str	r3, [r7, #20]
    
	return result;
 80047f6:	697b      	ldr	r3, [r7, #20]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3718      	adds	r7, #24
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <inv_icm20948_execute_read_secondary>:

int inv_icm20948_execute_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, int len, uint8_t *d)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b088      	sub	sp, #32
 8004804:	af02      	add	r7, sp, #8
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	603b      	str	r3, [r7, #0]
 800480c:	4613      	mov	r3, r2
 800480e:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8004810:	2300      	movs	r3, #0
 8004812:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_secondary(s, index, addr, reg, len);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	b2d9      	uxtb	r1, r3
 8004818:	6a3b      	ldr	r3, [r7, #32]
 800481a:	b2db      	uxtb	r3, r3
 800481c:	79fa      	ldrb	r2, [r7, #7]
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	460b      	mov	r3, r1
 8004822:	68b9      	ldr	r1, [r7, #8]
 8004824:	68f8      	ldr	r0, [r7, #12]
 8004826:	f7ff ff9c 	bl	8004762 <inv_icm20948_read_secondary>
 800482a:	4602      	mov	r2, r0
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	4313      	orrs	r3, r2
 8004830:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8004832:	68f8      	ldr	r0, [r7, #12]
 8004834:	f000 f8ce 	bl	80049d4 <inv_icm20948_secondary_enable_i2c>
 8004838:	4602      	mov	r2, r0
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	4313      	orrs	r3, r2
 800483e:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 8004840:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8004844:	f7fd fb78 	bl	8001f38 <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f000 f8da 	bl	8004a02 <inv_icm20948_secondary_disable_i2c>
 800484e:	4602      	mov	r2, r0
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	4313      	orrs	r3, r2
 8004854:	617b      	str	r3, [r7, #20]

    result |= inv_icm20948_read_mems_reg(s, REG_EXT_SLV_SENS_DATA_00, len, d); 
 8004856:	6a3a      	ldr	r2, [r7, #32]
 8004858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485a:	213b      	movs	r1, #59	@ 0x3b
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	f009 fb73 	bl	800df48 <inv_icm20948_read_mems_reg>
 8004862:	4602      	mov	r2, r0
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	4313      	orrs	r3, r2
 8004868:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 800486a:	68b9      	ldr	r1, [r7, #8]
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	f000 f89c 	bl	80049aa <inv_icm20948_secondary_stop_channel>
 8004872:	4602      	mov	r2, r0
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	4313      	orrs	r3, r2
 8004878:	617b      	str	r3, [r7, #20]

	return result;
 800487a:	697b      	ldr	r3, [r7, #20]
}
 800487c:	4618      	mov	r0, r3
 800487e:	3718      	adds	r7, #24
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <inv_icm20948_write_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char v)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b086      	sub	sp, #24
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	4611      	mov	r1, r2
 8004890:	461a      	mov	r2, r3
 8004892:	460b      	mov	r3, r1
 8004894:	71fb      	strb	r3, [r7, #7]
 8004896:	4613      	mov	r3, r2
 8004898:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 800489a:	2300      	movs	r3, #0
 800489c:	617b      	str	r3, [r7, #20]
    unsigned char data;
    
    data = (unsigned char)addr;
 800489e:	79fb      	ldrb	r3, [r7, #7]
 80048a0:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	3305      	adds	r3, #5
 80048a8:	00db      	lsls	r3, r3, #3
 80048aa:	4413      	add	r3, r2
 80048ac:	8899      	ldrh	r1, [r3, #4]
 80048ae:	f107 0313 	add.w	r3, r7, #19
 80048b2:	2201      	movs	r2, #1
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f009 fa72 	bl	800dd9e <inv_icm20948_write_mems_reg>
 80048ba:	4602      	mov	r2, r0
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	4313      	orrs	r3, r2
 80048c0:	617b      	str	r3, [r7, #20]

    data = reg;
 80048c2:	79bb      	ldrb	r3, [r7, #6]
 80048c4:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	3305      	adds	r3, #5
 80048cc:	00db      	lsls	r3, r3, #3
 80048ce:	4413      	add	r3, r2
 80048d0:	88d9      	ldrh	r1, [r3, #6]
 80048d2:	f107 0313 	add.w	r3, r7, #19
 80048d6:	2201      	movs	r2, #1
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f009 fa60 	bl	800dd9e <inv_icm20948_write_mems_reg>
 80048de:	4602      	mov	r2, r0
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	617b      	str	r3, [r7, #20]

    data = v;
 80048e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80048ea:	74fb      	strb	r3, [r7, #19]
    result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].d0, 1, &data);
 80048ec:	68fa      	ldr	r2, [r7, #12]
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	3305      	adds	r3, #5
 80048f2:	00db      	lsls	r3, r3, #3
 80048f4:	4413      	add	r3, r2
 80048f6:	8959      	ldrh	r1, [r3, #10]
 80048f8:	f107 0313 	add.w	r3, r7, #19
 80048fc:	2201      	movs	r2, #1
 80048fe:	68f8      	ldr	r0, [r7, #12]
 8004900:	f009 fa4d 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8004904:	4602      	mov	r2, r0
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	4313      	orrs	r3, r2
 800490a:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | 1;
 800490c:	2381      	movs	r3, #129	@ 0x81
 800490e:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	3305      	adds	r3, #5
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	4413      	add	r3, r2
 800491a:	8919      	ldrh	r1, [r3, #8]
 800491c:	f107 0313 	add.w	r3, r7, #19
 8004920:	2201      	movs	r2, #1
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f009 fa3b 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8004928:	4602      	mov	r2, r0
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	4313      	orrs	r3, r2
 800492e:	617b      	str	r3, [r7, #20]
    
    return result;
 8004930:	697b      	ldr	r3, [r7, #20]
}
 8004932:	4618      	mov	r0, r3
 8004934:	3718      	adds	r7, #24
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}

0800493a <inv_icm20948_execute_write_secondary>:

int inv_icm20948_execute_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, uint8_t v)
{
 800493a:	b580      	push	{r7, lr}
 800493c:	b088      	sub	sp, #32
 800493e:	af02      	add	r7, sp, #8
 8004940:	60f8      	str	r0, [r7, #12]
 8004942:	60b9      	str	r1, [r7, #8]
 8004944:	603b      	str	r3, [r7, #0]
 8004946:	4613      	mov	r3, r2
 8004948:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 800494a:	2300      	movs	r3, #0
 800494c:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_write_secondary(s, index, addr, reg, v);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	b2d9      	uxtb	r1, r3
 8004952:	79fa      	ldrb	r2, [r7, #7]
 8004954:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004958:	9300      	str	r3, [sp, #0]
 800495a:	460b      	mov	r3, r1
 800495c:	68b9      	ldr	r1, [r7, #8]
 800495e:	68f8      	ldr	r0, [r7, #12]
 8004960:	f7ff ff90 	bl	8004884 <inv_icm20948_write_secondary>
 8004964:	4602      	mov	r2, r0
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	4313      	orrs	r3, r2
 800496a:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 800496c:	68f8      	ldr	r0, [r7, #12]
 800496e:	f000 f831 	bl	80049d4 <inv_icm20948_secondary_enable_i2c>
 8004972:	4602      	mov	r2, r0
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	4313      	orrs	r3, r2
 8004978:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 800497a:	f64e 2060 	movw	r0, #60000	@ 0xea60
 800497e:	f7fd fadb 	bl	8001f38 <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f000 f83d 	bl	8004a02 <inv_icm20948_secondary_disable_i2c>
 8004988:	4602      	mov	r2, r0
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	4313      	orrs	r3, r2
 800498e:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 8004990:	68b9      	ldr	r1, [r7, #8]
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f000 f809 	bl	80049aa <inv_icm20948_secondary_stop_channel>
 8004998:	4602      	mov	r2, r0
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	4313      	orrs	r3, r2
 800499e:	617b      	str	r3, [r7, #20]

	return result;
 80049a0:	697b      	ldr	r3, [r7, #20]
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3718      	adds	r7, #24
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}

080049aa <inv_icm20948_secondary_stop_channel>:
{
	inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG,s->secondary_state.sSavedI2cOdr);
}

int inv_icm20948_secondary_stop_channel(struct inv_icm20948 * s, int index)
{
 80049aa:	b580      	push	{r7, lr}
 80049ac:	b082      	sub	sp, #8
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
 80049b2:	6039      	str	r1, [r7, #0]
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	3305      	adds	r3, #5
 80049ba:	00db      	lsls	r3, r3, #3
 80049bc:	4413      	add	r3, r2
 80049be:	891b      	ldrh	r3, [r3, #8]
 80049c0:	2200      	movs	r2, #0
 80049c2:	4619      	mov	r1, r3
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f009 fa63 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 80049ca:	4603      	mov	r3, r0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3708      	adds	r7, #8
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <inv_icm20948_secondary_enable_i2c>:

int inv_icm20948_secondary_enable_i2c(struct inv_icm20948 * s)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl |= BIT_I2C_MST_EN;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	7f1b      	ldrb	r3, [r3, #28]
 80049e0:	f043 0320 	orr.w	r3, r3, #32
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	7f1b      	ldrb	r3, [r3, #28]
 80049ee:	461a      	mov	r2, r3
 80049f0:	2103      	movs	r1, #3
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f009 fa4c 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 80049f8:	4603      	mov	r3, r0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3708      	adds	r7, #8
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <inv_icm20948_secondary_disable_i2c>:

int inv_icm20948_secondary_disable_i2c(struct inv_icm20948 * s)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b082      	sub	sp, #8
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl &= ~BIT_I2C_MST_EN;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	7f1b      	ldrb	r3, [r3, #28]
 8004a0e:	f023 0320 	bic.w	r3, r3, #32
 8004a12:	b2da      	uxtb	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	7f1b      	ldrb	r3, [r3, #28]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	2103      	movs	r1, #3
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f009 fa35 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8004a26:	4603      	mov	r3, r0
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3708      	adds	r7, #8
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <inv_icm20948_secondary_set_odr>:


int inv_icm20948_secondary_set_odr(struct inv_icm20948 * s, int divider, unsigned int* effectiveDivider)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b086      	sub	sp, #24
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	607a      	str	r2, [r7, #4]
	int mst_odr_config = 0;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	617b      	str	r3, [r7, #20]

    // find 2^x = divider to fit BASE_SAMPLE_RATE/2^REG_I2C_MST_ODR_CONFIG
    do
    {
		divider>>=1;
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	105b      	asrs	r3, r3, #1
 8004a44:	60bb      	str	r3, [r7, #8]
		mst_odr_config++;
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	3301      	adds	r3, #1
 8004a4a:	617b      	str	r3, [r7, #20]
    } while(divider>>1);
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	105b      	asrs	r3, r3, #1
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d1f5      	bne.n	8004a40 <inv_icm20948_secondary_set_odr+0x10>
    
	if (mst_odr_config < MIN_MST_ODR_CONFIG)
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	2b03      	cmp	r3, #3
 8004a58:	dc01      	bgt.n	8004a5e <inv_icm20948_secondary_set_odr+0x2e>
		mst_odr_config = MIN_MST_ODR_CONFIG;
 8004a5a:	2304      	movs	r3, #4
 8004a5c:	617b      	str	r3, [r7, #20]

	*effectiveDivider = 1<<mst_odr_config;
 8004a5e:	2201      	movs	r2, #1
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	fa02 f303 	lsl.w	r3, r2, r3
 8004a66:	461a      	mov	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	601a      	str	r2, [r3, #0]

	return	inv_icm20948_set_secondary_divider(s, (unsigned char)mst_odr_config);
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	4619      	mov	r1, r3
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f002 fb11 	bl	800709a <inv_icm20948_set_secondary_divider>
 8004a78:	4603      	mov	r3, r0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3718      	adds	r7, #24
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <inv_icm20948_ctrl_androidSensor_enabled>:
static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s);
static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count);
static short get_multiple_56_rate(unsigned short delayInMs);

unsigned long inv_icm20948_ctrl_androidSensor_enabled(struct inv_icm20948 * s, unsigned char androidSensor)
{
 8004a82:	b480      	push	{r7}
 8004a84:	b083      	sub	sp, #12
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	70fb      	strb	r3, [r7, #3]
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 8004a8e:	78fb      	ldrb	r3, [r7, #3]
 8004a90:	095b      	lsrs	r3, r3, #5
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	461a      	mov	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	3258      	adds	r2, #88	@ 0x58
 8004a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a9e:	78fa      	ldrb	r2, [r7, #3]
 8004aa0:	f002 021f 	and.w	r2, r2, #31
 8004aa4:	2101      	movs	r1, #1
 8004aa6:	fa01 f202 	lsl.w	r2, r1, r2
 8004aaa:	4013      	ands	r3, r2
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <MinDelayGenActual>:
}	MinDelayGenElementT;

#define MinDelayGen(s, list) MinDelayGenActual(s, list, sizeof(list) / sizeof (MinDelayGenElementT))

static unsigned short MinDelayGenActual(struct inv_icm20948 *s, const MinDelayGenElementT *element, unsigned long elementQuan)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
	unsigned short minDelay = (unsigned short) -1;
 8004ac4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ac8:	82fb      	strh	r3, [r7, #22]

	while(elementQuan--) {
 8004aca:	e019      	b.n	8004b00 <MinDelayGenActual+0x48>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f7ff ffd5 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00d      	beq.n	8004afa <MinDelayGenActual+0x42>
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	785b      	ldrb	r3, [r3, #1]
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	3380      	adds	r3, #128	@ 0x80
 8004ae6:	005b      	lsls	r3, r3, #1
 8004ae8:	4413      	add	r3, r2
 8004aea:	88db      	ldrh	r3, [r3, #6]
 8004aec:	82bb      	strh	r3, [r7, #20]

			if (minDelay > odrDelay)
 8004aee:	8afa      	ldrh	r2, [r7, #22]
 8004af0:	8abb      	ldrh	r3, [r7, #20]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d901      	bls.n	8004afa <MinDelayGenActual+0x42>
					minDelay = odrDelay;
 8004af6:	8abb      	ldrh	r3, [r7, #20]
 8004af8:	82fb      	strh	r3, [r7, #22]
		}
		element++;
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	3302      	adds	r3, #2
 8004afe:	60bb      	str	r3, [r7, #8]
	while(elementQuan--) {
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	1e5a      	subs	r2, r3, #1
 8004b04:	607a      	str	r2, [r7, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1e0      	bne.n	8004acc <MinDelayGenActual+0x14>
	} // end while elements to process

	return	minDelay;
 8004b0a:	8afb      	ldrh	r3, [r7, #22]
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3718      	adds	r7, #24
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <DividerRateSet>:

static int DividerRateSet(struct inv_icm20948 *s, unsigned short minDelay, unsigned short hwSampleRateDivider, enum INV_SENSORS InvSensor)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b086      	sub	sp, #24
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	4608      	mov	r0, r1
 8004b1e:	4611      	mov	r1, r2
 8004b20:	461a      	mov	r2, r3
 8004b22:	4603      	mov	r3, r0
 8004b24:	817b      	strh	r3, [r7, #10]
 8004b26:	460b      	mov	r3, r1
 8004b28:	813b      	strh	r3, [r7, #8]
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	617b      	str	r3, [r7, #20]
	
	if (minDelay != 0xFFFF) {
 8004b32:	897b      	ldrh	r3, [r7, #10]
 8004b34:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d025      	beq.n	8004b88 <DividerRateSet+0x74>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 8004b3c:	897b      	ldrh	r3, [r7, #10]
 8004b3e:	f240 4265 	movw	r2, #1125	@ 0x465
 8004b42:	fb03 f202 	mul.w	r2, r3, r2
 8004b46:	893b      	ldrh	r3, [r7, #8]
 8004b48:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004b4c:	fb01 f303 	mul.w	r3, r1, r3
 8004b50:	fb92 f3f3 	sdiv	r3, r2, r3
 8004b54:	827b      	strh	r3, [r7, #18]

		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 8004b56:	79fb      	ldrb	r3, [r7, #7]
 8004b58:	8939      	ldrh	r1, [r7, #8]
 8004b5a:	8a7a      	ldrh	r2, [r7, #18]
 8004b5c:	fb11 f202 	smulbb	r2, r1, r2
 8004b60:	b291      	uxth	r1, r2
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	335c      	adds	r3, #92	@ 0x5c
 8004b66:	005b      	lsls	r3, r3, #1
 8004b68:	4413      	add	r3, r2
 8004b6a:	460a      	mov	r2, r1
 8004b6c:	809a      	strh	r2, [r3, #4]
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 8004b6e:	79f9      	ldrb	r1, [r7, #7]
 8004b70:	8a7b      	ldrh	r3, [r7, #18]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	b21b      	sxth	r3, r3
 8004b78:	461a      	mov	r2, r3
 8004b7a:	68f8      	ldr	r0, [r7, #12]
 8004b7c:	f004 fa44 	bl	8009008 <dmp_icm20948_set_sensor_rate>
 8004b80:	4602      	mov	r2, r0
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	617b      	str	r3, [r7, #20]
	}
	
	return result;
 8004b88:	697b      	ldr	r3, [r7, #20]
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3718      	adds	r7, #24
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
	...

08004b94 <SampleRateDividerGet>:

static unsigned short SampleRateDividerGet(unsigned short minDelay)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	80fb      	strh	r3, [r7, #6]
	unsigned short delay = min(INV_ODR_MIN_DELAY, minDelay); // because of GYRO_SMPLRT_DIV which relies on 8 bits, we can't have ODR value higher than 200ms
 8004b9e:	88fb      	ldrh	r3, [r7, #6]
 8004ba0:	2bc8      	cmp	r3, #200	@ 0xc8
 8004ba2:	bf28      	it	cs
 8004ba4:	23c8      	movcs	r3, #200	@ 0xc8
 8004ba6:	81fb      	strh	r3, [r7, #14]
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 8004ba8:	89fb      	ldrh	r3, [r7, #14]
 8004baa:	f240 4265 	movw	r2, #1125	@ 0x465
 8004bae:	fb02 f303 	mul.w	r3, r2, r3
 8004bb2:	4a06      	ldr	r2, [pc, #24]	@ (8004bcc <SampleRateDividerGet+0x38>)
 8004bb4:	fb82 1203 	smull	r1, r2, r2, r3
 8004bb8:	1192      	asrs	r2, r2, #6
 8004bba:	17db      	asrs	r3, r3, #31
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	b29b      	uxth	r3, r3
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3714      	adds	r7, #20
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr
 8004bcc:	10624dd3 	.word	0x10624dd3

08004bd0 <getMinDlyAccel>:

/** @brief Get minimum ODR to be applied to accel engine based on all accel-based enabled sensors.
* @return ODR in ms we expect to be applied to accel engine
*/
static unsigned short getMinDlyAccel(struct inv_icm20948 *s)
{
 8004bd0:	b5b0      	push	{r4, r5, r7, lr}
 8004bd2:	b08e      	sub	sp, #56	@ 0x38
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenAccelList[] ={
 8004bd8:	4b4b      	ldr	r3, [pc, #300]	@ (8004d08 <getMinDlyAccel+0x138>)
 8004bda:	f107 040c 	add.w	r4, r7, #12
 8004bde:	461d      	mov	r5, r3
 8004be0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004be2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004be4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004be6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004be8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004bec:	c403      	stmia	r4!, {r0, r1}
 8004bee:	8022      	strh	r2, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ_accel          },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_accel   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_accel   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenAccelList);
 8004bf0:	f107 030c 	add.w	r3, r7, #12
 8004bf4:	2215      	movs	r2, #21
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f7ff ff5d 	bl	8004ab8 <MinDelayGenActual>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	86fb      	strh	r3, [r7, #54]	@ 0x36

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 8004c02:	2101      	movs	r1, #1
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f7ff ff3c 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d01b      	beq.n	8004c48 <getMinDlyAccel+0x78>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8004c10:	212a      	movs	r1, #42	@ 0x2a
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f7ff ff35 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00d      	beq.n	8004c3a <getMinDlyAccel+0x6a>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(s->odr_acc_ms,s->odr_racc_ms);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	bf28      	it	cs
 8004c2e:	4613      	movcs	r3, r2
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8004c38:	e013      	b.n	8004c62 <getMinDlyAccel+0x92>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_acc_ms;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f8b3 2246 	ldrh.w	r2, [r3, #582]	@ 0x246
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8004c46:	e00c      	b.n	8004c62 <getMinDlyAccel+0x92>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8004c48:	212a      	movs	r1, #42	@ 0x2a
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7ff ff19 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d005      	beq.n	8004c62 <getMinDlyAccel+0x92>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_racc_ms;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106

	if (s->bac_status != 0)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d007      	beq.n	8004c7c <getMinDlyAccel+0xac>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER]);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8004c72:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004c74:	4293      	cmp	r3, r2
 8004c76:	bf28      	it	cs
 8004c78:	4613      	movcs	r3, r2
 8004c7a:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->flip_pickup_status != 0)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d007      	beq.n	8004c96 <getMinDlyAccel+0xc6>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP]);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f8b3 3122 	ldrh.w	r3, [r3, #290]	@ 0x122
 8004c8c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	bf28      	it	cs
 8004c92:	4613      	movcs	r3, r2
 8004c94:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->b2s_status != 0)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d007      	beq.n	8004cb0 <getMinDlyAccel+0xe0>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE]);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 8004ca6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	bf28      	it	cs
 8004cac:	4613      	movcs	r3, r2
 8004cae:	86fb      	strh	r3, [r7, #54]	@ 0x36
	
	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 8004cb0:	2127      	movs	r1, #39	@ 0x27
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f7ff fee5 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d106      	bne.n	8004ccc <getMinDlyAccel+0xfc>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 8004cbe:	2114      	movs	r1, #20
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f7ff fede 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d004      	beq.n	8004cd6 <getMinDlyAccel+0x106>
		lMinOdr = min(lMinOdr, 5);
 8004ccc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004cce:	2b05      	cmp	r3, #5
 8004cd0:	bf28      	it	cs
 8004cd2:	2305      	movcs	r3, #5
 8004cd4:	86fb      	strh	r3, [r7, #54]	@ 0x36

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8004cd6:	211f      	movs	r1, #31
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f7ff fed2 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d106      	bne.n	8004cf2 <getMinDlyAccel+0x122>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8004ce4:	210b      	movs	r1, #11
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f7ff fecb 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d004      	beq.n	8004cfc <getMinDlyAccel+0x12c>
		lMinOdr = min(lMinOdr, 5);
 8004cf2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004cf4:	2b05      	cmp	r3, #5
 8004cf6:	bf28      	it	cs
 8004cf8:	2305      	movcs	r3, #5
 8004cfa:	86fb      	strh	r3, [r7, #54]	@ 0x36

	return lMinOdr;
 8004cfc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3738      	adds	r7, #56	@ 0x38
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bdb0      	pop	{r4, r5, r7, pc}
 8004d06:	bf00      	nop
 8004d08:	08017c00 	.word	0x08017c00

08004d0c <getMinDlyGyro>:

/** @brief Get minimum ODR to be applied to gyro engine based on all gyro-based enabled sensors.
* @return ODR in ms we expect to be applied to gyro engine
*/
static unsigned short getMinDlyGyro(struct inv_icm20948 *s)
{
 8004d0c:	b5b0      	push	{r4, r5, r7, lr}
 8004d0e:	b08a      	sub	sp, #40	@ 0x28
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenGyroList[] = {
 8004d14:	4b2d      	ldr	r3, [pc, #180]	@ (8004dcc <getMinDlyGyro+0xc0>)
 8004d16:	f107 0408 	add.w	r4, r7, #8
 8004d1a:	461d      	mov	r5, r3
 8004d1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d20:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004d24:	c407      	stmia	r4!, {r0, r1, r2}
 8004d26:	8023      	strh	r3, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,               INV_SENSOR_NINEQ             },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,            INV_SENSOR_WAKEUP_NINEQ      },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_NINEQ      }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenGyroList);
 8004d28:	f107 0308 	add.w	r3, r7, #8
 8004d2c:	220f      	movs	r2, #15
 8004d2e:	4619      	mov	r1, r3
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f7ff fec1 	bl	8004ab8 <MinDelayGenActual>
 8004d36:	4603      	mov	r3, r0
 8004d38:	84fb      	strh	r3, [r7, #38]	@ 0x26

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 8004d3a:	2110      	movs	r1, #16
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f7ff fea0 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d01b      	beq.n	8004d80 <getMinDlyGyro+0x74>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 8004d48:	212b      	movs	r1, #43	@ 0x2b
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f7ff fe99 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d00d      	beq.n	8004d72 <getMinDlyGyro+0x66>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(s->odr_gyr_ms,s->odr_rgyr_ms);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 8004d62:	4293      	cmp	r3, r2
 8004d64:	bf28      	it	cs
 8004d66:	4613      	movcs	r3, r2
 8004d68:	b29a      	uxth	r2, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8004d70:	e013      	b.n	8004d9a <getMinDlyGyro+0x8e>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_gyr_ms;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f8b3 224a 	ldrh.w	r2, [r3, #586]	@ 0x24a
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8004d7e:	e00c      	b.n	8004d9a <getMinDlyGyro+0x8e>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 8004d80:	212b      	movs	r1, #43	@ 0x2b
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f7ff fe7d 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d005      	beq.n	8004d9a <getMinDlyGyro+0x8e>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_rgyr_ms;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set gyro to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8004d9a:	211f      	movs	r1, #31
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f7ff fe70 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d106      	bne.n	8004db6 <getMinDlyGyro+0xaa>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8004da8:	210b      	movs	r1, #11
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7ff fe69 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d004      	beq.n	8004dc0 <getMinDlyGyro+0xb4>
		lMinOdr	= min(lMinOdr, 5);
 8004db6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004db8:	2b05      	cmp	r3, #5
 8004dba:	bf28      	it	cs
 8004dbc:	2305      	movcs	r3, #5
 8004dbe:	84fb      	strh	r3, [r7, #38]	@ 0x26

	return lMinOdr;
 8004dc0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3728      	adds	r7, #40	@ 0x28
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bdb0      	pop	{r4, r5, r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	08017c2c 	.word	0x08017c2c

08004dd0 <getMinDlyCompass>:

/** @brief Get minimum ODR to be applied to compass engine based on all compass-based enabled sensors.
* @return ODR in ms we expect to be applied to compass engine
*/
static unsigned short getMinDlyCompass(struct inv_icm20948 *s)
{
 8004dd0:	b5b0      	push	{r4, r5, r7, lr}
 8004dd2:	b088      	sub	sp, #32
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenCpassList[] = {
 8004dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8004e50 <getMinDlyCompass+0x80>)
 8004dda:	f107 0408 	add.w	r4, r7, #8
 8004dde:	461d      	mov	r5, r3
 8004de0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004de2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004de4:	682b      	ldr	r3, [r5, #0]
 8004de6:	6023      	str	r3, [r4, #0]
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG_cpass  },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_cpass   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_cpass   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenCpassList);
 8004de8:	f107 0308 	add.w	r3, r7, #8
 8004dec:	220a      	movs	r2, #10
 8004dee:	4619      	mov	r1, r3
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f7ff fe61 	bl	8004ab8 <MinDelayGenActual>
 8004df6:	4603      	mov	r3, r0
 8004df8:	83fb      	strh	r3, [r7, #30]

	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set compass to 70Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 8004dfa:	2127      	movs	r1, #39	@ 0x27
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f7ff fe40 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d106      	bne.n	8004e16 <getMinDlyCompass+0x46>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 8004e08:	2114      	movs	r1, #20
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f7ff fe39 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d004      	beq.n	8004e20 <getMinDlyCompass+0x50>
		lMinOdr= min(lMinOdr, 15);
 8004e16:	8bfb      	ldrh	r3, [r7, #30]
 8004e18:	2b0f      	cmp	r3, #15
 8004e1a:	bf28      	it	cs
 8004e1c:	230f      	movcs	r3, #15
 8004e1e:	83fb      	strh	r3, [r7, #30]
	/** To have correct algorithm performance and quick convergence of RV, it is advised to set compass to 35Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8004e20:	211f      	movs	r1, #31
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f7ff fe2d 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d106      	bne.n	8004e3c <getMinDlyCompass+0x6c>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8004e2e:	210b      	movs	r1, #11
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f7ff fe26 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d004      	beq.n	8004e46 <getMinDlyCompass+0x76>
		lMinOdr = min(lMinOdr, 28);
 8004e3c:	8bfb      	ldrh	r3, [r7, #30]
 8004e3e:	2b1c      	cmp	r3, #28
 8004e40:	bf28      	it	cs
 8004e42:	231c      	movcs	r3, #28
 8004e44:	83fb      	strh	r3, [r7, #30]

	return lMinOdr;
 8004e46:	8bfb      	ldrh	r3, [r7, #30]
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3720      	adds	r7, #32
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bdb0      	pop	{r4, r5, r7, pc}
 8004e50:	08017c4c 	.word	0x08017c4c

08004e54 <inv_icm20948_base_control_init>:

int inv_icm20948_base_control_init(struct inv_icm20948 * s)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
	int result = 0;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	60bb      	str	r3, [r7, #8]
	unsigned int i;

	memset(s->inv_dmp_odr_dividers, 0, sizeof(s->inv_dmp_odr_dividers));
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	33bc      	adds	r3, #188	@ 0xbc
 8004e64:	224a      	movs	r2, #74	@ 0x4a
 8004e66:	2100      	movs	r1, #0
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f00d fceb 	bl	8012844 <memset>
	
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 8004e6e:	2300      	movs	r3, #0
 8004e70:	60fb      	str	r3, [r7, #12]
 8004e72:	e02b      	b.n	8004ecc <inv_icm20948_base_control_init+0x78>
		if((i == INV_SENSOR_ACTIVITY_CLASSIFIER) ||
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2b0d      	cmp	r3, #13
 8004e78:	d00b      	beq.n	8004e92 <inv_icm20948_base_control_init+0x3e>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2b0c      	cmp	r3, #12
 8004e7e:	d008      	beq.n	8004e92 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_STEP_COUNTER) ||
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2b1f      	cmp	r3, #31
 8004e84:	d005      	beq.n	8004e92 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_STEP_COUNTER) ||
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2b20      	cmp	r3, #32
 8004e8a:	d002      	beq.n	8004e92 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_TILT_DETECTOR) ||
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2b0e      	cmp	r3, #14
 8004e90:	d107      	bne.n	8004ea2 <inv_icm20948_base_control_init+0x4e>
		   (i == INV_SENSOR_FLIP_PICKUP) )
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_BAC;
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	3380      	adds	r3, #128	@ 0x80
 8004e98:	005b      	lsls	r3, r3, #1
 8004e9a:	4413      	add	r3, r2
 8004e9c:	2212      	movs	r2, #18
 8004e9e:	80da      	strh	r2, [r3, #6]
 8004ea0:	e011      	b.n	8004ec6 <inv_icm20948_base_control_init+0x72>
		else if(i == INV_SENSOR_BRING_TO_SEE)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2b0f      	cmp	r3, #15
 8004ea6:	d107      	bne.n	8004eb8 <inv_icm20948_base_control_init+0x64>
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_B2S;
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	3380      	adds	r3, #128	@ 0x80
 8004eae:	005b      	lsls	r3, r3, #1
 8004eb0:	4413      	add	r3, r2
 8004eb2:	2212      	movs	r2, #18
 8004eb4:	80da      	strh	r2, [r3, #6]
 8004eb6:	e006      	b.n	8004ec6 <inv_icm20948_base_control_init+0x72>
		else
			s->inv_dmp_odr_delays[i] = INV_ODR_MIN_DELAY;
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	3380      	adds	r3, #128	@ 0x80
 8004ebe:	005b      	lsls	r3, r3, #1
 8004ec0:	4413      	add	r3, r2
 8004ec2:	22c8      	movs	r2, #200	@ 0xc8
 8004ec4:	80da      	strh	r2, [r3, #6]
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	3301      	adds	r3, #1
 8004eca:	60fb      	str	r3, [r7, #12]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2b24      	cmp	r3, #36	@ 0x24
 8004ed0:	d9d0      	bls.n	8004e74 <inv_icm20948_base_control_init+0x20>
	}
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	e057      	b.n	8004f88 <inv_icm20948_base_control_init+0x134>
		if ((i == ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_GEOMAGNETIC_FIELD) ||
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2b0e      	cmp	r3, #14
 8004edc:	d008      	beq.n	8004ef0 <inv_icm20948_base_control_init+0x9c>
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d005      	beq.n	8004ef0 <inv_icm20948_base_control_init+0x9c>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2b22      	cmp	r3, #34	@ 0x22
 8004ee8:	d002      	beq.n	8004ef0 <inv_icm20948_base_control_init+0x9c>
		    (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD)) {
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2b18      	cmp	r3, #24
 8004eee:	d10e      	bne.n	8004f0e <inv_icm20948_base_control_init+0xba>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_CPASS;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	325a      	adds	r2, #90	@ 0x5a
 8004ef6:	210e      	movs	r1, #14
 8004ef8:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_CPASS;
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	4413      	add	r3, r2
 8004f04:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004f08:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 8004f0c:	e039      	b.n	8004f82 <inv_icm20948_base_control_init+0x12e>
		} else if ((i == ANDROID_SENSOR_GAME_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) ||
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2b0f      	cmp	r3, #15
 8004f12:	d01a      	beq.n	8004f4a <inv_icm20948_base_control_init+0xf6>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2b23      	cmp	r3, #35	@ 0x23
 8004f18:	d017      	beq.n	8004f4a <inv_icm20948_base_control_init+0xf6>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2b09      	cmp	r3, #9
 8004f1e:	d014      	beq.n	8004f4a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_GRAVITY) || (i == ANDROID_SENSOR_WAKEUP_GRAVITY) ||
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2b1d      	cmp	r3, #29
 8004f24:	d011      	beq.n	8004f4a <inv_icm20948_base_control_init+0xf6>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2b0a      	cmp	r3, #10
 8004f2a:	d00e      	beq.n	8004f4a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_LINEAR_ACCELERATION) || (i == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ||
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2b1e      	cmp	r3, #30
 8004f30:	d00b      	beq.n	8004f4a <inv_icm20948_base_control_init+0xf6>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2b0b      	cmp	r3, #11
 8004f36:	d008      	beq.n	8004f4a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ||
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2b1f      	cmp	r3, #31
 8004f3c:	d005      	beq.n	8004f4a <inv_icm20948_base_control_init+0xf6>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2b03      	cmp	r3, #3
 8004f42:	d002      	beq.n	8004f4a <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ORIENTATION) || (i == ANDROID_SENSOR_WAKEUP_ORIENTATION)) {
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2b19      	cmp	r3, #25
 8004f48:	d10d      	bne.n	8004f66 <inv_icm20948_base_control_init+0x112>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_GRV;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	325a      	adds	r2, #90	@ 0x5a
 8004f50:	2101      	movs	r1, #1
 8004f52:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_GRV;
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	4413      	add	r3, r2
 8004f5e:	2214      	movs	r2, #20
 8004f60:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 8004f64:	e00d      	b.n	8004f82 <inv_icm20948_base_control_init+0x12e>
		} else {
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	68fa      	ldr	r2, [r7, #12]
 8004f6a:	325a      	adds	r2, #90	@ 0x5a
 8004f6c:	2101      	movs	r1, #1
 8004f6e:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR;
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	4413      	add	r3, r2
 8004f7a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004f7e:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	3301      	adds	r3, #1
 8004f86:	60fb      	str	r3, [r7, #12]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2b32      	cmp	r3, #50	@ 0x32
 8004f8c:	d9a4      	bls.n	8004ed8 <inv_icm20948_base_control_init+0x84>
		}
	}
	s->lLastHwSmplrtDividerAcc = 0;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
	s->lLastHwSmplrtDividerGyr = 0;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
	s->sBatchMode              = 0;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	s->header2_count           = 0;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
	s->mems_put_to_sleep       = 1;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
	s->smd_status              = 0;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
	s->ped_int_status          = 0;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
	s->b2s_status              = 0;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
	s->bac_request             = 0;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
	s->odr_acc_ms = INV_ODR_MIN_DELAY;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	22c8      	movs	r2, #200	@ 0xc8
 8004fda:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
	//s->odr_acc_wom_ms = INV_ODR_MIN_DELAY;
	s->odr_racc_ms = INV_ODR_MIN_DELAY;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	22c8      	movs	r2, #200	@ 0xc8
 8004fe2:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
	s->odr_gyr_ms = INV_ODR_MIN_DELAY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	22c8      	movs	r2, #200	@ 0xc8
 8004fea:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
	s->odr_rgyr_ms = INV_ODR_MIN_DELAY;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	22c8      	movs	r2, #200	@ 0xc8
 8004ff2:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c

	return result;
 8004ff6:	68bb      	ldr	r3, [r7, #8]
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3710      	adds	r7, #16
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <inv_set_hw_smplrt_dmp_odrs>:

static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b09c      	sub	sp, #112	@ 0x70
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
	int result = 0;
 8005008:	2300      	movs	r3, #0
 800500a:	66fb      	str	r3, [r7, #108]	@ 0x6c
	unsigned short minDly, minDly_accel, minDly_gyro;
	unsigned short minDly_cpass;
	unsigned short minDly_pressure;
	unsigned short hw_smplrt_divider = 0;
 800500c:	2300      	movs	r3, #0
 800500e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
	
	const MinDelayGenElementT MinDelayGenPressureList[] = {
 8005012:	4b45      	ldr	r3, [pc, #276]	@ (8005128 <inv_set_hw_smplrt_dmp_odrs+0x128>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	65bb      	str	r3, [r7, #88]	@ 0x58
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	const MinDelayGenElementT MinDelayGenAccel2List[] = {
 8005018:	4a44      	ldr	r2, [pc, #272]	@ (800512c <inv_set_hw_smplrt_dmp_odrs+0x12c>)
 800501a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800501e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005020:	c303      	stmia	r3!, {r0, r1}
 8005022:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_ACCELEROMETER,               INV_SENSOR_WAKEUP_ACCEL         },
		{ANDROID_SENSOR_RAW_ACCELEROMETER,                  INV_SENSOR_ACCEL                },
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ_accel           },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ_accel    }
	};
	const MinDelayGenElementT MinDelayGenAccel3List[] = {
 8005024:	4b42      	ldr	r3, [pc, #264]	@ (8005130 <inv_set_hw_smplrt_dmp_odrs+0x130>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	64bb      	str	r3, [r7, #72]	@ 0x48
		{ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR,        INV_SENSOR_GEOMAG               },
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG        }
	};
	const MinDelayGenElementT MinDelayGenAccel4List[] = {
 800502a:	4a42      	ldr	r2, [pc, #264]	@ (8005134 <inv_set_hw_smplrt_dmp_odrs+0x134>)
 800502c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005030:	ca07      	ldmia	r2, {r0, r1, r2}
 8005032:	c303      	stmia	r3!, {r0, r1}
 8005034:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_STEP_COUNTER,                       INV_SENSOR_STEP_COUNTER         },
		{ANDROID_SENSOR_WAKEUP_STEP_DETECTOR,               INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_STEP_COUNTER,                INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION,          INV_SENSOR_WAKEUP_STEP_COUNTER  }
	};
	const MinDelayGenElementT MinDelayGenGyro2List[] = {
 8005036:	4a40      	ldr	r2, [pc, #256]	@ (8005138 <inv_set_hw_smplrt_dmp_odrs+0x138>)
 8005038:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800503c:	ca07      	ldmia	r2, {r0, r1, r2}
 800503e:	c303      	stmia	r3!, {r0, r1}
 8005040:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED,      INV_SENSOR_WAKEUP_GYRO          },
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_RAW_GYROSCOPE,                      INV_SENSOR_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro3List[] = {
 8005042:	4b3e      	ldr	r3, [pc, #248]	@ (800513c <inv_set_hw_smplrt_dmp_odrs+0x13c>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro4List[] = {
 8005048:	4a3d      	ldr	r2, [pc, #244]	@ (8005140 <inv_set_hw_smplrt_dmp_odrs+0x140>)
 800504a:	f107 0320 	add.w	r3, r7, #32
 800504e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005050:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ                 },
		{ANDROID_SENSOR_WAKEUP_GRAVITY,                     INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ          }
	};
	const MinDelayGenElementT MinDelayGenGyro5List[] = {
 8005054:	4a3b      	ldr	r2, [pc, #236]	@ (8005144 <inv_set_hw_smplrt_dmp_odrs+0x144>)
 8005056:	f107 0318 	add.w	r3, r7, #24
 800505a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800505e:	e883 0003 	stmia.w	r3, {r0, r1}
		{ANDROID_SENSOR_ORIENTATION,                        INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ         },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ         }
	};
	const MinDelayGenElementT MinDelayGenCpass2List[] = {
 8005062:	4b39      	ldr	r3, [pc, #228]	@ (8005148 <inv_set_hw_smplrt_dmp_odrs+0x148>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	617b      	str	r3, [r7, #20]
		{ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED,        INV_SENSOR_COMPASS              },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED,	INV_SENSOR_WAKEUP_COMPASS       }
	};
	const MinDelayGenElementT MinDelayGenCpass3List[] = {
 8005068:	4b38      	ldr	r3, [pc, #224]	@ (800514c <inv_set_hw_smplrt_dmp_odrs+0x14c>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	613b      	str	r3, [r7, #16]
		{ANDROID_SENSOR_GEOMAGNETIC_FIELD,                  INV_SENSOR_CALIB_COMPASS        },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD,              INV_SENSOR_WAKEUP_CALIB_COMPASS }
	};
	const MinDelayGenElementT MinDelayGenPressure2List[] = {
 800506e:	4b2e      	ldr	r3, [pc, #184]	@ (8005128 <inv_set_hw_smplrt_dmp_odrs+0x128>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	60fb      	str	r3, [r7, #12]
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	
	// Engine ACCEL Based
	minDly_accel = getMinDlyAccel(s);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f7ff fdab 	bl	8004bd0 <getMinDlyAccel>
 800507a:	4603      	mov	r3, r0
 800507c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a

	// Engine Gyro Based
	minDly_gyro  = getMinDlyGyro(s);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f7ff fe43 	bl	8004d0c <getMinDlyGyro>
 8005086:	4603      	mov	r3, r0
 8005088:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

	// Engine Cpass Based	
	minDly_cpass = getMinDlyCompass(s);
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f7ff fe9f 	bl	8004dd0 <getMinDlyCompass>
 8005092:	4603      	mov	r3, r0
 8005094:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

	// Engine Pressure Based	
	minDly_pressure	=	MinDelayGen	(s, MinDelayGenPressureList);
 8005098:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800509c:	2202      	movs	r2, #2
 800509e:	4619      	mov	r1, r3
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f7ff fd09 	bl	8004ab8 <MinDelayGenActual>
 80050a6:	4603      	mov	r3, r0
 80050a8:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	// get min delay of all enabled sensors of all sensor engine groups
	minDly = min(minDly_gyro, minDly_accel);
 80050ac:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 80050b0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80050b4:	4293      	cmp	r3, r2
 80050b6:	bf28      	it	cs
 80050b8:	4613      	movcs	r3, r2
 80050ba:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_cpass);
 80050be:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 80050c2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80050c6:	4293      	cmp	r3, r2
 80050c8:	bf28      	it	cs
 80050ca:	4613      	movcs	r3, r2
 80050cc:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_pressure);
 80050d0:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 80050d4:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80050d8:	4293      	cmp	r3, r2
 80050da:	bf28      	it	cs
 80050dc:	4613      	movcs	r3, r2
 80050de:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	
	// switch between low power and low noise at 500Hz boundary
	if (minDly != 0xFFFF) {
 80050e2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80050e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d030      	beq.n	8005150 <inv_set_hw_smplrt_dmp_odrs+0x150>
		// above 500Hz boundary, force LN mode
		if (minDly==1) {
 80050ee:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d10b      	bne.n	800510e <inv_set_hw_smplrt_dmp_odrs+0x10e>
			if (s->base_state.chip_lp_ln_mode == CHIP_LOW_POWER_ICM20948) {
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	7e5b      	ldrb	r3, [r3, #25]
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d134      	bne.n	8005168 <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 1;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_low_noise_mode(s);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f001 fdf5 	bl	8006cf6 <inv_icm20948_enter_low_noise_mode>
 800510c:	e02c      	b.n	8005168 <inv_set_hw_smplrt_dmp_odrs+0x168>
			}
		} else { // below 500 Hz boundary, go back to originally requested mode
			if (s->go_back_lp_when_odr_low) {
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 8005114:	2b00      	cmp	r3, #0
 8005116:	d027      	beq.n	8005168 <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 0;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_duty_cycle_mode(s);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f001 fdd3 	bl	8006ccc <inv_icm20948_enter_duty_cycle_mode>
 8005126:	e01f      	b.n	8005168 <inv_set_hw_smplrt_dmp_odrs+0x168>
 8005128:	08017c60 	.word	0x08017c60
 800512c:	08017c64 	.word	0x08017c64
 8005130:	08017c70 	.word	0x08017c70
 8005134:	08017c74 	.word	0x08017c74
 8005138:	08017c80 	.word	0x08017c80
 800513c:	08017c8c 	.word	0x08017c8c
 8005140:	08017c90 	.word	0x08017c90
 8005144:	08017c9c 	.word	0x08017c9c
 8005148:	08017ca4 	.word	0x08017ca4
 800514c:	08017ca8 	.word	0x08017ca8
			}	
		}
	} else // all sensors are turned OFF, force originally requested mode
	{
		if (s->go_back_lp_when_odr_low) {
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 8005156:	2b00      	cmp	r3, #0
 8005158:	d006      	beq.n	8005168 <inv_set_hw_smplrt_dmp_odrs+0x168>
			s->go_back_lp_when_odr_low = 0;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
			inv_icm20948_enter_duty_cycle_mode(s);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f001 fdb2 	bl	8006ccc <inv_icm20948_enter_duty_cycle_mode>
		}
	}
	
	if (minDly_accel != 0xFFFF)    minDly_accel = minDly;
 8005168:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800516c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005170:	4293      	cmp	r3, r2
 8005172:	d003      	beq.n	800517c <inv_set_hw_smplrt_dmp_odrs+0x17c>
 8005174:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8005178:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
	if (minDly_gyro  != 0xFFFF)    minDly_gyro  = minDly;
 800517c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8005180:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005184:	4293      	cmp	r3, r2
 8005186:	d003      	beq.n	8005190 <inv_set_hw_smplrt_dmp_odrs+0x190>
 8005188:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800518c:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
	if (minDly_cpass != 0xFFFF)    minDly_cpass = minDly;
 8005190:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8005194:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005198:	4293      	cmp	r3, r2
 800519a:	d003      	beq.n	80051a4 <inv_set_hw_smplrt_dmp_odrs+0x1a4>
 800519c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80051a0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	if (minDly_pressure != 0xFFFF) minDly_pressure = minDly;
 80051a4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80051a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d003      	beq.n	80051b8 <inv_set_hw_smplrt_dmp_odrs+0x1b8>
 80051b0:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80051b4:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	if (s->bac_request != 0) {
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d035      	beq.n	800522e <inv_set_hw_smplrt_dmp_odrs+0x22e>
		unsigned short lBACMinDly = min(INV_ODR_DEFAULT_BAC, minDly_accel);
 80051c2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80051c6:	2b12      	cmp	r3, #18
 80051c8:	bf28      	it	cs
 80051ca:	2312      	movcs	r3, #18
 80051cc:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		// estimate closest decimator value to have 56Hz multiple and apply it
		lBACMinDly = 1000/(get_multiple_56_rate(lBACMinDly));
 80051d0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80051d4:	4618      	mov	r0, r3
 80051d6:	f000 f9d3 	bl	8005580 <get_multiple_56_rate>
 80051da:	4603      	mov	r3, r0
 80051dc:	461a      	mov	r2, r3
 80051de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80051e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80051e6:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		dmp_icm20948_set_bac_rate(s, get_multiple_56_rate(lBACMinDly));
 80051ea:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80051ee:	4618      	mov	r0, r3
 80051f0:	f000 f9c6 	bl	8005580 <get_multiple_56_rate>
 80051f4:	4603      	mov	r3, r0
 80051f6:	4619      	mov	r1, r3
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f004 fbd3 	bl	80099a4 <dmp_icm20948_set_bac_rate>
		minDly_accel = lBACMinDly;
 80051fe:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8005202:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 8005206:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800520a:	4618      	mov	r0, r3
 800520c:	f7ff fcc2 	bl	8004b94 <SampleRateDividerGet>
 8005210:	4603      	mov	r3, r0
 8005212:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lBACMinDly, hw_smplrt_divider, INV_SENSOR_ACTIVITY_CLASSIFIER);
 8005216:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800521a:	f8b7 105e 	ldrh.w	r1, [r7, #94]	@ 0x5e
 800521e:	230d      	movs	r3, #13
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f7ff fc77 	bl	8004b14 <DividerRateSet>
 8005226:	4602      	mov	r2, r0
 8005228:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800522a:	4313      	orrs	r3, r2
 800522c:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}
	if (s->b2s_status != 0) {
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8005234:	2b00      	cmp	r3, #0
 8005236:	d035      	beq.n	80052a4 <inv_set_hw_smplrt_dmp_odrs+0x2a4>
		unsigned short lB2SMinDly = min(INV_ODR_DEFAULT_B2S, minDly_accel);
 8005238:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800523c:	2b12      	cmp	r3, #18
 800523e:	bf28      	it	cs
 8005240:	2312      	movcs	r3, #18
 8005242:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		lB2SMinDly = 1000/(get_multiple_56_rate(lB2SMinDly));
 8005246:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800524a:	4618      	mov	r0, r3
 800524c:	f000 f998 	bl	8005580 <get_multiple_56_rate>
 8005250:	4603      	mov	r3, r0
 8005252:	461a      	mov	r2, r3
 8005254:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005258:	fb93 f3f2 	sdiv	r3, r3, r2
 800525c:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		dmp_icm20948_set_b2s_rate(s, get_multiple_56_rate(lB2SMinDly));
 8005260:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8005264:	4618      	mov	r0, r3
 8005266:	f000 f98b 	bl	8005580 <get_multiple_56_rate>
 800526a:	4603      	mov	r3, r0
 800526c:	4619      	mov	r1, r3
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f004 fbe3 	bl	8009a3a <dmp_icm20948_set_b2s_rate>
		minDly_accel = lB2SMinDly;
 8005274:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8005278:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 800527c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005280:	4618      	mov	r0, r3
 8005282:	f7ff fc87 	bl	8004b94 <SampleRateDividerGet>
 8005286:	4603      	mov	r3, r0
 8005288:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lB2SMinDly, hw_smplrt_divider, INV_SENSOR_BRING_TO_SEE);
 800528c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005290:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 8005294:	230f      	movs	r3, #15
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f7ff fc3c 	bl	8004b14 <DividerRateSet>
 800529c:	4602      	mov	r2, r0
 800529e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052a0:	4313      	orrs	r3, r2
 80052a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// set odrs for each enabled sensors

	// Engine ACCEL Based
	if (minDly_accel != 0xFFFF)	{ // 0xFFFF -- none accel based sensor enable
 80052a4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80052a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d06d      	beq.n	800538c <inv_set_hw_smplrt_dmp_odrs+0x38c>
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 80052b0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80052b4:	4618      	mov	r0, r3
 80052b6:	f7ff fc6d 	bl	8004b94 <SampleRateDividerGet>
 80052ba:	4603      	mov	r3, r0
 80052bc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerAcc) {
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f8b3 3236 	ldrh.w	r3, [r3, #566]	@ 0x236
 80052c6:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d025      	beq.n	800531a <inv_set_hw_smplrt_dmp_odrs+0x31a>
			
			result |= inv_icm20948_ctrl_set_accel_quaternion_gain(s, hw_smplrt_divider);
 80052ce:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80052d2:	4619      	mov	r1, r3
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f001 f9c5 	bl	8006664 <inv_icm20948_ctrl_set_accel_quaternion_gain>
 80052da:	4602      	mov	r2, r0
 80052dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052de:	4313      	orrs	r3, r2
 80052e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_ctrl_set_accel_cal_params(s, hw_smplrt_divider);
 80052e2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80052e6:	4619      	mov	r1, r3
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f001 fa0d 	bl	8006708 <inv_icm20948_ctrl_set_accel_cal_params>
 80052ee:	4602      	mov	r2, r0
 80052f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052f2:	4313      	orrs	r3, r2
 80052f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_set_accel_divider(s, hw_smplrt_divider - 1);
 80052f6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80052fa:	3b01      	subs	r3, #1
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	b21b      	sxth	r3, r3
 8005300:	4619      	mov	r1, r3
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f001 feee 	bl	80070e4 <inv_icm20948_set_accel_divider>
 8005308:	4602      	mov	r2, r0
 800530a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800530c:	4313      	orrs	r3, r2
 800530e:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerAcc = hw_smplrt_divider;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005316:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel2List), hw_smplrt_divider, INV_SENSOR_ACCEL);
 800531a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800531e:	2205      	movs	r2, #5
 8005320:	4619      	mov	r1, r3
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f7ff fbc8 	bl	8004ab8 <MinDelayGenActual>
 8005328:	4603      	mov	r3, r0
 800532a:	4619      	mov	r1, r3
 800532c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005330:	2300      	movs	r3, #0
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f7ff fbee 	bl	8004b14 <DividerRateSet>
 8005338:	4602      	mov	r2, r0
 800533a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800533c:	4313      	orrs	r3, r2
 800533e:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel3List), hw_smplrt_divider, INV_SENSOR_GEOMAG);
 8005340:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8005344:	2202      	movs	r2, #2
 8005346:	4619      	mov	r1, r3
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f7ff fbb5 	bl	8004ab8 <MinDelayGenActual>
 800534e:	4603      	mov	r3, r0
 8005350:	4619      	mov	r1, r3
 8005352:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005356:	2307      	movs	r3, #7
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f7ff fbdb 	bl	8004b14 <DividerRateSet>
 800535e:	4602      	mov	r2, r0
 8005360:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005362:	4313      	orrs	r3, r2
 8005364:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel4List), hw_smplrt_divider, INV_SENSOR_STEP_COUNTER);
 8005366:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800536a:	2205      	movs	r2, #5
 800536c:	4619      	mov	r1, r3
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f7ff fba2 	bl	8004ab8 <MinDelayGenActual>
 8005374:	4603      	mov	r3, r0
 8005376:	4619      	mov	r1, r3
 8005378:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800537c:	230c      	movs	r3, #12
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7ff fbc8 	bl	8004b14 <DividerRateSet>
 8005384:	4602      	mov	r2, r0
 8005386:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005388:	4313      	orrs	r3, r2
 800538a:	66fb      	str	r3, [r7, #108]	@ 0x6c
		
	}

	// Engine Gyro Based
	if (minDly_gyro != 0xFFFF) { // 0xFFFF -- none gyro based sensor enable
 800538c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8005390:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005394:	4293      	cmp	r3, r2
 8005396:	d06c      	beq.n	8005472 <inv_set_hw_smplrt_dmp_odrs+0x472>
		hw_smplrt_divider = SampleRateDividerGet(minDly_gyro);
 8005398:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800539c:	4618      	mov	r0, r3
 800539e:	f7ff fbf9 	bl	8004b94 <SampleRateDividerGet>
 80053a2:	4603      	mov	r3, r0
 80053a4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerGyr) {
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f8b3 3238 	ldrh.w	r3, [r3, #568]	@ 0x238
 80053ae:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d011      	beq.n	80053da <inv_set_hw_smplrt_dmp_odrs+0x3da>
			result |= inv_icm20948_set_gyro_divider(s, (unsigned char)(hw_smplrt_divider - 1));
 80053b6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	3b01      	subs	r3, #1
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	4619      	mov	r1, r3
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f001 fe48 	bl	8007058 <inv_icm20948_set_gyro_divider>
 80053c8:	4602      	mov	r2, r0
 80053ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053cc:	4313      	orrs	r3, r2
 80053ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerGyr = hw_smplrt_divider;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80053d6:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro2List), hw_smplrt_divider, INV_SENSOR_GYRO);
 80053da:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80053de:	2205      	movs	r2, #5
 80053e0:	4619      	mov	r1, r3
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f7ff fb68 	bl	8004ab8 <MinDelayGenActual>
 80053e8:	4603      	mov	r3, r0
 80053ea:	4619      	mov	r1, r3
 80053ec:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80053f0:	2301      	movs	r3, #1
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f7ff fb8e 	bl	8004b14 <DividerRateSet>
 80053f8:	4602      	mov	r2, r0
 80053fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053fc:	4313      	orrs	r3, r2
 80053fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro3List), hw_smplrt_divider, INV_SENSOR_CALIB_GYRO);
 8005400:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005404:	2202      	movs	r2, #2
 8005406:	4619      	mov	r1, r3
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f7ff fb55 	bl	8004ab8 <MinDelayGenActual>
 800540e:	4603      	mov	r3, r0
 8005410:	4619      	mov	r1, r3
 8005412:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005416:	230a      	movs	r3, #10
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f7ff fb7b 	bl	8004b14 <DividerRateSet>
 800541e:	4602      	mov	r2, r0
 8005420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005422:	4313      	orrs	r3, r2
 8005424:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro4List), hw_smplrt_divider, INV_SENSOR_SIXQ);
 8005426:	f107 0320 	add.w	r3, r7, #32
 800542a:	2206      	movs	r2, #6
 800542c:	4619      	mov	r1, r3
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7ff fb42 	bl	8004ab8 <MinDelayGenActual>
 8005434:	4603      	mov	r3, r0
 8005436:	4619      	mov	r1, r3
 8005438:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800543c:	2305      	movs	r3, #5
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f7ff fb68 	bl	8004b14 <DividerRateSet>
 8005444:	4602      	mov	r2, r0
 8005446:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005448:	4313      	orrs	r3, r2
 800544a:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro5List), hw_smplrt_divider, INV_SENSOR_NINEQ);
 800544c:	f107 0318 	add.w	r3, r7, #24
 8005450:	2204      	movs	r2, #4
 8005452:	4619      	mov	r1, r3
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f7ff fb2f 	bl	8004ab8 <MinDelayGenActual>
 800545a:	4603      	mov	r3, r0
 800545c:	4619      	mov	r1, r3
 800545e:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005462:	2306      	movs	r3, #6
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f7ff fb55 	bl	8004b14 <DividerRateSet>
 800546a:	4602      	mov	r2, r0
 800546c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800546e:	4313      	orrs	r3, r2
 8005470:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// Engine Cpass and Pressure Based	
	if ((minDly_cpass != 0xFFFF) || (minDly_pressure != 0xFFFF)) {
 8005472:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8005476:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800547a:	4293      	cmp	r3, r2
 800547c:	d105      	bne.n	800548a <inv_set_hw_smplrt_dmp_odrs+0x48a>
 800547e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005482:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005486:	4293      	cmp	r3, r2
 8005488:	d075      	beq.n	8005576 <inv_set_hw_smplrt_dmp_odrs+0x576>
		unsigned int lI2cEffectiveDivider = 0;
 800548a:	2300      	movs	r3, #0
 800548c:	60bb      	str	r3, [r7, #8]

		// if compass or pressure are alone, compute 1st stage divider, otherwise it will be taken from accel or gyro
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 800548e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005492:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005496:	4293      	cmp	r3, r2
 8005498:	d10d      	bne.n	80054b6 <inv_set_hw_smplrt_dmp_odrs+0x4b6>
 800549a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800549e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d107      	bne.n	80054b6 <inv_set_hw_smplrt_dmp_odrs+0x4b6>
			hw_smplrt_divider = SampleRateDividerGet(minDly);
 80054a6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80054aa:	4618      	mov	r0, r3
 80054ac:	f7ff fb72 	bl	8004b94 <SampleRateDividerGet>
 80054b0:	4603      	mov	r3, r0
 80054b2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		// Apply compass or pressure ODR to I2C and get effective ODR
		// so that 2nd level of divider can take into account real frequency we can expect
		// to determine its divider value
		result |= inv_icm20948_secondary_set_odr(s, hw_smplrt_divider, &lI2cEffectiveDivider);
 80054b6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80054ba:	f107 0208 	add.w	r2, r7, #8
 80054be:	4619      	mov	r1, r3
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f7ff fab5 	bl	8004a30 <inv_icm20948_secondary_set_odr>
 80054c6:	4602      	mov	r2, r0
 80054c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054ca:	4313      	orrs	r3, r2
 80054cc:	66fb      	str	r3, [r7, #108]	@ 0x6c

		// if compass or pressure are alone, recompute 1st stage divider based on configured divider for I2C
		// otherwise divider is taken from accel or gyro, so there is no need to recompute effective divider value
		// based on the divider we just applied
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 80054ce:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80054d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d108      	bne.n	80054ec <inv_set_hw_smplrt_dmp_odrs+0x4ec>
 80054da:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80054de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d102      	bne.n	80054ec <inv_set_hw_smplrt_dmp_odrs+0x4ec>
			hw_smplrt_divider = lI2cEffectiveDivider;
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (minDly_cpass != 0xFFFF) {
 80054ec:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80054f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d025      	beq.n	8005544 <inv_set_hw_smplrt_dmp_odrs+0x544>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass2List), hw_smplrt_divider, INV_SENSOR_COMPASS);
 80054f8:	f107 0314 	add.w	r3, r7, #20
 80054fc:	2202      	movs	r2, #2
 80054fe:	4619      	mov	r1, r3
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f7ff fad9 	bl	8004ab8 <MinDelayGenActual>
 8005506:	4603      	mov	r3, r0
 8005508:	4619      	mov	r1, r3
 800550a:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800550e:	2303      	movs	r3, #3
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7ff faff 	bl	8004b14 <DividerRateSet>
 8005516:	4602      	mov	r2, r0
 8005518:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800551a:	4313      	orrs	r3, r2
 800551c:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass3List), hw_smplrt_divider, INV_SENSOR_CALIB_COMPASS);
 800551e:	f107 0310 	add.w	r3, r7, #16
 8005522:	2202      	movs	r2, #2
 8005524:	4619      	mov	r1, r3
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f7ff fac6 	bl	8004ab8 <MinDelayGenActual>
 800552c:	4603      	mov	r3, r0
 800552e:	4619      	mov	r1, r3
 8005530:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005534:	230b      	movs	r3, #11
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f7ff faec 	bl	8004b14 <DividerRateSet>
 800553c:	4602      	mov	r2, r0
 800553e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005540:	4313      	orrs	r3, r2
 8005542:	66fb      	str	r3, [r7, #108]	@ 0x6c
		}

		if (minDly_pressure != 0xFFFF)
 8005544:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005548:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800554c:	4293      	cmp	r3, r2
 800554e:	d012      	beq.n	8005576 <inv_set_hw_smplrt_dmp_odrs+0x576>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenPressure2List), hw_smplrt_divider, INV_SENSOR_PRESSURE);
 8005550:	f107 030c 	add.w	r3, r7, #12
 8005554:	2202      	movs	r2, #2
 8005556:	4619      	mov	r1, r3
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f7ff faad 	bl	8004ab8 <MinDelayGenActual>
 800555e:	4603      	mov	r3, r0
 8005560:	4619      	mov	r1, r3
 8005562:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8005566:	2309      	movs	r3, #9
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f7ff fad3 	bl	8004b14 <DividerRateSet>
 800556e:	4602      	mov	r2, r0
 8005570:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005572:	4313      	orrs	r3, r2
 8005574:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	return result;
 8005576:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 8005578:	4618      	mov	r0, r3
 800557a:	3770      	adds	r7, #112	@ 0x70
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <get_multiple_56_rate>:

static short get_multiple_56_rate(unsigned short delayInMs)
{
 8005580:	b480      	push	{r7}
 8005582:	b085      	sub	sp, #20
 8005584:	af00      	add	r7, sp, #0
 8005586:	4603      	mov	r3, r0
 8005588:	80fb      	strh	r3, [r7, #6]
	short lfreq = 0;
 800558a:	2300      	movs	r3, #0
 800558c:	81fb      	strh	r3, [r7, #14]

	// > 1KHz
	if( delayInMs < 2 ){
 800558e:	88fb      	ldrh	r3, [r7, #6]
 8005590:	2b01      	cmp	r3, #1
 8005592:	d803      	bhi.n	800559c <get_multiple_56_rate+0x1c>
	lfreq = DMP_ALGO_FREQ_900;
 8005594:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8005598:	81fb      	strh	r3, [r7, #14]
 800559a:	e020      	b.n	80055de <get_multiple_56_rate+0x5e>
	}
	// 225Hz - 500Hz
	else if(( delayInMs >= 2 ) && ( delayInMs < 4 )){
 800559c:	88fb      	ldrh	r3, [r7, #6]
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d906      	bls.n	80055b0 <get_multiple_56_rate+0x30>
 80055a2:	88fb      	ldrh	r3, [r7, #6]
 80055a4:	2b03      	cmp	r3, #3
 80055a6:	d803      	bhi.n	80055b0 <get_multiple_56_rate+0x30>
	lfreq = DMP_ALGO_FREQ_450;
 80055a8:	f44f 73e1 	mov.w	r3, #450	@ 0x1c2
 80055ac:	81fb      	strh	r3, [r7, #14]
 80055ae:	e016      	b.n	80055de <get_multiple_56_rate+0x5e>
	}
	// 112Hz - 225Hz
	else if(( delayInMs >= 4 ) && ( delayInMs < 8 )){
 80055b0:	88fb      	ldrh	r3, [r7, #6]
 80055b2:	2b03      	cmp	r3, #3
 80055b4:	d905      	bls.n	80055c2 <get_multiple_56_rate+0x42>
 80055b6:	88fb      	ldrh	r3, [r7, #6]
 80055b8:	2b07      	cmp	r3, #7
 80055ba:	d802      	bhi.n	80055c2 <get_multiple_56_rate+0x42>
	lfreq = DMP_ALGO_FREQ_225;
 80055bc:	23e1      	movs	r3, #225	@ 0xe1
 80055be:	81fb      	strh	r3, [r7, #14]
 80055c0:	e00d      	b.n	80055de <get_multiple_56_rate+0x5e>
	}
	// 56Hz - 112Hz
	else if(( delayInMs >= 8 ) && ( delayInMs < 17 )){
 80055c2:	88fb      	ldrh	r3, [r7, #6]
 80055c4:	2b07      	cmp	r3, #7
 80055c6:	d905      	bls.n	80055d4 <get_multiple_56_rate+0x54>
 80055c8:	88fb      	ldrh	r3, [r7, #6]
 80055ca:	2b10      	cmp	r3, #16
 80055cc:	d802      	bhi.n	80055d4 <get_multiple_56_rate+0x54>
	lfreq = DMP_ALGO_FREQ_112;
 80055ce:	2370      	movs	r3, #112	@ 0x70
 80055d0:	81fb      	strh	r3, [r7, #14]
 80055d2:	e004      	b.n	80055de <get_multiple_56_rate+0x5e>
	}
	// < 56Hz
	else if(delayInMs >= 17){
 80055d4:	88fb      	ldrh	r3, [r7, #6]
 80055d6:	2b10      	cmp	r3, #16
 80055d8:	d901      	bls.n	80055de <get_multiple_56_rate+0x5e>
	lfreq = DMP_ALGO_FREQ_56;
 80055da:	2338      	movs	r3, #56	@ 0x38
 80055dc:	81fb      	strh	r3, [r7, #14]
	}
	
	return lfreq;
 80055de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3714      	adds	r7, #20
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr
	...

080055f0 <inv_icm20948_set_odr>:

int inv_icm20948_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 80055f0:	b590      	push	{r4, r7, lr}
 80055f2:	b085      	sub	sp, #20
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
 80055f8:	460b      	mov	r3, r1
 80055fa:	70fb      	strb	r3, [r7, #3]
 80055fc:	4613      	mov	r3, r2
 80055fe:	803b      	strh	r3, [r7, #0]
	int result;

	if(sensor_needs_compass(androidSensor))
 8005600:	78fb      	ldrb	r3, [r7, #3]
 8005602:	4618      	mov	r0, r3
 8005604:	f001 f97c 	bl	8006900 <sensor_needs_compass>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d008      	beq.n	8005620 <inv_icm20948_set_odr+0x30>
		if(!inv_icm20948_get_compass_availability(s))
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f001 fce2 	bl	8006fd8 <inv_icm20948_get_compass_availability>
 8005614:	4603      	mov	r3, r0
 8005616:	2b00      	cmp	r3, #0
 8005618:	d102      	bne.n	8005620 <inv_icm20948_set_odr+0x30>
			return -1;
 800561a:	f04f 33ff 	mov.w	r3, #4294967295
 800561e:	e1d6      	b.n	80059ce <inv_icm20948_set_odr+0x3de>
	
	//check if sensor is bac algo dependant
	if(sensor_needs_bac_algo(androidSensor)) {
 8005620:	78fb      	ldrb	r3, [r7, #3]
 8005622:	4618      	mov	r0, r3
 8005624:	f001 f992 	bl	800694c <sensor_needs_bac_algo>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <inv_icm20948_set_odr+0x42>
		// set odr for sensors using BAC (1/56)
		delayInMs = INV_ODR_DEFAULT_BAC;
 800562e:	2312      	movs	r3, #18
 8005630:	803b      	strh	r3, [r7, #0]
	}
	
	inv_icm20948_prevent_lpen_control(s);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f001 f9b0 	bl	8006998 <inv_icm20948_prevent_lpen_control>

	// check that requested ODR is within the allowed limits
	if (delayInMs < s->inv_androidSensorsOdr_boundaries[androidSensor][0]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][0];
 8005638:	78fa      	ldrb	r2, [r7, #3]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	325a      	adds	r2, #90	@ 0x5a
 800563e:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8005642:	883a      	ldrh	r2, [r7, #0]
 8005644:	429a      	cmp	r2, r3
 8005646:	d205      	bcs.n	8005654 <inv_icm20948_set_odr+0x64>
 8005648:	78fa      	ldrb	r2, [r7, #3]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	325a      	adds	r2, #90	@ 0x5a
 800564e:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8005652:	803b      	strh	r3, [r7, #0]
	if (delayInMs > s->inv_androidSensorsOdr_boundaries[androidSensor][1]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][1];
 8005654:	78fb      	ldrb	r3, [r7, #3]
 8005656:	687a      	ldr	r2, [r7, #4]
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	4413      	add	r3, r2
 800565c:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8005660:	883a      	ldrh	r2, [r7, #0]
 8005662:	429a      	cmp	r2, r3
 8005664:	d906      	bls.n	8005674 <inv_icm20948_set_odr+0x84>
 8005666:	78fb      	ldrb	r3, [r7, #3]
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	4413      	add	r3, r2
 800566e:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8005672:	803b      	strh	r3, [r7, #0]
	switch (androidSensor) {
 8005674:	78fb      	ldrb	r3, [r7, #3]
 8005676:	2b30      	cmp	r3, #48	@ 0x30
 8005678:	f200 818e 	bhi.w	8005998 <inv_icm20948_set_odr+0x3a8>
 800567c:	a201      	add	r2, pc, #4	@ (adr r2, 8005684 <inv_icm20948_set_odr+0x94>)
 800567e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005682:	bf00      	nop
 8005684:	08005999 	.word	0x08005999
 8005688:	08005781 	.word	0x08005781
 800568c:	080058af 	.word	0x080058af
 8005690:	0800587b 	.word	0x0800587b
 8005694:	0800584f 	.word	0x0800584f
 8005698:	080058b9 	.word	0x080058b9
 800569c:	0800597b 	.word	0x0800597b
 80056a0:	08005999 	.word	0x08005999
 80056a4:	08005971 	.word	0x08005971
 80056a8:	08005859 	.word	0x08005859
 80056ac:	08005859 	.word	0x08005859
 80056b0:	0800587b 	.word	0x0800587b
 80056b4:	08005999 	.word	0x08005999
 80056b8:	08005999 	.word	0x08005999
 80056bc:	080058a5 	.word	0x080058a5
 80056c0:	08005859 	.word	0x08005859
 80056c4:	080057df 	.word	0x080057df
 80056c8:	080058cd 	.word	0x080058cd
 80056cc:	080057b9 	.word	0x080057b9
 80056d0:	080057b9 	.word	0x080057b9
 80056d4:	080057c3 	.word	0x080057c3
 80056d8:	08005999 	.word	0x08005999
 80056dc:	080058b9 	.word	0x080058b9
 80056e0:	080058c3 	.word	0x080058c3
 80056e4:	08005967 	.word	0x08005967
 80056e8:	08005933 	.word	0x08005933
 80056ec:	08005907 	.word	0x08005907
 80056f0:	08005971 	.word	0x08005971
 80056f4:	08005985 	.word	0x08005985
 80056f8:	08005911 	.word	0x08005911
 80056fc:	08005911 	.word	0x08005911
 8005700:	08005933 	.word	0x08005933
 8005704:	08005999 	.word	0x08005999
 8005708:	08005999 	.word	0x08005999
 800570c:	0800595d 	.word	0x0800595d
 8005710:	08005911 	.word	0x08005911
 8005714:	080058fd 	.word	0x080058fd
 8005718:	080058cd 	.word	0x080058cd
 800571c:	080058cd 	.word	0x080058cd
 8005720:	080058d7 	.word	0x080058d7
 8005724:	08005999 	.word	0x08005999
 8005728:	080058e9 	.word	0x080058e9
 800572c:	08005749 	.word	0x08005749
 8005730:	08005817 	.word	0x08005817
 8005734:	08005999 	.word	0x08005999
 8005738:	080058f3 	.word	0x080058f3
 800573c:	0800598f 	.word	0x0800598f
 8005740:	080057d5 	.word	0x080057d5
 8005744:	08005999 	.word	0x08005999
		case ANDROID_SENSOR_RAW_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8005748:	212a      	movs	r1, #42	@ 0x2a
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f7ff f999 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00b      	beq.n	800576e <inv_icm20948_set_odr+0x17e>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_racc_ms);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f8b3 3248 	ldrh.w	r3, [r3, #584]	@ 0x248
 800575c:	883a      	ldrh	r2, [r7, #0]
 800575e:	4293      	cmp	r3, r2
 8005760:	bf28      	it	cs
 8005762:	4613      	movcs	r3, r2
 8005764:	b29a      	uxth	r2, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 800576c:	e003      	b.n	8005776 <inv_icm20948_set_odr+0x186>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	883a      	ldrh	r2, [r7, #0]
 8005772:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_racc_ms = delayInMs;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	883a      	ldrh	r2, [r7, #0]
 800577a:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
			break;
 800577e:	e10c      	b.n	800599a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 8005780:	2101      	movs	r1, #1
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f7ff f97d 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00b      	beq.n	80057a6 <inv_icm20948_set_odr+0x1b6>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_acc_ms);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8005794:	883a      	ldrh	r2, [r7, #0]
 8005796:	4293      	cmp	r3, r2
 8005798:	bf28      	it	cs
 800579a:	4613      	movcs	r3, r2
 800579c:	b29a      	uxth	r2, r3
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 80057a4:	e003      	b.n	80057ae <inv_icm20948_set_odr+0x1be>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	883a      	ldrh	r2, [r7, #0]
 80057aa:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_acc_ms = delayInMs;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	883a      	ldrh	r2, [r7, #0]
 80057b2:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
			break;
 80057b6:	e0f0      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_STEP_DETECTOR:
		case ANDROID_SENSOR_STEP_COUNTER:
			s->inv_dmp_odr_delays[INV_SENSOR_STEP_COUNTER] = delayInMs;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	883a      	ldrh	r2, [r7, #0]
 80057bc:	f8a3 211e 	strh.w	r2, [r3, #286]	@ 0x11e
			break;
 80057c0:	e0eb      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG] = delayInMs;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	883a      	ldrh	r2, [r7, #0]
 80057c6:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG_cpass] = delayInMs;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	883a      	ldrh	r2, [r7, #0]
 80057ce:	f8a3 212a 	strh.w	r2, [r3, #298]	@ 0x12a
			break;
 80057d2:	e0e2      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:
			s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER] = delayInMs;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	883a      	ldrh	r2, [r7, #0]
 80057d8:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
			break;
 80057dc:	e0dd      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 80057de:	212b      	movs	r1, #43	@ 0x2b
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f7ff f94e 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00b      	beq.n	8005804 <inv_icm20948_set_odr+0x214>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_rgyr_ms);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f8b3 324c 	ldrh.w	r3, [r3, #588]	@ 0x24c
 80057f2:	883a      	ldrh	r2, [r7, #0]
 80057f4:	4293      	cmp	r3, r2
 80057f6:	bf28      	it	cs
 80057f8:	4613      	movcs	r3, r2
 80057fa:	b29a      	uxth	r2, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8005802:	e003      	b.n	800580c <inv_icm20948_set_odr+0x21c>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	883a      	ldrh	r2, [r7, #0]
 8005808:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_gyr_ms = delayInMs;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	883a      	ldrh	r2, [r7, #0]
 8005810:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
			break;
 8005814:	e0c1      	b.n	800599a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_GYROSCOPE:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 8005816:	2110      	movs	r1, #16
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f7ff f932 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d00b      	beq.n	800583c <inv_icm20948_set_odr+0x24c>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_gyr_ms);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 800582a:	883a      	ldrh	r2, [r7, #0]
 800582c:	4293      	cmp	r3, r2
 800582e:	bf28      	it	cs
 8005830:	4613      	movcs	r3, r2
 8005832:	b29a      	uxth	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 800583a:	e003      	b.n	8005844 <inv_icm20948_set_odr+0x254>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	883a      	ldrh	r2, [r7, #0]
 8005840:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_rgyr_ms = delayInMs;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	883a      	ldrh	r2, [r7, #0]
 8005848:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c
			break;
 800584c:	e0a5      	b.n	800599a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_GYRO] = delayInMs;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	883a      	ldrh	r2, [r7, #0]
 8005852:	f8a3 211a 	strh.w	r2, [r3, #282]	@ 0x11a
			break;
 8005856:	e0a0      	b.n	800599a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8005858:	883a      	ldrh	r2, [r7, #0]
 800585a:	78fb      	ldrb	r3, [r7, #3]
 800585c:	4619      	mov	r1, r3
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f7fd ff44 	bl	80036ec <inv_icm20948_augmented_sensors_set_odr>
 8005864:	4603      	mov	r3, r0
 8005866:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ] = delayInMs;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	883a      	ldrh	r2, [r7, #0]
 800586c:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel] = delayInMs;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	883a      	ldrh	r2, [r7, #0]
 8005874:	f8a3 2126 	strh.w	r2, [r3, #294]	@ 0x126
			break;
 8005878:	e08f      	b.n	800599a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_ORIENTATION:
		case ANDROID_SENSOR_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800587a:	883a      	ldrh	r2, [r7, #0]
 800587c:	78fb      	ldrb	r3, [r7, #3]
 800587e:	4619      	mov	r1, r3
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f7fd ff33 	bl	80036ec <inv_icm20948_augmented_sensors_set_odr>
 8005886:	4603      	mov	r3, r0
 8005888:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ] = delayInMs;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	883a      	ldrh	r2, [r7, #0]
 800588e:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel] = delayInMs;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	883a      	ldrh	r2, [r7, #0]
 8005896:	f8a3 2128 	strh.w	r2, [r3, #296]	@ 0x128
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass] = delayInMs;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	883a      	ldrh	r2, [r7, #0]
 800589e:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
			break;
 80058a2:	e07a      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_COMPASS] = delayInMs;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	883a      	ldrh	r2, [r7, #0]
 80058a8:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
			break;
 80058ac:	e075      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_COMPASS] = delayInMs;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	883a      	ldrh	r2, [r7, #0]
 80058b2:	f8a3 211c 	strh.w	r2, [r3, #284]	@ 0x11c
			break;
 80058b6:	e070      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_LIGHT:
		case ANDROID_SENSOR_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_ALS] = delayInMs;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	883a      	ldrh	r2, [r7, #0]
 80058bc:	f8a3 210e 	strh.w	r2, [r3, #270]	@ 0x10e
			break;
 80058c0:	e06b      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_ACCELEROMETER:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ACCEL] = delayInMs;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	883a      	ldrh	r2, [r7, #0]
 80058c6:	f8a3 212e 	strh.w	r2, [r3, #302]	@ 0x12e
			break;
 80058ca:	e066      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
		case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
		case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_STEP_COUNTER] = delayInMs;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	883a      	ldrh	r2, [r7, #0]
 80058d0:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
			break;
 80058d4:	e061      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG] = delayInMs;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	883a      	ldrh	r2, [r7, #0]
 80058da:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG_cpass] = delayInMs;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	883a      	ldrh	r2, [r7, #0]
 80058e2:	f8a3 214c 	strh.w	r2, [r3, #332]	@ 0x14c
			break;
 80058e6:	e058      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_TILT_DETECTOR] = delayInMs;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	883a      	ldrh	r2, [r7, #0]
 80058ec:	f8a3 2146 	strh.w	r2, [r3, #326]	@ 0x146
			break;
 80058f0:	e053      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_B2S:
			s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE] = delayInMs;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	883a      	ldrh	r2, [r7, #0]
 80058f6:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
			break;
 80058fa:	e04e      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GYRO] = delayInMs;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	883a      	ldrh	r2, [r7, #0]
 8005900:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
			break;
 8005904:	e049      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_GYRO] = delayInMs;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	883a      	ldrh	r2, [r7, #0]
 800590a:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
			break;
 800590e:	e044      	b.n	800599a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8005910:	883a      	ldrh	r2, [r7, #0]
 8005912:	78fb      	ldrb	r3, [r7, #3]
 8005914:	4619      	mov	r1, r3
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f7fd fee8 	bl	80036ec <inv_icm20948_augmented_sensors_set_odr>
 800591c:	4603      	mov	r3, r0
 800591e:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ] = delayInMs;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	883a      	ldrh	r2, [r7, #0]
 8005924:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel] = delayInMs;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	883a      	ldrh	r2, [r7, #0]
 800592c:	f8a3 2148 	strh.w	r2, [r3, #328]	@ 0x148
			break;
 8005930:	e033      	b.n	800599a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8005932:	883a      	ldrh	r2, [r7, #0]
 8005934:	78fb      	ldrb	r3, [r7, #3]
 8005936:	4619      	mov	r1, r3
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f7fd fed7 	bl	80036ec <inv_icm20948_augmented_sensors_set_odr>
 800593e:	4603      	mov	r3, r0
 8005940:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ] = delayInMs;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	883a      	ldrh	r2, [r7, #0]
 8005946:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel] = delayInMs;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	883a      	ldrh	r2, [r7, #0]
 800594e:	f8a3 214a 	strh.w	r2, [r3, #330]	@ 0x14a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass] = delayInMs;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	883a      	ldrh	r2, [r7, #0]
 8005956:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e
			break;
 800595a:	e01e      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_COMPASS] = delayInMs;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	883a      	ldrh	r2, [r7, #0]
 8005960:	f8a3 2132 	strh.w	r2, [r3, #306]	@ 0x132
			break;
 8005964:	e019      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_COMPASS] = delayInMs;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	883a      	ldrh	r2, [r7, #0]
 800596a:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142
			break;
 800596e:	e014      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_LIGHT:
		case ANDROID_SENSOR_WAKEUP_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ALS] = delayInMs;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	883a      	ldrh	r2, [r7, #0]
 8005974:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
			break;
 8005978:	e00f      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_PRESSURE] = delayInMs;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	883a      	ldrh	r2, [r7, #0]
 800597e:	f8a3 2118 	strh.w	r2, [r3, #280]	@ 0x118
			break;
 8005982:	e00a      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_PRESSURE] = delayInMs;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	883a      	ldrh	r2, [r7, #0]
 8005988:	f8a3 213e 	strh.w	r2, [r3, #318]	@ 0x13e
			break;
 800598c:	e005      	b.n	800599a <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_FLIP_PICKUP:
			s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP] = delayInMs;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	883a      	ldrh	r2, [r7, #0]
 8005992:	f8a3 2122 	strh.w	r2, [r3, #290]	@ 0x122
			break;
 8005996:	e000      	b.n	800599a <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_RELATIVE_HUMIDITY:
		case ANDROID_SENSOR_WAKEUP_HEART_RATE:
			break;

		default:
			break;
 8005998:	bf00      	nop
	}

	result = inv_set_hw_smplrt_dmp_odrs(s);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f7ff fb30 	bl	8005000 <inv_set_hw_smplrt_dmp_odrs>
 80059a0:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f001 fb6d 	bl	8007082 <inv_icm20948_get_gyro_divider>
 80059a8:	4603      	mov	r3, r0
 80059aa:	461c      	mov	r4, r3
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f001 fcc6 	bl	800733e <inv_icm20948_get_gyro_fullscale>
 80059b2:	4603      	mov	r3, r0
 80059b4:	461a      	mov	r2, r3
 80059b6:	4621      	mov	r1, r4
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f001 fbc1 	bl	8007140 <inv_icm20948_set_gyro_sf>
 80059be:	4602      	mov	r2, r0
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	60fb      	str	r3, [r7, #12]
	// i.e. If you use: O a 63 [ Press capital O then 'a' then 63 then ENTER]
	// You should get the nearest number to 63 here if you debug  the 'test_odr'  

	//inv_icm20948_ctrl_get_odr( androidSensor, &test_odr );

	inv_icm20948_allow_lpen_control(s);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 fff4 	bl	80069b4 <inv_icm20948_allow_lpen_control>
	return result;
 80059cc:	68fb      	ldr	r3, [r7, #12]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3714      	adds	r7, #20
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd90      	pop	{r4, r7, pc}
 80059d6:	bf00      	nop

080059d8 <inv_reGenerate_sensorControl>:

	return result;
}

static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count)
{
 80059d8:	b480      	push	{r7}
 80059da:	b089      	sub	sp, #36	@ 0x24
 80059dc:	af00      	add	r7, sp, #0
 80059de:	60f8      	str	r0, [r7, #12]
 80059e0:	60b9      	str	r1, [r7, #8]
 80059e2:	607a      	str	r2, [r7, #4]
 80059e4:	70fb      	strb	r3, [r7, #3]
	short delta;
	int i, cntr;
	unsigned long tmp_androidSensorsOn_mask;

	//check if only header2 still remaining
	if(header2_count)
 80059e6:	78fb      	ldrb	r3, [r7, #3]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d003      	beq.n	80059f4 <inv_reGenerate_sensorControl+0x1c>
		*sensor_control = HEADER2_SET;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2208      	movs	r2, #8
 80059f0:	801a      	strh	r2, [r3, #0]
 80059f2:	e002      	b.n	80059fa <inv_reGenerate_sensorControl+0x22>
	else
		*sensor_control = 0;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < 2; i++) {
 80059fa:	2300      	movs	r3, #0
 80059fc:	61fb      	str	r3, [r7, #28]
 80059fe:	e02e      	b.n	8005a5e <inv_reGenerate_sensorControl+0x86>
		cntr = 32 * i;
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	015b      	lsls	r3, r3, #5
 8005a04:	61bb      	str	r3, [r7, #24]
		tmp_androidSensorsOn_mask = s->inv_androidSensorsOn_mask[i];
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	69fa      	ldr	r2, [r7, #28]
 8005a0a:	3258      	adds	r2, #88	@ 0x58
 8005a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a10:	617b      	str	r3, [r7, #20]
		while (tmp_androidSensorsOn_mask) {
 8005a12:	e01e      	b.n	8005a52 <inv_reGenerate_sensorControl+0x7a>
			if (tmp_androidSensorsOn_mask & 1) {
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	f003 0301 	and.w	r3, r3, #1
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d013      	beq.n	8005a46 <inv_reGenerate_sensorControl+0x6e>
				delta = sen_num_2_ctrl[cntr];
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	68ba      	ldr	r2, [r7, #8]
 8005a24:	4413      	add	r3, r2
 8005a26:	881b      	ldrh	r3, [r3, #0]
 8005a28:	827b      	strh	r3, [r7, #18]
				if (delta != -1) *sensor_control |= delta;
 8005a2a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a32:	d008      	beq.n	8005a46 <inv_reGenerate_sensorControl+0x6e>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	881b      	ldrh	r3, [r3, #0]
 8005a38:	b21a      	sxth	r2, r3
 8005a3a:	8a7b      	ldrh	r3, [r7, #18]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	b21b      	sxth	r3, r3
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	801a      	strh	r2, [r3, #0]
			}
			tmp_androidSensorsOn_mask >>= 1;
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	085b      	lsrs	r3, r3, #1
 8005a4a:	617b      	str	r3, [r7, #20]
			cntr++;
 8005a4c:	69bb      	ldr	r3, [r7, #24]
 8005a4e:	3301      	adds	r3, #1
 8005a50:	61bb      	str	r3, [r7, #24]
		while (tmp_androidSensorsOn_mask) {
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d1dd      	bne.n	8005a14 <inv_reGenerate_sensorControl+0x3c>
	for (i = 0; i < 2; i++) {
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	61fb      	str	r3, [r7, #28]
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	ddcd      	ble.n	8005a00 <inv_reGenerate_sensorControl+0x28>
		}
	}
}
 8005a64:	bf00      	nop
 8005a66:	bf00      	nop
 8005a68:	3724      	adds	r7, #36	@ 0x24
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr

08005a72 <inv_convert_androidSensor_to_control>:
* @param[in] enable non-zero to turn sensor on, 0 to turn sensor off
* @param[in] sen_num_2_ctrl Table matching android sensor number to bits in DMP control register
* @param[in,out] sensor_control Sensor control register to write to DMP to enable/disable sensors
*/
static void inv_convert_androidSensor_to_control(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, const short *sen_num_2_ctrl, unsigned short *sensor_control)
{
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b086      	sub	sp, #24
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	60f8      	str	r0, [r7, #12]
 8005a7a:	607b      	str	r3, [r7, #4]
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	72fb      	strb	r3, [r7, #11]
 8005a80:	4613      	mov	r3, r2
 8005a82:	72bb      	strb	r3, [r7, #10]
	short delta = 0;
 8005a84:	2300      	movs	r3, #0
 8005a86:	82fb      	strh	r3, [r7, #22]

	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON || androidSensor == ANDROID_SENSOR_FLIP_PICKUP || 
 8005a88:	7afb      	ldrb	r3, [r7, #11]
 8005a8a:	2b2f      	cmp	r3, #47	@ 0x2f
 8005a8c:	d008      	beq.n	8005aa0 <inv_convert_androidSensor_to_control+0x2e>
 8005a8e:	7afb      	ldrb	r3, [r7, #11]
 8005a90:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a92:	d005      	beq.n	8005aa0 <inv_convert_androidSensor_to_control+0x2e>
 8005a94:	7afb      	ldrb	r3, [r7, #11]
 8005a96:	2b29      	cmp	r3, #41	@ 0x29
 8005a98:	d002      	beq.n	8005aa0 <inv_convert_androidSensor_to_control+0x2e>
			androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR || androidSensor == ANDROID_SENSOR_B2S) {
 8005a9a:	7afb      	ldrb	r3, [r7, #11]
 8005a9c:	2b2d      	cmp	r3, #45	@ 0x2d
 8005a9e:	d122      	bne.n	8005ae6 <inv_convert_androidSensor_to_control+0x74>
		if (enable) {
 8005aa0:	7abb      	ldrb	r3, [r7, #10]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00f      	beq.n	8005ac6 <inv_convert_androidSensor_to_control+0x54>
			*sensor_control |= HEADER2_SET;
 8005aa6:	6a3b      	ldr	r3, [r7, #32]
 8005aa8:	881b      	ldrh	r3, [r3, #0]
 8005aaa:	f043 0308 	orr.w	r3, r3, #8
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	6a3b      	ldr	r3, [r7, #32]
 8005ab2:	801a      	strh	r2, [r3, #0]
			//we increment counter
			s->header2_count ++;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005aba:	3301      	adds	r3, #1
 8005abc:	b2da      	uxtb	r2, r3
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
 8005ac4:	e00f      	b.n	8005ae6 <inv_convert_androidSensor_to_control+0x74>
		}
		else {
			s->header2_count --;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005acc:	3b01      	subs	r3, #1
 8005ace:	b2da      	uxtb	r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
			// control has to be regenerated when removing sensors because of overlap
			inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005adc:	6a3a      	ldr	r2, [r7, #32]
 8005ade:	6879      	ldr	r1, [r7, #4]
 8005ae0:	68f8      	ldr	r0, [r7, #12]
 8005ae2:	f7ff ff79 	bl	80059d8 <inv_reGenerate_sensorControl>
		}
	}

	if (androidSensor >= ANDROID_SENSOR_NUM_MAX)
 8005ae6:	7afb      	ldrb	r3, [r7, #11]
 8005ae8:	2b2b      	cmp	r3, #43	@ 0x2b
 8005aea:	d84f      	bhi.n	8005b8c <inv_convert_androidSensor_to_control+0x11a>
		return; // Sensor not supported

	delta = sen_num_2_ctrl[androidSensor];
 8005aec:	7afb      	ldrb	r3, [r7, #11]
 8005aee:	005b      	lsls	r3, r3, #1
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	4413      	add	r3, r2
 8005af4:	881b      	ldrh	r3, [r3, #0]
 8005af6:	82fb      	strh	r3, [r7, #22]
	if (delta == -1)
 8005af8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b00:	d046      	beq.n	8005b90 <inv_convert_androidSensor_to_control+0x11e>
		return; // This sensor not supported

	if (enable) {
 8005b02:	7abb      	ldrb	r3, [r7, #10]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d020      	beq.n	8005b4a <inv_convert_androidSensor_to_control+0xd8>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] |= 1L << (androidSensor & 0x1F); // Set bit
 8005b08:	7afb      	ldrb	r3, [r7, #11]
 8005b0a:	095b      	lsrs	r3, r3, #5
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	461a      	mov	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	3258      	adds	r2, #88	@ 0x58
 8005b14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b18:	7afa      	ldrb	r2, [r7, #11]
 8005b1a:	f002 021f 	and.w	r2, r2, #31
 8005b1e:	2101      	movs	r1, #1
 8005b20:	fa01 f202 	lsl.w	r2, r1, r2
 8005b24:	4611      	mov	r1, r2
 8005b26:	7afa      	ldrb	r2, [r7, #11]
 8005b28:	0952      	lsrs	r2, r2, #5
 8005b2a:	b2d2      	uxtb	r2, r2
 8005b2c:	4319      	orrs	r1, r3
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	3258      	adds	r2, #88	@ 0x58
 8005b32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		*sensor_control |= delta;
 8005b36:	6a3b      	ldr	r3, [r7, #32]
 8005b38:	881b      	ldrh	r3, [r3, #0]
 8005b3a:	b21a      	sxth	r2, r3
 8005b3c:	8afb      	ldrh	r3, [r7, #22]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	b21b      	sxth	r3, r3
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	6a3b      	ldr	r3, [r7, #32]
 8005b46:	801a      	strh	r2, [r3, #0]
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
		// control has to be regenerated when removing sensors because of overlap
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
	}

	return;
 8005b48:	e023      	b.n	8005b92 <inv_convert_androidSensor_to_control+0x120>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
 8005b4a:	7afb      	ldrb	r3, [r7, #11]
 8005b4c:	095b      	lsrs	r3, r3, #5
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	461a      	mov	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	3258      	adds	r2, #88	@ 0x58
 8005b56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b5a:	7afa      	ldrb	r2, [r7, #11]
 8005b5c:	f002 021f 	and.w	r2, r2, #31
 8005b60:	2101      	movs	r1, #1
 8005b62:	fa01 f202 	lsl.w	r2, r1, r2
 8005b66:	43d2      	mvns	r2, r2
 8005b68:	4611      	mov	r1, r2
 8005b6a:	7afa      	ldrb	r2, [r7, #11]
 8005b6c:	0952      	lsrs	r2, r2, #5
 8005b6e:	b2d2      	uxtb	r2, r2
 8005b70:	4019      	ands	r1, r3
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	3258      	adds	r2, #88	@ 0x58
 8005b76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8005b80:	6a3a      	ldr	r2, [r7, #32]
 8005b82:	6879      	ldr	r1, [r7, #4]
 8005b84:	68f8      	ldr	r0, [r7, #12]
 8005b86:	f7ff ff27 	bl	80059d8 <inv_reGenerate_sensorControl>
	return;
 8005b8a:	e002      	b.n	8005b92 <inv_convert_androidSensor_to_control+0x120>
		return; // Sensor not supported
 8005b8c:	bf00      	nop
 8005b8e:	e000      	b.n	8005b92 <inv_convert_androidSensor_to_control+0x120>
		return; // This sensor not supported
 8005b90:	bf00      	nop
}
 8005b92:	3718      	adds	r7, #24
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <inv_icm20948_ctrl_enable_sensor>:

int inv_icm20948_ctrl_enable_sensor(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	70fb      	strb	r3, [r7, #3]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	70bb      	strb	r3, [r7, #2]
	int result = 0;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	60fb      	str	r3, [r7, #12]

	if(sensor_needs_compass(androidSensor))
 8005bac:	78fb      	ldrb	r3, [r7, #3]
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f000 fea6 	bl	8006900 <sensor_needs_compass>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d008      	beq.n	8005bcc <inv_icm20948_ctrl_enable_sensor+0x34>
		if(!inv_icm20948_get_compass_availability(s))
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f001 fa0c 	bl	8006fd8 <inv_icm20948_get_compass_availability>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d102      	bne.n	8005bcc <inv_icm20948_ctrl_enable_sensor+0x34>
			return -1;
 8005bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8005bca:	e022      	b.n	8005c12 <inv_icm20948_ctrl_enable_sensor+0x7a>

	inv_icm20948_prevent_lpen_control(s);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 fee3 	bl	8006998 <inv_icm20948_prevent_lpen_control>
	if( s->mems_put_to_sleep ) {
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00a      	beq.n	8005bf2 <inv_icm20948_ctrl_enable_sensor+0x5a>
		s->mems_put_to_sleep = 0;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
		result |= inv_icm20948_wakeup_mems(s);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f000 ffb9 	bl	8006b5c <inv_icm20948_wakeup_mems>
 8005bea:	4602      	mov	r2, r0
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	60fb      	str	r3, [r7, #12]
	}
	result |= inv_enable_sensor_internal(s, androidSensor, enable, &s->mems_put_to_sleep);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f503 730f 	add.w	r3, r3, #572	@ 0x23c
 8005bf8:	78ba      	ldrb	r2, [r7, #2]
 8005bfa:	78f9      	ldrb	r1, [r7, #3]
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f000 f80d 	bl	8005c1c <inv_enable_sensor_internal>
 8005c02:	4602      	mov	r2, r0
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	60fb      	str	r3, [r7, #12]
	inv_icm20948_allow_lpen_control(s);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 fed2 	bl	80069b4 <inv_icm20948_allow_lpen_control>
	return result;
 8005c10:	68fb      	ldr	r3, [r7, #12]
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
	...

08005c1c <inv_enable_sensor_internal>:

static int inv_enable_sensor_internal(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, char * mems_put_to_sleep)
{
 8005c1c:	b590      	push	{r4, r7, lr}
 8005c1e:	b0a1      	sub	sp, #132	@ 0x84
 8005c20:	af02      	add	r7, sp, #8
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	607b      	str	r3, [r7, #4]
 8005c26:	460b      	mov	r3, r1
 8005c28:	72fb      	strb	r3, [r7, #11]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	72bb      	strb	r3, [r7, #10]
	int result = 0;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	677b      	str	r3, [r7, #116]	@ 0x74
	unsigned short inv_event_control = 0;
 8005c32:	2300      	movs	r3, #0
 8005c34:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	unsigned short data_rdy_status = 0;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	unsigned long steps=0;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const short inv_androidSensor_to_control_bits[ANDROID_SENSOR_NUM_MAX]=
 8005c42:	4aa3      	ldr	r2, [pc, #652]	@ (8005ed0 <inv_enable_sensor_internal+0x2b4>)
 8005c44:	f107 0314 	add.w	r3, r7, #20
 8005c48:	4611      	mov	r1, r2
 8005c4a:	2258      	movs	r2, #88	@ 0x58
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f00c fe93 	bl	8012978 <memcpy>
		-1,		// ANDROID_SENSOR_WAKEUP_HEART_RATE,
		0,		// ANDROID_SENSOR_WAKEUP_TILT_DETECTOR,
		0x8008, // Raw Acc
		0x4048, // Raw Gyr
	};
	if(enable && !inv_icm20948_ctrl_androidSensor_enabled(s, androidSensor))
 8005c52:	7abb      	ldrb	r3, [r7, #10]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d012      	beq.n	8005c7e <inv_enable_sensor_internal+0x62>
 8005c58:	7afb      	ldrb	r3, [r7, #11]
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f7fe ff10 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d10a      	bne.n	8005c7e <inv_enable_sensor_internal+0x62>
		s->skip_sample[inv_icm20948_sensor_android_2_sensor_type(androidSensor)] = 1;
 8005c68:	7afb      	ldrb	r3, [r7, #11]
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f005 fd98 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 8005c70:	4603      	mov	r3, r0
 8005c72:	461a      	mov	r2, r3
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	4413      	add	r3, r2
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac
		
	if (androidSensor == ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION) {
 8005c7e:	7afb      	ldrb	r3, [r7, #11]
 8005c80:	2b11      	cmp	r3, #17
 8005c82:	d11c      	bne.n	8005cbe <inv_enable_sensor_internal+0xa2>
		if (enable) {
 8005c84:	7abb      	ldrb	r3, [r7, #10]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d00d      	beq.n	8005ca6 <inv_enable_sensor_internal+0x8a>
			s->smd_status = INV_SMD_EN;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c90:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request ++;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	b29a      	uxth	r2, r3
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8005ca4:	e00b      	b.n	8005cbe <inv_enable_sensor_internal+0xa2>
		}
		else {
			s->smd_status = 0;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request --;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	b29a      	uxth	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_STEP_DETECTOR) {
 8005cbe:	7afb      	ldrb	r3, [r7, #11]
 8005cc0:	2b12      	cmp	r3, #18
 8005cc2:	d11c      	bne.n	8005cfe <inv_enable_sensor_internal+0xe2>
		if (enable) {
 8005cc4:	7abb      	ldrb	r3, [r7, #10]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00d      	beq.n	8005ce6 <inv_enable_sensor_internal+0xca>
			s->ped_int_status = INV_PEDOMETER_INT_EN;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005cd0:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request ++;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005cda:	3301      	adds	r3, #1
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8005ce4:	e00b      	b.n	8005cfe <inv_enable_sensor_internal+0xe2>
		}
		else {
			s->ped_int_status = 0;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request --;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER) {
 8005cfe:	7afb      	ldrb	r3, [r7, #11]
 8005d00:	2b13      	cmp	r3, #19
 8005d02:	d113      	bne.n	8005d2c <inv_enable_sensor_internal+0x110>
		if (enable) {
 8005d04:	7abb      	ldrb	r3, [r7, #10]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d008      	beq.n	8005d1c <inv_enable_sensor_internal+0x100>
			s->bac_request ++;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005d10:	3301      	adds	r3, #1
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8005d1a:	e007      	b.n	8005d2c <inv_enable_sensor_internal+0x110>
		}
		else {
			s->bac_request --;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005d22:	3b01      	subs	r3, #1
 8005d24:	b29a      	uxth	r2, r3
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_FLIP_PICKUP) {
 8005d2c:	7afb      	ldrb	r3, [r7, #11]
 8005d2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005d30:	d10c      	bne.n	8005d4c <inv_enable_sensor_internal+0x130>
		if (enable){
 8005d32:	7abb      	ldrb	r3, [r7, #10]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d005      	beq.n	8005d44 <inv_enable_sensor_internal+0x128>
			s->flip_pickup_status = FLIP_PICKUP_SET;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005d3e:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
 8005d42:	e003      	b.n	8005d4c <inv_enable_sensor_internal+0x130>
		}
		else
			s->flip_pickup_status = 0;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
	}

	if (androidSensor == ANDROID_SENSOR_B2S) {
 8005d4c:	7afb      	ldrb	r3, [r7, #11]
 8005d4e:	2b2d      	cmp	r3, #45	@ 0x2d
 8005d50:	d11b      	bne.n	8005d8a <inv_enable_sensor_internal+0x16e>
		if(enable){
 8005d52:	7abb      	ldrb	r3, [r7, #10]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d00c      	beq.n	8005d72 <inv_enable_sensor_internal+0x156>
			s->b2s_status = INV_BTS_EN;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request ++;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005d66:	3301      	adds	r3, #1
 8005d68:	b29a      	uxth	r2, r3
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8005d70:	e00b      	b.n	8005d8a <inv_enable_sensor_internal+0x16e>
		}
		else {
			s->b2s_status = 0;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request --;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8005d80:	3b01      	subs	r3, #1
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON)
 8005d8a:	7afb      	ldrb	r3, [r7, #11]
 8005d8c:	2b2f      	cmp	r3, #47	@ 0x2f
 8005d8e:	d104      	bne.n	8005d9a <inv_enable_sensor_internal+0x17e>
		inv_icm20948_ctrl_enable_activity_classifier(s, enable);
 8005d90:	7abb      	ldrb	r3, [r7, #10]
 8005d92:	4619      	mov	r1, r3
 8005d94:	68f8      	ldr	r0, [r7, #12]
 8005d96:	f000 facf 	bl	8006338 <inv_icm20948_ctrl_enable_activity_classifier>

	if (androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)
 8005d9a:	7afb      	ldrb	r3, [r7, #11]
 8005d9c:	2b29      	cmp	r3, #41	@ 0x29
 8005d9e:	d104      	bne.n	8005daa <inv_enable_sensor_internal+0x18e>
		inv_icm20948_ctrl_enable_tilt(s, enable);
 8005da0:	7abb      	ldrb	r3, [r7, #10]
 8005da2:	4619      	mov	r1, r3
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f000 fb0b 	bl	80063c0 <inv_icm20948_ctrl_enable_tilt>

	inv_convert_androidSensor_to_control(s, androidSensor, enable, inv_androidSensor_to_control_bits, &s->inv_sensor_control);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f503 73ad 	add.w	r3, r3, #346	@ 0x15a
 8005db0:	f107 0014 	add.w	r0, r7, #20
 8005db4:	7aba      	ldrb	r2, [r7, #10]
 8005db6:	7af9      	ldrb	r1, [r7, #11]
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	4603      	mov	r3, r0
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f7ff fe58 	bl	8005a72 <inv_convert_androidSensor_to_control>
	result = dmp_icm20948_set_data_output_control1(s, s->inv_sensor_control);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8005dc8:	4619      	mov	r1, r3
 8005dca:	68f8      	ldr	r0, [r7, #12]
 8005dcc:	f003 f825 	bl	8008e1a <dmp_icm20948_set_data_output_control1>
 8005dd0:	6778      	str	r0, [r7, #116]	@ 0x74
	if (s->b2s_status)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00e      	beq.n	8005dfa <inv_enable_sensor_internal+0x1de>
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x8008);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f8b3 215a 	ldrh.w	r2, [r3, #346]	@ 0x15a
 8005de2:	4b3c      	ldr	r3, [pc, #240]	@ (8005ed4 <inv_enable_sensor_internal+0x2b8>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	4619      	mov	r1, r3
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f003 f88e 	bl	8008f0c <dmp_icm20948_set_data_interrupt_control>
 8005df0:	4602      	mov	r2, r0
 8005df2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005df4:	4313      	orrs	r3, r2
 8005df6:	677b      	str	r3, [r7, #116]	@ 0x74
 8005df8:	e00a      	b.n	8005e10 <inv_enable_sensor_internal+0x1f4>
		// result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x0000);
	else
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8005e00:	4619      	mov	r1, r3
 8005e02:	68f8      	ldr	r0, [r7, #12]
 8005e04:	f003 f882 	bl	8008f0c <dmp_icm20948_set_data_interrupt_control>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	677b      	str	r3, [r7, #116]	@ 0x74

	if (s->inv_sensor_control & ACCEL_SET)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8005e16:	b21b      	sxth	r3, r3
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	da09      	bge.n	8005e30 <inv_enable_sensor_internal+0x214>
		s->inv_sensor_control2 |= ACCEL_ACCURACY_SET;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8005e22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8005e2e:	e008      	b.n	8005e42 <inv_enable_sensor_internal+0x226>
	else
		s->inv_sensor_control2 &= ~ACCEL_ACCURACY_SET;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8005e36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e3a:	b29a      	uxth	r2, r3
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & GYRO_CALIBR_SET) || (s->inv_sensor_control & GYRO_SET))
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8005e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d106      	bne.n	8005e5e <inv_enable_sensor_internal+0x242>
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8005e56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d009      	beq.n	8005e72 <inv_enable_sensor_internal+0x256>
		s->inv_sensor_control2 |= GYRO_ACCURACY_SET;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8005e64:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8005e70:	e008      	b.n	8005e84 <inv_enable_sensor_internal+0x268>
	else
		s->inv_sensor_control2 &= ~GYRO_ACCURACY_SET;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8005e78:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e7c:	b29a      	uxth	r2, r3
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & CPASS_CALIBR_SET) || (s->inv_sensor_control & QUAT9_SET)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8005e8a:	f003 0320 	and.w	r3, r3, #32
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d114      	bne.n	8005ebc <inv_enable_sensor_internal+0x2a0>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8005e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d10d      	bne.n	8005ebc <inv_enable_sensor_internal+0x2a0>
		|| (s->inv_sensor_control & GEOMAG_SET) || (s->inv_sensor_control & CPASS_SET))
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8005ea6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d106      	bne.n	8005ebc <inv_enable_sensor_internal+0x2a0>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8005eb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00d      	beq.n	8005ed8 <inv_enable_sensor_internal+0x2bc>
		s->inv_sensor_control2 |= CPASS_ACCURACY_SET;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8005ec2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8005ece:	e00c      	b.n	8005eea <inv_enable_sensor_internal+0x2ce>
 8005ed0:	08017cac 	.word	0x08017cac
 8005ed4:	ffff8008 	.word	0xffff8008
	else
		s->inv_sensor_control2 &= ~CPASS_ACCURACY_SET;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8005ede:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if(s->flip_pickup_status)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d009      	beq.n	8005f08 <inv_enable_sensor_internal+0x2ec>
		s->inv_sensor_control2 |= FLIP_PICKUP_SET;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8005efa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005efe:	b29a      	uxth	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8005f06:	e008      	b.n	8005f1a <inv_enable_sensor_internal+0x2fe>
	else
		s->inv_sensor_control2 &= ~FLIP_PICKUP_SET;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8005f0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f12:	b29a      	uxth	r2, r3
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	// inv_event_control   |= s->b2s_status; 
	if(s->b2s_status)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d019      	beq.n	8005f58 <inv_enable_sensor_internal+0x33c>
	{
		inv_event_control |= INV_BRING_AND_LOOK_T0_SEE_EN;
 8005f24:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8005f28:	f043 0304 	orr.w	r3, r3, #4
 8005f2c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control |= INV_PEDOMETER_EN;
 8005f30:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8005f34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005f38:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 8005f3c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8005f40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f48:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 8005f4c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005f50:	68f8      	ldr	r0, [r7, #12]
 8005f52:	f003 fe7e 	bl	8009c52 <dmp_icm20948_set_ped_y_ratio>
 8005f56:	e011      	b.n	8005f7c <inv_enable_sensor_internal+0x360>
#endif
	}
	else
	{
		inv_event_control &= ~INV_BRING_AND_LOOK_T0_SEE_EN;
 8005f58:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8005f5c:	f023 0304 	bic.w	r3, r3, #4
 8005f60:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control &= ~INV_PEDOMETER_EN;
 8005f64:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8005f68:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f6c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control &= ~INV_BAC_WEARABLE_EN;
 8005f70:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8005f74:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005f78:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#endif
	}

	result |= dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8005f82:	4619      	mov	r1, r3
 8005f84:	68f8      	ldr	r0, [r7, #12]
 8005f86:	f002 ff61 	bl	8008e4c <dmp_icm20948_set_data_output_control2>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	677b      	str	r3, [r7, #116]	@ 0x74

	// sets DATA_RDY_STATUS in DMP based on which sensors are on
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_GYRO_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_GYRO_MASK1)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8005f98:	4ba0      	ldr	r3, [pc, #640]	@ (800621c <inv_enable_sensor_internal+0x600>)
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d107      	bne.n	8005fb0 <inv_enable_sensor_internal+0x394>
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8005fa6:	f640 0318 	movw	r3, #2072	@ 0x818
 8005faa:	4013      	ands	r3, r2
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d005      	beq.n	8005fbc <inv_enable_sensor_internal+0x3a0>
		data_rdy_status |= GYRO_AVAILABLE;
 8005fb0:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8005fb4:	f043 0301 	orr.w	r3, r3, #1
 8005fb8:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_ACCEL_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_ACCEL_MASK1)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8005fc2:	4b97      	ldr	r3, [pc, #604]	@ (8006220 <inv_enable_sensor_internal+0x604>)
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d106      	bne.n	8005fd8 <inv_enable_sensor_internal+0x3bc>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8005fd0:	f403 63dd 	and.w	r3, r3, #1768	@ 0x6e8
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d005      	beq.n	8005fe4 <inv_enable_sensor_internal+0x3c8>
		data_rdy_status |= ACCEL_AVAILABLE;
 8005fd8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8005fdc:	f043 0302 	orr.w	r3, r3, #2
 8005fe0:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->flip_pickup_status || s->b2s_status)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d104      	bne.n	8005ff8 <inv_enable_sensor_internal+0x3dc>
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d005      	beq.n	8006004 <inv_enable_sensor_internal+0x3e8>
		data_rdy_status |= ACCEL_AVAILABLE;
 8005ff8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8005ffc:	f043 0302 	orr.w	r3, r3, #2
 8006000:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->bac_status)
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 800600a:	2b00      	cmp	r3, #0
 800600c:	d005      	beq.n	800601a <inv_enable_sensor_internal+0x3fe>
		data_rdy_status |= ACCEL_AVAILABLE;
 800600e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8006012:	f043 0302 	orr.w	r3, r3, #2
 8006016:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_COMPASS_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_COMPASS_MASK1) {
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8006020:	4b80      	ldr	r3, [pc, #512]	@ (8006224 <inv_enable_sensor_internal+0x608>)
 8006022:	4013      	ands	r3, r2
 8006024:	2b00      	cmp	r3, #0
 8006026:	d106      	bne.n	8006036 <inv_enable_sensor_internal+0x41a>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 800602e:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00b      	beq.n	800604e <inv_enable_sensor_internal+0x432>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 8006036:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800603a:	f043 0308 	orr.w	r3, r3, #8
 800603e:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
		inv_event_control |= INV_COMPASS_CAL_EN;
 8006042:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800604a:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}
	// turn on gyro cal only if gyro is available
	if (data_rdy_status & GYRO_AVAILABLE)
 800604e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8006052:	f003 0301 	and.w	r3, r3, #1
 8006056:	2b00      	cmp	r3, #0
 8006058:	d005      	beq.n	8006066 <inv_enable_sensor_internal+0x44a>
		inv_event_control |= INV_GYRO_CAL_EN;
 800605a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800605e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006062:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		
	// turn on acc cal only if acc is available
	if (data_rdy_status & ACCEL_AVAILABLE)
 8006066:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800606a:	f003 0302 	and.w	r3, r3, #2
 800606e:	2b00      	cmp	r3, #0
 8006070:	d005      	beq.n	800607e <inv_enable_sensor_internal+0x462>
		inv_event_control |= INV_ACCEL_CAL_EN;
 8006072:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006076:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800607a:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	inv_event_control |= s->smd_status | s->ped_int_status;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f8b3 223e 	ldrh.w	r2, [r3, #574]	@ 0x23e
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f8b3 3240 	ldrh.w	r3, [r3, #576]	@ 0x240
 800608a:	4313      	orrs	r3, r2
 800608c:	b29a      	uxth	r2, r3
 800608e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006092:	4313      	orrs	r3, r2
 8006094:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & QUAT9_SET)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800609e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d005      	beq.n	80060b2 <inv_enable_sensor_internal+0x496>
		inv_event_control |= INV_NINE_AXIS_EN;
 80060a6:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80060aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060ae:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & (PED_STEPDET_SET | PED_STEPIND_SET) || inv_event_control & INV_SMD_EN) {
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80060b8:	f003 0317 	and.w	r3, r3, #23
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d105      	bne.n	80060cc <inv_enable_sensor_internal+0x4b0>
 80060c0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80060c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d012      	beq.n	80060f2 <inv_enable_sensor_internal+0x4d6>
		inv_event_control |= INV_PEDOMETER_EN;
 80060cc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80060d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80060d4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 80060d8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80060dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060e4:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 80060e8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f003 fdb0 	bl	8009c52 <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & ACT_RECOG_SET) {
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80060f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d012      	beq.n	8006126 <inv_enable_sensor_internal+0x50a>
		inv_event_control |= INV_PEDOMETER_EN;
 8006100:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006104:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006108:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines this to change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 800610c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006110:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006114:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006118:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800611c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f003 fd96 	bl	8009c52 <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & FLIP_PICKUP_SET){
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800612c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006130:	2b00      	cmp	r3, #0
 8006132:	d005      	beq.n	8006140 <inv_enable_sensor_internal+0x524>
		inv_event_control |= FLIP_PICKUP_EN;
 8006134:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006138:	f043 0310 	orr.w	r3, r3, #16
 800613c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}

	if (s->inv_sensor_control & GEOMAG_SET)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800614a:	2b00      	cmp	r3, #0
 800614c:	d005      	beq.n	800615a <inv_enable_sensor_internal+0x53e>
		inv_event_control |= GEOMAG_EN;
 800614e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006152:	f043 0308 	orr.w	r3, r3, #8
 8006156:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	result |= dmp_icm20948_set_motion_event_control(s, inv_event_control);
 800615a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800615e:	4619      	mov	r1, r3
 8006160:	68f8      	ldr	r0, [r7, #12]
 8006162:	f002 ff36 	bl	8008fd2 <dmp_icm20948_set_motion_event_control>
 8006166:	4602      	mov	r2, r0
 8006168:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800616a:	4313      	orrs	r3, r2
 800616c:	677b      	str	r3, [r7, #116]	@ 0x74
	
	// A sensor was just enabled/disabled, need to recompute the required ODR for all augmented sensor-related sensors
	// The fastest ODR will always be applied to other related sensors
	if (   (androidSensor == ANDROID_SENSOR_GRAVITY) 
 800616e:	7afb      	ldrb	r3, [r7, #11]
 8006170:	2b09      	cmp	r3, #9
 8006172:	d005      	beq.n	8006180 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_GAME_ROTATION_VECTOR) 
 8006174:	7afb      	ldrb	r3, [r7, #11]
 8006176:	2b0f      	cmp	r3, #15
 8006178:	d002      	beq.n	8006180 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_LINEAR_ACCELERATION) ) {
 800617a:	7afb      	ldrb	r3, [r7, #11]
 800617c:	2b0a      	cmp	r3, #10
 800617e:	d10f      	bne.n	80061a0 <inv_enable_sensor_internal+0x584>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ]);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 8006186:	7afb      	ldrb	r3, [r7, #11]
 8006188:	4619      	mov	r1, r3
 800618a:	68f8      	ldr	r0, [r7, #12]
 800618c:	f7fd fcda 	bl	8003b44 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel]);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f503 7293 	add.w	r2, r3, #294	@ 0x126
 8006196:	7afb      	ldrb	r3, [r7, #11]
 8006198:	4619      	mov	r1, r3
 800619a:	68f8      	ldr	r0, [r7, #12]
 800619c:	f7fd fcd2 	bl	8003b44 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_ORIENTATION) 
 80061a0:	7afb      	ldrb	r3, [r7, #11]
 80061a2:	2b03      	cmp	r3, #3
 80061a4:	d002      	beq.n	80061ac <inv_enable_sensor_internal+0x590>
		|| (androidSensor == ANDROID_SENSOR_ROTATION_VECTOR) ) {
 80061a6:	7afb      	ldrb	r3, [r7, #11]
 80061a8:	2b0b      	cmp	r3, #11
 80061aa:	d117      	bne.n	80061dc <inv_enable_sensor_internal+0x5c0>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ]);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f503 7289 	add.w	r2, r3, #274	@ 0x112
 80061b2:	7afb      	ldrb	r3, [r7, #11]
 80061b4:	4619      	mov	r1, r3
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f7fd fcc4 	bl	8003b44 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel]);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 80061c2:	7afb      	ldrb	r3, [r7, #11]
 80061c4:	4619      	mov	r1, r3
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f7fd fcbc 	bl	8003b44 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass]);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f503 7296 	add.w	r2, r3, #300	@ 0x12c
 80061d2:	7afb      	ldrb	r3, [r7, #11]
 80061d4:	4619      	mov	r1, r3
 80061d6:	68f8      	ldr	r0, [r7, #12]
 80061d8:	f7fd fcb4 	bl	8003b44 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_GRAVITY) 
 80061dc:	7afb      	ldrb	r3, [r7, #11]
 80061de:	2b1d      	cmp	r3, #29
 80061e0:	d005      	beq.n	80061ee <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) 
 80061e2:	7afb      	ldrb	r3, [r7, #11]
 80061e4:	2b23      	cmp	r3, #35	@ 0x23
 80061e6:	d002      	beq.n	80061ee <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ) {
 80061e8:	7afb      	ldrb	r3, [r7, #11]
 80061ea:	2b1e      	cmp	r3, #30
 80061ec:	d10f      	bne.n	800620e <inv_enable_sensor_internal+0x5f2>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ]);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f503 729b 	add.w	r2, r3, #310	@ 0x136
 80061f4:	7afb      	ldrb	r3, [r7, #11]
 80061f6:	4619      	mov	r1, r3
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f7fd fca3 	bl	8003b44 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel]);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	f503 72a4 	add.w	r2, r3, #328	@ 0x148
 8006204:	7afb      	ldrb	r3, [r7, #11]
 8006206:	4619      	mov	r1, r3
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f7fd fc9b 	bl	8003b44 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_ORIENTATION) 
 800620e:	7afb      	ldrb	r3, [r7, #11]
 8006210:	2b19      	cmp	r3, #25
 8006212:	d009      	beq.n	8006228 <inv_enable_sensor_internal+0x60c>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ) {
 8006214:	7afb      	ldrb	r3, [r7, #11]
 8006216:	2b1f      	cmp	r3, #31
 8006218:	d11e      	bne.n	8006258 <inv_enable_sensor_internal+0x63c>
 800621a:	e005      	b.n	8006228 <inv_enable_sensor_internal+0x60c>
 800621c:	e6018e18 	.word	0xe6018e18
 8006220:	e29e8e0a 	.word	0xe29e8e0a
 8006224:	8310480c 	.word	0x8310480c
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ]);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 800622e:	7afb      	ldrb	r3, [r7, #11]
 8006230:	4619      	mov	r1, r3
 8006232:	68f8      	ldr	r0, [r7, #12]
 8006234:	f7fd fc86 	bl	8003b44 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel]);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f503 72a5 	add.w	r2, r3, #330	@ 0x14a
 800623e:	7afb      	ldrb	r3, [r7, #11]
 8006240:	4619      	mov	r1, r3
 8006242:	68f8      	ldr	r0, [r7, #12]
 8006244:	f7fd fc7e 	bl	8003b44 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass]);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f503 72a7 	add.w	r2, r3, #334	@ 0x14e
 800624e:	7afb      	ldrb	r3, [r7, #11]
 8006250:	4619      	mov	r1, r3
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f7fd fc76 	bl	8003b44 <inv_icm20948_augmented_sensors_update_odr>
	}

	result |= inv_set_hw_smplrt_dmp_odrs(s);
 8006258:	68f8      	ldr	r0, [r7, #12]
 800625a:	f7fe fed1 	bl	8005000 <inv_set_hw_smplrt_dmp_odrs>
 800625e:	4602      	mov	r2, r0
 8006260:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006262:	4313      	orrs	r3, r2
 8006264:	677b      	str	r3, [r7, #116]	@ 0x74
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 8006266:	68f8      	ldr	r0, [r7, #12]
 8006268:	f000 ff0b 	bl	8007082 <inv_icm20948_get_gyro_divider>
 800626c:	4603      	mov	r3, r0
 800626e:	461c      	mov	r4, r3
 8006270:	68f8      	ldr	r0, [r7, #12]
 8006272:	f001 f864 	bl	800733e <inv_icm20948_get_gyro_fullscale>
 8006276:	4603      	mov	r3, r0
 8006278:	461a      	mov	r2, r3
 800627a:	4621      	mov	r1, r4
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f000 ff5f 	bl	8007140 <inv_icm20948_set_gyro_sf>
 8006282:	4602      	mov	r2, r0
 8006284:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006286:	4313      	orrs	r3, r2
 8006288:	677b      	str	r3, [r7, #116]	@ 0x74

	if (!s->inv_sensor_control && !(s->inv_androidSensorsOn_mask[0] & (1L << ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION)) && !s->b2s_status) {
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006290:	2b00      	cmp	r3, #0
 8006292:	d115      	bne.n	80062c0 <inv_enable_sensor_internal+0x6a4>
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800629a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d10e      	bne.n	80062c0 <inv_enable_sensor_internal+0x6a4>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d109      	bne.n	80062c0 <inv_enable_sensor_internal+0x6a4>
		*mems_put_to_sleep =1 ;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	701a      	strb	r2, [r3, #0]
		result |= inv_icm20948_sleep_mems(s);
 80062b2:	68f8      	ldr	r0, [r7, #12]
 80062b4:	f000 fca6 	bl	8006c04 <inv_icm20948_sleep_mems>
 80062b8:	4602      	mov	r2, r0
 80062ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062bc:	4313      	orrs	r3, r2
 80062be:	677b      	str	r3, [r7, #116]	@ 0x74
	}

	// DMP no longer controls PWR_MGMT_2 because of hardware bug, 0x80 set to override default behaviour of inv_icm20948_enable_hw_sensors()
	result |= inv_icm20948_enable_hw_sensors(s, (int)data_rdy_status | 0x80);
 80062c0:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80062c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	4619      	mov	r1, r3
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f001 fa0d 	bl	80076ec <inv_icm20948_enable_hw_sensors>
 80062d2:	4602      	mov	r2, r0
 80062d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062d6:	4313      	orrs	r3, r2
 80062d8:	677b      	str	r3, [r7, #116]	@ 0x74

	// set DATA_RDY_STATUS in DMP
	if (data_rdy_status & SECONDARY_COMPASS_AVAILABLE)	{
 80062da:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80062de:	f003 0308 	and.w	r3, r3, #8
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d005      	beq.n	80062f2 <inv_enable_sensor_internal+0x6d6>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 80062e6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80062ea:	f043 0308 	orr.w	r3, r3, #8
 80062ee:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	}

	result |= dmp_icm20948_set_data_rdy_status(s, data_rdy_status);
 80062f2:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80062f6:	4619      	mov	r1, r3
 80062f8:	68f8      	ldr	r0, [r7, #12]
 80062fa:	f002 fe49 	bl	8008f90 <dmp_icm20948_set_data_rdy_status>
 80062fe:	4602      	mov	r2, r0
 8006300:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006302:	4313      	orrs	r3, r2
 8006304:	677b      	str	r3, [r7, #116]	@ 0x74

	// To have the all steps when you enable the sensor
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER)
 8006306:	7afb      	ldrb	r3, [r7, #11]
 8006308:	2b13      	cmp	r3, #19
 800630a:	d110      	bne.n	800632e <inv_enable_sensor_internal+0x712>
	{
		if (enable)
 800630c:	7abb      	ldrb	r3, [r7, #10]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00d      	beq.n	800632e <inv_enable_sensor_internal+0x712>
		{
			dmp_icm20948_get_pedometer_num_of_steps(s, &steps);
 8006312:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8006316:	4619      	mov	r1, r3
 8006318:	68f8      	ldr	r0, [r7, #12]
 800631a:	f003 fa24 	bl	8009766 <dmp_icm20948_get_pedometer_num_of_steps>
			s->sStepCounterToBeSubtracted = steps - s->sOldSteps;
 800631e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006326:	1ad2      	subs	r2, r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		}
	}

	return result;
 800632e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 8006330:	4618      	mov	r0, r3
 8006332:	377c      	adds	r7, #124	@ 0x7c
 8006334:	46bd      	mov	sp, r7
 8006336:	bd90      	pop	{r4, r7, pc}

08006338 <inv_icm20948_ctrl_enable_activity_classifier>:

void inv_icm20948_ctrl_enable_activity_classifier(struct inv_icm20948 * s, unsigned char enable) 
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	460b      	mov	r3, r1
 8006342:	70fb      	strb	r3, [r7, #3]
	s->bac_on = enable;
 8006344:	78fb      	ldrb	r3, [r7, #3]
 8006346:	b29a      	uxth	r2, r3
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
	if (enable) {
 800634e:	78fb      	ldrb	r3, [r7, #3]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d015      	beq.n	8006380 <inv_icm20948_ctrl_enable_activity_classifier+0x48>
		s->bac_status = ACT_RECOG_SET;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2280      	movs	r2, #128	@ 0x80
 8006358:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006366:	b29a      	uxth	r2, r3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006374:	3301      	adds	r3, #1
 8006376:	b29a      	uxth	r2, r3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 800637e:	e01b      	b.n	80063b8 <inv_icm20948_ctrl_enable_activity_classifier+0x80>
		if (!inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)) {
 8006380:	2129      	movs	r1, #41	@ 0x29
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7fe fb7d 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d114      	bne.n	80063b8 <inv_icm20948_ctrl_enable_activity_classifier+0x80>
			s->bac_status = 0;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800639c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063a0:	b29a      	uxth	r2, r3
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80063ae:	3b01      	subs	r3, #1
 80063b0:	b29a      	uxth	r2, r3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 80063b8:	bf00      	nop
 80063ba:	3708      	adds	r7, #8
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <inv_icm20948_ctrl_enable_tilt>:

void inv_icm20948_ctrl_enable_tilt(struct inv_icm20948 * s, unsigned char enable) 
{
 80063c0:	b480      	push	{r7}
 80063c2:	b083      	sub	sp, #12
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	460b      	mov	r3, r1
 80063ca:	70fb      	strb	r3, [r7, #3]
	if (enable) {
 80063cc:	78fb      	ldrb	r3, [r7, #3]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d015      	beq.n	80063fe <inv_icm20948_ctrl_enable_tilt+0x3e>
		s->bac_status = ACT_RECOG_SET;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2280      	movs	r2, #128	@ 0x80
 80063d6:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80063e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80063f2:	3301      	adds	r3, #1
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 80063fc:	e019      	b.n	8006432 <inv_icm20948_ctrl_enable_tilt+0x72>
		if (!s->bac_on) {
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 8006404:	2b00      	cmp	r3, #0
 8006406:	d114      	bne.n	8006432 <inv_icm20948_ctrl_enable_tilt+0x72>
			s->bac_status = 0;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006416:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800641a:	b29a      	uxth	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006428:	3b01      	subs	r3, #1
 800642a:	b29a      	uxth	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 8006432:	bf00      	nop
 8006434:	370c      	adds	r7, #12
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr

0800643e <inv_icm20948_ctrl_enable_batch>:

int inv_icm20948_ctrl_enable_batch(struct inv_icm20948 * s, unsigned char enable)
{
 800643e:	b580      	push	{r7, lr}
 8006440:	b084      	sub	sp, #16
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
 8006446:	460b      	mov	r3, r1
 8006448:	70fb      	strb	r3, [r7, #3]
	int ret = 0;
 800644a:	2300      	movs	r3, #0
 800644c:	60fb      	str	r3, [r7, #12]

	if(enable)
 800644e:	78fb      	ldrb	r3, [r7, #3]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d009      	beq.n	8006468 <inv_icm20948_ctrl_enable_batch+0x2a>
		s->inv_sensor_control2 |= BATCH_MODE_EN;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800645a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800645e:	b29a      	uxth	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8006466:	e008      	b.n	800647a <inv_icm20948_ctrl_enable_batch+0x3c>
	else
		s->inv_sensor_control2 &= ~BATCH_MODE_EN;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800646e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006472:	b29a      	uxth	r2, r3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	ret = dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006480:	4619      	mov	r1, r3
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f002 fce2 	bl	8008e4c <dmp_icm20948_set_data_output_control2>
 8006488:	60f8      	str	r0, [r7, #12]

	/* give batch mode status to mems transport layer 
	to allow disable/enable LP_EN when reading FIFO in batch mode */
	inv_icm20948_ctrl_set_batch_mode_status(s, enable);
 800648a:	78fb      	ldrb	r3, [r7, #3]
 800648c:	4619      	mov	r1, r3
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f805 	bl	800649e <inv_icm20948_ctrl_set_batch_mode_status>

	return ret;
 8006494:	68fb      	ldr	r3, [r7, #12]
}
 8006496:	4618      	mov	r0, r3
 8006498:	3710      	adds	r7, #16
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}

0800649e <inv_icm20948_ctrl_set_batch_mode_status>:

void inv_icm20948_ctrl_set_batch_mode_status(struct inv_icm20948 * s, unsigned char enable)
{
 800649e:	b480      	push	{r7}
 80064a0:	b083      	sub	sp, #12
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
 80064a6:	460b      	mov	r3, r1
 80064a8:	70fb      	strb	r3, [r7, #3]
	if(enable)
 80064aa:	78fb      	ldrb	r3, [r7, #3]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d004      	beq.n	80064ba <inv_icm20948_ctrl_set_batch_mode_status+0x1c>
		s->sBatchMode=1;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	else
		s->sBatchMode=0;
}
 80064b8:	e003      	b.n	80064c2 <inv_icm20948_ctrl_set_batch_mode_status+0x24>
		s->sBatchMode=0;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
}
 80064c2:	bf00      	nop
 80064c4:	370c      	adds	r7, #12
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr

080064ce <inv_icm20948_ctrl_get_batch_mode_status>:

unsigned char inv_icm20948_ctrl_get_batch_mode_status(struct inv_icm20948 * s)
{
 80064ce:	b480      	push	{r7}
 80064d0:	b083      	sub	sp, #12
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
	return s->sBatchMode;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 323a 	ldrb.w	r3, [r3, #570]	@ 0x23a
}
 80064dc:	4618      	mov	r0, r3
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <inv_icm20948_ctrl_set_batch_timeout_ms>:

	return -1;  // Call batch only when a sensor is enabled.
}    

int inv_icm20948_ctrl_set_batch_timeout_ms(struct inv_icm20948 * s, unsigned short batch_time_in_ms)
{
 80064e8:	b590      	push	{r4, r7, lr}
 80064ea:	b085      	sub	sp, #20
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	460b      	mov	r3, r1
 80064f2:	807b      	strh	r3, [r7, #2]
	unsigned int timeout = 0;
 80064f4:	2300      	movs	r3, #0
 80064f6:	60fb      	str	r3, [r7, #12]

	if(    s->inv_sensor_control & GYRO_CALIBR_SET 
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80064fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006502:	2b00      	cmp	r3, #0
 8006504:	d114      	bne.n	8006530 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT6_SET 
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800650c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10d      	bne.n	8006530 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT9_SET 
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800651a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800651e:	2b00      	cmp	r3, #0
 8006520:	d106      	bne.n	8006530 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & GYRO_SET ) { // If Gyro based sensor is enabled.
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006528:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800652c:	2b00      	cmp	r3, #0
 800652e:	d022      	beq.n	8006576 <inv_icm20948_ctrl_set_batch_timeout_ms+0x8e>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_gyro_divider(s) + 1)))/1000);
 8006530:	887c      	ldrh	r4, [r7, #2]
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 fda5 	bl	8007082 <inv_icm20948_get_gyro_divider>
 8006538:	4603      	mov	r3, r0
 800653a:	3301      	adds	r3, #1
 800653c:	f240 4265 	movw	r2, #1125	@ 0x465
 8006540:	fb92 f3f3 	sdiv	r3, r2, r3
 8006544:	fb04 f303 	mul.w	r3, r4, r3
 8006548:	4a3e      	ldr	r2, [pc, #248]	@ (8006644 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 800654a:	fb82 1203 	smull	r1, r2, r2, r3
 800654e:	1192      	asrs	r2, r2, #6
 8006550:	17db      	asrs	r3, r3, #31
 8006552:	1ad3      	subs	r3, r2, r3
 8006554:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GYROSCOPE][0]) {
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f8b3 3178 	ldrh.w	r3, [r3, #376]	@ 0x178
 800655c:	887a      	ldrh	r2, [r7, #2]
 800655e:	429a      	cmp	r2, r3
 8006560:	d202      	bcs.n	8006568 <inv_icm20948_ctrl_set_batch_timeout_ms+0x80>
			return -1; // requested batch timeout is not supported
 8006562:	f04f 33ff 	mov.w	r3, #4294967295
 8006566:	e069      	b.n	800663c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, GYRO_AVAILABLE);
 8006568:	2201      	movs	r2, #1
 800656a:	68f9      	ldr	r1, [r7, #12]
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f002 fdb3 	bl	80090d8 <dmp_icm20948_set_batchmode_params>
 8006572:	4603      	mov	r3, r0
 8006574:	e062      	b.n	800663c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & ACCEL_SET
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800657c:	b21b      	sxth	r3, r3
 800657e:	2b00      	cmp	r3, #0
 8006580:	db06      	blt.n	8006590 <inv_icm20948_ctrl_set_batch_timeout_ms+0xa8>
		|| s->inv_sensor_control & GEOMAG_SET ) { // If Accel is enabled and no Gyro based sensor is enabled.
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658c:	2b00      	cmp	r3, #0
 800658e:	d022      	beq.n	80065d6 <inv_icm20948_ctrl_set_batch_timeout_ms+0xee>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_accel_divider(s) + 1)))/1000);
 8006590:	887c      	ldrh	r4, [r7, #2]
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 fdc7 	bl	8007126 <inv_icm20948_get_accel_divider>
 8006598:	4603      	mov	r3, r0
 800659a:	3301      	adds	r3, #1
 800659c:	f240 4265 	movw	r2, #1125	@ 0x465
 80065a0:	fb92 f3f3 	sdiv	r3, r2, r3
 80065a4:	fb04 f303 	mul.w	r3, r4, r3
 80065a8:	4a26      	ldr	r2, [pc, #152]	@ (8006644 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 80065aa:	fb82 1203 	smull	r1, r2, r2, r3
 80065ae:	1192      	asrs	r2, r2, #6
 80065b0:	17db      	asrs	r3, r3, #31
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_ACCELEROMETER][0]) {
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f8b3 316c 	ldrh.w	r3, [r3, #364]	@ 0x16c
 80065bc:	887a      	ldrh	r2, [r7, #2]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d202      	bcs.n	80065c8 <inv_icm20948_ctrl_set_batch_timeout_ms+0xe0>
			return -1; // requested batch timeout is not supported
 80065c2:	f04f 33ff 	mov.w	r3, #4294967295
 80065c6:	e039      	b.n	800663c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, ACCEL_AVAILABLE);
 80065c8:	2202      	movs	r2, #2
 80065ca:	68f9      	ldr	r1, [r7, #12]
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f002 fd83 	bl	80090d8 <dmp_icm20948_set_batchmode_params>
 80065d2:	4603      	mov	r3, r0
 80065d4:	e032      	b.n	800663c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & CPASS_SET 
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80065dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d106      	bne.n	80065f2 <inv_icm20948_ctrl_set_batch_timeout_ms+0x10a>
		|| s->inv_sensor_control & CPASS_CALIBR_SET ) {
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80065ea:	f003 0320 	and.w	r3, r3, #32
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d022      	beq.n	8006638 <inv_icm20948_ctrl_set_batch_timeout_ms+0x150>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ inv_icm20948_get_secondary_divider(s)))/1000);
 80065f2:	887c      	ldrh	r4, [r7, #2]
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 fd69 	bl	80070cc <inv_icm20948_get_secondary_divider>
 80065fa:	4603      	mov	r3, r0
 80065fc:	461a      	mov	r2, r3
 80065fe:	f240 4365 	movw	r3, #1125	@ 0x465
 8006602:	fb93 f3f2 	sdiv	r3, r3, r2
 8006606:	fb04 f303 	mul.w	r3, r4, r3
 800660a:	4a0e      	ldr	r2, [pc, #56]	@ (8006644 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 800660c:	fb82 1203 	smull	r1, r2, r2, r3
 8006610:	1192      	asrs	r2, r2, #6
 8006612:	17db      	asrs	r3, r3, #31
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GEOMAGNETIC_FIELD][0]) {
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8b3 3170 	ldrh.w	r3, [r3, #368]	@ 0x170
 800661e:	887a      	ldrh	r2, [r7, #2]
 8006620:	429a      	cmp	r2, r3
 8006622:	d202      	bcs.n	800662a <inv_icm20948_ctrl_set_batch_timeout_ms+0x142>
			return -1; // requested batch timeout is not supported
 8006624:	f04f 33ff 	mov.w	r3, #4294967295
 8006628:	e008      	b.n	800663c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, SECONDARY_COMPASS_AVAILABLE);
 800662a:	2208      	movs	r2, #8
 800662c:	68f9      	ldr	r1, [r7, #12]
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f002 fd52 	bl	80090d8 <dmp_icm20948_set_batchmode_params>
 8006634:	4603      	mov	r3, r0
 8006636:	e001      	b.n	800663c <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	return -1; // Call batch only when a sensor is enabled.
 8006638:	f04f 33ff 	mov.w	r3, #4294967295
}
 800663c:	4618      	mov	r0, r3
 800663e:	3714      	adds	r7, #20
 8006640:	46bd      	mov	sp, r7
 8006642:	bd90      	pop	{r4, r7, pc}
 8006644:	10624dd3 	.word	0x10624dd3

08006648 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>:
{
	return s->inv_androidSensorsOn_mask;
}

unsigned short inv_icm20948_ctrl_get_activitiy_classifier_on_flag(struct inv_icm20948 * s)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
	return s->bac_on;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
}
 8006656:	4618      	mov	r0, r3
 8006658:	370c      	adds	r7, #12
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr
	...

08006664 <inv_icm20948_ctrl_set_accel_quaternion_gain>:
/** @brief Sets accel quaternion gain according to accel engine rate.
* @param[in] hw_smplrt_divider  hardware sample rate divider such that accel engine rate = 1125Hz/hw_smplrt_divider
* @return 0 in case of success, -1 for any error
*/
int inv_icm20948_ctrl_set_accel_quaternion_gain(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	460b      	mov	r3, r1
 800666e:	807b      	strh	r3, [r7, #2]
	int accel_gain = 15252014L; //set 225Hz gain as default
 8006670:	4b23      	ldr	r3, [pc, #140]	@ (8006700 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 8006672:	60fb      	str	r3, [r7, #12]

	switch (hw_smplrt_divider) {
 8006674:	887b      	ldrh	r3, [r7, #2]
 8006676:	3b05      	subs	r3, #5
 8006678:	2b11      	cmp	r3, #17
 800667a:	d835      	bhi.n	80066e8 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x84>
 800667c:	a201      	add	r2, pc, #4	@ (adr r2, 8006684 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x20>)
 800667e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006682:	bf00      	nop
 8006684:	080066cd 	.word	0x080066cd
 8006688:	080066e9 	.word	0x080066e9
 800668c:	080066e9 	.word	0x080066e9
 8006690:	080066e9 	.word	0x080066e9
 8006694:	080066e9 	.word	0x080066e9
 8006698:	080066d3 	.word	0x080066d3
 800669c:	080066d9 	.word	0x080066d9
 80066a0:	080066e9 	.word	0x080066e9
 80066a4:	080066e9 	.word	0x080066e9
 80066a8:	080066e9 	.word	0x080066e9
 80066ac:	080066e9 	.word	0x080066e9
 80066b0:	080066e9 	.word	0x080066e9
 80066b4:	080066e9 	.word	0x080066e9
 80066b8:	080066e9 	.word	0x080066e9
 80066bc:	080066e9 	.word	0x080066e9
 80066c0:	080066e9 	.word	0x080066e9
 80066c4:	080066e9 	.word	0x080066e9
 80066c8:	080066e1 	.word	0x080066e1
		case 5: //1125Hz/5 = 225Hz
			accel_gain = 15252014L;
 80066cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006700 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 80066ce:	60fb      	str	r3, [r7, #12]
			break;
 80066d0:	e00d      	b.n	80066ee <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 10: //1125Hz/10 = 112Hz
			accel_gain = 30504029L;
 80066d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006704 <inv_icm20948_ctrl_set_accel_quaternion_gain+0xa0>)
 80066d4:	60fb      	str	r3, [r7, #12]
			break;
 80066d6:	e00a      	b.n	80066ee <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 11: //1125Hz/11 = 102Hz
			accel_gain = 33554432L;
 80066d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80066dc:	60fb      	str	r3, [r7, #12]
			break;
 80066de:	e006      	b.n	80066ee <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 22: //1125Hz/22 = 51Hz
			accel_gain = 67108864L;
 80066e0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80066e4:	60fb      	str	r3, [r7, #12]
			break;
 80066e6:	e002      	b.n	80066ee <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		default:
			accel_gain = 15252014L;
 80066e8:	4b05      	ldr	r3, [pc, #20]	@ (8006700 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 80066ea:	60fb      	str	r3, [r7, #12]
			break;
 80066ec:	bf00      	nop
	}

	return dmp_icm20948_set_accel_feedback_gain(s, accel_gain);
 80066ee:	68f9      	ldr	r1, [r7, #12]
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	f002 ff0e 	bl	8009512 <dmp_icm20948_set_accel_feedback_gain>
 80066f6:	4603      	mov	r3, r0
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3710      	adds	r7, #16
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	00e8ba2e 	.word	0x00e8ba2e
 8006704:	01d1745d 	.word	0x01d1745d

08006708 <inv_icm20948_ctrl_set_accel_cal_params>:

int inv_icm20948_ctrl_set_accel_cal_params(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b086      	sub	sp, #24
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	460b      	mov	r3, r1
 8006712:	807b      	strh	r3, [r7, #2]
	int accel_cal_params[NUM_ACCEL_CAL_PARAMS] = {0};
 8006714:	f107 030c 	add.w	r3, r7, #12
 8006718:	2200      	movs	r2, #0
 800671a:	601a      	str	r2, [r3, #0]
 800671c:	605a      	str	r2, [r3, #4]
 800671e:	609a      	str	r2, [r3, #8]

	if (hw_smplrt_divider <= 5) { // freq = 225Hz
 8006720:	887b      	ldrh	r3, [r7, #2]
 8006722:	2b05      	cmp	r3, #5
 8006724:	d804      	bhi.n	8006730 <inv_icm20948_ctrl_set_accel_cal_params+0x28>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 1026019965L;
 8006726:	4b21      	ldr	r3, [pc, #132]	@ (80067ac <inv_icm20948_ctrl_set_accel_cal_params+0xa4>)
 8006728:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 47721859L;
 800672a:	4b21      	ldr	r3, [pc, #132]	@ (80067b0 <inv_icm20948_ctrl_set_accel_cal_params+0xa8>)
 800672c:	613b      	str	r3, [r7, #16]
 800672e:	e032      	b.n	8006796 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 10) { // 225Hz > freq >= 112Hz
 8006730:	887b      	ldrh	r3, [r7, #2]
 8006732:	2b0a      	cmp	r3, #10
 8006734:	d804      	bhi.n	8006740 <inv_icm20948_ctrl_set_accel_cal_params+0x38>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 977872018L;
 8006736:	4b1f      	ldr	r3, [pc, #124]	@ (80067b4 <inv_icm20948_ctrl_set_accel_cal_params+0xac>)
 8006738:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 95869806L;
 800673a:	4b1f      	ldr	r3, [pc, #124]	@ (80067b8 <inv_icm20948_ctrl_set_accel_cal_params+0xb0>)
 800673c:	613b      	str	r3, [r7, #16]
 800673e:	e02a      	b.n	8006796 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 11) { // 112Hz > freq >= 102Hz
 8006740:	887b      	ldrh	r3, [r7, #2]
 8006742:	2b0b      	cmp	r3, #11
 8006744:	d807      	bhi.n	8006756 <inv_icm20948_ctrl_set_accel_cal_params+0x4e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 8006746:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 800674a:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 800674c:	4b1b      	ldr	r3, [pc, #108]	@ (80067bc <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 800674e:	613b      	str	r3, [r7, #16]
		accel_cal_params[ACCEL_CAL_DIV] = 1;
 8006750:	2301      	movs	r3, #1
 8006752:	617b      	str	r3, [r7, #20]
 8006754:	e01f      	b.n	8006796 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 20) { // 102Hz > freq >= 56Hz
 8006756:	887b      	ldrh	r3, [r7, #2]
 8006758:	2b14      	cmp	r3, #20
 800675a:	d804      	bhi.n	8006766 <inv_icm20948_ctrl_set_accel_cal_params+0x5e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 882002213L;
 800675c:	4b18      	ldr	r3, [pc, #96]	@ (80067c0 <inv_icm20948_ctrl_set_accel_cal_params+0xb8>)
 800675e:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 191739611L;
 8006760:	4b18      	ldr	r3, [pc, #96]	@ (80067c4 <inv_icm20948_ctrl_set_accel_cal_params+0xbc>)
 8006762:	613b      	str	r3, [r7, #16]
 8006764:	e017      	b.n	8006796 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 22) { // 56Hz > freq >= 51Hz
 8006766:	887b      	ldrh	r3, [r7, #2]
 8006768:	2b16      	cmp	r3, #22
 800676a:	d805      	bhi.n	8006778 <inv_icm20948_ctrl_set_accel_cal_params+0x70>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 800676c:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 8006770:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 8006772:	4b12      	ldr	r3, [pc, #72]	@ (80067bc <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 8006774:	613b      	str	r3, [r7, #16]
 8006776:	e00e      	b.n	8006796 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 75) { // 51Hz > freq >= 15Hz
 8006778:	887b      	ldrh	r3, [r7, #2]
 800677a:	2b4b      	cmp	r3, #75	@ 0x4b
 800677c:	d804      	bhi.n	8006788 <inv_icm20948_ctrl_set_accel_cal_params+0x80>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 357913941L;
 800677e:	4b12      	ldr	r3, [pc, #72]	@ (80067c8 <inv_icm20948_ctrl_set_accel_cal_params+0xc0>)
 8006780:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 715827883L;
 8006782:	4b12      	ldr	r3, [pc, #72]	@ (80067cc <inv_icm20948_ctrl_set_accel_cal_params+0xc4>)
 8006784:	613b      	str	r3, [r7, #16]
 8006786:	e006      	b.n	8006796 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 225) { // 15Hz > freq >= 5Hz
 8006788:	887b      	ldrh	r3, [r7, #2]
 800678a:	2be1      	cmp	r3, #225	@ 0xe1
 800678c:	d803      	bhi.n	8006796 <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 107374182L;
 800678e:	4b10      	ldr	r3, [pc, #64]	@ (80067d0 <inv_icm20948_ctrl_set_accel_cal_params+0xc8>)
 8006790:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 966367642L;
 8006792:	4b10      	ldr	r3, [pc, #64]	@ (80067d4 <inv_icm20948_ctrl_set_accel_cal_params+0xcc>)
 8006794:	613b      	str	r3, [r7, #16]
	}

	return dmp_icm20948_set_accel_cal_params(s, accel_cal_params);
 8006796:	f107 030c 	add.w	r3, r7, #12
 800679a:	4619      	mov	r1, r3
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f002 fed7 	bl	8009550 <dmp_icm20948_set_accel_cal_params>
 80067a2:	4603      	mov	r3, r0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3718      	adds	r7, #24
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	3d27d27d 	.word	0x3d27d27d
 80067b0:	02d82d83 	.word	0x02d82d83
 80067b4:	3a492492 	.word	0x3a492492
 80067b8:	05b6db6e 	.word	0x05b6db6e
 80067bc:	0ccccccd 	.word	0x0ccccccd
 80067c0:	34924925 	.word	0x34924925
 80067c4:	0b6db6db 	.word	0x0b6db6db
 80067c8:	15555555 	.word	0x15555555
 80067cc:	2aaaaaab 	.word	0x2aaaaaab
 80067d0:	06666666 	.word	0x06666666
 80067d4:	3999999a 	.word	0x3999999a

080067d8 <inv_icm20948_ctrl_get_acc_bias>:

	return dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
}

int inv_icm20948_ctrl_get_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_acc(s, acc_bias);
 80067e2:	6839      	ldr	r1, [r7, #0]
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f002 fd95 	bl	8009314 <dmp_icm20948_get_bias_acc>
 80067ea:	4603      	mov	r3, r0
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3708      	adds	r7, #8
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <inv_icm20948_ctrl_get_gyr_bias>:

int inv_icm20948_ctrl_get_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b082      	sub	sp, #8
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_gyr(s, gyr_bias);
 80067fe:	6839      	ldr	r1, [r7, #0]
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f002 fdd4 	bl	80093ae <dmp_icm20948_get_bias_gyr>
 8006806:	4603      	mov	r3, r0
}
 8006808:	4618      	mov	r0, r3
 800680a:	3708      	adds	r7, #8
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <inv_icm20948_ctrl_get_mag_bias>:

int inv_icm20948_ctrl_get_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_cmp(s, mag_bias);
 800681a:	6839      	ldr	r1, [r7, #0]
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f002 fe13 	bl	8009448 <dmp_icm20948_get_bias_cmp>
 8006822:	4603      	mov	r3, r0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3708      	adds	r7, #8
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <inv_icm20948_ctrl_set_acc_bias>:

int inv_icm20948_ctrl_set_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8006836:	2300      	movs	r3, #0
 8006838:	60fb      	str	r3, [r7, #12]
	
	s->bias[0] = acc_bias[0];
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
	s->bias[1] = acc_bias[1];
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f8c3 2254 	str.w	r2, [r3, #596]	@ 0x254
	s->bias[2] = acc_bias[2];
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	689a      	ldr	r2, [r3, #8]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f8c3 2258 	str.w	r2, [r3, #600]	@ 0x258
	
	rc = dmp_icm20948_set_bias_acc(s, &s->bias[0]);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800685e:	4619      	mov	r1, r3
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f002 fc7c 	bl	800915e <dmp_icm20948_set_bias_acc>
 8006866:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8006868:	68fb      	ldr	r3, [r7, #12]
}
 800686a:	4618      	mov	r0, r3
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}

08006872 <inv_icm20948_ctrl_set_gyr_bias>:

int inv_icm20948_ctrl_set_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 8006872:	b580      	push	{r7, lr}
 8006874:	b084      	sub	sp, #16
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
 800687a:	6039      	str	r1, [r7, #0]
	int rc = 0;
 800687c:	2300      	movs	r3, #0
 800687e:	60fb      	str	r3, [r7, #12]
	
	s->bias[3] = gyr_bias[0];
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8c3 225c 	str.w	r2, [r3, #604]	@ 0x25c
	s->bias[4] = gyr_bias[1];
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	685a      	ldr	r2, [r3, #4]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
	s->bias[5] = gyr_bias[2];
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	689a      	ldr	r2, [r3, #8]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
	
	rc = dmp_icm20948_set_bias_gyr(s, &s->bias[3]);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80068a4:	4619      	mov	r1, r3
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f002 fca2 	bl	80091f0 <dmp_icm20948_set_bias_gyr>
 80068ac:	60f8      	str	r0, [r7, #12]
	
	return rc;
 80068ae:	68fb      	ldr	r3, [r7, #12]
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3710      	adds	r7, #16
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <inv_icm20948_ctrl_set_mag_bias>:

int inv_icm20948_ctrl_set_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
	int rc = 0;
 80068c2:	2300      	movs	r3, #0
 80068c4:	60fb      	str	r3, [r7, #12]
	
	s->bias[6] = mag_bias[0];
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
	s->bias[7] = mag_bias[1];
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	685a      	ldr	r2, [r3, #4]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
	s->bias[8] = mag_bias[2];
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	689a      	ldr	r2, [r3, #8]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270
	
	rc = dmp_icm20948_set_bias_cmp(s, &s->bias[6]);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80068ea:	4619      	mov	r1, r3
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f002 fcc8 	bl	8009282 <dmp_icm20948_set_bias_cmp>
 80068f2:	60f8      	str	r0, [r7, #12]
	
	return rc;
 80068f4:	68fb      	ldr	r3, [r7, #12]
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3710      	adds	r7, #16
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
	...

08006900 <sensor_needs_compass>:
static unsigned char sensor_needs_compass(unsigned char androidSensor)
{
 8006900:	b480      	push	{r7}
 8006902:	b083      	sub	sp, #12
 8006904:	af00      	add	r7, sp, #0
 8006906:	4603      	mov	r3, r0
 8006908:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor) {
 800690a:	79fb      	ldrb	r3, [r7, #7]
 800690c:	2b02      	cmp	r3, #2
 800690e:	d012      	beq.n	8006936 <sensor_needs_compass+0x36>
 8006910:	2b02      	cmp	r3, #2
 8006912:	db12      	blt.n	800693a <sensor_needs_compass+0x3a>
 8006914:	2b27      	cmp	r3, #39	@ 0x27
 8006916:	dc10      	bgt.n	800693a <sensor_needs_compass+0x3a>
 8006918:	2b0b      	cmp	r3, #11
 800691a:	db0e      	blt.n	800693a <sensor_needs_compass+0x3a>
 800691c:	3b0b      	subs	r3, #11
 800691e:	4a0a      	ldr	r2, [pc, #40]	@ (8006948 <sensor_needs_compass+0x48>)
 8006920:	fa22 f303 	lsr.w	r3, r2, r3
 8006924:	f003 0301 	and.w	r3, r3, #1
 8006928:	2b00      	cmp	r3, #0
 800692a:	bf14      	ite	ne
 800692c:	2301      	movne	r3, #1
 800692e:	2300      	moveq	r3, #0
 8006930:	b2db      	uxtb	r3, r3
 8006932:	2b00      	cmp	r3, #0
 8006934:	d001      	beq.n	800693a <sensor_needs_compass+0x3a>
		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			return 1;
 8006936:	2301      	movs	r3, #1
 8006938:	e000      	b.n	800693c <sensor_needs_compass+0x3c>

		default :
			return 0;
 800693a:	2300      	movs	r3, #0
	}
}
 800693c:	4618      	mov	r0, r3
 800693e:	370c      	adds	r7, #12
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr
 8006948:	10902209 	.word	0x10902209

0800694c <sensor_needs_bac_algo>:

static unsigned char sensor_needs_bac_algo(unsigned char androidSensor)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	4603      	mov	r3, r0
 8006954:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor){
 8006956:	79fb      	ldrb	r3, [r7, #7]
 8006958:	3b11      	subs	r3, #17
 800695a:	2b1e      	cmp	r3, #30
 800695c:	bf8c      	ite	hi
 800695e:	2201      	movhi	r2, #1
 8006960:	2200      	movls	r2, #0
 8006962:	b2d2      	uxtb	r2, r2
 8006964:	2a00      	cmp	r2, #0
 8006966:	d10d      	bne.n	8006984 <sensor_needs_bac_algo+0x38>
 8006968:	4a0a      	ldr	r2, [pc, #40]	@ (8006994 <sensor_needs_bac_algo+0x48>)
 800696a:	fa22 f303 	lsr.w	r3, r2, r3
 800696e:	f003 0301 	and.w	r3, r3, #1
 8006972:	2b00      	cmp	r3, #0
 8006974:	bf14      	ite	ne
 8006976:	2301      	movne	r3, #1
 8006978:	2300      	moveq	r3, #0
 800697a:	b2db      	uxtb	r3, r3
 800697c:	2b00      	cmp	r3, #0
 800697e:	d001      	beq.n	8006984 <sensor_needs_bac_algo+0x38>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
	case ANDROID_SENSOR_B2S:
		return 1;
 8006980:	2301      	movs	r3, #1
 8006982:	e000      	b.n	8006986 <sensor_needs_bac_algo+0x3a>
	default:
		return 0;
 8006984:	2300      	movs	r3, #0
	}
}
 8006986:	4618      	mov	r0, r3
 8006988:	370c      	adds	r7, #12
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	71300007 	.word	0x71300007

08006998 <inv_icm20948_prevent_lpen_control>:
#include "Icm20948Dmp3Driver.h"

static unsigned char inv_is_gyro_enabled(struct inv_icm20948 * s);

void inv_icm20948_prevent_lpen_control(struct inv_icm20948 * s)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 0;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
}
 80069a8:	bf00      	nop
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <inv_icm20948_allow_lpen_control>:
void inv_icm20948_allow_lpen_control(struct inv_icm20948 * s)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b082      	sub	sp, #8
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 1;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 80069c4:	2201      	movs	r2, #1
 80069c6:	2102      	movs	r1, #2
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 f811 	bl	80069f0 <inv_icm20948_set_chip_power_state>
}
 80069ce:	bf00      	nop
 80069d0:	3708      	adds	r7, #8
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <inv_icm20948_get_lpen_control>:
static uint8_t inv_icm20948_get_lpen_control(struct inv_icm20948 * s)
{
 80069d6:	b480      	push	{r7}
 80069d8:	b083      	sub	sp, #12
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
	return s->sAllowLpEn;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <inv_icm20948_set_chip_power_state>:
 *   @param[in] On/Off - The functions are enabled if previously disabled and 
                disabled if previously enabled based on the value of On/Off.
 ******************************************************************************
 */ 
int inv_icm20948_set_chip_power_state(struct inv_icm20948 * s, unsigned char func, unsigned char on_off)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	460b      	mov	r3, r1
 80069fa:	70fb      	strb	r3, [r7, #3]
 80069fc:	4613      	mov	r3, r2
 80069fe:	70bb      	strb	r3, [r7, #2]
	int status = 0;
 8006a00:	2300      	movs	r3, #0
 8006a02:	60fb      	str	r3, [r7, #12]

	switch(func) {
 8006a04:	78fb      	ldrb	r3, [r7, #3]
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d002      	beq.n	8006a10 <inv_icm20948_set_chip_power_state+0x20>
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d044      	beq.n	8006a98 <inv_icm20948_set_chip_power_state+0xa8>
				}
			}
		break;

		default:
		break;
 8006a0e:	e094      	b.n	8006b3a <inv_icm20948_set_chip_power_state+0x14a>
			if(on_off){
 8006a10:	78bb      	ldrb	r3, [r7, #2]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d020      	beq.n	8006a58 <inv_icm20948_set_chip_power_state+0x68>
				if((s->base_state.wake_state & CHIP_AWAKE) == 0) {// undo sleep_en
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	7e1b      	ldrb	r3, [r3, #24]
 8006a1a:	f003 0301 	and.w	r3, r3, #1
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	f040 8088 	bne.w	8006b34 <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 &= ~BIT_SLEEP;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	7e9b      	ldrb	r3, [r3, #26]
 8006a28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a2c:	b2da      	uxtb	r2, r3
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	7e9b      	ldrb	r3, [r3, #26]
 8006a36:	461a      	mov	r2, r3
 8006a38:	2106      	movs	r1, #6
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f007 fcb4 	bl	800e3a8 <inv_icm20948_write_single_mems_reg_core>
 8006a40:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state |= CHIP_AWAKE;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	7e1b      	ldrb	r3, [r3, #24]
 8006a46:	f043 0301 	orr.w	r3, r3, #1
 8006a4a:	b2da      	uxtb	r2, r3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8006a50:	2001      	movs	r0, #1
 8006a52:	f007 f913 	bl	800dc7c <inv_icm20948_sleep_100us>
		break;
 8006a56:	e06d      	b.n	8006b34 <inv_icm20948_set_chip_power_state+0x144>
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	7e1b      	ldrb	r3, [r3, #24]
 8006a5c:	f003 0301 	and.w	r3, r3, #1
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d067      	beq.n	8006b34 <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 |= BIT_SLEEP;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	7e9b      	ldrb	r3, [r3, #26]
 8006a68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a6c:	b2da      	uxtb	r2, r3
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	7e9b      	ldrb	r3, [r3, #26]
 8006a76:	461a      	mov	r2, r3
 8006a78:	2106      	movs	r1, #6
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f007 fc94 	bl	800e3a8 <inv_icm20948_write_single_mems_reg_core>
 8006a80:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state &= ~CHIP_AWAKE;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	7e1b      	ldrb	r3, [r3, #24]
 8006a86:	f023 0301 	bic.w	r3, r3, #1
 8006a8a:	b2da      	uxtb	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8006a90:	2001      	movs	r0, #1
 8006a92:	f007 f8f3 	bl	800dc7c <inv_icm20948_sleep_100us>
		break;
 8006a96:	e04d      	b.n	8006b34 <inv_icm20948_set_chip_power_state+0x144>
			if(s->base_state.lp_en_support == 1) {
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d047      	beq.n	8006b38 <inv_icm20948_set_chip_power_state+0x148>
				if(on_off) {
 8006aa8:	78bb      	ldrb	r3, [r7, #2]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d022      	beq.n	8006af4 <inv_icm20948_set_chip_power_state+0x104>
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7ff ff91 	bl	80069d6 <inv_icm20948_get_lpen_control>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d03e      	beq.n	8006b38 <inv_icm20948_set_chip_power_state+0x148>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	7e1b      	ldrb	r3, [r3, #24]
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d138      	bne.n	8006b38 <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	7e9b      	ldrb	r3, [r3, #26]
 8006aca:	f043 0320 	orr.w	r3, r3, #32
 8006ace:	b2da      	uxtb	r2, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	7e9b      	ldrb	r3, [r3, #26]
 8006ad8:	461a      	mov	r2, r3
 8006ada:	2106      	movs	r1, #6
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f007 fc63 	bl	800e3a8 <inv_icm20948_write_single_mems_reg_core>
 8006ae2:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	7e1b      	ldrb	r3, [r3, #24]
 8006ae8:	f043 0302 	orr.w	r3, r3, #2
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	761a      	strb	r2, [r3, #24]
		break;
 8006af2:	e021      	b.n	8006b38 <inv_icm20948_set_chip_power_state+0x148>
					if(s->base_state.wake_state & CHIP_LP_ENABLE){
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	7e1b      	ldrb	r3, [r3, #24]
 8006af8:	f003 0302 	and.w	r3, r3, #2
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d01b      	beq.n	8006b38 <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 &= ~BIT_LP_EN; // lp_en off
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	7e9b      	ldrb	r3, [r3, #26]
 8006b04:	f023 0320 	bic.w	r3, r3, #32
 8006b08:	b2da      	uxtb	r2, r3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	7e9b      	ldrb	r3, [r3, #26]
 8006b12:	461a      	mov	r2, r3
 8006b14:	2106      	movs	r1, #6
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f007 fc46 	bl	800e3a8 <inv_icm20948_write_single_mems_reg_core>
 8006b1c:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state &= ~CHIP_LP_ENABLE;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	7e1b      	ldrb	r3, [r3, #24]
 8006b22:	f023 0302 	bic.w	r3, r3, #2
 8006b26:	b2da      	uxtb	r2, r3
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	761a      	strb	r2, [r3, #24]
						inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8006b2c:	2001      	movs	r0, #1
 8006b2e:	f007 f8a5 	bl	800dc7c <inv_icm20948_sleep_100us>
		break;
 8006b32:	e001      	b.n	8006b38 <inv_icm20948_set_chip_power_state+0x148>
		break;
 8006b34:	bf00      	nop
 8006b36:	e000      	b.n	8006b3a <inv_icm20948_set_chip_power_state+0x14a>
		break;
 8006b38:	bf00      	nop

	}// end switch

	return status;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3710      	adds	r7, #16
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <inv_icm20948_get_chip_power_state>:
 ******************************************************************************
 *   @return    Current wake status of the Ivory chip.
 ******************************************************************************
 */
uint8_t inv_icm20948_get_chip_power_state(struct inv_icm20948 * s)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
	return s->base_state.wake_state;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	7e1b      	ldrb	r3, [r3, #24]
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <inv_icm20948_wakeup_mems>:

/** Wakes up DMP3 (SMARTSENSOR).
*/
int inv_icm20948_wakeup_mems(struct inv_icm20948 * s)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
	unsigned char data;
	int result = 0;
 8006b64:	2300      	movs	r3, #0
 8006b66:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8006b68:	2201      	movs	r2, #1
 8006b6a:	2101      	movs	r1, #1
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f7ff ff3f 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 8006b72:	60f8      	str	r0, [r7, #12]

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8006b7a:	2b02      	cmp	r3, #2
 8006b7c:	d10d      	bne.n	8006b9a <inv_icm20948_wakeup_mems+0x3e>
		s->base_state.user_ctrl |= BIT_I2C_IF_DIS;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	7f1b      	ldrb	r3, [r3, #28]
 8006b82:	f043 0310 	orr.w	r3, r3, #16
 8006b86:	b2da      	uxtb	r2, r3
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	771a      	strb	r2, [r3, #28]
		inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	7f1b      	ldrb	r3, [r3, #28]
 8006b90:	461a      	mov	r2, r3
 8006b92:	2103      	movs	r1, #3
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f007 f97b 	bl	800de90 <inv_icm20948_write_single_mems_reg>
	}

	data = 0x47;	// FIXME, should set up according to sensor/engines enabled.
 8006b9a:	2347      	movs	r3, #71	@ 0x47
 8006b9c:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 8006b9e:	f107 030b 	add.w	r3, r7, #11
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	2107      	movs	r1, #7
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f007 f8f9 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8006bac:	4602      	mov	r2, r0
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	60fb      	str	r3, [r7, #12]

	if(s->base_state.firmware_loaded == 1) {
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006bba:	f003 0302 	and.w	r3, r3, #2
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d011      	beq.n	8006be8 <inv_icm20948_wakeup_mems+0x8c>
		s->base_state.user_ctrl |= BIT_DMP_EN | BIT_FIFO_EN;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	7f1b      	ldrb	r3, [r3, #28]
 8006bc8:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8006bcc:	b2da      	uxtb	r2, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	7f1b      	ldrb	r3, [r3, #28]
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	2103      	movs	r1, #3
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f007 f958 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8006be0:	4602      	mov	r2, r0
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]
	}

	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8006be8:	2201      	movs	r2, #1
 8006bea:	2102      	movs	r1, #2
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f7ff feff 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	60fb      	str	r3, [r7, #12]
	return result;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3710      	adds	r7, #16
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <inv_icm20948_sleep_mems>:

/** Puts DMP3 (SMARTSENSOR) into the lowest power state. Assumes sensors are all off.
*/
int inv_icm20948_sleep_mems(struct inv_icm20948 * s)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b084      	sub	sp, #16
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char data;

	data = 0x7F;
 8006c0c:	237f      	movs	r3, #127	@ 0x7f
 8006c0e:	72fb      	strb	r3, [r7, #11]
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 8006c10:	f107 030b 	add.w	r3, r7, #11
 8006c14:	2201      	movs	r2, #1
 8006c16:	2107      	movs	r1, #7
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f007 f8c0 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8006c1e:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 0);
 8006c20:	2200      	movs	r2, #0
 8006c22:	2101      	movs	r1, #1
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f7ff fee3 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	60fb      	str	r3, [r7, #12]

	return result;
 8006c32:	68fb      	ldr	r3, [r7, #12]
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3710      	adds	r7, #16
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <inv_icm20948_set_dmp_address>:

int inv_icm20948_set_dmp_address(struct inv_icm20948 * s)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b086      	sub	sp, #24
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char dmp_cfg[2] = {0};
 8006c44:	2300      	movs	r3, #0
 8006c46:	823b      	strh	r3, [r7, #16]
	unsigned short config;

	// Write DMP Start address
	inv_icm20948_get_dmp_start_address(s, &config);
 8006c48:	f107 030e 	add.w	r3, r7, #14
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f002 f8d4 	bl	8008dfc <inv_icm20948_get_dmp_start_address>
	/* setup DMP start address and firmware */
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 8006c54:	89fb      	ldrh	r3, [r7, #14]
 8006c56:	0a1b      	lsrs	r3, r3, #8
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	743b      	strb	r3, [r7, #16]
	dmp_cfg[1] = (unsigned char)(config & 0xff);
 8006c5e:	89fb      	ldrh	r3, [r7, #14]
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	747b      	strb	r3, [r7, #17]

	result = inv_icm20948_write_mems_reg(s, REG_PRGM_START_ADDRH, 2, dmp_cfg);
 8006c64:	f107 0310 	add.w	r3, r7, #16
 8006c68:	2202      	movs	r2, #2
 8006c6a:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f007 f895 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8006c74:	6178      	str	r0, [r7, #20]
	return result;
 8006c76:	697b      	ldr	r3, [r7, #20]
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3718      	adds	r7, #24
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <inv_icm20948_set_secondary>:
*  @param[in]  MPU state varible
*  @return     0 if successful.
*/

int inv_icm20948_set_secondary(struct inv_icm20948 * s)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
	int r = 0;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	60fb      	str	r3, [r7, #12]
	static uint8_t lIsInited = 0;

	if(lIsInited == 0) {
 8006c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8006cc8 <inv_icm20948_set_secondary+0x48>)
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d113      	bne.n	8006cbc <inv_icm20948_set_secondary+0x3c>
		r  = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_CTRL, BIT_I2C_MST_P_NSR);
 8006c94:	2210      	movs	r2, #16
 8006c96:	f240 1181 	movw	r1, #385	@ 0x181
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f007 f8f8 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8006ca0:	60f8      	str	r0, [r7, #12]
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 8006ca2:	2204      	movs	r2, #4
 8006ca4:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f007 f8f1 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	60fb      	str	r3, [r7, #12]

		lIsInited = 1;
 8006cb6:	4b04      	ldr	r3, [pc, #16]	@ (8006cc8 <inv_icm20948_set_secondary+0x48>)
 8006cb8:	2201      	movs	r2, #1
 8006cba:	701a      	strb	r2, [r3, #0]
	}
	return r;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	200010bc 	.word	0x200010bc

08006ccc <inv_icm20948_enter_duty_cycle_mode>:

int inv_icm20948_enter_duty_cycle_mode(struct inv_icm20948 * s)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 8006cd4:	2370      	movs	r3, #112	@ 0x70
 8006cd6:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_POWER_ICM20948;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 8006cde:	f107 030f 	add.w	r3, r7, #15
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	2105      	movs	r1, #5
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f007 f859 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8006cec:	4603      	mov	r3, r0
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3710      	adds	r7, #16
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}

08006cf6 <inv_icm20948_enter_low_noise_mode>:

int inv_icm20948_enter_low_noise_mode(struct inv_icm20948 * s)
{
 8006cf6:	b580      	push	{r7, lr}
 8006cf8:	b084      	sub	sp, #16
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE;
 8006cfe:	2340      	movs	r3, #64	@ 0x40
 8006d00:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_NOISE_ICM20948;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 8006d08:	f107 030f 	add.w	r3, r7, #15
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	2105      	movs	r1, #5
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f007 f844 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8006d16:	4603      	mov	r3, r0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3710      	adds	r7, #16
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <inv_icm20948_initialize_lower_driver>:
/** Should be called once on power up. Loads DMP3, initializes internal variables needed 
*   for other lower driver functions.
*/
int inv_icm20948_initialize_lower_driver(struct inv_icm20948 * s, enum SMARTSENSOR_SERIAL_INTERFACE type, 
	const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b086      	sub	sp, #24
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	607a      	str	r2, [r7, #4]
 8006d2a:	603b      	str	r3, [r7, #0]
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 8006d30:	2300      	movs	r3, #0
 8006d32:	617b      	str	r3, [r7, #20]
	static unsigned char data;
	// set static variable
	s->sAllowLpEn = 1;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	s->s_compass_available = 0;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
	// ICM20948 do not support the proximity sensor for the moment.
	// s_proximity_available variable is nerver changes
	s->s_proximity_available = 0;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

	// Set varialbes to default values
	memset(&s->base_state, 0, sizeof(s->base_state));
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	3318      	adds	r3, #24
 8006d50:	2212      	movs	r2, #18
 8006d52:	2100      	movs	r1, #0
 8006d54:	4618      	mov	r0, r3
 8006d56:	f00b fd75 	bl	8012844 <memset>
	s->base_state.pwr_mgmt_1 = BIT_CLK_PLL;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	769a      	strb	r2, [r3, #26]
	s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	227f      	movs	r2, #127	@ 0x7f
 8006d64:	76da      	strb	r2, [r3, #27]
	s->base_state.serial_interface = type;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	7afa      	ldrb	r2, [r7, #11]
 8006d6a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &s->base_state.user_ctrl);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	331c      	adds	r3, #28
 8006d72:	2201      	movs	r2, #1
 8006d74:	2103      	movs	r1, #3
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f007 f8e6 	bl	800df48 <inv_icm20948_read_mems_reg>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_wakeup_mems(s);
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f7ff fee9 	bl	8006b5c <inv_icm20948_wakeup_mems>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_mems_reg(s, REG_WHO_AM_I, 1, &data);
 8006d92:	4b82      	ldr	r3, [pc, #520]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006d94:	2201      	movs	r2, #1
 8006d96:	2100      	movs	r1, #0
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f007 f8d5 	bl	800df48 <inv_icm20948_read_mems_reg>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	617b      	str	r3, [r7, #20]

	/* secondary cycle mode should be set all the time */
	data = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 8006da6:	4b7d      	ldr	r3, [pc, #500]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006da8:	2270      	movs	r2, #112	@ 0x70
 8006daa:	701a      	strb	r2, [r3, #0]

	// Set default mode to low power mode
		result |= inv_icm20948_set_lowpower_or_highperformance(s, 0);
 8006dac:	2100      	movs	r1, #0
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f005 f880 	bl	800beb4 <inv_icm20948_set_lowpower_or_highperformance>
 8006db4:	4602      	mov	r2, r0
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	617b      	str	r3, [r7, #20]
//		result |= inv_icm20948_set_lowpower_or_highperformance(s, 1); (CHANGED TO HIGH PERFORMANCE)
	
	// Disable Ivory DMP.
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8006dc2:	2b02      	cmp	r3, #2
 8006dc4:	d103      	bne.n	8006dce <inv_icm20948_initialize_lower_driver+0xae>
		s->base_state.user_ctrl = BIT_I2C_IF_DIS;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2210      	movs	r2, #16
 8006dca:	771a      	strb	r2, [r3, #28]
 8006dcc:	e002      	b.n	8006dd4 <inv_icm20948_initialize_lower_driver+0xb4>
	else
		s->base_state.user_ctrl = 0;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	771a      	strb	r2, [r3, #28]

	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	7f1b      	ldrb	r3, [r3, #28]
 8006dd8:	461a      	mov	r2, r3
 8006dda:	2103      	movs	r1, #3
 8006ddc:	68f8      	ldr	r0, [r7, #12]
 8006dde:	f007 f857 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8006de2:	4602      	mov	r2, r0
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	617b      	str	r3, [r7, #20]

	//Setup Ivory DMP.
	result |= inv_icm20948_load_firmware(s, dmp3_image, dmp3_image_size);
 8006dea:	683a      	ldr	r2, [r7, #0]
 8006dec:	6879      	ldr	r1, [r7, #4]
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	f001 fff2 	bl	8008dd8 <inv_icm20948_load_firmware>
 8006df4:	4602      	mov	r2, r0
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	617b      	str	r3, [r7, #20]
	if(result)
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d001      	beq.n	8006e06 <inv_icm20948_initialize_lower_driver+0xe6>
		return result;
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	e0c5      	b.n	8006f92 <inv_icm20948_initialize_lower_driver+0x272>
	else
		s->base_state.firmware_loaded = 1;
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 8006e0c:	f043 0302 	orr.w	r3, r3, #2
 8006e10:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
	result |= inv_icm20948_set_dmp_address(s);
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f7ff ff11 	bl	8006c3c <inv_icm20948_set_dmp_address>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	617b      	str	r3, [r7, #20]
	// Turn off all sensors on DMP by default.
	//result |= dmp_set_data_output_control1(0);   // FIXME in DMP, these should be off by default.
	result |= dmp_icm20948_reset_control_registers(s);
 8006e22:	68f8      	ldr	r0, [r7, #12]
 8006e24:	f002 f82e 	bl	8008e84 <dmp_icm20948_reset_control_registers>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	617b      	str	r3, [r7, #20]

	// set FIFO watermark to 80% of actual FIFO size
	result |= dmp_icm20948_set_FIFO_watermark(s, 800);
 8006e30:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8006e34:	68f8      	ldr	r0, [r7, #12]
 8006e36:	f002 f889 	bl	8008f4c <dmp_icm20948_set_FIFO_watermark>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	617b      	str	r3, [r7, #20]

	// Enable Interrupts.
	data = 0x2;
 8006e42:	4b56      	ldr	r3, [pc, #344]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006e44:	2202      	movs	r2, #2
 8006e46:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE, 1, &data); // Enable DMP Interrupt
 8006e48:	4b54      	ldr	r3, [pc, #336]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	2110      	movs	r1, #16
 8006e4e:	68f8      	ldr	r0, [r7, #12]
 8006e50:	f006 ffa5 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8006e54:	4602      	mov	r2, r0
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	617b      	str	r3, [r7, #20]
	data = 0x0;
 8006e5c:	4b4f      	ldr	r3, [pc, #316]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE_1, 1, &data); // Disable Raw Data Ready Interrupt
 8006e62:	4b4e      	ldr	r3, [pc, #312]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006e64:	2201      	movs	r2, #1
 8006e66:	2111      	movs	r1, #17
 8006e68:	68f8      	ldr	r0, [r7, #12]
 8006e6a:	f006 ff98 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	617b      	str	r3, [r7, #20]
	data = 0x1;
 8006e76:	4b49      	ldr	r3, [pc, #292]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006e78:	2201      	movs	r2, #1
 8006e7a:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE_2, 1, &data); // Enable FIFO Overflow Interrupt
 8006e7c:	4b47      	ldr	r3, [pc, #284]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006e7e:	2201      	movs	r2, #1
 8006e80:	2112      	movs	r1, #18
 8006e82:	68f8      	ldr	r0, [r7, #12]
 8006e84:	f006 ff8b 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	617b      	str	r3, [r7, #20]

	// TRACKING : To have accelerometers datas and the interrupt without gyro enables.
	data = 0XE4;
 8006e90:	4b42      	ldr	r3, [pc, #264]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006e92:	22e4      	movs	r2, #228	@ 0xe4
 8006e94:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_SINGLE_FIFO_PRIORITY_SEL, 1, &data);
 8006e96:	4b41      	ldr	r3, [pc, #260]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006e98:	2201      	movs	r2, #1
 8006e9a:	2126      	movs	r1, #38	@ 0x26
 8006e9c:	68f8      	ldr	r0, [r7, #12]
 8006e9e:	f006 ff7e 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	617b      	str	r3, [r7, #20]

	// Disable HW temp fix
	inv_icm20948_read_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 8006eaa:	4b3c      	ldr	r3, [pc, #240]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006eac:	2201      	movs	r2, #1
 8006eae:	2175      	movs	r1, #117	@ 0x75
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	f007 f849 	bl	800df48 <inv_icm20948_read_mems_reg>
	data |= 0x08;
 8006eb6:	4b39      	ldr	r3, [pc, #228]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006eb8:	781b      	ldrb	r3, [r3, #0]
 8006eba:	f043 0308 	orr.w	r3, r3, #8
 8006ebe:	b2da      	uxtb	r2, r3
 8006ec0:	4b36      	ldr	r3, [pc, #216]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006ec2:	701a      	strb	r2, [r3, #0]
	inv_icm20948_write_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 8006ec4:	4b35      	ldr	r3, [pc, #212]	@ (8006f9c <inv_icm20948_initialize_lower_driver+0x27c>)
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	2175      	movs	r1, #117	@ 0x75
 8006eca:	68f8      	ldr	r0, [r7, #12]
 8006ecc:	f006 ff67 	bl	800dd9e <inv_icm20948_write_mems_reg>

	// Setup MEMs properties.
	s->base_state.accel_averaging = 0; //Change this value if higher sensor sample avergaing is required.
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	s->base_state.gyro_averaging = 0;  //Change this value if higher sensor sample avergaing is required.
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	inv_icm20948_set_gyro_divider(s, FIFO_DIVIDER);       //Initial sampling rate 1125Hz/19+1 = 56Hz.
 8006ee0:	2113      	movs	r1, #19
 8006ee2:	68f8      	ldr	r0, [r7, #12]
 8006ee4:	f000 f8b8 	bl	8007058 <inv_icm20948_set_gyro_divider>
	inv_icm20948_set_accel_divider(s, FIFO_DIVIDER);      //Initial sampling rate 1125Hz/19+1 = 56Hz.
 8006ee8:	2113      	movs	r1, #19
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f000 f8fa 	bl	80070e4 <inv_icm20948_set_accel_divider>

	// Init the sample rate to 56 Hz for BAC,STEPC and B2S
	dmp_icm20948_set_bac_rate(s, DMP_ALGO_FREQ_56);
 8006ef0:	2138      	movs	r1, #56	@ 0x38
 8006ef2:	68f8      	ldr	r0, [r7, #12]
 8006ef4:	f002 fd56 	bl	80099a4 <dmp_icm20948_set_bac_rate>
	dmp_icm20948_set_b2s_rate(s, DMP_ALGO_FREQ_56);
 8006ef8:	2138      	movs	r1, #56	@ 0x38
 8006efa:	68f8      	ldr	r0, [r7, #12]
 8006efc:	f002 fd9d 	bl	8009a3a <dmp_icm20948_set_b2s_rate>

	// FIFO Setup.
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, BIT_SINGLE_FIFO_CFG); // FIFO Config. fixme do once? burst write?
 8006f00:	2200      	movs	r2, #0
 8006f02:	2176      	movs	r1, #118	@ 0x76
 8006f04:	68f8      	ldr	r0, [r7, #12]
 8006f06:	f006 ffc3 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1f); // Reset all FIFOs.
 8006f12:	221f      	movs	r2, #31
 8006f14:	2168      	movs	r1, #104	@ 0x68
 8006f16:	68f8      	ldr	r0, [r7, #12]
 8006f18:	f006 ffba 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1e); // Keep all but Gyro FIFO in reset.
 8006f24:	221e      	movs	r2, #30
 8006f26:	2168      	movs	r1, #104	@ 0x68
 8006f28:	68f8      	ldr	r0, [r7, #12]
 8006f2a:	f006 ffb1 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, 0x0); // Slave FIFO turned off.
 8006f36:	2200      	movs	r2, #0
 8006f38:	2166      	movs	r1, #102	@ 0x66
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f006 ffa8 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8006f40:	4602      	mov	r2, r0
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, 0x0); // Hardware FIFO turned off.
 8006f48:	2200      	movs	r2, #0
 8006f4a:	2167      	movs	r1, #103	@ 0x67
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f006 ff9f 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8006f52:	4602      	mov	r2, r0
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	617b      	str	r3, [r7, #20]

	s->base_state.lp_en_support = 1;
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 8006f60:	f043 0301 	orr.w	r3, r3, #1
 8006f64:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
	// s->base_state.lp_en_support = 0; // (Turned Off LP Mode)
	
	if(s->base_state.lp_en_support == 1)
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006f6e:	f003 0301 	and.w	r3, r3, #1
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d004      	beq.n	8006f82 <inv_icm20948_initialize_lower_driver+0x262>
		inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8006f78:	2201      	movs	r2, #1
 8006f7a:	2102      	movs	r1, #2
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f7ff fd37 	bl	80069f0 <inv_icm20948_set_chip_power_state>

	result |= inv_icm20948_sleep_mems(s);   
 8006f82:	68f8      	ldr	r0, [r7, #12]
 8006f84:	f7ff fe3e 	bl	8006c04 <inv_icm20948_sleep_mems>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	617b      	str	r3, [r7, #20]
        
	return result;
 8006f90:	697b      	ldr	r3, [r7, #20]
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3718      	adds	r7, #24
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	200010bd 	.word	0x200010bd

08006fa0 <activate_compass>:

static void activate_compass(struct inv_icm20948 * s)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 1;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 8006fb0:	bf00      	nop
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <desactivate_compass>:

static void desactivate_compass(struct inv_icm20948 * s)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 0;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <inv_icm20948_get_compass_availability>:

int inv_icm20948_get_compass_availability(struct inv_icm20948 * s)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b083      	sub	sp, #12
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
	return s->s_compass_available;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	370c      	adds	r7, #12
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr

08006ff2 <inv_icm20948_set_slave_compass_id>:
{
	return s->s_proximity_available;
}

int inv_icm20948_set_slave_compass_id(struct inv_icm20948 * s, int id)
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b084      	sub	sp, #16
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
 8006ffa:	6039      	str	r1, [r7, #0]
	int result = 0;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	60fb      	str	r3, [r7, #12]

	//result = inv_icm20948_wakeup_mems(s);
	//if (result)
	//	return result;
		
	inv_icm20948_prevent_lpen_control(s);
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f7ff fcc9 	bl	8006998 <inv_icm20948_prevent_lpen_control>
	activate_compass(s);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7ff ffca 	bl	8006fa0 <activate_compass>
	
	inv_icm20948_init_secondary(s);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f7fd fb4a 	bl	80046a6 <inv_icm20948_init_secondary>

	// Set up the secondary I2C bus on 20630.
	inv_icm20948_set_secondary(s);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f7ff fe34 	bl	8006c80 <inv_icm20948_set_secondary>

	//Setup Compass
	result = inv_icm20948_setup_compass_akm(s);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f7fc fecb 	bl	8003db4 <inv_icm20948_setup_compass_akm>
 800701e:	60f8      	str	r0, [r7, #12]

	//Setup Compass mounting matrix into DMP
	result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800702c:	461a      	mov	r2, r3
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f7fd f95c 	bl	80042ec <inv_icm20948_compass_dmp_cal>
 8007034:	4602      	mov	r2, r0
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	4313      	orrs	r3, r2
 800703a:	60fb      	str	r3, [r7, #12]
	
	if (result)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d002      	beq.n	8007048 <inv_icm20948_set_slave_compass_id+0x56>
		desactivate_compass(s);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f7ff ffba 	bl	8006fbc <desactivate_compass>

	//result = inv_icm20948_sleep_mems(s);
	inv_icm20948_allow_lpen_control(s);
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f7ff fcb3 	bl	80069b4 <inv_icm20948_allow_lpen_control>
	return result;
 800704e:	68fb      	ldr	r3, [r7, #12]
}
 8007050:	4618      	mov	r0, r3
 8007052:	3710      	adds	r7, #16
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}

08007058 <inv_icm20948_set_gyro_divider>:

int inv_icm20948_set_gyro_divider(struct inv_icm20948 * s, unsigned char div)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b082      	sub	sp, #8
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	460b      	mov	r3, r1
 8007062:	70fb      	strb	r3, [r7, #3]
	s->base_state.gyro_div = div;
 8007064:	78fa      	ldrb	r2, [r7, #3]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	775a      	strb	r2, [r3, #29]
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 800706a:	1cfb      	adds	r3, r7, #3
 800706c:	2201      	movs	r2, #1
 800706e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f006 fe93 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8007078:	4603      	mov	r3, r0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3708      	adds	r7, #8
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}

08007082 <inv_icm20948_get_gyro_divider>:

unsigned char inv_icm20948_get_gyro_divider(struct inv_icm20948 * s)
{
 8007082:	b480      	push	{r7}
 8007084:	b083      	sub	sp, #12
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_div;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	7f5b      	ldrb	r3, [r3, #29]
}
 800708e:	4618      	mov	r0, r3
 8007090:	370c      	adds	r7, #12
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr

0800709a <inv_icm20948_set_secondary_divider>:

int inv_icm20948_set_secondary_divider(struct inv_icm20948 * s, unsigned char div)
{
 800709a:	b580      	push	{r7, lr}
 800709c:	b082      	sub	sp, #8
 800709e:	af00      	add	r7, sp, #0
 80070a0:	6078      	str	r0, [r7, #4]
 80070a2:	460b      	mov	r3, r1
 80070a4:	70fb      	strb	r3, [r7, #3]
	s->base_state.secondary_div = 1UL<<div;
 80070a6:	78fb      	ldrb	r3, [r7, #3]
 80070a8:	2201      	movs	r2, #1
 80070aa:	fa02 f303 	lsl.w	r3, r2, r3
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	83da      	strh	r2, [r3, #30]
	return inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, div);
 80070b4:	78fb      	ldrb	r3, [r7, #3]
 80070b6:	461a      	mov	r2, r3
 80070b8:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f006 fee7 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 80070c2:	4603      	mov	r3, r0
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3708      	adds	r7, #8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <inv_icm20948_get_secondary_divider>:

unsigned short inv_icm20948_get_secondary_divider(struct inv_icm20948 * s)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b083      	sub	sp, #12
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
	return s->base_state.secondary_div;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	8bdb      	ldrh	r3, [r3, #30]
}
 80070d8:	4618      	mov	r0, r3
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <inv_icm20948_set_accel_divider>:

int inv_icm20948_set_accel_divider(struct inv_icm20948 * s, short div)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	460b      	mov	r3, r1
 80070ee:	807b      	strh	r3, [r7, #2]
	unsigned char data[2] = {0};
 80070f0:	2300      	movs	r3, #0
 80070f2:	81bb      	strh	r3, [r7, #12]

	s->base_state.accel_div = div;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	887a      	ldrh	r2, [r7, #2]
 80070f8:	841a      	strh	r2, [r3, #32]
	data[0] = (unsigned char)(div >> 8);
 80070fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80070fe:	121b      	asrs	r3, r3, #8
 8007100:	b21b      	sxth	r3, r3
 8007102:	b2db      	uxtb	r3, r3
 8007104:	733b      	strb	r3, [r7, #12]
	data[1] = (unsigned char)(div & 0xff);
 8007106:	887b      	ldrh	r3, [r7, #2]
 8007108:	b2db      	uxtb	r3, r3
 800710a:	737b      	strb	r3, [r7, #13]

	return inv_icm20948_write_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 2, data);
 800710c:	f107 030c 	add.w	r3, r7, #12
 8007110:	2202      	movs	r2, #2
 8007112:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f006 fe41 	bl	800dd9e <inv_icm20948_write_mems_reg>
 800711c:	4603      	mov	r3, r0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3710      	adds	r7, #16
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}

08007126 <inv_icm20948_get_accel_divider>:

short inv_icm20948_get_accel_divider(struct inv_icm20948 * s)
{
 8007126:	b480      	push	{r7}
 8007128:	b083      	sub	sp, #12
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_div;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
}
 8007134:	4618      	mov	r0, r3
 8007136:	370c      	adds	r7, #12
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <inv_icm20948_set_gyro_sf>:
*            0=1125Hz sample rate, 1=562.5Hz sample rate, ... 4=225Hz sample rate, ...
*            10=102.2727Hz sample rate, ... etc.
* @param[in] gyro_level 0=250 dps, 1=500 dps, 2=1000 dps, 3=2000 dps
*/
int inv_icm20948_set_gyro_sf(struct inv_icm20948 * s, unsigned char div, int gyro_level)
{
 8007140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007144:	b097      	sub	sp, #92	@ 0x5c
 8007146:	af00      	add	r7, sp, #0
 8007148:	6378      	str	r0, [r7, #52]	@ 0x34
 800714a:	460b      	mov	r3, r1
 800714c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800714e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	long gyro_sf;
	static long lLastGyroSf = 0;
	int result = 0;
 8007152:	2300      	movs	r3, #0
 8007154:	653b      	str	r3, [r7, #80]	@ 0x50

	if(s->base_state.timebase_correction_pll == 0)
 8007156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007158:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800715c:	2b00      	cmp	r3, #0
 800715e:	d10a      	bne.n	8007176 <inv_icm20948_set_gyro_sf+0x36>
		result |= inv_icm20948_read_mems_reg(s, REG_TIMEBASE_CORRECTION_PLL, 1, &s->base_state.timebase_correction_pll);
 8007160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007162:	3328      	adds	r3, #40	@ 0x28
 8007164:	2201      	movs	r2, #1
 8007166:	21a8      	movs	r1, #168	@ 0xa8
 8007168:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800716a:	f006 feed 	bl	800df48 <inv_icm20948_read_mems_reg>
 800716e:	4602      	mov	r2, r0
 8007170:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007172:	4313      	orrs	r3, r2
 8007174:	653b      	str	r3, [r7, #80]	@ 0x50

	{
		unsigned long long const MagicConstant = 264446880937391LL;
 8007176:	a360      	add	r3, pc, #384	@ (adr r3, 80072f8 <inv_icm20948_set_gyro_sf+0x1b8>)
 8007178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800717c:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		unsigned long long const MagicConstantScale = 100000LL;
 8007180:	4a5b      	ldr	r2, [pc, #364]	@ (80072f0 <inv_icm20948_set_gyro_sf+0x1b0>)
 8007182:	f04f 0300 	mov.w	r3, #0
 8007186:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		unsigned long long ResultLL;

		if (s->base_state.timebase_correction_pll & 0x80) {
 800718a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800718c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007190:	b25b      	sxtb	r3, r3
 8007192:	2b00      	cmp	r3, #0
 8007194:	da48      	bge.n	8007228 <inv_icm20948_set_gyro_sf+0xe8>
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 - (s->base_state.timebase_correction_pll & 0x7F)) / MagicConstantScale);
 8007196:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800719a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800719c:	f1a1 0420 	sub.w	r4, r1, #32
 80071a0:	f1c1 0020 	rsb	r0, r1, #32
 80071a4:	fa03 fb01 	lsl.w	fp, r3, r1
 80071a8:	fa02 f404 	lsl.w	r4, r2, r4
 80071ac:	ea4b 0b04 	orr.w	fp, fp, r4
 80071b0:	fa22 f000 	lsr.w	r0, r2, r0
 80071b4:	ea4b 0b00 	orr.w	fp, fp, r0
 80071b8:	fa02 fa01 	lsl.w	sl, r2, r1
 80071bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80071c0:	3301      	adds	r3, #1
 80071c2:	17da      	asrs	r2, r3, #31
 80071c4:	61bb      	str	r3, [r7, #24]
 80071c6:	61fa      	str	r2, [r7, #28]
 80071c8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80071cc:	4603      	mov	r3, r0
 80071ce:	fb03 f20b 	mul.w	r2, r3, fp
 80071d2:	460b      	mov	r3, r1
 80071d4:	fb0a f303 	mul.w	r3, sl, r3
 80071d8:	4413      	add	r3, r2
 80071da:	4602      	mov	r2, r0
 80071dc:	fbaa 1202 	umull	r1, r2, sl, r2
 80071e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80071e2:	460a      	mov	r2, r1
 80071e4:	623a      	str	r2, [r7, #32]
 80071e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071e8:	4413      	add	r3, r2
 80071ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80071ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071f6:	f5c3 639e 	rsb	r3, r3, #1264	@ 0x4f0
 80071fa:	3306      	adds	r3, #6
 80071fc:	17da      	asrs	r2, r3, #31
 80071fe:	613b      	str	r3, [r7, #16]
 8007200:	617a      	str	r2, [r7, #20]
 8007202:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007206:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800720a:	f7f9 fced 	bl	8000be8 <__aeabi_uldivmod>
 800720e:	4602      	mov	r2, r0
 8007210:	460b      	mov	r3, r1
 8007212:	4610      	mov	r0, r2
 8007214:	4619      	mov	r1, r3
 8007216:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800721a:	f7f9 fce5 	bl	8000be8 <__aeabi_uldivmod>
 800721e:	4602      	mov	r2, r0
 8007220:	460b      	mov	r3, r1
 8007222:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8007226:	e040      	b.n	80072aa <inv_icm20948_set_gyro_sf+0x16a>
		}
		else {
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 8007228:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800722c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800722e:	f1a1 0420 	sub.w	r4, r1, #32
 8007232:	f1c1 0020 	rsb	r0, r1, #32
 8007236:	fa03 f901 	lsl.w	r9, r3, r1
 800723a:	fa02 f404 	lsl.w	r4, r2, r4
 800723e:	ea49 0904 	orr.w	r9, r9, r4
 8007242:	fa22 f000 	lsr.w	r0, r2, r0
 8007246:	ea49 0900 	orr.w	r9, r9, r0
 800724a:	fa02 f801 	lsl.w	r8, r2, r1
 800724e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007252:	3301      	adds	r3, #1
 8007254:	17da      	asrs	r2, r3, #31
 8007256:	60bb      	str	r3, [r7, #8]
 8007258:	60fa      	str	r2, [r7, #12]
 800725a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800725e:	4603      	mov	r3, r0
 8007260:	fb03 f209 	mul.w	r2, r3, r9
 8007264:	460b      	mov	r3, r1
 8007266:	fb08 f303 	mul.w	r3, r8, r3
 800726a:	4413      	add	r3, r2
 800726c:	4602      	mov	r2, r0
 800726e:	fba8 5602 	umull	r5, r6, r8, r2
 8007272:	4433      	add	r3, r6
 8007274:	461e      	mov	r6, r3
 8007276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007278:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800727c:	f203 43f6 	addw	r3, r3, #1270	@ 0x4f6
 8007280:	17da      	asrs	r2, r3, #31
 8007282:	603b      	str	r3, [r7, #0]
 8007284:	607a      	str	r2, [r7, #4]
 8007286:	e9d7 2300 	ldrd	r2, r3, [r7]
 800728a:	4628      	mov	r0, r5
 800728c:	4631      	mov	r1, r6
 800728e:	f7f9 fcab 	bl	8000be8 <__aeabi_uldivmod>
 8007292:	4602      	mov	r2, r0
 8007294:	460b      	mov	r3, r1
 8007296:	4610      	mov	r0, r2
 8007298:	4619      	mov	r1, r3
 800729a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800729e:	f7f9 fca3 	bl	8000be8 <__aeabi_uldivmod>
 80072a2:	4602      	mov	r2, r0
 80072a4:	460b      	mov	r3, r1
 80072a6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		/*
		    In above deprecated FP version, worst case arguments can produce a result that overflows a signed long.
		    Here, for such cases, we emulate the FP behavior of setting the result to the maximum positive value, as
		    the compiler's conversion of a u64 to an s32 is simple truncation of the u64's high half, sadly....
		*/
		if  (ResultLL > 0x7FFFFFFF) 
 80072aa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80072ae:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80072b2:	f173 0300 	sbcs.w	r3, r3, #0
 80072b6:	d303      	bcc.n	80072c0 <inv_icm20948_set_gyro_sf+0x180>
			gyro_sf = 0x7FFFFFFF;
 80072b8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80072bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80072be:	e001      	b.n	80072c4 <inv_icm20948_set_gyro_sf+0x184>
		else
			gyro_sf = (long)ResultLL;
 80072c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072c2:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	if (gyro_sf != lLastGyroSf) {
 80072c4:	4b0b      	ldr	r3, [pc, #44]	@ (80072f4 <inv_icm20948_set_gyro_sf+0x1b4>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d00a      	beq.n	80072e4 <inv_icm20948_set_gyro_sf+0x1a4>
		result |= dmp_icm20948_set_gyro_sf(s, gyro_sf);
 80072ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80072d0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80072d2:	f002 f906 	bl	80094e2 <dmp_icm20948_set_gyro_sf>
 80072d6:	4602      	mov	r2, r0
 80072d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072da:	4313      	orrs	r3, r2
 80072dc:	653b      	str	r3, [r7, #80]	@ 0x50
		lLastGyroSf = gyro_sf;
 80072de:	4a05      	ldr	r2, [pc, #20]	@ (80072f4 <inv_icm20948_set_gyro_sf+0x1b4>)
 80072e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072e2:	6013      	str	r3, [r2, #0]
	}

	return result;
 80072e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	375c      	adds	r7, #92	@ 0x5c
 80072ea:	46bd      	mov	sp, r7
 80072ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072f0:	000186a0 	.word	0x000186a0
 80072f4:	200010c0 	.word	0x200010c0
 80072f8:	566675af 	.word	0x566675af
 80072fc:	0000f083 	.word	0x0000f083

08007300 <inv_icm20948_set_gyro_fullscale>:

int inv_icm20948_set_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.gyro_fullscale = level;
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	b2da      	uxtb	r2, r3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	result = inv_icm20948_set_icm20948_gyro_fullscale(s, level);
 8007314:	6839      	ldr	r1, [r7, #0]
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f81e 	bl	8007358 <inv_icm20948_set_icm20948_gyro_fullscale>
 800731c:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, s->base_state.gyro_div, level);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	7f5b      	ldrb	r3, [r3, #29]
 8007322:	683a      	ldr	r2, [r7, #0]
 8007324:	4619      	mov	r1, r3
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f7ff ff0a 	bl	8007140 <inv_icm20948_set_gyro_sf>
 800732c:	4602      	mov	r2, r0
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	4313      	orrs	r3, r2
 8007332:	60fb      	str	r3, [r7, #12]

	return result;
 8007334:	68fb      	ldr	r3, [r7, #12]
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <inv_icm20948_get_gyro_fullscale>:

uint8_t inv_icm20948_get_gyro_fullscale(struct inv_icm20948 * s)
{
 800733e:	b480      	push	{r7}
 8007340:	b083      	sub	sp, #12
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_fullscale;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
}
 800734c:	4618      	mov	r0, r3
 800734e:	370c      	adds	r7, #12
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <inv_icm20948_set_icm20948_gyro_fullscale>:


int inv_icm20948_set_icm20948_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b086      	sub	sp, #24
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	6039      	str	r1, [r7, #0]
	int result = 0;
 8007362:	2300      	movs	r3, #0
 8007364:	613b      	str	r3, [r7, #16]
	unsigned char gyro_config_1_reg;
	unsigned char gyro_config_2_reg;
	unsigned char dec3_cfg;
	if (level >= NUM_MPU_GFS)
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	2b03      	cmp	r3, #3
 800736a:	dd02      	ble.n	8007372 <inv_icm20948_set_icm20948_gyro_fullscale+0x1a>
		return -1;
 800736c:	f04f 33ff 	mov.w	r3, #4294967295
 8007370:	e0b7      	b.n	80074e2 <inv_icm20948_set_icm20948_gyro_fullscale+0x18a>

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 8007372:	f107 030f 	add.w	r3, r7, #15
 8007376:	2201      	movs	r2, #1
 8007378:	f240 1101 	movw	r1, #257	@ 0x101
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f006 fde3 	bl	800df48 <inv_icm20948_read_mems_reg>
 8007382:	4602      	mov	r2, r0
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	4313      	orrs	r3, r2
 8007388:	613b      	str	r3, [r7, #16]
	gyro_config_1_reg &= 0xC0;
 800738a:	7bfb      	ldrb	r3, [r7, #15]
 800738c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007390:	b2db      	uxtb	r3, r3
 8007392:	73fb      	strb	r3, [r7, #15]
	gyro_config_1_reg |= (level << 1) | 1;  //fchoice = 1, filter = 0.
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	005b      	lsls	r3, r3, #1
 8007398:	b2da      	uxtb	r2, r3
 800739a:	7bfb      	ldrb	r3, [r7, #15]
 800739c:	4313      	orrs	r3, r2
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	f043 0301 	orr.w	r3, r3, #1
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	73fb      	strb	r3, [r7, #15]
	result |= inv_icm20948_write_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 80073a8:	f107 030f 	add.w	r3, r7, #15
 80073ac:	2201      	movs	r2, #1
 80073ae:	f240 1101 	movw	r1, #257	@ 0x101
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f006 fcf3 	bl	800dd9e <inv_icm20948_write_mems_reg>
 80073b8:	4602      	mov	r2, r0
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	4313      	orrs	r3, r2
 80073be:	613b      	str	r3, [r7, #16]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &gyro_config_2_reg);
 80073c0:	f107 030e 	add.w	r3, r7, #14
 80073c4:	2201      	movs	r2, #1
 80073c6:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f006 fdbc 	bl	800df48 <inv_icm20948_read_mems_reg>
 80073d0:	4602      	mov	r2, r0
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	4313      	orrs	r3, r2
 80073d6:	613b      	str	r3, [r7, #16]
	gyro_config_2_reg &= 0xF8;
 80073d8:	7bbb      	ldrb	r3, [r7, #14]
 80073da:	f023 0307 	bic.w	r3, r3, #7
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	73bb      	strb	r3, [r7, #14]
	
	switch(s->base_state.gyro_averaging) {
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80073e8:	2b80      	cmp	r3, #128	@ 0x80
 80073ea:	d063      	beq.n	80074b4 <inv_icm20948_set_icm20948_gyro_fullscale+0x15c>
 80073ec:	2b80      	cmp	r3, #128	@ 0x80
 80073ee:	dc64      	bgt.n	80074ba <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80073f0:	2b20      	cmp	r3, #32
 80073f2:	dc47      	bgt.n	8007484 <inv_icm20948_set_icm20948_gyro_fullscale+0x12c>
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	dd60      	ble.n	80074ba <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80073f8:	3b01      	subs	r3, #1
 80073fa:	2b1f      	cmp	r3, #31
 80073fc:	d85d      	bhi.n	80074ba <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80073fe:	a201      	add	r2, pc, #4	@ (adr r2, 8007404 <inv_icm20948_set_icm20948_gyro_fullscale+0xac>)
 8007400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007404:	0800748b 	.word	0x0800748b
 8007408:	08007491 	.word	0x08007491
 800740c:	080074bb 	.word	0x080074bb
 8007410:	08007497 	.word	0x08007497
 8007414:	080074bb 	.word	0x080074bb
 8007418:	080074bb 	.word	0x080074bb
 800741c:	080074bb 	.word	0x080074bb
 8007420:	0800749d 	.word	0x0800749d
 8007424:	080074bb 	.word	0x080074bb
 8007428:	080074bb 	.word	0x080074bb
 800742c:	080074bb 	.word	0x080074bb
 8007430:	080074bb 	.word	0x080074bb
 8007434:	080074bb 	.word	0x080074bb
 8007438:	080074bb 	.word	0x080074bb
 800743c:	080074bb 	.word	0x080074bb
 8007440:	080074a3 	.word	0x080074a3
 8007444:	080074bb 	.word	0x080074bb
 8007448:	080074bb 	.word	0x080074bb
 800744c:	080074bb 	.word	0x080074bb
 8007450:	080074bb 	.word	0x080074bb
 8007454:	080074bb 	.word	0x080074bb
 8007458:	080074bb 	.word	0x080074bb
 800745c:	080074bb 	.word	0x080074bb
 8007460:	080074bb 	.word	0x080074bb
 8007464:	080074bb 	.word	0x080074bb
 8007468:	080074bb 	.word	0x080074bb
 800746c:	080074bb 	.word	0x080074bb
 8007470:	080074bb 	.word	0x080074bb
 8007474:	080074bb 	.word	0x080074bb
 8007478:	080074bb 	.word	0x080074bb
 800747c:	080074bb 	.word	0x080074bb
 8007480:	080074a9 	.word	0x080074a9
 8007484:	2b40      	cmp	r3, #64	@ 0x40
 8007486:	d012      	beq.n	80074ae <inv_icm20948_set_icm20948_gyro_fullscale+0x156>
 8007488:	e017      	b.n	80074ba <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
		case 1:
			dec3_cfg = 0;
 800748a:	2300      	movs	r3, #0
 800748c:	75fb      	strb	r3, [r7, #23]
			break;
 800748e:	e017      	b.n	80074c0 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 2:
			dec3_cfg = 1;
 8007490:	2301      	movs	r3, #1
 8007492:	75fb      	strb	r3, [r7, #23]
			break;
 8007494:	e014      	b.n	80074c0 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 4:
			dec3_cfg = 2;
 8007496:	2302      	movs	r3, #2
 8007498:	75fb      	strb	r3, [r7, #23]
			break;
 800749a:	e011      	b.n	80074c0 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 8:
			dec3_cfg = 3;
 800749c:	2303      	movs	r3, #3
 800749e:	75fb      	strb	r3, [r7, #23]
			break;
 80074a0:	e00e      	b.n	80074c0 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 16:
			dec3_cfg = 4;
 80074a2:	2304      	movs	r3, #4
 80074a4:	75fb      	strb	r3, [r7, #23]
			break;
 80074a6:	e00b      	b.n	80074c0 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 32:
			dec3_cfg = 5;
 80074a8:	2305      	movs	r3, #5
 80074aa:	75fb      	strb	r3, [r7, #23]
			break;
 80074ac:	e008      	b.n	80074c0 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 64:
			dec3_cfg = 6;
 80074ae:	2306      	movs	r3, #6
 80074b0:	75fb      	strb	r3, [r7, #23]
			break;
 80074b2:	e005      	b.n	80074c0 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 128:
			dec3_cfg = 7;
 80074b4:	2307      	movs	r3, #7
 80074b6:	75fb      	strb	r3, [r7, #23]
			break;
 80074b8:	e002      	b.n	80074c0 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		default:
			dec3_cfg = 0;
 80074ba:	2300      	movs	r3, #0
 80074bc:	75fb      	strb	r3, [r7, #23]
			break;
 80074be:	bf00      	nop
	}
	gyro_config_2_reg |= dec3_cfg;  
 80074c0:	7bba      	ldrb	r2, [r7, #14]
 80074c2:	7dfb      	ldrb	r3, [r7, #23]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, gyro_config_2_reg);
 80074ca:	7bbb      	ldrb	r3, [r7, #14]
 80074cc:	461a      	mov	r2, r3
 80074ce:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f006 fcdc 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 80074d8:	4602      	mov	r2, r0
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	4313      	orrs	r3, r2
 80074de:	613b      	str	r3, [r7, #16]
	return result;
 80074e0:	693b      	ldr	r3, [r7, #16]
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3718      	adds	r7, #24
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop

080074ec <inv_icm20948_set_accel_fullscale>:


int inv_icm20948_set_accel_fullscale(struct inv_icm20948 * s, int level)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.accel_fullscale = level;
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	b2da      	uxtb	r2, r3
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	result = inv_icm20948_set_icm20948_accel_fullscale(s, level);
 8007500:	6839      	ldr	r1, [r7, #0]
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f82e 	bl	8007564 <inv_icm20948_set_icm20948_accel_fullscale>
 8007508:	60f8      	str	r0, [r7, #12]
	result |= dmp_icm20948_set_accel_fsr(s, 2<<level);
 800750a:	2202      	movs	r2, #2
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	fa02 f303 	lsl.w	r3, r2, r3
 8007512:	b21b      	sxth	r3, r3
 8007514:	4619      	mov	r1, r3
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f002 f94c 	bl	80097b4 <dmp_icm20948_set_accel_fsr>
 800751c:	4602      	mov	r2, r0
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	4313      	orrs	r3, r2
 8007522:	60fb      	str	r3, [r7, #12]
	result |= dmp_icm20948_set_accel_scale2(s, 2<<level);
 8007524:	2202      	movs	r2, #2
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	fa02 f303 	lsl.w	r3, r2, r3
 800752c:	b21b      	sxth	r3, r3
 800752e:	4619      	mov	r1, r3
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f002 f9bb 	bl	80098ac <dmp_icm20948_set_accel_scale2>
 8007536:	4602      	mov	r2, r0
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	4313      	orrs	r3, r2
 800753c:	60fb      	str	r3, [r7, #12]
	return result;
 800753e:	68fb      	ldr	r3, [r7, #12]
}
 8007540:	4618      	mov	r0, r3
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <inv_icm20948_get_accel_fullscale>:

uint8_t inv_icm20948_get_accel_fullscale(struct inv_icm20948 * s)
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_fullscale;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
}
 8007556:	4618      	mov	r0, r3
 8007558:	370c      	adds	r7, #12
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr
	...

08007564 <inv_icm20948_set_icm20948_accel_fullscale>:


int inv_icm20948_set_icm20948_accel_fullscale(struct inv_icm20948 * s, int level)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b086      	sub	sp, #24
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]
	int result = 0;
 800756e:	2300      	movs	r3, #0
 8007570:	613b      	str	r3, [r7, #16]
	unsigned char accel_config_1_reg;
	unsigned char accel_config_2_reg;
	unsigned char dec3_cfg;

	if (level >= NUM_MPU_AFS)
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	2b03      	cmp	r3, #3
 8007576:	dd02      	ble.n	800757e <inv_icm20948_set_icm20948_accel_fullscale+0x1a>
		return -1;
 8007578:	f04f 33ff 	mov.w	r3, #4294967295
 800757c:	e0b2      	b.n	80076e4 <inv_icm20948_set_icm20948_accel_fullscale+0x180>

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &accel_config_1_reg);
 800757e:	f107 030f 	add.w	r3, r7, #15
 8007582:	2201      	movs	r2, #1
 8007584:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f006 fcdd 	bl	800df48 <inv_icm20948_read_mems_reg>
 800758e:	4602      	mov	r2, r0
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	4313      	orrs	r3, r2
 8007594:	613b      	str	r3, [r7, #16]
	accel_config_1_reg &= 0xC0;
 8007596:	7bfb      	ldrb	r3, [r7, #15]
 8007598:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800759c:	b2db      	uxtb	r3, r3
 800759e:	73fb      	strb	r3, [r7, #15]

	if(s->base_state.accel_averaging > 1)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d90a      	bls.n	80075c0 <inv_icm20948_set_icm20948_accel_fullscale+0x5c>
		accel_config_1_reg |= (7 << 3) | (level << 1) | 1;   //fchoice = 1, filter = 7.
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	005b      	lsls	r3, r3, #1
 80075ae:	b2da      	uxtb	r2, r3
 80075b0:	7bfb      	ldrb	r3, [r7, #15]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	f043 0339 	orr.w	r3, r3, #57	@ 0x39
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	73fb      	strb	r3, [r7, #15]
 80075be:	e008      	b.n	80075d2 <inv_icm20948_set_icm20948_accel_fullscale+0x6e>
	else
		accel_config_1_reg |= (level << 1) | 0;  //fchoice = 0, filter = 0.
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	005b      	lsls	r3, r3, #1
 80075c4:	b25a      	sxtb	r2, r3
 80075c6:	7bfb      	ldrb	r3, [r7, #15]
 80075c8:	b25b      	sxtb	r3, r3
 80075ca:	4313      	orrs	r3, r2
 80075cc:	b25b      	sxtb	r3, r3
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	73fb      	strb	r3, [r7, #15]
	/* /!\ FCHOICE=0 considers we are in low power mode always and allows us to have correct values on raw data since not averaged,
	in case low noise mode is to be supported for 20649, please reconsider this value and update base sample rate from 1125 to 4500...
	*/
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, accel_config_1_reg);
 80075d2:	7bfb      	ldrb	r3, [r7, #15]
 80075d4:	461a      	mov	r2, r3
 80075d6:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f006 fc58 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 80075e0:	4602      	mov	r2, r0
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	613b      	str	r3, [r7, #16]

	switch(s->base_state.accel_averaging) {
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80075ee:	3b01      	subs	r3, #1
 80075f0:	2b1f      	cmp	r3, #31
 80075f2:	d852      	bhi.n	800769a <inv_icm20948_set_icm20948_accel_fullscale+0x136>
 80075f4:	a201      	add	r2, pc, #4	@ (adr r2, 80075fc <inv_icm20948_set_icm20948_accel_fullscale+0x98>)
 80075f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075fa:	bf00      	nop
 80075fc:	0800767d 	.word	0x0800767d
 8007600:	0800769b 	.word	0x0800769b
 8007604:	0800769b 	.word	0x0800769b
 8007608:	08007683 	.word	0x08007683
 800760c:	0800769b 	.word	0x0800769b
 8007610:	0800769b 	.word	0x0800769b
 8007614:	0800769b 	.word	0x0800769b
 8007618:	08007689 	.word	0x08007689
 800761c:	0800769b 	.word	0x0800769b
 8007620:	0800769b 	.word	0x0800769b
 8007624:	0800769b 	.word	0x0800769b
 8007628:	0800769b 	.word	0x0800769b
 800762c:	0800769b 	.word	0x0800769b
 8007630:	0800769b 	.word	0x0800769b
 8007634:	0800769b 	.word	0x0800769b
 8007638:	0800768f 	.word	0x0800768f
 800763c:	0800769b 	.word	0x0800769b
 8007640:	0800769b 	.word	0x0800769b
 8007644:	0800769b 	.word	0x0800769b
 8007648:	0800769b 	.word	0x0800769b
 800764c:	0800769b 	.word	0x0800769b
 8007650:	0800769b 	.word	0x0800769b
 8007654:	0800769b 	.word	0x0800769b
 8007658:	0800769b 	.word	0x0800769b
 800765c:	0800769b 	.word	0x0800769b
 8007660:	0800769b 	.word	0x0800769b
 8007664:	0800769b 	.word	0x0800769b
 8007668:	0800769b 	.word	0x0800769b
 800766c:	0800769b 	.word	0x0800769b
 8007670:	0800769b 	.word	0x0800769b
 8007674:	0800769b 	.word	0x0800769b
 8007678:	08007695 	.word	0x08007695
		case 1:
			dec3_cfg = 0;
 800767c:	2300      	movs	r3, #0
 800767e:	75fb      	strb	r3, [r7, #23]
			break;
 8007680:	e00e      	b.n	80076a0 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		case 4:
			dec3_cfg = 0;
 8007682:	2300      	movs	r3, #0
 8007684:	75fb      	strb	r3, [r7, #23]
			break;
 8007686:	e00b      	b.n	80076a0 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 8:
			dec3_cfg = 1;
 8007688:	2301      	movs	r3, #1
 800768a:	75fb      	strb	r3, [r7, #23]
			break;
 800768c:	e008      	b.n	80076a0 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
	
		case 16:
			dec3_cfg = 2;
 800768e:	2302      	movs	r3, #2
 8007690:	75fb      	strb	r3, [r7, #23]
			break;
 8007692:	e005      	b.n	80076a0 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 32:
			dec3_cfg = 3;
 8007694:	2303      	movs	r3, #3
 8007696:	75fb      	strb	r3, [r7, #23]
			break;
 8007698:	e002      	b.n	80076a0 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		default:
			dec3_cfg = 0;
 800769a:	2300      	movs	r3, #0
 800769c:	75fb      	strb	r3, [r7, #23]
			break;
 800769e:	bf00      	nop
	}

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &accel_config_2_reg);
 80076a0:	f107 030e 	add.w	r3, r7, #14
 80076a4:	2201      	movs	r2, #1
 80076a6:	f240 1115 	movw	r1, #277	@ 0x115
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f006 fc4c 	bl	800df48 <inv_icm20948_read_mems_reg>
 80076b0:	4602      	mov	r2, r0
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	613b      	str	r3, [r7, #16]
	accel_config_2_reg &= 0xFC;
 80076b8:	7bbb      	ldrb	r3, [r7, #14]
 80076ba:	f023 0303 	bic.w	r3, r3, #3
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	73bb      	strb	r3, [r7, #14]

	accel_config_2_reg |=  dec3_cfg;
 80076c2:	7bba      	ldrb	r2, [r7, #14]
 80076c4:	7dfb      	ldrb	r3, [r7, #23]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, accel_config_2_reg);
 80076cc:	7bbb      	ldrb	r3, [r7, #14]
 80076ce:	461a      	mov	r2, r3
 80076d0:	f240 1115 	movw	r1, #277	@ 0x115
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f006 fbdb 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 80076da:	4602      	mov	r2, r0
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	4313      	orrs	r3, r2
 80076e0:	613b      	str	r3, [r7, #16]

	return result;
 80076e2:	693b      	ldr	r3, [r7, #16]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3718      	adds	r7, #24
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <inv_icm20948_enable_hw_sensors>:


int inv_icm20948_enable_hw_sensors(struct inv_icm20948 * s, int bit_mask)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b084      	sub	sp, #16
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]
	int rc = 0;
 80076f6:	2300      	movs	r3, #0
 80076f8:	60fb      	str	r3, [r7, #12]

	if ((s->base_state.pwr_mgmt_2 == (BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY)) | (bit_mask & 0x80)) {
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	7edb      	ldrb	r3, [r3, #27]
 80076fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8007700:	bf0c      	ite	eq
 8007702:	2301      	moveq	r3, #1
 8007704:	2300      	movne	r3, #0
 8007706:	b2db      	uxtb	r3, r3
 8007708:	461a      	mov	r2, r3
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007710:	4313      	orrs	r3, r2
 8007712:	2b00      	cmp	r3, #0
 8007714:	d02d      	beq.n	8007772 <inv_icm20948_enable_hw_sensors+0x86>
		// All sensors off, or override is on
		s->base_state.pwr_mgmt_2 = 0; // Zero means all sensors are on
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	76da      	strb	r2, [r3, #27]
		// Gyro and Accel were off
		if ((bit_mask & 2) == 0) {
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	f003 0302 	and.w	r3, r3, #2
 8007722:	2b00      	cmp	r3, #0
 8007724:	d102      	bne.n	800772c <inv_icm20948_enable_hw_sensors+0x40>
			s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY; // Turn off accel
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2238      	movs	r2, #56	@ 0x38
 800772a:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 1) == 0) {
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	f003 0301 	and.w	r3, r3, #1
 8007732:	2b00      	cmp	r3, #0
 8007734:	d106      	bne.n	8007744 <inv_icm20948_enable_hw_sensors+0x58>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_GYRO_STBY; // Turn off gyro
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	7edb      	ldrb	r3, [r3, #27]
 800773a:	f043 0307 	orr.w	r3, r3, #7
 800773e:	b2da      	uxtb	r2, r3
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 4) == 0) {
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	f003 0304 	and.w	r3, r3, #4
 800774a:	2b00      	cmp	r3, #0
 800774c:	d106      	bne.n	800775c <inv_icm20948_enable_hw_sensors+0x70>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_PRESSURE_STBY; // Turn off pressure
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	7edb      	ldrb	r3, [r3, #27]
 8007752:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007756:	b2da      	uxtb	r2, r3
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	76da      	strb	r2, [r3, #27]
		}

		rc |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &s->base_state.pwr_mgmt_2);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	331b      	adds	r3, #27
 8007760:	2201      	movs	r2, #1
 8007762:	2107      	movs	r1, #7
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f006 fb1a 	bl	800dd9e <inv_icm20948_write_mems_reg>
 800776a:	4602      	mov	r2, r0
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	4313      	orrs	r3, r2
 8007770:	60fb      	str	r3, [r7, #12]
	}

	if (bit_mask & SECONDARY_COMPASS_AVAILABLE) {
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	f003 0308 	and.w	r3, r3, #8
 8007778:	2b00      	cmp	r3, #0
 800777a:	d007      	beq.n	800778c <inv_icm20948_enable_hw_sensors+0xa0>
		rc |= inv_icm20948_resume_akm(s);
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f7fc fd4f 	bl	8004220 <inv_icm20948_resume_akm>
 8007782:	4602      	mov	r2, r0
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	4313      	orrs	r3, r2
 8007788:	60fb      	str	r3, [r7, #12]
 800778a:	e006      	b.n	800779a <inv_icm20948_enable_hw_sensors+0xae>
	} 
	else {
		rc |= inv_icm20948_suspend_akm(s);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f7fc fd1a 	bl	80041c6 <inv_icm20948_suspend_akm>
 8007792:	4602      	mov	r2, r0
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	4313      	orrs	r3, r2
 8007798:	60fb      	str	r3, [r7, #12]
	}

	return rc;
 800779a:	68fb      	ldr	r3, [r7, #12]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3710      	adds	r7, #16
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <invn_convert_quat_mult_fxp>:
#include <math.h>

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30);

static void invn_convert_quat_mult_fxp(const long *quat1_q30, const long *quat2_q30, long *quatProd_q30)
{
 80077a4:	b590      	push	{r4, r7, lr}
 80077a6:	b085      	sub	sp, #20
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	60f8      	str	r0, [r7, #12]
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	607a      	str	r2, [r7, #4]
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4619      	mov	r1, r3
 80077ba:	4610      	mov	r0, r2
 80077bc:	f000 fb84 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80077c0:	4604      	mov	r4, r0
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	3304      	adds	r3, #4
 80077c6:	681a      	ldr	r2, [r3, #0]
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	3304      	adds	r3, #4
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4619      	mov	r1, r3
 80077d0:	4610      	mov	r0, r2
 80077d2:	f000 fb79 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80077d6:	4603      	mov	r3, r0
 80077d8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	3308      	adds	r3, #8
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	3308      	adds	r3, #8
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4619      	mov	r1, r3
 80077e8:	4610      	mov	r0, r2
 80077ea:	f000 fb6d 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80077ee:	4603      	mov	r3, r0
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 80077f0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	330c      	adds	r3, #12
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	330c      	adds	r3, #12
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4619      	mov	r1, r3
 8007800:	4610      	mov	r0, r2
 8007802:	f000 fb61 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007806:	4603      	mov	r3, r0
 8007808:	1ae2      	subs	r2, r4, r3
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	601a      	str	r2, [r3, #0]

    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	3304      	adds	r3, #4
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4619      	mov	r1, r3
 800781a:	4610      	mov	r0, r2
 800781c:	f000 fb54 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007820:	4604      	mov	r4, r0
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	3304      	adds	r3, #4
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4619      	mov	r1, r3
 800782e:	4610      	mov	r0, r2
 8007830:	f000 fb4a 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007834:	4603      	mov	r3, r0
 8007836:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	3308      	adds	r3, #8
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	330c      	adds	r3, #12
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4619      	mov	r1, r3
 8007846:	4610      	mov	r0, r2
 8007848:	f000 fb3e 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 800784c:	4603      	mov	r3, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800784e:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	330c      	adds	r3, #12
 8007854:	681a      	ldr	r2, [r3, #0]
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	3308      	adds	r3, #8
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4619      	mov	r1, r3
 800785e:	4610      	mov	r0, r2
 8007860:	f000 fb32 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007864:	4602      	mov	r2, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 800786a:	1aa2      	subs	r2, r4, r2
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800786c:	601a      	str	r2, [r3, #0]

    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681a      	ldr	r2, [r3, #0]
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	3308      	adds	r3, #8
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4619      	mov	r1, r3
 800787a:	4610      	mov	r0, r2
 800787c:	f000 fb24 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007880:	4604      	mov	r4, r0
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	3304      	adds	r3, #4
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	330c      	adds	r3, #12
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	4619      	mov	r1, r3
 8007890:	4610      	mov	r0, r2
 8007892:	f000 fb19 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007896:	4603      	mov	r3, r0
 8007898:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	3308      	adds	r3, #8
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4619      	mov	r1, r3
 80078a6:	4610      	mov	r0, r2
 80078a8:	f000 fb0e 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80078ac:	4603      	mov	r3, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 80078ae:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	330c      	adds	r3, #12
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	3304      	adds	r3, #4
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4619      	mov	r1, r3
 80078be:	4610      	mov	r0, r2
 80078c0:	f000 fb02 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80078c4:	4602      	mov	r2, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 80078ca:	4422      	add	r2, r4
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 80078cc:	601a      	str	r2, [r3, #0]

    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	330c      	adds	r3, #12
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4619      	mov	r1, r3
 80078da:	4610      	mov	r0, r2
 80078dc:	f000 faf4 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80078e0:	4604      	mov	r4, r0
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	3304      	adds	r3, #4
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	3308      	adds	r3, #8
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4619      	mov	r1, r3
 80078f0:	4610      	mov	r0, r2
 80078f2:	f000 fae9 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80078f6:	4603      	mov	r3, r0
 80078f8:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	3308      	adds	r3, #8
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	3304      	adds	r3, #4
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4619      	mov	r1, r3
 8007908:	4610      	mov	r0, r2
 800790a:	f000 fadd 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 800790e:	4603      	mov	r3, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8007910:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	330c      	adds	r3, #12
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4619      	mov	r1, r3
 800791e:	4610      	mov	r0, r2
 8007920:	f000 fad2 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007924:	4602      	mov	r2, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 800792a:	4422      	add	r2, r4
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800792c:	601a      	str	r2, [r3, #0]
}
 800792e:	bf00      	nop
 8007930:	3714      	adds	r7, #20
 8007932:	46bd      	mov	sp, r7
 8007934:	bd90      	pop	{r4, r7, pc}

08007936 <invn_convert_quat_invert_fxp>:

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30)
{
 8007936:	b480      	push	{r7}
 8007938:	b083      	sub	sp, #12
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
 800793e:	6039      	str	r1, [r7, #0]
    invQuat_q30[0] = quat_q30[0];
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	601a      	str	r2, [r3, #0]
    invQuat_q30[1] = -quat_q30[1];
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	3304      	adds	r3, #4
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	3304      	adds	r3, #4
 8007952:	4252      	negs	r2, r2
 8007954:	601a      	str	r2, [r3, #0]
    invQuat_q30[2] = -quat_q30[2];
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	3308      	adds	r3, #8
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	3308      	adds	r3, #8
 8007960:	4252      	negs	r2, r2
 8007962:	601a      	str	r2, [r3, #0]
    invQuat_q30[3] = -quat_q30[3];
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	330c      	adds	r3, #12
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	330c      	adds	r3, #12
 800796e:	4252      	negs	r2, r2
 8007970:	601a      	str	r2, [r3, #0]
}
 8007972:	bf00      	nop
 8007974:	370c      	adds	r7, #12
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr

0800797e <inv_icm20948_q_mult_q_qi>:

void inv_icm20948_q_mult_q_qi(const long *q1, const long *q2, long *qProd)
{
 800797e:	b590      	push	{r4, r7, lr}
 8007980:	b085      	sub	sp, #20
 8007982:	af00      	add	r7, sp, #0
 8007984:	60f8      	str	r0, [r7, #12]
 8007986:	60b9      	str	r1, [r7, #8]
 8007988:	607a      	str	r2, [r7, #4]
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4619      	mov	r1, r3
 8007994:	4610      	mov	r0, r2
 8007996:	f000 fa97 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 800799a:	4604      	mov	r4, r0
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	3304      	adds	r3, #4
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	3304      	adds	r3, #4
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4619      	mov	r1, r3
 80079aa:	4610      	mov	r0, r2
 80079ac:	f000 fa8c 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80079b0:	4603      	mov	r3, r0
 80079b2:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	3308      	adds	r3, #8
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	3308      	adds	r3, #8
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4619      	mov	r1, r3
 80079c2:	4610      	mov	r0, r2
 80079c4:	f000 fa80 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80079c8:	4603      	mov	r3, r0
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 80079ca:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	330c      	adds	r3, #12
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	330c      	adds	r3, #12
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4619      	mov	r1, r3
 80079da:	4610      	mov	r0, r2
 80079dc:	f000 fa74 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80079e0:	4603      	mov	r3, r0
 80079e2:	18e2      	adds	r2, r4, r3
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	601a      	str	r2, [r3, #0]

    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	3304      	adds	r3, #4
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4619      	mov	r1, r3
 80079f4:	4610      	mov	r0, r2
 80079f6:	f000 fa67 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80079fa:	4604      	mov	r4, r0
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	3304      	adds	r3, #4
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4619      	mov	r1, r3
 8007a08:	4610      	mov	r0, r2
 8007a0a:	f000 fa5d 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	3308      	adds	r3, #8
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	330c      	adds	r3, #12
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4619      	mov	r1, r3
 8007a20:	4610      	mov	r0, r2
 8007a22:	f000 fa51 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007a26:	4603      	mov	r3, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8007a28:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	330c      	adds	r3, #12
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	3308      	adds	r3, #8
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4619      	mov	r1, r3
 8007a38:	4610      	mov	r0, r2
 8007a3a:	f000 fa45 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007a3e:	4602      	mov	r2, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8007a44:	4422      	add	r2, r4
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8007a46:	601a      	str	r2, [r3, #0]

    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	3304      	adds	r3, #4
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	330c      	adds	r3, #12
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4619      	mov	r1, r3
 8007a56:	4610      	mov	r0, r2
 8007a58:	f000 fa36 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007a5c:	4604      	mov	r4, r0
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	3308      	adds	r3, #8
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4619      	mov	r1, r3
 8007a6a:	4610      	mov	r0, r2
 8007a6c:	f000 fa2c 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007a70:	4603      	mov	r3, r0
 8007a72:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	3308      	adds	r3, #8
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4619      	mov	r1, r3
 8007a80:	4610      	mov	r0, r2
 8007a82:	f000 fa21 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007a86:	4603      	mov	r3, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007a88:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	330c      	adds	r3, #12
 8007a8e:	681a      	ldr	r2, [r3, #0]
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	3304      	adds	r3, #4
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4619      	mov	r1, r3
 8007a98:	4610      	mov	r0, r2
 8007a9a:	f000 fa15 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007a9e:	4602      	mov	r2, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8007aa4:	1aa2      	subs	r2, r4, r2
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8007aa6:	601a      	str	r2, [r3, #0]

    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	330c      	adds	r3, #12
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	4610      	mov	r0, r2
 8007ab6:	f000 fa07 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007aba:	4603      	mov	r3, r0
 8007abc:	425c      	negs	r4, r3
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	3304      	adds	r3, #4
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	3308      	adds	r3, #8
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4619      	mov	r1, r3
 8007acc:	4610      	mov	r0, r2
 8007ace:	f000 f9fb 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	3308      	adds	r3, #8
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	3304      	adds	r3, #4
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	4610      	mov	r0, r2
 8007ae6:	f000 f9ef 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007aea:	4603      	mov	r3, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007aec:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	330c      	adds	r3, #12
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4619      	mov	r1, r3
 8007afa:	4610      	mov	r0, r2
 8007afc:	f000 f9e4 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007b00:	4602      	mov	r2, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8007b06:	4422      	add	r2, r4
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8007b08:	601a      	str	r2, [r3, #0]
}
 8007b0a:	bf00      	nop
 8007b0c:	3714      	adds	r7, #20
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd90      	pop	{r4, r7, pc}

08007b12 <inv_icm20948_convert_quat_rotate_fxp>:

void inv_icm20948_convert_quat_rotate_fxp(const long *quat_q30, const long *in, long *out)
{
 8007b12:	b580      	push	{r7, lr}
 8007b14:	b094      	sub	sp, #80	@ 0x50
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	60f8      	str	r0, [r7, #12]
 8007b1a:	60b9      	str	r1, [r7, #8]
 8007b1c:	607a      	str	r2, [r7, #4]
    long q_temp1[4], q_temp2[4];
    long in4[4], out4[4];

    // Fixme optimize
    in4[0] = 0;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	623b      	str	r3, [r7, #32]
    memcpy(&in4[1], in, 3 * sizeof(long));
 8007b22:	f107 0320 	add.w	r3, r7, #32
 8007b26:	3304      	adds	r3, #4
 8007b28:	220c      	movs	r2, #12
 8007b2a:	68b9      	ldr	r1, [r7, #8]
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f00a ff23 	bl	8012978 <memcpy>
    invn_convert_quat_mult_fxp(quat_q30, in4, q_temp1);
 8007b32:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8007b36:	f107 0320 	add.w	r3, r7, #32
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f7ff fe31 	bl	80077a4 <invn_convert_quat_mult_fxp>
    invn_convert_quat_invert_fxp(quat_q30, q_temp2);
 8007b42:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007b46:	4619      	mov	r1, r3
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f7ff fef4 	bl	8007936 <invn_convert_quat_invert_fxp>
    invn_convert_quat_mult_fxp(q_temp1, q_temp2, out4);
 8007b4e:	f107 0210 	add.w	r2, r7, #16
 8007b52:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8007b56:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f7ff fe22 	bl	80077a4 <invn_convert_quat_mult_fxp>
    memcpy(out, &out4[1], 3 * sizeof(long));
 8007b60:	f107 0310 	add.w	r3, r7, #16
 8007b64:	3304      	adds	r3, #4
 8007b66:	220c      	movs	r2, #12
 8007b68:	4619      	mov	r1, r3
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f00a ff04 	bl	8012978 <memcpy>
}
 8007b70:	bf00      	nop
 8007b72:	3750      	adds	r7, #80	@ 0x50
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}

08007b78 <inv_icm20948_set_chip_to_body>:
/** Set the transformation used for chip to body frame
*/
void inv_icm20948_set_chip_to_body(struct inv_icm20948 * s, long *quat)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b082      	sub	sp, #8
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
    memcpy(s->s_quat_chip_to_body, quat, sizeof(s->s_quat_chip_to_body));
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	33a8      	adds	r3, #168	@ 0xa8
 8007b86:	2210      	movs	r2, #16
 8007b88:	6839      	ldr	r1, [r7, #0]
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f00a fef4 	bl	8012978 <memcpy>
}
 8007b90:	bf00      	nop
 8007b92:	3708      	adds	r7, #8
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <inv_icm20948_convert_rotation_vector>:
/** Convert fixed point DMP rotation vector to floating point android notation
* @param[in] quat 3 element rotation vector from DMP, missing the scalar part. Converts from Chip frame to World frame
* @param[out] values 4 element quaternion in Android format
*/
void inv_icm20948_convert_rotation_vector(struct inv_icm20948 * s, const long *quat, float *values)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b08c      	sub	sp, #48	@ 0x30
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	607a      	str	r2, [r7, #4]
    long quat4[4];
    long quat_body_to_world[4];

    inv_icm20948_convert_compute_scalar_part_fxp(quat, quat4);
 8007ba4:	f107 0320 	add.w	r3, r7, #32
 8007ba8:	4619      	mov	r1, r3
 8007baa:	68b8      	ldr	r0, [r7, #8]
 8007bac:	f000 f9ba 	bl	8007f24 <inv_icm20948_convert_compute_scalar_part_fxp>
    inv_icm20948_q_mult_q_qi(quat4, s->s_quat_chip_to_body, quat_body_to_world);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 8007bb6:	f107 0210 	add.w	r2, r7, #16
 8007bba:	f107 0320 	add.w	r3, r7, #32
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	f7ff fedd 	bl	800797e <inv_icm20948_q_mult_q_qi>
    if (quat_body_to_world[0] >= 0) {
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	db33      	blt.n	8007c32 <inv_icm20948_convert_rotation_vector+0x9a>
        values[0] = quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	ee07 3a90 	vmov	s15, r3
 8007bd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007bd4:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007ca8 <inv_icm20948_convert_rotation_vector+0x110>
 8007bd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	edc3 7a00 	vstr	s15, [r3]
        values[1] = quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	ee07 3a90 	vmov	s15, r3
 8007be8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	3304      	adds	r3, #4
 8007bf0:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8007ca8 <inv_icm20948_convert_rotation_vector+0x110>
 8007bf4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007bf8:	edc3 7a00 	vstr	s15, [r3]
        values[2] = quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	ee07 3a90 	vmov	s15, r3
 8007c02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	3308      	adds	r3, #8
 8007c0a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8007ca8 <inv_icm20948_convert_rotation_vector+0x110>
 8007c0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c12:	edc3 7a00 	vstr	s15, [r3]
        values[3] = quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	ee07 3a90 	vmov	s15, r3
 8007c1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	330c      	adds	r3, #12
 8007c24:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8007ca8 <inv_icm20948_convert_rotation_vector+0x110>
 8007c28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c2c:	edc3 7a00 	vstr	s15, [r3]
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
    }
}
 8007c30:	e036      	b.n	8007ca0 <inv_icm20948_convert_rotation_vector+0x108>
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	425b      	negs	r3, r3
 8007c36:	ee07 3a90 	vmov	s15, r3
 8007c3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c3e:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8007ca8 <inv_icm20948_convert_rotation_vector+0x110>
 8007c42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	edc3 7a00 	vstr	s15, [r3]
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 8007c4c:	69bb      	ldr	r3, [r7, #24]
 8007c4e:	425b      	negs	r3, r3
 8007c50:	ee07 3a90 	vmov	s15, r3
 8007c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	3304      	adds	r3, #4
 8007c5c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8007ca8 <inv_icm20948_convert_rotation_vector+0x110>
 8007c60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c64:	edc3 7a00 	vstr	s15, [r3]
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 8007c68:	69fb      	ldr	r3, [r7, #28]
 8007c6a:	425b      	negs	r3, r3
 8007c6c:	ee07 3a90 	vmov	s15, r3
 8007c70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	3308      	adds	r3, #8
 8007c78:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8007ca8 <inv_icm20948_convert_rotation_vector+0x110>
 8007c7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c80:	edc3 7a00 	vstr	s15, [r3]
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	425b      	negs	r3, r3
 8007c88:	ee07 3a90 	vmov	s15, r3
 8007c8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	330c      	adds	r3, #12
 8007c94:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8007ca8 <inv_icm20948_convert_rotation_vector+0x110>
 8007c98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c9c:	edc3 7a00 	vstr	s15, [r3]
}
 8007ca0:	bf00      	nop
 8007ca2:	3730      	adds	r7, #48	@ 0x30
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	30800000 	.word	0x30800000

08007cac <inv_rotation_to_quaternion>:
        values[2] = -quat4_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat4_world[0] * INV_TWO_POWER_NEG_30;
    }
}

static void inv_rotation_to_quaternion(float Rcb[9], long Qcb_fp[4]) {	
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b088      	sub	sp, #32
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	6039      	str	r1, [r7, #0]
	float q[4]; 
	inv_icm20948_convert_matrix_to_quat_flt(Rcb, q); 
 8007cb6:	f107 030c 	add.w	r3, r7, #12
 8007cba:	4619      	mov	r1, r3
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 fadc 	bl	800827a <inv_icm20948_convert_matrix_to_quat_flt>
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	61fb      	str	r3, [r7, #28]
 8007cc6:	e02d      	b.n	8007d24 <inv_rotation_to_quaternion+0x78>
 8007cc8:	69fb      	ldr	r3, [r7, #28]
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	3320      	adds	r3, #32
 8007cce:	443b      	add	r3, r7
 8007cd0:	3b14      	subs	r3, #20
 8007cd2:	edd3 7a00 	vldr	s15, [r3]
 8007cd6:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8007d34 <inv_rotation_to_quaternion+0x88>
 8007cda:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007cde:	69fb      	ldr	r3, [r7, #28]
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	3320      	adds	r3, #32
 8007ce4:	443b      	add	r3, r7
 8007ce6:	3b14      	subs	r3, #20
 8007ce8:	edd3 7a00 	vldr	s15, [r3]
 8007cec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cf4:	db02      	blt.n	8007cfc <inv_rotation_to_quaternion+0x50>
 8007cf6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007cfa:	e001      	b.n	8007d00 <inv_rotation_to_quaternion+0x54>
 8007cfc:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8007d38 <inv_rotation_to_quaternion+0x8c>
 8007d00:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8007d04:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007d08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d0c:	69fb      	ldr	r3, [r7, #28]
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	683a      	ldr	r2, [r7, #0]
 8007d12:	4413      	add	r3, r2
 8007d14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007d18:	ee17 2a90 	vmov	r2, s15
 8007d1c:	601a      	str	r2, [r3, #0]
 8007d1e:	69fb      	ldr	r3, [r7, #28]
 8007d20:	3301      	adds	r3, #1
 8007d22:	61fb      	str	r3, [r7, #28]
 8007d24:	69fb      	ldr	r3, [r7, #28]
 8007d26:	2b03      	cmp	r3, #3
 8007d28:	ddce      	ble.n	8007cc8 <inv_rotation_to_quaternion+0x1c>
}
 8007d2a:	bf00      	nop
 8007d2c:	bf00      	nop
 8007d2e:	3720      	adds	r7, #32
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	4e800000 	.word	0x4e800000
 8007d38:	00000000 	.word	0x00000000

08007d3c <inv_icm20948_set_chip_to_body_axis_quaternion>:

void inv_icm20948_set_chip_to_body_axis_quaternion(struct inv_icm20948 * s, signed char *accel_gyro_matrix, float angle)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b09a      	sub	sp, #104	@ 0x68
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	60f8      	str	r0, [r7, #12]
 8007d44:	60b9      	str	r1, [r7, #8]
 8007d46:	ed87 0a01 	vstr	s0, [r7, #4]
    int i;
    float rot[9];
    long qcb[4],q_all[4];
    long q_adjust[4];
    for (i=0; i<9; i++) {
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d4e:	e012      	b.n	8007d76 <inv_icm20948_set_chip_to_body_axis_quaternion+0x3a>
        rot[i] = (float)accel_gyro_matrix[i];
 8007d50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d52:	68ba      	ldr	r2, [r7, #8]
 8007d54:	4413      	add	r3, r2
 8007d56:	f993 3000 	ldrsb.w	r3, [r3]
 8007d5a:	ee07 3a90 	vmov	s15, r3
 8007d5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007d62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d64:	009b      	lsls	r3, r3, #2
 8007d66:	3368      	adds	r3, #104	@ 0x68
 8007d68:	443b      	add	r3, r7
 8007d6a:	3b28      	subs	r3, #40	@ 0x28
 8007d6c:	edc3 7a00 	vstr	s15, [r3]
    for (i=0; i<9; i++) {
 8007d70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d72:	3301      	adds	r3, #1
 8007d74:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d78:	2b08      	cmp	r3, #8
 8007d7a:	dde9      	ble.n	8007d50 <inv_icm20948_set_chip_to_body_axis_quaternion+0x14>
    }
    // Convert Chip to Body transformation matrix to quaternion
    // inv_icm20948_convert_matrix_to_quat_fxp(rot, qcb);
	inv_rotation_to_quaternion(rot, qcb);
 8007d7c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8007d80:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8007d84:	4611      	mov	r1, r2
 8007d86:	4618      	mov	r0, r3
 8007d88:	f7ff ff90 	bl	8007cac <inv_rotation_to_quaternion>
	
    // The quaterion generated is the inverse, take the inverse again.
    qcb[1] = -qcb[1];
 8007d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d8e:	425b      	negs	r3, r3
 8007d90:	637b      	str	r3, [r7, #52]	@ 0x34
    qcb[2] = -qcb[2];
 8007d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d94:	425b      	negs	r3, r3
 8007d96:	63bb      	str	r3, [r7, #56]	@ 0x38
    qcb[3] = -qcb[3];
 8007d98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d9a:	425b      	negs	r3, r3
 8007d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Now rotate by angle, negate angle to rotate other way
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 8007d9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8007da2:	eef1 7a67 	vneg.f32	s15, s15
 8007da6:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8007e48 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 8007daa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007dae:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8007e4c <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 8007db2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007db6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8007dba:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007dbe:	eeb0 0a47 	vmov.f32	s0, s14
 8007dc2:	f00e f917 	bl	8015ff4 <cosf>
 8007dc6:	eef0 7a40 	vmov.f32	s15, s0
 8007dca:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8007e50 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 8007dce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007dd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007dd6:	ee17 3a90 	vmov	r3, s15
 8007dda:	613b      	str	r3, [r7, #16]
    q_adjust[1] = 0;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	617b      	str	r3, [r7, #20]
    q_adjust[2] = (long)((1L<<30)*sinf(-angle*(float)M_PI/180.f/2.f));
 8007de0:	edd7 7a01 	vldr	s15, [r7, #4]
 8007de4:	eef1 7a67 	vneg.f32	s15, s15
 8007de8:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8007e48 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 8007dec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007df0:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8007e4c <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 8007df4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007df8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8007dfc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007e00:	eeb0 0a47 	vmov.f32	s0, s14
 8007e04:	f00e f93a 	bl	801607c <sinf>
 8007e08:	eef0 7a40 	vmov.f32	s15, s0
 8007e0c:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8007e50 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 8007e10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007e14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007e18:	ee17 3a90 	vmov	r3, s15
 8007e1c:	61bb      	str	r3, [r7, #24]
    q_adjust[3] = 0;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	61fb      	str	r3, [r7, #28]
    invn_convert_quat_mult_fxp(q_adjust, qcb, q_all);
 8007e22:	f107 0220 	add.w	r2, r7, #32
 8007e26:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8007e2a:	f107 0310 	add.w	r3, r7, #16
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f7ff fcb8 	bl	80077a4 <invn_convert_quat_mult_fxp>
    inv_icm20948_set_chip_to_body(s, q_all);
 8007e34:	f107 0320 	add.w	r3, r7, #32
 8007e38:	4619      	mov	r1, r3
 8007e3a:	68f8      	ldr	r0, [r7, #12]
 8007e3c:	f7ff fe9c 	bl	8007b78 <inv_icm20948_set_chip_to_body>
}
 8007e40:	bf00      	nop
 8007e42:	3768      	adds	r7, #104	@ 0x68
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}
 8007e48:	40490fdb 	.word	0x40490fdb
 8007e4c:	43340000 	.word	0x43340000
 8007e50:	4e800000 	.word	0x4e800000

08007e54 <inv_icm20948_convert_dmp3_to_body>:

void inv_icm20948_convert_dmp3_to_body(struct inv_icm20948 * s, const long *vec3, float scale, float *values)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b088      	sub	sp, #32
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	ed87 0a01 	vstr	s0, [r7, #4]
 8007e62:	603a      	str	r2, [r7, #0]
    long out[3];
    inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, vec3, out);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	33a8      	adds	r3, #168	@ 0xa8
 8007e68:	f107 0214 	add.w	r2, r7, #20
 8007e6c:	68b9      	ldr	r1, [r7, #8]
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7ff fe4f 	bl	8007b12 <inv_icm20948_convert_quat_rotate_fxp>
    values[0] = out[0] * scale;
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	ee07 3a90 	vmov	s15, r3
 8007e7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007e7e:	edd7 7a01 	vldr	s15, [r7, #4]
 8007e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	edc3 7a00 	vstr	s15, [r3]
    values[1] = out[1] * scale;
 8007e8c:	69bb      	ldr	r3, [r7, #24]
 8007e8e:	ee07 3a90 	vmov	s15, r3
 8007e92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	3304      	adds	r3, #4
 8007e9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8007e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ea2:	edc3 7a00 	vstr	s15, [r3]
    values[2] = out[2] * scale;
 8007ea6:	69fb      	ldr	r3, [r7, #28]
 8007ea8:	ee07 3a90 	vmov	s15, r3
 8007eac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	3308      	adds	r3, #8
 8007eb4:	edd7 7a01 	vldr	s15, [r7, #4]
 8007eb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ebc:	edc3 7a00 	vstr	s15, [r3]
}
 8007ec0:	bf00      	nop
 8007ec2:	3720      	adds	r7, #32
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <inv_icm20948_convert_mult_q30_fxp>:
    rad_val = deg_val*(float)M_PI / 180.f;
	return rad_val;
}

long inv_icm20948_convert_mult_q30_fxp(long a_q30, long b_q30)
{
 8007ec8:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8007ecc:	b087      	sub	sp, #28
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
 8007ed2:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q30 * b_q30;
 8007ed4:	6879      	ldr	r1, [r7, #4]
 8007ed6:	17c8      	asrs	r0, r1, #31
 8007ed8:	4688      	mov	r8, r1
 8007eda:	4681      	mov	r9, r0
 8007edc:	6839      	ldr	r1, [r7, #0]
 8007ede:	17c8      	asrs	r0, r1, #31
 8007ee0:	460c      	mov	r4, r1
 8007ee2:	4605      	mov	r5, r0
 8007ee4:	fb04 f009 	mul.w	r0, r4, r9
 8007ee8:	fb08 f105 	mul.w	r1, r8, r5
 8007eec:	4401      	add	r1, r0
 8007eee:	fba8 2304 	umull	r2, r3, r8, r4
 8007ef2:	4419      	add	r1, r3
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8007efa:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 30);
 8007efe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007f02:	f04f 0200 	mov.w	r2, #0
 8007f06:	f04f 0300 	mov.w	r3, #0
 8007f0a:	0f82      	lsrs	r2, r0, #30
 8007f0c:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8007f10:	178b      	asrs	r3, r1, #30
 8007f12:	4613      	mov	r3, r2
 8007f14:	60fb      	str	r3, [r7, #12]
	return result;
 8007f16:	68fb      	ldr	r3, [r7, #12]
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	371c      	adds	r7, #28
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8007f22:	4770      	bx	lr

08007f24 <inv_icm20948_convert_compute_scalar_part_fxp>:

int inv_icm20948_convert_compute_scalar_part_fxp(const long * inQuat_q30, long* outQuat_q30)
{
 8007f24:	b590      	push	{r4, r7, lr}
 8007f26:	b085      	sub	sp, #20
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	6039      	str	r1, [r7, #0]
    long scalarPart = 0;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	60fb      	str	r3, [r7, #12]

    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681a      	ldr	r2, [r3, #0]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	4610      	mov	r0, r2
 8007f3e:	f7ff ffc3 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007f42:	4603      	mov	r3, r0
 8007f44:	f1c3 4480 	rsb	r4, r3, #1073741824	@ 0x40000000
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[1], inQuat_q30[1])
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	3304      	adds	r3, #4
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	3304      	adds	r3, #4
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4619      	mov	r1, r3
 8007f56:	4610      	mov	r0, r2
 8007f58:	f7ff ffb6 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	1ae4      	subs	r4, r4, r3
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[2], inQuat_q30[2]) );
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	3308      	adds	r3, #8
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	3308      	adds	r3, #8
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	4610      	mov	r0, r2
 8007f70:	f7ff ffaa 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8007f74:	4603      	mov	r3, r0
    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 8007f76:	1ae3      	subs	r3, r4, r3
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f000 f81b 	bl	8007fb4 <inv_icm20948_convert_fast_sqrt_fxp>
 8007f7e:	60f8      	str	r0, [r7, #12]
    outQuat_q30[0] = scalarPart;
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	68fa      	ldr	r2, [r7, #12]
 8007f84:	601a      	str	r2, [r3, #0]
    outQuat_q30[1] = inQuat_q30[0];
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	3304      	adds	r3, #4
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	6812      	ldr	r2, [r2, #0]
 8007f8e:	601a      	str	r2, [r3, #0]
    outQuat_q30[2] = inQuat_q30[1];
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	1d1a      	adds	r2, r3, #4
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	3308      	adds	r3, #8
 8007f98:	6812      	ldr	r2, [r2, #0]
 8007f9a:	601a      	str	r2, [r3, #0]
    outQuat_q30[3] = inQuat_q30[2];
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f103 0208 	add.w	r2, r3, #8
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	330c      	adds	r3, #12
 8007fa6:	6812      	ldr	r2, [r2, #0]
 8007fa8:	601a      	str	r2, [r3, #0]

    return 0;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3714      	adds	r7, #20
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd90      	pop	{r4, r7, pc}

08007fb4 <inv_icm20948_convert_fast_sqrt_fxp>:

long inv_icm20948_convert_fast_sqrt_fxp(long x0_q30)
{
 8007fb4:	b590      	push	{r4, r7, lr}
 8007fb6:	b08b      	sub	sp, #44	@ 0x2c
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
	long sqrt2, oneoversqrt2, one_pt5;
	long xx, cc;
	int pow2, sq2scale, nr_iters;

	// Return if input is zero. Negative should really error out. 
	if (x0_q30 <= 0L) {
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	dc01      	bgt.n	8007fc6 <inv_icm20948_convert_fast_sqrt_fxp+0x12>
		return 0L;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	e080      	b.n	80080c8 <inv_icm20948_convert_fast_sqrt_fxp+0x114>
	}

	sqrt2 =1518500250L;
 8007fc6:	4b42      	ldr	r3, [pc, #264]	@ (80080d0 <inv_icm20948_convert_fast_sqrt_fxp+0x11c>)
 8007fc8:	61fb      	str	r3, [r7, #28]
	oneoversqrt2=759250125L;
 8007fca:	4b42      	ldr	r3, [pc, #264]	@ (80080d4 <inv_icm20948_convert_fast_sqrt_fxp+0x120>)
 8007fcc:	61bb      	str	r3, [r7, #24]
	one_pt5=1610612736L;
 8007fce:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 8007fd2:	617b      	str	r3, [r7, #20]

	nr_iters = inv_icm20948_convert_test_limits_and_scale_fxp(&x0_q30, &pow2);
 8007fd4:	f107 0208 	add.w	r2, r7, #8
 8007fd8:	1d3b      	adds	r3, r7, #4
 8007fda:	4611      	mov	r1, r2
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f000 f87b 	bl	80080d8 <inv_icm20948_convert_test_limits_and_scale_fxp>
 8007fe2:	6138      	str	r0, [r7, #16]
	
	sq2scale = 0;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	623b      	str	r3, [r7, #32]
	if (pow2 > 0) 
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	dd06      	ble.n	8007ffc <inv_icm20948_convert_fast_sqrt_fxp+0x48>
		sq2scale=pow2%2;  // Find remainder. Is it even or odd?
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	f003 0301 	and.w	r3, r3, #1
 8007ff6:	bfb8      	it	lt
 8007ff8:	425b      	neglt	r3, r3
 8007ffa:	623b      	str	r3, [r7, #32]
	pow2 = pow2-sq2scale; // Now pow2 is even. Note we are adding because result is scaled with sqrt(2)
 8007ffc:	68ba      	ldr	r2, [r7, #8]
 8007ffe:	6a3b      	ldr	r3, [r7, #32]
 8008000:	1ad3      	subs	r3, r2, r3
 8008002:	60bb      	str	r3, [r7, #8]

	// Sqrt 1st NR iteration
	cc = x0_q30 - (1L<<30);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 800800a:	60fb      	str	r3, [r7, #12]
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 800800c:	687c      	ldr	r4, [r7, #4]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	68f9      	ldr	r1, [r7, #12]
 8008012:	4618      	mov	r0, r3
 8008014:	f7ff ff58 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8008018:	4603      	mov	r3, r0
 800801a:	105b      	asrs	r3, r3, #1
 800801c:	1ae3      	subs	r3, r4, r3
 800801e:	627b      	str	r3, [r7, #36]	@ 0x24
 	if ( nr_iters>=2 ) {
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	2b01      	cmp	r3, #1
 8008024:	dd34      	ble.n	8008090 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
		// Sqrt second NR iteration
		// cc = cc*cc*(cc-3)/4; = cc*cc*(cc/2 - 3/2)/2;
		// cc = ( cc*cc*((cc>>1) - onePt5) ) >> 1
		cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	105a      	asrs	r2, r3, #1
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	1ad3      	subs	r3, r2, r3
 800802e:	4619      	mov	r1, r3
 8008030:	68f8      	ldr	r0, [r7, #12]
 8008032:	f7ff ff49 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8008036:	4603      	mov	r3, r0
 8008038:	4619      	mov	r1, r3
 800803a:	68f8      	ldr	r0, [r7, #12]
 800803c:	f7ff ff44 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8008040:	4603      	mov	r3, r0
 8008042:	105b      	asrs	r3, r3, #1
 8008044:	60fb      	str	r3, [r7, #12]
		xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 8008046:	68f9      	ldr	r1, [r7, #12]
 8008048:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800804a:	f7ff ff3d 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 800804e:	4603      	mov	r3, r0
 8008050:	105b      	asrs	r3, r3, #1
 8008052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008054:	1ad3      	subs	r3, r2, r3
 8008056:	627b      	str	r3, [r7, #36]	@ 0x24
		if ( nr_iters==3 ) {
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	2b03      	cmp	r3, #3
 800805c:	d118      	bne.n	8008090 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
			// Sqrt third NR iteration
			cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	105a      	asrs	r2, r3, #1
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	1ad3      	subs	r3, r2, r3
 8008066:	4619      	mov	r1, r3
 8008068:	68f8      	ldr	r0, [r7, #12]
 800806a:	f7ff ff2d 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 800806e:	4603      	mov	r3, r0
 8008070:	4619      	mov	r1, r3
 8008072:	68f8      	ldr	r0, [r7, #12]
 8008074:	f7ff ff28 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8008078:	4603      	mov	r3, r0
 800807a:	105b      	asrs	r3, r3, #1
 800807c:	60fb      	str	r3, [r7, #12]
			xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 800807e:	68f9      	ldr	r1, [r7, #12]
 8008080:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008082:	f7ff ff21 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 8008086:	4603      	mov	r3, r0
 8008088:	105b      	asrs	r3, r3, #1
 800808a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800808c:	1ad3      	subs	r3, r2, r3
 800808e:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	if (sq2scale)
 8008090:	6a3b      	ldr	r3, [r7, #32]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d004      	beq.n	80080a0 <inv_icm20948_convert_fast_sqrt_fxp+0xec>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,oneoversqrt2);
 8008096:	69b9      	ldr	r1, [r7, #24]
 8008098:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800809a:	f7ff ff15 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 800809e:	6278      	str	r0, [r7, #36]	@ 0x24
	// Scale the number with the half of the power of 2 scaling
	if (pow2>0)
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	dd06      	ble.n	80080b4 <inv_icm20948_convert_fast_sqrt_fxp+0x100>
		xx = (xx >> (pow2>>1)); 
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	105b      	asrs	r3, r3, #1
 80080aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080ac:	fa42 f303 	asr.w	r3, r2, r3
 80080b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80080b2:	e008      	b.n	80080c6 <inv_icm20948_convert_fast_sqrt_fxp+0x112>
	else if (pow2 == -1)
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ba:	d104      	bne.n	80080c6 <inv_icm20948_convert_fast_sqrt_fxp+0x112>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,sqrt2);
 80080bc:	69f9      	ldr	r1, [r7, #28]
 80080be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80080c0:	f7ff ff02 	bl	8007ec8 <inv_icm20948_convert_mult_q30_fxp>
 80080c4:	6278      	str	r0, [r7, #36]	@ 0x24
	return xx;
 80080c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	372c      	adds	r7, #44	@ 0x2c
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd90      	pop	{r4, r7, pc}
 80080d0:	5a82799a 	.word	0x5a82799a
 80080d4:	2d413ccd 	.word	0x2d413ccd

080080d8 <inv_icm20948_convert_test_limits_and_scale_fxp>:

int inv_icm20948_convert_test_limits_and_scale_fxp(long *x0_q30, int *pow)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b088      	sub	sp, #32
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
    long lowerlimit, upperlimit, oneiterlothr, oneiterhithr, zeroiterlothr, zeroiterhithr;

    // Lower Limit: ll = int32(log(2)*2^30);
    lowerlimit = 744261118L;
 80080e2:	4b33      	ldr	r3, [pc, #204]	@ (80081b0 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd8>)
 80080e4:	61fb      	str	r3, [r7, #28]
    //Upper Limit ul = int32(log(4)*2^30);
    upperlimit = 1488522236L;
 80080e6:	4b33      	ldr	r3, [pc, #204]	@ (80081b4 <inv_icm20948_convert_test_limits_and_scale_fxp+0xdc>)
 80080e8:	61bb      	str	r3, [r7, #24]
    //  int32(0.9*2^30)
    oneiterlothr = 966367642L;
 80080ea:	4b33      	ldr	r3, [pc, #204]	@ (80081b8 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe0>)
 80080ec:	617b      	str	r3, [r7, #20]
    // int32(1.1*2^30)
    oneiterhithr = 1181116006L;
 80080ee:	4b33      	ldr	r3, [pc, #204]	@ (80081bc <inv_icm20948_convert_test_limits_and_scale_fxp+0xe4>)
 80080f0:	613b      	str	r3, [r7, #16]
    // int32(0.99*2^30)
    zeroiterlothr=1063004406L;
 80080f2:	4b33      	ldr	r3, [pc, #204]	@ (80081c0 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe8>)
 80080f4:	60fb      	str	r3, [r7, #12]
    //int32(1.01*2^30)
    zeroiterhithr=1084479242L;
 80080f6:	4b33      	ldr	r3, [pc, #204]	@ (80081c4 <inv_icm20948_convert_test_limits_and_scale_fxp+0xec>)
 80080f8:	60bb      	str	r3, [r7, #8]

    // Scale number such that Newton Raphson iteration works best:
    // Find the power of two scaling that leaves the number in the optimal range,
    // ll <= number <= ul. Note odd powers have special scaling further below
	if (*x0_q30 > upperlimit) {
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	69ba      	ldr	r2, [r7, #24]
 8008100:	429a      	cmp	r2, r3
 8008102:	da09      	bge.n	8008118 <inv_icm20948_convert_test_limits_and_scale_fxp+0x40>
		// Halving the number will push it in the optimal range since largest value is 2
		*x0_q30 = *x0_q30>>1;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	105a      	asrs	r2, r3, #1
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	601a      	str	r2, [r3, #0]
		*pow=-1;
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	f04f 32ff 	mov.w	r2, #4294967295
 8008114:	601a      	str	r2, [r3, #0]
 8008116:	e02e      	b.n	8008176 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
	} else if (*x0_q30 < lowerlimit) {
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	69fa      	ldr	r2, [r7, #28]
 800811e:	429a      	cmp	r2, r3
 8008120:	dd26      	ble.n	8008170 <inv_icm20948_convert_test_limits_and_scale_fxp+0x98>
		// Find position of highest bit, counting from left, and scale number 
		*pow=inv_icm20948_convert_get_highest_bit_position((uint32_t*)x0_q30);
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f000 f850 	bl	80081c8 <inv_icm20948_convert_get_highest_bit_position>
 8008128:	4603      	mov	r3, r0
 800812a:	461a      	mov	r2, r3
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	601a      	str	r2, [r3, #0]
		if (*x0_q30 >= upperlimit) {
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	69ba      	ldr	r2, [r7, #24]
 8008136:	429a      	cmp	r2, r3
 8008138:	dc0a      	bgt.n	8008150 <inv_icm20948_convert_test_limits_and_scale_fxp+0x78>
			// Halving the number will push it in the optimal range
			*x0_q30 = *x0_q30>>1;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	105a      	asrs	r2, r3, #1
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	601a      	str	r2, [r3, #0]
			*pow=*pow-1;
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	1e5a      	subs	r2, r3, #1
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	601a      	str	r2, [r3, #0]
 800814e:	e012      	b.n	8008176 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
		else if (*x0_q30 < lowerlimit) {
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	69fa      	ldr	r2, [r7, #28]
 8008156:	429a      	cmp	r2, r3
 8008158:	dd0d      	ble.n	8008176 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
			// Doubling the number will push it in the optimal range
			*x0_q30 = *x0_q30<<1;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	005a      	lsls	r2, r3, #1
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	601a      	str	r2, [r3, #0]
			*pow=*pow+1;
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	1c5a      	adds	r2, r3, #1
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	601a      	str	r2, [r3, #0]
 800816e:	e002      	b.n	8008176 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
	} else {
		*pow = 0;
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	2200      	movs	r2, #0
 8008174:	601a      	str	r2, [r3, #0]
	}
    
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	697a      	ldr	r2, [r7, #20]
 800817c:	429a      	cmp	r2, r3
 800817e:	dc04      	bgt.n	800818a <inv_icm20948_convert_test_limits_and_scale_fxp+0xb2>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	693a      	ldr	r2, [r7, #16]
 8008186:	429a      	cmp	r2, r3
 8008188:	da01      	bge.n	800818e <inv_icm20948_convert_test_limits_and_scale_fxp+0xb6>
        return 3; // 3 NR iterations
 800818a:	2303      	movs	r3, #3
 800818c:	e00c      	b.n	80081a8 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>
    if ( *x0_q30<zeroiterlothr || *x0_q30>zeroiterhithr )
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	429a      	cmp	r2, r3
 8008196:	dc04      	bgt.n	80081a2 <inv_icm20948_convert_test_limits_and_scale_fxp+0xca>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	68ba      	ldr	r2, [r7, #8]
 800819e:	429a      	cmp	r2, r3
 80081a0:	da01      	bge.n	80081a6 <inv_icm20948_convert_test_limits_and_scale_fxp+0xce>
        return 2; // 2 NR iteration
 80081a2:	2302      	movs	r3, #2
 80081a4:	e000      	b.n	80081a8 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>

    return 1; // 1 NR iteration
 80081a6:	2301      	movs	r3, #1
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3720      	adds	r7, #32
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	2c5c85fe 	.word	0x2c5c85fe
 80081b4:	58b90bfc 	.word	0x58b90bfc
 80081b8:	3999999a 	.word	0x3999999a
 80081bc:	46666666 	.word	0x46666666
 80081c0:	3f5c28f6 	.word	0x3f5c28f6
 80081c4:	40a3d70a 	.word	0x40a3d70a

080081c8 <inv_icm20948_convert_get_highest_bit_position>:
* @return highest bit position.
* \note This function performs the log2 of an interger as well. 
* \ingroup binary
**/
int16_t inv_icm20948_convert_get_highest_bit_position(uint32_t *value)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b085      	sub	sp, #20
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
    int16_t position;
    position = 0;
 80081d0:	2300      	movs	r3, #0
 80081d2:	81fb      	strh	r3, [r7, #14]
    if (*value == 0) return 0;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d101      	bne.n	80081e0 <inv_icm20948_convert_get_highest_bit_position+0x18>
 80081dc:	2300      	movs	r3, #0
 80081de:	e046      	b.n	800826e <inv_icm20948_convert_get_highest_bit_position+0xa6>

    if ((*value & 0xFFFF0000) == 0) {
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081e8:	d208      	bcs.n	80081fc <inv_icm20948_convert_get_highest_bit_position+0x34>
        position += 16;
 80081ea:	89fb      	ldrh	r3, [r7, #14]
 80081ec:	3310      	adds	r3, #16
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	81fb      	strh	r3, [r7, #14]
        *value=*value<<16;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	041a      	lsls	r2, r3, #16
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xFF000000) == 0) {
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008204:	d208      	bcs.n	8008218 <inv_icm20948_convert_get_highest_bit_position+0x50>
        position += 8;
 8008206:	89fb      	ldrh	r3, [r7, #14]
 8008208:	3308      	adds	r3, #8
 800820a:	b29b      	uxth	r3, r3
 800820c:	81fb      	strh	r3, [r7, #14]
        *value=*value<<8;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	021a      	lsls	r2, r3, #8
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xF0000000) == 0) {
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008220:	d208      	bcs.n	8008234 <inv_icm20948_convert_get_highest_bit_position+0x6c>
        position += 4;
 8008222:	89fb      	ldrh	r3, [r7, #14]
 8008224:	3304      	adds	r3, #4
 8008226:	b29b      	uxth	r3, r3
 8008228:	81fb      	strh	r3, [r7, #14]
        *value=*value<<4;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	011a      	lsls	r2, r3, #4
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xC0000000) == 0) {
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800823c:	d208      	bcs.n	8008250 <inv_icm20948_convert_get_highest_bit_position+0x88>
        position += 2;
 800823e:	89fb      	ldrh	r3, [r7, #14]
 8008240:	3302      	adds	r3, #2
 8008242:	b29b      	uxth	r3, r3
 8008244:	81fb      	strh	r3, [r7, #14]
        *value=*value<<2;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	009a      	lsls	r2, r3, #2
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	601a      	str	r2, [r3, #0]
    }

    // If we got too far into sign bit, shift back. Note we are using an
    // unsigned long here, so right shift is going to shift all the bits.
    if ((*value & 0x80000000)) { 
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2b00      	cmp	r3, #0
 8008256:	da08      	bge.n	800826a <inv_icm20948_convert_get_highest_bit_position+0xa2>
        position -= 1;
 8008258:	89fb      	ldrh	r3, [r7, #14]
 800825a:	3b01      	subs	r3, #1
 800825c:	b29b      	uxth	r3, r3
 800825e:	81fb      	strh	r3, [r7, #14]
        *value=*value>>1;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	085a      	lsrs	r2, r3, #1
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	601a      	str	r2, [r3, #0]
    }
    return position;
 800826a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800826e:	4618      	mov	r0, r3
 8008270:	3714      	adds	r7, #20
 8008272:	46bd      	mov	sp, r7
 8008274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008278:	4770      	bx	lr

0800827a <inv_icm20948_convert_matrix_to_quat_flt>:
        y=-y;
    return y;
}

void inv_icm20948_convert_matrix_to_quat_flt(float *R, float *q)
{
 800827a:	b590      	push	{r4, r7, lr}
 800827c:	b08d      	sub	sp, #52	@ 0x34
 800827e:	af00      	add	r7, sp, #0
 8008280:	6078      	str	r0, [r7, #4]
 8008282:	6039      	str	r1, [r7, #0]
	float r11,r12,r13, r21,r22,r23, r31,r32,r33;

	r11 = R[0]; //assume matrix is stored row wise first, that is rot[1] is row 1, col 2
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	62fb      	str	r3, [r7, #44]	@ 0x2c
	r12 = R[1];
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	62bb      	str	r3, [r7, #40]	@ 0x28
	r13 = R[2];
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	627b      	str	r3, [r7, #36]	@ 0x24

	r21 = R[3];
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	68db      	ldr	r3, [r3, #12]
 800829a:	623b      	str	r3, [r7, #32]
	r22 = R[4];
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	691b      	ldr	r3, [r3, #16]
 80082a0:	61fb      	str	r3, [r7, #28]
	r23 = R[5];
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	695b      	ldr	r3, [r3, #20]
 80082a6:	61bb      	str	r3, [r7, #24]

	r31 = R[6];
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	699b      	ldr	r3, [r3, #24]
 80082ac:	617b      	str	r3, [r7, #20]
	r32 = R[7];
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	69db      	ldr	r3, [r3, #28]
 80082b2:	613b      	str	r3, [r7, #16]
	r33 = R[8];
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6a1b      	ldr	r3, [r3, #32]
 80082b8:	60fb      	str	r3, [r7, #12]

	q[0] = (1.f + r11 + r22 + r33) / 4.f;
 80082ba:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80082be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80082c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80082ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80082ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80082d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80082d6:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80082da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	edc3 7a00 	vstr	s15, [r3]
	q[1] = (1.f + r11 - r22 - r33) / 4.f;
 80082e4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80082e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80082ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80082f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80082f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80082fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	3304      	adds	r3, #4
 8008304:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8008308:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800830c:	edc3 7a00 	vstr	s15, [r3]
	q[2] = (1.f - r11 + r22 - r33) / 4.f;
 8008310:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008314:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8008318:	ee37 7a67 	vsub.f32	s14, s14, s15
 800831c:	edd7 7a07 	vldr	s15, [r7, #28]
 8008320:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008324:	edd7 7a03 	vldr	s15, [r7, #12]
 8008328:	ee37 7a67 	vsub.f32	s14, s14, s15
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	3308      	adds	r3, #8
 8008330:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8008334:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008338:	edc3 7a00 	vstr	s15, [r3]
	q[3] = (1.f - r11 - r22 + r33) / 4.f;
 800833c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008340:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8008344:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008348:	edd7 7a07 	vldr	s15, [r7, #28]
 800834c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008350:	edd7 7a03 	vldr	s15, [r7, #12]
 8008354:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	330c      	adds	r3, #12
 800835c:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8008360:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008364:	edc3 7a00 	vstr	s15, [r3]

	if(q[0] < 0.0f) q[0] = 0.0f;
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	edd3 7a00 	vldr	s15, [r3]
 800836e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008376:	d503      	bpl.n	8008380 <inv_icm20948_convert_matrix_to_quat_flt+0x106>
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	f04f 0200 	mov.w	r2, #0
 800837e:	601a      	str	r2, [r3, #0]
	if(q[1] < 0.0f) q[1] = 0.0f;
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	3304      	adds	r3, #4
 8008384:	edd3 7a00 	vldr	s15, [r3]
 8008388:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800838c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008390:	d504      	bpl.n	800839c <inv_icm20948_convert_matrix_to_quat_flt+0x122>
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	3304      	adds	r3, #4
 8008396:	f04f 0200 	mov.w	r2, #0
 800839a:	601a      	str	r2, [r3, #0]
	if(q[2] < 0.0f) q[2] = 0.0f;
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	3308      	adds	r3, #8
 80083a0:	edd3 7a00 	vldr	s15, [r3]
 80083a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80083a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083ac:	d504      	bpl.n	80083b8 <inv_icm20948_convert_matrix_to_quat_flt+0x13e>
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	3308      	adds	r3, #8
 80083b2:	f04f 0200 	mov.w	r2, #0
 80083b6:	601a      	str	r2, [r3, #0]
	if(q[3] < 0.0f) q[3] = 0.0f;
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	330c      	adds	r3, #12
 80083bc:	edd3 7a00 	vldr	s15, [r3]
 80083c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80083c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083c8:	d504      	bpl.n	80083d4 <inv_icm20948_convert_matrix_to_quat_flt+0x15a>
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	330c      	adds	r3, #12
 80083ce:	f04f 0200 	mov.w	r2, #0
 80083d2:	601a      	str	r2, [r3, #0]
	q[0] = sqrtf(q[0]);
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	edd3 7a00 	vldr	s15, [r3]
 80083da:	eeb0 0a67 	vmov.f32	s0, s15
 80083de:	f00d fdeb 	bl	8015fb8 <sqrtf>
 80083e2:	eef0 7a40 	vmov.f32	s15, s0
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	edc3 7a00 	vstr	s15, [r3]
	q[1] = sqrtf(q[1]);
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	3304      	adds	r3, #4
 80083f0:	edd3 7a00 	vldr	s15, [r3]
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	1d1c      	adds	r4, r3, #4
 80083f8:	eeb0 0a67 	vmov.f32	s0, s15
 80083fc:	f00d fddc 	bl	8015fb8 <sqrtf>
 8008400:	eef0 7a40 	vmov.f32	s15, s0
 8008404:	edc4 7a00 	vstr	s15, [r4]
	q[2] = sqrtf(q[2]);
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	3308      	adds	r3, #8
 800840c:	edd3 7a00 	vldr	s15, [r3]
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	f103 0408 	add.w	r4, r3, #8
 8008416:	eeb0 0a67 	vmov.f32	s0, s15
 800841a:	f00d fdcd 	bl	8015fb8 <sqrtf>
 800841e:	eef0 7a40 	vmov.f32	s15, s0
 8008422:	edc4 7a00 	vstr	s15, [r4]
	q[3] = sqrtf(q[3]);
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	330c      	adds	r3, #12
 800842a:	edd3 7a00 	vldr	s15, [r3]
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	f103 040c 	add.w	r4, r3, #12
 8008434:	eeb0 0a67 	vmov.f32	s0, s15
 8008438:	f00d fdbe 	bl	8015fb8 <sqrtf>
 800843c:	eef0 7a40 	vmov.f32	s15, s0
 8008440:	edc4 7a00 	vstr	s15, [r4]
	q[1] =(q[1] < 0.0f) ? q[1] = 0.0f : sqrtf(q[1]);
	q[2] =(q[2] < 0.0f) ? q[2] = 0.0f : sqrtf(q[2]);
	q[3] =(q[3] < 0.0f) ? q[3] = 0.0f : sqrtf(q[3]);
	*/
	
	if(q[0] >= q[1] && q[0] >= q[2] && q[0] >= q[3]) //q[0] is max
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	ed93 7a00 	vldr	s14, [r3]
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	3304      	adds	r3, #4
 800844e:	edd3 7a00 	vldr	s15, [r3]
 8008452:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800845a:	db51      	blt.n	8008500 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	ed93 7a00 	vldr	s14, [r3]
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	3308      	adds	r3, #8
 8008466:	edd3 7a00 	vldr	s15, [r3]
 800846a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800846e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008472:	db45      	blt.n	8008500 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	ed93 7a00 	vldr	s14, [r3]
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	330c      	adds	r3, #12
 800847e:	edd3 7a00 	vldr	s15, [r3]
 8008482:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800848a:	db39      	blt.n	8008500 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
	{
		 q[1] = (r23 - r32)/(4.f*q[0]);
 800848c:	ed97 7a06 	vldr	s14, [r7, #24]
 8008490:	edd7 7a04 	vldr	s15, [r7, #16]
 8008494:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	edd3 7a00 	vldr	s15, [r3]
 800849e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80084a2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	3304      	adds	r3, #4
 80084aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084ae:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r31 - r13)/(4.f*q[0]);
 80084b2:	ed97 7a05 	vldr	s14, [r7, #20]
 80084b6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80084ba:	ee77 6a67 	vsub.f32	s13, s14, s15
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	edd3 7a00 	vldr	s15, [r3]
 80084c4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80084c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	3308      	adds	r3, #8
 80084d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084d4:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r12 - r21)/(4.f*q[0]);
 80084d8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80084dc:	edd7 7a08 	vldr	s15, [r7, #32]
 80084e0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	edd3 7a00 	vldr	s15, [r3]
 80084ea:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80084ee:	ee27 7a87 	vmul.f32	s14, s15, s14
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	330c      	adds	r3, #12
 80084f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084fa:	edc3 7a00 	vstr	s15, [r3]
 80084fe:	e128      	b.n	8008752 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[1] >= q[0] && q[1] >= q[2] && q[1] >= q[3]) //q[1] is max
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	3304      	adds	r3, #4
 8008504:	ed93 7a00 	vldr	s14, [r3]
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	edd3 7a00 	vldr	s15, [r3]
 800850e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008516:	db55      	blt.n	80085c4 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	3304      	adds	r3, #4
 800851c:	ed93 7a00 	vldr	s14, [r3]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	3308      	adds	r3, #8
 8008524:	edd3 7a00 	vldr	s15, [r3]
 8008528:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800852c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008530:	db48      	blt.n	80085c4 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	3304      	adds	r3, #4
 8008536:	ed93 7a00 	vldr	s14, [r3]
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	330c      	adds	r3, #12
 800853e:	edd3 7a00 	vldr	s15, [r3]
 8008542:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800854a:	db3b      	blt.n	80085c4 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
	{
		 q[0] = (r23 - r32)/(4.f*q[1]);
 800854c:	ed97 7a06 	vldr	s14, [r7, #24]
 8008550:	edd7 7a04 	vldr	s15, [r7, #16]
 8008554:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	3304      	adds	r3, #4
 800855c:	edd3 7a00 	vldr	s15, [r3]
 8008560:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008564:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008568:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r12 + r21)/(4.f*q[1]);
 8008572:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8008576:	edd7 7a08 	vldr	s15, [r7, #32]
 800857a:	ee77 6a27 	vadd.f32	s13, s14, s15
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	3304      	adds	r3, #4
 8008582:	edd3 7a00 	vldr	s15, [r3]
 8008586:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800858a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	3308      	adds	r3, #8
 8008592:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008596:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r31 + r13)/(4.f*q[1]);
 800859a:	ed97 7a05 	vldr	s14, [r7, #20]
 800859e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80085a2:	ee77 6a27 	vadd.f32	s13, s14, s15
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	3304      	adds	r3, #4
 80085aa:	edd3 7a00 	vldr	s15, [r3]
 80085ae:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80085b2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	330c      	adds	r3, #12
 80085ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085be:	edc3 7a00 	vstr	s15, [r3]
 80085c2:	e0c6      	b.n	8008752 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[2] >= q[0] && q[2] >= q[1] && q[2] >= q[3]) //q[2] is max
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	3308      	adds	r3, #8
 80085c8:	ed93 7a00 	vldr	s14, [r3]
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	edd3 7a00 	vldr	s15, [r3]
 80085d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80085d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085da:	db55      	blt.n	8008688 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	3308      	adds	r3, #8
 80085e0:	ed93 7a00 	vldr	s14, [r3]
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	3304      	adds	r3, #4
 80085e8:	edd3 7a00 	vldr	s15, [r3]
 80085ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80085f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085f4:	db48      	blt.n	8008688 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	3308      	adds	r3, #8
 80085fa:	ed93 7a00 	vldr	s14, [r3]
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	330c      	adds	r3, #12
 8008602:	edd3 7a00 	vldr	s15, [r3]
 8008606:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800860a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800860e:	db3b      	blt.n	8008688 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
	{
		 q[0] = (r31 - r13)/(4.f*q[2]);
 8008610:	ed97 7a05 	vldr	s14, [r7, #20]
 8008614:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8008618:	ee77 6a67 	vsub.f32	s13, s14, s15
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	3308      	adds	r3, #8
 8008620:	edd3 7a00 	vldr	s15, [r3]
 8008624:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008628:	ee27 7a87 	vmul.f32	s14, s15, s14
 800862c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r12 + r21)/(4.f*q[2]);
 8008636:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800863a:	edd7 7a08 	vldr	s15, [r7, #32]
 800863e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	3308      	adds	r3, #8
 8008646:	edd3 7a00 	vldr	s15, [r3]
 800864a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800864e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	3304      	adds	r3, #4
 8008656:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800865a:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r23 + r32)/(4.f*q[2]);
 800865e:	ed97 7a06 	vldr	s14, [r7, #24]
 8008662:	edd7 7a04 	vldr	s15, [r7, #16]
 8008666:	ee77 6a27 	vadd.f32	s13, s14, s15
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	3308      	adds	r3, #8
 800866e:	edd3 7a00 	vldr	s15, [r3]
 8008672:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008676:	ee27 7a87 	vmul.f32	s14, s15, s14
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	330c      	adds	r3, #12
 800867e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008682:	edc3 7a00 	vstr	s15, [r3]
 8008686:	e064      	b.n	8008752 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	330c      	adds	r3, #12
 800868c:	ed93 7a00 	vldr	s14, [r3]
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	edd3 7a00 	vldr	s15, [r3]
 8008696:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800869a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800869e:	da00      	bge.n	80086a2 <inv_icm20948_convert_matrix_to_quat_flt+0x428>
	{
		 q[0] = (r12 - r21)/(4.f*q[3]);
		 q[1] = (r31 + r13)/(4.f*q[3]);
		 q[2] = (r23 + r32)/(4.f*q[3]);
	}
}
 80086a0:	e057      	b.n	8008752 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	330c      	adds	r3, #12
 80086a6:	ed93 7a00 	vldr	s14, [r3]
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	3304      	adds	r3, #4
 80086ae:	edd3 7a00 	vldr	s15, [r3]
 80086b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80086b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086ba:	da00      	bge.n	80086be <inv_icm20948_convert_matrix_to_quat_flt+0x444>
}
 80086bc:	e049      	b.n	8008752 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	330c      	adds	r3, #12
 80086c2:	ed93 7a00 	vldr	s14, [r3]
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	3308      	adds	r3, #8
 80086ca:	edd3 7a00 	vldr	s15, [r3]
 80086ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80086d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086d6:	da00      	bge.n	80086da <inv_icm20948_convert_matrix_to_quat_flt+0x460>
}
 80086d8:	e03b      	b.n	8008752 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
		 q[0] = (r12 - r21)/(4.f*q[3]);
 80086da:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80086de:	edd7 7a08 	vldr	s15, [r7, #32]
 80086e2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	330c      	adds	r3, #12
 80086ea:	edd3 7a00 	vldr	s15, [r3]
 80086ee:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80086f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80086f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r31 + r13)/(4.f*q[3]);
 8008700:	ed97 7a05 	vldr	s14, [r7, #20]
 8008704:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8008708:	ee77 6a27 	vadd.f32	s13, s14, s15
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	330c      	adds	r3, #12
 8008710:	edd3 7a00 	vldr	s15, [r3]
 8008714:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008718:	ee27 7a87 	vmul.f32	s14, s15, s14
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	3304      	adds	r3, #4
 8008720:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008724:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r23 + r32)/(4.f*q[3]);
 8008728:	ed97 7a06 	vldr	s14, [r7, #24]
 800872c:	edd7 7a04 	vldr	s15, [r7, #16]
 8008730:	ee77 6a27 	vadd.f32	s13, s14, s15
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	330c      	adds	r3, #12
 8008738:	edd3 7a00 	vldr	s15, [r3]
 800873c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008740:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	3308      	adds	r3, #8
 8008748:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800874c:	edc3 7a00 	vstr	s15, [r3]
}
 8008750:	e7ff      	b.n	8008752 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
 8008752:	bf00      	nop
 8008754:	3734      	adds	r7, #52	@ 0x34
 8008756:	46bd      	mov	sp, r7
 8008758:	bd90      	pop	{r4, r7, pc}

0800875a <inv_icm20948_convert_mult_qfix_fxp>:

long inv_icm20948_convert_mult_qfix_fxp(long a, long b, unsigned char qfix)
{
 800875a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800875e:	b08a      	sub	sp, #40	@ 0x28
 8008760:	af00      	add	r7, sp, #0
 8008762:	6178      	str	r0, [r7, #20]
 8008764:	6139      	str	r1, [r7, #16]
 8008766:	4613      	mov	r3, r2
 8008768:	73fb      	strb	r3, [r7, #15]
    long long temp;
    long result;
    temp = (long long)a * b;
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	17da      	asrs	r2, r3, #31
 800876e:	603b      	str	r3, [r7, #0]
 8008770:	607a      	str	r2, [r7, #4]
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	17da      	asrs	r2, r3, #31
 8008776:	469a      	mov	sl, r3
 8008778:	4693      	mov	fp, r2
 800877a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800877e:	460b      	mov	r3, r1
 8008780:	fb0a f203 	mul.w	r2, sl, r3
 8008784:	4603      	mov	r3, r0
 8008786:	fb03 f30b 	mul.w	r3, r3, fp
 800878a:	4413      	add	r3, r2
 800878c:	4602      	mov	r2, r0
 800878e:	fba2 890a 	umull	r8, r9, r2, sl
 8008792:	444b      	add	r3, r9
 8008794:	4699      	mov	r9, r3
 8008796:	e9c7 8908 	strd	r8, r9, [r7, #32]
 800879a:	e9c7 8908 	strd	r8, r9, [r7, #32]
    result = (long)(temp >> qfix);
 800879e:	7bf9      	ldrb	r1, [r7, #15]
 80087a0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80087a4:	f1c1 0620 	rsb	r6, r1, #32
 80087a8:	f1b1 0020 	subs.w	r0, r1, #32
 80087ac:	fa22 f401 	lsr.w	r4, r2, r1
 80087b0:	fa03 f606 	lsl.w	r6, r3, r6
 80087b4:	ea44 0406 	orr.w	r4, r4, r6
 80087b8:	d402      	bmi.n	80087c0 <inv_icm20948_convert_mult_qfix_fxp+0x66>
 80087ba:	fa43 f000 	asr.w	r0, r3, r0
 80087be:	4304      	orrs	r4, r0
 80087c0:	fa43 f501 	asr.w	r5, r3, r1
 80087c4:	4623      	mov	r3, r4
 80087c6:	61fb      	str	r3, [r7, #28]
    return result;
 80087c8:	69fb      	ldr	r3, [r7, #28]
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3728      	adds	r7, #40	@ 0x28
 80087ce:	46bd      	mov	sp, r7
 80087d0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80087d4:	4770      	bx	lr

080087d6 <invn_convert_mult_q29_fxp>:

static long invn_convert_mult_q29_fxp(long a_q29, long b_q29)
{
 80087d6:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80087da:	b087      	sub	sp, #28
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q29 * b_q29;
 80087e2:	6879      	ldr	r1, [r7, #4]
 80087e4:	17c8      	asrs	r0, r1, #31
 80087e6:	4688      	mov	r8, r1
 80087e8:	4681      	mov	r9, r0
 80087ea:	6839      	ldr	r1, [r7, #0]
 80087ec:	17c8      	asrs	r0, r1, #31
 80087ee:	460c      	mov	r4, r1
 80087f0:	4605      	mov	r5, r0
 80087f2:	fb04 f009 	mul.w	r0, r4, r9
 80087f6:	fb08 f105 	mul.w	r1, r8, r5
 80087fa:	4401      	add	r1, r0
 80087fc:	fba8 2304 	umull	r2, r3, r8, r4
 8008800:	4419      	add	r1, r3
 8008802:	460b      	mov	r3, r1
 8008804:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8008808:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 29);
 800880c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008810:	f04f 0200 	mov.w	r2, #0
 8008814:	f04f 0300 	mov.w	r3, #0
 8008818:	0f42      	lsrs	r2, r0, #29
 800881a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800881e:	174b      	asrs	r3, r1, #29
 8008820:	4613      	mov	r3, r2
 8008822:	60fb      	str	r3, [r7, #12]
	return result;
 8008824:	68fb      	ldr	r3, [r7, #12]

}
 8008826:	4618      	mov	r0, r3
 8008828:	371c      	adds	r7, #28
 800882a:	46bd      	mov	sp, r7
 800882c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008830:	4770      	bx	lr

08008832 <inv_icm20948_convert_quat_to_col_major_matrix_fxp>:

void inv_icm20948_convert_quat_to_col_major_matrix_fxp(const long *quat_q30, long *rot_q30)
{
 8008832:	b590      	push	{r4, r7, lr}
 8008834:	b083      	sub	sp, #12
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
 800883a:	6039      	str	r1, [r7, #0]
	//Use q29 in order to skip a multiplication by 2
    rot_q30[0] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[1]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	3304      	adds	r3, #4
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	3304      	adds	r3, #4
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4619      	mov	r1, r3
 800884a:	4610      	mov	r0, r2
 800884c:	f7ff ffc3 	bl	80087d6 <invn_convert_mult_q29_fxp>
 8008850:	4604      	mov	r4, r0
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681a      	ldr	r2, [r3, #0]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4619      	mov	r1, r3
 800885c:	4610      	mov	r0, r2
 800885e:	f7ff ffba 	bl	80087d6 <invn_convert_mult_q29_fxp>
 8008862:	4603      	mov	r3, r0
 8008864:	4423      	add	r3, r4
 8008866:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
    rot_q30[0] =
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	601a      	str	r2, [r3, #0]
    rot_q30[1] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	3304      	adds	r3, #4
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	3308      	adds	r3, #8
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4619      	mov	r1, r3
 800887c:	4610      	mov	r0, r2
 800887e:	f7ff ffaa 	bl	80087d6 <invn_convert_mult_q29_fxp>
 8008882:	4604      	mov	r4, r0
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	330c      	adds	r3, #12
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4619      	mov	r1, r3
 8008890:	4610      	mov	r0, r2
 8008892:	f7ff ffa0 	bl	80087d6 <invn_convert_mult_q29_fxp>
 8008896:	4602      	mov	r2, r0
    rot_q30[1] =
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	3304      	adds	r3, #4
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 800889c:	1aa2      	subs	r2, r4, r2
    rot_q30[1] =
 800889e:	601a      	str	r2, [r3, #0]
    rot_q30[2] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	3304      	adds	r3, #4
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	330c      	adds	r3, #12
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4619      	mov	r1, r3
 80088ae:	4610      	mov	r0, r2
 80088b0:	f7ff ff91 	bl	80087d6 <invn_convert_mult_q29_fxp>
 80088b4:	4604      	mov	r4, r0
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	3308      	adds	r3, #8
 80088ba:	681a      	ldr	r2, [r3, #0]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4619      	mov	r1, r3
 80088c2:	4610      	mov	r0, r2
 80088c4:	f7ff ff87 	bl	80087d6 <invn_convert_mult_q29_fxp>
 80088c8:	4602      	mov	r2, r0
    rot_q30[2] =
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	3308      	adds	r3, #8
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 80088ce:	4422      	add	r2, r4
    rot_q30[2] =
 80088d0:	601a      	str	r2, [r3, #0]
    rot_q30[3] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	3304      	adds	r3, #4
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	3308      	adds	r3, #8
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4619      	mov	r1, r3
 80088e0:	4610      	mov	r0, r2
 80088e2:	f7ff ff78 	bl	80087d6 <invn_convert_mult_q29_fxp>
 80088e6:	4604      	mov	r4, r0
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	330c      	adds	r3, #12
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4619      	mov	r1, r3
 80088f4:	4610      	mov	r0, r2
 80088f6:	f7ff ff6e 	bl	80087d6 <invn_convert_mult_q29_fxp>
 80088fa:	4602      	mov	r2, r0
    rot_q30[3] =
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	330c      	adds	r3, #12
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8008900:	4422      	add	r2, r4
    rot_q30[3] =
 8008902:	601a      	str	r2, [r3, #0]
    rot_q30[4] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	3308      	adds	r3, #8
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	3308      	adds	r3, #8
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4619      	mov	r1, r3
 8008912:	4610      	mov	r0, r2
 8008914:	f7ff ff5f 	bl	80087d6 <invn_convert_mult_q29_fxp>
 8008918:	4604      	mov	r4, r0
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681a      	ldr	r2, [r3, #0]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4619      	mov	r1, r3
 8008924:	4610      	mov	r0, r2
 8008926:	f7ff ff56 	bl	80087d6 <invn_convert_mult_q29_fxp>
 800892a:	4603      	mov	r3, r0
 800892c:	18e2      	adds	r2, r4, r3
    rot_q30[4] =
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	3310      	adds	r3, #16
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8008932:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[4] =
 8008936:	601a      	str	r2, [r3, #0]
    rot_q30[5] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	3308      	adds	r3, #8
 800893c:	681a      	ldr	r2, [r3, #0]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	330c      	adds	r3, #12
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4619      	mov	r1, r3
 8008946:	4610      	mov	r0, r2
 8008948:	f7ff ff45 	bl	80087d6 <invn_convert_mult_q29_fxp>
 800894c:	4604      	mov	r4, r0
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	3304      	adds	r3, #4
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4619      	mov	r1, r3
 800895a:	4610      	mov	r0, r2
 800895c:	f7ff ff3b 	bl	80087d6 <invn_convert_mult_q29_fxp>
 8008960:	4602      	mov	r2, r0
    rot_q30[5] =
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	3314      	adds	r3, #20
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8008966:	1aa2      	subs	r2, r4, r2
    rot_q30[5] =
 8008968:	601a      	str	r2, [r3, #0]
    rot_q30[6] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	3304      	adds	r3, #4
 800896e:	681a      	ldr	r2, [r3, #0]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	330c      	adds	r3, #12
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4619      	mov	r1, r3
 8008978:	4610      	mov	r0, r2
 800897a:	f7ff ff2c 	bl	80087d6 <invn_convert_mult_q29_fxp>
 800897e:	4604      	mov	r4, r0
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	3308      	adds	r3, #8
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4619      	mov	r1, r3
 800898c:	4610      	mov	r0, r2
 800898e:	f7ff ff22 	bl	80087d6 <invn_convert_mult_q29_fxp>
 8008992:	4602      	mov	r2, r0
    rot_q30[6] =
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	3318      	adds	r3, #24
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8008998:	1aa2      	subs	r2, r4, r2
    rot_q30[6] =
 800899a:	601a      	str	r2, [r3, #0]
    rot_q30[7] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	3308      	adds	r3, #8
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	330c      	adds	r3, #12
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4619      	mov	r1, r3
 80089aa:	4610      	mov	r0, r2
 80089ac:	f7ff ff13 	bl	80087d6 <invn_convert_mult_q29_fxp>
 80089b0:	4604      	mov	r4, r0
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	3304      	adds	r3, #4
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4619      	mov	r1, r3
 80089be:	4610      	mov	r0, r2
 80089c0:	f7ff ff09 	bl	80087d6 <invn_convert_mult_q29_fxp>
 80089c4:	4602      	mov	r2, r0
    rot_q30[7] =
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	331c      	adds	r3, #28
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 80089ca:	4422      	add	r2, r4
    rot_q30[7] =
 80089cc:	601a      	str	r2, [r3, #0]
    rot_q30[8] =
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	330c      	adds	r3, #12
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	330c      	adds	r3, #12
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4619      	mov	r1, r3
 80089dc:	4610      	mov	r0, r2
 80089de:	f7ff fefa 	bl	80087d6 <invn_convert_mult_q29_fxp>
 80089e2:	4604      	mov	r4, r0
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4619      	mov	r1, r3
 80089ee:	4610      	mov	r0, r2
 80089f0:	f7ff fef1 	bl	80087d6 <invn_convert_mult_q29_fxp>
 80089f4:	4603      	mov	r3, r0
 80089f6:	18e2      	adds	r2, r4, r3
    rot_q30[8] =
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	3320      	adds	r3, #32
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 80089fc:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[8] =
 8008a00:	601a      	str	r2, [r3, #0]
}
 8008a02:	bf00      	nop
 8008a04:	370c      	adds	r7, #12
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd90      	pop	{r4, r7, pc}

08008a0a <invn_convert_mult_q15_fxp>:

static long invn_convert_mult_q15_fxp(long a_q15, long b_q15)
{
 8008a0a:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8008a0e:	b085      	sub	sp, #20
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 8008a16:	6879      	ldr	r1, [r7, #4]
 8008a18:	17c8      	asrs	r0, r1, #31
 8008a1a:	4688      	mov	r8, r1
 8008a1c:	4681      	mov	r9, r0
 8008a1e:	6839      	ldr	r1, [r7, #0]
 8008a20:	17c8      	asrs	r0, r1, #31
 8008a22:	460c      	mov	r4, r1
 8008a24:	4605      	mov	r5, r0
 8008a26:	fb04 f009 	mul.w	r0, r4, r9
 8008a2a:	fb08 f105 	mul.w	r1, r8, r5
 8008a2e:	4401      	add	r1, r0
 8008a30:	fba8 2304 	umull	r2, r3, r8, r4
 8008a34:	4419      	add	r1, r3
 8008a36:	460b      	mov	r3, r1
 8008a38:	f04f 0000 	mov.w	r0, #0
 8008a3c:	f04f 0100 	mov.w	r1, #0
 8008a40:	0bd0      	lsrs	r0, r2, #15
 8008a42:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8008a46:	13d9      	asrs	r1, r3, #15
 8008a48:	4603      	mov	r3, r0
 8008a4a:	60fb      	str	r3, [r7, #12]
	return out;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3714      	adds	r7, #20
 8008a52:	46bd      	mov	sp, r7
 8008a54:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008a58:	4770      	bx	lr

08008a5a <invn_convert_inv_sqrt_q15_fxp>:

static long invn_convert_inv_sqrt_q15_fxp(long x_q15)
{
 8008a5a:	b580      	push	{r7, lr}
 8008a5c:	b08a      	sub	sp, #40	@ 0x28
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	6078      	str	r0, [r7, #4]
    long oneoversqrt2 = 23170L; // int32(2^15*1/sqrt(2))
 8008a62:	f645 2382 	movw	r3, #23170	@ 0x5a82
 8008a66:	61bb      	str	r3, [r7, #24]
    long oneandhalf = 49152L; // int32(1.5*2^15);
 8008a68:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8008a6c:	617b      	str	r3, [r7, #20]
    long upperlimit = 45426; // int32(log(4)*2^15);
 8008a6e:	f24b 1372 	movw	r3, #45426	@ 0xb172
 8008a72:	613b      	str	r3, [r7, #16]
    long lowerlimit = 22713; // int32(log(2)*2^15); 
 8008a74:	f645 03b9 	movw	r3, #22713	@ 0x58b9
 8008a78:	60fb      	str	r3, [r7, #12]
    long xx, x0_2, invsqrtx;
    int pow2;

    if (x_q15 <= 0)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	dc01      	bgt.n	8008a84 <invn_convert_inv_sqrt_q15_fxp+0x2a>
        return 0L;
 8008a80:	2300      	movs	r3, #0
 8008a82:	e07c      	b.n	8008b7e <invn_convert_inv_sqrt_q15_fxp+0x124>

    pow2 = 0;
 8008a84:	2300      	movs	r3, #0
 8008a86:	61fb      	str	r3, [r7, #28]
    xx = x_q15;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (xx > upperlimit) {
 8008a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	dd0d      	ble.n	8008ab0 <invn_convert_inv_sqrt_q15_fxp+0x56>
downscale:
 8008a94:	bf00      	nop
        if (xx > upperlimit) {
 8008a96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	dd18      	ble.n	8008ad0 <invn_convert_inv_sqrt_q15_fxp+0x76>
            xx = xx/2;
 8008a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa0:	0fda      	lsrs	r2, r3, #31
 8008aa2:	4413      	add	r3, r2
 8008aa4:	105b      	asrs	r3, r3, #1
 8008aa6:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 - 1;
 8008aa8:	69fb      	ldr	r3, [r7, #28]
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	61fb      	str	r3, [r7, #28]
            goto downscale;
 8008aae:	e7f2      	b.n	8008a96 <invn_convert_inv_sqrt_q15_fxp+0x3c>
        }
        goto newton_raphson;
    }

    if (xx < lowerlimit) {
 8008ab0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	da0d      	bge.n	8008ad4 <invn_convert_inv_sqrt_q15_fxp+0x7a>
upscale:
 8008ab8:	bf00      	nop
        if (xx < lowerlimit) {
 8008aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	da0a      	bge.n	8008ad8 <invn_convert_inv_sqrt_q15_fxp+0x7e>
            xx = xx*2;
 8008ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac4:	005b      	lsls	r3, r3, #1
 8008ac6:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 + 1;
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	3301      	adds	r3, #1
 8008acc:	61fb      	str	r3, [r7, #28]
            goto upscale;
 8008ace:	e7f4      	b.n	8008aba <invn_convert_inv_sqrt_q15_fxp+0x60>
        goto newton_raphson;
 8008ad0:	bf00      	nop
 8008ad2:	e002      	b.n	8008ada <invn_convert_inv_sqrt_q15_fxp+0x80>
        }
        goto newton_raphson;
    }

newton_raphson:
 8008ad4:	bf00      	nop
 8008ad6:	e000      	b.n	8008ada <invn_convert_inv_sqrt_q15_fxp+0x80>
        goto newton_raphson;
 8008ad8:	bf00      	nop
    // 3 NR iterations. In some cases second and/or third iteration may not be needed, however
    // for code simplicity always iterate three times. Fourth iteration is below bit precision.
    x0_2 = xx >>1;
 8008ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008adc:	105b      	asrs	r3, r3, #1
 8008ade:	60bb      	str	r3, [r7, #8]
    xx = oneandhalf - x0_2;
 8008ae0:	697a      	ldr	r2, [r7, #20]
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	627b      	str	r3, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 8008ae8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008aea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008aec:	f7ff ff8d 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008af0:	4603      	mov	r3, r0
 8008af2:	4619      	mov	r1, r3
 8008af4:	68b8      	ldr	r0, [r7, #8]
 8008af6:	f7ff ff88 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008afa:	4602      	mov	r2, r0
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	1a9b      	subs	r3, r3, r2
 8008b00:	4619      	mov	r1, r3
 8008b02:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008b04:	f7ff ff81 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008b08:	6278      	str	r0, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 8008b0a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b0c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008b0e:	f7ff ff7c 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008b12:	4603      	mov	r3, r0
 8008b14:	4619      	mov	r1, r3
 8008b16:	68b8      	ldr	r0, [r7, #8]
 8008b18:	f7ff ff77 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	1a9b      	subs	r3, r3, r2
 8008b22:	4619      	mov	r1, r3
 8008b24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008b26:	f7ff ff70 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008b2a:	6278      	str	r0, [r7, #36]	@ 0x24

    if (pow2 & 1) { // This checks if the number is even or odd.
 8008b2c:	69fb      	ldr	r3, [r7, #28]
 8008b2e:	f003 0301 	and.w	r3, r3, #1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d009      	beq.n	8008b4a <invn_convert_inv_sqrt_q15_fxp+0xf0>
        pow2 = (pow2>>1) + 1; // Account for sqrt(2) in denominator
 8008b36:	69fb      	ldr	r3, [r7, #28]
 8008b38:	105b      	asrs	r3, r3, #1
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	61fb      	str	r3, [r7, #28]
        invsqrtx = (invn_convert_mult_q15_fxp(xx,oneoversqrt2));
 8008b3e:	69b9      	ldr	r1, [r7, #24]
 8008b40:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008b42:	f7ff ff62 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008b46:	6238      	str	r0, [r7, #32]
 8008b48:	e004      	b.n	8008b54 <invn_convert_inv_sqrt_q15_fxp+0xfa>
    }
    else {
        pow2 = pow2>>1;
 8008b4a:	69fb      	ldr	r3, [r7, #28]
 8008b4c:	105b      	asrs	r3, r3, #1
 8008b4e:	61fb      	str	r3, [r7, #28]
        invsqrtx =  xx;
 8008b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b52:	623b      	str	r3, [r7, #32]
    }

    if (pow2 < 0)
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	da08      	bge.n	8008b6c <invn_convert_inv_sqrt_q15_fxp+0x112>
        invsqrtx = invsqrtx>>ABS(pow2);
 8008b5a:	69fb      	ldr	r3, [r7, #28]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	bfb8      	it	lt
 8008b60:	425b      	neglt	r3, r3
 8008b62:	6a3a      	ldr	r2, [r7, #32]
 8008b64:	fa42 f303 	asr.w	r3, r2, r3
 8008b68:	623b      	str	r3, [r7, #32]
 8008b6a:	e007      	b.n	8008b7c <invn_convert_inv_sqrt_q15_fxp+0x122>
    else if (pow2>0)
 8008b6c:	69fb      	ldr	r3, [r7, #28]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	dd04      	ble.n	8008b7c <invn_convert_inv_sqrt_q15_fxp+0x122>
        invsqrtx = invsqrtx <<pow2;
 8008b72:	6a3a      	ldr	r2, [r7, #32]
 8008b74:	69fb      	ldr	r3, [r7, #28]
 8008b76:	fa02 f303 	lsl.w	r3, r2, r3
 8008b7a:	623b      	str	r3, [r7, #32]

    return invsqrtx;
 8008b7c:	6a3b      	ldr	r3, [r7, #32]
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3728      	adds	r7, #40	@ 0x28
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}

08008b86 <invn_convert_inverse_q15_fxp>:

static long invn_convert_inverse_q15_fxp(long x_q15)
{
 8008b86:	b580      	push	{r7, lr}
 8008b88:	b084      	sub	sp, #16
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
    long y;
    int negx;

	if (x_q15 == 0) {
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d103      	bne.n	8008b9c <invn_convert_inverse_q15_fxp+0x16>
		y = 0L;
 8008b94:	2300      	movs	r3, #0
 8008b96:	60fb      	str	r3, [r7, #12]
		return y;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	e028      	b.n	8008bee <invn_convert_inverse_q15_fxp+0x68>
	}

    negx=0;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	60bb      	str	r3, [r7, #8]
    if (x_q15 < 0 ) {
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	da04      	bge.n	8008bb0 <invn_convert_inverse_q15_fxp+0x2a>
        x_q15 = -x_q15;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	425b      	negs	r3, r3
 8008baa:	607b      	str	r3, [r7, #4]
        negx = 1;
 8008bac:	2301      	movs	r3, #1
 8008bae:	60bb      	str	r3, [r7, #8]
    }

	if(x_q15 >= 1073741824L) { // 2^15 in Q15; underflow number
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bb6:	db0a      	blt.n	8008bce <invn_convert_inverse_q15_fxp+0x48>
        if (negx)
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d003      	beq.n	8008bc6 <invn_convert_inverse_q15_fxp+0x40>
            y=-1L;
 8008bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8008bc2:	60fb      	str	r3, [r7, #12]
 8008bc4:	e001      	b.n	8008bca <invn_convert_inverse_q15_fxp+0x44>
        else
            y = 1L;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	60fb      	str	r3, [r7, #12]
		return y;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	e00f      	b.n	8008bee <invn_convert_inverse_q15_fxp+0x68>
	}

    y = invn_convert_inv_sqrt_q15_fxp(x_q15); // sqrt(y)
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f7ff ff43 	bl	8008a5a <invn_convert_inv_sqrt_q15_fxp>
 8008bd4:	60f8      	str	r0, [r7, #12]
    y = invn_convert_mult_q15_fxp(y, y);
 8008bd6:	68f9      	ldr	r1, [r7, #12]
 8008bd8:	68f8      	ldr	r0, [r7, #12]
 8008bda:	f7ff ff16 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008bde:	60f8      	str	r0, [r7, #12]

    if (negx)
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d002      	beq.n	8008bec <invn_convert_inverse_q15_fxp+0x66>
        y=-y;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	425b      	negs	r3, r3
 8008bea:	60fb      	str	r3, [r7, #12]
    return y;
 8008bec:	68fb      	ldr	r3, [r7, #12]
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
	...

08008bf8 <inv_icm20948_math_atan2_q15_fxp>:

long inv_icm20948_math_atan2_q15_fxp(long y_q15, long x_q15)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b08a      	sub	sp, #40	@ 0x28
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	6039      	str	r1, [r7, #0]
    long absy, absx, maxABS, tmp, tmp2, tmp3, Z, angle;
    static long constA7[4] = {32740, -10503,  4751, -1254}; // int32(2^15*[0.999133448222780 -0.320533292381664 0.144982490144465,-0.038254464970299]); %7th order
    static long PI15 = 102944; // int32(2^15*pi): pi in Q15

    absx=ABS(x_q15);
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	bfb8      	it	lt
 8008c08:	425b      	neglt	r3, r3
 8008c0a:	623b      	str	r3, [r7, #32]
    absy=ABS(y_q15);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	bfb8      	it	lt
 8008c12:	425b      	neglt	r3, r3
 8008c14:	627b      	str	r3, [r7, #36]	@ 0x24

    maxABS=MAX(absx, absy);
 8008c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c18:	6a3b      	ldr	r3, [r7, #32]
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	bfb8      	it	lt
 8008c1e:	4613      	movlt	r3, r2
 8008c20:	61fb      	str	r3, [r7, #28]
    // SCALE arguments down to protect from roundoff loss due to 1/x operation.
    //% Threshold for scaling found by numericaly simulating arguments
    //% to yield optimal (minimal) error of less than 0.01 deg through
    //% entire range (for Chebycheff order 7).
//    while ( maxABS >> 13) {  --> Or it can be done this way if DMP code is more efficient
    while ( maxABS > 8192L) {
 8008c22:	e00e      	b.n	8008c42 <inv_icm20948_math_atan2_q15_fxp+0x4a>
            maxABS=maxABS/2;
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	0fda      	lsrs	r2, r3, #31
 8008c28:	4413      	add	r3, r2
 8008c2a:	105b      	asrs	r3, r3, #1
 8008c2c:	61fb      	str	r3, [r7, #28]
            absx=absx/2;
 8008c2e:	6a3b      	ldr	r3, [r7, #32]
 8008c30:	0fda      	lsrs	r2, r3, #31
 8008c32:	4413      	add	r3, r2
 8008c34:	105b      	asrs	r3, r3, #1
 8008c36:	623b      	str	r3, [r7, #32]
            absy=absy/2;
 8008c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c3a:	0fda      	lsrs	r2, r3, #31
 8008c3c:	4413      	add	r3, r2
 8008c3e:	105b      	asrs	r3, r3, #1
 8008c40:	627b      	str	r3, [r7, #36]	@ 0x24
    while ( maxABS > 8192L) {
 8008c42:	69fb      	ldr	r3, [r7, #28]
 8008c44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c48:	dcec      	bgt.n	8008c24 <inv_icm20948_math_atan2_q15_fxp+0x2c>
    }

    {
        if (absx >= absy) // (0, pi/4]: tmp = abs(y)/abs(x);
 8008c4a:	6a3a      	ldr	r2, [r7, #32]
 8008c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	db09      	blt.n	8008c66 <inv_icm20948_math_atan2_q15_fxp+0x6e>
            tmp = invn_convert_mult_q15_fxp(absy, invn_convert_inverse_q15_fxp(absx));
 8008c52:	6a38      	ldr	r0, [r7, #32]
 8008c54:	f7ff ff97 	bl	8008b86 <invn_convert_inverse_q15_fxp>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	4619      	mov	r1, r3
 8008c5c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008c5e:	f7ff fed4 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008c62:	61b8      	str	r0, [r7, #24]
 8008c64:	e008      	b.n	8008c78 <inv_icm20948_math_atan2_q15_fxp+0x80>
        else             // (pi/4, pi/2): tmp = abs(x)/abs(y);
            tmp = invn_convert_mult_q15_fxp(absx, invn_convert_inverse_q15_fxp(absy));
 8008c66:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008c68:	f7ff ff8d 	bl	8008b86 <invn_convert_inverse_q15_fxp>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	4619      	mov	r1, r3
 8008c70:	6a38      	ldr	r0, [r7, #32]
 8008c72:	f7ff feca 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008c76:	61b8      	str	r0, [r7, #24]

        tmp2=invn_convert_mult_q15_fxp(tmp, tmp);
 8008c78:	69b9      	ldr	r1, [r7, #24]
 8008c7a:	69b8      	ldr	r0, [r7, #24]
 8008c7c:	f7ff fec5 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008c80:	6138      	str	r0, [r7, #16]
         // Alternatively:
        tmp3 = invn_convert_mult_q15_fxp(constA7[3], tmp2);
 8008c82:	4b27      	ldr	r3, [pc, #156]	@ (8008d20 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008c84:	68db      	ldr	r3, [r3, #12]
 8008c86:	6939      	ldr	r1, [r7, #16]
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f7ff febe 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008c8e:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[2] + tmp3, tmp2);
 8008c90:	4b23      	ldr	r3, [pc, #140]	@ (8008d20 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008c92:	689a      	ldr	r2, [r3, #8]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	4413      	add	r3, r2
 8008c98:	6939      	ldr	r1, [r7, #16]
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f7ff feb5 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008ca0:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[1] + tmp3, tmp2);
 8008ca2:	4b1f      	ldr	r3, [pc, #124]	@ (8008d20 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	4413      	add	r3, r2
 8008caa:	6939      	ldr	r1, [r7, #16]
 8008cac:	4618      	mov	r0, r3
 8008cae:	f7ff feac 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008cb2:	60f8      	str	r0, [r7, #12]
        Z    = invn_convert_mult_q15_fxp(constA7[0] + tmp3, tmp);
 8008cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8008d20 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	4413      	add	r3, r2
 8008cbc:	69b9      	ldr	r1, [r7, #24]
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f7ff fea3 	bl	8008a0a <invn_convert_mult_q15_fxp>
 8008cc4:	6178      	str	r0, [r7, #20]

        if (absx < absy)
 8008cc6:	6a3a      	ldr	r2, [r7, #32]
 8008cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cca:	429a      	cmp	r2, r3
 8008ccc:	da08      	bge.n	8008ce0 <inv_icm20948_math_atan2_q15_fxp+0xe8>
            Z = PI15/2 - Z;
 8008cce:	4b15      	ldr	r3, [pc, #84]	@ (8008d24 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	0fda      	lsrs	r2, r3, #31
 8008cd4:	4413      	add	r3, r2
 8008cd6:	105b      	asrs	r3, r3, #1
 8008cd8:	461a      	mov	r2, r3
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	1ad3      	subs	r3, r2, r3
 8008cde:	617b      	str	r3, [r7, #20]

        if (x_q15 < 0) { // second and third quadrant
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	da0e      	bge.n	8008d04 <inv_icm20948_math_atan2_q15_fxp+0x10c>
            if (y_q15 < 0)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	da05      	bge.n	8008cf8 <inv_icm20948_math_atan2_q15_fxp+0x100>
                Z = -PI15 + Z;
 8008cec:	4b0d      	ldr	r3, [pc, #52]	@ (8008d24 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	697a      	ldr	r2, [r7, #20]
 8008cf2:	1ad3      	subs	r3, r2, r3
 8008cf4:	617b      	str	r3, [r7, #20]
 8008cf6:	e00b      	b.n	8008d10 <inv_icm20948_math_atan2_q15_fxp+0x118>
            else
                Z = PI15 - Z;
 8008cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8008d24 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8008cfa:	681a      	ldr	r2, [r3, #0]
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	1ad3      	subs	r3, r2, r3
 8008d00:	617b      	str	r3, [r7, #20]
 8008d02:	e005      	b.n	8008d10 <inv_icm20948_math_atan2_q15_fxp+0x118>
        }
        else { // fourth quadrant
            if (y_q15 < 0)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	da02      	bge.n	8008d10 <inv_icm20948_math_atan2_q15_fxp+0x118>
                Z = -Z;
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	425b      	negs	r3, r3
 8008d0e:	617b      	str	r3, [r7, #20]
        }
        angle = Z; // Note the result is angle in radians, expressed in Q15.
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	60bb      	str	r3, [r7, #8]
    }
    return angle;
 8008d14:	68bb      	ldr	r3, [r7, #8]
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3728      	adds	r7, #40	@ 0x28
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}
 8008d1e:	bf00      	nop
 8008d20:	2000020c 	.word	0x2000020c
 8008d24:	2000021c 	.word	0x2000021c

08008d28 <inv_icm20948_convert_int16_to_big8>:

uint8_t *inv_icm20948_convert_int16_to_big8(int16_t x, uint8_t *big8)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b083      	sub	sp, #12
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	4603      	mov	r3, r0
 8008d30:	6039      	str	r1, [r7, #0]
 8008d32:	80fb      	strh	r3, [r7, #6]
    big8[0] = (uint8_t)((x >> 8) & 0xff);
 8008d34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008d38:	121b      	asrs	r3, r3, #8
 8008d3a:	b21b      	sxth	r3, r3
 8008d3c:	b2da      	uxtb	r2, r3
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)(x & 0xff);
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	3301      	adds	r3, #1
 8008d46:	88fa      	ldrh	r2, [r7, #6]
 8008d48:	b2d2      	uxtb	r2, r2
 8008d4a:	701a      	strb	r2, [r3, #0]
    return big8;
 8008d4c:	683b      	ldr	r3, [r7, #0]
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	370c      	adds	r7, #12
 8008d52:	46bd      	mov	sp, r7
 8008d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d58:	4770      	bx	lr

08008d5a <inv_icm20948_convert_int32_to_big8>:

uint8_t *inv_icm20948_convert_int32_to_big8(int32_t x, uint8_t *big8)
{
 8008d5a:	b480      	push	{r7}
 8008d5c:	b083      	sub	sp, #12
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	6078      	str	r0, [r7, #4]
 8008d62:	6039      	str	r1, [r7, #0]
    big8[0] = (uint8_t)((x >> 24) & 0xff);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	161b      	asrs	r3, r3, #24
 8008d68:	b2da      	uxtb	r2, r3
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)((x >> 16) & 0xff);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	141a      	asrs	r2, r3, #16
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	3301      	adds	r3, #1
 8008d76:	b2d2      	uxtb	r2, r2
 8008d78:	701a      	strb	r2, [r3, #0]
    big8[2] = (uint8_t)((x >> 8) & 0xff);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	121a      	asrs	r2, r3, #8
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	3302      	adds	r3, #2
 8008d82:	b2d2      	uxtb	r2, r2
 8008d84:	701a      	strb	r2, [r3, #0]
    big8[3] = (uint8_t)(x & 0xff);
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	3303      	adds	r3, #3
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	b2d2      	uxtb	r2, r2
 8008d8e:	701a      	strb	r2, [r3, #0]
    return big8;
 8008d90:	683b      	ldr	r3, [r7, #0]
}
 8008d92:	4618      	mov	r0, r3
 8008d94:	370c      	adds	r7, #12
 8008d96:	46bd      	mov	sp, r7
 8008d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9c:	4770      	bx	lr

08008d9e <inv_icm20948_convert_big8_to_int32>:

int32_t inv_icm20948_convert_big8_to_int32(const uint8_t *big8)
{
 8008d9e:	b480      	push	{r7}
 8008da0:	b085      	sub	sp, #20
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	6078      	str	r0, [r7, #4]
    int32_t x;
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	781b      	ldrb	r3, [r3, #0]
 8008daa:	061a      	lsls	r2, r3, #24
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	3301      	adds	r3, #1
 8008db0:	781b      	ldrb	r3, [r3, #0]
 8008db2:	041b      	lsls	r3, r3, #16
 8008db4:	431a      	orrs	r2, r3
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	3302      	adds	r3, #2
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	021b      	lsls	r3, r3, #8
 8008dbe:	4313      	orrs	r3, r2
        | ((int32_t)big8[3]);
 8008dc0:	687a      	ldr	r2, [r7, #4]
 8008dc2:	3203      	adds	r2, #3
 8008dc4:	7812      	ldrb	r2, [r2, #0]
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	60fb      	str	r3, [r7, #12]
    return x;
 8008dca:	68fb      	ldr	r3, [r7, #12]
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3714      	adds	r7, #20
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <inv_icm20948_load_firmware>:

/** Loads the dmp firmware for the icm20948 part.
* @param[in] dmp_image_sram Load DMP3 image from SRAM.
*/
int inv_icm20948_load_firmware(struct inv_icm20948 * s, const unsigned char *dmp3_image, unsigned int dmp3_image_size)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b084      	sub	sp, #16
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	60b9      	str	r1, [r7, #8]
 8008de2:	607a      	str	r2, [r7, #4]
	return inv_icm20948_firmware_load(s, dmp3_image, dmp3_image_size, DMP_LOAD_START);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	b29a      	uxth	r2, r3
 8008de8:	2390      	movs	r3, #144	@ 0x90
 8008dea:	68b9      	ldr	r1, [r7, #8]
 8008dec:	68f8      	ldr	r0, [r7, #12]
 8008dee:	f000 ff4a 	bl	8009c86 <inv_icm20948_firmware_load>
 8008df2:	4603      	mov	r3, r0
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	3710      	adds	r7, #16
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}

08008dfc <inv_icm20948_get_dmp_start_address>:

/** Loads the dmp firmware for the icm20948 part.
* @param[out] dmp_cnfg The config item
*/
void inv_icm20948_get_dmp_start_address(struct inv_icm20948 * s, unsigned short *dmp_cnfg)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b083      	sub	sp, #12
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
 8008e04:	6039      	str	r1, [r7, #0]

	(void)s;

	*dmp_cnfg = DMP_START_ADDRESS;
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008e0c:	801a      	strh	r2, [r3, #0]
}
 8008e0e:	bf00      	nop
 8008e10:	370c      	adds	r7, #12
 8008e12:	46bd      	mov	sp, r7
 8008e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e18:	4770      	bx	lr

08008e1a <dmp_icm20948_set_data_output_control1>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - enable/disable data output in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_output_control1(struct inv_icm20948 * s, int output_mask)
{
 8008e1a:	b580      	push	{r7, lr}
 8008e1c:	b084      	sub	sp, #16
 8008e1e:	af00      	add	r7, sp, #0
 8008e20:	6078      	str	r0, [r7, #4]
 8008e22:	6039      	str	r1, [r7, #0]
  
    int result;
    unsigned char data_output_control_reg1[2];
    
    data_output_control_reg1[0] = (unsigned char)(output_mask >> 8);
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	121b      	asrs	r3, r3, #8
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	723b      	strb	r3, [r7, #8]
    data_output_control_reg1[1] = (unsigned char)(output_mask & 0xff);
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, data_output_control_reg1);
 8008e32:	f107 0308 	add.w	r3, r7, #8
 8008e36:	2202      	movs	r2, #2
 8008e38:	2140      	movs	r1, #64	@ 0x40
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f005 fa1b 	bl	800e276 <inv_icm20948_write_mems>
 8008e40:	60f8      	str	r0, [r7, #12]

    return result;
 8008e42:	68fb      	ldr	r3, [r7, #12]
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3710      	adds	r7, #16
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <dmp_icm20948_set_data_output_control2>:
*	GYRO_ACCURACY_SET	0x2000 - gyro accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	CPASS_ACCURACY_SET	0x1000 - compass accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	BATCH_MODE_EN		0x0100 - enable batching
*/
int dmp_icm20948_set_data_output_control2(struct inv_icm20948 * s, int output_mask)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
    int result;
	static unsigned char data_output_control_reg2[2]={0};
    
    data_output_control_reg2[0] = (unsigned char)(output_mask >> 8);
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	121b      	asrs	r3, r3, #8
 8008e5a:	b2da      	uxtb	r2, r3
 8008e5c:	4b08      	ldr	r3, [pc, #32]	@ (8008e80 <dmp_icm20948_set_data_output_control2+0x34>)
 8008e5e:	701a      	strb	r2, [r3, #0]
    data_output_control_reg2[1] = (unsigned char)(output_mask & 0xff);
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	b2da      	uxtb	r2, r3
 8008e64:	4b06      	ldr	r3, [pc, #24]	@ (8008e80 <dmp_icm20948_set_data_output_control2+0x34>)
 8008e66:	705a      	strb	r2, [r3, #1]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, data_output_control_reg2);
 8008e68:	4b05      	ldr	r3, [pc, #20]	@ (8008e80 <dmp_icm20948_set_data_output_control2+0x34>)
 8008e6a:	2202      	movs	r2, #2
 8008e6c:	2142      	movs	r1, #66	@ 0x42
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f005 fa01 	bl	800e276 <inv_icm20948_write_mems>
 8008e74:	60f8      	str	r0, [r7, #12]

    return result;
 8008e76:	68fb      	ldr	r3, [r7, #12]
}
 8008e78:	4618      	mov	r0, r3
 8008e7a:	3710      	adds	r7, #16
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	200010c4 	.word	0x200010c4

08008e84 <dmp_icm20948_reset_control_registers>:
/**
* Clears all output control registers:
*	data output control register 1, data output control register 2, data interrupt control register, motion event control regsiter, data ready status register
*/
int dmp_icm20948_reset_control_registers(struct inv_icm20948 * s)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b084      	sub	sp, #16
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
    int result;
    unsigned char data[4]={0};
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	60bb      	str	r3, [r7, #8]
    
    //reset data output control registers
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, &data[0]);
 8008e90:	f107 0308 	add.w	r3, r7, #8
 8008e94:	2202      	movs	r2, #2
 8008e96:	2140      	movs	r1, #64	@ 0x40
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f005 f9ec 	bl	800e276 <inv_icm20948_write_mems>
 8008e9e:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, &data[0]);
 8008ea0:	f107 0308 	add.w	r3, r7, #8
 8008ea4:	2202      	movs	r2, #2
 8008ea6:	2142      	movs	r1, #66	@ 0x42
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f005 f9e4 	bl	800e276 <inv_icm20948_write_mems>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	4413      	add	r3, r2
 8008eb4:	60fb      	str	r3, [r7, #12]

	//reset data interrupt control register
    result += inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, &data[0]);
 8008eb6:	f107 0308 	add.w	r3, r7, #8
 8008eba:	2202      	movs	r2, #2
 8008ebc:	214c      	movs	r1, #76	@ 0x4c
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f005 f9d9 	bl	800e276 <inv_icm20948_write_mems>
 8008ec4:	4602      	mov	r2, r0
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	4413      	add	r3, r2
 8008eca:	60fb      	str	r3, [r7, #12]

    //reset motion event control register
    result += inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, &data[0]);
 8008ecc:	f107 0308 	add.w	r3, r7, #8
 8008ed0:	2202      	movs	r2, #2
 8008ed2:	214e      	movs	r1, #78	@ 0x4e
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f005 f9ce 	bl	800e276 <inv_icm20948_write_mems>
 8008eda:	4602      	mov	r2, r0
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	4413      	add	r3, r2
 8008ee0:	60fb      	str	r3, [r7, #12]

    //reset data ready status register
    result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, &data[0]);
 8008ee2:	f107 0308 	add.w	r3, r7, #8
 8008ee6:	2202      	movs	r2, #2
 8008ee8:	218a      	movs	r1, #138	@ 0x8a
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f005 f9c3 	bl	800e276 <inv_icm20948_write_mems>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	4413      	add	r3, r2
 8008ef6:	60fb      	str	r3, [r7, #12]
	//result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(3, data)); //fixme

    if (result) 
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d001      	beq.n	8008f02 <dmp_icm20948_reset_control_registers+0x7e>
        return result;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	e000      	b.n	8008f04 <dmp_icm20948_reset_control_registers+0x80>

	return 0;
 8008f02:	2300      	movs	r3, #0
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3710      	adds	r7, #16
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <dmp_icm20948_set_data_interrupt_control>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - data output defined in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_interrupt_control(struct inv_icm20948 * s, uint32_t interrupt_ctl)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b084      	sub	sp, #16
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[2]={0};
 8008f16:	2300      	movs	r3, #0
 8008f18:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, inv_icm20948_convert_int16_to_big8(interrupt_ctl, big8));
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	b21b      	sxth	r3, r3
 8008f1e:	f107 0208 	add.w	r2, r7, #8
 8008f22:	4611      	mov	r1, r2
 8008f24:	4618      	mov	r0, r3
 8008f26:	f7ff feff 	bl	8008d28 <inv_icm20948_convert_int16_to_big8>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	2202      	movs	r2, #2
 8008f2e:	214c      	movs	r1, #76	@ 0x4c
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f005 f9a0 	bl	800e276 <inv_icm20948_write_mems>
 8008f36:	60f8      	str	r0, [r7, #12]

    if (result) 
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d001      	beq.n	8008f42 <dmp_icm20948_set_data_interrupt_control+0x36>
        return result;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	e000      	b.n	8008f44 <dmp_icm20948_set_data_interrupt_control+0x38>

	return 0;
 8008f42:	2300      	movs	r3, #0
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3710      	adds	r7, #16
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <dmp_icm20948_set_FIFO_watermark>:
/**
* Sets FIFO watermark. DMP will send FIFO interrupt if FIFO count > FIFO watermark
* @param[in] fifo_wm	FIFO watermark set to 80% of actual FIFO size by default
*/
int dmp_icm20948_set_FIFO_watermark(struct inv_icm20948 * s, unsigned short fifo_wm)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b084      	sub	sp, #16
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	460b      	mov	r3, r1
 8008f56:	807b      	strh	r3, [r7, #2]
    int result;
	unsigned char big8[2]={0};
 8008f58:	2300      	movs	r3, #0
 8008f5a:	813b      	strh	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, FIFO_WATERMARK, 2, inv_icm20948_convert_int16_to_big8(fifo_wm,big8));
 8008f5c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008f60:	f107 0208 	add.w	r2, r7, #8
 8008f64:	4611      	mov	r1, r2
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7ff fede 	bl	8008d28 <inv_icm20948_convert_int16_to_big8>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	2202      	movs	r2, #2
 8008f70:	f44f 71ff 	mov.w	r1, #510	@ 0x1fe
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f005 f97e 	bl	800e276 <inv_icm20948_write_mems>
 8008f7a:	60f8      	str	r0, [r7, #12]

	if (result)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d001      	beq.n	8008f86 <dmp_icm20948_set_FIFO_watermark+0x3a>
        return result;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	e000      	b.n	8008f88 <dmp_icm20948_set_FIFO_watermark+0x3c>

	return 0;
 8008f86:	2300      	movs	r3, #0
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3710      	adds	r7, #16
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <dmp_icm20948_set_data_rdy_status>:
*	gyro samples available		0x1
*	accel samples available		0x2
*	secondary samples available	0x8
*/
int dmp_icm20948_set_data_rdy_status(struct inv_icm20948 * s, unsigned short data_rdy)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b084      	sub	sp, #16
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	460b      	mov	r3, r1
 8008f9a:	807b      	strh	r3, [r7, #2]
	int result;
    unsigned char big8[2]={0};
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(data_rdy, big8));
 8008fa0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008fa4:	f107 0208 	add.w	r2, r7, #8
 8008fa8:	4611      	mov	r1, r2
 8008faa:	4618      	mov	r0, r3
 8008fac:	f7ff febc 	bl	8008d28 <inv_icm20948_convert_int16_to_big8>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	2202      	movs	r2, #2
 8008fb4:	218a      	movs	r1, #138	@ 0x8a
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f005 f95d 	bl	800e276 <inv_icm20948_write_mems>
 8008fbc:	60f8      	str	r0, [r7, #12]

    if (result) 
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d001      	beq.n	8008fc8 <dmp_icm20948_set_data_rdy_status+0x38>
        return result;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	e000      	b.n	8008fca <dmp_icm20948_set_data_rdy_status+0x3a>

	return 0;
 8008fc8:	2300      	movs	r3, #0
}
 8008fca:	4618      	mov	r0, r3
 8008fcc:	3710      	adds	r7, #16
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}

08008fd2 <dmp_icm20948_set_motion_event_control>:
*	GEOMAG_EN			0x0008 - Geomag algorithm execution
*	BTS_LTS_EN          0x0004 - bring & look to see
*	BAC_ACCEL_ONLY_EN   0x0002 - run BAC as accel only
*/
int dmp_icm20948_set_motion_event_control(struct inv_icm20948 * s, unsigned short output_mask)
{
 8008fd2:	b580      	push	{r7, lr}
 8008fd4:	b084      	sub	sp, #16
 8008fd6:	af00      	add	r7, sp, #0
 8008fd8:	6078      	str	r0, [r7, #4]
 8008fda:	460b      	mov	r3, r1
 8008fdc:	807b      	strh	r3, [r7, #2]
    int result;
    unsigned char motion_event_control_reg[2];
    
    motion_event_control_reg[0] = (unsigned char)(output_mask >> 8);
 8008fde:	887b      	ldrh	r3, [r7, #2]
 8008fe0:	0a1b      	lsrs	r3, r3, #8
 8008fe2:	b29b      	uxth	r3, r3
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	723b      	strb	r3, [r7, #8]
    motion_event_control_reg[1] = (unsigned char)(output_mask & 0xff);
 8008fe8:	887b      	ldrh	r3, [r7, #2]
 8008fea:	b2db      	uxtb	r3, r3
 8008fec:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, motion_event_control_reg);
 8008fee:	f107 0308 	add.w	r3, r7, #8
 8008ff2:	2202      	movs	r2, #2
 8008ff4:	214e      	movs	r1, #78	@ 0x4e
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f005 f93d 	bl	800e276 <inv_icm20948_write_mems>
 8008ffc:	60f8      	str	r0, [r7, #12]

    return result;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
}
 8009000:	4618      	mov	r0, r3
 8009002:	3710      	adds	r7, #16
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <dmp_icm20948_set_sensor_rate>:
*		INV_SENSOR_INVALID,
*	};					
* @param[in] divider	desired ODR = base engine rate/(divider + 1)
*/
int dmp_icm20948_set_sensor_rate(struct inv_icm20948 * s, int invSensor, short divider)
{
 8009008:	b590      	push	{r4, r7, lr}
 800900a:	b089      	sub	sp, #36	@ 0x24
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	4613      	mov	r3, r2
 8009014:	80fb      	strh	r3, [r7, #6]
	int result;
    unsigned char big8[2]={0};
 8009016:	2300      	movs	r3, #0
 8009018:	82bb      	strh	r3, [r7, #20]
	int odr_addr = 0;
 800901a:	2300      	movs	r3, #0
 800901c:	61fb      	str	r3, [r7, #28]

    switch (invSensor) {
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	2b0c      	cmp	r3, #12
 8009022:	d83e      	bhi.n	80090a2 <dmp_icm20948_set_sensor_rate+0x9a>
 8009024:	a201      	add	r2, pc, #4	@ (adr r2, 800902c <dmp_icm20948_set_sensor_rate+0x24>)
 8009026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800902a:	bf00      	nop
 800902c:	08009061 	.word	0x08009061
 8009030:	08009067 	.word	0x08009067
 8009034:	080090a3 	.word	0x080090a3
 8009038:	0800906d 	.word	0x0800906d
 800903c:	08009073 	.word	0x08009073
 8009040:	08009079 	.word	0x08009079
 8009044:	0800907f 	.word	0x0800907f
 8009048:	08009085 	.word	0x08009085
 800904c:	0800908b 	.word	0x0800908b
 8009050:	08009091 	.word	0x08009091
 8009054:	08009097 	.word	0x08009097
 8009058:	0800909d 	.word	0x0800909d
 800905c:	080090a3 	.word	0x080090a3
		case INV_SENSOR_ACCEL:
			odr_addr = ODR_ACCEL;
 8009060:	23be      	movs	r3, #190	@ 0xbe
 8009062:	61fb      	str	r3, [r7, #28]
			break;
 8009064:	e01d      	b.n	80090a2 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GYRO:
			odr_addr = ODR_GYRO;
 8009066:	23ba      	movs	r3, #186	@ 0xba
 8009068:	61fb      	str	r3, [r7, #28]
			break;
 800906a:	e01a      	b.n	80090a2 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_COMPASS:
			odr_addr = ODR_CPASS;
 800906c:	23b6      	movs	r3, #182	@ 0xb6
 800906e:	61fb      	str	r3, [r7, #28]
			break;
 8009070:	e017      	b.n	80090a2 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_ALS:
			odr_addr = ODR_ALS;
 8009072:	23b2      	movs	r3, #178	@ 0xb2
 8009074:	61fb      	str	r3, [r7, #28]
			break;
 8009076:	e014      	b.n	80090a2 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_SIXQ:
			odr_addr = ODR_QUAT6;
 8009078:	23ac      	movs	r3, #172	@ 0xac
 800907a:	61fb      	str	r3, [r7, #28]
			break;
 800907c:	e011      	b.n	80090a2 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_NINEQ:
			odr_addr = ODR_QUAT9;
 800907e:	23a8      	movs	r3, #168	@ 0xa8
 8009080:	61fb      	str	r3, [r7, #28]
			break;
 8009082:	e00e      	b.n	80090a2 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GEOMAG:
			odr_addr = ODR_GEOMAG;
 8009084:	23a0      	movs	r3, #160	@ 0xa0
 8009086:	61fb      	str	r3, [r7, #28]
			break;
 8009088:	e00b      	b.n	80090a2 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PEDQ:
			odr_addr = ODR_PQUAT6;
 800908a:	23a4      	movs	r3, #164	@ 0xa4
 800908c:	61fb      	str	r3, [r7, #28]
			break;
 800908e:	e008      	b.n	80090a2 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PRESSURE:
			odr_addr = ODR_PRESSURE;
 8009090:	23bc      	movs	r3, #188	@ 0xbc
 8009092:	61fb      	str	r3, [r7, #28]
			break;
 8009094:	e005      	b.n	80090a2 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_GYRO:
			odr_addr = ODR_GYRO_CALIBR;
 8009096:	23b8      	movs	r3, #184	@ 0xb8
 8009098:	61fb      	str	r3, [r7, #28]
			break;
 800909a:	e002      	b.n	80090a2 <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_COMPASS:
			odr_addr = ODR_CPASS_CALIBR;
 800909c:	23b4      	movs	r3, #180	@ 0xb4
 800909e:	61fb      	str	r3, [r7, #28]
			break;
 80090a0:	bf00      	nop
		case INV_SENSOR_STEP_COUNTER:
			//odr_addr = PED_RATE + 2; //PED_RATE is a 4-byte address but only writing 2 bytes here
			break;
    }	

    result = inv_icm20948_write_mems(s, odr_addr, 2, inv_icm20948_convert_int16_to_big8(divider, big8));
 80090a2:	69fb      	ldr	r3, [r7, #28]
 80090a4:	b29c      	uxth	r4, r3
 80090a6:	f107 0214 	add.w	r2, r7, #20
 80090aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80090ae:	4611      	mov	r1, r2
 80090b0:	4618      	mov	r0, r3
 80090b2:	f7ff fe39 	bl	8008d28 <inv_icm20948_convert_int16_to_big8>
 80090b6:	4603      	mov	r3, r0
 80090b8:	2202      	movs	r2, #2
 80090ba:	4621      	mov	r1, r4
 80090bc:	68f8      	ldr	r0, [r7, #12]
 80090be:	f005 f8da 	bl	800e276 <inv_icm20948_write_mems>
 80090c2:	61b8      	str	r0, [r7, #24]

	if (result)
 80090c4:	69bb      	ldr	r3, [r7, #24]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d001      	beq.n	80090ce <dmp_icm20948_set_sensor_rate+0xc6>
        return result;
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	e000      	b.n	80090d0 <dmp_icm20948_set_sensor_rate+0xc8>

	return 0;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3724      	adds	r7, #36	@ 0x24
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd90      	pop	{r4, r7, pc}

080090d8 <dmp_icm20948_set_batchmode_params>:
*	BIT 1 set: 2 - tie to accel
*	BIT 2 set: 4 - tie to pressure in Diamond
*	BIT 3 set: 8 - tie to secondary
*/
int dmp_icm20948_set_batchmode_params(struct inv_icm20948 * s, unsigned int thld, short mask)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b088      	sub	sp, #32
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	60b9      	str	r1, [r7, #8]
 80090e2:	4613      	mov	r3, r2
 80090e4:	80fb      	strh	r3, [r7, #6]
    int result;
	unsigned char big8[4]={0};
 80090e6:	2300      	movs	r3, #0
 80090e8:	61bb      	str	r3, [r7, #24]
	unsigned char data[2]={0};
 80090ea:	2300      	movs	r3, #0
 80090ec:	82bb      	strh	r3, [r7, #20]

	result = inv_icm20948_write_mems(s, BM_BATCH_CNTR, 4, big8);
 80090ee:	f107 0318 	add.w	r3, r7, #24
 80090f2:	2204      	movs	r2, #4
 80090f4:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 80090f8:	68f8      	ldr	r0, [r7, #12]
 80090fa:	f005 f8bc 	bl	800e276 <inv_icm20948_write_mems>
 80090fe:	61f8      	str	r0, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_THLD, 4, inv_icm20948_convert_int32_to_big8(thld,big8));
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	f107 0218 	add.w	r2, r7, #24
 8009106:	4611      	mov	r1, r2
 8009108:	4618      	mov	r0, r3
 800910a:	f7ff fe26 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 800910e:	4603      	mov	r3, r0
 8009110:	2204      	movs	r2, #4
 8009112:	f44f 719e 	mov.w	r1, #316	@ 0x13c
 8009116:	68f8      	ldr	r0, [r7, #12]
 8009118:	f005 f8ad 	bl	800e276 <inv_icm20948_write_mems>
 800911c:	4602      	mov	r2, r0
 800911e:	69fb      	ldr	r3, [r7, #28]
 8009120:	4413      	add	r3, r2
 8009122:	61fb      	str	r3, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_MASK, 2, inv_icm20948_convert_int16_to_big8(mask,data));
 8009124:	f107 0214 	add.w	r2, r7, #20
 8009128:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800912c:	4611      	mov	r1, r2
 800912e:	4618      	mov	r0, r3
 8009130:	f7ff fdfa 	bl	8008d28 <inv_icm20948_convert_int16_to_big8>
 8009134:	4603      	mov	r3, r0
 8009136:	2202      	movs	r2, #2
 8009138:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 800913c:	68f8      	ldr	r0, [r7, #12]
 800913e:	f005 f89a 	bl	800e276 <inv_icm20948_write_mems>
 8009142:	4602      	mov	r2, r0
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	4413      	add	r3, r2
 8009148:	61fb      	str	r3, [r7, #28]

	if (result)
 800914a:	69fb      	ldr	r3, [r7, #28]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d001      	beq.n	8009154 <dmp_icm20948_set_batchmode_params+0x7c>
        return result;
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	e000      	b.n	8009156 <dmp_icm20948_set_batchmode_params+0x7e>

	return 0;
 8009154:	2300      	movs	r3, #0
}
 8009156:	4618      	mov	r0, r3
 8009158:	3720      	adds	r7, #32
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}

0800915e <dmp_icm20948_set_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_set_bias_acc(struct inv_icm20948 * s, int *bias)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b084      	sub	sp, #16
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 8009168:	2300      	movs	r3, #0
 800916a:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f107 0208 	add.w	r2, r7, #8
 8009174:	4611      	mov	r1, r2
 8009176:	4618      	mov	r0, r3
 8009178:	f7ff fdef 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 800917c:	4603      	mov	r3, r0
 800917e:	2204      	movs	r2, #4
 8009180:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f005 f876 	bl	800e276 <inv_icm20948_write_mems>
 800918a:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	3304      	adds	r3, #4
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f107 0208 	add.w	r2, r7, #8
 8009196:	4611      	mov	r1, r2
 8009198:	4618      	mov	r0, r3
 800919a:	f7ff fdde 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 800919e:	4603      	mov	r3, r0
 80091a0:	2204      	movs	r2, #4
 80091a2:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f005 f865 	bl	800e276 <inv_icm20948_write_mems>
 80091ac:	4602      	mov	r2, r0
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	4413      	add	r3, r2
 80091b2:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	3308      	adds	r3, #8
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f107 0208 	add.w	r2, r7, #8
 80091be:	4611      	mov	r1, r2
 80091c0:	4618      	mov	r0, r3
 80091c2:	f7ff fdca 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 80091c6:	4603      	mov	r3, r0
 80091c8:	2204      	movs	r2, #4
 80091ca:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f005 f851 	bl	800e276 <inv_icm20948_write_mems>
 80091d4:	4602      	mov	r2, r0
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	4413      	add	r3, r2
 80091da:	60fb      	str	r3, [r7, #12]
	
	if (result)
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d001      	beq.n	80091e6 <dmp_icm20948_set_bias_acc+0x88>
		return result;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	e000      	b.n	80091e8 <dmp_icm20948_set_bias_acc+0x8a>

	return 0; 
 80091e6:	2300      	movs	r3, #0
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3710      	adds	r7, #16
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}

080091f0 <dmp_icm20948_set_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_set_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 80091fa:	2300      	movs	r3, #0
 80091fc:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f107 0208 	add.w	r2, r7, #8
 8009206:	4611      	mov	r1, r2
 8009208:	4618      	mov	r0, r3
 800920a:	f7ff fda6 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 800920e:	4603      	mov	r3, r0
 8009210:	2204      	movs	r2, #4
 8009212:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f005 f82d 	bl	800e276 <inv_icm20948_write_mems>
 800921c:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	3304      	adds	r3, #4
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f107 0208 	add.w	r2, r7, #8
 8009228:	4611      	mov	r1, r2
 800922a:	4618      	mov	r0, r3
 800922c:	f7ff fd95 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009230:	4603      	mov	r3, r0
 8009232:	2204      	movs	r2, #4
 8009234:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f005 f81c 	bl	800e276 <inv_icm20948_write_mems>
 800923e:	4602      	mov	r2, r0
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	4413      	add	r3, r2
 8009244:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	3308      	adds	r3, #8
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f107 0208 	add.w	r2, r7, #8
 8009250:	4611      	mov	r1, r2
 8009252:	4618      	mov	r0, r3
 8009254:	f7ff fd81 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009258:	4603      	mov	r3, r0
 800925a:	2204      	movs	r2, #4
 800925c:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f005 f808 	bl	800e276 <inv_icm20948_write_mems>
 8009266:	4602      	mov	r2, r0
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	4413      	add	r3, r2
 800926c:	60fb      	str	r3, [r7, #12]
	
	if (result)
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d001      	beq.n	8009278 <dmp_icm20948_set_bias_gyr+0x88>
		return result;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	e000      	b.n	800927a <dmp_icm20948_set_bias_gyr+0x8a>

	return 0; 
 8009278:	2300      	movs	r3, #0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <dmp_icm20948_set_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_set_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b084      	sub	sp, #16
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
 800928a:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800928c:	2300      	movs	r3, #0
 800928e:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f107 0208 	add.w	r2, r7, #8
 8009298:	4611      	mov	r1, r2
 800929a:	4618      	mov	r0, r3
 800929c:	f7ff fd5d 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2204      	movs	r2, #4
 80092a4:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f004 ffe4 	bl	800e276 <inv_icm20948_write_mems>
 80092ae:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	3304      	adds	r3, #4
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f107 0208 	add.w	r2, r7, #8
 80092ba:	4611      	mov	r1, r2
 80092bc:	4618      	mov	r0, r3
 80092be:	f7ff fd4c 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2204      	movs	r2, #4
 80092c6:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f004 ffd3 	bl	800e276 <inv_icm20948_write_mems>
 80092d0:	4602      	mov	r2, r0
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	4413      	add	r3, r2
 80092d6:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	3308      	adds	r3, #8
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f107 0208 	add.w	r2, r7, #8
 80092e2:	4611      	mov	r1, r2
 80092e4:	4618      	mov	r0, r3
 80092e6:	f7ff fd38 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 80092ea:	4603      	mov	r3, r0
 80092ec:	2204      	movs	r2, #4
 80092ee:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f004 ffbf 	bl	800e276 <inv_icm20948_write_mems>
 80092f8:	4602      	mov	r2, r0
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	4413      	add	r3, r2
 80092fe:	60fb      	str	r3, [r7, #12]
	
	if (result)
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d001      	beq.n	800930a <dmp_icm20948_set_bias_cmp+0x88>
		return result;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	e000      	b.n	800930c <dmp_icm20948_set_bias_cmp+0x8a>

	return 0; 
 800930a:	2300      	movs	r3, #0
}
 800930c:	4618      	mov	r0, r3
 800930e:	3710      	adds	r7, #16
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <dmp_icm20948_get_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_get_bias_acc(struct inv_icm20948 * s, int *bias)
{
 8009314:	b590      	push	{r4, r7, lr}
 8009316:	b085      	sub	sp, #20
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800931e:	2300      	movs	r3, #0
 8009320:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, ACCEL_BIAS_X, 4, big8);
 8009322:	f107 0308 	add.w	r3, r7, #8
 8009326:	2204      	movs	r2, #4
 8009328:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f004 febe 	bl	800e0ae <inv_icm20948_read_mems>
 8009332:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 8009334:	f107 0308 	add.w	r3, r7, #8
 8009338:	4618      	mov	r0, r3
 800933a:	f7ff fd30 	bl	8008d9e <inv_icm20948_convert_big8_to_int32>
 800933e:	4602      	mov	r2, r0
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Y, 4, big8);
 8009344:	f107 0308 	add.w	r3, r7, #8
 8009348:	2204      	movs	r2, #4
 800934a:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f004 fead 	bl	800e0ae <inv_icm20948_read_mems>
 8009354:	4602      	mov	r2, r0
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	4413      	add	r3, r2
 800935a:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	1d1c      	adds	r4, r3, #4
 8009360:	f107 0308 	add.w	r3, r7, #8
 8009364:	4618      	mov	r0, r3
 8009366:	f7ff fd1a 	bl	8008d9e <inv_icm20948_convert_big8_to_int32>
 800936a:	4603      	mov	r3, r0
 800936c:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Z, 4, big8);
 800936e:	f107 0308 	add.w	r3, r7, #8
 8009372:	2204      	movs	r2, #4
 8009374:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f004 fe98 	bl	800e0ae <inv_icm20948_read_mems>
 800937e:	4602      	mov	r2, r0
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	4413      	add	r3, r2
 8009384:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	f103 0408 	add.w	r4, r3, #8
 800938c:	f107 0308 	add.w	r3, r7, #8
 8009390:	4618      	mov	r0, r3
 8009392:	f7ff fd04 	bl	8008d9e <inv_icm20948_convert_big8_to_int32>
 8009396:	4603      	mov	r3, r0
 8009398:	6023      	str	r3, [r4, #0]

	if (result)
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d001      	beq.n	80093a4 <dmp_icm20948_get_bias_acc+0x90>
		return result;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	e000      	b.n	80093a6 <dmp_icm20948_get_bias_acc+0x92>

	return 0; 
 80093a4:	2300      	movs	r3, #0
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3714      	adds	r7, #20
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd90      	pop	{r4, r7, pc}

080093ae <dmp_icm20948_get_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_get_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 80093ae:	b590      	push	{r4, r7, lr}
 80093b0:	b085      	sub	sp, #20
 80093b2:	af00      	add	r7, sp, #0
 80093b4:	6078      	str	r0, [r7, #4]
 80093b6:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 80093b8:	2300      	movs	r3, #0
 80093ba:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, GYRO_BIAS_X, 4, big8);
 80093bc:	f107 0308 	add.w	r3, r7, #8
 80093c0:	2204      	movs	r2, #4
 80093c2:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f004 fe71 	bl	800e0ae <inv_icm20948_read_mems>
 80093cc:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 80093ce:	f107 0308 	add.w	r3, r7, #8
 80093d2:	4618      	mov	r0, r3
 80093d4:	f7ff fce3 	bl	8008d9e <inv_icm20948_convert_big8_to_int32>
 80093d8:	4602      	mov	r2, r0
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Y, 4, big8);
 80093de:	f107 0308 	add.w	r3, r7, #8
 80093e2:	2204      	movs	r2, #4
 80093e4:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	f004 fe60 	bl	800e0ae <inv_icm20948_read_mems>
 80093ee:	4602      	mov	r2, r0
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	4413      	add	r3, r2
 80093f4:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	1d1c      	adds	r4, r3, #4
 80093fa:	f107 0308 	add.w	r3, r7, #8
 80093fe:	4618      	mov	r0, r3
 8009400:	f7ff fccd 	bl	8008d9e <inv_icm20948_convert_big8_to_int32>
 8009404:	4603      	mov	r3, r0
 8009406:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Z, 4, big8);
 8009408:	f107 0308 	add.w	r3, r7, #8
 800940c:	2204      	movs	r2, #4
 800940e:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f004 fe4b 	bl	800e0ae <inv_icm20948_read_mems>
 8009418:	4602      	mov	r2, r0
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	4413      	add	r3, r2
 800941e:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	f103 0408 	add.w	r4, r3, #8
 8009426:	f107 0308 	add.w	r3, r7, #8
 800942a:	4618      	mov	r0, r3
 800942c:	f7ff fcb7 	bl	8008d9e <inv_icm20948_convert_big8_to_int32>
 8009430:	4603      	mov	r3, r0
 8009432:	6023      	str	r3, [r4, #0]
	
	if (result)
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d001      	beq.n	800943e <dmp_icm20948_get_bias_gyr+0x90>
		return result;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	e000      	b.n	8009440 <dmp_icm20948_get_bias_gyr+0x92>

	return 0; 
 800943e:	2300      	movs	r3, #0
}
 8009440:	4618      	mov	r0, r3
 8009442:	3714      	adds	r7, #20
 8009444:	46bd      	mov	sp, r7
 8009446:	bd90      	pop	{r4, r7, pc}

08009448 <dmp_icm20948_get_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_get_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 8009448:	b590      	push	{r4, r7, lr}
 800944a:	b085      	sub	sp, #20
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 8009452:	2300      	movs	r3, #0
 8009454:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, CPASS_BIAS_X, 4, big8);
 8009456:	f107 0308 	add.w	r3, r7, #8
 800945a:	2204      	movs	r2, #4
 800945c:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f004 fe24 	bl	800e0ae <inv_icm20948_read_mems>
 8009466:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 8009468:	f107 0308 	add.w	r3, r7, #8
 800946c:	4618      	mov	r0, r3
 800946e:	f7ff fc96 	bl	8008d9e <inv_icm20948_convert_big8_to_int32>
 8009472:	4602      	mov	r2, r0
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Y, 4, big8);
 8009478:	f107 0308 	add.w	r3, r7, #8
 800947c:	2204      	movs	r2, #4
 800947e:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f004 fe13 	bl	800e0ae <inv_icm20948_read_mems>
 8009488:	4602      	mov	r2, r0
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	4413      	add	r3, r2
 800948e:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	1d1c      	adds	r4, r3, #4
 8009494:	f107 0308 	add.w	r3, r7, #8
 8009498:	4618      	mov	r0, r3
 800949a:	f7ff fc80 	bl	8008d9e <inv_icm20948_convert_big8_to_int32>
 800949e:	4603      	mov	r3, r0
 80094a0:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Z, 4, big8);
 80094a2:	f107 0308 	add.w	r3, r7, #8
 80094a6:	2204      	movs	r2, #4
 80094a8:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f004 fdfe 	bl	800e0ae <inv_icm20948_read_mems>
 80094b2:	4602      	mov	r2, r0
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	4413      	add	r3, r2
 80094b8:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	f103 0408 	add.w	r4, r3, #8
 80094c0:	f107 0308 	add.w	r3, r7, #8
 80094c4:	4618      	mov	r0, r3
 80094c6:	f7ff fc6a 	bl	8008d9e <inv_icm20948_convert_big8_to_int32>
 80094ca:	4603      	mov	r3, r0
 80094cc:	6023      	str	r3, [r4, #0]

	if (result)
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d001      	beq.n	80094d8 <dmp_icm20948_get_bias_cmp+0x90>
		return result;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	e000      	b.n	80094da <dmp_icm20948_get_bias_cmp+0x92>

	return 0; 
 80094d8:	2300      	movs	r3, #0
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3714      	adds	r7, #20
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd90      	pop	{r4, r7, pc}

080094e2 <dmp_icm20948_set_gyro_sf>:
/**
* Sets the gyro_sf used by quaternions on the DMP.
* @param[in] gyro_sf	see inv_icm20948_set_gyro_sf() for value to set based on gyro rate and gyro fullscale range
*/
int dmp_icm20948_set_gyro_sf(struct inv_icm20948 * s, long gyro_sf)
{
 80094e2:	b580      	push	{r7, lr}
 80094e4:	b084      	sub	sp, #16
 80094e6:	af00      	add	r7, sp, #0
 80094e8:	6078      	str	r0, [r7, #4]
 80094ea:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4];

    result = inv_icm20948_write_mems(s, GYRO_SF, 4, inv_icm20948_convert_int32_to_big8(gyro_sf, big8));
 80094ec:	f107 0308 	add.w	r3, r7, #8
 80094f0:	4619      	mov	r1, r3
 80094f2:	6838      	ldr	r0, [r7, #0]
 80094f4:	f7ff fc31 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2204      	movs	r2, #4
 80094fc:	f44f 7198 	mov.w	r1, #304	@ 0x130
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f004 feb8 	bl	800e276 <inv_icm20948_write_mems>
 8009506:	60f8      	str	r0, [r7, #12]

    return result;
 8009508:	68fb      	ldr	r3, [r7, #12]
}
 800950a:	4618      	mov	r0, r3
 800950c:	3710      	adds	r7, #16
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <dmp_icm20948_set_accel_feedback_gain>:
/**
* Sets the accel gain used by accel quaternion on the DMP.
* @param[in] accel_gain		value changes with accel engine rate
*/
int dmp_icm20948_set_accel_feedback_gain(struct inv_icm20948 * s, int accel_gain)
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b084      	sub	sp, #16
 8009516:	af00      	add	r7, sp, #0
 8009518:	6078      	str	r0, [r7, #4]
 800951a:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 800951c:	2300      	movs	r3, #0
 800951e:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, ACCEL_ONLY_GAIN, 4, inv_icm20948_convert_int32_to_big8(accel_gain, big8));
 8009520:	f107 0308 	add.w	r3, r7, #8
 8009524:	4619      	mov	r1, r3
 8009526:	6838      	ldr	r0, [r7, #0]
 8009528:	f7ff fc17 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 800952c:	4603      	mov	r3, r0
 800952e:	2204      	movs	r2, #4
 8009530:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f004 fe9e 	bl	800e276 <inv_icm20948_write_mems>
 800953a:	60f8      	str	r0, [r7, #12]

	if (result)
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d001      	beq.n	8009546 <dmp_icm20948_set_accel_feedback_gain+0x34>
        return result;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	e000      	b.n	8009548 <dmp_icm20948_set_accel_feedback_gain+0x36>

	return 0;
 8009546:	2300      	movs	r3, #0
}
 8009548:	4618      	mov	r0, r3
 800954a:	3710      	adds	r7, #16
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}

08009550 <dmp_icm20948_set_accel_cal_params>:
*	[0] = ACCEL_CAL_ALPHA_VAR
*	[1] = ACCEL_CAL_A_VAR
*   [2] = ACCEL_CAL_DIV - divider from hardware accel engine rate such that acce cal runs at accel_engine_rate/(divider+1)
*/
int dmp_icm20948_set_accel_cal_params(struct inv_icm20948 * s, int *accel_cal)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 800955a:	2300      	movs	r3, #0
 800955c:	60bb      	str	r3, [r7, #8]

    result  = inv_icm20948_write_mems(s, ACCEL_ALPHA_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_ALPHA_VAR], big8));
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f107 0208 	add.w	r2, r7, #8
 8009566:	4611      	mov	r1, r2
 8009568:	4618      	mov	r0, r3
 800956a:	f7ff fbf6 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 800956e:	4603      	mov	r3, r0
 8009570:	2204      	movs	r2, #4
 8009572:	f44f 61b6 	mov.w	r1, #1456	@ 0x5b0
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f004 fe7d 	bl	800e276 <inv_icm20948_write_mems>
 800957c:	60f8      	str	r0, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_A_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_A_VAR], big8));
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	3304      	adds	r3, #4
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f107 0208 	add.w	r2, r7, #8
 8009588:	4611      	mov	r1, r2
 800958a:	4618      	mov	r0, r3
 800958c:	f7ff fbe5 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009590:	4603      	mov	r3, r0
 8009592:	2204      	movs	r2, #4
 8009594:	f44f 61b8 	mov.w	r1, #1472	@ 0x5c0
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f004 fe6c 	bl	800e276 <inv_icm20948_write_mems>
 800959e:	4602      	mov	r2, r0
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_CAL_RATE, 2, inv_icm20948_convert_int16_to_big8(accel_cal[ACCEL_CAL_DIV], big8));
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	3308      	adds	r3, #8
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	b21b      	sxth	r3, r3
 80095ae:	f107 0208 	add.w	r2, r7, #8
 80095b2:	4611      	mov	r1, r2
 80095b4:	4618      	mov	r0, r3
 80095b6:	f7ff fbb7 	bl	8008d28 <inv_icm20948_convert_int16_to_big8>
 80095ba:	4603      	mov	r3, r0
 80095bc:	2202      	movs	r2, #2
 80095be:	f240 51e4 	movw	r1, #1508	@ 0x5e4
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f004 fe57 	bl	800e276 <inv_icm20948_write_mems>
 80095c8:	4602      	mov	r2, r0
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	4313      	orrs	r3, r2
 80095ce:	60fb      	str	r3, [r7, #12]

	if (result)
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d001      	beq.n	80095da <dmp_icm20948_set_accel_cal_params+0x8a>
        return result;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	e000      	b.n	80095dc <dmp_icm20948_set_accel_cal_params+0x8c>

	return 0;
 80095da:	2300      	movs	r3, #0
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3710      	adds	r7, #16
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <dmp_icm20948_set_compass_matrix>:
/**
* Sets compass orientation matrix to DMP.
* @param[in] compass_mtx
*/
int dmp_icm20948_set_compass_matrix(struct inv_icm20948 * s, int *compass_mtx)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b084      	sub	sp, #16
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 80095ee:	2300      	movs	r3, #0
 80095f0:	60bb      	str	r3, [r7, #8]
	    
    result = inv_icm20948_write_mems(s, CPASS_MTX_00, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[0], big8));
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f107 0208 	add.w	r2, r7, #8
 80095fa:	4611      	mov	r1, r2
 80095fc:	4618      	mov	r0, r3
 80095fe:	f7ff fbac 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009602:	4603      	mov	r3, r0
 8009604:	2204      	movs	r2, #4
 8009606:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f004 fe33 	bl	800e276 <inv_icm20948_write_mems>
 8009610:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_01, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[1], big8));
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	3304      	adds	r3, #4
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f107 0208 	add.w	r2, r7, #8
 800961c:	4611      	mov	r1, r2
 800961e:	4618      	mov	r0, r3
 8009620:	f7ff fb9b 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009624:	4603      	mov	r3, r0
 8009626:	2204      	movs	r2, #4
 8009628:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f004 fe22 	bl	800e276 <inv_icm20948_write_mems>
 8009632:	4602      	mov	r2, r0
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	4413      	add	r3, r2
 8009638:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_02, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[2], big8));
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	3308      	adds	r3, #8
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f107 0208 	add.w	r2, r7, #8
 8009644:	4611      	mov	r1, r2
 8009646:	4618      	mov	r0, r3
 8009648:	f7ff fb87 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 800964c:	4603      	mov	r3, r0
 800964e:	2204      	movs	r2, #4
 8009650:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f004 fe0e 	bl	800e276 <inv_icm20948_write_mems>
 800965a:	4602      	mov	r2, r0
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	4413      	add	r3, r2
 8009660:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_10, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[3], big8));
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	330c      	adds	r3, #12
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f107 0208 	add.w	r2, r7, #8
 800966c:	4611      	mov	r1, r2
 800966e:	4618      	mov	r0, r3
 8009670:	f7ff fb73 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009674:	4603      	mov	r3, r0
 8009676:	2204      	movs	r2, #4
 8009678:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f004 fdfa 	bl	800e276 <inv_icm20948_write_mems>
 8009682:	4602      	mov	r2, r0
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	4413      	add	r3, r2
 8009688:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_11, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[4], big8));
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	3310      	adds	r3, #16
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f107 0208 	add.w	r2, r7, #8
 8009694:	4611      	mov	r1, r2
 8009696:	4618      	mov	r0, r3
 8009698:	f7ff fb5f 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 800969c:	4603      	mov	r3, r0
 800969e:	2204      	movs	r2, #4
 80096a0:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f004 fde6 	bl	800e276 <inv_icm20948_write_mems>
 80096aa:	4602      	mov	r2, r0
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	4413      	add	r3, r2
 80096b0:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_12, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[5], big8));
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	3314      	adds	r3, #20
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f107 0208 	add.w	r2, r7, #8
 80096bc:	4611      	mov	r1, r2
 80096be:	4618      	mov	r0, r3
 80096c0:	f7ff fb4b 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 80096c4:	4603      	mov	r3, r0
 80096c6:	2204      	movs	r2, #4
 80096c8:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f004 fdd2 	bl	800e276 <inv_icm20948_write_mems>
 80096d2:	4602      	mov	r2, r0
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	4413      	add	r3, r2
 80096d8:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_20, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[6], big8));
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	3318      	adds	r3, #24
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f107 0208 	add.w	r2, r7, #8
 80096e4:	4611      	mov	r1, r2
 80096e6:	4618      	mov	r0, r3
 80096e8:	f7ff fb37 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 80096ec:	4603      	mov	r3, r0
 80096ee:	2204      	movs	r2, #4
 80096f0:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f004 fdbe 	bl	800e276 <inv_icm20948_write_mems>
 80096fa:	4602      	mov	r2, r0
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	4413      	add	r3, r2
 8009700:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_21, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[7], big8));
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	331c      	adds	r3, #28
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f107 0208 	add.w	r2, r7, #8
 800970c:	4611      	mov	r1, r2
 800970e:	4618      	mov	r0, r3
 8009710:	f7ff fb23 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009714:	4603      	mov	r3, r0
 8009716:	2204      	movs	r2, #4
 8009718:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f004 fdaa 	bl	800e276 <inv_icm20948_write_mems>
 8009722:	4602      	mov	r2, r0
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	4413      	add	r3, r2
 8009728:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_22, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[8], big8));
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	3320      	adds	r3, #32
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f107 0208 	add.w	r2, r7, #8
 8009734:	4611      	mov	r1, r2
 8009736:	4618      	mov	r0, r3
 8009738:	f7ff fb0f 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 800973c:	4603      	mov	r3, r0
 800973e:	2204      	movs	r2, #4
 8009740:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f004 fd96 	bl	800e276 <inv_icm20948_write_mems>
 800974a:	4602      	mov	r2, r0
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	4413      	add	r3, r2
 8009750:	60fb      	str	r3, [r7, #12]

	if (result)
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d001      	beq.n	800975c <dmp_icm20948_set_compass_matrix+0x178>
        return result;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	e000      	b.n	800975e <dmp_icm20948_set_compass_matrix+0x17a>

	return 0;
 800975c:	2300      	movs	r3, #0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <dmp_icm20948_get_pedometer_num_of_steps>:
* Gets pedometer step count.
* @param[in] steps
* @param[out] steps
*/
int dmp_icm20948_get_pedometer_num_of_steps(struct inv_icm20948 * s, unsigned long *steps)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b084      	sub	sp, #16
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
 800976e:	6039      	str	r1, [r7, #0]
    int result;
	unsigned char big8[4]={0};
 8009770:	2300      	movs	r3, #0
 8009772:	60bb      	str	r3, [r7, #8]
    (void)s;
	result = inv_icm20948_read_mems(s, PEDSTD_STEPCTR, 4, big8);
 8009774:	f107 0308 	add.w	r3, r7, #8
 8009778:	2204      	movs	r2, #4
 800977a:	f44f 7158 	mov.w	r1, #864	@ 0x360
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f004 fc95 	bl	800e0ae <inv_icm20948_read_mems>
 8009784:	60f8      	str	r0, [r7, #12]
    if (result) 
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d001      	beq.n	8009790 <dmp_icm20948_get_pedometer_num_of_steps+0x2a>
        return result;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	e00d      	b.n	80097ac <dmp_icm20948_get_pedometer_num_of_steps+0x46>
    *steps = (big8[0]*(1L<<24)) + (big8[1]*(1L<<16)) + (big8[2]*256) + big8[3];
 8009790:	7a3b      	ldrb	r3, [r7, #8]
 8009792:	021b      	lsls	r3, r3, #8
 8009794:	7a7a      	ldrb	r2, [r7, #9]
 8009796:	4413      	add	r3, r2
 8009798:	021b      	lsls	r3, r3, #8
 800979a:	7aba      	ldrb	r2, [r7, #10]
 800979c:	4413      	add	r3, r2
 800979e:	021b      	lsls	r3, r3, #8
 80097a0:	7afa      	ldrb	r2, [r7, #11]
 80097a2:	4413      	add	r3, r2
 80097a4:	461a      	mov	r2, r3
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	601a      	str	r2, [r3, #0]
    
    return 0;
 80097aa:	2300      	movs	r3, #0
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3710      	adds	r7, #16
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <dmp_icm20948_set_accel_fsr>:
             For 8g parts, 8g = 2^15 -> 1g = 2^12.
             DMP takes raw accel data and left shifts by 16 bits, so 1g=2^12 (<<16) becomes 1g=2^28, to make 1g=2^25, >>3bits.
             In Q-30 math, >> 3 equals multiply by 2^27 = 134217728.
*/
int dmp_icm20948_set_accel_fsr(struct inv_icm20948 * s, short accel_fsr)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b086      	sub	sp, #24
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	460b      	mov	r3, r1
 80097be:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 80097c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80097c4:	3b02      	subs	r3, #2
 80097c6:	2b1e      	cmp	r3, #30
 80097c8:	d854      	bhi.n	8009874 <dmp_icm20948_set_accel_fsr+0xc0>
 80097ca:	a201      	add	r2, pc, #4	@ (adr r2, 80097d0 <dmp_icm20948_set_accel_fsr+0x1c>)
 80097cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097d0:	0800984d 	.word	0x0800984d
 80097d4:	08009875 	.word	0x08009875
 80097d8:	08009855 	.word	0x08009855
 80097dc:	08009875 	.word	0x08009875
 80097e0:	08009875 	.word	0x08009875
 80097e4:	08009875 	.word	0x08009875
 80097e8:	0800985d 	.word	0x0800985d
 80097ec:	08009875 	.word	0x08009875
 80097f0:	08009875 	.word	0x08009875
 80097f4:	08009875 	.word	0x08009875
 80097f8:	08009875 	.word	0x08009875
 80097fc:	08009875 	.word	0x08009875
 8009800:	08009875 	.word	0x08009875
 8009804:	08009875 	.word	0x08009875
 8009808:	08009865 	.word	0x08009865
 800980c:	08009875 	.word	0x08009875
 8009810:	08009875 	.word	0x08009875
 8009814:	08009875 	.word	0x08009875
 8009818:	08009875 	.word	0x08009875
 800981c:	08009875 	.word	0x08009875
 8009820:	08009875 	.word	0x08009875
 8009824:	08009875 	.word	0x08009875
 8009828:	08009875 	.word	0x08009875
 800982c:	08009875 	.word	0x08009875
 8009830:	08009875 	.word	0x08009875
 8009834:	08009875 	.word	0x08009875
 8009838:	08009875 	.word	0x08009875
 800983c:	08009875 	.word	0x08009875
 8009840:	08009875 	.word	0x08009875
 8009844:	08009875 	.word	0x08009875
 8009848:	0800986d 	.word	0x0800986d
    case 2:
        scale =  33554432L;  // 2^25
 800984c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009850:	617b      	str	r3, [r7, #20]
        break;
 8009852:	e012      	b.n	800987a <dmp_icm20948_set_accel_fsr+0xc6>
    case 4:
        scale =  67108864L;  // 2^26
 8009854:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009858:	617b      	str	r3, [r7, #20]
        break;
 800985a:	e00e      	b.n	800987a <dmp_icm20948_set_accel_fsr+0xc6>
    case 8:
        scale = 134217728L;  // 2^27
 800985c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009860:	617b      	str	r3, [r7, #20]
        break;
 8009862:	e00a      	b.n	800987a <dmp_icm20948_set_accel_fsr+0xc6>
    case 16:
        scale = 268435456L;  // 2^28
 8009864:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009868:	617b      	str	r3, [r7, #20]
        break;
 800986a:	e006      	b.n	800987a <dmp_icm20948_set_accel_fsr+0xc6>
    case 32:
        scale = 536870912L;  // 2^29
 800986c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8009870:	617b      	str	r3, [r7, #20]
        break;
 8009872:	e002      	b.n	800987a <dmp_icm20948_set_accel_fsr+0xc6>
    default:
        return -1;
 8009874:	f04f 33ff 	mov.w	r3, #4294967295
 8009878:	e013      	b.n	80098a2 <dmp_icm20948_set_accel_fsr+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 800987a:	f107 030c 	add.w	r3, r7, #12
 800987e:	4619      	mov	r1, r3
 8009880:	6978      	ldr	r0, [r7, #20]
 8009882:	f7ff fa6a 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009886:	4603      	mov	r3, r0
 8009888:	2204      	movs	r2, #4
 800988a:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f004 fcf1 	bl	800e276 <inv_icm20948_write_mems>
 8009894:	6138      	str	r0, [r7, #16]

    if (result) {
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d001      	beq.n	80098a0 <dmp_icm20948_set_accel_fsr+0xec>
        return result;
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	e000      	b.n	80098a2 <dmp_icm20948_set_accel_fsr+0xee>
    } else {
        return 0;
 80098a0:	2300      	movs	r3, #0
    }
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3718      	adds	r7, #24
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	bf00      	nop

080098ac <dmp_icm20948_set_accel_scale2>:
* It is a reverse scaling of the scale factor written to ACC_SCALE.
* @param[in] fsr for accel parts
			 2: 2g. 4: 4g. 8: 8g. 16: 16g. 32: 32g.
*/
int dmp_icm20948_set_accel_scale2(struct inv_icm20948 * s, short accel_fsr)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b086      	sub	sp, #24
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	460b      	mov	r3, r1
 80098b6:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 80098b8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80098bc:	3b02      	subs	r3, #2
 80098be:	2b1e      	cmp	r3, #30
 80098c0:	d854      	bhi.n	800996c <dmp_icm20948_set_accel_scale2+0xc0>
 80098c2:	a201      	add	r2, pc, #4	@ (adr r2, 80098c8 <dmp_icm20948_set_accel_scale2+0x1c>)
 80098c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098c8:	08009945 	.word	0x08009945
 80098cc:	0800996d 	.word	0x0800996d
 80098d0:	0800994d 	.word	0x0800994d
 80098d4:	0800996d 	.word	0x0800996d
 80098d8:	0800996d 	.word	0x0800996d
 80098dc:	0800996d 	.word	0x0800996d
 80098e0:	08009955 	.word	0x08009955
 80098e4:	0800996d 	.word	0x0800996d
 80098e8:	0800996d 	.word	0x0800996d
 80098ec:	0800996d 	.word	0x0800996d
 80098f0:	0800996d 	.word	0x0800996d
 80098f4:	0800996d 	.word	0x0800996d
 80098f8:	0800996d 	.word	0x0800996d
 80098fc:	0800996d 	.word	0x0800996d
 8009900:	0800995d 	.word	0x0800995d
 8009904:	0800996d 	.word	0x0800996d
 8009908:	0800996d 	.word	0x0800996d
 800990c:	0800996d 	.word	0x0800996d
 8009910:	0800996d 	.word	0x0800996d
 8009914:	0800996d 	.word	0x0800996d
 8009918:	0800996d 	.word	0x0800996d
 800991c:	0800996d 	.word	0x0800996d
 8009920:	0800996d 	.word	0x0800996d
 8009924:	0800996d 	.word	0x0800996d
 8009928:	0800996d 	.word	0x0800996d
 800992c:	0800996d 	.word	0x0800996d
 8009930:	0800996d 	.word	0x0800996d
 8009934:	0800996d 	.word	0x0800996d
 8009938:	0800996d 	.word	0x0800996d
 800993c:	0800996d 	.word	0x0800996d
 8009940:	08009965 	.word	0x08009965
    case 2:
        scale = 524288L;  // 2^19
 8009944:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009948:	617b      	str	r3, [r7, #20]
        break;
 800994a:	e012      	b.n	8009972 <dmp_icm20948_set_accel_scale2+0xc6>
    case 4:
        scale = 262144L;  // 2^18
 800994c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8009950:	617b      	str	r3, [r7, #20]
        break;
 8009952:	e00e      	b.n	8009972 <dmp_icm20948_set_accel_scale2+0xc6>
    case 8:
        scale = 131072L;  // 2^17
 8009954:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009958:	617b      	str	r3, [r7, #20]
        break;
 800995a:	e00a      	b.n	8009972 <dmp_icm20948_set_accel_scale2+0xc6>
    case 16:
        scale = 65536L;  // 2^16
 800995c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009960:	617b      	str	r3, [r7, #20]
        break;
 8009962:	e006      	b.n	8009972 <dmp_icm20948_set_accel_scale2+0xc6>
    case 32:
        scale = 32768L;  // 2^15
 8009964:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009968:	617b      	str	r3, [r7, #20]
        break;
 800996a:	e002      	b.n	8009972 <dmp_icm20948_set_accel_scale2+0xc6>
    default:
        return -1;
 800996c:	f04f 33ff 	mov.w	r3, #4294967295
 8009970:	e013      	b.n	800999a <dmp_icm20948_set_accel_scale2+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE2, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 8009972:	f107 030c 	add.w	r3, r7, #12
 8009976:	4619      	mov	r1, r3
 8009978:	6978      	ldr	r0, [r7, #20]
 800997a:	f7ff f9ee 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 800997e:	4603      	mov	r3, r0
 8009980:	2204      	movs	r2, #4
 8009982:	f240 41f4 	movw	r1, #1268	@ 0x4f4
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f004 fc75 	bl	800e276 <inv_icm20948_write_mems>
 800998c:	6138      	str	r0, [r7, #16]

    if (result) {
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d001      	beq.n	8009998 <dmp_icm20948_set_accel_scale2+0xec>
        return result;
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	e000      	b.n	800999a <dmp_icm20948_set_accel_scale2+0xee>
    } else {
        return 0;
 8009998:	2300      	movs	r3, #0
    }
}
 800999a:	4618      	mov	r0, r3
 800999c:	3718      	adds	r7, #24
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}
 80099a2:	bf00      	nop

080099a4 <dmp_icm20948_set_bac_rate>:
/**
* BAC only works in 56 Hz. Set divider to make sure accel ODR into BAC is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_bac_rate(struct inv_icm20948 * s, short bac_odr)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b086      	sub	sp, #24
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	460b      	mov	r3, r1
 80099ae:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 80099b0:	2300      	movs	r3, #0
 80099b2:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (bac_odr) {
 80099b4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80099b8:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 80099bc:	d01d      	beq.n	80099fa <dmp_icm20948_set_bac_rate+0x56>
 80099be:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 80099c2:	dc1d      	bgt.n	8009a00 <dmp_icm20948_set_bac_rate+0x5c>
 80099c4:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 80099c8:	d014      	beq.n	80099f4 <dmp_icm20948_set_bac_rate+0x50>
 80099ca:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 80099ce:	dc17      	bgt.n	8009a00 <dmp_icm20948_set_bac_rate+0x5c>
 80099d0:	2be1      	cmp	r3, #225	@ 0xe1
 80099d2:	d00c      	beq.n	80099ee <dmp_icm20948_set_bac_rate+0x4a>
 80099d4:	2be1      	cmp	r3, #225	@ 0xe1
 80099d6:	dc13      	bgt.n	8009a00 <dmp_icm20948_set_bac_rate+0x5c>
 80099d8:	2b38      	cmp	r3, #56	@ 0x38
 80099da:	d002      	beq.n	80099e2 <dmp_icm20948_set_bac_rate+0x3e>
 80099dc:	2b70      	cmp	r3, #112	@ 0x70
 80099de:	d003      	beq.n	80099e8 <dmp_icm20948_set_bac_rate+0x44>
 80099e0:	e00e      	b.n	8009a00 <dmp_icm20948_set_bac_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 80099e2:	2300      	movs	r3, #0
 80099e4:	82fb      	strh	r3, [r7, #22]
        break;
 80099e6:	e00e      	b.n	8009a06 <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 80099e8:	2301      	movs	r3, #1
 80099ea:	82fb      	strh	r3, [r7, #22]
        break;
 80099ec:	e00b      	b.n	8009a06 <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 80099ee:	2303      	movs	r3, #3
 80099f0:	82fb      	strh	r3, [r7, #22]
        break;
 80099f2:	e008      	b.n	8009a06 <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 80099f4:	2307      	movs	r3, #7
 80099f6:	82fb      	strh	r3, [r7, #22]
        break;
 80099f8:	e005      	b.n	8009a06 <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 80099fa:	230f      	movs	r3, #15
 80099fc:	82fb      	strh	r3, [r7, #22]
        break;
 80099fe:	e002      	b.n	8009a06 <dmp_icm20948_set_bac_rate+0x62>
    default:
        return -1;
 8009a00:	f04f 33ff 	mov.w	r3, #4294967295
 8009a04:	e015      	b.n	8009a32 <dmp_icm20948_set_bac_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, BAC_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 8009a06:	f107 020c 	add.w	r2, r7, #12
 8009a0a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009a0e:	4611      	mov	r1, r2
 8009a10:	4618      	mov	r0, r3
 8009a12:	f7ff f989 	bl	8008d28 <inv_icm20948_convert_int16_to_big8>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2202      	movs	r2, #2
 8009a1a:	f240 310a 	movw	r1, #778	@ 0x30a
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	f004 fc29 	bl	800e276 <inv_icm20948_write_mems>
 8009a24:	6138      	str	r0, [r7, #16]
    if (result) {
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d001      	beq.n	8009a30 <dmp_icm20948_set_bac_rate+0x8c>
        return result;
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	e000      	b.n	8009a32 <dmp_icm20948_set_bac_rate+0x8e>
    } else {
        return 0;
 8009a30:	2300      	movs	r3, #0
    }
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3718      	adds	r7, #24
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}

08009a3a <dmp_icm20948_set_b2s_rate>:
/**
* B2S only works in 56 Hz. Set divider to make sure accel ODR into B2S is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_b2s_rate(struct inv_icm20948 * s, short accel_odr)
{
 8009a3a:	b580      	push	{r7, lr}
 8009a3c:	b086      	sub	sp, #24
 8009a3e:	af00      	add	r7, sp, #0
 8009a40:	6078      	str	r0, [r7, #4]
 8009a42:	460b      	mov	r3, r1
 8009a44:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 8009a46:	2300      	movs	r3, #0
 8009a48:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (accel_odr) {
 8009a4a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009a4e:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8009a52:	d01d      	beq.n	8009a90 <dmp_icm20948_set_b2s_rate+0x56>
 8009a54:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8009a58:	dc1d      	bgt.n	8009a96 <dmp_icm20948_set_b2s_rate+0x5c>
 8009a5a:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8009a5e:	d014      	beq.n	8009a8a <dmp_icm20948_set_b2s_rate+0x50>
 8009a60:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8009a64:	dc17      	bgt.n	8009a96 <dmp_icm20948_set_b2s_rate+0x5c>
 8009a66:	2be1      	cmp	r3, #225	@ 0xe1
 8009a68:	d00c      	beq.n	8009a84 <dmp_icm20948_set_b2s_rate+0x4a>
 8009a6a:	2be1      	cmp	r3, #225	@ 0xe1
 8009a6c:	dc13      	bgt.n	8009a96 <dmp_icm20948_set_b2s_rate+0x5c>
 8009a6e:	2b38      	cmp	r3, #56	@ 0x38
 8009a70:	d002      	beq.n	8009a78 <dmp_icm20948_set_b2s_rate+0x3e>
 8009a72:	2b70      	cmp	r3, #112	@ 0x70
 8009a74:	d003      	beq.n	8009a7e <dmp_icm20948_set_b2s_rate+0x44>
 8009a76:	e00e      	b.n	8009a96 <dmp_icm20948_set_b2s_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	82fb      	strh	r3, [r7, #22]
        break;
 8009a7c:	e00e      	b.n	8009a9c <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 8009a7e:	2301      	movs	r3, #1
 8009a80:	82fb      	strh	r3, [r7, #22]
        break;
 8009a82:	e00b      	b.n	8009a9c <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 8009a84:	2303      	movs	r3, #3
 8009a86:	82fb      	strh	r3, [r7, #22]
        break;
 8009a88:	e008      	b.n	8009a9c <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 8009a8a:	2307      	movs	r3, #7
 8009a8c:	82fb      	strh	r3, [r7, #22]
        break;
 8009a8e:	e005      	b.n	8009a9c <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 8009a90:	230f      	movs	r3, #15
 8009a92:	82fb      	strh	r3, [r7, #22]
        break;
 8009a94:	e002      	b.n	8009a9c <dmp_icm20948_set_b2s_rate+0x62>
    default:
        return -1;
 8009a96:	f04f 33ff 	mov.w	r3, #4294967295
 8009a9a:	e015      	b.n	8009ac8 <dmp_icm20948_set_b2s_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, B2S_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 8009a9c:	f107 020c 	add.w	r2, r7, #12
 8009aa0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009aa4:	4611      	mov	r1, r2
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f7ff f93e 	bl	8008d28 <inv_icm20948_convert_int16_to_big8>
 8009aac:	4603      	mov	r3, r0
 8009aae:	2202      	movs	r2, #2
 8009ab0:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f004 fbde 	bl	800e276 <inv_icm20948_write_mems>
 8009aba:	6138      	str	r0, [r7, #16]
    if (result) {
 8009abc:	693b      	ldr	r3, [r7, #16]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d001      	beq.n	8009ac6 <dmp_icm20948_set_b2s_rate+0x8c>
        return result;
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	e000      	b.n	8009ac8 <dmp_icm20948_set_b2s_rate+0x8e>
    } else {
        return 0;
 8009ac6:	2300      	movs	r3, #0
    }
}
 8009ac8:	4618      	mov	r0, r3
 8009aca:	3718      	adds	r7, #24
 8009acc:	46bd      	mov	sp, r7
 8009ace:	bd80      	pop	{r7, pc}

08009ad0 <dmp_icm20948_set_B2S_matrix>:
/**
* Sets B2S accel orientation matrix to DMP.
* @param[in] b2s_mtx. Unit: 1 = 2^30.
*/
int dmp_icm20948_set_B2S_matrix(struct inv_icm20948 * s, int *b2s_mtx)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b084      	sub	sp, #16
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
 8009ad8:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 8009ada:	2300      	movs	r3, #0
 8009adc:	60bb      	str	r3, [r7, #8]
	
    result  = inv_icm20948_write_mems(s, B2S_MTX_00, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[0], big8));
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f107 0208 	add.w	r2, r7, #8
 8009ae6:	4611      	mov	r1, r2
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f7ff f936 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2204      	movs	r2, #4
 8009af2:	f44f 6150 	mov.w	r1, #3328	@ 0xd00
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f004 fbbd 	bl	800e276 <inv_icm20948_write_mems>
 8009afc:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_01, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[1], big8));
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	3304      	adds	r3, #4
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f107 0208 	add.w	r2, r7, #8
 8009b08:	4611      	mov	r1, r2
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f7ff f925 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009b10:	4603      	mov	r3, r0
 8009b12:	2204      	movs	r2, #4
 8009b14:	f640 5104 	movw	r1, #3332	@ 0xd04
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f004 fbac 	bl	800e276 <inv_icm20948_write_mems>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	4413      	add	r3, r2
 8009b24:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_02, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[2], big8));
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	3308      	adds	r3, #8
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f107 0208 	add.w	r2, r7, #8
 8009b30:	4611      	mov	r1, r2
 8009b32:	4618      	mov	r0, r3
 8009b34:	f7ff f911 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	2204      	movs	r2, #4
 8009b3c:	f640 5108 	movw	r1, #3336	@ 0xd08
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f004 fb98 	bl	800e276 <inv_icm20948_write_mems>
 8009b46:	4602      	mov	r2, r0
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	4413      	add	r3, r2
 8009b4c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_10, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[3], big8));
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	330c      	adds	r3, #12
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f107 0208 	add.w	r2, r7, #8
 8009b58:	4611      	mov	r1, r2
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f7ff f8fd 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009b60:	4603      	mov	r3, r0
 8009b62:	2204      	movs	r2, #4
 8009b64:	f640 510c 	movw	r1, #3340	@ 0xd0c
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f004 fb84 	bl	800e276 <inv_icm20948_write_mems>
 8009b6e:	4602      	mov	r2, r0
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	4413      	add	r3, r2
 8009b74:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_11, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[4], big8));
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	3310      	adds	r3, #16
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f107 0208 	add.w	r2, r7, #8
 8009b80:	4611      	mov	r1, r2
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7ff f8e9 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	2204      	movs	r2, #4
 8009b8c:	f44f 6151 	mov.w	r1, #3344	@ 0xd10
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f004 fb70 	bl	800e276 <inv_icm20948_write_mems>
 8009b96:	4602      	mov	r2, r0
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	4413      	add	r3, r2
 8009b9c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_12, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[5], big8));
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	3314      	adds	r3, #20
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f107 0208 	add.w	r2, r7, #8
 8009ba8:	4611      	mov	r1, r2
 8009baa:	4618      	mov	r0, r3
 8009bac:	f7ff f8d5 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	2204      	movs	r2, #4
 8009bb4:	f640 5114 	movw	r1, #3348	@ 0xd14
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f004 fb5c 	bl	800e276 <inv_icm20948_write_mems>
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_20, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[6], big8));
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	3318      	adds	r3, #24
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f107 0208 	add.w	r2, r7, #8
 8009bd0:	4611      	mov	r1, r2
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f7ff f8c1 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	2204      	movs	r2, #4
 8009bdc:	f640 5118 	movw	r1, #3352	@ 0xd18
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f004 fb48 	bl	800e276 <inv_icm20948_write_mems>
 8009be6:	4602      	mov	r2, r0
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	4413      	add	r3, r2
 8009bec:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_21, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[7], big8));
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	331c      	adds	r3, #28
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f107 0208 	add.w	r2, r7, #8
 8009bf8:	4611      	mov	r1, r2
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7ff f8ad 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009c00:	4603      	mov	r3, r0
 8009c02:	2204      	movs	r2, #4
 8009c04:	f640 511c 	movw	r1, #3356	@ 0xd1c
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f004 fb34 	bl	800e276 <inv_icm20948_write_mems>
 8009c0e:	4602      	mov	r2, r0
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	4413      	add	r3, r2
 8009c14:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_22, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[8], big8));
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	3320      	adds	r3, #32
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f107 0208 	add.w	r2, r7, #8
 8009c20:	4611      	mov	r1, r2
 8009c22:	4618      	mov	r0, r3
 8009c24:	f7ff f899 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	2204      	movs	r2, #4
 8009c2c:	f44f 6152 	mov.w	r1, #3360	@ 0xd20
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f004 fb20 	bl	800e276 <inv_icm20948_write_mems>
 8009c36:	4602      	mov	r2, r0
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	4413      	add	r3, r2
 8009c3c:	60fb      	str	r3, [r7, #12]

	if (result)
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d001      	beq.n	8009c48 <dmp_icm20948_set_B2S_matrix+0x178>
        return result;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	e000      	b.n	8009c4a <dmp_icm20948_set_B2S_matrix+0x17a>

	return 0;
 8009c48:	2300      	movs	r3, #0
}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	3710      	adds	r7, #16
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	bd80      	pop	{r7, pc}

08009c52 <dmp_icm20948_set_ped_y_ratio>:
/**
* Set BAC ped y ration
* @param[in] ped_y_ratio: value will influence pedometer result
*/
int dmp_icm20948_set_ped_y_ratio(struct inv_icm20948 * s, long ped_y_ratio)
{
 8009c52:	b580      	push	{r7, lr}
 8009c54:	b084      	sub	sp, #16
 8009c56:	af00      	add	r7, sp, #0
 8009c58:	6078      	str	r0, [r7, #4]
 8009c5a:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0, 0, 0, 0};
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, PED_Y_RATIO, 4, inv_icm20948_convert_int32_to_big8(ped_y_ratio, big8));
 8009c60:	f107 0308 	add.w	r3, r7, #8
 8009c64:	4619      	mov	r1, r3
 8009c66:	6838      	ldr	r0, [r7, #0]
 8009c68:	f7ff f877 	bl	8008d5a <inv_icm20948_convert_int32_to_big8>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2204      	movs	r2, #4
 8009c70:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f004 fafe 	bl	800e276 <inv_icm20948_write_mems>
 8009c7a:	60f8      	str	r0, [r7, #12]

    return result;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3710      	adds	r7, #16
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}

08009c86 <inv_icm20948_firmware_load>:
#include "Icm20948LoadFirmware.h"
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"

int inv_icm20948_firmware_load(struct inv_icm20948 * s, const unsigned char *data_start, unsigned short size_start, unsigned short load_addr)
{ 
 8009c86:	b580      	push	{r7, lr}
 8009c88:	b08e      	sub	sp, #56	@ 0x38
 8009c8a:	af00      	add	r7, sp, #0
 8009c8c:	60f8      	str	r0, [r7, #12]
 8009c8e:	60b9      	str	r1, [r7, #8]
 8009c90:	4611      	mov	r1, r2
 8009c92:	461a      	mov	r2, r3
 8009c94:	460b      	mov	r3, r1
 8009c96:	80fb      	strh	r3, [r7, #6]
 8009c98:	4613      	mov	r3, r2
 8009c9a:	80bb      	strh	r3, [r7, #4]
    int result;
    unsigned short memaddr;
    const unsigned char *data;
    unsigned short size;
    unsigned char data_cmp[INV_MAX_SERIAL_READ];
    int flag = 0;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	627b      	str	r3, [r7, #36]	@ 0x24

	if(s->base_state.firmware_loaded)
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8009ca6:	f003 0302 	and.w	r3, r3, #2
 8009caa:	b2db      	uxtb	r3, r3
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d001      	beq.n	8009cb4 <inv_icm20948_firmware_load+0x2e>
		return 0;
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	e07f      	b.n	8009db4 <inv_icm20948_firmware_load+0x12e>
		
    // Write DMP memory
    data = data_start;
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size = size_start;
 8009cb8:	88fb      	ldrh	r3, [r7, #6]
 8009cba:	857b      	strh	r3, [r7, #42]	@ 0x2a
    memaddr = load_addr;
 8009cbc:	88bb      	ldrh	r3, [r7, #4]
 8009cbe:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 8009cc0:	e02d      	b.n	8009d1e <inv_icm20948_firmware_load+0x98>
        write_size = min(size, INV_MAX_SERIAL_WRITE);
 8009cc2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009cc4:	2b10      	cmp	r3, #16
 8009cc6:	bf28      	it	cs
 8009cc8:	2310      	movcs	r3, #16
 8009cca:	b29b      	uxth	r3, r3
 8009ccc:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 8009cce:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009cd0:	b2da      	uxtb	r2, r3
 8009cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cd4:	4413      	add	r3, r2
 8009cd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009cda:	dd06      	ble.n	8009cea <inv_icm20948_firmware_load+0x64>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 8009cdc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009cde:	b2da      	uxtb	r2, r3
 8009ce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ce2:	4413      	add	r3, r2
 8009ce4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8009ce8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        result = inv_icm20948_write_mems(s, memaddr, write_size, (unsigned char *)data);
 8009cea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009cec:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8009cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cf0:	68f8      	ldr	r0, [r7, #12]
 8009cf2:	f004 fac0 	bl	800e276 <inv_icm20948_write_mems>
 8009cf6:	6238      	str	r0, [r7, #32]
        if (result)  
 8009cf8:	6a3b      	ldr	r3, [r7, #32]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d001      	beq.n	8009d02 <inv_icm20948_firmware_load+0x7c>
            return result;
 8009cfe:	6a3b      	ldr	r3, [r7, #32]
 8009d00:	e058      	b.n	8009db4 <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 8009d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d06:	4413      	add	r3, r2
 8009d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
        size -= write_size;
 8009d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8009d10:	1ad3      	subs	r3, r2, r3
 8009d12:	857b      	strh	r3, [r7, #42]	@ 0x2a
        memaddr += write_size;
 8009d14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d16:	b29a      	uxth	r2, r3
 8009d18:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009d1a:	4413      	add	r3, r2
 8009d1c:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 8009d1e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d1ce      	bne.n	8009cc2 <inv_icm20948_firmware_load+0x3c>
    }

    // Verify DMP memory

    data = data_start;
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size = size_start;
 8009d28:	88fb      	ldrh	r3, [r7, #6]
 8009d2a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    memaddr = load_addr;
 8009d2c:	88bb      	ldrh	r3, [r7, #4]
 8009d2e:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 8009d30:	e03c      	b.n	8009dac <inv_icm20948_firmware_load+0x126>
        write_size = min(size, INV_MAX_SERIAL_READ);
 8009d32:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009d34:	2b10      	cmp	r3, #16
 8009d36:	bf28      	it	cs
 8009d38:	2310      	movcs	r3, #16
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 8009d3e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009d40:	b2da      	uxtb	r2, r3
 8009d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d44:	4413      	add	r3, r2
 8009d46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d4a:	dd06      	ble.n	8009d5a <inv_icm20948_firmware_load+0xd4>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 8009d4c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009d4e:	b2da      	uxtb	r2, r3
 8009d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d52:	4413      	add	r3, r2
 8009d54:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8009d58:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        result = inv_icm20948_read_mems(s, memaddr, write_size, data_cmp);
 8009d5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d5c:	f107 0310 	add.w	r3, r7, #16
 8009d60:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8009d62:	68f8      	ldr	r0, [r7, #12]
 8009d64:	f004 f9a3 	bl	800e0ae <inv_icm20948_read_mems>
 8009d68:	6238      	str	r0, [r7, #32]
        if (result)
 8009d6a:	6a3b      	ldr	r3, [r7, #32]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d002      	beq.n	8009d76 <inv_icm20948_firmware_load+0xf0>
            flag++; // Error, DMP not written correctly
 8009d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d72:	3301      	adds	r3, #1
 8009d74:	627b      	str	r3, [r7, #36]	@ 0x24
        if (memcmp(data_cmp, data, write_size))
 8009d76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d78:	f107 0310 	add.w	r3, r7, #16
 8009d7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f008 fd36 	bl	80127f0 <memcmp>
 8009d84:	4603      	mov	r3, r0
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d002      	beq.n	8009d90 <inv_icm20948_firmware_load+0x10a>
            return -1;
 8009d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8009d8e:	e011      	b.n	8009db4 <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 8009d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d94:	4413      	add	r3, r2
 8009d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
        size -= write_size;
 8009d98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d9a:	b29b      	uxth	r3, r3
 8009d9c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8009d9e:	1ad3      	subs	r3, r2, r3
 8009da0:	857b      	strh	r3, [r7, #42]	@ 0x2a
        memaddr += write_size;
 8009da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009da4:	b29a      	uxth	r2, r3
 8009da6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009da8:	4413      	add	r3, r2
 8009daa:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 8009dac:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d1bf      	bne.n	8009d32 <inv_icm20948_firmware_load+0xac>
#if defined(WIN32)   
    //if(!flag)
      // inv_log("DMP Firmware was updated successfully..\r\n");
#endif

    return 0;
 8009db2:	2300      	movs	r3, #0
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3738      	adds	r7, #56	@ 0x38
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}

08009dbc <inv_icm20948_mpu_set_FIFO_RST_Diamond>:

static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data);
static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data);

int inv_icm20948_mpu_set_FIFO_RST_Diamond(struct inv_icm20948 * s, unsigned char value)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b084      	sub	sp, #16
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
 8009dc4:	460b      	mov	r3, r1
 8009dc6:	70fb      	strb	r3, [r7, #3]
	int result = 0;
 8009dc8:	2300      	movs	r3, #0
 8009dca:	60fb      	str	r3, [r7, #12]
	unsigned char reg;

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 8009dcc:	f107 030b 	add.w	r3, r7, #11
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	2168      	movs	r1, #104	@ 0x68
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f004 f8b7 	bl	800df48 <inv_icm20948_read_mems_reg>
 8009dda:	4602      	mov	r2, r0
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	4313      	orrs	r3, r2
 8009de0:	60fb      	str	r3, [r7, #12]
    
	reg &= 0xe0;
 8009de2:	7afb      	ldrb	r3, [r7, #11]
 8009de4:	f023 031f 	bic.w	r3, r3, #31
 8009de8:	b2db      	uxtb	r3, r3
 8009dea:	72fb      	strb	r3, [r7, #11]
	reg |= value;
 8009dec:	7afa      	ldrb	r2, [r7, #11]
 8009dee:	78fb      	ldrb	r3, [r7, #3]
 8009df0:	4313      	orrs	r3, r2
 8009df2:	b2db      	uxtb	r3, r3
 8009df4:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 8009df6:	f107 030b 	add.w	r3, r7, #11
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	2168      	movs	r1, #104	@ 0x68
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f003 ffcd 	bl	800dd9e <inv_icm20948_write_mems_reg>
 8009e04:	4602      	mov	r2, r0
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	60fb      	str	r3, [r7, #12]
    
	return result;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3710      	adds	r7, #16
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}

08009e16 <inv_icm20948_identify_interrupt>:

int inv_icm20948_identify_interrupt(struct inv_icm20948 * s, short *int_read)
{
 8009e16:	b580      	push	{r7, lr}
 8009e18:	b084      	sub	sp, #16
 8009e1a:	af00      	add	r7, sp, #0
 8009e1c:	6078      	str	r0, [r7, #4]
 8009e1e:	6039      	str	r1, [r7, #0]
	unsigned char int_status;
    int result=0 ;
 8009e20:	2300      	movs	r3, #0
 8009e22:	60fb      	str	r3, [r7, #12]
    
    if(int_read)
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d002      	beq.n	8009e30 <inv_icm20948_identify_interrupt+0x1a>
        *int_read = 0;
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	801a      	strh	r2, [r3, #0]
    
    result = inv_icm20948_read_mems_reg(s, REG_INT_STATUS, 1, &int_status);
 8009e30:	f107 030b 	add.w	r3, r7, #11
 8009e34:	2201      	movs	r2, #1
 8009e36:	2119      	movs	r1, #25
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f004 f885 	bl	800df48 <inv_icm20948_read_mems_reg>
 8009e3e:	60f8      	str	r0, [r7, #12]
    if(int_read)
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d003      	beq.n	8009e4e <inv_icm20948_identify_interrupt+0x38>
        *int_read = int_status;
 8009e46:	7afb      	ldrb	r3, [r7, #11]
 8009e48:	b21a      	sxth	r2, r3
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	801a      	strh	r2, [r3, #0]

    result = inv_icm20948_read_mems_reg(s, REG_DMP_INT_STATUS, 1, &int_status); // DMP_INT_STATUS
 8009e4e:	f107 030b 	add.w	r3, r7, #11
 8009e52:	2201      	movs	r2, #1
 8009e54:	2118      	movs	r1, #24
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f004 f876 	bl	800df48 <inv_icm20948_read_mems_reg>
 8009e5c:	60f8      	str	r0, [r7, #12]
	if(int_read)
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d009      	beq.n	8009e78 <inv_icm20948_identify_interrupt+0x62>
		*int_read |= (int_status << 8);
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009e6a:	7afb      	ldrb	r3, [r7, #11]
 8009e6c:	021b      	lsls	r3, r3, #8
 8009e6e:	b21b      	sxth	r3, r3
 8009e70:	4313      	orrs	r3, r2
 8009e72:	b21a      	sxth	r2, r3
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	801a      	strh	r2, [r3, #0]
     * We do not need to handle FIFO overflow here. 
     * When we read FIFO_SIZE we can determine if FIFO overflow has occured.
     */
    //result = inv_icm20948_read_mems_reg(s, 0x1B, 1, &int_status);
    
	return result;
 8009e78:	68fb      	ldr	r3, [r7, #12]
}
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	3710      	adds	r7, #16
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bd80      	pop	{r7, pc}

08009e82 <dmp_get_fifo_length>:
* @param[out] len amount of data currently stored in the fifo.
*
* @return MPU_SUCCESS or non-zero error code.
**/
static int dmp_get_fifo_length(struct inv_icm20948 * s, uint_fast16_t * len )
{
 8009e82:	b580      	push	{r7, lr}
 8009e84:	b084      	sub	sp, #16
 8009e86:	af00      	add	r7, sp, #0
 8009e88:	6078      	str	r0, [r7, #4]
 8009e8a:	6039      	str	r1, [r7, #0]
	unsigned char fifoBuf[2];
	int result = 0;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	60fb      	str	r3, [r7, #12]
    
	if (NULL == len)
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d102      	bne.n	8009e9c <dmp_get_fifo_length+0x1a>
		return -1;
 8009e96:	f04f 33ff 	mov.w	r3, #4294967295
 8009e9a:	e01f      	b.n	8009edc <dmp_get_fifo_length+0x5a>
    
	/*---- read the 2 'count' registers and
	burst read the data from the FIFO ----*/
	result = inv_icm20948_read_mems_reg(s, REG_FIFO_COUNT_H, 2, fifoBuf);
 8009e9c:	f107 0308 	add.w	r3, r7, #8
 8009ea0:	2202      	movs	r2, #2
 8009ea2:	2170      	movs	r1, #112	@ 0x70
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f004 f84f 	bl	800df48 <inv_icm20948_read_mems_reg>
 8009eaa:	60f8      	str	r0, [r7, #12]
	if (result) 
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d009      	beq.n	8009ec6 <dmp_get_fifo_length+0x44>
	{
		s->fifo_info.fifoError = -1;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8009eb8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		*len = 0;
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	601a      	str	r2, [r3, #0]
		return result;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	e00a      	b.n	8009edc <dmp_get_fifo_length+0x5a>
	}
    
	*len = (uint_fast16_t) (fifoBuf[0] << 8);
 8009ec6:	7a3b      	ldrb	r3, [r7, #8]
 8009ec8:	021a      	lsls	r2, r3, #8
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	601a      	str	r2, [r3, #0]
	*len += (uint_fast16_t) (fifoBuf[1]);
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	7a7a      	ldrb	r2, [r7, #9]
 8009ed4:	441a      	add	r2, r3
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	601a      	str	r2, [r3, #0]

	return result;
 8009eda:	68fb      	ldr	r3, [r7, #12]
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3710      	adds	r7, #16
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <dmp_reset_fifo>:
*  @note   Halt the DMP writing into the FIFO for the time
*          needed to reset the FIFO.
*  @return MPU_SUCCESS if successful, a non-zero error code otherwise.
*/
static int dmp_reset_fifo(struct inv_icm20948 * s)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b086      	sub	sp, #24
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
    uint_fast16_t len = HARDWARE_FIFO_SIZE;
 8009eec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ef0:	60fb      	str	r3, [r7, #12]
	unsigned char tries = 0;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	75fb      	strb	r3, [r7, #23]
	int result = 0;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	613b      	str	r3, [r7, #16]
    
	while (len != 0 && tries < 6) 
 8009efa:	e03e      	b.n	8009f7a <dmp_reset_fifo+0x96>
	{ 
		s->base_state.user_ctrl &= (~BIT_FIFO_EN);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	7f1b      	ldrb	r3, [r3, #28]
 8009f00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f04:	b2da      	uxtb	r2, r3
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	771a      	strb	r2, [r3, #28]
		s->base_state.user_ctrl &= (~BIT_DMP_EN);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	7f1b      	ldrb	r3, [r3, #28]
 8009f0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f12:	b2da      	uxtb	r2, r3
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	7f1b      	ldrb	r3, [r3, #28]
 8009f1c:	461a      	mov	r2, r3
 8009f1e:	2103      	movs	r1, #3
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f003 ffb5 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8009f26:	4602      	mov	r2, r0
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1f);
 8009f2e:	211f      	movs	r1, #31
 8009f30:	6878      	ldr	r0, [r7, #4]
 8009f32:	f7ff ff43 	bl	8009dbc <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 8009f36:	4602      	mov	r2, r0
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1e);
 8009f3e:	211e      	movs	r1, #30
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f7ff ff3b 	bl	8009dbc <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 8009f46:	4602      	mov	r2, r0
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	4313      	orrs	r3, r2
 8009f4c:	613b      	str	r3, [r7, #16]
        
		// Reset overflow flag
		s->fifo_info.fifo_overflow = 0;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2200      	movs	r2, #0
 8009f52:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
        
		result |= dmp_get_fifo_length(s, &len);
 8009f56:	f107 030c 	add.w	r3, r7, #12
 8009f5a:	4619      	mov	r1, r3
 8009f5c:	6878      	ldr	r0, [r7, #4]
 8009f5e:	f7ff ff90 	bl	8009e82 <dmp_get_fifo_length>
 8009f62:	4602      	mov	r2, r0
 8009f64:	693b      	ldr	r3, [r7, #16]
 8009f66:	4313      	orrs	r3, r2
 8009f68:	613b      	str	r3, [r7, #16]
		if (result) 
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d001      	beq.n	8009f74 <dmp_reset_fifo+0x90>
			return result;
 8009f70:	693b      	ldr	r3, [r7, #16]
 8009f72:	e022      	b.n	8009fba <dmp_reset_fifo+0xd6>
        
		tries++;
 8009f74:	7dfb      	ldrb	r3, [r7, #23]
 8009f76:	3301      	adds	r3, #1
 8009f78:	75fb      	strb	r3, [r7, #23]
	while (len != 0 && tries < 6) 
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d002      	beq.n	8009f86 <dmp_reset_fifo+0xa2>
 8009f80:	7dfb      	ldrb	r3, [r7, #23]
 8009f82:	2b05      	cmp	r3, #5
 8009f84:	d9ba      	bls.n	8009efc <dmp_reset_fifo+0x18>
	}
    
	s->base_state.user_ctrl |= BIT_FIFO_EN;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	7f1b      	ldrb	r3, [r3, #28]
 8009f8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f8e:	b2da      	uxtb	r2, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	771a      	strb	r2, [r3, #28]
	s->base_state.user_ctrl |= BIT_DMP_EN;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	7f1b      	ldrb	r3, [r3, #28]
 8009f98:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009f9c:	b2da      	uxtb	r2, r3
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	771a      	strb	r2, [r3, #28]
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	7f1b      	ldrb	r3, [r3, #28]
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	2103      	movs	r1, #3
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f003 ff70 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 8009fb0:	4602      	mov	r2, r0
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	613b      	str	r3, [r7, #16]
    
	return result;
 8009fb8:	693b      	ldr	r3, [r7, #16]
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	3718      	adds	r7, #24
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}

08009fc2 <dmp_read_fifo>:
*  @param[in] len   Amount of data to read out of the fifo
*
*  @return MPU_SUCCESS or non-zero error code
**/
static int dmp_read_fifo(struct inv_icm20948 * s, unsigned char *data, uint_fast16_t len)
{
 8009fc2:	b580      	push	{r7, lr}
 8009fc4:	b088      	sub	sp, #32
 8009fc6:	af00      	add	r7, sp, #0
 8009fc8:	60f8      	str	r0, [r7, #12]
 8009fca:	60b9      	str	r1, [r7, #8]
 8009fcc:	607a      	str	r2, [r7, #4]
	int result;
    uint_fast16_t bytesRead = 0;
 8009fce:	2300      	movs	r3, #0
 8009fd0:	61bb      	str	r3, [r7, #24]

    while (bytesRead<len) 
 8009fd2:	e021      	b.n	800a018 <dmp_read_fifo+0x56>
    {
        unsigned short thisLen = min(INV_MAX_SERIAL_READ, len-bytesRead);
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	69bb      	ldr	r3, [r7, #24]
 8009fd8:	1ad3      	subs	r3, r2, r3
 8009fda:	2b10      	cmp	r3, #16
 8009fdc:	bf28      	it	cs
 8009fde:	2310      	movcs	r3, #16
 8009fe0:	82fb      	strh	r3, [r7, #22]
        
        result = inv_icm20948_read_mems_reg(s, REG_FIFO_R_W, thisLen, &data[bytesRead]);
 8009fe2:	8af9      	ldrh	r1, [r7, #22]
 8009fe4:	68ba      	ldr	r2, [r7, #8]
 8009fe6:	69bb      	ldr	r3, [r7, #24]
 8009fe8:	4413      	add	r3, r2
 8009fea:	460a      	mov	r2, r1
 8009fec:	2172      	movs	r1, #114	@ 0x72
 8009fee:	68f8      	ldr	r0, [r7, #12]
 8009ff0:	f003 ffaa 	bl	800df48 <inv_icm20948_read_mems_reg>
 8009ff4:	61f8      	str	r0, [r7, #28]
        if (result)
 8009ff6:	69fb      	ldr	r3, [r7, #28]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d009      	beq.n	800a010 <dmp_read_fifo+0x4e>
		{
			dmp_reset_fifo(s);
 8009ffc:	68f8      	ldr	r0, [r7, #12]
 8009ffe:	f7ff ff71 	bl	8009ee4 <dmp_reset_fifo>
			s->fifo_info.fifoError = -1;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	f04f 32ff 	mov.w	r2, #4294967295
 800a008:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			return result;
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	e008      	b.n	800a022 <dmp_read_fifo+0x60>
		}
        
        bytesRead += thisLen;
 800a010:	8afb      	ldrh	r3, [r7, #22]
 800a012:	69ba      	ldr	r2, [r7, #24]
 800a014:	4413      	add	r3, r2
 800a016:	61bb      	str	r3, [r7, #24]
    while (bytesRead<len) 
 800a018:	69ba      	ldr	r2, [r7, #24]
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	429a      	cmp	r2, r3
 800a01e:	d3d9      	bcc.n	8009fd4 <dmp_read_fifo+0x12>
    }

	return result;
 800a020:	69fb      	ldr	r3, [r7, #28]
}
 800a022:	4618      	mov	r0, r3
 800a024:	3720      	adds	r7, #32
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}

0800a02a <dmp_get_fifo_all>:
*  @param  buffer Reads up to length into the buffer.
*
*  @return number of bytes of read.
**/
static uint_fast16_t dmp_get_fifo_all(struct inv_icm20948 * s, uint_fast16_t length, unsigned char *buffer, int *reset)
{
 800a02a:	b580      	push	{r7, lr}
 800a02c:	b086      	sub	sp, #24
 800a02e:	af00      	add	r7, sp, #0
 800a030:	60f8      	str	r0, [r7, #12]
 800a032:	60b9      	str	r1, [r7, #8]
 800a034:	607a      	str	r2, [r7, #4]
 800a036:	603b      	str	r3, [r7, #0]
	int result;
	uint_fast16_t in_fifo;
    
	if(reset)
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d002      	beq.n	800a044 <dmp_get_fifo_all+0x1a>
		*reset = 0;
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	2200      	movs	r2, #0
 800a042:	601a      	str	r2, [r3, #0]
   
	result = dmp_get_fifo_length(s, &in_fifo);
 800a044:	f107 0310 	add.w	r3, r7, #16
 800a048:	4619      	mov	r1, r3
 800a04a:	68f8      	ldr	r0, [r7, #12]
 800a04c:	f7ff ff19 	bl	8009e82 <dmp_get_fifo_length>
 800a050:	6178      	str	r0, [r7, #20]
	if (result) {
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d005      	beq.n	800a064 <dmp_get_fifo_all+0x3a>
		s->fifo_info.fifoError = result;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	697a      	ldr	r2, [r7, #20]
 800a05c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 800a060:	2300      	movs	r3, #0
 800a062:	e029      	b.n	800a0b8 <dmp_get_fifo_all+0x8e>
	}
    
	// Nothing to read
	if (in_fifo == 0)
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d101      	bne.n	800a06e <dmp_get_fifo_all+0x44>
		return 0;
 800a06a:	2300      	movs	r3, #0
 800a06c:	e024      	b.n	800a0b8 <dmp_get_fifo_all+0x8e>
    
	/* Check if buffer is able to be filled in with in_fifo bytes */
	if (in_fifo > length) {
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	68ba      	ldr	r2, [r7, #8]
 800a072:	429a      	cmp	r2, r3
 800a074:	d20f      	bcs.n	800a096 <dmp_get_fifo_all+0x6c>
		dmp_reset_fifo(s);
 800a076:	68f8      	ldr	r0, [r7, #12]
 800a078:	f7ff ff34 	bl	8009ee4 <dmp_reset_fifo>
		s->fifo_info.fifoError = -1;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	f04f 32ff 	mov.w	r2, #4294967295
 800a082:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		if(reset)
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d002      	beq.n	800a092 <dmp_get_fifo_all+0x68>
			*reset = 1;
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	2201      	movs	r2, #1
 800a090:	601a      	str	r2, [r3, #0]
		return 0;
 800a092:	2300      	movs	r3, #0
 800a094:	e010      	b.n	800a0b8 <dmp_get_fifo_all+0x8e>
	}

	result = dmp_read_fifo(s, buffer, in_fifo);
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	461a      	mov	r2, r3
 800a09a:	6879      	ldr	r1, [r7, #4]
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f7ff ff90 	bl	8009fc2 <dmp_read_fifo>
 800a0a2:	6178      	str	r0, [r7, #20]
	if (result) {
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d005      	beq.n	800a0b6 <dmp_get_fifo_all+0x8c>
		s->fifo_info.fifoError = result;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	697a      	ldr	r2, [r7, #20]
 800a0ae:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	e000      	b.n	800a0b8 <dmp_get_fifo_all+0x8e>
	}
	return in_fifo;
 800a0b6:	693b      	ldr	r3, [r7, #16]
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3718      	adds	r7, #24
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <get_packet_size_and_samplecnt>:

/** Determines the packet size by decoding the header. Both header and header2 are set. header2 is set to zero
*   if it doesn't exist. sample_cnt_array is filled in if not null with number of samples expected for each sensor
*/
static uint_fast16_t get_packet_size_and_samplecnt(unsigned char *data, unsigned short *header, unsigned short *header2, unsigned short * sample_cnt_array)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b087      	sub	sp, #28
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	60f8      	str	r0, [r7, #12]
 800a0c8:	60b9      	str	r1, [r7, #8]
 800a0ca:	607a      	str	r2, [r7, #4]
 800a0cc:	603b      	str	r3, [r7, #0]
	int sz = HEADER_SZ; // 2 for header
 800a0ce:	2302      	movs	r3, #2
 800a0d0:	617b      	str	r3, [r7, #20]
    
	*header = (((unsigned short)data[0])<<8) | data[1];
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	021b      	lsls	r3, r3, #8
 800a0d8:	b21a      	sxth	r2, r3
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	3301      	adds	r3, #1
 800a0de:	781b      	ldrb	r3, [r3, #0]
 800a0e0:	b21b      	sxth	r3, r3
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	b21b      	sxth	r3, r3
 800a0e6:	b29a      	uxth	r2, r3
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	801a      	strh	r2, [r3, #0]

	if (*header & ACCEL_SET) {
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	881b      	ldrh	r3, [r3, #0]
 800a0f0:	b21b      	sxth	r3, r3
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	da14      	bge.n	800a120 <get_packet_size_and_samplecnt+0x60>
		sz += ACCEL_DATA_SZ;
 800a0f6:	697b      	ldr	r3, [r7, #20]
 800a0f8:	3306      	adds	r3, #6
 800a0fa:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d005      	beq.n	800a10e <get_packet_size_and_samplecnt+0x4e>
			sample_cnt_array[ANDROID_SENSOR_ACCELEROMETER]++;
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	3302      	adds	r3, #2
 800a106:	881a      	ldrh	r2, [r3, #0]
 800a108:	3201      	adds	r2, #1
 800a10a:	b292      	uxth	r2, r2
 800a10c:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d005      	beq.n	800a120 <get_packet_size_and_samplecnt+0x60>
			sample_cnt_array[ANDROID_SENSOR_RAW_ACCELEROMETER]++;
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	3354      	adds	r3, #84	@ 0x54
 800a118:	881a      	ldrh	r2, [r3, #0]
 800a11a:	3201      	adds	r2, #1
 800a11c:	b292      	uxth	r2, r2
 800a11e:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & GYRO_SET) {
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	881b      	ldrh	r3, [r3, #0]
 800a124:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d020      	beq.n	800a16e <get_packet_size_and_samplecnt+0xae>
		sz += GYRO_DATA_SZ;
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	3306      	adds	r3, #6
 800a130:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d005      	beq.n	800a144 <get_packet_size_and_samplecnt+0x84>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED]++;
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	3320      	adds	r3, #32
 800a13c:	881a      	ldrh	r2, [r3, #0]
 800a13e:	3201      	adds	r2, #1
 800a140:	b292      	uxth	r2, r2
 800a142:	801a      	strh	r2, [r3, #0]
		sz += GYRO_BIAS_DATA_SZ;
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	3306      	adds	r3, #6
 800a148:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d005      	beq.n	800a15c <get_packet_size_and_samplecnt+0x9c>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE]++;
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	3308      	adds	r3, #8
 800a154:	881a      	ldrh	r2, [r3, #0]
 800a156:	3201      	adds	r2, #1
 800a158:	b292      	uxth	r2, r2
 800a15a:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d005      	beq.n	800a16e <get_packet_size_and_samplecnt+0xae>
			sample_cnt_array[ANDROID_SENSOR_RAW_GYROSCOPE]++;
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	3356      	adds	r3, #86	@ 0x56
 800a166:	881a      	ldrh	r2, [r3, #0]
 800a168:	3201      	adds	r2, #1
 800a16a:	b292      	uxth	r2, r2
 800a16c:	801a      	strh	r2, [r3, #0]
	}
 
	if (*header & CPASS_SET) {
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	881b      	ldrh	r3, [r3, #0]
 800a172:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a176:	2b00      	cmp	r3, #0
 800a178:	d00b      	beq.n	800a192 <get_packet_size_and_samplecnt+0xd2>
		sz += CPASS_DATA_SZ;
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	3306      	adds	r3, #6
 800a17e:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d005      	beq.n	800a192 <get_packet_size_and_samplecnt+0xd2>
			sample_cnt_array[ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED]++;
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	331c      	adds	r3, #28
 800a18a:	881a      	ldrh	r2, [r3, #0]
 800a18c:	3201      	adds	r2, #1
 800a18e:	b292      	uxth	r2, r2
 800a190:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & ALS_SET) {
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	881b      	ldrh	r3, [r3, #0]
 800a196:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d00b      	beq.n	800a1b6 <get_packet_size_and_samplecnt+0xf6>
		sz += ALS_DATA_SZ;
 800a19e:	697b      	ldr	r3, [r7, #20]
 800a1a0:	3308      	adds	r3, #8
 800a1a2:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d005      	beq.n	800a1b6 <get_packet_size_and_samplecnt+0xf6>
			sample_cnt_array[ANDROID_SENSOR_LIGHT]++;
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	330a      	adds	r3, #10
 800a1ae:	881a      	ldrh	r2, [r3, #0]
 800a1b0:	3201      	adds	r2, #1
 800a1b2:	b292      	uxth	r2, r2
 800a1b4:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT6_SET) {
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	881b      	ldrh	r3, [r3, #0]
 800a1ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d00b      	beq.n	800a1da <get_packet_size_and_samplecnt+0x11a>
		sz += QUAT6_DATA_SZ;
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	330c      	adds	r3, #12
 800a1c6:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d005      	beq.n	800a1da <get_packet_size_and_samplecnt+0x11a>
			sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR]++;
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	331e      	adds	r3, #30
 800a1d2:	881a      	ldrh	r2, [r3, #0]
 800a1d4:	3201      	adds	r2, #1
 800a1d6:	b292      	uxth	r2, r2
 800a1d8:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT9_SET) {
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	881b      	ldrh	r3, [r3, #0]
 800a1de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d00b      	beq.n	800a1fe <get_packet_size_and_samplecnt+0x13e>
		sz += QUAT9_DATA_SZ;
 800a1e6:	697b      	ldr	r3, [r7, #20]
 800a1e8:	330e      	adds	r3, #14
 800a1ea:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d005      	beq.n	800a1fe <get_packet_size_and_samplecnt+0x13e>
			sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR]++;
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	3316      	adds	r3, #22
 800a1f6:	881a      	ldrh	r2, [r3, #0]
 800a1f8:	3201      	adds	r2, #1
 800a1fa:	b292      	uxth	r2, r2
 800a1fc:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PQUAT6_SET) 
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	881b      	ldrh	r3, [r3, #0]
 800a202:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a206:	2b00      	cmp	r3, #0
 800a208:	d002      	beq.n	800a210 <get_packet_size_and_samplecnt+0x150>
		sz += PQUAT6_DATA_SZ;
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	3306      	adds	r3, #6
 800a20e:	617b      	str	r3, [r7, #20]
    
	if (*header & GEOMAG_SET) {
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	881b      	ldrh	r3, [r3, #0]
 800a214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d00b      	beq.n	800a234 <get_packet_size_and_samplecnt+0x174>
		sz += GEOMAG_DATA_SZ;
 800a21c:	697b      	ldr	r3, [r7, #20]
 800a21e:	330e      	adds	r3, #14
 800a220:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d005      	beq.n	800a234 <get_packet_size_and_samplecnt+0x174>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR]++;
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	3328      	adds	r3, #40	@ 0x28
 800a22c:	881a      	ldrh	r2, [r3, #0]
 800a22e:	3201      	adds	r2, #1
 800a230:	b292      	uxth	r2, r2
 800a232:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & CPASS_CALIBR_SET) {
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	881b      	ldrh	r3, [r3, #0]
 800a238:	f003 0320 	and.w	r3, r3, #32
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d00b      	beq.n	800a258 <get_packet_size_and_samplecnt+0x198>
		sz += CPASS_CALIBR_DATA_SZ;
 800a240:	697b      	ldr	r3, [r7, #20]
 800a242:	330c      	adds	r3, #12
 800a244:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d005      	beq.n	800a258 <get_packet_size_and_samplecnt+0x198>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_FIELD]++;
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	3304      	adds	r3, #4
 800a250:	881a      	ldrh	r2, [r3, #0]
 800a252:	3201      	adds	r2, #1
 800a254:	b292      	uxth	r2, r2
 800a256:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PED_STEPDET_SET) {
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	881b      	ldrh	r3, [r3, #0]
 800a25c:	f003 0310 	and.w	r3, r3, #16
 800a260:	2b00      	cmp	r3, #0
 800a262:	d00b      	beq.n	800a27c <get_packet_size_and_samplecnt+0x1bc>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	3304      	adds	r3, #4
 800a268:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d005      	beq.n	800a27c <get_packet_size_and_samplecnt+0x1bc>
			sample_cnt_array[ANDROID_SENSOR_STEP_DETECTOR]++;
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	3324      	adds	r3, #36	@ 0x24
 800a274:	881a      	ldrh	r2, [r3, #0]
 800a276:	3201      	adds	r2, #1
 800a278:	b292      	uxth	r2, r2
 800a27a:	801a      	strh	r2, [r3, #0]
	}

	if (*header & HEADER2_SET) {
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	881b      	ldrh	r3, [r3, #0]
 800a280:	f003 0308 	and.w	r3, r3, #8
 800a284:	2b00      	cmp	r3, #0
 800a286:	d011      	beq.n	800a2ac <get_packet_size_and_samplecnt+0x1ec>
		*header2 = (((unsigned short)data[2])<<8) | data[3];
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	3302      	adds	r3, #2
 800a28c:	781b      	ldrb	r3, [r3, #0]
 800a28e:	021b      	lsls	r3, r3, #8
 800a290:	b21a      	sxth	r2, r3
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	3303      	adds	r3, #3
 800a296:	781b      	ldrb	r3, [r3, #0]
 800a298:	b21b      	sxth	r3, r3
 800a29a:	4313      	orrs	r3, r2
 800a29c:	b21b      	sxth	r3, r3
 800a29e:	b29a      	uxth	r2, r3
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	801a      	strh	r2, [r3, #0]
		sz += HEADER2_SZ;
 800a2a4:	697b      	ldr	r3, [r7, #20]
 800a2a6:	3302      	adds	r3, #2
 800a2a8:	617b      	str	r3, [r7, #20]
 800a2aa:	e002      	b.n	800a2b2 <get_packet_size_and_samplecnt+0x1f2>
	} else {
		*header2 = 0;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header2 & ACCEL_ACCURACY_SET) {
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	881b      	ldrh	r3, [r3, #0]
 800a2b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d002      	beq.n	800a2c4 <get_packet_size_and_samplecnt+0x204>
		sz += ACCEL_ACCURACY_SZ;
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	3302      	adds	r3, #2
 800a2c2:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & GYRO_ACCURACY_SET) {
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	881b      	ldrh	r3, [r3, #0]
 800a2c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d002      	beq.n	800a2d6 <get_packet_size_and_samplecnt+0x216>
		sz += GYRO_ACCURACY_SZ;
 800a2d0:	697b      	ldr	r3, [r7, #20]
 800a2d2:	3302      	adds	r3, #2
 800a2d4:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & CPASS_ACCURACY_SET) {
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	881b      	ldrh	r3, [r3, #0]
 800a2da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d002      	beq.n	800a2e8 <get_packet_size_and_samplecnt+0x228>
		sz += CPASS_ACCURACY_SZ;
 800a2e2:	697b      	ldr	r3, [r7, #20]
 800a2e4:	3302      	adds	r3, #2
 800a2e6:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & FLIP_PICKUP_SET) {
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	881b      	ldrh	r3, [r3, #0]
 800a2ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d00b      	beq.n	800a30c <get_packet_size_and_samplecnt+0x24c>
		sz += FLIP_PICKUP_SZ;
 800a2f4:	697b      	ldr	r3, [r7, #20]
 800a2f6:	3302      	adds	r3, #2
 800a2f8:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d005      	beq.n	800a30c <get_packet_size_and_samplecnt+0x24c>
			sample_cnt_array[ANDROID_SENSOR_FLIP_PICKUP]++;
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	335c      	adds	r3, #92	@ 0x5c
 800a304:	881a      	ldrh	r2, [r3, #0]
 800a306:	3201      	adds	r2, #1
 800a308:	b292      	uxth	r2, r2
 800a30a:	801a      	strh	r2, [r3, #0]
	}
	if (*header2 & ACT_RECOG_SET) {
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	881b      	ldrh	r3, [r3, #0]
 800a310:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a314:	2b00      	cmp	r3, #0
 800a316:	d00b      	beq.n	800a330 <get_packet_size_and_samplecnt+0x270>
		sz += ACT_RECOG_SZ;
 800a318:	697b      	ldr	r3, [r7, #20]
 800a31a:	3306      	adds	r3, #6
 800a31c:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d005      	beq.n	800a330 <get_packet_size_and_samplecnt+0x270>
			sample_cnt_array[ANDROID_SENSOR_ACTIVITY_CLASSIFICATON]++;
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	335e      	adds	r3, #94	@ 0x5e
 800a328:	881a      	ldrh	r2, [r3, #0]
 800a32a:	3201      	adds	r2, #1
 800a32c:	b292      	uxth	r2, r2
 800a32e:	801a      	strh	r2, [r3, #0]
	}
	sz += ODR_CNT_GYRO_SZ;
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	3302      	adds	r3, #2
 800a334:	617b      	str	r3, [r7, #20]

	return sz;
 800a336:	697b      	ldr	r3, [r7, #20]
}
 800a338:	4618      	mov	r0, r3
 800a33a:	371c      	adds	r7, #28
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr

0800a344 <check_fifo_decoded_headers>:

static int check_fifo_decoded_headers(unsigned short header, unsigned short header2)
{
 800a344:	b480      	push	{r7}
 800a346:	b085      	sub	sp, #20
 800a348:	af00      	add	r7, sp, #0
 800a34a:	4603      	mov	r3, r0
 800a34c:	460a      	mov	r2, r1
 800a34e:	80fb      	strh	r3, [r7, #6]
 800a350:	4613      	mov	r3, r2
 800a352:	80bb      	strh	r3, [r7, #4]
	unsigned short header_bit_mask = 0;
 800a354:	2300      	movs	r3, #0
 800a356:	81fb      	strh	r3, [r7, #14]
	unsigned short header2_bit_mask = 0;
 800a358:	2300      	movs	r3, #0
 800a35a:	81bb      	strh	r3, [r7, #12]
	
	// at least 1 bit must be set
	if (header == 0)
 800a35c:	88fb      	ldrh	r3, [r7, #6]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d102      	bne.n	800a368 <check_fifo_decoded_headers+0x24>
		return -1;
 800a362:	f04f 33ff 	mov.w	r3, #4294967295
 800a366:	e063      	b.n	800a430 <check_fifo_decoded_headers+0xec>
	
	header_bit_mask |= ACCEL_SET;
 800a368:	89fb      	ldrh	r3, [r7, #14]
 800a36a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a36e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a372:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_SET;
 800a374:	89fb      	ldrh	r3, [r7, #14]
 800a376:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a37a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_SET;
 800a37c:	89fb      	ldrh	r3, [r7, #14]
 800a37e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a382:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= ALS_SET;
 800a384:	89fb      	ldrh	r3, [r7, #14]
 800a386:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a38a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT6_SET;
 800a38c:	89fb      	ldrh	r3, [r7, #14]
 800a38e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a392:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT9_SET;
 800a394:	89fb      	ldrh	r3, [r7, #14]
 800a396:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a39a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PQUAT6_SET;
 800a39c:	89fb      	ldrh	r3, [r7, #14]
 800a39e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a3a2:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GEOMAG_SET;
 800a3a4:	89fb      	ldrh	r3, [r7, #14]
 800a3a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a3aa:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_CALIBR_SET;
 800a3ac:	89fb      	ldrh	r3, [r7, #14]
 800a3ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3b2:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_CALIBR_SET;
 800a3b4:	89fb      	ldrh	r3, [r7, #14]
 800a3b6:	f043 0320 	orr.w	r3, r3, #32
 800a3ba:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PED_STEPDET_SET;
 800a3bc:	89fb      	ldrh	r3, [r7, #14]
 800a3be:	f043 0310 	orr.w	r3, r3, #16
 800a3c2:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= HEADER2_SET;
 800a3c4:	89fb      	ldrh	r3, [r7, #14]
 800a3c6:	f043 0308 	orr.w	r3, r3, #8
 800a3ca:	81fb      	strh	r3, [r7, #14]
	
	if (header & ~header_bit_mask)
 800a3cc:	88fa      	ldrh	r2, [r7, #6]
 800a3ce:	89fb      	ldrh	r3, [r7, #14]
 800a3d0:	43db      	mvns	r3, r3
 800a3d2:	4013      	ands	r3, r2
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d002      	beq.n	800a3de <check_fifo_decoded_headers+0x9a>
		return -1;
 800a3d8:	f04f 33ff 	mov.w	r3, #4294967295
 800a3dc:	e028      	b.n	800a430 <check_fifo_decoded_headers+0xec>
	
	// at least 1 bit must be set if header 2 is set
	if (header & HEADER2_SET) {
 800a3de:	88fb      	ldrh	r3, [r7, #6]
 800a3e0:	f003 0308 	and.w	r3, r3, #8
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d022      	beq.n	800a42e <check_fifo_decoded_headers+0xea>
		header2_bit_mask |= ACCEL_ACCURACY_SET;
 800a3e8:	89bb      	ldrh	r3, [r7, #12]
 800a3ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a3ee:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= GYRO_ACCURACY_SET;
 800a3f0:	89bb      	ldrh	r3, [r7, #12]
 800a3f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a3f6:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= CPASS_ACCURACY_SET;
 800a3f8:	89bb      	ldrh	r3, [r7, #12]
 800a3fa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a3fe:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= FLIP_PICKUP_SET;
 800a400:	89bb      	ldrh	r3, [r7, #12]
 800a402:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a406:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= ACT_RECOG_SET;
 800a408:	89bb      	ldrh	r3, [r7, #12]
 800a40a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a40e:	81bb      	strh	r3, [r7, #12]
		if (header2 == 0)
 800a410:	88bb      	ldrh	r3, [r7, #4]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d102      	bne.n	800a41c <check_fifo_decoded_headers+0xd8>
			return -1;
 800a416:	f04f 33ff 	mov.w	r3, #4294967295
 800a41a:	e009      	b.n	800a430 <check_fifo_decoded_headers+0xec>
		if (header2 & ~header2_bit_mask)
 800a41c:	88ba      	ldrh	r2, [r7, #4]
 800a41e:	89bb      	ldrh	r3, [r7, #12]
 800a420:	43db      	mvns	r3, r3
 800a422:	4013      	ands	r3, r2
 800a424:	2b00      	cmp	r3, #0
 800a426:	d002      	beq.n	800a42e <check_fifo_decoded_headers+0xea>
			return -1;
 800a428:	f04f 33ff 	mov.w	r3, #4294967295
 800a42c:	e000      	b.n	800a430 <check_fifo_decoded_headers+0xec>
	}

    return 0;
 800a42e:	2300      	movs	r3, #0
}
 800a430:	4618      	mov	r0, r3
 800a432:	3714      	adds	r7, #20
 800a434:	46bd      	mov	sp, r7
 800a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43a:	4770      	bx	lr

0800a43c <extract_sample_cnt>:
    
/** Determine number of samples present in SW FIFO fifo_data containing fifo_size bytes to be analyzed. Total number
* of samples filled in total_sample_cnt, number of samples per sensor filled in sample_cnt_array array
*/
static int extract_sample_cnt(struct inv_icm20948 * s, int fifo_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b088      	sub	sp, #32
 800a440:	af00      	add	r7, sp, #0
 800a442:	60f8      	str	r0, [r7, #12]
 800a444:	60b9      	str	r1, [r7, #8]
 800a446:	607a      	str	r2, [r7, #4]
 800a448:	603b      	str	r3, [r7, #0]
	// Next SW FIFO index to be parsed
	int fifo_idx = 0;
 800a44a:	2300      	movs	r3, #0
 800a44c:	61fb      	str	r3, [r7, #28]
	
	while (fifo_idx < fifo_size) {
 800a44e:	e02a      	b.n	800a4a6 <extract_sample_cnt+0x6a>
		unsigned short header;
		unsigned short header2;
		int need_sz = get_packet_size_and_samplecnt(&fifo_data[fifo_idx], &header, &header2, sample_cnt_array);
 800a450:	69fb      	ldr	r3, [r7, #28]
 800a452:	4a2c      	ldr	r2, [pc, #176]	@ (800a504 <extract_sample_cnt+0xc8>)
 800a454:	1898      	adds	r0, r3, r2
 800a456:	f107 0214 	add.w	r2, r7, #20
 800a45a:	f107 0116 	add.w	r1, r7, #22
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	f7ff fe2e 	bl	800a0c0 <get_packet_size_and_samplecnt>
 800a464:	4603      	mov	r3, r0
 800a466:	61bb      	str	r3, [r7, #24]
		
		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (fifo_size-fifo_idx < need_sz)
 800a468:	68ba      	ldr	r2, [r7, #8]
 800a46a:	69fb      	ldr	r3, [r7, #28]
 800a46c:	1ad3      	subs	r3, r2, r3
 800a46e:	69ba      	ldr	r2, [r7, #24]
 800a470:	429a      	cmp	r2, r3
 800a472:	dc1d      	bgt.n	800a4b0 <extract_sample_cnt+0x74>
			goto endSuccess;
		
		// Decode any error
		if (check_fifo_decoded_headers(header, header2)) {
 800a474:	8afb      	ldrh	r3, [r7, #22]
 800a476:	8aba      	ldrh	r2, [r7, #20]
 800a478:	4611      	mov	r1, r2
 800a47a:	4618      	mov	r0, r3
 800a47c:	f7ff ff62 	bl	800a344 <check_fifo_decoded_headers>
 800a480:	4603      	mov	r3, r0
 800a482:	2b00      	cmp	r3, #0
 800a484:	d005      	beq.n	800a492 <extract_sample_cnt+0x56>
			// in that case, stop processing, we might have overflowed so following bytes are non sense
			dmp_reset_fifo(s);
 800a486:	68f8      	ldr	r0, [r7, #12]
 800a488:	f7ff fd2c 	bl	8009ee4 <dmp_reset_fifo>
			return -1;
 800a48c:	f04f 33ff 	mov.w	r3, #4294967295
 800a490:	e034      	b.n	800a4fc <extract_sample_cnt+0xc0>
		}
		
		fifo_idx += need_sz;
 800a492:	69fa      	ldr	r2, [r7, #28]
 800a494:	69bb      	ldr	r3, [r7, #24]
 800a496:	4413      	add	r3, r2
 800a498:	61fb      	str	r3, [r7, #28]
		
		// One sample found, increment total sample counter
		(*total_sample_cnt)++;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	881b      	ldrh	r3, [r3, #0]
 800a49e:	3301      	adds	r3, #1
 800a4a0:	b29a      	uxth	r2, r3
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	801a      	strh	r2, [r3, #0]
	while (fifo_idx < fifo_size) {
 800a4a6:	69fa      	ldr	r2, [r7, #28]
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	429a      	cmp	r2, r3
 800a4ac:	dbd0      	blt.n	800a450 <extract_sample_cnt+0x14>
	}

endSuccess:
 800a4ae:	e000      	b.n	800a4b2 <extract_sample_cnt+0x76>
			goto endSuccess;
 800a4b0:	bf00      	nop
	// Augmented sensors are not part of DMP FIFO, they are computed by DMP driver based on GRV or RV presence in DMP FIFO
	// So their sample counts must rely on GRV and RV sample counts
	if (sample_cnt_array) {
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d020      	beq.n	800a4fa <extract_sample_cnt+0xbe>
		sample_cnt_array[ANDROID_SENSOR_GRAVITY] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	3312      	adds	r3, #18
 800a4bc:	8819      	ldrh	r1, [r3, #0]
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	331e      	adds	r3, #30
 800a4c2:	881a      	ldrh	r2, [r3, #0]
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	3312      	adds	r3, #18
 800a4c8:	440a      	add	r2, r1
 800a4ca:	b292      	uxth	r2, r2
 800a4cc:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_LINEAR_ACCELERATION] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	3314      	adds	r3, #20
 800a4d2:	8819      	ldrh	r1, [r3, #0]
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	331e      	adds	r3, #30
 800a4d8:	881a      	ldrh	r2, [r3, #0]
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	3314      	adds	r3, #20
 800a4de:	440a      	add	r2, r1
 800a4e0:	b292      	uxth	r2, r2
 800a4e2:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_ORIENTATION] += sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR];
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	3306      	adds	r3, #6
 800a4e8:	8819      	ldrh	r1, [r3, #0]
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	3316      	adds	r3, #22
 800a4ee:	881a      	ldrh	r2, [r3, #0]
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	3306      	adds	r3, #6
 800a4f4:	440a      	add	r2, r1
 800a4f6:	b292      	uxth	r2, r2
 800a4f8:	801a      	strh	r2, [r3, #0]
	}

	return 0;
 800a4fa:	2300      	movs	r3, #0
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	3720      	adds	r7, #32
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}
 800a504:	2000116c 	.word	0x2000116c

0800a508 <inv_icm20948_fifo_swmirror>:

int inv_icm20948_fifo_swmirror(struct inv_icm20948 * s, int *fifo_sw_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b086      	sub	sp, #24
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	60f8      	str	r0, [r7, #12]
 800a510:	60b9      	str	r1, [r7, #8]
 800a512:	607a      	str	r2, [r7, #4]
 800a514:	603b      	str	r3, [r7, #0]
	int reset=0; 
 800a516:	2300      	movs	r3, #0
 800a518:	617b      	str	r3, [r7, #20]

	*total_sample_cnt = 0;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2200      	movs	r2, #0
 800a51e:	801a      	strh	r2, [r3, #0]

	// Mirror HW FIFO into local SW FIFO, taking into account remaining *fifo_sw_size bytes still present in SW FIFO
	if (*fifo_sw_size < HARDWARE_FIFO_SIZE ) {
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a528:	da17      	bge.n	800a55a <inv_icm20948_fifo_swmirror+0x52>
		*fifo_sw_size += dmp_get_fifo_all(s, (HARDWARE_FIFO_SIZE - *fifo_sw_size),&fifo_data[*fifo_sw_size],&reset);
 800a52a:	68bb      	ldr	r3, [r7, #8]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800a532:	4619      	mov	r1, r3
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	4a14      	ldr	r2, [pc, #80]	@ (800a58c <inv_icm20948_fifo_swmirror+0x84>)
 800a53a:	441a      	add	r2, r3
 800a53c:	f107 0314 	add.w	r3, r7, #20
 800a540:	68f8      	ldr	r0, [r7, #12]
 800a542:	f7ff fd72 	bl	800a02a <dmp_get_fifo_all>
 800a546:	4602      	mov	r2, r0
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	4413      	add	r3, r2
 800a54e:	461a      	mov	r2, r3
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	601a      	str	r2, [r3, #0]

		if (reset)
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d10b      	bne.n	800a572 <inv_icm20948_fifo_swmirror+0x6a>
			goto error;
	}

	// SW FIFO is mirror, we can now parse it to extract total number of samples and number of samples per sensor
	if (extract_sample_cnt(s, *fifo_sw_size, total_sample_cnt, sample_cnt_array))
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	6819      	ldr	r1, [r3, #0]
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	68f8      	ldr	r0, [r7, #12]
 800a564:	f7ff ff6a 	bl	800a43c <extract_sample_cnt>
 800a568:	4603      	mov	r3, r0
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d103      	bne.n	800a576 <inv_icm20948_fifo_swmirror+0x6e>
			goto error;

	return MPU_SUCCESS;
 800a56e:	2300      	movs	r3, #0
 800a570:	e007      	b.n	800a582 <inv_icm20948_fifo_swmirror+0x7a>
			goto error;
 800a572:	bf00      	nop
 800a574:	e000      	b.n	800a578 <inv_icm20948_fifo_swmirror+0x70>
			goto error;
 800a576:	bf00      	nop
	
error:
	*fifo_sw_size = 0;
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	2200      	movs	r2, #0
 800a57c:	601a      	str	r2, [r3, #0]
	return -1;
 800a57e:	f04f 33ff 	mov.w	r3, #4294967295
	
}
 800a582:	4618      	mov	r0, r3
 800a584:	3718      	adds	r7, #24
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}
 800a58a:	bf00      	nop
 800a58c:	2000116c 	.word	0x2000116c

0800a590 <inv_icm20948_fifo_pop>:

int inv_icm20948_fifo_pop(struct inv_icm20948 * s, unsigned short *user_header, unsigned short *user_header2, int *fifo_sw_size)  
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b086      	sub	sp, #24
 800a594:	af00      	add	r7, sp, #0
 800a596:	60f8      	str	r0, [r7, #12]
 800a598:	60b9      	str	r1, [r7, #8]
 800a59a:	607a      	str	r2, [r7, #4]
 800a59c:	603b      	str	r3, [r7, #0]
	int need_sz=0; // size in bytes of packet to be analyzed from FIFO
 800a59e:	2300      	movs	r3, #0
 800a5a0:	613b      	str	r3, [r7, #16]
	unsigned char *fifo_ptr = fifo_data; // pointer to next byte in SW FIFO to be parsed
 800a5a2:	4b28      	ldr	r3, [pc, #160]	@ (800a644 <inv_icm20948_fifo_pop+0xb4>)
 800a5a4:	617b      	str	r3, [r7, #20]
    
	if (*fifo_sw_size > 3) {
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	2b03      	cmp	r3, #3
 800a5ac:	dd44      	ble.n	800a638 <inv_icm20948_fifo_pop+0xa8>
		// extract headers and number of bytes requested by next sample present in FIFO
		need_sz = get_packet_size_and_samplecnt(fifo_data, &fd.header, &fd.header2, 0);
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	4a25      	ldr	r2, [pc, #148]	@ (800a648 <inv_icm20948_fifo_pop+0xb8>)
 800a5b2:	4926      	ldr	r1, [pc, #152]	@ (800a64c <inv_icm20948_fifo_pop+0xbc>)
 800a5b4:	4823      	ldr	r0, [pc, #140]	@ (800a644 <inv_icm20948_fifo_pop+0xb4>)
 800a5b6:	f7ff fd83 	bl	800a0c0 <get_packet_size_and_samplecnt>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	613b      	str	r3, [r7, #16]

		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (*fifo_sw_size < need_sz) {
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	693a      	ldr	r2, [r7, #16]
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	dd03      	ble.n	800a5d0 <inv_icm20948_fifo_pop+0x40>
		    return s->fifo_info.fifoError;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a5ce:	e034      	b.n	800a63a <inv_icm20948_fifo_pop+0xaa>
		}

		fifo_ptr += HEADER_SZ;        
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	3302      	adds	r3, #2
 800a5d4:	617b      	str	r3, [r7, #20]
		if (fd.header & HEADER2_SET)
 800a5d6:	4b1e      	ldr	r3, [pc, #120]	@ (800a650 <inv_icm20948_fifo_pop+0xc0>)
 800a5d8:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a5dc:	f003 0308 	and.w	r3, r3, #8
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d002      	beq.n	800a5ea <inv_icm20948_fifo_pop+0x5a>
			fifo_ptr += HEADER2_SZ;        
 800a5e4:	697b      	ldr	r3, [r7, #20]
 800a5e6:	3302      	adds	r3, #2
 800a5e8:	617b      	str	r3, [r7, #20]

		// extract payload data from SW FIFO
		fifo_ptr += inv_icm20948_inv_decode_one_ivory_fifo_packet(s, &fd, fifo_ptr);        
 800a5ea:	697a      	ldr	r2, [r7, #20]
 800a5ec:	4918      	ldr	r1, [pc, #96]	@ (800a650 <inv_icm20948_fifo_pop+0xc0>)
 800a5ee:	68f8      	ldr	r0, [r7, #12]
 800a5f0:	f000 f8ad 	bl	800a74e <inv_icm20948_inv_decode_one_ivory_fifo_packet>
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	4413      	add	r3, r2
 800a5fc:	617b      	str	r3, [r7, #20]

		// remove first need_sz bytes from SW FIFO
		*fifo_sw_size -= need_sz;
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	1ad2      	subs	r2, r2, r3
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	601a      	str	r2, [r3, #0]
		if(*fifo_sw_size)
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d008      	beq.n	800a624 <inv_icm20948_fifo_pop+0x94>
			memmove(fifo_data, &fifo_data[need_sz], *fifo_sw_size);// Data left in FIFO
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	4a0b      	ldr	r2, [pc, #44]	@ (800a644 <inv_icm20948_fifo_pop+0xb4>)
 800a616:	1899      	adds	r1, r3, r2
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	461a      	mov	r2, r3
 800a61e:	4809      	ldr	r0, [pc, #36]	@ (800a644 <inv_icm20948_fifo_pop+0xb4>)
 800a620:	f008 f8f6 	bl	8012810 <memmove>

		*user_header = fd.header;
 800a624:	4b0a      	ldr	r3, [pc, #40]	@ (800a650 <inv_icm20948_fifo_pop+0xc0>)
 800a626:	f8b3 209a 	ldrh.w	r2, [r3, #154]	@ 0x9a
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	801a      	strh	r2, [r3, #0]
		*user_header2 = fd.header2;
 800a62e:	4b08      	ldr	r3, [pc, #32]	@ (800a650 <inv_icm20948_fifo_pop+0xc0>)
 800a630:	f8b3 209c 	ldrh.w	r2, [r3, #156]	@ 0x9c
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	801a      	strh	r2, [r3, #0]
	}

	return MPU_SUCCESS;
 800a638:	2300      	movs	r3, #0
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	3718      	adds	r7, #24
 800a63e:	46bd      	mov	sp, r7
 800a640:	bd80      	pop	{r7, pc}
 800a642:	bf00      	nop
 800a644:	2000116c 	.word	0x2000116c
 800a648:	20001164 	.word	0x20001164
 800a64c:	20001162 	.word	0x20001162
 800a650:	200010c8 	.word	0x200010c8

0800a654 <inv_decode_3_32bit_elements>:

    return result;
}

static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data)
{
 800a654:	b480      	push	{r7}
 800a656:	b083      	sub	sp, #12
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
 800a65c:	6039      	str	r1, [r7, #0]
    out_data[0] = ((long)(0xff & in_data[0]) << 24) | ((long)(0xff & in_data[1]) << 16) | ((long)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	781b      	ldrb	r3, [r3, #0]
 800a662:	061a      	lsls	r2, r3, #24
 800a664:	683b      	ldr	r3, [r7, #0]
 800a666:	3301      	adds	r3, #1
 800a668:	781b      	ldrb	r3, [r3, #0]
 800a66a:	041b      	lsls	r3, r3, #16
 800a66c:	431a      	orrs	r2, r3
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	3302      	adds	r3, #2
 800a672:	781b      	ldrb	r3, [r3, #0]
 800a674:	021b      	lsls	r3, r3, #8
 800a676:	4313      	orrs	r3, r2
 800a678:	683a      	ldr	r2, [r7, #0]
 800a67a:	3203      	adds	r2, #3
 800a67c:	7812      	ldrb	r2, [r2, #0]
 800a67e:	431a      	orrs	r2, r3
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	601a      	str	r2, [r3, #0]
    out_data[1] = ((long)(0xff & in_data[4]) << 24) | ((long)(0xff & in_data[5]) << 16) | ((long)(0xff & in_data[6]) << 8) | (0xff & in_data[7]);
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	3304      	adds	r3, #4
 800a688:	781b      	ldrb	r3, [r3, #0]
 800a68a:	061a      	lsls	r2, r3, #24
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	3305      	adds	r3, #5
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	041b      	lsls	r3, r3, #16
 800a694:	431a      	orrs	r2, r3
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	3306      	adds	r3, #6
 800a69a:	781b      	ldrb	r3, [r3, #0]
 800a69c:	021b      	lsls	r3, r3, #8
 800a69e:	431a      	orrs	r2, r3
 800a6a0:	683b      	ldr	r3, [r7, #0]
 800a6a2:	3307      	adds	r3, #7
 800a6a4:	781b      	ldrb	r3, [r3, #0]
 800a6a6:	4619      	mov	r1, r3
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	3304      	adds	r3, #4
 800a6ac:	430a      	orrs	r2, r1
 800a6ae:	601a      	str	r2, [r3, #0]
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	3308      	adds	r3, #8
 800a6b4:	781b      	ldrb	r3, [r3, #0]
 800a6b6:	061a      	lsls	r2, r3, #24
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	3309      	adds	r3, #9
 800a6bc:	781b      	ldrb	r3, [r3, #0]
 800a6be:	041b      	lsls	r3, r3, #16
 800a6c0:	431a      	orrs	r2, r3
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	330a      	adds	r3, #10
 800a6c6:	781b      	ldrb	r3, [r3, #0]
 800a6c8:	021b      	lsls	r3, r3, #8
 800a6ca:	431a      	orrs	r2, r3
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	330b      	adds	r3, #11
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	4619      	mov	r1, r3
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	3308      	adds	r3, #8
 800a6d8:	430a      	orrs	r2, r1
 800a6da:	601a      	str	r2, [r3, #0]
}
 800a6dc:	bf00      	nop
 800a6de:	370c      	adds	r7, #12
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr

0800a6e8 <inv_decode_3_16bit_elements>:
static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data)
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b083      	sub	sp, #12
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
 800a6f0:	6039      	str	r1, [r7, #0]
    out_data[0] = ((short)(0xff & in_data[0]) << 8) | (0xff & in_data[1]);
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	021b      	lsls	r3, r3, #8
 800a6f8:	b21a      	sxth	r2, r3
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	3301      	adds	r3, #1
 800a6fe:	781b      	ldrb	r3, [r3, #0]
 800a700:	b21b      	sxth	r3, r3
 800a702:	4313      	orrs	r3, r2
 800a704:	b21a      	sxth	r2, r3
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	801a      	strh	r2, [r3, #0]
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	3302      	adds	r3, #2
 800a70e:	781b      	ldrb	r3, [r3, #0]
 800a710:	021b      	lsls	r3, r3, #8
 800a712:	b219      	sxth	r1, r3
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	3303      	adds	r3, #3
 800a718:	781b      	ldrb	r3, [r3, #0]
 800a71a:	b21a      	sxth	r2, r3
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	3302      	adds	r3, #2
 800a720:	430a      	orrs	r2, r1
 800a722:	b212      	sxth	r2, r2
 800a724:	801a      	strh	r2, [r3, #0]
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	3304      	adds	r3, #4
 800a72a:	781b      	ldrb	r3, [r3, #0]
 800a72c:	021b      	lsls	r3, r3, #8
 800a72e:	b219      	sxth	r1, r3
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	3305      	adds	r3, #5
 800a734:	781b      	ldrb	r3, [r3, #0]
 800a736:	b21a      	sxth	r2, r3
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	3304      	adds	r3, #4
 800a73c:	430a      	orrs	r2, r1
 800a73e:	b212      	sxth	r2, r2
 800a740:	801a      	strh	r2, [r3, #0]
}
 800a742:	bf00      	nop
 800a744:	370c      	adds	r7, #12
 800a746:	46bd      	mov	sp, r7
 800a748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74c:	4770      	bx	lr

0800a74e <inv_icm20948_inv_decode_one_ivory_fifo_packet>:
* @param[in] fd Structure to be filled out with data. Assumes header and header2 are already set inside.
* @param[in] fifo_ptr FIFO data, points to just after any header information
* @return Returns the number of bytes consumed in FIFO data.
*/
int inv_icm20948_inv_decode_one_ivory_fifo_packet(struct inv_icm20948 * s, struct inv_fifo_decoded_t *fd, const unsigned char *fifo_ptr)
{
 800a74e:	b580      	push	{r7, lr}
 800a750:	b086      	sub	sp, #24
 800a752:	af00      	add	r7, sp, #0
 800a754:	60f8      	str	r0, [r7, #12]
 800a756:	60b9      	str	r1, [r7, #8]
 800a758:	607a      	str	r2, [r7, #4]
    const unsigned char *fifo_ptr_start = fifo_ptr;  
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	617b      	str	r3, [r7, #20]
	short odr_cntr;
    if (fd->header & ACCEL_SET) {
 800a75e:	68bb      	ldr	r3, [r7, #8]
 800a760:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a764:	b21b      	sxth	r3, r3
 800a766:	2b00      	cmp	r3, #0
 800a768:	da1a      	bge.n	800a7a0 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x52>
        // do not cast data here, do that when you use it
        inv_decode_3_16bit_elements(fd->accel_s, fifo_ptr);
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	332c      	adds	r3, #44	@ 0x2c
 800a76e:	6879      	ldr	r1, [r7, #4]
 800a770:	4618      	mov	r0, r3
 800a772:	f7ff ffb9 	bl	800a6e8 <inv_decode_3_16bit_elements>
        fd->accel[0] = fd->accel_s[0] << 15;
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 800a77c:	03da      	lsls	r2, r3, #15
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	635a      	str	r2, [r3, #52]	@ 0x34
        fd->accel[1] = fd->accel_s[1] << 15;
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 800a788:	03da      	lsls	r2, r3, #15
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	639a      	str	r2, [r3, #56]	@ 0x38
        fd->accel[2] = fd->accel_s[2] << 15;
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800a794:	03da      	lsls	r2, r3, #15
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	63da      	str	r2, [r3, #60]	@ 0x3c
        fifo_ptr += ACCEL_DATA_SZ;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	3306      	adds	r3, #6
 800a79e:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GYRO_SET) {
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a7a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d011      	beq.n	800a7d2 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x84>
        inv_decode_3_16bit_elements(fd->gyro, fifo_ptr);
 800a7ae:	68bb      	ldr	r3, [r7, #8]
 800a7b0:	3340      	adds	r3, #64	@ 0x40
 800a7b2:	6879      	ldr	r1, [r7, #4]
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	f7ff ff97 	bl	800a6e8 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_DATA_SZ;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	3306      	adds	r3, #6
 800a7be:	607b      	str	r3, [r7, #4]
        inv_decode_3_16bit_elements(fd->gyro_bias, fifo_ptr);
 800a7c0:	68bb      	ldr	r3, [r7, #8]
 800a7c2:	3346      	adds	r3, #70	@ 0x46
 800a7c4:	6879      	ldr	r1, [r7, #4]
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	f7ff ff8e 	bl	800a6e8 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_BIAS_DATA_SZ;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	3306      	adds	r3, #6
 800a7d0:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & CPASS_SET) {
 800a7d2:	68bb      	ldr	r3, [r7, #8]
 800a7d4:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a7d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d018      	beq.n	800a812 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xc4>
        inv_decode_3_16bit_elements(fd->cpass_raw_data, fifo_ptr);
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	3374      	adds	r3, #116	@ 0x74
 800a7e4:	6879      	ldr	r1, [r7, #4]
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f7ff ff7e 	bl	800a6e8 <inv_decode_3_16bit_elements>
        inv_icm20948_apply_raw_compass_matrix(s, fd->cpass_raw_data, fd->compass);
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	f103 0174 	add.w	r1, r3, #116	@ 0x74
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	3358      	adds	r3, #88	@ 0x58
 800a7f6:	461a      	mov	r2, r3
 800a7f8:	68f8      	ldr	r0, [r7, #12]
 800a7fa:	f7f9 fef3 	bl	80045e4 <inv_icm20948_apply_raw_compass_matrix>
        memcpy( fd->cpass_calibr_6chars, fifo_ptr, 6*sizeof(unsigned char));
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	3394      	adds	r3, #148	@ 0x94
 800a802:	2206      	movs	r2, #6
 800a804:	6879      	ldr	r1, [r7, #4]
 800a806:	4618      	mov	r0, r3
 800a808:	f008 f8b6 	bl	8012978 <memcpy>
        fifo_ptr += CPASS_DATA_SZ;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	3306      	adds	r3, #6
 800a810:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & ALS_SET) {
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a818:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d002      	beq.n	800a826 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xd8>
        fifo_ptr += ALS_DATA_SZ;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	3308      	adds	r3, #8
 800a824:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT6_SET) {
 800a826:	68bb      	ldr	r3, [r7, #8]
 800a828:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a82c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a830:	2b00      	cmp	r3, #0
 800a832:	d007      	beq.n	800a844 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xf6>
        inv_decode_3_32bit_elements(fd->dmp_3e_6quat, fifo_ptr);
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	6879      	ldr	r1, [r7, #4]
 800a838:	4618      	mov	r0, r3
 800a83a:	f7ff ff0b 	bl	800a654 <inv_decode_3_32bit_elements>
        fifo_ptr += QUAT6_DATA_SZ;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	330c      	adds	r3, #12
 800a842:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT9_SET) {
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a84a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d013      	beq.n	800a87a <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x12c>
        inv_decode_3_32bit_elements(fd->dmp_3e_9quat, fifo_ptr);
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	330c      	adds	r3, #12
 800a856:	6879      	ldr	r1, [r7, #4]
 800a858:	4618      	mov	r0, r3
 800a85a:	f7ff fefb 	bl	800a654 <inv_decode_3_32bit_elements>
        fd->dmp_rv_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	330c      	adds	r3, #12
 800a862:	781b      	ldrb	r3, [r3, #0]
 800a864:	061a      	lsls	r2, r3, #24
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	330d      	adds	r3, #13
 800a86a:	781b      	ldrb	r3, [r3, #0]
 800a86c:	041b      	lsls	r3, r3, #16
 800a86e:	431a      	orrs	r2, r3
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	619a      	str	r2, [r3, #24]
        fifo_ptr += QUAT9_DATA_SZ;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	330e      	adds	r3, #14
 800a878:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & PED_STEPDET_SET) {
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a880:	f003 0310 	and.w	r3, r3, #16
 800a884:	2b00      	cmp	r3, #0
 800a886:	d015      	beq.n	800a8b4 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x166>
        fd->ped_step_det_ts = ((0xff & fifo_ptr[0]) << 24) | ((0xff & fifo_ptr[1]) << 16) | ((0xff & fifo_ptr[2]) << 8) | (0xff & fifo_ptr[3]);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	781b      	ldrb	r3, [r3, #0]
 800a88c:	061a      	lsls	r2, r3, #24
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	3301      	adds	r3, #1
 800a892:	781b      	ldrb	r3, [r3, #0]
 800a894:	041b      	lsls	r3, r3, #16
 800a896:	431a      	orrs	r2, r3
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	3302      	adds	r3, #2
 800a89c:	781b      	ldrb	r3, [r3, #0]
 800a89e:	021b      	lsls	r3, r3, #8
 800a8a0:	4313      	orrs	r3, r2
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	3203      	adds	r2, #3
 800a8a6:	7812      	ldrb	r2, [r2, #0]
 800a8a8:	431a      	orrs	r2, r3
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	671a      	str	r2, [r3, #112]	@ 0x70
        fifo_ptr += PED_STEPDET_TIMESTAMP_SZ;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	3304      	adds	r3, #4
 800a8b2:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GEOMAG_SET) {
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a8ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d013      	beq.n	800a8ea <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x19c>
        inv_decode_3_32bit_elements(fd->dmp_3e_geomagquat, fifo_ptr);
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	331c      	adds	r3, #28
 800a8c6:	6879      	ldr	r1, [r7, #4]
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f7ff fec3 	bl	800a654 <inv_decode_3_32bit_elements>
        fd->dmp_geomag_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	330c      	adds	r3, #12
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	061a      	lsls	r2, r3, #24
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	330d      	adds	r3, #13
 800a8da:	781b      	ldrb	r3, [r3, #0]
 800a8dc:	041b      	lsls	r3, r3, #16
 800a8de:	431a      	orrs	r2, r3
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	629a      	str	r2, [r3, #40]	@ 0x28
        fifo_ptr += GEOMAG_DATA_SZ;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	330e      	adds	r3, #14
 800a8e8:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & PRESSURE_SET) {
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a8f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d002      	beq.n	800a8fe <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1b0>
        fifo_ptr += PRESSURE_DATA_SZ;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	3306      	adds	r3, #6
 800a8fc:	607b      	str	r3, [r7, #4]
    }
    if (fd->header & CPASS_CALIBR_SET) {
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800a904:	f003 0320 	and.w	r3, r3, #32
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d00f      	beq.n	800a92c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1de>
        inv_decode_3_32bit_elements(fd->cpass_calibr, fifo_ptr);
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	3364      	adds	r3, #100	@ 0x64
 800a910:	6879      	ldr	r1, [r7, #4]
 800a912:	4618      	mov	r0, r3
 800a914:	f7ff fe9e 	bl	800a654 <inv_decode_3_32bit_elements>
        memcpy( fd->cpass_calibr_12chars, fifo_ptr, 12*sizeof(unsigned char));
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	3388      	adds	r3, #136	@ 0x88
 800a91c:	220c      	movs	r2, #12
 800a91e:	6879      	ldr	r1, [r7, #4]
 800a920:	4618      	mov	r0, r3
 800a922:	f008 f829 	bl	8012978 <memcpy>
        fifo_ptr += CPASS_CALIBR_DATA_SZ;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	330c      	adds	r3, #12
 800a92a:	607b      	str	r3, [r7, #4]
    }

    if (fd->header2 & ACCEL_ACCURACY_SET) {
 800a92c:	68bb      	ldr	r3, [r7, #8]
 800a92e:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800a932:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a936:	2b00      	cmp	r3, #0
 800a938:	d00f      	beq.n	800a95a <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x20c>
        fd->accel_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	781b      	ldrb	r3, [r3, #0]
 800a93e:	021b      	lsls	r3, r3, #8
 800a940:	b21a      	sxth	r2, r3
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	3301      	adds	r3, #1
 800a946:	781b      	ldrb	r3, [r3, #0]
 800a948:	b21b      	sxth	r3, r3
 800a94a:	4313      	orrs	r3, r2
 800a94c:	b21a      	sxth	r2, r3
 800a94e:	68bb      	ldr	r3, [r7, #8]
 800a950:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
        fifo_ptr += ACCEL_ACCURACY_SZ;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	3302      	adds	r3, #2
 800a958:	607b      	str	r3, [r7, #4]
    }
        
    if (fd->header2 & GYRO_ACCURACY_SET) {
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800a960:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a964:	2b00      	cmp	r3, #0
 800a966:	d00f      	beq.n	800a988 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x23a>
        fd->gyro_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	021b      	lsls	r3, r3, #8
 800a96e:	b21a      	sxth	r2, r3
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	3301      	adds	r3, #1
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	b21b      	sxth	r3, r3
 800a978:	4313      	orrs	r3, r2
 800a97a:	b21a      	sxth	r2, r3
 800a97c:	68bb      	ldr	r3, [r7, #8]
 800a97e:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
        fifo_ptr += GYRO_ACCURACY_SZ;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	3302      	adds	r3, #2
 800a986:	607b      	str	r3, [r7, #4]
    }
 
    if (fd->header2 & CPASS_ACCURACY_SET) {
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800a98e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a992:	2b00      	cmp	r3, #0
 800a994:	d00f      	beq.n	800a9b6 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x268>
        fd->cpass_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	781b      	ldrb	r3, [r3, #0]
 800a99a:	021b      	lsls	r3, r3, #8
 800a99c:	b21a      	sxth	r2, r3
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	b21b      	sxth	r3, r3
 800a9a6:	4313      	orrs	r3, r2
 800a9a8:	b21a      	sxth	r2, r3
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
        fifo_ptr += CPASS_ACCURACY_SZ;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	3302      	adds	r3, #2
 800a9b4:	607b      	str	r3, [r7, #4]
    }

	if (fd->header2 & FLIP_PICKUP_SET) {
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800a9bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d00f      	beq.n	800a9e4 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x296>
		fd->flip_pickup = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	781b      	ldrb	r3, [r3, #0]
 800a9c8:	021b      	lsls	r3, r3, #8
 800a9ca:	b21a      	sxth	r2, r3
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	781b      	ldrb	r3, [r3, #0]
 800a9d2:	b21b      	sxth	r3, r3
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	b21a      	sxth	r2, r3
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
		fifo_ptr += FLIP_PICKUP_SZ;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	3302      	adds	r3, #2
 800a9e2:	607b      	str	r3, [r7, #4]
	}
	
	if (fd->header2 & ACT_RECOG_SET) {
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800a9ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d025      	beq.n	800aa3e <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x2f0>
		fd->bac_state = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	781b      	ldrb	r3, [r3, #0]
 800a9f6:	021b      	lsls	r3, r3, #8
 800a9f8:	b21a      	sxth	r2, r3
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	3301      	adds	r3, #1
 800a9fe:	781b      	ldrb	r3, [r3, #0]
 800aa00:	b21b      	sxth	r3, r3
 800aa02:	4313      	orrs	r3, r2
 800aa04:	b21b      	sxth	r3, r3
 800aa06:	b29a      	uxth	r2, r3
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
		fd->bac_ts     = ((0xff & fifo_ptr[2]) << 24) | ((0xff & fifo_ptr[3]) << 16) | ((0xff & fifo_ptr[4]) << 8) | (0xff & fifo_ptr[5]);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	3302      	adds	r3, #2
 800aa12:	781b      	ldrb	r3, [r3, #0]
 800aa14:	061a      	lsls	r2, r3, #24
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	3303      	adds	r3, #3
 800aa1a:	781b      	ldrb	r3, [r3, #0]
 800aa1c:	041b      	lsls	r3, r3, #16
 800aa1e:	431a      	orrs	r2, r3
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	3304      	adds	r3, #4
 800aa24:	781b      	ldrb	r3, [r3, #0]
 800aa26:	021b      	lsls	r3, r3, #8
 800aa28:	4313      	orrs	r3, r2
 800aa2a:	687a      	ldr	r2, [r7, #4]
 800aa2c:	3205      	adds	r2, #5
 800aa2e:	7812      	ldrb	r2, [r2, #0]
 800aa30:	431a      	orrs	r2, r3
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
		fifo_ptr += ACT_RECOG_SZ;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	3306      	adds	r3, #6
 800aa3c:	607b      	str	r3, [r7, #4]
	}

	odr_cntr = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	781b      	ldrb	r3, [r3, #0]
 800aa42:	021b      	lsls	r3, r3, #8
 800aa44:	b21a      	sxth	r2, r3
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	3301      	adds	r3, #1
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	b21b      	sxth	r3, r3
 800aa4e:	4313      	orrs	r3, r2
 800aa50:	827b      	strh	r3, [r7, #18]
	// odr_cntr_gyro is odr_cntr & 0xfff
	// 9KHz cnt is odr_cntr >> 12
	// not used for now, needed only for FSYNC purpose
	(void)odr_cntr;
	fifo_ptr += FOOTER_SZ;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	3302      	adds	r3, #2
 800aa56:	607b      	str	r3, [r7, #4]

    fd->new_data = 1; // Record a new data set
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	2201      	movs	r2, #1
 800aa5c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    return fifo_ptr-fifo_ptr_start;
 800aa60:	687a      	ldr	r2, [r7, #4]
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	1ad3      	subs	r3, r2, r3
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3718      	adds	r7, #24
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}
	...

0800aa70 <inv_icm20948_dmp_get_accel>:

int inv_icm20948_dmp_get_accel(long acl[3])
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b082      	sub	sp, #8
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
    if(!acl) return -1;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d102      	bne.n	800aa84 <inv_icm20948_dmp_get_accel+0x14>
 800aa7e:	f04f 33ff 	mov.w	r3, #4294967295
 800aa82:	e005      	b.n	800aa90 <inv_icm20948_dmp_get_accel+0x20>
    memcpy( acl, fd.accel, 3*sizeof(long));
 800aa84:	220c      	movs	r2, #12
 800aa86:	4904      	ldr	r1, [pc, #16]	@ (800aa98 <inv_icm20948_dmp_get_accel+0x28>)
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f007 ff75 	bl	8012978 <memcpy>
    return MPU_SUCCESS;
 800aa8e:	2300      	movs	r3, #0
} 
 800aa90:	4618      	mov	r0, r3
 800aa92:	3708      	adds	r7, #8
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}
 800aa98:	200010fc 	.word	0x200010fc

0800aa9c <inv_icm20948_dmp_get_raw_gyro>:

int inv_icm20948_dmp_get_raw_gyro(short raw_gyro[3])
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b083      	sub	sp, #12
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
    if(!raw_gyro) return -1;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d102      	bne.n	800aab0 <inv_icm20948_dmp_get_raw_gyro+0x14>
 800aaaa:	f04f 33ff 	mov.w	r3, #4294967295
 800aaae:	e011      	b.n	800aad4 <inv_icm20948_dmp_get_raw_gyro+0x38>
    raw_gyro[0] = fd.gyro[0];
 800aab0:	4b0b      	ldr	r3, [pc, #44]	@ (800aae0 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800aab2:	f9b3 2040 	ldrsh.w	r2, [r3, #64]	@ 0x40
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	801a      	strh	r2, [r3, #0]
    raw_gyro[1] = fd.gyro[1];
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	3302      	adds	r3, #2
 800aabe:	4a08      	ldr	r2, [pc, #32]	@ (800aae0 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800aac0:	f9b2 2042 	ldrsh.w	r2, [r2, #66]	@ 0x42
 800aac4:	801a      	strh	r2, [r3, #0]
    raw_gyro[2] = fd.gyro[2];
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	3304      	adds	r3, #4
 800aaca:	4a05      	ldr	r2, [pc, #20]	@ (800aae0 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800aacc:	f9b2 2044 	ldrsh.w	r2, [r2, #68]	@ 0x44
 800aad0:	801a      	strh	r2, [r3, #0]
    return MPU_SUCCESS;
 800aad2:	2300      	movs	r3, #0
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	370c      	adds	r7, #12
 800aad8:	46bd      	mov	sp, r7
 800aada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aade:	4770      	bx	lr
 800aae0:	200010c8 	.word	0x200010c8

0800aae4 <inv_icm20948_dmp_get_gyro_bias>:


int inv_icm20948_dmp_get_gyro_bias(short gyro_bias[3])
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b082      	sub	sp, #8
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
    if(!gyro_bias) return -1;  
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d102      	bne.n	800aaf8 <inv_icm20948_dmp_get_gyro_bias+0x14>
 800aaf2:	f04f 33ff 	mov.w	r3, #4294967295
 800aaf6:	e005      	b.n	800ab04 <inv_icm20948_dmp_get_gyro_bias+0x20>
    memcpy(gyro_bias, fd.gyro_bias, 3*sizeof(short)); 
 800aaf8:	2206      	movs	r2, #6
 800aafa:	4904      	ldr	r1, [pc, #16]	@ (800ab0c <inv_icm20948_dmp_get_gyro_bias+0x28>)
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f007 ff3b 	bl	8012978 <memcpy>
    return MPU_SUCCESS;
 800ab02:	2300      	movs	r3, #0
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3708      	adds	r7, #8
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}
 800ab0c:	2000110e 	.word	0x2000110e

0800ab10 <inv_icm20948_dmp_get_calibrated_gyro>:


int inv_icm20948_dmp_get_calibrated_gyro(signed long calibratedData[3], signed long raw[3], signed long bias[3])
{
 800ab10:	b480      	push	{r7}
 800ab12:	b085      	sub	sp, #20
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	60f8      	str	r0, [r7, #12]
 800ab18:	60b9      	str	r1, [r7, #8]
 800ab1a:	607a      	str	r2, [r7, #4]
    if(!calibratedData) return -1;  
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d102      	bne.n	800ab28 <inv_icm20948_dmp_get_calibrated_gyro+0x18>
 800ab22:	f04f 33ff 	mov.w	r3, #4294967295
 800ab26:	e027      	b.n	800ab78 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!raw) return -1;  
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d102      	bne.n	800ab34 <inv_icm20948_dmp_get_calibrated_gyro+0x24>
 800ab2e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab32:	e021      	b.n	800ab78 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!bias) return -1;  
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d102      	bne.n	800ab40 <inv_icm20948_dmp_get_calibrated_gyro+0x30>
 800ab3a:	f04f 33ff 	mov.w	r3, #4294967295
 800ab3e:	e01b      	b.n	800ab78 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    
    calibratedData[0] = raw[0] - bias[0];
 800ab40:	68bb      	ldr	r3, [r7, #8]
 800ab42:	681a      	ldr	r2, [r3, #0]
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	1ad2      	subs	r2, r2, r3
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	601a      	str	r2, [r3, #0]
    calibratedData[1] = raw[1] - bias[1];
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	3304      	adds	r3, #4
 800ab52:	6819      	ldr	r1, [r3, #0]
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	3304      	adds	r3, #4
 800ab58:	681a      	ldr	r2, [r3, #0]
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	3304      	adds	r3, #4
 800ab5e:	1a8a      	subs	r2, r1, r2
 800ab60:	601a      	str	r2, [r3, #0]
    calibratedData[2] = raw[2] - bias[2];
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	3308      	adds	r3, #8
 800ab66:	6819      	ldr	r1, [r3, #0]
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	3308      	adds	r3, #8
 800ab6c:	681a      	ldr	r2, [r3, #0]
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	3308      	adds	r3, #8
 800ab72:	1a8a      	subs	r2, r1, r2
 800ab74:	601a      	str	r2, [r3, #0]
    
    return MPU_SUCCESS;
 800ab76:	2300      	movs	r3, #0
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3714      	adds	r7, #20
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab82:	4770      	bx	lr

0800ab84 <inv_icm20948_dmp_get_6quaternion>:

int inv_icm20948_dmp_get_6quaternion(long quat[3])
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d102      	bne.n	800ab98 <inv_icm20948_dmp_get_6quaternion+0x14>
 800ab92:	f04f 33ff 	mov.w	r3, #4294967295
 800ab96:	e005      	b.n	800aba4 <inv_icm20948_dmp_get_6quaternion+0x20>
    memcpy( quat, fd.dmp_3e_6quat, sizeof(fd.dmp_3e_6quat));            
 800ab98:	220c      	movs	r2, #12
 800ab9a:	4904      	ldr	r1, [pc, #16]	@ (800abac <inv_icm20948_dmp_get_6quaternion+0x28>)
 800ab9c:	6878      	ldr	r0, [r7, #4]
 800ab9e:	f007 feeb 	bl	8012978 <memcpy>
    return MPU_SUCCESS;
 800aba2:	2300      	movs	r3, #0
}
 800aba4:	4618      	mov	r0, r3
 800aba6:	3708      	adds	r7, #8
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bd80      	pop	{r7, pc}
 800abac:	200010c8 	.word	0x200010c8

0800abb0 <inv_icm20948_dmp_get_9quaternion>:

int inv_icm20948_dmp_get_9quaternion(long quat[3])
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b082      	sub	sp, #8
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d102      	bne.n	800abc4 <inv_icm20948_dmp_get_9quaternion+0x14>
 800abbe:	f04f 33ff 	mov.w	r3, #4294967295
 800abc2:	e005      	b.n	800abd0 <inv_icm20948_dmp_get_9quaternion+0x20>
    memcpy( quat, fd.dmp_3e_9quat, sizeof(fd.dmp_3e_9quat));            
 800abc4:	220c      	movs	r2, #12
 800abc6:	4904      	ldr	r1, [pc, #16]	@ (800abd8 <inv_icm20948_dmp_get_9quaternion+0x28>)
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f007 fed5 	bl	8012978 <memcpy>
    return MPU_SUCCESS;
 800abce:	2300      	movs	r3, #0
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	3708      	adds	r7, #8
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}
 800abd8:	200010d4 	.word	0x200010d4

0800abdc <inv_icm20948_dmp_get_gmrvquaternion>:

int inv_icm20948_dmp_get_gmrvquaternion(long quat[3])
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b082      	sub	sp, #8
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d102      	bne.n	800abf0 <inv_icm20948_dmp_get_gmrvquaternion+0x14>
 800abea:	f04f 33ff 	mov.w	r3, #4294967295
 800abee:	e005      	b.n	800abfc <inv_icm20948_dmp_get_gmrvquaternion+0x20>
    memcpy( quat, fd.dmp_3e_geomagquat, sizeof(fd.dmp_3e_geomagquat));            
 800abf0:	220c      	movs	r2, #12
 800abf2:	4904      	ldr	r1, [pc, #16]	@ (800ac04 <inv_icm20948_dmp_get_gmrvquaternion+0x28>)
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f007 febf 	bl	8012978 <memcpy>
    return MPU_SUCCESS;
 800abfa:	2300      	movs	r3, #0
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	3708      	adds	r7, #8
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}
 800ac04:	200010e4 	.word	0x200010e4

0800ac08 <inv_icm20948_dmp_get_raw_compass>:

int inv_icm20948_dmp_get_raw_compass(long raw_compass[3])
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b082      	sub	sp, #8
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
    if(!raw_compass) return -1;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d102      	bne.n	800ac1c <inv_icm20948_dmp_get_raw_compass+0x14>
 800ac16:	f04f 33ff 	mov.w	r3, #4294967295
 800ac1a:	e005      	b.n	800ac28 <inv_icm20948_dmp_get_raw_compass+0x20>
    memcpy( raw_compass, fd.compass, 3*sizeof(long)); 
 800ac1c:	220c      	movs	r2, #12
 800ac1e:	4904      	ldr	r1, [pc, #16]	@ (800ac30 <inv_icm20948_dmp_get_raw_compass+0x28>)
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f007 fea9 	bl	8012978 <memcpy>
    return MPU_SUCCESS;
 800ac26:	2300      	movs	r3, #0
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3708      	adds	r7, #8
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}
 800ac30:	20001120 	.word	0x20001120

0800ac34 <inv_icm20948_dmp_get_calibrated_compass>:

int inv_icm20948_dmp_get_calibrated_compass(long cal_compass[3])
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b082      	sub	sp, #8
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
    if(!cal_compass) return -1;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d102      	bne.n	800ac48 <inv_icm20948_dmp_get_calibrated_compass+0x14>
 800ac42:	f04f 33ff 	mov.w	r3, #4294967295
 800ac46:	e005      	b.n	800ac54 <inv_icm20948_dmp_get_calibrated_compass+0x20>
    memcpy( cal_compass, fd.cpass_calibr, 3*sizeof(long));  
 800ac48:	220c      	movs	r2, #12
 800ac4a:	4904      	ldr	r1, [pc, #16]	@ (800ac5c <inv_icm20948_dmp_get_calibrated_compass+0x28>)
 800ac4c:	6878      	ldr	r0, [r7, #4]
 800ac4e:	f007 fe93 	bl	8012978 <memcpy>
    return MPU_SUCCESS;
 800ac52:	2300      	movs	r3, #0
}
 800ac54:	4618      	mov	r0, r3
 800ac56:	3708      	adds	r7, #8
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bd80      	pop	{r7, pc}
 800ac5c:	2000112c 	.word	0x2000112c

0800ac60 <inv_icm20948_dmp_get_bac_state>:

int inv_icm20948_dmp_get_bac_state(uint16_t *bac_state)
{
 800ac60:	b480      	push	{r7}
 800ac62:	b083      	sub	sp, #12
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
	if(!bac_state) return -1;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d102      	bne.n	800ac74 <inv_icm20948_dmp_get_bac_state+0x14>
 800ac6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ac72:	e005      	b.n	800ac80 <inv_icm20948_dmp_get_bac_state+0x20>
	*bac_state = fd.bac_state;
 800ac74:	4b05      	ldr	r3, [pc, #20]	@ (800ac8c <inv_icm20948_dmp_get_bac_state+0x2c>)
 800ac76:	f8b3 2084 	ldrh.w	r2, [r3, #132]	@ 0x84
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	801a      	strh	r2, [r3, #0]
	return 0;
 800ac7e:	2300      	movs	r3, #0
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	370c      	adds	r7, #12
 800ac84:	46bd      	mov	sp, r7
 800ac86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8a:	4770      	bx	lr
 800ac8c:	200010c8 	.word	0x200010c8

0800ac90 <inv_icm20948_dmp_get_bac_ts>:

int inv_icm20948_dmp_get_bac_ts(long *bac_ts)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b083      	sub	sp, #12
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
	if(!bac_ts) return -1;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d102      	bne.n	800aca4 <inv_icm20948_dmp_get_bac_ts+0x14>
 800ac9e:	f04f 33ff 	mov.w	r3, #4294967295
 800aca2:	e005      	b.n	800acb0 <inv_icm20948_dmp_get_bac_ts+0x20>
	*bac_ts = fd.bac_ts;
 800aca4:	4b05      	ldr	r3, [pc, #20]	@ (800acbc <inv_icm20948_dmp_get_bac_ts+0x2c>)
 800aca6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	601a      	str	r2, [r3, #0]
	return 0;
 800acae:	2300      	movs	r3, #0
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	370c      	adds	r7, #12
 800acb4:	46bd      	mov	sp, r7
 800acb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acba:	4770      	bx	lr
 800acbc:	200010c8 	.word	0x200010c8

0800acc0 <inv_icm20948_dmp_get_flip_pickup_state>:

int inv_icm20948_dmp_get_flip_pickup_state(uint16_t *flip_pickup)
{
 800acc0:	b480      	push	{r7}
 800acc2:	b083      	sub	sp, #12
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
	if(!flip_pickup) return -1;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d102      	bne.n	800acd4 <inv_icm20948_dmp_get_flip_pickup_state+0x14>
 800acce:	f04f 33ff 	mov.w	r3, #4294967295
 800acd2:	e006      	b.n	800ace2 <inv_icm20948_dmp_get_flip_pickup_state+0x22>
	*flip_pickup = fd.flip_pickup;
 800acd4:	4b06      	ldr	r3, [pc, #24]	@ (800acf0 <inv_icm20948_dmp_get_flip_pickup_state+0x30>)
 800acd6:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	@ 0x86
 800acda:	b29a      	uxth	r2, r3
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	801a      	strh	r2, [r3, #0]
	return 0;
 800ace0:	2300      	movs	r3, #0
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	370c      	adds	r7, #12
 800ace6:	46bd      	mov	sp, r7
 800ace8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acec:	4770      	bx	lr
 800acee:	bf00      	nop
 800acf0:	200010c8 	.word	0x200010c8

0800acf4 <inv_icm20948_get_accel_accuracy>:

/** Returns accuracy of accel.
 * @return Accuracy of accel with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_accel_accuracy(void)
{
 800acf4:	b480      	push	{r7}
 800acf6:	af00      	add	r7, sp, #0
	return fd.accel_accuracy;
 800acf8:	4b03      	ldr	r3, [pc, #12]	@ (800ad08 <inv_icm20948_get_accel_accuracy+0x14>)
 800acfa:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	@ 0x7a
}
 800acfe:	4618      	mov	r0, r3
 800ad00:	46bd      	mov	sp, r7
 800ad02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad06:	4770      	bx	lr
 800ad08:	200010c8 	.word	0x200010c8

0800ad0c <inv_icm20948_get_gyro_accuracy>:

/** Returns accuracy of gyro.
 * @return Accuracy of gyro with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_gyro_accuracy(void)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	af00      	add	r7, sp, #0
	return fd.gyro_accuracy;
 800ad10:	4b03      	ldr	r3, [pc, #12]	@ (800ad20 <inv_icm20948_get_gyro_accuracy+0x14>)
 800ad12:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	@ 0x7c
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1e:	4770      	bx	lr
 800ad20:	200010c8 	.word	0x200010c8

0800ad24 <inv_icm20948_get_mag_accuracy>:

/** Returns accuracy of compass.
 * @return Accuracy of compass with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_mag_accuracy(void)
{
 800ad24:	b480      	push	{r7}
 800ad26:	af00      	add	r7, sp, #0
	return fd.cpass_accuracy;
 800ad28:	4b03      	ldr	r3, [pc, #12]	@ (800ad38 <inv_icm20948_get_mag_accuracy+0x14>)
 800ad2a:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	@ 0x7e
}
 800ad2e:	4618      	mov	r0, r3
 800ad30:	46bd      	mov	sp, r7
 800ad32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad36:	4770      	bx	lr
 800ad38:	200010c8 	.word	0x200010c8

0800ad3c <inv_icm20948_get_gmrv_accuracy>:

/** Returns accuracy of geomagnetic rotation vector.
 * @return Accuracy of GMRV in Q29.
*/
int inv_icm20948_get_gmrv_accuracy(void)
{
 800ad3c:	b480      	push	{r7}
 800ad3e:	af00      	add	r7, sp, #0
	return fd.dmp_geomag_accuracyQ29;
 800ad40:	4b03      	ldr	r3, [pc, #12]	@ (800ad50 <inv_icm20948_get_gmrv_accuracy+0x14>)
 800ad42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 800ad44:	4618      	mov	r0, r3
 800ad46:	46bd      	mov	sp, r7
 800ad48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4c:	4770      	bx	lr
 800ad4e:	bf00      	nop
 800ad50:	200010c8 	.word	0x200010c8

0800ad54 <inv_icm20948_get_rv_accuracy>:

/** Returns accuracy of rotation vector.
 * @return Accuracy of RV in Q29.
*/
int inv_icm20948_get_rv_accuracy(void)
{
 800ad54:	b480      	push	{r7}
 800ad56:	af00      	add	r7, sp, #0
	return fd.dmp_rv_accuracyQ29;
 800ad58:	4b03      	ldr	r3, [pc, #12]	@ (800ad68 <inv_icm20948_get_rv_accuracy+0x14>)
 800ad5a:	699b      	ldr	r3, [r3, #24]
}
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad64:	4770      	bx	lr
 800ad66:	bf00      	nop
 800ad68:	200010c8 	.word	0x200010c8

0800ad6c <inv_save_setting>:
	28538, 28823, 29112, 29403, 29697, 29994, 30294, 30597,
	30903, 31212, 31524, 31839, 32157, 32479, 32804
};

static int inv_save_setting(struct inv_icm20948 * s, struct recover_regs * saved_regs)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b084      	sub	sp, #16
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
	int result = 0;
 800ad76:	2300      	movs	r3, #0
 800ad78:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_CFG, 1, &saved_regs->fifo_cfg);
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	2201      	movs	r2, #1
 800ad7e:	2176      	movs	r1, #118	@ 0x76
 800ad80:	6878      	ldr	r0, [r7, #4]
 800ad82:	f003 f8e1 	bl	800df48 <inv_icm20948_read_mems_reg>
 800ad86:	4602      	mov	r2, r0
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &saved_regs->user_ctrl);
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	3301      	adds	r3, #1
 800ad92:	2201      	movs	r2, #1
 800ad94:	2103      	movs	r1, #3
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f003 f8d6 	bl	800df48 <inv_icm20948_read_mems_reg>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	4313      	orrs	r3, r2
 800ada2:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_read_mems_reg(s, REG_LP_CONFIG, 1, &saved_regs->lp_config);
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	3302      	adds	r3, #2
 800ada8:	2201      	movs	r2, #1
 800adaa:	2105      	movs	r1, #5
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f003 f8cb 	bl	800df48 <inv_icm20948_read_mems_reg>
 800adb2:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE, 1, &saved_regs->int_enable);
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	3303      	adds	r3, #3
 800adb8:	2201      	movs	r2, #1
 800adba:	2110      	movs	r1, #16
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	f003 f8c3 	bl	800df48 <inv_icm20948_read_mems_reg>
 800adc2:	4602      	mov	r2, r0
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	4313      	orrs	r3, r2
 800adc8:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_1, 1, &saved_regs->int_enable_1);
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	3304      	adds	r3, #4
 800adce:	2201      	movs	r2, #1
 800add0:	2111      	movs	r1, #17
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f003 f8b8 	bl	800df48 <inv_icm20948_read_mems_reg>
 800add8:	4602      	mov	r2, r0
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	4313      	orrs	r3, r2
 800adde:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_2, 1, &saved_regs->int_enable_2);
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	3305      	adds	r3, #5
 800ade4:	2201      	movs	r2, #1
 800ade6:	2112      	movs	r1, #18
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f003 f8ad 	bl	800df48 <inv_icm20948_read_mems_reg>
 800adee:	4602      	mov	r2, r0
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	4313      	orrs	r3, r2
 800adf4:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN, 1, &saved_regs->fifo_en);
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	3306      	adds	r3, #6
 800adfa:	2201      	movs	r2, #1
 800adfc:	2166      	movs	r1, #102	@ 0x66
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f003 f8a2 	bl	800df48 <inv_icm20948_read_mems_reg>
 800ae04:	4602      	mov	r2, r0
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	4313      	orrs	r3, r2
 800ae0a:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN_2, 1, &saved_regs->fifo_en_2);
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	3307      	adds	r3, #7
 800ae10:	2201      	movs	r2, #1
 800ae12:	2167      	movs	r1, #103	@ 0x67
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f003 f897 	bl	800df48 <inv_icm20948_read_mems_reg>
 800ae1a:	4602      	mov	r2, r0
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	4313      	orrs	r3, r2
 800ae20:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &saved_regs->fifo_rst);
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	3308      	adds	r3, #8
 800ae26:	2201      	movs	r2, #1
 800ae28:	2168      	movs	r1, #104	@ 0x68
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f003 f88c 	bl	800df48 <inv_icm20948_read_mems_reg>
 800ae30:	4602      	mov	r2, r0
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	4313      	orrs	r3, r2
 800ae36:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &saved_regs->gyro_smplrt_div);
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	3309      	adds	r3, #9
 800ae3c:	2201      	movs	r2, #1
 800ae3e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f003 f880 	bl	800df48 <inv_icm20948_read_mems_reg>
 800ae48:	4602      	mov	r2, r0
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &saved_regs->gyro_config_1);
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	330a      	adds	r3, #10
 800ae54:	2201      	movs	r2, #1
 800ae56:	f240 1101 	movw	r1, #257	@ 0x101
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f003 f874 	bl	800df48 <inv_icm20948_read_mems_reg>
 800ae60:	4602      	mov	r2, r0
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	4313      	orrs	r3, r2
 800ae66:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &saved_regs->gyro_config_2);
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	330b      	adds	r3, #11
 800ae6c:	2201      	movs	r2, #1
 800ae6e:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f003 f868 	bl	800df48 <inv_icm20948_read_mems_reg>
 800ae78:	4602      	mov	r2, r0
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 1, &saved_regs->accel_smplrt_div_1);
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	330c      	adds	r3, #12
 800ae84:	2201      	movs	r2, #1
 800ae86:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800ae8a:	6878      	ldr	r0, [r7, #4]
 800ae8c:	f003 f85c 	bl	800df48 <inv_icm20948_read_mems_reg>
 800ae90:	4602      	mov	r2, r0
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	4313      	orrs	r3, r2
 800ae96:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, 1, &saved_regs->accel_smplrt_div_2);
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	330d      	adds	r3, #13
 800ae9c:	2201      	movs	r2, #1
 800ae9e:	f240 1111 	movw	r1, #273	@ 0x111
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f003 f850 	bl	800df48 <inv_icm20948_read_mems_reg>
 800aea8:	4602      	mov	r2, r0
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	4313      	orrs	r3, r2
 800aeae:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &saved_regs->accel_config);
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	330e      	adds	r3, #14
 800aeb4:	2201      	movs	r2, #1
 800aeb6:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f003 f844 	bl	800df48 <inv_icm20948_read_mems_reg>
 800aec0:	4602      	mov	r2, r0
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	4313      	orrs	r3, r2
 800aec6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &saved_regs->accel_config_2);
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	330f      	adds	r3, #15
 800aecc:	2201      	movs	r2, #1
 800aece:	f240 1115 	movw	r1, #277	@ 0x115
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f003 f838 	bl	800df48 <inv_icm20948_read_mems_reg>
 800aed8:	4602      	mov	r2, r0
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	4313      	orrs	r3, r2
 800aede:	60fb      	str	r3, [r7, #12]

	return result;
 800aee0:	68fb      	ldr	r3, [r7, #12]
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3710      	adds	r7, #16
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}

0800aeea <inv_recover_setting>:

static int inv_recover_setting(struct inv_icm20948 * s, const struct recover_regs * saved_regs)
{
 800aeea:	b580      	push	{r7, lr}
 800aeec:	b084      	sub	sp, #16
 800aeee:	af00      	add	r7, sp, #0
 800aef0:	6078      	str	r0, [r7, #4]
 800aef2:	6039      	str	r1, [r7, #0]
	int result = 0;
 800aef4:	2300      	movs	r3, #0
 800aef6:	60fb      	str	r3, [r7, #12]

	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, 
 800aef8:	227f      	movs	r2, #127	@ 0x7f
 800aefa:	2107      	movs	r1, #7
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f002 ffc7 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800af02:	4602      	mov	r2, r0
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	4313      	orrs	r3, r2
 800af08:	60fb      	str	r3, [r7, #12]
                                     BIT_PWR_PRESSURE_STBY | BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);

	// Restore sensor configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, saved_regs->gyro_smplrt_div);
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	7a5b      	ldrb	r3, [r3, #9]
 800af0e:	461a      	mov	r2, r3
 800af10:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f002 ffbb 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800af1a:	4602      	mov	r2, r0
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	4313      	orrs	r3, r2
 800af20:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, saved_regs->gyro_config_1);
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	7a9b      	ldrb	r3, [r3, #10]
 800af26:	461a      	mov	r2, r3
 800af28:	f240 1101 	movw	r1, #257	@ 0x101
 800af2c:	6878      	ldr	r0, [r7, #4]
 800af2e:	f002 ffaf 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800af32:	4602      	mov	r2, r0
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	4313      	orrs	r3, r2
 800af38:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, saved_regs->gyro_config_2);
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	7adb      	ldrb	r3, [r3, #11]
 800af3e:	461a      	mov	r2, r3
 800af40:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f002 ffa3 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800af4a:	4602      	mov	r2, r0
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	4313      	orrs	r3, r2
 800af50:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, saved_regs->accel_smplrt_div_1);
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	7b1b      	ldrb	r3, [r3, #12]
 800af56:	461a      	mov	r2, r3
 800af58:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f002 ff97 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800af62:	4602      	mov	r2, r0
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	4313      	orrs	r3, r2
 800af68:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, saved_regs->accel_smplrt_div_2);
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	7b5b      	ldrb	r3, [r3, #13]
 800af6e:	461a      	mov	r2, r3
 800af70:	f240 1111 	movw	r1, #273	@ 0x111
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f002 ff8b 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800af7a:	4602      	mov	r2, r0
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	4313      	orrs	r3, r2
 800af80:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, saved_regs->accel_config);
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	7b9b      	ldrb	r3, [r3, #14]
 800af86:	461a      	mov	r2, r3
 800af88:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	f002 ff7f 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800af92:	4602      	mov	r2, r0
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	4313      	orrs	r3, r2
 800af98:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, saved_regs->accel_config_2);
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	7bdb      	ldrb	r3, [r3, #15]
 800af9e:	461a      	mov	r2, r3
 800afa0:	f240 1115 	movw	r1, #277	@ 0x115
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	f002 ff73 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800afaa:	4602      	mov	r2, r0
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	4313      	orrs	r3, r2
 800afb0:	60fb      	str	r3, [r7, #12]

	// Restore FIFO configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, saved_regs->fifo_cfg);
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	781b      	ldrb	r3, [r3, #0]
 800afb6:	461a      	mov	r2, r3
 800afb8:	2176      	movs	r1, #118	@ 0x76
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	f002 ff68 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800afc0:	4602      	mov	r2, r0
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	4313      	orrs	r3, r2
 800afc6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, saved_regs->lp_config);
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	789b      	ldrb	r3, [r3, #2]
 800afcc:	461a      	mov	r2, r3
 800afce:	2105      	movs	r1, #5
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	f002 ff5d 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800afd6:	4602      	mov	r2, r0
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	4313      	orrs	r3, r2
 800afdc:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE, saved_regs->int_enable);
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	78db      	ldrb	r3, [r3, #3]
 800afe2:	461a      	mov	r2, r3
 800afe4:	2110      	movs	r1, #16
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f002 ff52 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800afec:	4602      	mov	r2, r0
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE_1, saved_regs->int_enable_1);
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	791b      	ldrb	r3, [r3, #4]
 800aff8:	461a      	mov	r2, r3
 800affa:	2111      	movs	r1, #17
 800affc:	6878      	ldr	r0, [r7, #4]
 800affe:	f002 ff47 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b002:	4602      	mov	r2, r0
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	4313      	orrs	r3, r2
 800b008:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, saved_regs->fifo_en);
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	799b      	ldrb	r3, [r3, #6]
 800b00e:	461a      	mov	r2, r3
 800b010:	2166      	movs	r1, #102	@ 0x66
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f002 ff3c 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b018:	4602      	mov	r2, r0
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	4313      	orrs	r3, r2
 800b01e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, saved_regs->fifo_en_2);
 800b020:	683b      	ldr	r3, [r7, #0]
 800b022:	79db      	ldrb	r3, [r3, #7]
 800b024:	461a      	mov	r2, r3
 800b026:	2167      	movs	r1, #103	@ 0x67
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f002 ff31 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b02e:	4602      	mov	r2, r0
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	4313      	orrs	r3, r2
 800b034:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, MAX_5_BIT_VALUE);
 800b036:	221f      	movs	r2, #31
 800b038:	2168      	movs	r1, #104	@ 0x68
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f002 ff28 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b040:	4602      	mov	r2, r0
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	4313      	orrs	r3, r2
 800b046:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, saved_regs->fifo_rst);
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	7a1b      	ldrb	r3, [r3, #8]
 800b04c:	461a      	mov	r2, r3
 800b04e:	2168      	movs	r1, #104	@ 0x68
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f002 ff1d 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b056:	4602      	mov	r2, r0
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	4313      	orrs	r3, r2
 800b05c:	60fb      	str	r3, [r7, #12]

	// Reset DMP
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
                                     (saved_regs->user_ctrl & (~BIT_FIFO_EN)) | BIT_DMP_RST);
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	785b      	ldrb	r3, [r3, #1]
 800b062:	b25b      	sxtb	r3, r3
 800b064:	f023 0348 	bic.w	r3, r3, #72	@ 0x48
 800b068:	b25b      	sxtb	r3, r3
 800b06a:	f043 0308 	orr.w	r3, r3, #8
 800b06e:	b25b      	sxtb	r3, r3
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
 800b070:	b2db      	uxtb	r3, r3
 800b072:	461a      	mov	r2, r3
 800b074:	2103      	movs	r1, #3
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f002 ff0a 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b07c:	4602      	mov	r2, r0
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	4313      	orrs	r3, r2
 800b082:	60fb      	str	r3, [r7, #12]
	inv_icm20948_sleep_us(DMP_RESET_TIME*1000);
 800b084:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800b088:	f7f6 ff56 	bl	8001f38 <inv_icm20948_sleep_us>
    
    result |=inv_icm20948_set_dmp_address(s);
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f7fb fdd5 	bl	8006c3c <inv_icm20948_set_dmp_address>
 800b092:	4602      	mov	r2, r0
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	4313      	orrs	r3, r2
 800b098:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_set_secondary(s);
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f7fb fdf0 	bl	8006c80 <inv_icm20948_set_secondary>
 800b0a0:	4602      	mov	r2, r0
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	4313      	orrs	r3, r2
 800b0a6:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_setup_compass_akm(s);
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f7f8 fe83 	bl	8003db4 <inv_icm20948_setup_compass_akm>
 800b0ae:	4602      	mov	r2, r0
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	4313      	orrs	r3, r2
 800b0b4:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_sleep_mems(s);
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	f7fb fda4 	bl	8006c04 <inv_icm20948_sleep_mems>
 800b0bc:	4602      	mov	r2, r0
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	60fb      	str	r3, [r7, #12]
	return result;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	3710      	adds	r7, #16
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}
	...

0800b0d0 <inv_check_accelgyro_self_test>:
*  @param[in] meanNormalTestValues average value of normal test.
*  @param[in] meanSelfTestValues   average value of self test
*  @return zero as success. A non-zero return value indicates failure in self test.
*/
static int inv_check_accelgyro_self_test(enum INV_SENSORS sensorType, uint8_t * selfTestValuesReadFromReg, int *meanNormalTestValues, int *meanSelfTestValues) 
{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b08f      	sub	sp, #60	@ 0x3c
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	60b9      	str	r1, [r7, #8]
 800b0d8:	607a      	str	r2, [r7, #4]
 800b0da:	603b      	str	r3, [r7, #0]
 800b0dc:	4603      	mov	r3, r0
 800b0de:	73fb      	strb	r3, [r7, #15]
    int ret_val;
    int lIsStOtpReadZero = 0;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	633b      	str	r3, [r7, #48]	@ 0x30
    int l_st_otp_read[3], lDiffNormalStValues[3], i;
    
    ret_val = 0;
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	637b      	str	r3, [r7, #52]	@ 0x34
    // Calculate factory Self-Test value (ST_OTP) based on the following equation:
    // The factory Self-Test value (ST_OTP) is calculated from the ST_Code (the SELF_TEST values read)
    // using the following equation, where FS is the full scale value code:
    // st_otp = 2620/2^FS * 1.01^(st_value - 1)
    // the result of the equation is in sSelfTestEquation array
    for (i = 0; i < 3; i++) {
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b0ec:	e021      	b.n	800b132 <inv_check_accelgyro_self_test+0x62>
        if (selfTestValuesReadFromReg[i] != 0) {
 800b0ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0f0:	68ba      	ldr	r2, [r7, #8]
 800b0f2:	4413      	add	r3, r2
 800b0f4:	781b      	ldrb	r3, [r3, #0]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d00f      	beq.n	800b11a <inv_check_accelgyro_self_test+0x4a>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 800b0fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0fc:	68ba      	ldr	r2, [r7, #8]
 800b0fe:	4413      	add	r3, r2
 800b100:	781b      	ldrb	r3, [r3, #0]
 800b102:	3b01      	subs	r3, #1
 800b104:	4a36      	ldr	r2, [pc, #216]	@ (800b1e0 <inv_check_accelgyro_self_test+0x110>)
 800b106:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b10a:	461a      	mov	r2, r3
 800b10c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b10e:	009b      	lsls	r3, r3, #2
 800b110:	3338      	adds	r3, #56	@ 0x38
 800b112:	443b      	add	r3, r7
 800b114:	f843 2c18 	str.w	r2, [r3, #-24]
 800b118:	e008      	b.n	800b12c <inv_check_accelgyro_self_test+0x5c>
        } else {
            l_st_otp_read[i] = 0;
 800b11a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b11c:	009b      	lsls	r3, r3, #2
 800b11e:	3338      	adds	r3, #56	@ 0x38
 800b120:	443b      	add	r3, r7
 800b122:	2200      	movs	r2, #0
 800b124:	f843 2c18 	str.w	r2, [r3, #-24]
            lIsStOtpReadZero = 1;
 800b128:	2301      	movs	r3, #1
 800b12a:	633b      	str	r3, [r7, #48]	@ 0x30
    for (i = 0; i < 3; i++) {
 800b12c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b12e:	3301      	adds	r3, #1
 800b130:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b134:	2b02      	cmp	r3, #2
 800b136:	ddda      	ble.n	800b0ee <inv_check_accelgyro_self_test+0x1e>
    // - GYST = GY_ST_OS - GY_OS
    // - GZST = GZ_ST_OS - GZ_OS
    // - AXST = AX_ST_OS - AX_OS
    // - AYST = AY_ST_OS - AY_OS
    // - AZST = AZ_ST_OS - AZ_OS
    for (i = 0; i < 3; i++) {
 800b138:	2300      	movs	r3, #0
 800b13a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b13c:	e045      	b.n	800b1ca <inv_check_accelgyro_self_test+0xfa>
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 800b13e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b140:	009b      	lsls	r3, r3, #2
 800b142:	683a      	ldr	r2, [r7, #0]
 800b144:	4413      	add	r3, r2
 800b146:	681a      	ldr	r2, [r3, #0]
 800b148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b14a:	009b      	lsls	r3, r3, #2
 800b14c:	6879      	ldr	r1, [r7, #4]
 800b14e:	440b      	add	r3, r1
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	1ad2      	subs	r2, r2, r3
 800b154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b156:	009b      	lsls	r3, r3, #2
 800b158:	3338      	adds	r3, #56	@ 0x38
 800b15a:	443b      	add	r3, r7
 800b15c:	f843 2c24 	str.w	r2, [r3, #-36]
        
        // Ensure the factory Self-Test values ST_OTP are not 0
        if (!lIsStOtpReadZero) {
 800b160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b162:	2b00      	cmp	r3, #0
 800b164:	d12c      	bne.n	800b1c0 <inv_check_accelgyro_self_test+0xf0>
            // Compare the current Self-Test response (GXST, GYST, GZST, AXST, AYST and AZST) to the factory Self-Test values (ST_OTP)
            // and report Self-Test is passing if all the following criteria are fulfilled:
            // (GXST / GXST_OTP)  > 0.5
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 800b166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b168:	009b      	lsls	r3, r3, #2
 800b16a:	3338      	adds	r3, #56	@ 0x38
 800b16c:	443b      	add	r3, r7
 800b16e:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800b172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b174:	009b      	lsls	r3, r3, #2
 800b176:	3338      	adds	r3, #56	@ 0x38
 800b178:	443b      	add	r3, r7
 800b17a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800b17e:	105b      	asrs	r3, r3, #1
 800b180:	429a      	cmp	r2, r3
 800b182:	da01      	bge.n	800b188 <inv_check_accelgyro_self_test+0xb8>
                ret_val = 1;
 800b184:	2301      	movs	r3, #1
 800b186:	637b      	str	r3, [r7, #52]	@ 0x34
            if (sensorType != INV_SENSOR_GYRO)
 800b188:	7bfb      	ldrb	r3, [r7, #15]
 800b18a:	2b01      	cmp	r3, #1
 800b18c:	d01a      	beq.n	800b1c4 <inv_check_accelgyro_self_test+0xf4>
				// (AXST / AXST_OTP)  < 1.5
                if (lDiffNormalStValues[i] > UPPER_BOUND_CHECK(l_st_otp_read[i]) )
 800b18e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b190:	009b      	lsls	r3, r3, #2
 800b192:	3338      	adds	r3, #56	@ 0x38
 800b194:	443b      	add	r3, r7
 800b196:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800b19a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b19c:	009b      	lsls	r3, r3, #2
 800b19e:	3338      	adds	r3, #56	@ 0x38
 800b1a0:	443b      	add	r3, r7
 800b1a2:	f853 1c18 	ldr.w	r1, [r3, #-24]
 800b1a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	3338      	adds	r3, #56	@ 0x38
 800b1ac:	443b      	add	r3, r7
 800b1ae:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800b1b2:	105b      	asrs	r3, r3, #1
 800b1b4:	440b      	add	r3, r1
 800b1b6:	429a      	cmp	r2, r3
 800b1b8:	dd04      	ble.n	800b1c4 <inv_check_accelgyro_self_test+0xf4>
                    ret_val = 1;
 800b1ba:	2301      	movs	r3, #1
 800b1bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1be:	e001      	b.n	800b1c4 <inv_check_accelgyro_self_test+0xf4>
        } else
            ret_val = 1;
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	637b      	str	r3, [r7, #52]	@ 0x34
    for (i = 0; i < 3; i++) {
 800b1c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1c6:	3301      	adds	r3, #1
 800b1c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b1ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1cc:	2b02      	cmp	r3, #2
 800b1ce:	ddb6      	ble.n	800b13e <inv_check_accelgyro_self_test+0x6e>
    }
    
    return ret_val;
 800b1d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	373c      	adds	r7, #60	@ 0x3c
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1dc:	4770      	bx	lr
 800b1de:	bf00      	nop
 800b1e0:	0801b6e8 	.word	0x0801b6e8

0800b1e4 <inv_setup_selftest>:

static int inv_setup_selftest(struct inv_icm20948 * s, struct recover_regs * recover_regs)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b084      	sub	sp, #16
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
 800b1ec:	6039      	str	r1, [r7, #0]
	int result = 0;
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	60fb      	str	r3, [r7, #12]

	// reset static value
	memset(s->gyro_st_data, 0, sizeof(s->gyro_st_data));
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	3391      	adds	r3, #145	@ 0x91
 800b1f6:	2203      	movs	r2, #3
 800b1f8:	2100      	movs	r1, #0
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f007 fb22 	bl	8012844 <memset>
	memset(s->accel_st_data, 0, sizeof(s->accel_st_data));
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	3394      	adds	r3, #148	@ 0x94
 800b204:	2203      	movs	r2, #3
 800b206:	2100      	movs	r1, #0
 800b208:	4618      	mov	r0, r3
 800b20a:	f007 fb1b 	bl	8012844 <memset>
	
	// Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 800b20e:	2201      	movs	r2, #1
 800b210:	2106      	movs	r1, #6
 800b212:	6878      	ldr	r0, [r7, #4]
 800b214:	f002 fe3c 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b218:	4602      	mov	r2, r0
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	60fb      	str	r3, [r7, #12]
    
	// Save the current settings
	result |= inv_save_setting(s, recover_regs);
 800b220:	6839      	ldr	r1, [r7, #0]
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f7ff fda2 	bl	800ad6c <inv_save_setting>
 800b228:	4602      	mov	r2, r0
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	4313      	orrs	r3, r2
 800b22e:	60fb      	str	r3, [r7, #12]
    
	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);
 800b230:	223f      	movs	r2, #63	@ 0x3f
 800b232:	2107      	movs	r1, #7
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f002 fe2b 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b23a:	4602      	mov	r2, r0
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	4313      	orrs	r3, r2
 800b240:	60fb      	str	r3, [r7, #12]
    
    /*   Perform a soft-reset of the chip by setting the MSB of PWR_MGMT_1 register
    * This will clear any prior states in the chip
    */
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);               
 800b242:	2280      	movs	r2, #128	@ 0x80
 800b244:	2106      	movs	r1, #6
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	f002 fe22 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b24c:	4602      	mov	r2, r0
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	4313      	orrs	r3, r2
 800b252:	60fb      	str	r3, [r7, #12]
    inv_icm20948_sleep_us(100000); //100ms delay after soft reset--yd
 800b254:	4855      	ldr	r0, [pc, #340]	@ (800b3ac <inv_setup_selftest+0x1c8>)
 800b256:	f7f6 fe6f 	bl	8001f38 <inv_icm20948_sleep_us>
        
    // Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 800b25a:	2201      	movs	r2, #1
 800b25c:	2106      	movs	r1, #6
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f002 fe16 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b264:	4602      	mov	r2, r0
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	4313      	orrs	r3, r2
 800b26a:	60fb      	str	r3, [r7, #12]
	if (result)
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d001      	beq.n	800b276 <inv_setup_selftest+0x92>
		return result;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	e095      	b.n	800b3a2 <inv_setup_selftest+0x1be>
        
	// Set cycle mode
	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, 
 800b276:	2270      	movs	r2, #112	@ 0x70
 800b278:	2105      	movs	r1, #5
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f002 fe08 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b280:	4602      	mov	r2, r0
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	4313      	orrs	r3, r2
 800b286:	60fb      	str	r3, [r7, #12]
                                     BIT_I2C_MST_CYCLE | BIT_ACCEL_CYCLE | BIT_GYRO_CYCLE);
    
	// Configure FSR and DLPF for gyro
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, SELFTEST_GYRO_SMPLRT_DIV);
 800b288:	220a      	movs	r2, #10
 800b28a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f002 fdfe 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b294:	4602      	mov	r2, r0
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	4313      	orrs	r3, r2
 800b29a:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, SELFTEST_GYRO_FS);
 800b29c:	2201      	movs	r2, #1
 800b29e:	f240 1101 	movw	r1, #257	@ 0x101
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	f002 fdf4 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b2a8:	4602      	mov	r2, r0
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, SELFTEST_GYRO_AVGCFG);
 800b2b0:	2203      	movs	r2, #3
 800b2b2:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800b2b6:	6878      	ldr	r0, [r7, #4]
 800b2b8:	f002 fdea 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b2bc:	4602      	mov	r2, r0
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	4313      	orrs	r3, r2
 800b2c2:	60fb      	str	r3, [r7, #12]
    
	// Configure FSR and DLPF for accel
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 0);
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f002 fde0 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b2d0:	4602      	mov	r2, r0
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	4313      	orrs	r3, r2
 800b2d6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, SELFTEST_ACCEL_SMPLRT_DIV);
 800b2d8:	220a      	movs	r2, #10
 800b2da:	f240 1111 	movw	r1, #273	@ 0x111
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f002 fdd6 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b2e4:	4602      	mov	r2, r0
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	4313      	orrs	r3, r2
 800b2ea:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, SELFTEST_ACCEL_FS);
 800b2ec:	2239      	movs	r2, #57	@ 0x39
 800b2ee:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f002 fdcc 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b2f8:	4602      	mov	r2, r0
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, SELFTEST_ACCEL_DEC3_CFG);
 800b300:	2202      	movs	r2, #2
 800b302:	f240 1115 	movw	r1, #277	@ 0x115
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f002 fdc2 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b30c:	4602      	mov	r2, r0
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	4313      	orrs	r3, r2
 800b312:	60fb      	str	r3, [r7, #12]

    // Read selftest values
    // Retrieve factory Self-Test code (ST_Code) from SELF_TEST registers  (User Bank 1): 
	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST1, 1, &s->gyro_st_data[0]);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	3391      	adds	r3, #145	@ 0x91
 800b318:	2201      	movs	r2, #1
 800b31a:	2182      	movs	r1, #130	@ 0x82
 800b31c:	6878      	ldr	r0, [r7, #4]
 800b31e:	f002 fe13 	bl	800df48 <inv_icm20948_read_mems_reg>
 800b322:	4602      	mov	r2, r0
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	4313      	orrs	r3, r2
 800b328:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST2, 1, &s->gyro_st_data[1]);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	3392      	adds	r3, #146	@ 0x92
 800b32e:	2201      	movs	r2, #1
 800b330:	2183      	movs	r1, #131	@ 0x83
 800b332:	6878      	ldr	r0, [r7, #4]
 800b334:	f002 fe08 	bl	800df48 <inv_icm20948_read_mems_reg>
 800b338:	4602      	mov	r2, r0
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	4313      	orrs	r3, r2
 800b33e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST3, 1, &s->gyro_st_data[2]);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	3393      	adds	r3, #147	@ 0x93
 800b344:	2201      	movs	r2, #1
 800b346:	2184      	movs	r1, #132	@ 0x84
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f002 fdfd 	bl	800df48 <inv_icm20948_read_mems_reg>
 800b34e:	4602      	mov	r2, r0
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	4313      	orrs	r3, r2
 800b354:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST4, 1, &s->accel_st_data[0]);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	3394      	adds	r3, #148	@ 0x94
 800b35a:	2201      	movs	r2, #1
 800b35c:	218e      	movs	r1, #142	@ 0x8e
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f002 fdf2 	bl	800df48 <inv_icm20948_read_mems_reg>
 800b364:	4602      	mov	r2, r0
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	4313      	orrs	r3, r2
 800b36a:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST5, 1, &s->accel_st_data[1]);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	3395      	adds	r3, #149	@ 0x95
 800b370:	2201      	movs	r2, #1
 800b372:	218f      	movs	r1, #143	@ 0x8f
 800b374:	6878      	ldr	r0, [r7, #4]
 800b376:	f002 fde7 	bl	800df48 <inv_icm20948_read_mems_reg>
 800b37a:	4602      	mov	r2, r0
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	4313      	orrs	r3, r2
 800b380:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST6, 1, &s->accel_st_data[2]);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	3396      	adds	r3, #150	@ 0x96
 800b386:	2201      	movs	r2, #1
 800b388:	2190      	movs	r1, #144	@ 0x90
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f002 fddc 	bl	800df48 <inv_icm20948_read_mems_reg>
 800b390:	4602      	mov	r2, r0
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	4313      	orrs	r3, r2
 800b396:	60fb      	str	r3, [r7, #12]

	// Restart sensors
    inv_icm20948_sleep_us(GYRO_ENGINE_UP_TIME*1000);
 800b398:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800b39c:	f7f6 fdcc 	bl	8001f38 <inv_icm20948_sleep_us>
    
	return result;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	3710      	adds	r7, #16
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}
 800b3aa:	bf00      	nop
 800b3ac:	000186a0 	.word	0x000186a0

0800b3b0 <inv_selftest_read_samples>:

static int inv_selftest_read_samples(struct inv_icm20948 * self, enum INV_SENSORS type, int *sum_result, int *s)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b08a      	sub	sp, #40	@ 0x28
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	60f8      	str	r0, [r7, #12]
 800b3b8:	607a      	str	r2, [r7, #4]
 800b3ba:	603b      	str	r3, [r7, #0]
 800b3bc:	460b      	mov	r3, r1
 800b3be:	72fb      	strb	r3, [r7, #11]
	// - GZ_OS = Average (GYRO_ZOUT_H | GYRO_ZOUT_L)
	// - AX_OS = Average (ACCEL_XOUT_H | ACCEL_XOUT_L)
	// - AY_OS = Average (ACCEL_YOUT_H | ACCEL_YOUT_L)
	// - AZ_OS = Average (ACCEL_ZOUT_H | ACCEL_ZOUT_L)

    if (INV_SENSOR_GYRO == type)
 800b3c0:	7afb      	ldrb	r3, [r7, #11]
 800b3c2:	2b01      	cmp	r3, #1
 800b3c4:	d103      	bne.n	800b3ce <inv_selftest_read_samples+0x1e>
        w = REG_GYRO_XOUT_H_SH;
 800b3c6:	2333      	movs	r3, #51	@ 0x33
 800b3c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b3cc:	e04e      	b.n	800b46c <inv_selftest_read_samples+0xbc>
    else
        w = REG_ACCEL_XOUT_H_SH;
 800b3ce:	232d      	movs	r3, #45	@ 0x2d
 800b3d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    while (*s < DEF_ST_SAMPLES) {
 800b3d4:	e04a      	b.n	800b46c <inv_selftest_read_samples+0xbc>
        
            if(inv_icm20948_read_mems_reg(self, w, BYTES_PER_SENSOR, d))
 800b3d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b3da:	b299      	uxth	r1, r3
 800b3dc:	f107 0310 	add.w	r3, r7, #16
 800b3e0:	2206      	movs	r2, #6
 800b3e2:	68f8      	ldr	r0, [r7, #12]
 800b3e4:	f002 fdb0 	bl	800df48 <inv_icm20948_read_mems_reg>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d002      	beq.n	800b3f4 <inv_selftest_read_samples+0x44>
                return -1;
 800b3ee:	f04f 33ff 	mov.w	r3, #4294967295
 800b3f2:	e040      	b.n	800b476 <inv_selftest_read_samples+0xc6>
               
            for (j = 0; j < THREE_AXES; j++) {
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	623b      	str	r3, [r7, #32]
 800b3f8:	e02c      	b.n	800b454 <inv_selftest_read_samples+0xa4>
                vals[j] = (d[(2*j)]<<8) | (d[(2*j)+ 1] & 0xff);
 800b3fa:	6a3b      	ldr	r3, [r7, #32]
 800b3fc:	005b      	lsls	r3, r3, #1
 800b3fe:	3328      	adds	r3, #40	@ 0x28
 800b400:	443b      	add	r3, r7
 800b402:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800b406:	021b      	lsls	r3, r3, #8
 800b408:	b21a      	sxth	r2, r3
 800b40a:	6a3b      	ldr	r3, [r7, #32]
 800b40c:	005b      	lsls	r3, r3, #1
 800b40e:	3301      	adds	r3, #1
 800b410:	3328      	adds	r3, #40	@ 0x28
 800b412:	443b      	add	r3, r7
 800b414:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800b418:	b21b      	sxth	r3, r3
 800b41a:	4313      	orrs	r3, r2
 800b41c:	b21a      	sxth	r2, r3
 800b41e:	6a3b      	ldr	r3, [r7, #32]
 800b420:	005b      	lsls	r3, r3, #1
 800b422:	3328      	adds	r3, #40	@ 0x28
 800b424:	443b      	add	r3, r7
 800b426:	f823 2c10 	strh.w	r2, [r3, #-16]
                sum_result[j] += vals[j];
 800b42a:	6a3b      	ldr	r3, [r7, #32]
 800b42c:	009b      	lsls	r3, r3, #2
 800b42e:	687a      	ldr	r2, [r7, #4]
 800b430:	4413      	add	r3, r2
 800b432:	681a      	ldr	r2, [r3, #0]
 800b434:	6a3b      	ldr	r3, [r7, #32]
 800b436:	005b      	lsls	r3, r3, #1
 800b438:	3328      	adds	r3, #40	@ 0x28
 800b43a:	443b      	add	r3, r7
 800b43c:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800b440:	4618      	mov	r0, r3
 800b442:	6a3b      	ldr	r3, [r7, #32]
 800b444:	009b      	lsls	r3, r3, #2
 800b446:	6879      	ldr	r1, [r7, #4]
 800b448:	440b      	add	r3, r1
 800b44a:	4402      	add	r2, r0
 800b44c:	601a      	str	r2, [r3, #0]
            for (j = 0; j < THREE_AXES; j++) {
 800b44e:	6a3b      	ldr	r3, [r7, #32]
 800b450:	3301      	adds	r3, #1
 800b452:	623b      	str	r3, [r7, #32]
 800b454:	6a3b      	ldr	r3, [r7, #32]
 800b456:	2b02      	cmp	r3, #2
 800b458:	ddcf      	ble.n	800b3fa <inv_selftest_read_samples+0x4a>
            }

            (*s)++;
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	1c5a      	adds	r2, r3, #1
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	601a      	str	r2, [r3, #0]

			inv_icm20948_sleep_us(WAIT_TIME_BTW_2_SAMPLESREAD*1000);
 800b464:	f242 7010 	movw	r0, #10000	@ 0x2710
 800b468:	f7f6 fd66 	bl	8001f38 <inv_icm20948_sleep_us>
    while (*s < DEF_ST_SAMPLES) {
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	2bc7      	cmp	r3, #199	@ 0xc7
 800b472:	ddb0      	ble.n	800b3d6 <inv_selftest_read_samples+0x26>
    }
	return 0;
 800b474:	2300      	movs	r3, #0
}
 800b476:	4618      	mov	r0, r3
 800b478:	3728      	adds	r7, #40	@ 0x28
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bd80      	pop	{r7, pc}

0800b47e <inv_do_test_accelgyro>:

/*
*  inv_do_test_accelgyro() - do the actual test of self testing
*/
static int inv_do_test_accelgyro(struct inv_icm20948 * s, enum INV_SENSORS sensorType, int *meanValue, int *stMeanValue)
{
 800b47e:	b580      	push	{r7, lr}
 800b480:	b088      	sub	sp, #32
 800b482:	af00      	add	r7, sp, #0
 800b484:	60f8      	str	r0, [r7, #12]
 800b486:	607a      	str	r2, [r7, #4]
 800b488:	603b      	str	r3, [r7, #0]
 800b48a:	460b      	mov	r3, r1
 800b48c:	72fb      	strb	r3, [r7, #11]
	int result, i, j;
	int lNbSamples = 0;
 800b48e:	2300      	movs	r3, #0
 800b490:	613b      	str	r3, [r7, #16]
    
    // initialize output to be 0
	for (i = 0; i < THREE_AXES; i++) {
 800b492:	2300      	movs	r3, #0
 800b494:	61bb      	str	r3, [r7, #24]
 800b496:	e00e      	b.n	800b4b6 <inv_do_test_accelgyro+0x38>
		meanValue[i] = 0;
 800b498:	69bb      	ldr	r3, [r7, #24]
 800b49a:	009b      	lsls	r3, r3, #2
 800b49c:	687a      	ldr	r2, [r7, #4]
 800b49e:	4413      	add	r3, r2
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	601a      	str	r2, [r3, #0]
		stMeanValue[i] = 0;
 800b4a4:	69bb      	ldr	r3, [r7, #24]
 800b4a6:	009b      	lsls	r3, r3, #2
 800b4a8:	683a      	ldr	r2, [r7, #0]
 800b4aa:	4413      	add	r3, r2
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	601a      	str	r2, [r3, #0]
	for (i = 0; i < THREE_AXES; i++) {
 800b4b0:	69bb      	ldr	r3, [r7, #24]
 800b4b2:	3301      	adds	r3, #1
 800b4b4:	61bb      	str	r3, [r7, #24]
 800b4b6:	69bb      	ldr	r3, [r7, #24]
 800b4b8:	2b02      	cmp	r3, #2
 800b4ba:	dded      	ble.n	800b498 <inv_do_test_accelgyro+0x1a>
	}
	
    // read the accel/gyro output
    // the output values are 16 bits wide and in 2s complement
    // Average 200 readings and save the averaged values
    result = inv_selftest_read_samples(s, sensorType, meanValue, &lNbSamples);
 800b4bc:	f107 0310 	add.w	r3, r7, #16
 800b4c0:	7af9      	ldrb	r1, [r7, #11]
 800b4c2:	687a      	ldr	r2, [r7, #4]
 800b4c4:	68f8      	ldr	r0, [r7, #12]
 800b4c6:	f7ff ff73 	bl	800b3b0 <inv_selftest_read_samples>
 800b4ca:	61f8      	str	r0, [r7, #28]
    if (result)
 800b4cc:	69fb      	ldr	r3, [r7, #28]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d001      	beq.n	800b4d6 <inv_do_test_accelgyro+0x58>
        return result;
 800b4d2:	69fb      	ldr	r3, [r7, #28]
 800b4d4:	e056      	b.n	800b584 <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	617b      	str	r3, [r7, #20]
 800b4da:	e00f      	b.n	800b4fc <inv_do_test_accelgyro+0x7e>
		meanValue[j] /= lNbSamples;
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	009b      	lsls	r3, r3, #2
 800b4e0:	687a      	ldr	r2, [r7, #4]
 800b4e2:	4413      	add	r3, r2
 800b4e4:	6819      	ldr	r1, [r3, #0]
 800b4e6:	693a      	ldr	r2, [r7, #16]
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	009b      	lsls	r3, r3, #2
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	4403      	add	r3, r0
 800b4f0:	fb91 f2f2 	sdiv	r2, r1, r2
 800b4f4:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 800b4f6:	697b      	ldr	r3, [r7, #20]
 800b4f8:	3301      	adds	r3, #1
 800b4fa:	617b      	str	r3, [r7, #20]
 800b4fc:	697b      	ldr	r3, [r7, #20]
 800b4fe:	2b02      	cmp	r3, #2
 800b500:	ddec      	ble.n	800b4dc <inv_do_test_accelgyro+0x5e>
	}
    
    // Set Self-Test Bit
    if (sensorType == INV_SENSOR_GYRO)
 800b502:	7afb      	ldrb	r3, [r7, #11]
 800b504:	2b01      	cmp	r3, #1
 800b506:	d107      	bne.n	800b518 <inv_do_test_accelgyro+0x9a>
    {
        // Enable gyroscope Self-Test by setting register User Bank 2, Register Address 02 (02h) Bit [5:3] to b111
        result = inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, BIT_GYRO_CTEN | SELFTEST_GYRO_AVGCFG);
 800b508:	223b      	movs	r2, #59	@ 0x3b
 800b50a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800b50e:	68f8      	ldr	r0, [r7, #12]
 800b510:	f002 fcbe 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b514:	61f8      	str	r0, [r7, #28]
 800b516:	e006      	b.n	800b526 <inv_do_test_accelgyro+0xa8>
    } else
    {
        result = inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, BIT_ACCEL_CTEN | SELFTEST_ACCEL_DEC3_CFG);
 800b518:	221e      	movs	r2, #30
 800b51a:	f240 1115 	movw	r1, #277	@ 0x115
 800b51e:	68f8      	ldr	r0, [r7, #12]
 800b520:	f002 fcb6 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800b524:	61f8      	str	r0, [r7, #28]
    }
    if (result)
 800b526:	69fb      	ldr	r3, [r7, #28]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d001      	beq.n	800b530 <inv_do_test_accelgyro+0xb2>
        return result;
 800b52c:	69fb      	ldr	r3, [r7, #28]
 800b52e:	e029      	b.n	800b584 <inv_do_test_accelgyro+0x106>
    
    // Wait 20ms for oscillations to stabilize. 
    inv_icm20948_sleep_us(DEF_ST_STABLE_TIME*1000);
 800b530:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800b534:	f7f6 fd00 	bl	8001f38 <inv_icm20948_sleep_us>
        
    // Read the accel/gyro output and average 200 readings
    // These readings are in units of LSBs
    lNbSamples = 0; 
 800b538:	2300      	movs	r3, #0
 800b53a:	613b      	str	r3, [r7, #16]
    result = inv_selftest_read_samples(s, sensorType, stMeanValue, &lNbSamples);
 800b53c:	f107 0310 	add.w	r3, r7, #16
 800b540:	7af9      	ldrb	r1, [r7, #11]
 800b542:	683a      	ldr	r2, [r7, #0]
 800b544:	68f8      	ldr	r0, [r7, #12]
 800b546:	f7ff ff33 	bl	800b3b0 <inv_selftest_read_samples>
 800b54a:	61f8      	str	r0, [r7, #28]
    if (result)
 800b54c:	69fb      	ldr	r3, [r7, #28]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d001      	beq.n	800b556 <inv_do_test_accelgyro+0xd8>
        return result;
 800b552:	69fb      	ldr	r3, [r7, #28]
 800b554:	e016      	b.n	800b584 <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 800b556:	2300      	movs	r3, #0
 800b558:	617b      	str	r3, [r7, #20]
 800b55a:	e00f      	b.n	800b57c <inv_do_test_accelgyro+0xfe>
		stMeanValue[j] /= lNbSamples;
 800b55c:	697b      	ldr	r3, [r7, #20]
 800b55e:	009b      	lsls	r3, r3, #2
 800b560:	683a      	ldr	r2, [r7, #0]
 800b562:	4413      	add	r3, r2
 800b564:	6819      	ldr	r1, [r3, #0]
 800b566:	693a      	ldr	r2, [r7, #16]
 800b568:	697b      	ldr	r3, [r7, #20]
 800b56a:	009b      	lsls	r3, r3, #2
 800b56c:	6838      	ldr	r0, [r7, #0]
 800b56e:	4403      	add	r3, r0
 800b570:	fb91 f2f2 	sdiv	r2, r1, r2
 800b574:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	3301      	adds	r3, #1
 800b57a:	617b      	str	r3, [r7, #20]
 800b57c:	697b      	ldr	r3, [r7, #20]
 800b57e:	2b02      	cmp	r3, #2
 800b580:	ddec      	ble.n	800b55c <inv_do_test_accelgyro+0xde>
	}
    
	return 0;
 800b582:	2300      	movs	r3, #0
}
 800b584:	4618      	mov	r0, r3
 800b586:	3720      	adds	r7, #32
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <inv_icm20948_run_selftest>:




int inv_icm20948_run_selftest(struct inv_icm20948 * s)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b096      	sub	sp, #88	@ 0x58
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
	int accel_bias_st[THREE_AXES], accel_bias_regular[THREE_AXES];
	int test_times;
	char accel_result, gyro_result, compass_result;
    struct recover_regs recover_regs;
	
	accel_result = 0;
 800b594:	2300      	movs	r3, #0
 800b596:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = 0;
 800b59a:	2300      	movs	r3, #0
 800b59c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = 0;
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    
	// save original state of the chip, initialize registers, configure sensors and read ST values
    result = inv_setup_selftest(s, &recover_regs);
 800b5a6:	f107 030c 	add.w	r3, r7, #12
 800b5aa:	4619      	mov	r1, r3
 800b5ac:	6878      	ldr	r0, [r7, #4]
 800b5ae:	f7ff fe19 	bl	800b1e4 <inv_setup_selftest>
 800b5b2:	6578      	str	r0, [r7, #84]	@ 0x54
    if (result)
 800b5b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d163      	bne.n	800b682 <inv_icm20948_run_selftest+0xf6>
		goto test_fail;
    
	// perform self test for gyro
	test_times = DEF_ST_TRY_TIMES;	
 800b5ba:	2302      	movs	r3, #2
 800b5bc:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b5be:	e00e      	b.n	800b5de <inv_icm20948_run_selftest+0x52>
		result = inv_do_test_accelgyro(s, INV_SENSOR_GYRO, gyro_bias_regular, gyro_bias_st);
 800b5c0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800b5c4:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800b5c8:	2101      	movs	r1, #1
 800b5ca:	6878      	ldr	r0, [r7, #4]
 800b5cc:	f7ff ff57 	bl	800b47e <inv_do_test_accelgyro>
 800b5d0:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 800b5d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d006      	beq.n	800b5e6 <inv_icm20948_run_selftest+0x5a>
			test_times--;
 800b5d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5da:	3b01      	subs	r3, #1
 800b5dc:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b5de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	dced      	bgt.n	800b5c0 <inv_icm20948_run_selftest+0x34>
 800b5e4:	e000      	b.n	800b5e8 <inv_icm20948_run_selftest+0x5c>
        else
            break;
 800b5e6:	bf00      	nop
	}
	if (result)
 800b5e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d14b      	bne.n	800b686 <inv_icm20948_run_selftest+0xfa>
		goto test_fail;    
    
	// perform self test for accel
	test_times = DEF_ST_TRY_TIMES;
 800b5ee:	2302      	movs	r3, #2
 800b5f0:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b5f2:	e00e      	b.n	800b612 <inv_icm20948_run_selftest+0x86>
		result = inv_do_test_accelgyro(s, INV_SENSOR_ACCEL, accel_bias_regular, accel_bias_st);
 800b5f4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b5f8:	f107 021c 	add.w	r2, r7, #28
 800b5fc:	2100      	movs	r1, #0
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f7ff ff3d 	bl	800b47e <inv_do_test_accelgyro>
 800b604:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 800b606:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d006      	beq.n	800b61a <inv_icm20948_run_selftest+0x8e>
			test_times--;
 800b60c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b60e:	3b01      	subs	r3, #1
 800b610:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800b612:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b614:	2b00      	cmp	r3, #0
 800b616:	dced      	bgt.n	800b5f4 <inv_icm20948_run_selftest+0x68>
 800b618:	e000      	b.n	800b61c <inv_icm20948_run_selftest+0x90>
        else
            break;
 800b61a:	bf00      	nop
	}
	if (result)
 800b61c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d133      	bne.n	800b68a <inv_icm20948_run_selftest+0xfe>
		goto test_fail;
    
	// check values read at various steps
	accel_result = !inv_check_accelgyro_self_test(INV_SENSOR_ACCEL, s->accel_st_data, accel_bias_regular, accel_bias_st);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f103 0194 	add.w	r1, r3, #148	@ 0x94
 800b628:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b62c:	f107 021c 	add.w	r2, r7, #28
 800b630:	2000      	movs	r0, #0
 800b632:	f7ff fd4d 	bl	800b0d0 <inv_check_accelgyro_self_test>
 800b636:	4603      	mov	r3, r0
 800b638:	2b00      	cmp	r3, #0
 800b63a:	bf0c      	ite	eq
 800b63c:	2301      	moveq	r3, #1
 800b63e:	2300      	movne	r3, #0
 800b640:	b2db      	uxtb	r3, r3
 800b642:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = !inv_check_accelgyro_self_test(INV_SENSOR_GYRO, s->gyro_st_data, gyro_bias_regular, gyro_bias_st);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	f103 0191 	add.w	r1, r3, #145	@ 0x91
 800b64c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800b650:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800b654:	2001      	movs	r0, #1
 800b656:	f7ff fd3b 	bl	800b0d0 <inv_check_accelgyro_self_test>
 800b65a:	4603      	mov	r3, r0
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	bf0c      	ite	eq
 800b660:	2301      	moveq	r3, #1
 800b662:	2300      	movne	r3, #0
 800b664:	b2db      	uxtb	r3, r3
 800b666:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = !inv_icm20948_check_akm_self_test(s);
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	f7f8 fc18 	bl	8003ea0 <inv_icm20948_check_akm_self_test>
 800b670:	4603      	mov	r3, r0
 800b672:	2b00      	cmp	r3, #0
 800b674:	bf0c      	ite	eq
 800b676:	2301      	moveq	r3, #1
 800b678:	2300      	movne	r3, #0
 800b67a:	b2db      	uxtb	r3, r3
 800b67c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800b680:	e004      	b.n	800b68c <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 800b682:	bf00      	nop
 800b684:	e002      	b.n	800b68c <inv_icm20948_run_selftest+0x100>
		goto test_fail;    
 800b686:	bf00      	nop
 800b688:	e000      	b.n	800b68c <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 800b68a:	bf00      	nop
    
test_fail:
	// restore original state of the chips
	inv_recover_setting(s, &recover_regs);
 800b68c:	f107 030c 	add.w	r3, r7, #12
 800b690:	4619      	mov	r1, r3
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f7ff fc29 	bl	800aeea <inv_recover_setting>

    return (compass_result << 2) |
 800b698:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800b69c:	009a      	lsls	r2, r3, #2
           (accel_result   << 1) |
 800b69e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b6a2:	005b      	lsls	r3, r3, #1
    return (compass_result << 2) |
 800b6a4:	431a      	orrs	r2, r3
           (accel_result   << 1) |
 800b6a6:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800b6aa:	4313      	orrs	r3, r2
            gyro_result;
}
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	3758      	adds	r7, #88	@ 0x58
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	bd80      	pop	{r7, pc}

0800b6b4 <inv_icm20948_read_reg_one>:
{
	return inv_icm20948_write_reg(s, reg, &reg_value, 1);
}

static inline int inv_icm20948_read_reg_one(struct inv_icm20948 * s, uint8_t reg, uint8_t * reg_value)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b084      	sub	sp, #16
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	60f8      	str	r0, [r7, #12]
 800b6bc:	460b      	mov	r3, r1
 800b6be:	607a      	str	r2, [r7, #4]
 800b6c0:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_read_reg(s, reg, reg_value, 1);
 800b6c2:	7af9      	ldrb	r1, [r7, #11]
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	687a      	ldr	r2, [r7, #4]
 800b6c8:	68f8      	ldr	r0, [r7, #12]
 800b6ca:	f002 fab1 	bl	800dc30 <inv_icm20948_read_reg>
 800b6ce:	4603      	mov	r3, r0
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3710      	adds	r7, #16
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}

0800b6d8 <sensor_type_2_android_sensor>:
/** @brief Conversion from DMP units to float format for compass scale */
#define DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION      (1/(float)(1UL<<16))
//! Convert the \a value from QN value to float. \ingroup invn_macro 
#define INVN_FXP_TO_FLT(value, shift)	( (float)  (int32_t)(value) / (float)(1ULL << (shift)) ) 
static uint8_t sensor_type_2_android_sensor(enum inv_icm20948_sensor sensor)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b083      	sub	sp, #12
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	4603      	mov	r3, r0
 800b6e0:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 800b6e2:	79fb      	ldrb	r3, [r7, #7]
 800b6e4:	2b13      	cmp	r3, #19
 800b6e6:	d853      	bhi.n	800b790 <sensor_type_2_android_sensor+0xb8>
 800b6e8:	a201      	add	r2, pc, #4	@ (adr r2, 800b6f0 <sensor_type_2_android_sensor+0x18>)
 800b6ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6ee:	bf00      	nop
 800b6f0:	0800b741 	.word	0x0800b741
 800b6f4:	0800b745 	.word	0x0800b745
 800b6f8:	0800b749 	.word	0x0800b749
 800b6fc:	0800b74d 	.word	0x0800b74d
 800b700:	0800b751 	.word	0x0800b751
 800b704:	0800b755 	.word	0x0800b755
 800b708:	0800b759 	.word	0x0800b759
 800b70c:	0800b75d 	.word	0x0800b75d
 800b710:	0800b761 	.word	0x0800b761
 800b714:	0800b765 	.word	0x0800b765
 800b718:	0800b769 	.word	0x0800b769
 800b71c:	0800b76d 	.word	0x0800b76d
 800b720:	0800b771 	.word	0x0800b771
 800b724:	0800b775 	.word	0x0800b775
 800b728:	0800b779 	.word	0x0800b779
 800b72c:	0800b77d 	.word	0x0800b77d
 800b730:	0800b781 	.word	0x0800b781
 800b734:	0800b785 	.word	0x0800b785
 800b738:	0800b789 	.word	0x0800b789
 800b73c:	0800b78d 	.word	0x0800b78d
	case INV_ICM20948_SENSOR_ACCELEROMETER:                 return ANDROID_SENSOR_ACCELEROMETER;
 800b740:	2301      	movs	r3, #1
 800b742:	e026      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                     return ANDROID_SENSOR_GYROSCOPE;
 800b744:	2304      	movs	r3, #4
 800b746:	e024      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:             return ANDROID_SENSOR_RAW_ACCELEROMETER;
 800b748:	232a      	movs	r3, #42	@ 0x2a
 800b74a:	e022      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                 return ANDROID_SENSOR_RAW_GYROSCOPE;
 800b74c:	232b      	movs	r3, #43	@ 0x2b
 800b74e:	e020      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:   return ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800b750:	230e      	movs	r3, #14
 800b752:	e01e      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:        return ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED;
 800b754:	2310      	movs	r3, #16
 800b756:	e01c      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:        return ANDROID_SENSOR_ACTIVITY_CLASSIFICATON;
 800b758:	232f      	movs	r3, #47	@ 0x2f
 800b75a:	e01a      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                 return ANDROID_SENSOR_STEP_DETECTOR;
 800b75c:	2312      	movs	r3, #18
 800b75e:	e018      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                  return ANDROID_SENSOR_STEP_COUNTER;
 800b760:	2313      	movs	r3, #19
 800b762:	e016      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:          return ANDROID_SENSOR_GAME_ROTATION_VECTOR;
 800b764:	230f      	movs	r3, #15
 800b766:	e014      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:               return ANDROID_SENSOR_ROTATION_VECTOR;
 800b768:	230b      	movs	r3, #11
 800b76a:	e012      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:   return ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800b76c:	2314      	movs	r3, #20
 800b76e:	e010      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:             return ANDROID_SENSOR_GEOMAGNETIC_FIELD;
 800b770:	2302      	movs	r3, #2
 800b772:	e00e      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:     return ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800b774:	2311      	movs	r3, #17
 800b776:	e00c      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                   return ANDROID_SENSOR_FLIP_PICKUP;
 800b778:	232e      	movs	r3, #46	@ 0x2e
 800b77a:	e00a      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:          return ANDROID_SENSOR_WAKEUP_TILT_DETECTOR;
 800b77c:	2329      	movs	r3, #41	@ 0x29
 800b77e:	e008      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                       return ANDROID_SENSOR_GRAVITY;
 800b780:	2309      	movs	r3, #9
 800b782:	e006      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:           return ANDROID_SENSOR_LINEAR_ACCELERATION;
 800b784:	230a      	movs	r3, #10
 800b786:	e004      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                   return ANDROID_SENSOR_ORIENTATION;
 800b788:	2303      	movs	r3, #3
 800b78a:	e002      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_B2S:                           return ANDROID_SENSOR_B2S;
 800b78c:	232d      	movs	r3, #45	@ 0x2d
 800b78e:	e000      	b.n	800b792 <sensor_type_2_android_sensor+0xba>
	default:                                                return ANDROID_SENSOR_NUM_MAX;
 800b790:	232c      	movs	r3, #44	@ 0x2c
	}
}
 800b792:	4618      	mov	r0, r3
 800b794:	370c      	adds	r7, #12
 800b796:	46bd      	mov	sp, r7
 800b798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79c:	4770      	bx	lr
 800b79e:	bf00      	nop

0800b7a0 <inv_icm20948_sensor_android_2_sensor_type>:

enum inv_icm20948_sensor inv_icm20948_sensor_android_2_sensor_type(int sensor)
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b083      	sub	sp, #12
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	3b01      	subs	r3, #1
 800b7ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800b7ae:	f200 8089 	bhi.w	800b8c4 <inv_icm20948_sensor_android_2_sensor_type+0x124>
 800b7b2:	a201      	add	r2, pc, #4	@ (adr r2, 800b7b8 <inv_icm20948_sensor_android_2_sensor_type+0x18>)
 800b7b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7b8:	0800b875 	.word	0x0800b875
 800b7bc:	0800b8a5 	.word	0x0800b8a5
 800b7c0:	0800b8bd 	.word	0x0800b8bd
 800b7c4:	0800b879 	.word	0x0800b879
 800b7c8:	0800b8c5 	.word	0x0800b8c5
 800b7cc:	0800b8c5 	.word	0x0800b8c5
 800b7d0:	0800b8c5 	.word	0x0800b8c5
 800b7d4:	0800b8c5 	.word	0x0800b8c5
 800b7d8:	0800b8b5 	.word	0x0800b8b5
 800b7dc:	0800b8b9 	.word	0x0800b8b9
 800b7e0:	0800b89d 	.word	0x0800b89d
 800b7e4:	0800b8c5 	.word	0x0800b8c5
 800b7e8:	0800b8c5 	.word	0x0800b8c5
 800b7ec:	0800b885 	.word	0x0800b885
 800b7f0:	0800b899 	.word	0x0800b899
 800b7f4:	0800b889 	.word	0x0800b889
 800b7f8:	0800b8a9 	.word	0x0800b8a9
 800b7fc:	0800b891 	.word	0x0800b891
 800b800:	0800b895 	.word	0x0800b895
 800b804:	0800b8a1 	.word	0x0800b8a1
 800b808:	0800b8c5 	.word	0x0800b8c5
 800b80c:	0800b8c5 	.word	0x0800b8c5
 800b810:	0800b8c5 	.word	0x0800b8c5
 800b814:	0800b8c5 	.word	0x0800b8c5
 800b818:	0800b8c5 	.word	0x0800b8c5
 800b81c:	0800b8c5 	.word	0x0800b8c5
 800b820:	0800b8c5 	.word	0x0800b8c5
 800b824:	0800b8c5 	.word	0x0800b8c5
 800b828:	0800b8c5 	.word	0x0800b8c5
 800b82c:	0800b8c5 	.word	0x0800b8c5
 800b830:	0800b8c5 	.word	0x0800b8c5
 800b834:	0800b8c5 	.word	0x0800b8c5
 800b838:	0800b8c5 	.word	0x0800b8c5
 800b83c:	0800b8c5 	.word	0x0800b8c5
 800b840:	0800b8c5 	.word	0x0800b8c5
 800b844:	0800b8c5 	.word	0x0800b8c5
 800b848:	0800b8c5 	.word	0x0800b8c5
 800b84c:	0800b8c5 	.word	0x0800b8c5
 800b850:	0800b8c5 	.word	0x0800b8c5
 800b854:	0800b8c5 	.word	0x0800b8c5
 800b858:	0800b8b1 	.word	0x0800b8b1
 800b85c:	0800b87d 	.word	0x0800b87d
 800b860:	0800b881 	.word	0x0800b881
 800b864:	0800b8c5 	.word	0x0800b8c5
 800b868:	0800b8c1 	.word	0x0800b8c1
 800b86c:	0800b8ad 	.word	0x0800b8ad
 800b870:	0800b88d 	.word	0x0800b88d
	case ANDROID_SENSOR_ACCELEROMETER:                    return INV_ICM20948_SENSOR_ACCELEROMETER;
 800b874:	2300      	movs	r3, #0
 800b876:	e026      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE:                        return INV_ICM20948_SENSOR_GYROSCOPE;
 800b878:	2301      	movs	r3, #1
 800b87a:	e024      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_ACCELEROMETER:                return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 800b87c:	2302      	movs	r3, #2
 800b87e:	e022      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_GYROSCOPE:                    return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 800b880:	2303      	movs	r3, #3
 800b882:	e020      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800b884:	2304      	movs	r3, #4
 800b886:	e01e      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 800b888:	2305      	movs	r3, #5
 800b88a:	e01c      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 800b88c:	2306      	movs	r3, #6
 800b88e:	e01a      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_DETECTOR:                    return INV_ICM20948_SENSOR_STEP_DETECTOR;
 800b890:	2307      	movs	r3, #7
 800b892:	e018      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_COUNTER:                     return INV_ICM20948_SENSOR_STEP_COUNTER;
 800b894:	2308      	movs	r3, #8
 800b896:	e016      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GAME_ROTATION_VECTOR:             return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 800b898:	2309      	movs	r3, #9
 800b89a:	e014      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ROTATION_VECTOR:                  return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 800b89c:	230a      	movs	r3, #10
 800b89e:	e012      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800b8a0:	230b      	movs	r3, #11
 800b8a2:	e010      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_FIELD:                return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 800b8a4:	230c      	movs	r3, #12
 800b8a6:	e00e      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800b8a8:	230d      	movs	r3, #13
 800b8aa:	e00c      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_FLIP_PICKUP:                      return INV_ICM20948_SENSOR_FLIP_PICKUP;
 800b8ac:	230e      	movs	r3, #14
 800b8ae:	e00a      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 800b8b0:	230f      	movs	r3, #15
 800b8b2:	e008      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GRAVITY:                          return INV_ICM20948_SENSOR_GRAVITY;
 800b8b4:	2310      	movs	r3, #16
 800b8b6:	e006      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_LINEAR_ACCELERATION:              return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 800b8b8:	2311      	movs	r3, #17
 800b8ba:	e004      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ORIENTATION:                      return INV_ICM20948_SENSOR_ORIENTATION;
 800b8bc:	2312      	movs	r3, #18
 800b8be:	e002      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_B2S:                              return INV_ICM20948_SENSOR_B2S;
 800b8c0:	2313      	movs	r3, #19
 800b8c2:	e000      	b.n	800b8c6 <inv_icm20948_sensor_android_2_sensor_type+0x126>
	default:                                              return INV_ICM20948_SENSOR_MAX;
 800b8c4:	2314      	movs	r3, #20
	}
}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	370c      	adds	r7, #12
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d0:	4770      	bx	lr
 800b8d2:	bf00      	nop

0800b8d4 <skip_sensor>:

static int skip_sensor(struct inv_icm20948 * s, unsigned char androidSensor)
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b084      	sub	sp, #16
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
 800b8dc:	460b      	mov	r3, r1
 800b8de:	70fb      	strb	r3, [r7, #3]
	enum inv_icm20948_sensor icm20948_sensor_id = inv_icm20948_sensor_android_2_sensor_type(androidSensor);
 800b8e0:	78fb      	ldrb	r3, [r7, #3]
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	f7ff ff5c 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800b8e8:	4603      	mov	r3, r0
 800b8ea:	73fb      	strb	r3, [r7, #15]
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 800b8ec:	7bfb      	ldrb	r3, [r7, #15]
 800b8ee:	687a      	ldr	r2, [r7, #4]
 800b8f0:	4413      	add	r3, r2
 800b8f2:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 800b8f6:	73bb      	strb	r3, [r7, #14]
	
	if (s->skip_sample[icm20948_sensor_id])
 800b8f8:	7bfb      	ldrb	r3, [r7, #15]
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 800b902:	2b00      	cmp	r3, #0
 800b904:	d00b      	beq.n	800b91e <skip_sensor+0x4a>
		s->skip_sample[icm20948_sensor_id]--;
 800b906:	7bfb      	ldrb	r3, [r7, #15]
 800b908:	687a      	ldr	r2, [r7, #4]
 800b90a:	441a      	add	r2, r3
 800b90c:	f892 22ac 	ldrb.w	r2, [r2, #684]	@ 0x2ac
 800b910:	3a01      	subs	r2, #1
 800b912:	b2d1      	uxtb	r1, r2
 800b914:	687a      	ldr	r2, [r7, #4]
 800b916:	4413      	add	r3, r2
 800b918:	460a      	mov	r2, r1
 800b91a:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	return skip_sample;
 800b91e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b920:	4618      	mov	r0, r3
 800b922:	3710      	adds	r7, #16
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}

0800b928 <inv_icm20948_get_whoami>:

/* Identification related functions */
int inv_icm20948_get_whoami(struct inv_icm20948 * s, uint8_t * whoami)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b082      	sub	sp, #8
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
 800b930:	6039      	str	r1, [r7, #0]
	return inv_icm20948_read_reg_one(s, REG_WHO_AM_I, whoami);
 800b932:	683a      	ldr	r2, [r7, #0]
 800b934:	2100      	movs	r1, #0
 800b936:	6878      	ldr	r0, [r7, #4]
 800b938:	f7ff febc 	bl	800b6b4 <inv_icm20948_read_reg_one>
 800b93c:	4603      	mov	r3, r0
}
 800b93e:	4618      	mov	r0, r3
 800b940:	3708      	adds	r7, #8
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}
	...

0800b948 <inv_icm20948_init_matrix>:

void inv_icm20948_init_matrix(struct inv_icm20948 * s)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b082      	sub	sp, #8
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
	// initialize chip to body
	s->s_quat_chip_to_body[0] = (1L<<30);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800b956:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	s->s_quat_chip_to_body[1] = 0;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	2200      	movs	r2, #0
 800b95e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	s->s_quat_chip_to_body[2] = 0;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2200      	movs	r2, #0
 800b966:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	s->s_quat_chip_to_body[3] = 0;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	2200      	movs	r2, #0
 800b96e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	//initialize mounting matrix
	memset(s->mounting_matrix, 0, sizeof(s->mounting_matrix));
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800b978:	2209      	movs	r2, #9
 800b97a:	2100      	movs	r1, #0
 800b97c:	4618      	mov	r0, r3
 800b97e:	f006 ff61 	bl	8012844 <memset>
	s->mounting_matrix[0] = 1;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	2201      	movs	r2, #1
 800b986:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
	s->mounting_matrix[4] = 1;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	2201      	movs	r2, #1
 800b98e:	f883 2278 	strb.w	r2, [r3, #632]	@ 0x278
	s->mounting_matrix[8] = 1;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2201      	movs	r2, #1
 800b996:	f883 227c 	strb.w	r2, [r3, #636]	@ 0x27c
	//initialize soft iron matrix
	s->soft_iron_matrix[0] = (1L<<30);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800b9a0:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
	s->soft_iron_matrix[4] = (1L<<30);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800b9aa:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298
	s->soft_iron_matrix[8] = (1L<<30);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800b9b4:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8

	inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800b9be:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 800b9d4 <inv_icm20948_init_matrix+0x8c>
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	6878      	ldr	r0, [r7, #4]
 800b9c6:	f7fc f9b9 	bl	8007d3c <inv_icm20948_set_chip_to_body_axis_quaternion>
}
 800b9ca:	bf00      	nop
 800b9cc:	3708      	adds	r7, #8
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	bd80      	pop	{r7, pc}
 800b9d2:	bf00      	nop
 800b9d4:	00000000 	.word	0x00000000

0800b9d8 <inv_icm20948_init_structure>:

int inv_icm20948_init_structure(struct inv_icm20948 * s)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b084      	sub	sp, #16
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
	int i;
	inv_icm20948_base_control_init(s);
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f7f9 fa37 	bl	8004e54 <inv_icm20948_base_control_init>
	inv_icm20948_transport_init(s);
 800b9e6:	6878      	ldr	r0, [r7, #4]
 800b9e8:	f002 f957 	bl	800dc9a <inv_icm20948_transport_init>
	inv_icm20948_augmented_init(s);
 800b9ec:	6878      	ldr	r0, [r7, #4]
 800b9ee:	f7f7 fd15 	bl	800341c <inv_icm20948_augmented_init>
	//Init state
	s->set_accuracy = 0;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	f8a3 24f2 	strh.w	r2, [r3, #1266]	@ 0x4f2
	s->new_accuracy = 0;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	f8c3 24f4 	str.w	r2, [r3, #1268]	@ 0x4f4
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 800ba02:	2300      	movs	r3, #0
 800ba04:	60fb      	str	r3, [r7, #12]
 800ba06:	e010      	b.n	800ba2a <inv_icm20948_init_structure+0x52>
		s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 800ba08:	68f8      	ldr	r0, [r7, #12]
 800ba0a:	f7ff fec9 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800ba0e:	4603      	mov	r3, r0
 800ba10:	687a      	ldr	r2, [r7, #4]
 800ba12:	3359      	adds	r3, #89	@ 0x59
 800ba14:	00db      	lsls	r3, r3, #3
 800ba16:	18d1      	adds	r1, r2, r3
 800ba18:	f04f 0200 	mov.w	r2, #0
 800ba1c:	f04f 0300 	mov.w	r3, #0
 800ba20:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	3301      	adds	r3, #1
 800ba28:	60fb      	str	r3, [r7, #12]
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	2b32      	cmp	r3, #50	@ 0x32
 800ba2e:	ddeb      	ble.n	800ba08 <inv_icm20948_init_structure+0x30>
		
	return 0;
 800ba30:	2300      	movs	r3, #0
}
 800ba32:	4618      	mov	r0, r3
 800ba34:	3710      	adds	r7, #16
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}

0800ba3a <inv_icm20948_initialize>:

int inv_icm20948_initialize(struct inv_icm20948 * s, const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 800ba3a:	b580      	push	{r7, lr}
 800ba3c:	b084      	sub	sp, #16
 800ba3e:	af00      	add	r7, sp, #0
 800ba40:	60f8      	str	r0, [r7, #12]
 800ba42:	60b9      	str	r1, [r7, #8]
 800ba44:	607a      	str	r2, [r7, #4]
	if(s->serif.is_spi) {
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	695b      	ldr	r3, [r3, #20]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d00b      	beq.n	800ba66 <inv_icm20948_initialize+0x2c>
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_SPI, dmp3_image, dmp3_image_size)) {
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	68ba      	ldr	r2, [r7, #8]
 800ba52:	2102      	movs	r1, #2
 800ba54:	68f8      	ldr	r0, [r7, #12]
 800ba56:	f7fb f963 	bl	8006d20 <inv_icm20948_initialize_lower_driver>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d00e      	beq.n	800ba7e <inv_icm20948_initialize+0x44>
			return -1;
 800ba60:	f04f 33ff 	mov.w	r3, #4294967295
 800ba64:	e00c      	b.n	800ba80 <inv_icm20948_initialize+0x46>
		}
	}
	else {
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_I2C, dmp3_image, dmp3_image_size)) {
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	68ba      	ldr	r2, [r7, #8]
 800ba6a:	2101      	movs	r1, #1
 800ba6c:	68f8      	ldr	r0, [r7, #12]
 800ba6e:	f7fb f957 	bl	8006d20 <inv_icm20948_initialize_lower_driver>
 800ba72:	4603      	mov	r3, r0
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d002      	beq.n	800ba7e <inv_icm20948_initialize+0x44>
			return -1;
 800ba78:	f04f 33ff 	mov.w	r3, #4294967295
 800ba7c:	e000      	b.n	800ba80 <inv_icm20948_initialize+0x46>
		}
	}
	return 0;
 800ba7e:	2300      	movs	r3, #0
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	3710      	adds	r7, #16
 800ba84:	46bd      	mov	sp, r7
 800ba86:	bd80      	pop	{r7, pc}

0800ba88 <inv_icm20948_init_scale>:

int inv_icm20948_init_scale(struct inv_icm20948 * s)
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b082      	sub	sp, #8
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]
	/* Force accelero fullscale to 4g and gyr to 200dps */
	inv_icm20948_set_accel_fullscale(s, MPU_FS_4G);
 800ba90:	2101      	movs	r1, #1
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f7fb fd2a 	bl	80074ec <inv_icm20948_set_accel_fullscale>
	inv_icm20948_set_gyro_fullscale(s, MPU_FS_2000dps);
 800ba98:	2103      	movs	r1, #3
 800ba9a:	6878      	ldr	r0, [r7, #4]
 800ba9c:	f7fb fc30 	bl	8007300 <inv_icm20948_set_gyro_fullscale>

	return 0;
 800baa0:	2300      	movs	r3, #0
}
 800baa2:	4618      	mov	r0, r3
 800baa4:	3708      	adds	r7, #8
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}

0800baaa <inv_icm20948_set_fsr>:

int inv_icm20948_set_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 800baaa:	b580      	push	{r7, lr}
 800baac:	b088      	sub	sp, #32
 800baae:	af00      	add	r7, sp, #0
 800bab0:	60f8      	str	r0, [r7, #12]
 800bab2:	460b      	mov	r3, r1
 800bab4:	607a      	str	r2, [r7, #4]
 800bab6:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 800bab8:	2300      	movs	r3, #0
 800baba:	61fb      	str	r3, [r7, #28]
	int * castedvalue = (int*) fsr;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	617b      	str	r3, [r7, #20]
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 800bac0:	7afb      	ldrb	r3, [r7, #11]
 800bac2:	2b02      	cmp	r3, #2
 800bac4:	d002      	beq.n	800bacc <inv_icm20948_set_fsr+0x22>
 800bac6:	7afb      	ldrb	r3, [r7, #11]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d128      	bne.n	800bb1e <inv_icm20948_set_fsr+0x74>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		enum mpu_accel_fs afsr;
		if(*castedvalue == 2)
 800bacc:	697b      	ldr	r3, [r7, #20]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	2b02      	cmp	r3, #2
 800bad2:	d102      	bne.n	800bada <inv_icm20948_set_fsr+0x30>
			afsr = MPU_FS_2G;
 800bad4:	2300      	movs	r3, #0
 800bad6:	76fb      	strb	r3, [r7, #27]
 800bad8:	e017      	b.n	800bb0a <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 4)
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	2b04      	cmp	r3, #4
 800bae0:	d102      	bne.n	800bae8 <inv_icm20948_set_fsr+0x3e>
			afsr = MPU_FS_4G;
 800bae2:	2301      	movs	r3, #1
 800bae4:	76fb      	strb	r3, [r7, #27]
 800bae6:	e010      	b.n	800bb0a <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 8)
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2b08      	cmp	r3, #8
 800baee:	d102      	bne.n	800baf6 <inv_icm20948_set_fsr+0x4c>
			afsr = MPU_FS_8G;
 800baf0:	2302      	movs	r3, #2
 800baf2:	76fb      	strb	r3, [r7, #27]
 800baf4:	e009      	b.n	800bb0a <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 16)
 800baf6:	697b      	ldr	r3, [r7, #20]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	2b10      	cmp	r3, #16
 800bafc:	d102      	bne.n	800bb04 <inv_icm20948_set_fsr+0x5a>
			afsr = MPU_FS_16G;
 800bafe:	2303      	movs	r3, #3
 800bb00:	76fb      	strb	r3, [r7, #27]
 800bb02:	e002      	b.n	800bb0a <inv_icm20948_set_fsr+0x60>
		else 
			return -1;
 800bb04:	f04f 33ff 	mov.w	r3, #4294967295
 800bb08:	e03e      	b.n	800bb88 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_accel_fullscale(s, afsr);
 800bb0a:	7efb      	ldrb	r3, [r7, #27]
 800bb0c:	4619      	mov	r1, r3
 800bb0e:	68f8      	ldr	r0, [r7, #12]
 800bb10:	f7fb fcec 	bl	80074ec <inv_icm20948_set_accel_fullscale>
 800bb14:	4602      	mov	r2, r0
 800bb16:	69fb      	ldr	r3, [r7, #28]
 800bb18:	4313      	orrs	r3, r2
 800bb1a:	61fb      	str	r3, [r7, #28]
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
 800bb1c:	e033      	b.n	800bb86 <inv_icm20948_set_fsr+0xdc>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800bb1e:	7afb      	ldrb	r3, [r7, #11]
 800bb20:	2b01      	cmp	r3, #1
 800bb22:	d005      	beq.n	800bb30 <inv_icm20948_set_fsr+0x86>
 800bb24:	7afb      	ldrb	r3, [r7, #11]
 800bb26:	2b03      	cmp	r3, #3
 800bb28:	d002      	beq.n	800bb30 <inv_icm20948_set_fsr+0x86>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800bb2a:	7afb      	ldrb	r3, [r7, #11]
 800bb2c:	2b05      	cmp	r3, #5
 800bb2e:	d12a      	bne.n	800bb86 <inv_icm20948_set_fsr+0xdc>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		enum mpu_gyro_fs gfsr;
		if(*castedvalue == 250)
 800bb30:	697b      	ldr	r3, [r7, #20]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	2bfa      	cmp	r3, #250	@ 0xfa
 800bb36:	d102      	bne.n	800bb3e <inv_icm20948_set_fsr+0x94>
			gfsr = MPU_FS_250dps;
 800bb38:	2300      	movs	r3, #0
 800bb3a:	76bb      	strb	r3, [r7, #26]
 800bb3c:	e01a      	b.n	800bb74 <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 500)
 800bb3e:	697b      	ldr	r3, [r7, #20]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800bb46:	d102      	bne.n	800bb4e <inv_icm20948_set_fsr+0xa4>
			gfsr = MPU_FS_500dps;
 800bb48:	2301      	movs	r3, #1
 800bb4a:	76bb      	strb	r3, [r7, #26]
 800bb4c:	e012      	b.n	800bb74 <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 1000)
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bb56:	d102      	bne.n	800bb5e <inv_icm20948_set_fsr+0xb4>
		 	gfsr = MPU_FS_1000dps;
 800bb58:	2302      	movs	r3, #2
 800bb5a:	76bb      	strb	r3, [r7, #26]
 800bb5c:	e00a      	b.n	800bb74 <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 2000)
 800bb5e:	697b      	ldr	r3, [r7, #20]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800bb66:	d102      	bne.n	800bb6e <inv_icm20948_set_fsr+0xc4>
		 	gfsr = MPU_FS_2000dps;
 800bb68:	2303      	movs	r3, #3
 800bb6a:	76bb      	strb	r3, [r7, #26]
 800bb6c:	e002      	b.n	800bb74 <inv_icm20948_set_fsr+0xca>
		else 
			return -1;
 800bb6e:	f04f 33ff 	mov.w	r3, #4294967295
 800bb72:	e009      	b.n	800bb88 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_gyro_fullscale(s, gfsr);
 800bb74:	7ebb      	ldrb	r3, [r7, #26]
 800bb76:	4619      	mov	r1, r3
 800bb78:	68f8      	ldr	r0, [r7, #12]
 800bb7a:	f7fb fbc1 	bl	8007300 <inv_icm20948_set_gyro_fullscale>
 800bb7e:	4602      	mov	r2, r0
 800bb80:	69fb      	ldr	r3, [r7, #28]
 800bb82:	4313      	orrs	r3, r2
 800bb84:	61fb      	str	r3, [r7, #28]
	}
	return result;
 800bb86:	69fb      	ldr	r3, [r7, #28]
}
 800bb88:	4618      	mov	r0, r3
 800bb8a:	3720      	adds	r7, #32
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}

0800bb90 <inv_icm20948_get_fsr>:

int inv_icm20948_get_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b088      	sub	sp, #32
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	60f8      	str	r0, [r7, #12]
 800bb98:	460b      	mov	r3, r1
 800bb9a:	607a      	str	r2, [r7, #4]
 800bb9c:	72fb      	strb	r3, [r7, #11]
	
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 800bb9e:	7afb      	ldrb	r3, [r7, #11]
 800bba0:	2b02      	cmp	r3, #2
 800bba2:	d002      	beq.n	800bbaa <inv_icm20948_get_fsr+0x1a>
 800bba4:	7afb      	ldrb	r3, [r7, #11]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d127      	bne.n	800bbfa <inv_icm20948_get_fsr+0x6a>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		unsigned char * castedvalue = (unsigned char*) fsr;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	617b      	str	r3, [r7, #20]
		int afsr = inv_icm20948_get_accel_fullscale(s);
 800bbae:	68f8      	ldr	r0, [r7, #12]
 800bbb0:	f7fb fcca 	bl	8007548 <inv_icm20948_get_accel_fullscale>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	613b      	str	r3, [r7, #16]
		if(afsr == MPU_FS_2G)
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d103      	bne.n	800bbc6 <inv_icm20948_get_fsr+0x36>
			* castedvalue = 2;
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	2202      	movs	r2, #2
 800bbc2:	701a      	strb	r2, [r3, #0]
 800bbc4:	e017      	b.n	800bbf6 <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_4G)
 800bbc6:	693b      	ldr	r3, [r7, #16]
 800bbc8:	2b01      	cmp	r3, #1
 800bbca:	d103      	bne.n	800bbd4 <inv_icm20948_get_fsr+0x44>
			* castedvalue = 4;
 800bbcc:	697b      	ldr	r3, [r7, #20]
 800bbce:	2204      	movs	r2, #4
 800bbd0:	701a      	strb	r2, [r3, #0]
 800bbd2:	e010      	b.n	800bbf6 <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_8G)
 800bbd4:	693b      	ldr	r3, [r7, #16]
 800bbd6:	2b02      	cmp	r3, #2
 800bbd8:	d103      	bne.n	800bbe2 <inv_icm20948_get_fsr+0x52>
			* castedvalue = 8;
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	2208      	movs	r2, #8
 800bbde:	701a      	strb	r2, [r3, #0]
 800bbe0:	e009      	b.n	800bbf6 <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_16G)
 800bbe2:	693b      	ldr	r3, [r7, #16]
 800bbe4:	2b03      	cmp	r3, #3
 800bbe6:	d103      	bne.n	800bbf0 <inv_icm20948_get_fsr+0x60>
			* castedvalue = 16;
 800bbe8:	697b      	ldr	r3, [r7, #20]
 800bbea:	2210      	movs	r2, #16
 800bbec:	701a      	strb	r2, [r3, #0]
 800bbee:	e002      	b.n	800bbf6 <inv_icm20948_get_fsr+0x66>
		else 
			return -1;
 800bbf0:	f04f 33ff 	mov.w	r3, #4294967295
 800bbf4:	e036      	b.n	800bc64 <inv_icm20948_get_fsr+0xd4>
		
		return 1;
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	e034      	b.n	800bc64 <inv_icm20948_get_fsr+0xd4>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800bbfa:	7afb      	ldrb	r3, [r7, #11]
 800bbfc:	2b01      	cmp	r3, #1
 800bbfe:	d005      	beq.n	800bc0c <inv_icm20948_get_fsr+0x7c>
 800bc00:	7afb      	ldrb	r3, [r7, #11]
 800bc02:	2b03      	cmp	r3, #3
 800bc04:	d002      	beq.n	800bc0c <inv_icm20948_get_fsr+0x7c>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800bc06:	7afb      	ldrb	r3, [r7, #11]
 800bc08:	2b05      	cmp	r3, #5
 800bc0a:	d12a      	bne.n	800bc62 <inv_icm20948_get_fsr+0xd2>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		unsigned short * castedvalue = (unsigned short*) fsr;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	61fb      	str	r3, [r7, #28]
		int gfsr = inv_icm20948_get_gyro_fullscale(s);
 800bc10:	68f8      	ldr	r0, [r7, #12]
 800bc12:	f7fb fb94 	bl	800733e <inv_icm20948_get_gyro_fullscale>
 800bc16:	4603      	mov	r3, r0
 800bc18:	61bb      	str	r3, [r7, #24]
		if(gfsr == MPU_FS_250dps)
 800bc1a:	69bb      	ldr	r3, [r7, #24]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d103      	bne.n	800bc28 <inv_icm20948_get_fsr+0x98>
			* castedvalue = 250;
 800bc20:	69fb      	ldr	r3, [r7, #28]
 800bc22:	22fa      	movs	r2, #250	@ 0xfa
 800bc24:	801a      	strh	r2, [r3, #0]
 800bc26:	e01a      	b.n	800bc5e <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_500dps)
 800bc28:	69bb      	ldr	r3, [r7, #24]
 800bc2a:	2b01      	cmp	r3, #1
 800bc2c:	d104      	bne.n	800bc38 <inv_icm20948_get_fsr+0xa8>
			* castedvalue = 500;
 800bc2e:	69fb      	ldr	r3, [r7, #28]
 800bc30:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800bc34:	801a      	strh	r2, [r3, #0]
 800bc36:	e012      	b.n	800bc5e <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_1000dps)
 800bc38:	69bb      	ldr	r3, [r7, #24]
 800bc3a:	2b02      	cmp	r3, #2
 800bc3c:	d104      	bne.n	800bc48 <inv_icm20948_get_fsr+0xb8>
		 	* castedvalue = 1000;
 800bc3e:	69fb      	ldr	r3, [r7, #28]
 800bc40:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800bc44:	801a      	strh	r2, [r3, #0]
 800bc46:	e00a      	b.n	800bc5e <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_2000dps)
 800bc48:	69bb      	ldr	r3, [r7, #24]
 800bc4a:	2b03      	cmp	r3, #3
 800bc4c:	d104      	bne.n	800bc58 <inv_icm20948_get_fsr+0xc8>
		 	* castedvalue = 2000;
 800bc4e:	69fb      	ldr	r3, [r7, #28]
 800bc50:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800bc54:	801a      	strh	r2, [r3, #0]
 800bc56:	e002      	b.n	800bc5e <inv_icm20948_get_fsr+0xce>
		else 
			return -1;
 800bc58:	f04f 33ff 	mov.w	r3, #4294967295
 800bc5c:	e002      	b.n	800bc64 <inv_icm20948_get_fsr+0xd4>
		
		return 2;
 800bc5e:	2302      	movs	r3, #2
 800bc60:	e000      	b.n	800bc64 <inv_icm20948_get_fsr+0xd4>
	}
	
	return 0;
 800bc62:	2300      	movs	r3, #0
}
 800bc64:	4618      	mov	r0, r3
 800bc66:	3720      	adds	r7, #32
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	bd80      	pop	{r7, pc}

0800bc6c <inv_icm20948_set_bias>:

int inv_icm20948_set_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * bias)
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b08c      	sub	sp, #48	@ 0x30
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	60f8      	str	r0, [r7, #12]
 800bc74:	460b      	mov	r3, r1
 800bc76:	607a      	str	r2, [r7, #4]
 800bc78:	72fb      	strb	r3, [r7, #11]
	int bias_q16[3];
	int bias_in[3];
	int rc = 0;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 800bc7e:	7afb      	ldrb	r3, [r7, #11]
 800bc80:	2b0c      	cmp	r3, #12
 800bc82:	d876      	bhi.n	800bd72 <inv_icm20948_set_bias+0x106>
 800bc84:	a201      	add	r2, pc, #4	@ (adr r2, 800bc8c <inv_icm20948_set_bias+0x20>)
 800bc86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc8a:	bf00      	nop
 800bc8c:	0800bcc1 	.word	0x0800bcc1
 800bc90:	0800bcf7 	.word	0x0800bcf7
 800bc94:	0800bd73 	.word	0x0800bd73
 800bc98:	0800bd73 	.word	0x0800bd73
 800bc9c:	0800bd4f 	.word	0x0800bd4f
 800bca0:	0800bcf7 	.word	0x0800bcf7
 800bca4:	0800bd73 	.word	0x0800bd73
 800bca8:	0800bd73 	.word	0x0800bd73
 800bcac:	0800bd73 	.word	0x0800bd73
 800bcb0:	0800bd73 	.word	0x0800bd73
 800bcb4:	0800bd73 	.word	0x0800bd73
 800bcb8:	0800bd73 	.word	0x0800bd73
 800bcbc:	0800bd4f 	.word	0x0800bd4f
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800bcc0:	f107 031c 	add.w	r3, r7, #28
 800bcc4:	220c      	movs	r2, #12
 800bcc6:	6879      	ldr	r1, [r7, #4]
 800bcc8:	4618      	mov	r0, r3
 800bcca:	f006 fe55 	bl	8012978 <memcpy>
			//convert from q16 to q25
			bias_in[0] = bias_q16[0] << (25 - 16);
 800bcce:	69fb      	ldr	r3, [r7, #28]
 800bcd0:	025b      	lsls	r3, r3, #9
 800bcd2:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << (25 - 16);
 800bcd4:	6a3b      	ldr	r3, [r7, #32]
 800bcd6:	025b      	lsls	r3, r3, #9
 800bcd8:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << (25 - 16);
 800bcda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcdc:	025b      	lsls	r3, r3, #9
 800bcde:	61bb      	str	r3, [r7, #24]
			rc |= inv_icm20948_ctrl_set_acc_bias(s, bias_in);
 800bce0:	f107 0310 	add.w	r3, r7, #16
 800bce4:	4619      	mov	r1, r3
 800bce6:	68f8      	ldr	r0, [r7, #12]
 800bce8:	f7fa fda0 	bl	800682c <inv_icm20948_ctrl_set_acc_bias>
 800bcec:	4602      	mov	r2, r0
 800bcee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcf0:	4313      	orrs	r3, r2
 800bcf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800bcf4:	e041      	b.n	800bd7a <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800bcf6:	f107 031c 	add.w	r3, r7, #28
 800bcfa:	220c      	movs	r2, #12
 800bcfc:	6879      	ldr	r1, [r7, #4]
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f006 fe3a 	bl	8012978 <memcpy>
			//convert from q16 to :
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 800bd04:	68f8      	ldr	r0, [r7, #12]
 800bd06:	f7fb fb1a 	bl	800733e <inv_icm20948_get_gyro_fullscale>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	f1c3 0306 	rsb	r3, r3, #6
 800bd10:	b29b      	uxth	r3, r3
 800bd12:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_in[0] = bias_q16[0] << shift;
 800bd14:	69fa      	ldr	r2, [r7, #28]
 800bd16:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800bd1a:	fa02 f303 	lsl.w	r3, r2, r3
 800bd1e:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << shift;
 800bd20:	6a3a      	ldr	r2, [r7, #32]
 800bd22:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800bd26:	fa02 f303 	lsl.w	r3, r2, r3
 800bd2a:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << shift;
 800bd2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd2e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800bd32:	fa02 f303 	lsl.w	r3, r2, r3
 800bd36:	61bb      	str	r3, [r7, #24]
			
			rc |= inv_icm20948_ctrl_set_gyr_bias(s, bias_in);
 800bd38:	f107 0310 	add.w	r3, r7, #16
 800bd3c:	4619      	mov	r1, r3
 800bd3e:	68f8      	ldr	r0, [r7, #12]
 800bd40:	f7fa fd97 	bl	8006872 <inv_icm20948_ctrl_set_gyr_bias>
 800bd44:	4602      	mov	r2, r0
 800bd46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd48:	4313      	orrs	r3, r2
 800bd4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800bd4c:	e015      	b.n	800bd7a <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800bd4e:	f107 031c 	add.w	r3, r7, #28
 800bd52:	220c      	movs	r2, #12
 800bd54:	6879      	ldr	r1, [r7, #4]
 800bd56:	4618      	mov	r0, r3
 800bd58:	f006 fe0e 	bl	8012978 <memcpy>
			// bias is already in q16
			rc |= inv_icm20948_ctrl_set_mag_bias(s, bias_q16);
 800bd5c:	f107 031c 	add.w	r3, r7, #28
 800bd60:	4619      	mov	r1, r3
 800bd62:	68f8      	ldr	r0, [r7, #12]
 800bd64:	f7fa fda8 	bl	80068b8 <inv_icm20948_ctrl_set_mag_bias>
 800bd68:	4602      	mov	r2, r0
 800bd6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd6c:	4313      	orrs	r3, r2
 800bd6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800bd70:	e003      	b.n	800bd7a <inv_icm20948_set_bias+0x10e>
		default :
			rc = -1;
 800bd72:	f04f 33ff 	mov.w	r3, #4294967295
 800bd76:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800bd78:	bf00      	nop
	}
	return (rc == 0) ? 1 : rc;
 800bd7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d001      	beq.n	800bd84 <inv_icm20948_set_bias+0x118>
 800bd80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd82:	e000      	b.n	800bd86 <inv_icm20948_set_bias+0x11a>
 800bd84:	2301      	movs	r3, #1
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	3730      	adds	r7, #48	@ 0x30
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}
 800bd8e:	bf00      	nop

0800bd90 <inv_icm20948_get_bias>:

int inv_icm20948_get_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, void * bias)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b08c      	sub	sp, #48	@ 0x30
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	60f8      	str	r0, [r7, #12]
 800bd98:	460b      	mov	r3, r1
 800bd9a:	607a      	str	r2, [r7, #4]
 800bd9c:	72fb      	strb	r3, [r7, #11]
	int bias_qx[3];
	int bias_out[3];
	int rc = 0;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 800bda2:	7afb      	ldrb	r3, [r7, #11]
 800bda4:	2b0c      	cmp	r3, #12
 800bda6:	d876      	bhi.n	800be96 <inv_icm20948_get_bias+0x106>
 800bda8:	a201      	add	r2, pc, #4	@ (adr r2, 800bdb0 <inv_icm20948_get_bias+0x20>)
 800bdaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdae:	bf00      	nop
 800bdb0:	0800bde5 	.word	0x0800bde5
 800bdb4:	0800be1b 	.word	0x0800be1b
 800bdb8:	0800be97 	.word	0x0800be97
 800bdbc:	0800be97 	.word	0x0800be97
 800bdc0:	0800be73 	.word	0x0800be73
 800bdc4:	0800be1b 	.word	0x0800be1b
 800bdc8:	0800be97 	.word	0x0800be97
 800bdcc:	0800be97 	.word	0x0800be97
 800bdd0:	0800be97 	.word	0x0800be97
 800bdd4:	0800be97 	.word	0x0800be97
 800bdd8:	0800be97 	.word	0x0800be97
 800bddc:	0800be97 	.word	0x0800be97
 800bde0:	0800be73 	.word	0x0800be73
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			rc |= inv_icm20948_ctrl_get_acc_bias(s, bias_qx);
 800bde4:	f107 031c 	add.w	r3, r7, #28
 800bde8:	4619      	mov	r1, r3
 800bdea:	68f8      	ldr	r0, [r7, #12]
 800bdec:	f7fa fcf4 	bl	80067d8 <inv_icm20948_ctrl_get_acc_bias>
 800bdf0:	4602      	mov	r2, r0
 800bdf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdf4:	4313      	orrs	r3, r2
 800bdf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from q25 to q16 
			bias_out[0] = bias_qx[0] >> (25 - 16);
 800bdf8:	69fb      	ldr	r3, [r7, #28]
 800bdfa:	125b      	asrs	r3, r3, #9
 800bdfc:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> (25 - 16);
 800bdfe:	6a3b      	ldr	r3, [r7, #32]
 800be00:	125b      	asrs	r3, r3, #9
 800be02:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> (25 - 16);
 800be04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be06:	125b      	asrs	r3, r3, #9
 800be08:	61bb      	str	r3, [r7, #24]
			memcpy(bias, bias_out, sizeof(bias_out));
 800be0a:	f107 0310 	add.w	r3, r7, #16
 800be0e:	220c      	movs	r2, #12
 800be10:	4619      	mov	r1, r3
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f006 fdb0 	bl	8012978 <memcpy>
			break;
 800be18:	e041      	b.n	800be9e <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			rc |= inv_icm20948_ctrl_get_gyr_bias(s, bias_qx);
 800be1a:	f107 031c 	add.w	r3, r7, #28
 800be1e:	4619      	mov	r1, r3
 800be20:	68f8      	ldr	r0, [r7, #12]
 800be22:	f7fa fce7 	bl	80067f4 <inv_icm20948_ctrl_get_gyr_bias>
 800be26:	4602      	mov	r2, r0
 800be28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be2a:	4313      	orrs	r3, r2
 800be2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from qn to q16:
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 800be2e:	68f8      	ldr	r0, [r7, #12]
 800be30:	f7fb fa85 	bl	800733e <inv_icm20948_get_gyro_fullscale>
 800be34:	4603      	mov	r3, r0
 800be36:	f1c3 0306 	rsb	r3, r3, #6
 800be3a:	b29b      	uxth	r3, r3
 800be3c:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_out[0] = bias_qx[0] >> shift;
 800be3e:	69fa      	ldr	r2, [r7, #28]
 800be40:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800be44:	fa42 f303 	asr.w	r3, r2, r3
 800be48:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> shift;
 800be4a:	6a3a      	ldr	r2, [r7, #32]
 800be4c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800be50:	fa42 f303 	asr.w	r3, r2, r3
 800be54:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> shift;
 800be56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be58:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800be5c:	fa42 f303 	asr.w	r3, r2, r3
 800be60:	61bb      	str	r3, [r7, #24]

			memcpy(bias, bias_out, sizeof(bias_out));
 800be62:	f107 0310 	add.w	r3, r7, #16
 800be66:	220c      	movs	r2, #12
 800be68:	4619      	mov	r1, r3
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f006 fd84 	bl	8012978 <memcpy>
			break;
 800be70:	e015      	b.n	800be9e <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			rc |= inv_icm20948_ctrl_get_mag_bias(s, bias_qx);
 800be72:	f107 031c 	add.w	r3, r7, #28
 800be76:	4619      	mov	r1, r3
 800be78:	68f8      	ldr	r0, [r7, #12]
 800be7a:	f7fa fcc9 	bl	8006810 <inv_icm20948_ctrl_get_mag_bias>
 800be7e:	4602      	mov	r2, r0
 800be80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be82:	4313      	orrs	r3, r2
 800be84:	62fb      	str	r3, [r7, #44]	@ 0x2c
			// bias is already in q16
			memcpy(bias, bias_qx, sizeof(bias_qx));
 800be86:	f107 031c 	add.w	r3, r7, #28
 800be8a:	220c      	movs	r2, #12
 800be8c:	4619      	mov	r1, r3
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f006 fd72 	bl	8012978 <memcpy>
			break;
 800be94:	e003      	b.n	800be9e <inv_icm20948_get_bias+0x10e>
		default:
			rc = -1;
 800be96:	f04f 33ff 	mov.w	r3, #4294967295
 800be9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800be9c:	bf00      	nop
	}
	return (rc == 0) ? 3*sizeof(float) : rc;
 800be9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d001      	beq.n	800bea8 <inv_icm20948_get_bias+0x118>
 800bea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bea6:	e000      	b.n	800beaa <inv_icm20948_get_bias+0x11a>
 800bea8:	230c      	movs	r3, #12
}
 800beaa:	4618      	mov	r0, r3
 800beac:	3730      	adds	r7, #48	@ 0x30
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}
 800beb2:	bf00      	nop

0800beb4 <inv_icm20948_set_lowpower_or_highperformance>:

int inv_icm20948_set_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t lowpower_or_highperformance)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b082      	sub	sp, #8
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
 800bebc:	460b      	mov	r3, r1
 800bebe:	70fb      	strb	r3, [r7, #3]
	s->go_back_lp_when_odr_low = 0;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2200      	movs	r2, #0
 800bec4:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
	if(lowpower_or_highperformance)
 800bec8:	78fb      	ldrb	r3, [r7, #3]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d004      	beq.n	800bed8 <inv_icm20948_set_lowpower_or_highperformance+0x24>
		return inv_icm20948_enter_low_noise_mode(s);
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f7fa ff11 	bl	8006cf6 <inv_icm20948_enter_low_noise_mode>
 800bed4:	4603      	mov	r3, r0
 800bed6:	e003      	b.n	800bee0 <inv_icm20948_set_lowpower_or_highperformance+0x2c>
	else
		return inv_icm20948_enter_duty_cycle_mode(s);
 800bed8:	6878      	ldr	r0, [r7, #4]
 800beda:	f7fa fef7 	bl	8006ccc <inv_icm20948_enter_duty_cycle_mode>
 800bede:	4603      	mov	r3, r0
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	3708      	adds	r7, #8
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}

0800bee8 <inv_icm20948_get_lowpower_or_highperformance>:


int inv_icm20948_get_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t * lowpower_or_highperformance)
{
 800bee8:	b480      	push	{r7}
 800beea:	b083      	sub	sp, #12
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
 800bef0:	6039      	str	r1, [r7, #0]
	(void)s;
	*lowpower_or_highperformance = CHIP_LOW_NOISE_ICM20948;
 800bef2:	683b      	ldr	r3, [r7, #0]
 800bef4:	2200      	movs	r2, #0
 800bef6:	701a      	strb	r2, [r3, #0]
	return 1;
 800bef8:	2301      	movs	r3, #1
}
 800befa:	4618      	mov	r0, r3
 800befc:	370c      	adds	r7, #12
 800befe:	46bd      	mov	sp, r7
 800bf00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf04:	4770      	bx	lr

0800bf06 <DmpDriver_convertion>:

static void DmpDriver_convertion(signed char transformedtochar[9],
                                 const int32_t MatrixInQ30[9])
{
 800bf06:	b480      	push	{r7}
 800bf08:	b085      	sub	sp, #20
 800bf0a:	af00      	add	r7, sp, #0
 800bf0c:	6078      	str	r0, [r7, #4]
 800bf0e:	6039      	str	r1, [r7, #0]
	// To convert Q30 to signed char value
	uint8_t iter;
	for (iter = 0; iter < 9; ++iter)
 800bf10:	2300      	movs	r3, #0
 800bf12:	73fb      	strb	r3, [r7, #15]
 800bf14:	e00d      	b.n	800bf32 <DmpDriver_convertion+0x2c>
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 800bf16:	7bfb      	ldrb	r3, [r7, #15]
 800bf18:	009b      	lsls	r3, r3, #2
 800bf1a:	683a      	ldr	r2, [r7, #0]
 800bf1c:	4413      	add	r3, r2
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	1799      	asrs	r1, r3, #30
 800bf22:	7bfb      	ldrb	r3, [r7, #15]
 800bf24:	687a      	ldr	r2, [r7, #4]
 800bf26:	4413      	add	r3, r2
 800bf28:	b24a      	sxtb	r2, r1
 800bf2a:	701a      	strb	r2, [r3, #0]
	for (iter = 0; iter < 9; ++iter)
 800bf2c:	7bfb      	ldrb	r3, [r7, #15]
 800bf2e:	3301      	adds	r3, #1
 800bf30:	73fb      	strb	r3, [r7, #15]
 800bf32:	7bfb      	ldrb	r3, [r7, #15]
 800bf34:	2b08      	cmp	r3, #8
 800bf36:	d9ee      	bls.n	800bf16 <DmpDriver_convertion+0x10>
}
 800bf38:	bf00      	nop
 800bf3a:	bf00      	nop
 800bf3c:	3714      	adds	r7, #20
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf44:	4770      	bx	lr
	...

0800bf48 <inv_icm20948_set_matrix>:

int inv_icm20948_set_matrix(struct inv_icm20948 * s, const float matrix[9], enum inv_icm20948_sensor sensor)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b098      	sub	sp, #96	@ 0x60
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	60f8      	str	r0, [r7, #12]
 800bf50:	60b9      	str	r1, [r7, #8]
 800bf52:	4613      	mov	r3, r2
 800bf54:	71fb      	strb	r3, [r7, #7]
	int32_t mounting_mq30[9];
	int32_t compass_mq30[9];
	int result = 0;
 800bf56:	2300      	movs	r3, #0
 800bf58:	65fb      	str	r3, [r7, #92]	@ 0x5c
	int i;

	if ((sensor == INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD)||
 800bf5a:	79fb      	ldrb	r3, [r7, #7]
 800bf5c:	2b0c      	cmp	r3, #12
 800bf5e:	d002      	beq.n	800bf66 <inv_icm20948_set_matrix+0x1e>
 800bf60:	79fb      	ldrb	r3, [r7, #7]
 800bf62:	2b04      	cmp	r3, #4
 800bf64:	d134      	bne.n	800bfd0 <inv_icm20948_set_matrix+0x88>
		(sensor == INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)){
		for(i = 0; i < 9; ++i)
 800bf66:	2300      	movs	r3, #0
 800bf68:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bf6a:	e016      	b.n	800bf9a <inv_icm20948_set_matrix+0x52>
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 800bf6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf6e:	009b      	lsls	r3, r3, #2
 800bf70:	68ba      	ldr	r2, [r7, #8]
 800bf72:	4413      	add	r3, r2
 800bf74:	edd3 7a00 	vldr	s15, [r3]
 800bf78:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800c088 <inv_icm20948_set_matrix+0x140>
 800bf7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bf80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bf84:	ee17 2a90 	vmov	r2, s15
 800bf88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf8a:	009b      	lsls	r3, r3, #2
 800bf8c:	3360      	adds	r3, #96	@ 0x60
 800bf8e:	443b      	add	r3, r7
 800bf90:	f843 2c50 	str.w	r2, [r3, #-80]
		for(i = 0; i < 9; ++i)
 800bf94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf96:	3301      	adds	r3, #1
 800bf98:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bf9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf9c:	2b08      	cmp	r3, #8
 800bf9e:	dde5      	ble.n	800bf6c <inv_icm20948_set_matrix+0x24>
		// Convert compass mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix_secondary_compass, compass_mq30);
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800bfa6:	f107 0210 	add.w	r2, r7, #16
 800bfaa:	4611      	mov	r1, r2
 800bfac:	4618      	mov	r0, r3
 800bfae:	f7ff ffaa 	bl	800bf06 <DmpDriver_convertion>
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800bfbe:	461a      	mov	r2, r3
 800bfc0:	68f8      	ldr	r0, [r7, #12]
 800bfc2:	f7f8 f993 	bl	80042ec <inv_icm20948_compass_dmp_cal>
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bfca:	4313      	orrs	r3, r2
 800bfcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bfce:	e055      	b.n	800c07c <inv_icm20948_set_matrix+0x134>
	} else if ((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) || 
 800bfd0:	79fb      	ldrb	r3, [r7, #7]
 800bfd2:	2b02      	cmp	r3, #2
 800bfd4:	d00b      	beq.n	800bfee <inv_icm20948_set_matrix+0xa6>
 800bfd6:	79fb      	ldrb	r3, [r7, #7]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d008      	beq.n	800bfee <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_ACCELEROMETER) || 
 800bfdc:	79fb      	ldrb	r3, [r7, #7]
 800bfde:	2b03      	cmp	r3, #3
 800bfe0:	d005      	beq.n	800bfee <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800bfe2:	79fb      	ldrb	r3, [r7, #7]
 800bfe4:	2b01      	cmp	r3, #1
 800bfe6:	d002      	beq.n	800bfee <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800bfe8:	79fb      	ldrb	r3, [r7, #7]
 800bfea:	2b05      	cmp	r3, #5
 800bfec:	d146      	bne.n	800c07c <inv_icm20948_set_matrix+0x134>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		for(i = 0; i < 9; ++i)
 800bfee:	2300      	movs	r3, #0
 800bff0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bff2:	e016      	b.n	800c022 <inv_icm20948_set_matrix+0xda>
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 800bff4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bff6:	009b      	lsls	r3, r3, #2
 800bff8:	68ba      	ldr	r2, [r7, #8]
 800bffa:	4413      	add	r3, r2
 800bffc:	edd3 7a00 	vldr	s15, [r3]
 800c000:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800c088 <inv_icm20948_set_matrix+0x140>
 800c004:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c008:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c00c:	ee17 2a90 	vmov	r2, s15
 800c010:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c012:	009b      	lsls	r3, r3, #2
 800c014:	3360      	adds	r3, #96	@ 0x60
 800c016:	443b      	add	r3, r7
 800c018:	f843 2c2c 	str.w	r2, [r3, #-44]
		for(i = 0; i < 9; ++i)
 800c01c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c01e:	3301      	adds	r3, #1
 800c020:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c022:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c024:	2b08      	cmp	r3, #8
 800c026:	dde5      	ble.n	800bff4 <inv_icm20948_set_matrix+0xac>
		// Convert mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix, mounting_mq30);
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800c02e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c032:	4611      	mov	r1, r2
 800c034:	4618      	mov	r0, r3
 800c036:	f7ff ff66 	bl	800bf06 <DmpDriver_convertion>
		/*Apply new matrix */
		inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800c040:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 800c08c <inv_icm20948_set_matrix+0x144>
 800c044:	4619      	mov	r1, r3
 800c046:	68f8      	ldr	r0, [r7, #12]
 800c048:	f7fb fe78 	bl	8007d3c <inv_icm20948_set_chip_to_body_axis_quaternion>
		//Update Dmp B2S according to new mmatrix in q30
		result |= dmp_icm20948_set_B2S_matrix(s, (int*)mounting_mq30);
 800c04c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800c050:	4619      	mov	r1, r3
 800c052:	68f8      	ldr	r0, [r7, #12]
 800c054:	f7fd fd3c 	bl	8009ad0 <dmp_icm20948_set_B2S_matrix>
 800c058:	4602      	mov	r2, r0
 800c05a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c05c:	4313      	orrs	r3, r2
 800c05e:	65fb      	str	r3, [r7, #92]	@ 0x5c
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800c06c:	461a      	mov	r2, r3
 800c06e:	68f8      	ldr	r0, [r7, #12]
 800c070:	f7f8 f93c 	bl	80042ec <inv_icm20948_compass_dmp_cal>
 800c074:	4602      	mov	r2, r0
 800c076:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c078:	4313      	orrs	r3, r2
 800c07a:	65fb      	str	r3, [r7, #92]	@ 0x5c
	}

	return result;
 800c07c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 800c07e:	4618      	mov	r0, r3
 800c080:	3760      	adds	r7, #96	@ 0x60
 800c082:	46bd      	mov	sp, r7
 800c084:	bd80      	pop	{r7, pc}
 800c086:	bf00      	nop
 800c088:	4e800000 	.word	0x4e800000
 800c08c:	00000000 	.word	0x00000000

0800c090 <inv_icm20948_initialize_auxiliary>:

int inv_icm20948_initialize_auxiliary(struct inv_icm20948 * s)
{
 800c090:	b580      	push	{r7, lr}
 800c092:	b082      	sub	sp, #8
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
	if (inv_icm20948_set_slave_compass_id(s, s->secondary_state.compass_slave_id) )
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c09e:	4619      	mov	r1, r3
 800c0a0:	6878      	ldr	r0, [r7, #4]
 800c0a2:	f7fa ffa6 	bl	8006ff2 <inv_icm20948_set_slave_compass_id>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d002      	beq.n	800c0b2 <inv_icm20948_initialize_auxiliary+0x22>
		return -1;
 800c0ac:	f04f 33ff 	mov.w	r3, #4294967295
 800c0b0:	e000      	b.n	800c0b4 <inv_icm20948_initialize_auxiliary+0x24>
	return 0;
 800c0b2:	2300      	movs	r3, #0
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	3708      	adds	r7, #8
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	bd80      	pop	{r7, pc}

0800c0bc <inv_icm20948_soft_reset>:

int inv_icm20948_soft_reset(struct inv_icm20948 * s)
{
 800c0bc:	b580      	push	{r7, lr}
 800c0be:	b084      	sub	sp, #16
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	6078      	str	r0, [r7, #4]
	//soft reset like
	int rc = inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);
 800c0c4:	2280      	movs	r2, #128	@ 0x80
 800c0c6:	2106      	movs	r1, #6
 800c0c8:	6878      	ldr	r0, [r7, #4]
 800c0ca:	f001 fee1 	bl	800de90 <inv_icm20948_write_single_mems_reg>
 800c0ce:	60f8      	str	r0, [r7, #12]
	// max start-up time is 100 msec
	inv_icm20948_sleep_us(100000);
 800c0d0:	4803      	ldr	r0, [pc, #12]	@ (800c0e0 <inv_icm20948_soft_reset+0x24>)
 800c0d2:	f7f5 ff31 	bl	8001f38 <inv_icm20948_sleep_us>
	return rc;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3710      	adds	r7, #16
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}
 800c0e0:	000186a0 	.word	0x000186a0

0800c0e4 <inv_icm20948_enable_sensor>:

int inv_icm20948_enable_sensor(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, inv_bool_t state)
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b086      	sub	sp, #24
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	60f8      	str	r0, [r7, #12]
 800c0ec:	460b      	mov	r3, r1
 800c0ee:	607a      	str	r2, [r7, #4]
 800c0f0:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 800c0f2:	7afb      	ldrb	r3, [r7, #11]
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f7ff faef 	bl	800b6d8 <sensor_type_2_android_sensor>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_ctrl_enable_sensor(s, androidSensor, state))
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	b2da      	uxtb	r2, r3
 800c102:	7dfb      	ldrb	r3, [r7, #23]
 800c104:	4619      	mov	r1, r3
 800c106:	68f8      	ldr	r0, [r7, #12]
 800c108:	f7f9 fd46 	bl	8005b98 <inv_icm20948_ctrl_enable_sensor>
 800c10c:	4603      	mov	r3, r0
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d002      	beq.n	800c118 <inv_icm20948_enable_sensor+0x34>
		return -1;
 800c112:	f04f 33ff 	mov.w	r3, #4294967295
 800c116:	e00e      	b.n	800c136 <inv_icm20948_enable_sensor+0x52>

	//In case we disable a sensor, we reset his timestamp
	if(state == 0)
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d10a      	bne.n	800c134 <inv_icm20948_enable_sensor+0x50>
		s->timestamp[sensor] = 0;
 800c11e:	7afb      	ldrb	r3, [r7, #11]
 800c120:	68fa      	ldr	r2, [r7, #12]
 800c122:	3359      	adds	r3, #89	@ 0x59
 800c124:	00db      	lsls	r3, r3, #3
 800c126:	18d1      	adds	r1, r2, r3
 800c128:	f04f 0200 	mov.w	r2, #0
 800c12c:	f04f 0300 	mov.w	r3, #0
 800c130:	e9c1 2300 	strd	r2, r3, [r1]

	return 0;
 800c134:	2300      	movs	r3, #0
}
 800c136:	4618      	mov	r0, r3
 800c138:	3718      	adds	r7, #24
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}

0800c13e <inv_icm20948_set_sensor_period>:

int inv_icm20948_set_sensor_period(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, uint32_t period)
{
 800c13e:	b5b0      	push	{r4, r5, r7, lr}
 800c140:	b086      	sub	sp, #24
 800c142:	af00      	add	r7, sp, #0
 800c144:	60f8      	str	r0, [r7, #12]
 800c146:	460b      	mov	r3, r1
 800c148:	607a      	str	r2, [r7, #4]
 800c14a:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 800c14c:	7afb      	ldrb	r3, [r7, #11]
 800c14e:	4618      	mov	r0, r3
 800c150:	f7ff fac2 	bl	800b6d8 <sensor_type_2_android_sensor>
 800c154:	4603      	mov	r3, r0
 800c156:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_set_odr(s, androidSensor, period))
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	b29a      	uxth	r2, r3
 800c15c:	7dfb      	ldrb	r3, [r7, #23]
 800c15e:	4619      	mov	r1, r3
 800c160:	68f8      	ldr	r0, [r7, #12]
 800c162:	f7f9 fa45 	bl	80055f0 <inv_icm20948_set_odr>
 800c166:	4603      	mov	r3, r0
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d002      	beq.n	800c172 <inv_icm20948_set_sensor_period+0x34>
		return -1;
 800c16c:	f04f 33ff 	mov.w	r3, #4294967295
 800c170:	e01a      	b.n	800c1a8 <inv_icm20948_set_sensor_period+0x6a>
	
	// reset timestamp value and save current odr
	s->timestamp[sensor] = 0;
 800c172:	7afb      	ldrb	r3, [r7, #11]
 800c174:	68fa      	ldr	r2, [r7, #12]
 800c176:	3359      	adds	r3, #89	@ 0x59
 800c178:	00db      	lsls	r3, r3, #3
 800c17a:	18d1      	adds	r1, r2, r3
 800c17c:	f04f 0200 	mov.w	r2, #0
 800c180:	f04f 0300 	mov.w	r3, #0
 800c184:	e9c1 2300 	strd	r2, r3, [r1]
	s->sensorlist[sensor].odr_us = period * 1000;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c18e:	fb03 f202 	mul.w	r2, r3, r2
 800c192:	7afb      	ldrb	r3, [r7, #11]
 800c194:	2100      	movs	r1, #0
 800c196:	4614      	mov	r4, r2
 800c198:	460d      	mov	r5, r1
 800c19a:	68fa      	ldr	r2, [r7, #12]
 800c19c:	3339      	adds	r3, #57	@ 0x39
 800c19e:	011b      	lsls	r3, r3, #4
 800c1a0:	4413      	add	r3, r2
 800c1a2:	e9c3 4500 	strd	r4, r5, [r3]
	return 0; 
 800c1a6:	2300      	movs	r3, #0
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	3718      	adds	r7, #24
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bdb0      	pop	{r4, r5, r7, pc}

0800c1b0 <inv_icm20948_enable_batch_timeout>:

int inv_icm20948_enable_batch_timeout(struct inv_icm20948 * s, unsigned short batchTimeoutMs)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b084      	sub	sp, #16
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	807b      	strh	r3, [r7, #2]
	int rc;
	/* Configure batch timeout */
	if (inv_icm20948_ctrl_set_batch_timeout_ms(s, batchTimeoutMs) == 0) {
 800c1bc:	887b      	ldrh	r3, [r7, #2]
 800c1be:	4619      	mov	r1, r3
 800c1c0:	6878      	ldr	r0, [r7, #4]
 800c1c2:	f7fa f991 	bl	80064e8 <inv_icm20948_ctrl_set_batch_timeout_ms>
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d109      	bne.n	800c1e0 <inv_icm20948_enable_batch_timeout+0x30>
		/* If configuration was succesful then we enable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 1)) != 0)
 800c1cc:	2101      	movs	r1, #1
 800c1ce:	6878      	ldr	r0, [r7, #4]
 800c1d0:	f7fa f935 	bl	800643e <inv_icm20948_ctrl_enable_batch>
 800c1d4:	60f8      	str	r0, [r7, #12]
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d00b      	beq.n	800c1f4 <inv_icm20948_enable_batch_timeout+0x44>
			return rc;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	e00a      	b.n	800c1f6 <inv_icm20948_enable_batch_timeout+0x46>
	} else {         
		/* Else we disable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 0)) != 0)
 800c1e0:	2100      	movs	r1, #0
 800c1e2:	6878      	ldr	r0, [r7, #4]
 800c1e4:	f7fa f92b 	bl	800643e <inv_icm20948_ctrl_enable_batch>
 800c1e8:	60f8      	str	r0, [r7, #12]
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d001      	beq.n	800c1f4 <inv_icm20948_enable_batch_timeout+0x44>
			return rc;                     
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	e000      	b.n	800c1f6 <inv_icm20948_enable_batch_timeout+0x46>
	}
	return 0;
 800c1f4:	2300      	movs	r3, #0
}
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	3710      	adds	r7, #16
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	bd80      	pop	{r7, pc}

0800c1fe <inv_icm20948_load>:

int inv_icm20948_load(struct inv_icm20948 * s, const uint8_t * image, unsigned short size)
{
 800c1fe:	b580      	push	{r7, lr}
 800c200:	b084      	sub	sp, #16
 800c202:	af00      	add	r7, sp, #0
 800c204:	60f8      	str	r0, [r7, #12]
 800c206:	60b9      	str	r1, [r7, #8]
 800c208:	4613      	mov	r3, r2
 800c20a:	80fb      	strh	r3, [r7, #6]
	return inv_icm20948_firmware_load(s, image, size, DMP_LOAD_START);
 800c20c:	88fa      	ldrh	r2, [r7, #6]
 800c20e:	2390      	movs	r3, #144	@ 0x90
 800c210:	68b9      	ldr	r1, [r7, #8]
 800c212:	68f8      	ldr	r0, [r7, #12]
 800c214:	f7fd fd37 	bl	8009c86 <inv_icm20948_firmware_load>
 800c218:	4603      	mov	r3, r0
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	3710      	adds	r7, #16
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}
	...

0800c224 <inv_icm20948_is_streamed_sensor>:

/** @brief Returns 1 if the sensor id is a streamed sensor and not an event-based sensor */
static int inv_icm20948_is_streamed_sensor(uint8_t id)
{
 800c224:	b480      	push	{r7}
 800c226:	b083      	sub	sp, #12
 800c228:	af00      	add	r7, sp, #0
 800c22a:	4603      	mov	r3, r0
 800c22c:	71fb      	strb	r3, [r7, #7]
	switch(id)
 800c22e:	79fb      	ldrb	r3, [r7, #7]
 800c230:	3b11      	subs	r3, #17
 800c232:	2b1e      	cmp	r3, #30
 800c234:	bf8c      	ite	hi
 800c236:	2201      	movhi	r2, #1
 800c238:	2200      	movls	r2, #0
 800c23a:	b2d2      	uxtb	r2, r2
 800c23c:	2a00      	cmp	r2, #0
 800c23e:	d10d      	bne.n	800c25c <inv_icm20948_is_streamed_sensor+0x38>
 800c240:	4a0a      	ldr	r2, [pc, #40]	@ (800c26c <inv_icm20948_is_streamed_sensor+0x48>)
 800c242:	fa22 f303 	lsr.w	r3, r2, r3
 800c246:	f003 0301 	and.w	r3, r3, #1
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	bf14      	ite	ne
 800c24e:	2301      	movne	r3, #1
 800c250:	2300      	moveq	r3, #0
 800c252:	b2db      	uxtb	r3, r3
 800c254:	2b00      	cmp	r3, #0
 800c256:	d001      	beq.n	800c25c <inv_icm20948_is_streamed_sensor+0x38>
	case ANDROID_SENSOR_FLIP_PICKUP :
	case ANDROID_SENSOR_B2S :
	case ANDROID_SENSOR_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION :
	case ANDROID_SENSOR_STEP_DETECTOR :
			return 0;
 800c258:	2300      	movs	r3, #0
 800c25a:	e000      	b.n	800c25e <inv_icm20948_is_streamed_sensor+0x3a>
	default :
			return 1;
 800c25c:	2301      	movs	r3, #1
	}
}
 800c25e:	4618      	mov	r0, r3
 800c260:	370c      	adds	r7, #12
 800c262:	46bd      	mov	sp, r7
 800c264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c268:	4770      	bx	lr
 800c26a:	bf00      	nop
 800c26c:	71000007 	.word	0x71000007

0800c270 <inv_icm20948_updateTs>:

/** @brief Preprocess all timestamps so that they either contain very last time at which MEMS IRQ was fired 
 * or last time sent for the sensor + ODR */
static uint8_t inv_icm20948_updateTs(struct inv_icm20948 * s, int * data_left_in_fifo, 
	unsigned short * total_sample_cnt, uint64_t * lastIrqTimeUs)
{
 800c270:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c274:	b0b0      	sub	sp, #192	@ 0xc0
 800c276:	af00      	add	r7, sp, #0
 800c278:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800c27a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c27c:	647a      	str	r2, [r7, #68]	@ 0x44
 800c27e:	643b      	str	r3, [r7, #64]	@ 0x40
	/** @brief Very last time in us at which IRQ was fired since flushing FIFO process was started */
	unsigned short sample_cnt_array[GENERAL_SENSORS_MAX] = {0};
 800c280:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800c284:	2366      	movs	r3, #102	@ 0x66
 800c286:	461a      	mov	r2, r3
 800c288:	2100      	movs	r1, #0
 800c28a:	f006 fadb 	bl	8012844 <memset>
	uint8_t i;
	
	if (inv_icm20948_fifo_swmirror(s, data_left_in_fifo, total_sample_cnt, sample_cnt_array)) {
 800c28e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c292:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c294:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800c296:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c298:	f7fe f936 	bl	800a508 <inv_icm20948_fifo_swmirror>
 800c29c:	4603      	mov	r3, r0
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d026      	beq.n	800c2f0 <inv_icm20948_updateTs+0x80>
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c2a8:	e01c      	b.n	800c2e4 <inv_icm20948_updateTs+0x74>
			if (inv_icm20948_is_streamed_sensor(i)) {
 800c2aa:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	f7ff ffb8 	bl	800c224 <inv_icm20948_is_streamed_sensor>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d00f      	beq.n	800c2da <inv_icm20948_updateTs+0x6a>
				s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800c2ba:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c2be:	4618      	mov	r0, r3
 800c2c0:	f7ff fa6e 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c2c4:	4603      	mov	r3, r0
 800c2c6:	4619      	mov	r1, r3
 800c2c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ce:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c2d0:	3159      	adds	r1, #89	@ 0x59
 800c2d2:	00c9      	lsls	r1, r1, #3
 800c2d4:	4401      	add	r1, r0
 800c2d6:	e9c1 2300 	strd	r2, r3, [r1]
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 800c2da:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c2de:	3301      	adds	r3, #1
 800c2e0:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c2e4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c2e8:	2b32      	cmp	r3, #50	@ 0x32
 800c2ea:	d9de      	bls.n	800c2aa <inv_icm20948_updateTs+0x3a>
			}
		}
		return -1;
 800c2ec:	23ff      	movs	r3, #255	@ 0xff
 800c2ee:	e160      	b.n	800c5b2 <inv_icm20948_updateTs+0x342>
	}
	// we parse all senosr according to android type
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c2f6:	e156      	b.n	800c5a6 <inv_icm20948_updateTs+0x336>
		if (inv_icm20948_is_streamed_sensor(i)) {
 800c2f8:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	f7ff ff91 	bl	800c224 <inv_icm20948_is_streamed_sensor>
 800c302:	4603      	mov	r3, r0
 800c304:	2b00      	cmp	r3, #0
 800c306:	f000 8138 	beq.w	800c57a <inv_icm20948_updateTs+0x30a>
			if (sample_cnt_array[i]) {
 800c30a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c30e:	005b      	lsls	r3, r3, #1
 800c310:	3380      	adds	r3, #128	@ 0x80
 800c312:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800c316:	4413      	add	r3, r2
 800c318:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	f000 813d 	beq.w	800c59c <inv_icm20948_updateTs+0x32c>
				/** Number of samples present in MEMS FIFO last time we mirrored it */
				unsigned short fifo_sample_cnt = sample_cnt_array[i];
 800c322:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c326:	005b      	lsls	r3, r3, #1
 800c328:	3380      	adds	r3, #128	@ 0x80
 800c32a:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800c32e:	4413      	add	r3, r2
 800c330:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 800c334:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc

				/** In case of first batch we have less than the expected number of samples in the batch */
				/** To avoid a bad timestamping we recompute the startup time based on the theorical ODR and the number of samples */
				if (s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)]) {
 800c338:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c33c:	4618      	mov	r0, r3
 800c33e:	f7ff fa2f 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c342:	4603      	mov	r3, r0
 800c344:	461a      	mov	r2, r3
 800c346:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c348:	4413      	add	r3, r2
 800c34a:	f893 3370 	ldrb.w	r3, [r3, #880]	@ 0x370
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d069      	beq.n	800c426 <inv_icm20948_updateTs+0x1b6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 800c352:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c354:	e9d3 4500 	ldrd	r4, r5, [r3]
 800c358:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c35c:	4618      	mov	r0, r3
 800c35e:	f7ff fa1f 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c362:	4603      	mov	r3, r0
 800c364:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c366:	3359      	adds	r3, #89	@ 0x59
 800c368:	00db      	lsls	r3, r3, #3
 800c36a:	4413      	add	r3, r2
 800c36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c370:	1aa1      	subs	r1, r4, r2
 800c372:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c374:	eb65 0303 	sbc.w	r3, r5, r3
 800c378:	63fb      	str	r3, [r7, #60]	@ 0x3c
																	- fifo_sample_cnt*s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 800c37a:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800c37e:	2200      	movs	r2, #0
 800c380:	633b      	str	r3, [r7, #48]	@ 0x30
 800c382:	637a      	str	r2, [r7, #52]	@ 0x34
 800c384:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c388:	4618      	mov	r0, r3
 800c38a:	f7ff fa09 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c38e:	4603      	mov	r3, r0
 800c390:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c392:	3339      	adds	r3, #57	@ 0x39
 800c394:	011b      	lsls	r3, r3, #4
 800c396:	4413      	add	r3, r2
 800c398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c39c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800c3a0:	4629      	mov	r1, r5
 800c3a2:	fb02 f001 	mul.w	r0, r2, r1
 800c3a6:	4621      	mov	r1, r4
 800c3a8:	fb01 f103 	mul.w	r1, r1, r3
 800c3ac:	4401      	add	r1, r0
 800c3ae:	4620      	mov	r0, r4
 800c3b0:	fba0 8902 	umull	r8, r9, r0, r2
 800c3b4:	eb01 0309 	add.w	r3, r1, r9
 800c3b8:	4699      	mov	r9, r3
 800c3ba:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c3be:	460b      	mov	r3, r1
 800c3c0:	ebb3 0308 	subs.w	r3, r3, r8
 800c3c4:	603b      	str	r3, [r7, #0]
 800c3c6:	4613      	mov	r3, r2
 800c3c8:	eb63 0309 	sbc.w	r3, r3, r9
 800c3cc:	607b      	str	r3, [r7, #4]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 800c3ce:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	f7ff f9e4 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	4619      	mov	r1, r3
 800c3dc:	460b      	mov	r3, r1
 800c3de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c3e0:	3359      	adds	r3, #89	@ 0x59
 800c3e2:	00db      	lsls	r3, r3, #3
 800c3e4:	4413      	add	r3, r2
 800c3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 800c3ee:	4620      	mov	r0, r4
 800c3f0:	1880      	adds	r0, r0, r2
 800c3f2:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c3f4:	4628      	mov	r0, r5
 800c3f6:	eb40 0303 	adc.w	r3, r0, r3
 800c3fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c3fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c3fe:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 800c402:	00db      	lsls	r3, r3, #3
 800c404:	4413      	add	r3, r2
 800c406:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c40a:	e9c3 1200 	strd	r1, r2, [r3]
					s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 800c40e:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c412:	4618      	mov	r0, r3
 800c414:	f7ff f9c4 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c418:	4603      	mov	r3, r0
 800c41a:	461a      	mov	r2, r3
 800c41c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c41e:	441a      	add	r2, r3
 800c420:	2300      	movs	r3, #0
 800c422:	f882 3370 	strb.w	r3, [r2, #880]	@ 0x370
				first time to be printed is t1+(t2-t1)/N
				- t1 is last time we sent data
				- t2 is when IRQ was fired so that we pop the FIFO
				- N is number of samples */
				
				if(s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] == 0) {
 800c426:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c42a:	4618      	mov	r0, r3
 800c42c:	f7ff f9b8 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c430:	4603      	mov	r3, r0
 800c432:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c434:	3359      	adds	r3, #89	@ 0x59
 800c436:	00db      	lsls	r3, r3, #3
 800c438:	4413      	add	r3, r2
 800c43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43e:	4313      	orrs	r3, r2
 800c440:	d169      	bne.n	800c516 <inv_icm20948_updateTs+0x2a6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800c442:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c446:	4618      	mov	r0, r3
 800c448:	f7ff f9aa 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c44c:	4603      	mov	r3, r0
 800c44e:	461c      	mov	r4, r3
 800c450:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c452:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c456:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c458:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 800c45c:	00db      	lsls	r3, r3, #3
 800c45e:	4413      	add	r3, r2
 800c460:	e9c3 0100 	strd	r0, r1, [r3]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] -= s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us*(fifo_sample_cnt);
 800c464:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c468:	4618      	mov	r0, r3
 800c46a:	f7ff f999 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c46e:	4603      	mov	r3, r0
 800c470:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c472:	3339      	adds	r3, #57	@ 0x39
 800c474:	011b      	lsls	r3, r3, #4
 800c476:	4413      	add	r3, r2
 800c478:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c47c:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800c480:	2200      	movs	r2, #0
 800c482:	623b      	str	r3, [r7, #32]
 800c484:	627a      	str	r2, [r7, #36]	@ 0x24
 800c486:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800c48a:	4623      	mov	r3, r4
 800c48c:	fb03 f201 	mul.w	r2, r3, r1
 800c490:	462b      	mov	r3, r5
 800c492:	fb00 f303 	mul.w	r3, r0, r3
 800c496:	4413      	add	r3, r2
 800c498:	4622      	mov	r2, r4
 800c49a:	fba0 ab02 	umull	sl, fp, r0, r2
 800c49e:	445b      	add	r3, fp
 800c4a0:	469b      	mov	fp, r3
 800c4a2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	f7ff f97a 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	4619      	mov	r1, r3
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c4b4:	3359      	adds	r3, #89	@ 0x59
 800c4b6:	00db      	lsls	r3, r3, #3
 800c4b8:	4413      	add	r3, r2
 800c4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4be:	ebb2 000a 	subs.w	r0, r2, sl
 800c4c2:	61b8      	str	r0, [r7, #24]
 800c4c4:	eb63 030b 	sbc.w	r3, r3, fp
 800c4c8:	61fb      	str	r3, [r7, #28]
 800c4ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c4cc:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 800c4d0:	00db      	lsls	r3, r3, #3
 800c4d2:	4413      	add	r3, r2
 800c4d4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c4d8:	e9c3 1200 	strd	r1, r2, [r3]
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 800c4dc:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	f7ff f95d 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	461d      	mov	r5, r3
 800c4ea:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	f7ff f956 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c4f4:	4603      	mov	r3, r0
 800c4f6:	461c      	mov	r4, r3
 800c4f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c4fa:	f105 0339 	add.w	r3, r5, #57	@ 0x39
 800c4fe:	011b      	lsls	r3, r3, #4
 800c500:	4413      	add	r3, r2
 800c502:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c506:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c508:	0123      	lsls	r3, r4, #4
 800c50a:	4413      	add	r3, r2
 800c50c:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 800c510:	e9c3 0100 	strd	r0, r1, [r3]
 800c514:	e042      	b.n	800c59c <inv_icm20948_updateTs+0x32c>
				}
				else {
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = (*lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)])/fifo_sample_cnt;
 800c516:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c518:	e9d3 4500 	ldrd	r4, r5, [r3]
 800c51c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c520:	4618      	mov	r0, r3
 800c522:	f7ff f93d 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c526:	4603      	mov	r3, r0
 800c528:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c52a:	3359      	adds	r3, #89	@ 0x59
 800c52c:	00db      	lsls	r3, r3, #3
 800c52e:	4413      	add	r3, r2
 800c530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c534:	1aa1      	subs	r1, r4, r2
 800c536:	6139      	str	r1, [r7, #16]
 800c538:	eb65 0303 	sbc.w	r3, r5, r3
 800c53c:	617b      	str	r3, [r7, #20]
 800c53e:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800c542:	2200      	movs	r2, #0
 800c544:	60bb      	str	r3, [r7, #8]
 800c546:	60fa      	str	r2, [r7, #12]
 800c548:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c54c:	4618      	mov	r0, r3
 800c54e:	f7ff f927 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c552:	4603      	mov	r3, r0
 800c554:	461c      	mov	r4, r3
 800c556:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c55a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c55e:	f7f4 fb43 	bl	8000be8 <__aeabi_uldivmod>
 800c562:	4602      	mov	r2, r0
 800c564:	460b      	mov	r3, r1
 800c566:	4610      	mov	r0, r2
 800c568:	4619      	mov	r1, r3
 800c56a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c56c:	0123      	lsls	r3, r4, #4
 800c56e:	4413      	add	r3, r2
 800c570:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 800c574:	e9c3 0100 	strd	r0, r1, [r3]
 800c578:	e010      	b.n	800c59c <inv_icm20948_updateTs+0x32c>
				}
			}
		} else {
			/** update timestamp for all event sensors with time at which MEMS IRQ was fired */
			s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800c57a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c57e:	4618      	mov	r0, r3
 800c580:	f7ff f90e 	bl	800b7a0 <inv_icm20948_sensor_android_2_sensor_type>
 800c584:	4603      	mov	r3, r0
 800c586:	461c      	mov	r4, r3
 800c588:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c58a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c58e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c590:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 800c594:	00db      	lsls	r3, r3, #3
 800c596:	4413      	add	r3, r2
 800c598:	e9c3 0100 	strd	r0, r1, [r3]
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 800c59c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c5a0:	3301      	adds	r3, #1
 800c5a2:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800c5a6:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800c5aa:	2b32      	cmp	r3, #50	@ 0x32
 800c5ac:	f67f aea4 	bls.w	800c2f8 <inv_icm20948_updateTs+0x88>
		}
	}
	
	return 0;
 800c5b0:	2300      	movs	r3, #0
}
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	37c0      	adds	r7, #192	@ 0xc0
 800c5b6:	46bd      	mov	sp, r7
 800c5b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c5bc <inv_icm20948_poll_sensor>:

int inv_icm20948_poll_sensor(struct inv_icm20948 * s, void * context,
		void (*handler)(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp, const void * data, const void *arg))
{
 800c5bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c5c0:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800c5c4:	af02      	add	r7, sp, #8
 800c5c6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c5ca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c5ce:	6018      	str	r0, [r3, #0]
 800c5d0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c5d4:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 800c5d8:	6019      	str	r1, [r3, #0]
 800c5da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c5de:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800c5e2:	601a      	str	r2, [r3, #0]
	short int_read_back=0;
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	f8a7 3266 	strh.w	r3, [r7, #614]	@ 0x266
	unsigned short header=0, header2 = 0; 
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	f8a7 3264 	strh.w	r3, [r7, #612]	@ 0x264
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	f8a7 3262 	strh.w	r3, [r7, #610]	@ 0x262
	int data_left_in_fifo=0;
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	short short_data[3] = {0};
 800c5fc:	f507 7215 	add.w	r2, r7, #596	@ 0x254
 800c600:	2300      	movs	r3, #0
 800c602:	6013      	str	r3, [r2, #0]
 800c604:	8093      	strh	r3, [r2, #4]
	signed long  long_data[3] = {0};
 800c606:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 800c60a:	2300      	movs	r3, #0
 800c60c:	6013      	str	r3, [r2, #0]
 800c60e:	6053      	str	r3, [r2, #4]
 800c610:	6093      	str	r3, [r2, #8]
	signed long  long_quat[3] = {0};
 800c612:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800c616:	2300      	movs	r3, #0
 800c618:	6013      	str	r3, [r2, #0]
 800c61a:	6053      	str	r3, [r2, #4]
 800c61c:	6093      	str	r3, [r2, #8]
	float gyro_raw_float[3];
	float gyro_bias_float[3];
	int gyro_accuracy = 0;
 800c61e:	2300      	movs	r3, #0
 800c620:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
	int dummy_accuracy = 0;
 800c624:	2300      	movs	r3, #0
 800c626:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
	int accel_accuracy = 0;
 800c62a:	2300      	movs	r3, #0
 800c62c:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
	int compass_accuracy = 0;
 800c630:	2300      	movs	r3, #0
 800c632:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
	float rv_accuracy = 0;
 800c636:	f04f 0300 	mov.w	r3, #0
 800c63a:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
	float gmrv_accuracy = 0;
 800c63e:	f04f 0300 	mov.w	r3, #0
 800c642:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	float accel_float[3];
	float grv_float[4];
	float gyro_float[3];
	float compass_float[3] = {0};
 800c646:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 800c64a:	2300      	movs	r3, #0
 800c64c:	6013      	str	r3, [r2, #0]
 800c64e:	6053      	str	r3, [r2, #4]
 800c650:	6093      	str	r3, [r2, #8]
	float compass_raw_float[3];
	float rv_float[4];
	float gmrv_float[4];
	uint16_t pickup_state = 0;
 800c652:	2300      	movs	r3, #0
 800c654:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
	uint64_t lastIrqTimeUs;
	
	inv_icm20948_identify_interrupt(s, &int_read_back);
 800c658:	f207 2266 	addw	r2, r7, #614	@ 0x266
 800c65c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c660:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c664:	4611      	mov	r1, r2
 800c666:	6818      	ldr	r0, [r3, #0]
 800c668:	f7fd fbd5 	bl	8009e16 <inv_icm20948_identify_interrupt>
	
	if (int_read_back & (BIT_MSG_DMP_INT | BIT_MSG_DMP_INT_0)) {
 800c66c:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800c670:	b29b      	uxth	r3, r3
 800c672:	f403 7381 	and.w	r3, r3, #258	@ 0x102
 800c676:	2b00      	cmp	r3, #0
 800c678:	f001 825f 	beq.w	800db3a <inv_icm20948_poll_sensor+0x157e>
		lastIrqTimeUs = inv_icm20948_get_time_us();
 800c67c:	f7f5 fc68 	bl	8001f50 <inv_icm20948_get_time_us>
 800c680:	4602      	mov	r2, r0
 800c682:	460b      	mov	r3, r1
 800c684:	e9c7 2368 	strd	r2, r3, [r7, #416]	@ 0x1a0
		do {
			unsigned short total_sample_cnt = 0;
 800c688:	2300      	movs	r3, #0
 800c68a:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e

			/* Mirror FIFO contents and stop processing FIFO if an error was detected*/
			if(inv_icm20948_updateTs(s, &data_left_in_fifo, &total_sample_cnt, &lastIrqTimeUs))
 800c68e:	f507 74d0 	add.w	r4, r7, #416	@ 0x1a0
 800c692:	f507 72cf 	add.w	r2, r7, #414	@ 0x19e
 800c696:	f507 7117 	add.w	r1, r7, #604	@ 0x25c
 800c69a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c69e:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 800c6a2:	4623      	mov	r3, r4
 800c6a4:	6800      	ldr	r0, [r0, #0]
 800c6a6:	f7ff fde3 	bl	800c270 <inv_icm20948_updateTs>
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	f041 81d4 	bne.w	800da5a <inv_icm20948_poll_sensor+0x149e>
				break;
			while(total_sample_cnt--) {
 800c6b2:	f001 b9c1 	b.w	800da38 <inv_icm20948_poll_sensor+0x147c>
				/* Read FIFO contents and parse it, and stop processing FIFO if an error was detected*/
				if (inv_icm20948_fifo_pop(s, &header, &header2, &data_left_in_fifo))
 800c6b6:	f507 7417 	add.w	r4, r7, #604	@ 0x25c
 800c6ba:	f207 2262 	addw	r2, r7, #610	@ 0x262
 800c6be:	f507 7119 	add.w	r1, r7, #612	@ 0x264
 800c6c2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c6c6:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 800c6ca:	4623      	mov	r3, r4
 800c6cc:	6800      	ldr	r0, [r0, #0]
 800c6ce:	f7fd ff5f 	bl	800a590 <inv_icm20948_fifo_pop>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	f041 81b9 	bne.w	800da4c <inv_icm20948_poll_sensor+0x1490>
					break;
				
				/* Gyro sample available from DMP FIFO */
				if (header & GYRO_SET) {
 800c6da:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800c6de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	f000 81f8 	beq.w	800cad8 <inv_icm20948_poll_sensor+0x51c>
					float lScaleDeg = (1 << inv_icm20948_get_gyro_fullscale(s)) * 250.f ;// From raw to dps to degree per seconds
 800c6e8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c6ec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c6f0:	6818      	ldr	r0, [r3, #0]
 800c6f2:	f7fa fe24 	bl	800733e <inv_icm20948_get_gyro_fullscale>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	461a      	mov	r2, r3
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	4093      	lsls	r3, r2
 800c6fe:	ee07 3a90 	vmov	s15, r3
 800c702:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c706:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 800c9d0 <inv_icm20948_poll_sensor+0x414>
 800c70a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c70e:	edc7 7a9d 	vstr	s15, [r7, #628]	@ 0x274
					signed long  lRawGyroQ15[3] = {0};
 800c712:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 800c716:	2300      	movs	r3, #0
 800c718:	6013      	str	r3, [r2, #0]
 800c71a:	6053      	str	r3, [r2, #4]
 800c71c:	6093      	str	r3, [r2, #8]
					signed long  lBiasGyroQ20[3] = {0};
 800c71e:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 800c722:	2300      	movs	r3, #0
 800c724:	6013      	str	r3, [r2, #0]
 800c726:	6053      	str	r3, [r2, #4]
 800c728:	6093      	str	r3, [r2, #8]

					/* Read raw gyro out of DMP FIFO and convert it from Q15 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_raw_gyro(short_data);  
 800c72a:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 800c72e:	4618      	mov	r0, r3
 800c730:	f7fe f9b4 	bl	800aa9c <inv_icm20948_dmp_get_raw_gyro>
					lRawGyroQ15[0] = (long) short_data[0];
 800c734:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 800c738:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
					lRawGyroQ15[1] = (long) short_data[1];
 800c73c:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 800c740:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
					lRawGyroQ15[2] = (long) short_data[2];
 800c744:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 800c748:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
					inv_icm20948_convert_dmp3_to_body(s, lRawGyroQ15, lScaleDeg/(1L<<15), gyro_raw_float);
 800c74c:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800c750:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 800c9d4 <inv_icm20948_poll_sensor+0x418>
 800c754:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800c758:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 800c75c:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800c760:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c764:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c768:	eeb0 0a47 	vmov.f32	s0, s14
 800c76c:	6818      	ldr	r0, [r3, #0]
 800c76e:	f7fb fb71 	bl	8007e54 <inv_icm20948_convert_dmp3_to_body>
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_RAW_GYROSCOPE)) {
 800c772:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c776:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c77a:	212b      	movs	r1, #43	@ 0x2b
 800c77c:	6818      	ldr	r0, [r3, #0]
 800c77e:	f7f8 f980 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800c782:	4603      	mov	r3, r0
 800c784:	2b00      	cmp	r3, #0
 800c786:	d04f      	beq.n	800c828 <inv_icm20948_poll_sensor+0x26c>
 800c788:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c78c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c790:	212b      	movs	r1, #43	@ 0x2b
 800c792:	6818      	ldr	r0, [r3, #0]
 800c794:	f7ff f89e 	bl	800b8d4 <skip_sensor>
 800c798:	4603      	mov	r3, r0
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d144      	bne.n	800c828 <inv_icm20948_poll_sensor+0x26c>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, lRawGyroQ15, out);
 800c79e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c7a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 800c7ac:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 800c7b0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c7b4:	4619      	mov	r1, r3
 800c7b6:	f7fb f9ac 	bl	8007b12 <inv_icm20948_convert_quat_rotate_fxp>
						s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_RAW_GYROSCOPE].odr_applied_us;
 800c7ba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c7be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 800c7c8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c7cc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	e9d3 23ee 	ldrd	r2, r3, [r3, #952]	@ 0x3b8
 800c7d6:	1884      	adds	r4, r0, r2
 800c7d8:	66bc      	str	r4, [r7, #104]	@ 0x68
 800c7da:	eb41 0303 	adc.w	r3, r1, r3
 800c7de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c7e0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c7e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c7ee:	e9c3 12b8 	strd	r1, r2, [r3, #736]	@ 0x2e0
						handler(context, INV_ICM20948_SENSOR_RAW_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE], out, &dummy_accuracy);
 800c7f2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c7f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 800c800:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c804:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800c808:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c80c:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800c810:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800c814:	9301      	str	r3, [sp, #4]
 800c816:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800c81a:	9300      	str	r3, [sp, #0]
 800c81c:	6814      	ldr	r4, [r2, #0]
 800c81e:	4602      	mov	r2, r0
 800c820:	460b      	mov	r3, r1
 800c822:	2103      	movs	r1, #3
 800c824:	6828      	ldr	r0, [r5, #0]
 800c826:	47a0      	blx	r4
					}
					/* Read bias gyro out of DMP FIFO and convert it from Q20 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_gyro_bias(short_data);
 800c828:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 800c82c:	4618      	mov	r0, r3
 800c82e:	f7fe f959 	bl	800aae4 <inv_icm20948_dmp_get_gyro_bias>
					lBiasGyroQ20[0] = (long) short_data[0];
 800c832:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 800c836:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
					lBiasGyroQ20[1] = (long) short_data[1];
 800c83a:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 800c83e:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
					lBiasGyroQ20[2] = (long) short_data[2];
 800c842:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 800c846:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
					inv_icm20948_convert_dmp3_to_body(s, lBiasGyroQ20, lScaleDeg/(1L<<20), gyro_bias_float);
 800c84a:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800c84e:	eddf 6a62 	vldr	s13, [pc, #392]	@ 800c9d8 <inv_icm20948_poll_sensor+0x41c>
 800c852:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800c856:	f507 7209 	add.w	r2, r7, #548	@ 0x224
 800c85a:	f507 71c2 	add.w	r1, r7, #388	@ 0x184
 800c85e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c862:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c866:	eeb0 0a47 	vmov.f32	s0, s14
 800c86a:	6818      	ldr	r0, [r3, #0]
 800c86c:	f7fb faf2 	bl	8007e54 <inv_icm20948_convert_dmp3_to_body>
					
					/* Extract accuracy and calibrated gyro data based on raw/bias data if calibrated gyro sensor is enabled */
					gyro_accuracy = inv_icm20948_get_gyro_accuracy();
 800c870:	f7fe fa4c 	bl	800ad0c <inv_icm20948_get_gyro_accuracy>
 800c874:	f8c7 0278 	str.w	r0, [r7, #632]	@ 0x278
					/* If accuracy has changed previously we update the new accuracy the same time as bias*/
					if(s->set_accuracy){
 800c878:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c87c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	f9b3 34f2 	ldrsh.w	r3, [r3, #1266]	@ 0x4f2
 800c886:	2b00      	cmp	r3, #0
 800c888:	d010      	beq.n	800c8ac <inv_icm20948_poll_sensor+0x2f0>
						s->set_accuracy = 0;
 800c88a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c88e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c892:	681a      	ldr	r2, [r3, #0]
 800c894:	2300      	movs	r3, #0
 800c896:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
						s->new_accuracy = gyro_accuracy;
 800c89a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c89e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c8a2:	681a      	ldr	r2, [r3, #0]
 800c8a4:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 800c8a8:	f8c2 34f4 	str.w	r3, [r2, #1268]	@ 0x4f4
					}
					/* gyro accuracy has changed, we will notify it the next time*/
					if(gyro_accuracy != s->new_accuracy){
 800c8ac:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c8b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	@ 0x4f4
 800c8ba:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 800c8be:	4293      	cmp	r3, r2
 800c8c0:	d007      	beq.n	800c8d2 <inv_icm20948_poll_sensor+0x316>
						s->set_accuracy = 1;
 800c8c2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c8c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c8ca:	681a      	ldr	r2, [r3, #0]
 800c8cc:	2301      	movs	r3, #1
 800c8ce:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE)) {
 800c8d2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c8d6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c8da:	2104      	movs	r1, #4
 800c8dc:	6818      	ldr	r0, [r3, #0]
 800c8de:	f7f8 f8d0 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d07b      	beq.n	800c9e0 <inv_icm20948_poll_sensor+0x424>
 800c8e8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c8ec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c8f0:	2104      	movs	r1, #4
 800c8f2:	6818      	ldr	r0, [r3, #0]
 800c8f4:	f7fe ffee 	bl	800b8d4 <skip_sensor>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d170      	bne.n	800c9e0 <inv_icm20948_poll_sensor+0x424>
						// shift to Q20 to do all calibrated gyrometer operations in Q20
						lRawGyroQ15[0] <<= 5;
 800c8fe:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800c902:	015b      	lsls	r3, r3, #5
 800c904:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
						lRawGyroQ15[1] <<= 5;
 800c908:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800c90c:	015b      	lsls	r3, r3, #5
 800c90e:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
						lRawGyroQ15[2] <<= 5;
 800c912:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800c916:	015b      	lsls	r3, r3, #5
 800c918:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
						/* Compute calibrated gyro data based on raw and bias gyro data and convert it from Q20 raw data format to radian per seconds in Android format */
						inv_icm20948_dmp_get_calibrated_gyro(long_data, lRawGyroQ15, lBiasGyroQ20);
 800c91c:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 800c920:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800c924:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800c928:	4618      	mov	r0, r3
 800c92a:	f7fe f8f1 	bl	800ab10 <inv_icm20948_dmp_get_calibrated_gyro>
						inv_icm20948_convert_dmp3_to_body(s, long_data, lScaleDeg/(1L<<20), gyro_float);
 800c92e:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800c932:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800c9d8 <inv_icm20948_poll_sensor+0x41c>
 800c936:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800c93a:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 800c93e:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800c942:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c946:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c94a:	eeb0 0a47 	vmov.f32	s0, s14
 800c94e:	6818      	ldr	r0, [r3, #0]
 800c950:	f7fb fa80 	bl	8007e54 <inv_icm20948_convert_dmp3_to_body>
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE].odr_applied_us;
 800c954:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c958:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	e9d3 01b4 	ldrd	r0, r1, [r3, #720]	@ 0x2d0
 800c962:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c966:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	e9d3 23e6 	ldrd	r2, r3, [r3, #920]	@ 0x398
 800c970:	1884      	adds	r4, r0, r2
 800c972:	663c      	str	r4, [r7, #96]	@ 0x60
 800c974:	eb41 0303 	adc.w	r3, r1, r3
 800c978:	667b      	str	r3, [r7, #100]	@ 0x64
 800c97a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c97e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c988:	e9c3 12b4 	strd	r1, r2, [r3, #720]	@ 0x2d0
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE], gyro_float, &s->new_accuracy);
 800c98c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c990:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	e9d3 89b4 	ldrd	r8, r9, [r3, #720]	@ 0x2d0
 800c99a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c99e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 800c9a8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c9ac:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 800c9b0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c9b4:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800c9b8:	9101      	str	r1, [sp, #4]
 800c9ba:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800c9be:	9300      	str	r3, [sp, #0]
 800c9c0:	6814      	ldr	r4, [r2, #0]
 800c9c2:	4642      	mov	r2, r8
 800c9c4:	464b      	mov	r3, r9
 800c9c6:	2101      	movs	r1, #1
 800c9c8:	6800      	ldr	r0, [r0, #0]
 800c9ca:	47a0      	blx	r4
 800c9cc:	e008      	b.n	800c9e0 <inv_icm20948_poll_sensor+0x424>
 800c9ce:	bf00      	nop
 800c9d0:	437a0000 	.word	0x437a0000
 800c9d4:	47000000 	.word	0x47000000
 800c9d8:	49800000 	.word	0x49800000
 800c9dc:	4e800000 	.word	0x4e800000
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)  && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)) {
 800c9e0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c9e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c9e8:	2110      	movs	r1, #16
 800c9ea:	6818      	ldr	r0, [r3, #0]
 800c9ec:	f7f8 f849 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d070      	beq.n	800cad8 <inv_icm20948_poll_sensor+0x51c>
 800c9f6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800c9fa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800c9fe:	2110      	movs	r1, #16
 800ca00:	6818      	ldr	r0, [r3, #0]
 800ca02:	f7fe ff67 	bl	800b8d4 <skip_sensor>
 800ca06:	4603      	mov	r3, r0
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d165      	bne.n	800cad8 <inv_icm20948_poll_sensor+0x51c>
						float raw_bias_gyr[6];
						raw_bias_gyr[0] = gyro_raw_float[0];
 800ca0c:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 800ca10:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca14:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800ca18:	601a      	str	r2, [r3, #0]
						raw_bias_gyr[1] = gyro_raw_float[1];
 800ca1a:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 800ca1e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca22:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800ca26:	605a      	str	r2, [r3, #4]
						raw_bias_gyr[2] = gyro_raw_float[2];
 800ca28:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800ca2c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca30:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800ca34:	609a      	str	r2, [r3, #8]
						raw_bias_gyr[3] = gyro_bias_float[0];
 800ca36:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 800ca3a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca3e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800ca42:	60da      	str	r2, [r3, #12]
						raw_bias_gyr[4] = gyro_bias_float[1];
 800ca44:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 800ca48:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca4c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800ca50:	611a      	str	r2, [r3, #16]
						raw_bias_gyr[5] = gyro_bias_float[2];
 800ca52:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 800ca56:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca5a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800ca5e:	615a      	str	r2, [r3, #20]
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED].odr_applied_us;
 800ca60:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	e9d3 01bc 	ldrd	r0, r1, [r3, #752]	@ 0x2f0
 800ca6e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca72:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	e9d3 23f6 	ldrd	r2, r3, [r3, #984]	@ 0x3d8
 800ca7c:	1884      	adds	r4, r0, r2
 800ca7e:	65bc      	str	r4, [r7, #88]	@ 0x58
 800ca80:	eb41 0303 	adc.w	r3, r1, r3
 800ca84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ca86:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca8a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800ca94:	e9c3 12bc 	strd	r1, r2, [r3, #752]	@ 0x2f0
						/* send raw float and bias for uncal gyr*/
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED], raw_bias_gyr, &s->new_accuracy);
 800ca98:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ca9c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	e9d3 89bc 	ldrd	r8, r9, [r3, #752]	@ 0x2f0
 800caa6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800caaa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 800cab4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cab8:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 800cabc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cac0:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cac4:	9101      	str	r1, [sp, #4]
 800cac6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800caca:	9300      	str	r3, [sp, #0]
 800cacc:	6814      	ldr	r4, [r2, #0]
 800cace:	4642      	mov	r2, r8
 800cad0:	464b      	mov	r3, r9
 800cad2:	2105      	movs	r1, #5
 800cad4:	6800      	ldr	r0, [r0, #0]
 800cad6:	47a0      	blx	r4
					}
				}
				/* Calibrated accel sample available from DMP FIFO */
				if (header & ACCEL_SET) {
 800cad8:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800cadc:	b21b      	sxth	r3, r3
 800cade:	2b00      	cmp	r3, #0
 800cae0:	f280 810d 	bge.w	800ccfe <inv_icm20948_poll_sensor+0x742>
					float scale;
					/* Read calibrated accel out of DMP FIFO and convert it from Q25 raw data format to m/s in Android format */
					inv_icm20948_dmp_get_accel(long_data);
 800cae4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cae8:	4618      	mov	r0, r3
 800caea:	f7fd ffc1 	bl	800aa70 <inv_icm20948_dmp_get_accel>

					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_RAW_ACCELEROMETER)) {
 800caee:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800caf2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800caf6:	212a      	movs	r1, #42	@ 0x2a
 800caf8:	6818      	ldr	r0, [r3, #0]
 800cafa:	f7f7 ffc2 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800cafe:	4603      	mov	r3, r0
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d070      	beq.n	800cbe6 <inv_icm20948_poll_sensor+0x62a>
 800cb04:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb08:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb0c:	212a      	movs	r1, #42	@ 0x2a
 800cb0e:	6818      	ldr	r0, [r3, #0]
 800cb10:	f7fe fee0 	bl	800b8d4 <skip_sensor>
 800cb14:	4603      	mov	r3, r0
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d165      	bne.n	800cbe6 <inv_icm20948_poll_sensor+0x62a>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, long_data, out);
 800cb1a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb1e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 800cb28:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 800cb2c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cb30:	4619      	mov	r1, r3
 800cb32:	f7fa ffee 	bl	8007b12 <inv_icm20948_convert_quat_rotate_fxp>
						/* convert to raw data format to Q12/Q11/Q10/Q9 depending on full scale applied,
						so that it fits on 16bits so that it can go through any protocol, even the one which have raw data on 16b */
						out[0] = out[0] >> 15;
 800cb36:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	13da      	asrs	r2, r3, #15
 800cb42:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb46:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cb4a:	601a      	str	r2, [r3, #0]
						out[1] = out[1] >> 15;
 800cb4c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb50:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cb54:	685b      	ldr	r3, [r3, #4]
 800cb56:	13da      	asrs	r2, r3, #15
 800cb58:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb5c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cb60:	605a      	str	r2, [r3, #4]
						out[2] = out[2] >> 15;
 800cb62:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb66:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cb6a:	689b      	ldr	r3, [r3, #8]
 800cb6c:	13da      	asrs	r2, r3, #15
 800cb6e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb72:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800cb76:	609a      	str	r2, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_RAW_ACCELEROMETER].odr_applied_us;
 800cb78:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb7c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 800cb86:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cb8a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	e9d3 23ea 	ldrd	r2, r3, [r3, #936]	@ 0x3a8
 800cb94:	1884      	adds	r4, r0, r2
 800cb96:	653c      	str	r4, [r7, #80]	@ 0x50
 800cb98:	eb41 0303 	adc.w	r3, r1, r3
 800cb9c:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb9e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cba2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800cbac:	e9c3 12b6 	strd	r1, r2, [r3, #728]	@ 0x2d8
						handler(context, INV_ICM20948_SENSOR_RAW_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER], out, &dummy_accuracy);
 800cbb0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cbb4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 800cbbe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cbc2:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800cbc6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cbca:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cbce:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800cbd2:	9301      	str	r3, [sp, #4]
 800cbd4:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 800cbd8:	9300      	str	r3, [sp, #0]
 800cbda:	6814      	ldr	r4, [r2, #0]
 800cbdc:	4602      	mov	r2, r0
 800cbde:	460b      	mov	r3, r1
 800cbe0:	2102      	movs	r1, #2
 800cbe2:	6828      	ldr	r0, [r5, #0]
 800cbe4:	47a0      	blx	r4
					}
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 800cbe6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cbea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cbee:	2101      	movs	r1, #1
 800cbf0:	6818      	ldr	r0, [r3, #0]
 800cbf2:	f7f7 ff46 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d00a      	beq.n	800cc12 <inv_icm20948_poll_sensor+0x656>
 800cbfc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc00:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc04:	2101      	movs	r1, #1
 800cc06:	6818      	ldr	r0, [r3, #0]
 800cc08:	f7fe fe64 	bl	800b8d4 <skip_sensor>
 800cc0c:	4603      	mov	r3, r0
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d00a      	beq.n	800cc28 <inv_icm20948_poll_sensor+0x66c>
					   (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION))) {
 800cc12:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc16:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc1a:	210a      	movs	r1, #10
 800cc1c:	6818      	ldr	r0, [r3, #0]
 800cc1e:	f7f7 ff30 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800cc22:	4603      	mov	r3, r0
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d06a      	beq.n	800ccfe <inv_icm20948_poll_sensor+0x742>
						accel_accuracy = inv_icm20948_get_accel_accuracy();
 800cc28:	f7fe f864 	bl	800acf4 <inv_icm20948_get_accel_accuracy>
 800cc2c:	4603      	mov	r3, r0
 800cc2e:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
						scale = (1 << inv_icm20948_get_accel_fullscale(s)) * 2.f / (1L<<30); // Convert from raw units to g's
 800cc32:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc36:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc3a:	6818      	ldr	r0, [r3, #0]
 800cc3c:	f7fa fc84 	bl	8007548 <inv_icm20948_get_accel_fullscale>
 800cc40:	4603      	mov	r3, r0
 800cc42:	461a      	mov	r2, r3
 800cc44:	2301      	movs	r3, #1
 800cc46:	4093      	lsls	r3, r2
 800cc48:	ee07 3a90 	vmov	s15, r3
 800cc4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc50:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800cc54:	ed5f 6a9f 	vldr	s13, [pc, #-636]	@ 800c9dc <inv_icm20948_poll_sensor+0x420>
 800cc58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cc5c:	edc7 7a9c 	vstr	s15, [r7, #624]	@ 0x270

						inv_icm20948_convert_dmp3_to_body(s, long_data, scale, accel_float);
 800cc60:	f507 7201 	add.w	r2, r7, #516	@ 0x204
 800cc64:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800cc68:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc6c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc70:	ed97 0a9c 	vldr	s0, [r7, #624]	@ 0x270
 800cc74:	6818      	ldr	r0, [r3, #0]
 800cc76:	f7fb f8ed 	bl	8007e54 <inv_icm20948_convert_dmp3_to_body>

						if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER)) {
 800cc7a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc7e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc82:	2101      	movs	r1, #1
 800cc84:	6818      	ldr	r0, [r3, #0]
 800cc86:	f7f7 fefc 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d036      	beq.n	800ccfe <inv_icm20948_poll_sensor+0x742>
							s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_ACCELEROMETER].odr_applied_us;
 800cc90:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cc94:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 800cc9e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cca2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	e9d3 23e2 	ldrd	r2, r3, [r3, #904]	@ 0x388
 800ccac:	1884      	adds	r4, r0, r2
 800ccae:	64bc      	str	r4, [r7, #72]	@ 0x48
 800ccb0:	eb41 0303 	adc.w	r3, r1, r3
 800ccb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ccb6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ccba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800ccc4:	e9c3 12b2 	strd	r1, r2, [r3, #712]	@ 0x2c8
							handler(context, INV_ICM20948_SENSOR_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER], accel_float, &accel_accuracy);
 800ccc8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cccc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 800ccd6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ccda:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800ccde:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cce2:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cce6:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800ccea:	9301      	str	r3, [sp, #4]
 800ccec:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 800ccf0:	9300      	str	r3, [sp, #0]
 800ccf2:	6814      	ldr	r4, [r2, #0]
 800ccf4:	4602      	mov	r2, r0
 800ccf6:	460b      	mov	r3, r1
 800ccf8:	2100      	movs	r1, #0
 800ccfa:	6828      	ldr	r0, [r5, #0]
 800ccfc:	47a0      	blx	r4
						}
					}
				}
				/* Calibrated compass sample available from DMP FIFO */
				if (header & CPASS_CALIBR_SET) {
 800ccfe:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800cd02:	f003 0320 	and.w	r3, r3, #32
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d069      	beq.n	800cdde <inv_icm20948_poll_sensor+0x822>
					float scale;
					
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_calibrated_compass(long_data);
 800cd0a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cd0e:	4618      	mov	r0, r3
 800cd10:	f7fd ff90 	bl	800ac34 <inv_icm20948_dmp_get_calibrated_compass>

					compass_accuracy = inv_icm20948_get_mag_accuracy();
 800cd14:	f7fe f806 	bl	800ad24 <inv_icm20948_get_mag_accuracy>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
					scale = DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800cd1e:	f04f 535e 	mov.w	r3, #931135488	@ 0x37800000
 800cd22:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
					inv_icm20948_convert_dmp3_to_body(s, long_data, scale, compass_float);
 800cd26:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 800cd2a:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800cd2e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd32:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd36:	ed97 0a9b 	vldr	s0, [r7, #620]	@ 0x26c
 800cd3a:	6818      	ldr	r0, [r3, #0]
 800cd3c:	f7fb f88a 	bl	8007e54 <inv_icm20948_convert_dmp3_to_body>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD)) {
 800cd40:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd48:	2102      	movs	r1, #2
 800cd4a:	6818      	ldr	r0, [r3, #0]
 800cd4c:	f7f7 fe99 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800cd50:	4603      	mov	r3, r0
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d043      	beq.n	800cdde <inv_icm20948_poll_sensor+0x822>
 800cd56:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd5a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd5e:	2102      	movs	r1, #2
 800cd60:	6818      	ldr	r0, [r3, #0]
 800cd62:	f7fe fdb7 	bl	800b8d4 <skip_sensor>
 800cd66:	4603      	mov	r3, r0
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d138      	bne.n	800cdde <inv_icm20948_poll_sensor+0x822>
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD].odr_applied_us;
 800cd6c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd70:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 800cd7a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd7e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 800cd88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cd8c:	1884      	adds	r4, r0, r2
 800cd8e:	643c      	str	r4, [r7, #64]	@ 0x40
 800cd90:	eb41 0303 	adc.w	r3, r1, r3
 800cd94:	647b      	str	r3, [r7, #68]	@ 0x44
 800cd96:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cd9a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800cda4:	e9c3 12ca 	strd	r1, r2, [r3, #808]	@ 0x328
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD], compass_float, &compass_accuracy);
 800cda8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cdac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 800cdb6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cdba:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800cdbe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cdc2:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cdc6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800cdca:	9301      	str	r3, [sp, #4]
 800cdcc:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 800cdd0:	9300      	str	r3, [sp, #0]
 800cdd2:	6814      	ldr	r4, [r2, #0]
 800cdd4:	4602      	mov	r2, r0
 800cdd6:	460b      	mov	r3, r1
 800cdd8:	210c      	movs	r1, #12
 800cdda:	6828      	ldr	r0, [r5, #0]
 800cddc:	47a0      	blx	r4
					}
				}

				/* Raw compass sample available from DMP FIFO */
				if (header & CPASS_SET) {
 800cdde:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800cde2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	f000 80d5 	beq.w	800cf96 <inv_icm20948_poll_sensor+0x9da>
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_raw_compass(long_data);
 800cdec:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	f7fd ff09 	bl	800ac08 <inv_icm20948_dmp_get_raw_compass>
					compass_raw_float[0] = long_data[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800cdf6:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 800cdfa:	ee07 3a90 	vmov	s15, r3
 800cdfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ce02:	ed9f 7ae0 	vldr	s14, [pc, #896]	@ 800d184 <inv_icm20948_poll_sensor+0xbc8>
 800ce06:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ce0a:	edc7 7a74 	vstr	s15, [r7, #464]	@ 0x1d0
					compass_raw_float[1] = long_data[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800ce0e:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800ce12:	ee07 3a90 	vmov	s15, r3
 800ce16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ce1a:	ed9f 7ada 	vldr	s14, [pc, #872]	@ 800d184 <inv_icm20948_poll_sensor+0xbc8>
 800ce1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ce22:	edc7 7a75 	vstr	s15, [r7, #468]	@ 0x1d4
					compass_raw_float[2] = long_data[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800ce26:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800ce2a:	ee07 3a90 	vmov	s15, r3
 800ce2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ce32:	ed9f 7ad4 	vldr	s14, [pc, #848]	@ 800d184 <inv_icm20948_poll_sensor+0xbc8>
 800ce36:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ce3a:	edc7 7a76 	vstr	s15, [r7, #472]	@ 0x1d8
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) && !skip_sensor(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)) {
 800ce3e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce42:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce46:	210e      	movs	r1, #14
 800ce48:	6818      	ldr	r0, [r3, #0]
 800ce4a:	f7f7 fe1a 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800ce4e:	4603      	mov	r3, r0
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	f000 80a0 	beq.w	800cf96 <inv_icm20948_poll_sensor+0x9da>
 800ce56:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce5a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ce5e:	210e      	movs	r1, #14
 800ce60:	6818      	ldr	r0, [r3, #0]
 800ce62:	f7fe fd37 	bl	800b8d4 <skip_sensor>
 800ce66:	4603      	mov	r3, r0
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	f040 8094 	bne.w	800cf96 <inv_icm20948_poll_sensor+0x9da>
						float raw_bias_mag[6];
						int mag_bias[3];

						raw_bias_mag[0] = compass_raw_float[0];
 800ce6e:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 800ce72:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce76:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800ce7a:	601a      	str	r2, [r3, #0]
						raw_bias_mag[1] = compass_raw_float[1];
 800ce7c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800ce80:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce84:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800ce88:	605a      	str	r2, [r3, #4]
						raw_bias_mag[2] = compass_raw_float[2];
 800ce8a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800ce8e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ce92:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800ce96:	609a      	str	r2, [r3, #8]
						inv_icm20948_ctrl_get_mag_bias(s, mag_bias);
 800ce98:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ce9c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cea0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cea4:	4611      	mov	r1, r2
 800cea6:	6818      	ldr	r0, [r3, #0]
 800cea8:	f7f9 fcb2 	bl	8006810 <inv_icm20948_ctrl_get_mag_bias>
						//calculate bias
						raw_bias_mag[3] = mag_bias[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800ceac:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ceb0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	ee07 3a90 	vmov	s15, r3
 800ceba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cebe:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800d184 <inv_icm20948_poll_sensor+0xbc8>
 800cec2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cec6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ceca:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800cece:	edc3 7a03 	vstr	s15, [r3, #12]
						raw_bias_mag[4] = mag_bias[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800ced2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ced6:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800ceda:	685b      	ldr	r3, [r3, #4]
 800cedc:	ee07 3a90 	vmov	s15, r3
 800cee0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cee4:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 800d184 <inv_icm20948_poll_sensor+0xbc8>
 800cee8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ceec:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cef0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800cef4:	edc3 7a04 	vstr	s15, [r3, #16]
						raw_bias_mag[5] = mag_bias[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800cef8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cefc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800cf00:	689b      	ldr	r3, [r3, #8]
 800cf02:	ee07 3a90 	vmov	s15, r3
 800cf06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cf0a:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 800d184 <inv_icm20948_poll_sensor+0xbc8>
 800cf0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cf12:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf16:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800cf1a:	edc3 7a05 	vstr	s15, [r3, #20]
						
						compass_accuracy = inv_icm20948_get_mag_accuracy();
 800cf1e:	f7fd ff01 	bl	800ad24 <inv_icm20948_get_mag_accuracy>
 800cf22:	4603      	mov	r3, r0
 800cf24:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
						s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED].odr_applied_us;
 800cf28:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 800cf36:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf3a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	e9d3 23f2 	ldrd	r2, r3, [r3, #968]	@ 0x3c8
 800cf44:	1884      	adds	r4, r0, r2
 800cf46:	63bc      	str	r4, [r7, #56]	@ 0x38
 800cf48:	eb41 0303 	adc.w	r3, r1, r3
 800cf4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf4e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800cf5c:	e9c3 12ba 	strd	r1, r2, [r3, #744]	@ 0x2e8
						/* send raw float and bias for uncal mag*/
						handler(context, INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED],
 800cf60:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 800cf6e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf72:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800cf76:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cf7a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800cf7e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800cf82:	9301      	str	r3, [sp, #4]
 800cf84:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 800cf88:	9300      	str	r3, [sp, #0]
 800cf8a:	6814      	ldr	r4, [r2, #0]
 800cf8c:	4602      	mov	r2, r0
 800cf8e:	460b      	mov	r3, r1
 800cf90:	2104      	movs	r1, #4
 800cf92:	6828      	ldr	r0, [r5, #0]
 800cf94:	47a0      	blx	r4
								raw_bias_mag, &compass_accuracy);
					}
				}
				/* 6axis AG orientation quaternion sample available from DMP FIFO */
				if (header & QUAT6_SET) {
 800cf96:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800cf9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	f000 820d 	beq.w	800d3be <inv_icm20948_poll_sensor+0xe02>
					long gravityQ16[3];
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_6quaternion(long_quat);
 800cfa4:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	f7fd fdeb 	bl	800ab84 <inv_icm20948_dmp_get_6quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR)) {
 800cfae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cfb2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cfb6:	210f      	movs	r1, #15
 800cfb8:	6818      	ldr	r0, [r3, #0]
 800cfba:	f7f7 fd62 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d069      	beq.n	800d098 <inv_icm20948_poll_sensor+0xadc>
 800cfc4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cfc8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cfcc:	210f      	movs	r1, #15
 800cfce:	6818      	ldr	r0, [r3, #0]
 800cfd0:	f7fe fc80 	bl	800b8d4 <skip_sensor>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d15e      	bne.n	800d098 <inv_icm20948_poll_sensor+0xadc>
						/* and convert it from Q30 DMP format to Android format only if GRV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, grv_float);
 800cfda:	f507 72fa 	add.w	r2, r7, #500	@ 0x1f4
 800cfde:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800cfe2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cfe6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800cfea:	6818      	ldr	r0, [r3, #0]
 800cfec:	f7fa fdd4 	bl	8007b98 <inv_icm20948_convert_rotation_vector>
						ref_quat[0] = grv_float[3];
 800cff0:	f8d7 2200 	ldr.w	r2, [r7, #512]	@ 0x200
 800cff4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800cff8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800cffc:	601a      	str	r2, [r3, #0]
						ref_quat[1] = grv_float[0];
 800cffe:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 800d002:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d006:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800d00a:	605a      	str	r2, [r3, #4]
						ref_quat[2] = grv_float[1];
 800d00c:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 800d010:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d014:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800d018:	609a      	str	r2, [r3, #8]
						ref_quat[3] = grv_float[2];
 800d01a:	f8d7 21fc 	ldr.w	r2, [r7, #508]	@ 0x1fc
 800d01e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d022:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800d026:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR].odr_applied_us;
 800d028:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d02c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 800d036:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d03a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 800d044:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d048:	1884      	adds	r4, r0, r2
 800d04a:	633c      	str	r4, [r7, #48]	@ 0x30
 800d04c:	eb41 0303 	adc.w	r3, r1, r3
 800d050:	637b      	str	r3, [r7, #52]	@ 0x34
 800d052:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d056:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800d060:	e9c3 12c4 	strd	r1, r2, [r3, #784]	@ 0x310
						handler(context, INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR], ref_quat, 0);
 800d064:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d068:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 800d072:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d076:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d07a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d07e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d082:	2300      	movs	r3, #0
 800d084:	9301      	str	r3, [sp, #4]
 800d086:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800d08a:	9300      	str	r3, [sp, #0]
 800d08c:	6814      	ldr	r4, [r2, #0]
 800d08e:	4602      	mov	r2, r0
 800d090:	460b      	mov	r3, r1
 800d092:	2109      	movs	r1, #9
 800d094:	6828      	ldr	r0, [r5, #0]
 800d096:	47a0      	blx	r4
					}
					
					/* Compute gravity sensor data in Q16 in g based on 6 axis quaternion in Q30 DMP format */
					inv_icm20948_augmented_sensors_get_gravity(s, gravityQ16, long_quat);
 800d098:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800d09c:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 800d0a0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d0a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d0a8:	6818      	ldr	r0, [r3, #0]
 800d0aa:	f7f6 f9f4 	bl	8003496 <inv_icm20948_augmented_sensors_get_gravity>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GRAVITY) && !skip_sensor(s, ANDROID_SENSOR_GRAVITY)) {
 800d0ae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d0b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d0b6:	2109      	movs	r1, #9
 800d0b8:	6818      	ldr	r0, [r3, #0]
 800d0ba:	f7f7 fce2 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800d0be:	4603      	mov	r3, r0
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	f000 8086 	beq.w	800d1d2 <inv_icm20948_poll_sensor+0xc16>
 800d0c6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d0ca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d0ce:	2109      	movs	r1, #9
 800d0d0:	6818      	ldr	r0, [r3, #0]
 800d0d2:	f7fe fbff 	bl	800b8d4 <skip_sensor>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d17a      	bne.n	800d1d2 <inv_icm20948_poll_sensor+0xc16>
						float gravity_float[3];
						/* Convert gravity data from Q16 to float format in g */
						gravity_float[0] = INVN_FXP_TO_FLT(gravityQ16[0], 16);
 800d0dc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d0e0:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	ee07 3a90 	vmov	s15, r3
 800d0ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d0ee:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800d18c <inv_icm20948_poll_sensor+0xbd0>
 800d0f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d0f6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d0fa:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800d0fe:	edc3 7a00 	vstr	s15, [r3]
						gravity_float[1] = INVN_FXP_TO_FLT(gravityQ16[1], 16);
 800d102:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d106:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800d10a:	685b      	ldr	r3, [r3, #4]
 800d10c:	ee07 3a90 	vmov	s15, r3
 800d110:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d114:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800d18c <inv_icm20948_poll_sensor+0xbd0>
 800d118:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d11c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d120:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800d124:	edc3 7a01 	vstr	s15, [r3, #4]
						gravity_float[2] = INVN_FXP_TO_FLT(gravityQ16[2], 16);
 800d128:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d12c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800d130:	689b      	ldr	r3, [r3, #8]
 800d132:	ee07 3a90 	vmov	s15, r3
 800d136:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d13a:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800d18c <inv_icm20948_poll_sensor+0xbd0>
 800d13e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d142:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d146:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800d14a:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 800d14e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d152:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 800d15c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d160:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 800d16a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d16e:	1884      	adds	r4, r0, r2
 800d170:	62bc      	str	r4, [r7, #40]	@ 0x28
 800d172:	eb41 0303 	adc.w	r3, r1, r3
 800d176:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d178:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d17c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	e007      	b.n	800d194 <inv_icm20948_poll_sensor+0xbd8>
 800d184:	37800000 	.word	0x37800000
 800d188:	00000000 	.word	0x00000000
 800d18c:	47800000 	.word	0x47800000
 800d190:	4e000000 	.word	0x4e000000
 800d194:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d198:	e9c3 12d2 	strd	r1, r2, [r3, #840]	@ 0x348
						handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 800d19c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1a0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 800d1aa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1ae:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d1b2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1b6:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d1ba:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800d1be:	9301      	str	r3, [sp, #4]
 800d1c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1c4:	9300      	str	r3, [sp, #0]
 800d1c6:	6814      	ldr	r4, [r2, #0]
 800d1c8:	4602      	mov	r2, r0
 800d1ca:	460b      	mov	r3, r1
 800d1cc:	2110      	movs	r1, #16
 800d1ce:	6828      	ldr	r0, [r5, #0]
 800d1d0:	47a0      	blx	r4
					}
				
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION) && !skip_sensor(s, ANDROID_SENSOR_LINEAR_ACCELERATION)) {
 800d1d2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1d6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d1da:	210a      	movs	r1, #10
 800d1dc:	6818      	ldr	r0, [r3, #0]
 800d1de:	f7f7 fc50 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800d1e2:	4603      	mov	r3, r0
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	f000 80ea 	beq.w	800d3be <inv_icm20948_poll_sensor+0xe02>
 800d1ea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d1ee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d1f2:	210a      	movs	r1, #10
 800d1f4:	6818      	ldr	r0, [r3, #0]
 800d1f6:	f7fe fb6d 	bl	800b8d4 <skip_sensor>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	f040 80de 	bne.w	800d3be <inv_icm20948_poll_sensor+0xe02>
						float linacc_float[3];
						long linAccQ16[3];
						long accelQ16[3];

						/* Compute linear acceleration data based on accelerometer data in Q16 g and on gravity data in Q16 g */
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 800d202:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 800d206:	ed1f 7a1f 	vldr	s14, [pc, #-124]	@ 800d18c <inv_icm20948_poll_sensor+0xbd0>
 800d20a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d20e:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 800d212:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d21a:	db02      	blt.n	800d222 <inv_icm20948_poll_sensor+0xc66>
 800d21c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d220:	e001      	b.n	800d226 <inv_icm20948_poll_sensor+0xc6a>
 800d222:	ed5f 7a27 	vldr	s15, [pc, #-156]	@ 800d188 <inv_icm20948_poll_sensor+0xbcc>
 800d226:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800d22a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d22e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d232:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d236:	ee17 2a90 	vmov	r2, s15
 800d23a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d23e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800d242:	601a      	str	r2, [r3, #0]
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 800d244:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 800d248:	ed1f 7a30 	vldr	s14, [pc, #-192]	@ 800d18c <inv_icm20948_poll_sensor+0xbd0>
 800d24c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d250:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 800d254:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d25c:	db02      	blt.n	800d264 <inv_icm20948_poll_sensor+0xca8>
 800d25e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d262:	e001      	b.n	800d268 <inv_icm20948_poll_sensor+0xcac>
 800d264:	ed5f 7a38 	vldr	s15, [pc, #-224]	@ 800d188 <inv_icm20948_poll_sensor+0xbcc>
 800d268:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800d26c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d270:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d274:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d278:	ee17 2a90 	vmov	r2, s15
 800d27c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d280:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800d284:	605a      	str	r2, [r3, #4]
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 800d286:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 800d28a:	ed1f 7a40 	vldr	s14, [pc, #-256]	@ 800d18c <inv_icm20948_poll_sensor+0xbd0>
 800d28e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d292:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 800d296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d29a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d29e:	db02      	blt.n	800d2a6 <inv_icm20948_poll_sensor+0xcea>
 800d2a0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d2a4:	e001      	b.n	800d2aa <inv_icm20948_poll_sensor+0xcee>
 800d2a6:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 800d188 <inv_icm20948_poll_sensor+0xbcc>
 800d2aa:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800d2ae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d2b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d2b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d2ba:	ee17 2a90 	vmov	r2, s15
 800d2be:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2c2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800d2c6:	609a      	str	r2, [r3, #8]

						inv_icm20948_augmented_sensors_get_linearacceleration(linAccQ16, gravityQ16, accelQ16);
 800d2c8:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 800d2cc:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 800d2d0:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	f7f6 f942 	bl	800355e <inv_icm20948_augmented_sensors_get_linearacceleration>
						linacc_float[0] = INVN_FXP_TO_FLT(linAccQ16[0], 16);
 800d2da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2de:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	ee07 3a90 	vmov	s15, r3
 800d2e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d2ec:	ed5f 6a59 	vldr	s13, [pc, #-356]	@ 800d18c <inv_icm20948_poll_sensor+0xbd0>
 800d2f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d2f4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d2f8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800d2fc:	edc3 7a00 	vstr	s15, [r3]
						linacc_float[1] = INVN_FXP_TO_FLT(linAccQ16[1], 16);
 800d300:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d304:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800d308:	685b      	ldr	r3, [r3, #4]
 800d30a:	ee07 3a90 	vmov	s15, r3
 800d30e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d312:	ed5f 6a62 	vldr	s13, [pc, #-392]	@ 800d18c <inv_icm20948_poll_sensor+0xbd0>
 800d316:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d31a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d31e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800d322:	edc3 7a01 	vstr	s15, [r3, #4]
						linacc_float[2] = INVN_FXP_TO_FLT(linAccQ16[2], 16);
 800d326:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d32a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800d32e:	689b      	ldr	r3, [r3, #8]
 800d330:	ee07 3a90 	vmov	s15, r3
 800d334:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d338:	ed5f 6a6c 	vldr	s13, [pc, #-432]	@ 800d18c <inv_icm20948_poll_sensor+0xbd0>
 800d33c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d340:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d344:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800d348:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 800d34c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d350:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 800d35a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d35e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 800d368:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d36c:	1884      	adds	r4, r0, r2
 800d36e:	623c      	str	r4, [r7, #32]
 800d370:	eb41 0303 	adc.w	r3, r1, r3
 800d374:	627b      	str	r3, [r7, #36]	@ 0x24
 800d376:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d37a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d384:	e9c3 12d4 	strd	r1, r2, [r3, #848]	@ 0x350
						handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 800d388:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d38c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 800d396:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d39a:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d39e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d3a2:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d3a6:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800d3aa:	9301      	str	r3, [sp, #4]
 800d3ac:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800d3b0:	9300      	str	r3, [sp, #0]
 800d3b2:	6814      	ldr	r4, [r2, #0]
 800d3b4:	4602      	mov	r2, r0
 800d3b6:	460b      	mov	r3, r1
 800d3b8:	2111      	movs	r1, #17
 800d3ba:	6828      	ldr	r0, [r5, #0]
 800d3bc:	47a0      	blx	r4
					}
				}
				/* 9axis orientation quaternion sample available from DMP FIFO */
				if (header & QUAT9_SET) {
 800d3be:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800d3c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	f000 8117 	beq.w	800d5fa <inv_icm20948_poll_sensor+0x103e>
					float ref_quat[4];
					/* Read 9 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_9quaternion(long_quat);
 800d3cc:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	f7fd fbed 	bl	800abb0 <inv_icm20948_dmp_get_9quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_ROTATION_VECTOR)) {
 800d3d6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d3da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d3de:	210b      	movs	r1, #11
 800d3e0:	6818      	ldr	r0, [r3, #0]
 800d3e2:	f7f7 fb4e 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800d3e6:	4603      	mov	r3, r0
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d076      	beq.n	800d4da <inv_icm20948_poll_sensor+0xf1e>
 800d3ec:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d3f0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d3f4:	210b      	movs	r1, #11
 800d3f6:	6818      	ldr	r0, [r3, #0]
 800d3f8:	f7fe fa6c 	bl	800b8d4 <skip_sensor>
 800d3fc:	4603      	mov	r3, r0
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d16b      	bne.n	800d4da <inv_icm20948_poll_sensor+0xf1e>
						/* and convert it from Q30 DMP format to Android format only if RV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, rv_float);
 800d402:	f507 72e0 	add.w	r2, r7, #448	@ 0x1c0
 800d406:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800d40a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d40e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d412:	6818      	ldr	r0, [r3, #0]
 800d414:	f7fa fbc0 	bl	8007b98 <inv_icm20948_convert_rotation_vector>
						/* Read rotation vector heading accuracy out of DMP FIFO in Q29*/
						rv_accuracy = (float)inv_icm20948_get_rv_accuracy()/(float)(1ULL << (29));
 800d418:	f7fd fc9c 	bl	800ad54 <inv_icm20948_get_rv_accuracy>
 800d41c:	ee07 0a90 	vmov	s15, r0
 800d420:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d424:	ed5f 6aa6 	vldr	s13, [pc, #-664]	@ 800d190 <inv_icm20948_poll_sensor+0xbd4>
 800d428:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d42c:	edc7 7a85 	vstr	s15, [r7, #532]	@ 0x214
						ref_quat[0] = rv_float[3];
 800d430:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 800d434:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d438:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d43c:	601a      	str	r2, [r3, #0]
						ref_quat[1] = rv_float[0];
 800d43e:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 800d442:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d446:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d44a:	605a      	str	r2, [r3, #4]
						ref_quat[2] = rv_float[1];
 800d44c:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 800d450:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d454:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d458:	609a      	str	r2, [r3, #8]
						ref_quat[3] = rv_float[2];
 800d45a:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 800d45e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d462:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800d466:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_ROTATION_VECTOR].odr_applied_us;
 800d468:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d46c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 800d476:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d47a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 800d484:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d488:	1884      	adds	r4, r0, r2
 800d48a:	61bc      	str	r4, [r7, #24]
 800d48c:	eb41 0303 	adc.w	r3, r1, r3
 800d490:	61fb      	str	r3, [r7, #28]
 800d492:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d496:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d4a0:	e9c3 12c6 	strd	r1, r2, [r3, #792]	@ 0x318
						handler(context, INV_ICM20948_SENSOR_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR], ref_quat, &rv_accuracy);
 800d4a4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d4a8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 800d4b2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d4b6:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d4ba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d4be:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d4c2:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800d4c6:	9301      	str	r3, [sp, #4]
 800d4c8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800d4cc:	9300      	str	r3, [sp, #0]
 800d4ce:	6814      	ldr	r4, [r2, #0]
 800d4d0:	4602      	mov	r2, r0
 800d4d2:	460b      	mov	r3, r1
 800d4d4:	210a      	movs	r1, #10
 800d4d6:	6828      	ldr	r0, [r5, #0]
 800d4d8:	47a0      	blx	r4
					}
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ORIENTATION) && !skip_sensor(s, ANDROID_SENSOR_ORIENTATION)) {
 800d4da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d4de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d4e2:	2103      	movs	r1, #3
 800d4e4:	6818      	ldr	r0, [r3, #0]
 800d4e6:	f7f7 facc 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800d4ea:	4603      	mov	r3, r0
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	f000 8084 	beq.w	800d5fa <inv_icm20948_poll_sensor+0x103e>
 800d4f2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d4f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d4fa:	2103      	movs	r1, #3
 800d4fc:	6818      	ldr	r0, [r3, #0]
 800d4fe:	f7fe f9e9 	bl	800b8d4 <skip_sensor>
 800d502:	4603      	mov	r3, r0
 800d504:	2b00      	cmp	r3, #0
 800d506:	d178      	bne.n	800d5fa <inv_icm20948_poll_sensor+0x103e>
						long orientationQ16[3];
						float orientation_float[3];
						/* Compute Android-orientation sensor data based on rotation vector data in Q30 */
						inv_icm20948_augmented_sensors_get_orientation(orientationQ16, long_quat);
 800d508:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800d50c:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800d510:	4611      	mov	r1, r2
 800d512:	4618      	mov	r0, r3
 800d514:	f7f6 f85e 	bl	80035d4 <inv_icm20948_augmented_sensors_get_orientation>
						orientation_float[0] = INVN_FXP_TO_FLT(orientationQ16[0], 16);
 800d518:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d51c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	ee07 3a90 	vmov	s15, r3
 800d526:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d52a:	eddf 6ad0 	vldr	s13, [pc, #832]	@ 800d86c <inv_icm20948_poll_sensor+0x12b0>
 800d52e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d532:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d536:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800d53a:	edc3 7a00 	vstr	s15, [r3]
						orientation_float[1] = INVN_FXP_TO_FLT(orientationQ16[1], 16);
 800d53e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d542:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800d546:	685b      	ldr	r3, [r3, #4]
 800d548:	ee07 3a90 	vmov	s15, r3
 800d54c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d550:	eddf 6ac6 	vldr	s13, [pc, #792]	@ 800d86c <inv_icm20948_poll_sensor+0x12b0>
 800d554:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d558:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d55c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800d560:	edc3 7a01 	vstr	s15, [r3, #4]
						orientation_float[2] = INVN_FXP_TO_FLT(orientationQ16[2], 16);
 800d564:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d568:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800d56c:	689b      	ldr	r3, [r3, #8]
 800d56e:	ee07 3a90 	vmov	s15, r3
 800d572:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d576:	eddf 6abd 	vldr	s13, [pc, #756]	@ 800d86c <inv_icm20948_poll_sensor+0x12b0>
 800d57a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d57e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d582:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800d586:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 800d58a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d58e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 800d598:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d59c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	f503 6396 	add.w	r3, r3, #1200	@ 0x4b0
 800d5a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d5aa:	1884      	adds	r4, r0, r2
 800d5ac:	613c      	str	r4, [r7, #16]
 800d5ae:	eb41 0303 	adc.w	r3, r1, r3
 800d5b2:	617b      	str	r3, [r7, #20]
 800d5b4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d5c2:	e9c3 12d6 	strd	r1, r2, [r3, #856]	@ 0x358
						handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 800d5c6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5ca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 800d5d4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5d8:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d5dc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5e0:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	9301      	str	r3, [sp, #4]
 800d5e8:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800d5ec:	9300      	str	r3, [sp, #0]
 800d5ee:	6814      	ldr	r4, [r2, #0]
 800d5f0:	4602      	mov	r2, r0
 800d5f2:	460b      	mov	r3, r1
 800d5f4:	2112      	movs	r1, #18
 800d5f6:	6828      	ldr	r0, [r5, #0]
 800d5f8:	47a0      	blx	r4
					}
				}
				/* 6axis AM orientation quaternion sample available from DMP FIFO */
				if (header & GEOMAG_SET) {
 800d5fa:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800d5fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d602:	2b00      	cmp	r3, #0
 800d604:	f000 8087 	beq.w	800d716 <inv_icm20948_poll_sensor+0x115a>
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 and convert it to Android format */
					inv_icm20948_dmp_get_gmrvquaternion(long_quat);
 800d608:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800d60c:	4618      	mov	r0, r3
 800d60e:	f7fd fae5 	bl	800abdc <inv_icm20948_dmp_get_gmrvquaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR)) {
 800d612:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d616:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d61a:	2114      	movs	r1, #20
 800d61c:	6818      	ldr	r0, [r3, #0]
 800d61e:	f7f7 fa30 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800d622:	4603      	mov	r3, r0
 800d624:	2b00      	cmp	r3, #0
 800d626:	d076      	beq.n	800d716 <inv_icm20948_poll_sensor+0x115a>
 800d628:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d62c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d630:	2114      	movs	r1, #20
 800d632:	6818      	ldr	r0, [r3, #0]
 800d634:	f7fe f94e 	bl	800b8d4 <skip_sensor>
 800d638:	4603      	mov	r3, r0
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d16b      	bne.n	800d716 <inv_icm20948_poll_sensor+0x115a>
						inv_icm20948_convert_rotation_vector(s, long_quat, gmrv_float);
 800d63e:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 800d642:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800d646:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d64a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d64e:	6818      	ldr	r0, [r3, #0]
 800d650:	f7fa faa2 	bl	8007b98 <inv_icm20948_convert_rotation_vector>
						/* Read geomagnetic rotation vector heading accuracy out of DMP FIFO in Q29*/
						gmrv_accuracy = (float)inv_icm20948_get_gmrv_accuracy()/(float)(1ULL << (29));
 800d654:	f7fd fb72 	bl	800ad3c <inv_icm20948_get_gmrv_accuracy>
 800d658:	ee07 0a90 	vmov	s15, r0
 800d65c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d660:	eddf 6a83 	vldr	s13, [pc, #524]	@ 800d870 <inv_icm20948_poll_sensor+0x12b4>
 800d664:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d668:	edc7 7a84 	vstr	s15, [r7, #528]	@ 0x210
						ref_quat[0] = gmrv_float[3];
 800d66c:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800d670:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d674:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d678:	601a      	str	r2, [r3, #0]
						ref_quat[1] = gmrv_float[0];
 800d67a:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 800d67e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d682:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d686:	605a      	str	r2, [r3, #4]
						ref_quat[2] = gmrv_float[1];
 800d688:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800d68c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d690:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d694:	609a      	str	r2, [r3, #8]
						ref_quat[3] = gmrv_float[2];
 800d696:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800d69a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d69e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800d6a2:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR].odr_applied_us;
 800d6a4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6a8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 800d6b2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6b6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800d6c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d6c4:	1884      	adds	r4, r0, r2
 800d6c6:	60bc      	str	r4, [r7, #8]
 800d6c8:	eb41 0303 	adc.w	r3, r1, r3
 800d6cc:	60fb      	str	r3, [r7, #12]
 800d6ce:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6d2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d6dc:	e9c3 12c8 	strd	r1, r2, [r3, #800]	@ 0x320
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR], 
 800d6e0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 800d6ee:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6f2:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d6f6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6fa:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d6fe:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800d702:	9301      	str	r3, [sp, #4]
 800d704:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800d708:	9300      	str	r3, [sp, #0]
 800d70a:	6814      	ldr	r4, [r2, #0]
 800d70c:	4602      	mov	r2, r0
 800d70e:	460b      	mov	r3, r1
 800d710:	210b      	movs	r1, #11
 800d712:	6828      	ldr	r0, [r5, #0]
 800d714:	47a0      	blx	r4
								ref_quat, &gmrv_accuracy);
					}
				}
				/* Activity recognition sample available from DMP FIFO */
				if (header2 & ACT_RECOG_SET) {
 800d716:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 800d71a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d71e:	2b00      	cmp	r3, #0
 800d720:	f000 80f9 	beq.w	800d916 <inv_icm20948_poll_sensor+0x135a>
					uint16_t bac_state = 0;
 800d724:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d728:	f5a3 72eb 	sub.w	r2, r3, #470	@ 0x1d6
 800d72c:	2300      	movs	r3, #0
 800d72e:	8013      	strh	r3, [r2, #0]
					long bac_ts = 0;
 800d730:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d734:	f5a3 72ee 	sub.w	r2, r3, #476	@ 0x1dc
 800d738:	2300      	movs	r3, #0
 800d73a:	6013      	str	r3, [r2, #0]
					int bac_event = 0;
 800d73c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d740:	f5a3 72f0 	sub.w	r2, r3, #480	@ 0x1e0
 800d744:	2300      	movs	r3, #0
 800d746:	6013      	str	r3, [r2, #0]
					struct bac_map{
						uint8_t act_id;
						enum inv_sensor_bac_event sensor_bac;
					} map[] = {
 800d748:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d74c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800d750:	4a48      	ldr	r2, [pc, #288]	@ (800d874 <inv_icm20948_poll_sensor+0x12b8>)
 800d752:	461c      	mov	r4, r3
 800d754:	4613      	mov	r3, r2
 800d756:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d75a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
						{ BAC_RUN, INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN},
						{ BAC_BIKE, INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN},
						{ BAC_STILL, INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN},
						{ BAC_TILT, INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN},
					};
					int i = 0;
 800d75e:	2300      	movs	r3, #0
 800d760:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
					/* Read activity type and associated timestamp out of DMP FIFO
					activity type is a set of 2 bytes :
					- high byte indicates activity start
					- low byte indicates activity end */
					inv_icm20948_dmp_get_bac_state(&bac_state);
 800d764:	f107 03aa 	add.w	r3, r7, #170	@ 0xaa
 800d768:	4618      	mov	r0, r3
 800d76a:	f7fd fa79 	bl	800ac60 <inv_icm20948_dmp_get_bac_state>
					inv_icm20948_dmp_get_bac_ts(&bac_ts);
 800d76e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800d772:	4618      	mov	r0, r3
 800d774:	f7fd fa8c 	bl	800ac90 <inv_icm20948_dmp_get_bac_ts>
					//Map according to dmp bac events
					for(i = 0; i < 6; i++) {
 800d778:	2300      	movs	r3, #0
 800d77a:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 800d77e:	e0c5      	b.n	800d90c <inv_icm20948_poll_sensor+0x1350>
						if ((bac_state >> 8) & map[i].act_id){
 800d780:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d784:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800d788:	881b      	ldrh	r3, [r3, #0]
 800d78a:	0a1b      	lsrs	r3, r3, #8
 800d78c:	b29b      	uxth	r3, r3
 800d78e:	4619      	mov	r1, r3
 800d790:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d794:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800d798:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800d79c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d7a0:	400b      	ands	r3, r1
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d068      	beq.n	800d878 <inv_icm20948_poll_sensor+0x12bc>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 800d7a6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d7ae:	6818      	ldr	r0, [r3, #0]
 800d7b0:	f7f8 ff4a 	bl	8006648 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d029      	beq.n	800d80e <inv_icm20948_poll_sensor+0x1252>
								/* Start detected */
								bac_event = map[i].sensor_bac;
 800d7ba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7be:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800d7c2:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800d7c6:	005b      	lsls	r3, r3, #1
 800d7c8:	4413      	add	r3, r2
 800d7ca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800d7ce:	461a      	mov	r2, r3
 800d7d0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7d4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800d7d8:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 800d7da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 800d7e8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7ec:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d7f0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7f4:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	9301      	str	r3, [sp, #4]
 800d7fc:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800d800:	9300      	str	r3, [sp, #0]
 800d802:	6814      	ldr	r4, [r2, #0]
 800d804:	4602      	mov	r2, r0
 800d806:	460b      	mov	r3, r1
 800d808:	2106      	movs	r1, #6
 800d80a:	6828      	ldr	r0, [r5, #0]
 800d80c:	47a0      	blx	r4
							}
							//build event TILT only if enabled
							if((map[i].act_id == BAC_TILT) && inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR))
 800d80e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d812:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800d816:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800d81a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d81e:	2b10      	cmp	r3, #16
 800d820:	d16f      	bne.n	800d902 <inv_icm20948_poll_sensor+0x1346>
 800d822:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d826:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d82a:	2129      	movs	r1, #41	@ 0x29
 800d82c:	6818      	ldr	r0, [r3, #0]
 800d82e:	f7f7 f928 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800d832:	4603      	mov	r3, r0
 800d834:	2b00      	cmp	r3, #0
 800d836:	d064      	beq.n	800d902 <inv_icm20948_poll_sensor+0x1346>
								handler(context, INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR], 0, 0);
 800d838:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d83c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	e9d3 01d0 	ldrd	r0, r1, [r3, #832]	@ 0x340
 800d846:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d84a:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d84e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d852:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d856:	2300      	movs	r3, #0
 800d858:	9301      	str	r3, [sp, #4]
 800d85a:	2300      	movs	r3, #0
 800d85c:	9300      	str	r3, [sp, #0]
 800d85e:	6814      	ldr	r4, [r2, #0]
 800d860:	4602      	mov	r2, r0
 800d862:	460b      	mov	r3, r1
 800d864:	210f      	movs	r1, #15
 800d866:	6828      	ldr	r0, [r5, #0]
 800d868:	47a0      	blx	r4
 800d86a:	e04a      	b.n	800d902 <inv_icm20948_poll_sensor+0x1346>
 800d86c:	47800000 	.word	0x47800000
 800d870:	4e000000 	.word	0x4e000000
 800d874:	08017d04 	.word	0x08017d04
						}
						/* Check if bit tilt is set for activity end byte */
						else if (bac_state & map[i].act_id) {
 800d878:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d87c:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800d880:	881b      	ldrh	r3, [r3, #0]
 800d882:	4619      	mov	r1, r3
 800d884:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d888:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800d88c:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800d890:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d894:	400b      	ands	r3, r1
 800d896:	2b00      	cmp	r3, #0
 800d898:	d033      	beq.n	800d902 <inv_icm20948_poll_sensor+0x1346>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 800d89a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d89e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d8a2:	6818      	ldr	r0, [r3, #0]
 800d8a4:	f7f8 fed0 	bl	8006648 <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 800d8a8:	4603      	mov	r3, r0
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d029      	beq.n	800d902 <inv_icm20948_poll_sensor+0x1346>
								/* End detected */
								bac_event = -map[i].sensor_bac;
 800d8ae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8b2:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800d8b6:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800d8ba:	005b      	lsls	r3, r3, #1
 800d8bc:	4413      	add	r3, r2
 800d8be:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800d8c2:	425a      	negs	r2, r3
 800d8c4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8c8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800d8cc:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 800d8ce:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8d2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 800d8dc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8e0:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d8e4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8e8:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	9301      	str	r3, [sp, #4]
 800d8f0:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800d8f4:	9300      	str	r3, [sp, #0]
 800d8f6:	6814      	ldr	r4, [r2, #0]
 800d8f8:	4602      	mov	r2, r0
 800d8fa:	460b      	mov	r3, r1
 800d8fc:	2106      	movs	r1, #6
 800d8fe:	6828      	ldr	r0, [r5, #0]
 800d900:	47a0      	blx	r4
					for(i = 0; i < 6; i++) {
 800d902:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800d906:	3301      	adds	r3, #1
 800d908:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 800d90c:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800d910:	2b05      	cmp	r3, #5
 800d912:	f77f af35 	ble.w	800d780 <inv_icm20948_poll_sensor+0x11c4>
							}
						}
					}
				}
				/* Pickup sample available from DMP FIFO */
				if (header2 & FLIP_PICKUP_SET) {
 800d916:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 800d91a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d01e      	beq.n	800d960 <inv_icm20948_poll_sensor+0x13a4>
					/* Read pickup type and associated timestamp out of DMP FIFO */
					inv_icm20948_dmp_get_flip_pickup_state(&pickup_state);
 800d922:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 800d926:	4618      	mov	r0, r3
 800d928:	f7fd f9ca 	bl	800acc0 <inv_icm20948_dmp_get_flip_pickup_state>
					handler(context, INV_ICM20948_SENSOR_FLIP_PICKUP, s->timestamp[INV_ICM20948_SENSOR_FLIP_PICKUP], &pickup_state, 0);
 800d92c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d930:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	e9d3 01ce 	ldrd	r0, r1, [r3, #824]	@ 0x338
 800d93a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d93e:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d942:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d946:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d94a:	2300      	movs	r3, #0
 800d94c:	9301      	str	r3, [sp, #4]
 800d94e:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 800d952:	9300      	str	r3, [sp, #0]
 800d954:	6814      	ldr	r4, [r2, #0]
 800d956:	4602      	mov	r2, r0
 800d958:	460b      	mov	r3, r1
 800d95a:	210e      	movs	r1, #14
 800d95c:	6828      	ldr	r0, [r5, #0]
 800d95e:	47a0      	blx	r4
				}
                                
            	/* Step detector available from DMP FIFO and step counter sensor is enabled*/
				// If step detector enabled => step counter started too 
				// So don't watch the step counter data if the user doesn't start the sensor
				if((header & PED_STEPDET_SET) && (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_STEP_COUNTER))) {
 800d960:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800d964:	f003 0310 	and.w	r3, r3, #16
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d065      	beq.n	800da38 <inv_icm20948_poll_sensor+0x147c>
 800d96c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d970:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d974:	2113      	movs	r1, #19
 800d976:	6818      	ldr	r0, [r3, #0]
 800d978:	f7f7 f883 	bl	8004a82 <inv_icm20948_ctrl_androidSensor_enabled>
 800d97c:	4603      	mov	r3, r0
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d05a      	beq.n	800da38 <inv_icm20948_poll_sensor+0x147c>
					unsigned long steps;
					unsigned long lsteps;
					uint64_t stepc = 0;
 800d982:	f04f 0200 	mov.w	r2, #0
 800d986:	f04f 0300 	mov.w	r3, #0
 800d98a:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
					/* Read amount of steps counted out of DMP FIFO and notify them only if updated */
					dmp_icm20948_get_pedometer_num_of_steps(s, &lsteps);
 800d98e:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 800d992:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d996:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d99a:	4611      	mov	r1, r2
 800d99c:	6818      	ldr	r0, [r3, #0]
 800d99e:	f7fb fee2 	bl	8009766 <dmp_icm20948_get_pedometer_num_of_steps>
					// need to subtract the steps accumulated while Step Counter sensor is not active.
					steps = lsteps - s->sStepCounterToBeSubtracted;
 800d9a2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9a6:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800d9aa:	681a      	ldr	r2, [r3, #0]
 800d9ac:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d9ba:	1ad3      	subs	r3, r2, r3
 800d9bc:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
					stepc = steps;
 800d9c0:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800d9c4:	2200      	movs	r2, #0
 800d9c6:	603b      	str	r3, [r7, #0]
 800d9c8:	607a      	str	r2, [r7, #4]
 800d9ca:	e9d7 3400 	ldrd	r3, r4, [r7]
 800d9ce:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
					if(stepc != s->sOldSteps) {
 800d9d2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9d6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	469a      	mov	sl, r3
 800d9e4:	4693      	mov	fp, r2
 800d9e6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800d9ea:	459b      	cmp	fp, r3
 800d9ec:	bf08      	it	eq
 800d9ee:	4592      	cmpeq	sl, r2
 800d9f0:	d022      	beq.n	800da38 <inv_icm20948_poll_sensor+0x147c>
						s->sOldSteps = steps;
 800d9f2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d9fa:	681a      	ldr	r2, [r3, #0]
 800d9fc:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800da00:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
						handler(context, INV_ICM20948_SENSOR_STEP_COUNTER, s->timestamp[INV_ICM20948_SENSOR_STEP_COUNTER], &stepc, 0);
 800da04:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da08:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	e9d3 01c2 	ldrd	r0, r1, [r3, #776]	@ 0x308
 800da12:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da16:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800da1a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da1e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800da22:	2300      	movs	r3, #0
 800da24:	9301      	str	r3, [sp, #4]
 800da26:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800da2a:	9300      	str	r3, [sp, #0]
 800da2c:	6814      	ldr	r4, [r2, #0]
 800da2e:	4602      	mov	r2, r0
 800da30:	460b      	mov	r3, r1
 800da32:	2108      	movs	r1, #8
 800da34:	6828      	ldr	r0, [r5, #0]
 800da36:	47a0      	blx	r4
			while(total_sample_cnt--) {
 800da38:	f8b7 219e 	ldrh.w	r2, [r7, #414]	@ 0x19e
 800da3c:	1e53      	subs	r3, r2, #1
 800da3e:	b29b      	uxth	r3, r3
 800da40:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
 800da44:	2a00      	cmp	r2, #0
 800da46:	f47e ae36 	bne.w	800c6b6 <inv_icm20948_poll_sensor+0xfa>
 800da4a:	e000      	b.n	800da4e <inv_icm20948_poll_sensor+0x1492>
					break;
 800da4c:	bf00      	nop
					}
				}          
			}
		} while(data_left_in_fifo);
 800da4e:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800da52:	2b00      	cmp	r3, #0
 800da54:	f47e ae18 	bne.w	800c688 <inv_icm20948_poll_sensor+0xcc>
 800da58:	e000      	b.n	800da5c <inv_icm20948_poll_sensor+0x14a0>
				break;
 800da5a:	bf00      	nop

		/* SMD detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_2) { 
 800da5c:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800da60:	b29b      	uxth	r3, r3
 800da62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800da66:	2b00      	cmp	r3, #0
 800da68:	d01d      	beq.n	800daa6 <inv_icm20948_poll_sensor+0x14ea>
			uint8_t event = 0;
 800da6a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da6e:	f2a3 13f9 	subw	r3, r3, #505	@ 0x1f9
 800da72:	2200      	movs	r2, #0
 800da74:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION], &event, 0);
 800da76:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	e9d3 23cc 	ldrd	r2, r3, [r3, #816]	@ 0x330
 800da84:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800da88:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800da8c:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800da90:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800da94:	2400      	movs	r4, #0
 800da96:	9401      	str	r4, [sp, #4]
 800da98:	f107 0487 	add.w	r4, r7, #135	@ 0x87
 800da9c:	9400      	str	r4, [sp, #0]
 800da9e:	680c      	ldr	r4, [r1, #0]
 800daa0:	210d      	movs	r1, #13
 800daa2:	6800      	ldr	r0, [r0, #0]
 800daa4:	47a0      	blx	r4
		}
		/* Step detector triggered by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_3) {
 800daa6:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800daaa:	b29b      	uxth	r3, r3
 800daac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d01d      	beq.n	800daf0 <inv_icm20948_poll_sensor+0x1534>
			uint8_t event = 0;
 800dab4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dab8:	f5a3 73fd 	sub.w	r3, r3, #506	@ 0x1fa
 800dabc:	2200      	movs	r2, #0
 800dabe:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_STEP_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_STEP_DETECTOR], &event, 0);
 800dac0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dac4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	e9d3 23c0 	ldrd	r2, r3, [r3, #768]	@ 0x300
 800dace:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dad2:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800dad6:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800dada:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800dade:	2400      	movs	r4, #0
 800dae0:	9401      	str	r4, [sp, #4]
 800dae2:	f107 0486 	add.w	r4, r7, #134	@ 0x86
 800dae6:	9400      	str	r4, [sp, #0]
 800dae8:	680c      	ldr	r4, [r1, #0]
 800daea:	2107      	movs	r1, #7
 800daec:	6800      	ldr	r0, [r0, #0]
 800daee:	47a0      	blx	r4
		}
		/* Bring to see detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_5) {
 800daf0:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800daf4:	b29b      	uxth	r3, r3
 800daf6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d01d      	beq.n	800db3a <inv_icm20948_poll_sensor+0x157e>
			uint8_t event = 0;
 800dafe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db02:	f2a3 13fb 	subw	r3, r3, #507	@ 0x1fb
 800db06:	2200      	movs	r2, #0
 800db08:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_B2S, s->timestamp[INV_ICM20948_SENSOR_B2S], &event, 0);
 800db0a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db0e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	e9d3 23d8 	ldrd	r2, r3, [r3, #864]	@ 0x360
 800db18:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800db1c:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800db20:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800db24:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800db28:	2400      	movs	r4, #0
 800db2a:	9401      	str	r4, [sp, #4]
 800db2c:	f107 0485 	add.w	r4, r7, #133	@ 0x85
 800db30:	9400      	str	r4, [sp, #0]
 800db32:	680c      	ldr	r4, [r1, #0]
 800db34:	2113      	movs	r1, #19
 800db36:	6800      	ldr	r0, [r0, #0]
 800db38:	47a0      	blx	r4
		}
	}
	
	/* Sometimes, the chip can be put in sleep mode even if there is data in the FIFO. If we poll at this moment, the transport layer will wake-up the chip, but never put it back in sleep. */
	if (s->mems_put_to_sleep) {
 800db3a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db3e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d006      	beq.n	800db5a <inv_icm20948_poll_sensor+0x159e>
		inv_icm20948_sleep_mems(s);
 800db4c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db50:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db54:	6818      	ldr	r0, [r3, #0]
 800db56:	f7f9 f855 	bl	8006c04 <inv_icm20948_sleep_mems>
	}
	
	return 0;
 800db5a:	2300      	movs	r3, #0
}
 800db5c:	4618      	mov	r0, r3
 800db5e:	f507 7720 	add.w	r7, r7, #640	@ 0x280
 800db62:	46bd      	mov	sp, r7
 800db64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800db68 <inv_icm20948_serif_read_reg>:
	return s->max_write;
}

static inline int inv_icm20948_serif_read_reg(struct inv_icm20948_serif * s,
		uint8_t reg, uint8_t * buf, uint32_t len)
{
 800db68:	b590      	push	{r4, r7, lr}
 800db6a:	b085      	sub	sp, #20
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	60f8      	str	r0, [r7, #12]
 800db70:	607a      	str	r2, [r7, #4]
 800db72:	603b      	str	r3, [r7, #0]
 800db74:	460b      	mov	r3, r1
 800db76:	72fb      	strb	r3, [r7, #11]
	assert(s);
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d105      	bne.n	800db8a <inv_icm20948_serif_read_reg+0x22>
 800db7e:	4b10      	ldr	r3, [pc, #64]	@ (800dbc0 <inv_icm20948_serif_read_reg+0x58>)
 800db80:	4a10      	ldr	r2, [pc, #64]	@ (800dbc4 <inv_icm20948_serif_read_reg+0x5c>)
 800db82:	214e      	movs	r1, #78	@ 0x4e
 800db84:	4810      	ldr	r0, [pc, #64]	@ (800dbc8 <inv_icm20948_serif_read_reg+0x60>)
 800db86:	f003 fc93 	bl	80114b0 <__assert_func>

	if(len > s->max_read)
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	68db      	ldr	r3, [r3, #12]
 800db8e:	683a      	ldr	r2, [r7, #0]
 800db90:	429a      	cmp	r2, r3
 800db92:	d902      	bls.n	800db9a <inv_icm20948_serif_read_reg+0x32>
		return INV_ERROR_SIZE;
 800db94:	f06f 0304 	mvn.w	r3, #4
 800db98:	e00e      	b.n	800dbb8 <inv_icm20948_serif_read_reg+0x50>

	if(s->read_reg(s->context, reg, buf, len) != 0)
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	685c      	ldr	r4, [r3, #4]
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	6818      	ldr	r0, [r3, #0]
 800dba2:	7af9      	ldrb	r1, [r7, #11]
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	687a      	ldr	r2, [r7, #4]
 800dba8:	47a0      	blx	r4
 800dbaa:	4603      	mov	r3, r0
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d002      	beq.n	800dbb6 <inv_icm20948_serif_read_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 800dbb0:	f06f 0302 	mvn.w	r3, #2
 800dbb4:	e000      	b.n	800dbb8 <inv_icm20948_serif_read_reg+0x50>

	return 0;
 800dbb6:	2300      	movs	r3, #0
}
 800dbb8:	4618      	mov	r0, r3
 800dbba:	3714      	adds	r7, #20
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd90      	pop	{r4, r7, pc}
 800dbc0:	08017d10 	.word	0x08017d10
 800dbc4:	0801b8e8 	.word	0x0801b8e8
 800dbc8:	08017d14 	.word	0x08017d14

0800dbcc <inv_icm20948_serif_write_reg>:

static inline int inv_icm20948_serif_write_reg(struct inv_icm20948_serif * s,
		uint8_t reg, const uint8_t * buf, uint32_t len)
{
 800dbcc:	b590      	push	{r4, r7, lr}
 800dbce:	b085      	sub	sp, #20
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	60f8      	str	r0, [r7, #12]
 800dbd4:	607a      	str	r2, [r7, #4]
 800dbd6:	603b      	str	r3, [r7, #0]
 800dbd8:	460b      	mov	r3, r1
 800dbda:	72fb      	strb	r3, [r7, #11]
	assert(s);
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d105      	bne.n	800dbee <inv_icm20948_serif_write_reg+0x22>
 800dbe2:	4b10      	ldr	r3, [pc, #64]	@ (800dc24 <inv_icm20948_serif_write_reg+0x58>)
 800dbe4:	4a10      	ldr	r2, [pc, #64]	@ (800dc28 <inv_icm20948_serif_write_reg+0x5c>)
 800dbe6:	215c      	movs	r1, #92	@ 0x5c
 800dbe8:	4810      	ldr	r0, [pc, #64]	@ (800dc2c <inv_icm20948_serif_write_reg+0x60>)
 800dbea:	f003 fc61 	bl	80114b0 <__assert_func>

	if(len > s->max_write)
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	691b      	ldr	r3, [r3, #16]
 800dbf2:	683a      	ldr	r2, [r7, #0]
 800dbf4:	429a      	cmp	r2, r3
 800dbf6:	d902      	bls.n	800dbfe <inv_icm20948_serif_write_reg+0x32>
		return INV_ERROR_SIZE;
 800dbf8:	f06f 0304 	mvn.w	r3, #4
 800dbfc:	e00e      	b.n	800dc1c <inv_icm20948_serif_write_reg+0x50>

	if(s->write_reg(s->context, reg, buf, len) != 0)
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	689c      	ldr	r4, [r3, #8]
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	6818      	ldr	r0, [r3, #0]
 800dc06:	7af9      	ldrb	r1, [r7, #11]
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	687a      	ldr	r2, [r7, #4]
 800dc0c:	47a0      	blx	r4
 800dc0e:	4603      	mov	r3, r0
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d002      	beq.n	800dc1a <inv_icm20948_serif_write_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 800dc14:	f06f 0302 	mvn.w	r3, #2
 800dc18:	e000      	b.n	800dc1c <inv_icm20948_serif_write_reg+0x50>

	return 0;
 800dc1a:	2300      	movs	r3, #0
}
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	3714      	adds	r7, #20
 800dc20:	46bd      	mov	sp, r7
 800dc22:	bd90      	pop	{r4, r7, pc}
 800dc24:	08017d10 	.word	0x08017d10
 800dc28:	0801b904 	.word	0x0801b904
 800dc2c:	08017d14 	.word	0x08017d14

0800dc30 <inv_icm20948_read_reg>:
#include "Icm20948.h"

struct inv_icm20948 * icm20948_instance;

int inv_icm20948_read_reg(struct inv_icm20948 * s, uint8_t reg,	uint8_t * buf, uint32_t len)
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	b084      	sub	sp, #16
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	60f8      	str	r0, [r7, #12]
 800dc38:	607a      	str	r2, [r7, #4]
 800dc3a:	603b      	str	r3, [r7, #0]
 800dc3c:	460b      	mov	r3, r1
 800dc3e:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_read_reg(&s->serif, reg, buf, len);
 800dc40:	68f8      	ldr	r0, [r7, #12]
 800dc42:	7af9      	ldrb	r1, [r7, #11]
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	687a      	ldr	r2, [r7, #4]
 800dc48:	f7ff ff8e 	bl	800db68 <inv_icm20948_serif_read_reg>
 800dc4c:	4603      	mov	r3, r0
}
 800dc4e:	4618      	mov	r0, r3
 800dc50:	3710      	adds	r7, #16
 800dc52:	46bd      	mov	sp, r7
 800dc54:	bd80      	pop	{r7, pc}

0800dc56 <inv_icm20948_write_reg>:

int inv_icm20948_write_reg(struct inv_icm20948 * s, uint8_t reg, const uint8_t * buf, uint32_t len)
{
 800dc56:	b580      	push	{r7, lr}
 800dc58:	b084      	sub	sp, #16
 800dc5a:	af00      	add	r7, sp, #0
 800dc5c:	60f8      	str	r0, [r7, #12]
 800dc5e:	607a      	str	r2, [r7, #4]
 800dc60:	603b      	str	r3, [r7, #0]
 800dc62:	460b      	mov	r3, r1
 800dc64:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_write_reg(&s->serif, reg, buf, len);
 800dc66:	68f8      	ldr	r0, [r7, #12]
 800dc68:	7af9      	ldrb	r1, [r7, #11]
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	687a      	ldr	r2, [r7, #4]
 800dc6e:	f7ff ffad 	bl	800dbcc <inv_icm20948_serif_write_reg>
 800dc72:	4603      	mov	r3, r0
}
 800dc74:	4618      	mov	r0, r3
 800dc76:	3710      	adds	r7, #16
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd80      	pop	{r7, pc}

0800dc7c <inv_icm20948_sleep_100us>:

void inv_icm20948_sleep_100us(unsigned long nHowMany100MicroSecondsToSleep)  // time in 100 us
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b082      	sub	sp, #8
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
	inv_icm20948_sleep_us(nHowMany100MicroSecondsToSleep * 100);
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	2264      	movs	r2, #100	@ 0x64
 800dc88:	fb02 f303 	mul.w	r3, r2, r3
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	f7f4 f953 	bl	8001f38 <inv_icm20948_sleep_us>
}
 800dc92:	bf00      	nop
 800dc94:	3708      	adds	r7, #8
 800dc96:	46bd      	mov	sp, r7
 800dc98:	bd80      	pop	{r7, pc}

0800dc9a <inv_icm20948_transport_init>:
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"
#include "Icm20948DataBaseControl.h"

void inv_icm20948_transport_init(struct inv_icm20948 * s)
{
 800dc9a:	b480      	push	{r7}
 800dc9c:	b083      	sub	sp, #12
 800dc9e:	af00      	add	r7, sp, #0
 800dca0:	6078      	str	r0, [r7, #4]
	s->lastBank = 0x7E;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	227e      	movs	r2, #126	@ 0x7e
 800dca6:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db
	s->lLastBankSelected = 0xFF;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	22ff      	movs	r2, #255	@ 0xff
 800dcae:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
}
 800dcb2:	bf00      	nop
 800dcb4:	370c      	adds	r7, #12
 800dcb6:	46bd      	mov	sp, r7
 800dcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbc:	4770      	bx	lr

0800dcbe <check_reg_access_lp_disable>:

static uint8_t check_reg_access_lp_disable(struct inv_icm20948 * s, unsigned short reg)
{
 800dcbe:	b580      	push	{r7, lr}
 800dcc0:	b082      	sub	sp, #8
 800dcc2:	af00      	add	r7, sp, #0
 800dcc4:	6078      	str	r0, [r7, #4]
 800dcc6:	460b      	mov	r3, r1
 800dcc8:	807b      	strh	r3, [r7, #2]
	switch(reg){
 800dcca:	887b      	ldrh	r3, [r7, #2]
 800dccc:	2b7f      	cmp	r3, #127	@ 0x7f
 800dcce:	dc1c      	bgt.n	800dd0a <check_reg_access_lp_disable+0x4c>
 800dcd0:	2b7e      	cmp	r3, #126	@ 0x7e
 800dcd2:	da18      	bge.n	800dd06 <check_reg_access_lp_disable+0x48>
 800dcd4:	2b76      	cmp	r3, #118	@ 0x76
 800dcd6:	d016      	beq.n	800dd06 <check_reg_access_lp_disable+0x48>
 800dcd8:	2b76      	cmp	r3, #118	@ 0x76
 800dcda:	dc16      	bgt.n	800dd0a <check_reg_access_lp_disable+0x4c>
 800dcdc:	2b72      	cmp	r3, #114	@ 0x72
 800dcde:	dc14      	bgt.n	800dd0a <check_reg_access_lp_disable+0x4c>
 800dce0:	2b70      	cmp	r3, #112	@ 0x70
 800dce2:	da0b      	bge.n	800dcfc <check_reg_access_lp_disable+0x3e>
 800dce4:	2b19      	cmp	r3, #25
 800dce6:	dc10      	bgt.n	800dd0a <check_reg_access_lp_disable+0x4c>
 800dce8:	2b18      	cmp	r3, #24
 800dcea:	da0c      	bge.n	800dd06 <check_reg_access_lp_disable+0x48>
 800dcec:	2b07      	cmp	r3, #7
 800dcee:	dc02      	bgt.n	800dcf6 <check_reg_access_lp_disable+0x38>
 800dcf0:	2b05      	cmp	r3, #5
 800dcf2:	da03      	bge.n	800dcfc <check_reg_access_lp_disable+0x3e>
		case REG_INT_STATUS:     /** (BANK_0 | 0x19) */
		case REG_DMP_INT_STATUS: /** (BANK_0 | 0x18) */
			return 0;
			break;
		default:
			break;
 800dcf4:	e009      	b.n	800dd0a <check_reg_access_lp_disable+0x4c>
 800dcf6:	3b0f      	subs	r3, #15
	switch(reg){
 800dcf8:	2b01      	cmp	r3, #1
 800dcfa:	d806      	bhi.n	800dd0a <check_reg_access_lp_disable+0x4c>
			return inv_icm20948_ctrl_get_batch_mode_status(s);
 800dcfc:	6878      	ldr	r0, [r7, #4]
 800dcfe:	f7f8 fbe6 	bl	80064ce <inv_icm20948_ctrl_get_batch_mode_status>
 800dd02:	4603      	mov	r3, r0
 800dd04:	e003      	b.n	800dd0e <check_reg_access_lp_disable+0x50>
			return 0;
 800dd06:	2300      	movs	r3, #0
 800dd08:	e001      	b.n	800dd0e <check_reg_access_lp_disable+0x50>
			break;
 800dd0a:	bf00      	nop
    }
    return 1;
 800dd0c:	2301      	movs	r3, #1
}
 800dd0e:	4618      	mov	r0, r3
 800dd10:	3708      	adds	r7, #8
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd80      	pop	{r7, pc}

0800dd16 <inv_set_bank>:
*  @param[in]  register bank number
*  @return     0 if successful.
*/

static int inv_set_bank(struct inv_icm20948 * s, unsigned char bank)
{
 800dd16:	b580      	push	{r7, lr}
 800dd18:	b084      	sub	sp, #16
 800dd1a:	af00      	add	r7, sp, #0
 800dd1c:	6078      	str	r0, [r7, #4]
 800dd1e:	460b      	mov	r3, r1
 800dd20:	70fb      	strb	r3, [r7, #3]
	int result;
    //if bank reg was set before, just return
    if(bank==s->lastBank) 
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	f893 34db 	ldrb.w	r3, [r3, #1243]	@ 0x4db
 800dd28:	78fa      	ldrb	r2, [r7, #3]
 800dd2a:	429a      	cmp	r2, r3
 800dd2c:	d101      	bne.n	800dd32 <inv_set_bank+0x1c>
        return 0;
 800dd2e:	2300      	movs	r3, #0
 800dd30:	e031      	b.n	800dd96 <inv_set_bank+0x80>
    else 
        s->lastBank = bank;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	78fa      	ldrb	r2, [r7, #3]
 800dd36:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db

    result = inv_icm20948_read_reg(s, REG_BANK_SEL, &s->reg, 1);
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 800dd40:	2301      	movs	r3, #1
 800dd42:	217f      	movs	r1, #127	@ 0x7f
 800dd44:	6878      	ldr	r0, [r7, #4]
 800dd46:	f7ff ff73 	bl	800dc30 <inv_icm20948_read_reg>
 800dd4a:	60f8      	str	r0, [r7, #12]

    if (result)
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d001      	beq.n	800dd56 <inv_set_bank+0x40>
		return result;
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	e01f      	b.n	800dd96 <inv_set_bank+0x80>
    
	s->reg &= 0xce;
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 800dd5c:	f023 0331 	bic.w	r3, r3, #49	@ 0x31
 800dd60:	b2da      	uxtb	r2, r3
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
	s->reg |= (bank << 4);
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 800dd6e:	b25a      	sxtb	r2, r3
 800dd70:	78fb      	ldrb	r3, [r7, #3]
 800dd72:	011b      	lsls	r3, r3, #4
 800dd74:	b25b      	sxtb	r3, r3
 800dd76:	4313      	orrs	r3, r2
 800dd78:	b25b      	sxtb	r3, r3
 800dd7a:	b2da      	uxtb	r2, r3
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
    result = inv_icm20948_write_reg(s, REG_BANK_SEL, &s->reg, 1);
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 800dd88:	2301      	movs	r3, #1
 800dd8a:	217f      	movs	r1, #127	@ 0x7f
 800dd8c:	6878      	ldr	r0, [r7, #4]
 800dd8e:	f7ff ff62 	bl	800dc56 <inv_icm20948_write_reg>
 800dd92:	60f8      	str	r0, [r7, #12]

	return result;
 800dd94:	68fb      	ldr	r3, [r7, #12]
}
 800dd96:	4618      	mov	r0, r3
 800dd98:	3710      	adds	r7, #16
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	bd80      	pop	{r7, pc}

0800dd9e <inv_icm20948_write_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, const unsigned char *data)
{
 800dd9e:	b580      	push	{r7, lr}
 800dda0:	b088      	sub	sp, #32
 800dda2:	af00      	add	r7, sp, #0
 800dda4:	60f8      	str	r0, [r7, #12]
 800dda6:	607a      	str	r2, [r7, #4]
 800dda8:	603b      	str	r3, [r7, #0]
 800ddaa:	460b      	mov	r3, r1
 800ddac:	817b      	strh	r3, [r7, #10]
    int result = 0;
 800ddae:	2300      	movs	r3, #0
 800ddb0:	61fb      	str	r3, [r7, #28]
	unsigned int bytesWrite = 0;
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	61bb      	str	r3, [r7, #24]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800ddb6:	897b      	ldrh	r3, [r7, #10]
 800ddb8:	b2db      	uxtb	r3, r3
 800ddba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ddbe:	75fb      	strb	r3, [r7, #23]

    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800ddc0:	68f8      	ldr	r0, [r7, #12]
 800ddc2:	f7f8 febf 	bl	8006b44 <inv_icm20948_get_chip_power_state>
 800ddc6:	4603      	mov	r3, r0
 800ddc8:	75bb      	strb	r3, [r7, #22]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800ddca:	7dbb      	ldrb	r3, [r7, #22]
 800ddcc:	f003 0301 	and.w	r3, r3, #1
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d105      	bne.n	800dde0 <inv_icm20948_write_mems_reg+0x42>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800ddd4:	2201      	movs	r2, #1
 800ddd6:	2101      	movs	r1, #1
 800ddd8:	68f8      	ldr	r0, [r7, #12]
 800ddda:	f7f8 fe09 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800ddde:	61f8      	str	r0, [r7, #28]

    if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be disabled   
 800dde0:	897b      	ldrh	r3, [r7, #10]
 800dde2:	4619      	mov	r1, r3
 800dde4:	68f8      	ldr	r0, [r7, #12]
 800dde6:	f7ff ff6a 	bl	800dcbe <check_reg_access_lp_disable>
 800ddea:	4603      	mov	r3, r0
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d008      	beq.n	800de02 <inv_icm20948_write_mems_reg+0x64>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800ddf0:	2200      	movs	r2, #0
 800ddf2:	2102      	movs	r1, #2
 800ddf4:	68f8      	ldr	r0, [r7, #12]
 800ddf6:	f7f8 fdfb 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800ddfa:	4602      	mov	r2, r0
 800ddfc:	69fb      	ldr	r3, [r7, #28]
 800ddfe:	4313      	orrs	r3, r2
 800de00:	61fb      	str	r3, [r7, #28]

    result |= inv_set_bank(s, reg >> 7);
 800de02:	897b      	ldrh	r3, [r7, #10]
 800de04:	09db      	lsrs	r3, r3, #7
 800de06:	b29b      	uxth	r3, r3
 800de08:	b2db      	uxtb	r3, r3
 800de0a:	4619      	mov	r1, r3
 800de0c:	68f8      	ldr	r0, [r7, #12]
 800de0e:	f7ff ff82 	bl	800dd16 <inv_set_bank>
 800de12:	4602      	mov	r2, r0
 800de14:	69fb      	ldr	r3, [r7, #28]
 800de16:	4313      	orrs	r3, r2
 800de18:	61fb      	str	r3, [r7, #28]
    
	while (bytesWrite<length) 
 800de1a:	e01f      	b.n	800de5c <inv_icm20948_write_mems_reg+0xbe>
	{
		int thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWrite);
 800de1c:	687a      	ldr	r2, [r7, #4]
 800de1e:	69bb      	ldr	r3, [r7, #24]
 800de20:	1ad3      	subs	r3, r2, r3
 800de22:	2b10      	cmp	r3, #16
 800de24:	bf28      	it	cs
 800de26:	2310      	movcs	r3, #16
 800de28:	613b      	str	r3, [r7, #16]
        
        result |= inv_icm20948_write_reg(s, regOnly+bytesWrite,&data[bytesWrite], thisLen);
 800de2a:	69bb      	ldr	r3, [r7, #24]
 800de2c:	b2da      	uxtb	r2, r3
 800de2e:	7dfb      	ldrb	r3, [r7, #23]
 800de30:	4413      	add	r3, r2
 800de32:	b2d9      	uxtb	r1, r3
 800de34:	683a      	ldr	r2, [r7, #0]
 800de36:	69bb      	ldr	r3, [r7, #24]
 800de38:	441a      	add	r2, r3
 800de3a:	693b      	ldr	r3, [r7, #16]
 800de3c:	68f8      	ldr	r0, [r7, #12]
 800de3e:	f7ff ff0a 	bl	800dc56 <inv_icm20948_write_reg>
 800de42:	4602      	mov	r2, r0
 800de44:	69fb      	ldr	r3, [r7, #28]
 800de46:	4313      	orrs	r3, r2
 800de48:	61fb      	str	r3, [r7, #28]

		if (result)
 800de4a:	69fb      	ldr	r3, [r7, #28]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d001      	beq.n	800de54 <inv_icm20948_write_mems_reg+0xb6>
			return result;
 800de50:	69fb      	ldr	r3, [r7, #28]
 800de52:	e019      	b.n	800de88 <inv_icm20948_write_mems_reg+0xea>
        
		bytesWrite += thisLen;
 800de54:	693b      	ldr	r3, [r7, #16]
 800de56:	69ba      	ldr	r2, [r7, #24]
 800de58:	4413      	add	r3, r2
 800de5a:	61bb      	str	r3, [r7, #24]
	while (bytesWrite<length) 
 800de5c:	69ba      	ldr	r2, [r7, #24]
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	429a      	cmp	r2, r3
 800de62:	d3db      	bcc.n	800de1c <inv_icm20948_write_mems_reg+0x7e>
	}

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 800de64:	897b      	ldrh	r3, [r7, #10]
 800de66:	4619      	mov	r1, r3
 800de68:	68f8      	ldr	r0, [r7, #12]
 800de6a:	f7ff ff28 	bl	800dcbe <check_reg_access_lp_disable>
 800de6e:	4603      	mov	r3, r0
 800de70:	2b00      	cmp	r3, #0
 800de72:	d008      	beq.n	800de86 <inv_icm20948_write_mems_reg+0xe8>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800de74:	2201      	movs	r2, #1
 800de76:	2102      	movs	r1, #2
 800de78:	68f8      	ldr	r0, [r7, #12]
 800de7a:	f7f8 fdb9 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800de7e:	4602      	mov	r2, r0
 800de80:	69fb      	ldr	r3, [r7, #28]
 800de82:	4313      	orrs	r3, r2
 800de84:	61fb      	str	r3, [r7, #28]

	return result;
 800de86:	69fb      	ldr	r3, [r7, #28]
}
 800de88:	4618      	mov	r0, r3
 800de8a:	3720      	adds	r7, #32
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bd80      	pop	{r7, pc}

0800de90 <inv_icm20948_write_single_mems_reg>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg(struct inv_icm20948 * s, uint16_t reg, const unsigned char data)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b084      	sub	sp, #16
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
 800de98:	460b      	mov	r3, r1
 800de9a:	807b      	strh	r3, [r7, #2]
 800de9c:	4613      	mov	r3, r2
 800de9e:	707b      	strb	r3, [r7, #1]
    int result = 0;
 800dea0:	2300      	movs	r3, #0
 800dea2:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800dea4:	887b      	ldrh	r3, [r7, #2]
 800dea6:	b2db      	uxtb	r3, r3
 800dea8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800deac:	72fb      	strb	r3, [r7, #11]


    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800deae:	6878      	ldr	r0, [r7, #4]
 800deb0:	f7f8 fe48 	bl	8006b44 <inv_icm20948_get_chip_power_state>
 800deb4:	4603      	mov	r3, r0
 800deb6:	72bb      	strb	r3, [r7, #10]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800deb8:	7abb      	ldrb	r3, [r7, #10]
 800deba:	f003 0301 	and.w	r3, r3, #1
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d105      	bne.n	800dece <inv_icm20948_write_single_mems_reg+0x3e>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800dec2:	2201      	movs	r2, #1
 800dec4:	2101      	movs	r1, #1
 800dec6:	6878      	ldr	r0, [r7, #4]
 800dec8:	f7f8 fd92 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800decc:	60f8      	str	r0, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 800dece:	887b      	ldrh	r3, [r7, #2]
 800ded0:	4619      	mov	r1, r3
 800ded2:	6878      	ldr	r0, [r7, #4]
 800ded4:	f7ff fef3 	bl	800dcbe <check_reg_access_lp_disable>
 800ded8:	4603      	mov	r3, r0
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d008      	beq.n	800def0 <inv_icm20948_write_single_mems_reg+0x60>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800dede:	2200      	movs	r2, #0
 800dee0:	2102      	movs	r1, #2
 800dee2:	6878      	ldr	r0, [r7, #4]
 800dee4:	f7f8 fd84 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800dee8:	4602      	mov	r2, r0
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	4313      	orrs	r3, r2
 800deee:	60fb      	str	r3, [r7, #12]

    result |= inv_set_bank(s, reg >> 7);
 800def0:	887b      	ldrh	r3, [r7, #2]
 800def2:	09db      	lsrs	r3, r3, #7
 800def4:	b29b      	uxth	r3, r3
 800def6:	b2db      	uxtb	r3, r3
 800def8:	4619      	mov	r1, r3
 800defa:	6878      	ldr	r0, [r7, #4]
 800defc:	f7ff ff0b 	bl	800dd16 <inv_set_bank>
 800df00:	4602      	mov	r2, r0
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	4313      	orrs	r3, r2
 800df06:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 800df08:	1c7a      	adds	r2, r7, #1
 800df0a:	7af9      	ldrb	r1, [r7, #11]
 800df0c:	2301      	movs	r3, #1
 800df0e:	6878      	ldr	r0, [r7, #4]
 800df10:	f7ff fea1 	bl	800dc56 <inv_icm20948_write_reg>
 800df14:	4602      	mov	r2, r0
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	4313      	orrs	r3, r2
 800df1a:	60fb      	str	r3, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 800df1c:	887b      	ldrh	r3, [r7, #2]
 800df1e:	4619      	mov	r1, r3
 800df20:	6878      	ldr	r0, [r7, #4]
 800df22:	f7ff fecc 	bl	800dcbe <check_reg_access_lp_disable>
 800df26:	4603      	mov	r3, r0
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d008      	beq.n	800df3e <inv_icm20948_write_single_mems_reg+0xae>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800df2c:	2201      	movs	r2, #1
 800df2e:	2102      	movs	r1, #2
 800df30:	6878      	ldr	r0, [r7, #4]
 800df32:	f7f8 fd5d 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800df36:	4602      	mov	r2, r0
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	4313      	orrs	r3, r2
 800df3c:	60fb      	str	r3, [r7, #12]

    return result;
 800df3e:	68fb      	ldr	r3, [r7, #12]
}
 800df40:	4618      	mov	r0, r3
 800df42:	3710      	adds	r7, #16
 800df44:	46bd      	mov	sp, r7
 800df46:	bd80      	pop	{r7, pc}

0800df48 <inv_icm20948_read_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_read_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, unsigned char *data)
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b08c      	sub	sp, #48	@ 0x30
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	60f8      	str	r0, [r7, #12]
 800df50:	607a      	str	r2, [r7, #4]
 800df52:	603b      	str	r3, [r7, #0]
 800df54:	460b      	mov	r3, r1
 800df56:	817b      	strh	r3, [r7, #10]
	int result = 0;
 800df58:	2300      	movs	r3, #0
 800df5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	unsigned int bytesRead = 0;
 800df5c:	2300      	movs	r3, #0
 800df5e:	62bb      	str	r3, [r7, #40]	@ 0x28
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800df60:	897b      	ldrh	r3, [r7, #10]
 800df62:	b2db      	uxtb	r3, r3
 800df64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df68:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	unsigned char i, dat[INV_MAX_SERIAL_READ];
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800df6c:	68f8      	ldr	r0, [r7, #12]
 800df6e:	f7f8 fde9 	bl	8006b44 <inv_icm20948_get_chip_power_state>
 800df72:	4603      	mov	r3, r0
 800df74:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800df78:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800df7c:	f003 0301 	and.w	r3, r3, #1
 800df80:	2b00      	cmp	r3, #0
 800df82:	d105      	bne.n	800df90 <inv_icm20948_read_mems_reg+0x48>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800df84:	2201      	movs	r2, #1
 800df86:	2101      	movs	r1, #1
 800df88:	68f8      	ldr	r0, [r7, #12]
 800df8a:	f7f8 fd31 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800df8e:	62f8      	str	r0, [r7, #44]	@ 0x2c

	if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 800df90:	897b      	ldrh	r3, [r7, #10]
 800df92:	4619      	mov	r1, r3
 800df94:	68f8      	ldr	r0, [r7, #12]
 800df96:	f7ff fe92 	bl	800dcbe <check_reg_access_lp_disable>
 800df9a:	4603      	mov	r3, r0
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d008      	beq.n	800dfb2 <inv_icm20948_read_mems_reg+0x6a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	2102      	movs	r1, #2
 800dfa4:	68f8      	ldr	r0, [r7, #12]
 800dfa6:	f7f8 fd23 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800dfaa:	4602      	mov	r2, r0
 800dfac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfae:	4313      	orrs	r3, r2
 800dfb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	result |= inv_set_bank(s, reg >> 7);
 800dfb2:	897b      	ldrh	r3, [r7, #10]
 800dfb4:	09db      	lsrs	r3, r3, #7
 800dfb6:	b29b      	uxth	r3, r3
 800dfb8:	b2db      	uxtb	r3, r3
 800dfba:	4619      	mov	r1, r3
 800dfbc:	68f8      	ldr	r0, [r7, #12]
 800dfbe:	f7ff feaa 	bl	800dd16 <inv_set_bank>
 800dfc2:	4602      	mov	r2, r0
 800dfc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfc6:	4313      	orrs	r3, r2
 800dfc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

	while (bytesRead<length) 
 800dfca:	e038      	b.n	800e03e <inv_icm20948_read_mems_reg+0xf6>
	{
		int thisLen = min(INV_MAX_SERIAL_READ, length-bytesRead);
 800dfcc:	687a      	ldr	r2, [r7, #4]
 800dfce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfd0:	1ad3      	subs	r3, r2, r3
 800dfd2:	2b10      	cmp	r3, #16
 800dfd4:	bf28      	it	cs
 800dfd6:	2310      	movcs	r3, #16
 800dfd8:	623b      	str	r3, [r7, #32]
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800dfe0:	2b02      	cmp	r3, #2
 800dfe2:	d112      	bne.n	800e00a <inv_icm20948_read_mems_reg+0xc2>
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &dat[bytesRead], thisLen);
 800dfe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfe6:	b2da      	uxtb	r2, r3
 800dfe8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800dfec:	4413      	add	r3, r2
 800dfee:	b2d9      	uxtb	r1, r3
 800dff0:	f107 0210 	add.w	r2, r7, #16
 800dff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dff6:	441a      	add	r2, r3
 800dff8:	6a3b      	ldr	r3, [r7, #32]
 800dffa:	68f8      	ldr	r0, [r7, #12]
 800dffc:	f7ff fe18 	bl	800dc30 <inv_icm20948_read_reg>
 800e000:	4602      	mov	r2, r0
 800e002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e004:	4313      	orrs	r3, r2
 800e006:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e008:	e010      	b.n	800e02c <inv_icm20948_read_mems_reg+0xe4>
		} else {
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &data[bytesRead],thisLen);
 800e00a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e00c:	b2da      	uxtb	r2, r3
 800e00e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e012:	4413      	add	r3, r2
 800e014:	b2d9      	uxtb	r1, r3
 800e016:	683a      	ldr	r2, [r7, #0]
 800e018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e01a:	441a      	add	r2, r3
 800e01c:	6a3b      	ldr	r3, [r7, #32]
 800e01e:	68f8      	ldr	r0, [r7, #12]
 800e020:	f7ff fe06 	bl	800dc30 <inv_icm20948_read_reg>
 800e024:	4602      	mov	r2, r0
 800e026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e028:	4313      	orrs	r3, r2
 800e02a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}

		if (result)
 800e02c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d001      	beq.n	800e036 <inv_icm20948_read_mems_reg+0xee>
			return result;
 800e032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e034:	e037      	b.n	800e0a6 <inv_icm20948_read_mems_reg+0x15e>

		bytesRead += thisLen;
 800e036:	6a3b      	ldr	r3, [r7, #32]
 800e038:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e03a:	4413      	add	r3, r2
 800e03c:	62bb      	str	r3, [r7, #40]	@ 0x28
	while (bytesRead<length) 
 800e03e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	429a      	cmp	r2, r3
 800e044:	d3c2      	bcc.n	800dfcc <inv_icm20948_read_mems_reg+0x84>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800e04c:	2b02      	cmp	r3, #2
 800e04e:	d118      	bne.n	800e082 <inv_icm20948_read_mems_reg+0x13a>
		for (i=0; i< length; i++) {
 800e050:	2300      	movs	r3, #0
 800e052:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e056:	e00f      	b.n	800e078 <inv_icm20948_read_mems_reg+0x130>
			*data= dat[i];
 800e058:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e05c:	3330      	adds	r3, #48	@ 0x30
 800e05e:	443b      	add	r3, r7
 800e060:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 800e064:	683b      	ldr	r3, [r7, #0]
 800e066:	701a      	strb	r2, [r3, #0]
			 data++;
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	3301      	adds	r3, #1
 800e06c:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 800e06e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e072:	3301      	adds	r3, #1
 800e074:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e078:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e07c:	687a      	ldr	r2, [r7, #4]
 800e07e:	429a      	cmp	r2, r3
 800e080:	d8ea      	bhi.n	800e058 <inv_icm20948_read_mems_reg+0x110>
		}
	}

	if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be enabled  
 800e082:	897b      	ldrh	r3, [r7, #10]
 800e084:	4619      	mov	r1, r3
 800e086:	68f8      	ldr	r0, [r7, #12]
 800e088:	f7ff fe19 	bl	800dcbe <check_reg_access_lp_disable>
 800e08c:	4603      	mov	r3, r0
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d008      	beq.n	800e0a4 <inv_icm20948_read_mems_reg+0x15c>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);  //Enable LP_EN
 800e092:	2201      	movs	r2, #1
 800e094:	2102      	movs	r1, #2
 800e096:	68f8      	ldr	r0, [r7, #12]
 800e098:	f7f8 fcaa 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800e09c:	4602      	mov	r2, r0
 800e09e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0a0:	4313      	orrs	r3, r2
 800e0a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	return result;
 800e0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	3730      	adds	r7, #48	@ 0x30
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	bd80      	pop	{r7, pc}

0800e0ae <inv_icm20948_read_mems>:
*  @param[in]  number of byte to be read
*  @param[in]  input data from the register
*  @return     0 if successful.
*/
int inv_icm20948_read_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, unsigned char *data)
{
 800e0ae:	b580      	push	{r7, lr}
 800e0b0:	b08e      	sub	sp, #56	@ 0x38
 800e0b2:	af00      	add	r7, sp, #0
 800e0b4:	60f8      	str	r0, [r7, #12]
 800e0b6:	607a      	str	r2, [r7, #4]
 800e0b8:	603b      	str	r3, [r7, #0]
 800e0ba:	460b      	mov	r3, r1
 800e0bc:	817b      	strh	r3, [r7, #10]
	int result=0;
 800e0be:	2300      	movs	r3, #0
 800e0c0:	637b      	str	r3, [r7, #52]	@ 0x34
	unsigned int bytesWritten = 0;
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	633b      	str	r3, [r7, #48]	@ 0x30
	unsigned int thisLen;
	unsigned char i, dat[INV_MAX_SERIAL_READ] = {0};
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	61bb      	str	r3, [r7, #24]
 800e0ca:	f107 031c 	add.w	r3, r7, #28
 800e0ce:	2200      	movs	r2, #0
 800e0d0:	601a      	str	r2, [r3, #0]
 800e0d2:	605a      	str	r2, [r3, #4]
 800e0d4:	609a      	str	r2, [r3, #8]
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800e0d6:	68f8      	ldr	r0, [r7, #12]
 800e0d8:	f7f8 fd34 	bl	8006b44 <inv_icm20948_get_chip_power_state>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	unsigned char lBankSelected;
	unsigned char lStartAddrSelected;

	if(!data)
 800e0e2:	683b      	ldr	r3, [r7, #0]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d102      	bne.n	800e0ee <inv_icm20948_read_mems+0x40>
		return -1;
 800e0e8:	f04f 33ff 	mov.w	r3, #4294967295
 800e0ec:	e0bf      	b.n	800e26e <inv_icm20948_read_mems+0x1c0>

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800e0ee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e0f2:	f003 0301 	and.w	r3, r3, #1
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d105      	bne.n	800e106 <inv_icm20948_read_mems+0x58>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800e0fa:	2201      	movs	r2, #1
 800e0fc:	2101      	movs	r1, #1
 800e0fe:	68f8      	ldr	r0, [r7, #12]
 800e100:	f7f8 fc76 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800e104:	6378      	str	r0, [r7, #52]	@ 0x34

	if(check_reg_access_lp_disable(s, reg))
 800e106:	897b      	ldrh	r3, [r7, #10]
 800e108:	4619      	mov	r1, r3
 800e10a:	68f8      	ldr	r0, [r7, #12]
 800e10c:	f7ff fdd7 	bl	800dcbe <check_reg_access_lp_disable>
 800e110:	4603      	mov	r3, r0
 800e112:	2b00      	cmp	r3, #0
 800e114:	d008      	beq.n	800e128 <inv_icm20948_read_mems+0x7a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 800e116:	2200      	movs	r2, #0
 800e118:	2102      	movs	r1, #2
 800e11a:	68f8      	ldr	r0, [r7, #12]
 800e11c:	f7f8 fc68 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800e120:	4602      	mov	r2, r0
 800e122:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e124:	4313      	orrs	r3, r2
 800e126:	637b      	str	r3, [r7, #52]	@ 0x34

	result |= inv_set_bank(s, 0);
 800e128:	2100      	movs	r1, #0
 800e12a:	68f8      	ldr	r0, [r7, #12]
 800e12c:	f7ff fdf3 	bl	800dd16 <inv_set_bank>
 800e130:	4602      	mov	r2, r0
 800e132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e134:	4313      	orrs	r3, r2
 800e136:	637b      	str	r3, [r7, #52]	@ 0x34

	lBankSelected = (reg >> 8);
 800e138:	897b      	ldrh	r3, [r7, #10]
 800e13a:	0a1b      	lsrs	r3, r3, #8
 800e13c:	b29b      	uxth	r3, r3
 800e13e:	b2db      	uxtb	r3, r3
 800e140:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	f893 24dc 	ldrb.w	r2, [r3, #1244]	@ 0x4dc
 800e148:	7dfb      	ldrb	r3, [r7, #23]
 800e14a:	429a      	cmp	r2, r3
 800e14c:	d05b      	beq.n	800e206 <inv_icm20948_read_mems+0x158>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 800e14e:	f107 0217 	add.w	r2, r7, #23
 800e152:	2301      	movs	r3, #1
 800e154:	217e      	movs	r1, #126	@ 0x7e
 800e156:	68f8      	ldr	r0, [r7, #12]
 800e158:	f7ff fd7d 	bl	800dc56 <inv_icm20948_write_reg>
 800e15c:	4602      	mov	r2, r0
 800e15e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e160:	4313      	orrs	r3, r2
 800e162:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 800e164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e166:	2b00      	cmp	r3, #0
 800e168:	d001      	beq.n	800e16e <inv_icm20948_read_mems+0xc0>
			return result;
 800e16a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e16c:	e07f      	b.n	800e26e <inv_icm20948_read_mems+0x1c0>
		s->lLastBankSelected = lBankSelected;
 800e16e:	7dfa      	ldrb	r2, [r7, #23]
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
	}

	while (bytesWritten < length) 
 800e176:	e046      	b.n	800e206 <inv_icm20948_read_mems+0x158>
	{
		lStartAddrSelected = (reg & 0xff);
 800e178:	897b      	ldrh	r3, [r7, #10]
 800e17a:	b2db      	uxtb	r3, r3
 800e17c:	75bb      	strb	r3, [r7, #22]
		/* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
		   Contents are changed after read or write of the selected memory.
		   This register must be written prior to each access to initialize the register to the proper starting address.
		   The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
		result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 800e17e:	f107 0216 	add.w	r2, r7, #22
 800e182:	2301      	movs	r3, #1
 800e184:	217c      	movs	r1, #124	@ 0x7c
 800e186:	68f8      	ldr	r0, [r7, #12]
 800e188:	f7ff fd65 	bl	800dc56 <inv_icm20948_write_reg>
 800e18c:	4602      	mov	r2, r0
 800e18e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e190:	4313      	orrs	r3, r2
 800e192:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 800e194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e196:	2b00      	cmp	r3, #0
 800e198:	d001      	beq.n	800e19e <inv_icm20948_read_mems+0xf0>
			return result;
 800e19a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e19c:	e067      	b.n	800e26e <inv_icm20948_read_mems+0x1c0>
		
		thisLen = min(INV_MAX_SERIAL_READ, length-bytesWritten);
 800e19e:	687a      	ldr	r2, [r7, #4]
 800e1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1a2:	1ad3      	subs	r3, r2, r3
 800e1a4:	2b10      	cmp	r3, #16
 800e1a6:	bf28      	it	cs
 800e1a8:	2310      	movcs	r3, #16
 800e1aa:	62bb      	str	r3, [r7, #40]	@ 0x28
		/* Write data */
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800e1b2:	2b02      	cmp	r3, #2
 800e1b4:	d10d      	bne.n	800e1d2 <inv_icm20948_read_mems+0x124>
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &dat[bytesWritten], thisLen);
 800e1b6:	f107 0218 	add.w	r2, r7, #24
 800e1ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1bc:	441a      	add	r2, r3
 800e1be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1c0:	217d      	movs	r1, #125	@ 0x7d
 800e1c2:	68f8      	ldr	r0, [r7, #12]
 800e1c4:	f7ff fd34 	bl	800dc30 <inv_icm20948_read_reg>
 800e1c8:	4602      	mov	r2, r0
 800e1ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1cc:	4313      	orrs	r3, r2
 800e1ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800e1d0:	e00b      	b.n	800e1ea <inv_icm20948_read_mems+0x13c>
		} else {
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 800e1d2:	683a      	ldr	r2, [r7, #0]
 800e1d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1d6:	441a      	add	r2, r3
 800e1d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1da:	217d      	movs	r1, #125	@ 0x7d
 800e1dc:	68f8      	ldr	r0, [r7, #12]
 800e1de:	f7ff fd27 	bl	800dc30 <inv_icm20948_read_reg>
 800e1e2:	4602      	mov	r2, r0
 800e1e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1e6:	4313      	orrs	r3, r2
 800e1e8:	637b      	str	r3, [r7, #52]	@ 0x34
		}
		if (result)
 800e1ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d001      	beq.n	800e1f4 <inv_icm20948_read_mems+0x146>
			return result;
 800e1f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1f2:	e03c      	b.n	800e26e <inv_icm20948_read_mems+0x1c0>
		
		bytesWritten += thisLen;
 800e1f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1f8:	4413      	add	r3, r2
 800e1fa:	633b      	str	r3, [r7, #48]	@ 0x30
		reg += thisLen;
 800e1fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1fe:	b29a      	uxth	r2, r3
 800e200:	897b      	ldrh	r3, [r7, #10]
 800e202:	4413      	add	r3, r2
 800e204:	817b      	strh	r3, [r7, #10]
	while (bytesWritten < length) 
 800e206:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	429a      	cmp	r2, r3
 800e20c:	d3b4      	bcc.n	800e178 <inv_icm20948_read_mems+0xca>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800e214:	2b02      	cmp	r3, #2
 800e216:	d118      	bne.n	800e24a <inv_icm20948_read_mems+0x19c>
		for (i=0; i< length; i++) {
 800e218:	2300      	movs	r3, #0
 800e21a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e21e:	e00f      	b.n	800e240 <inv_icm20948_read_mems+0x192>
			*data= dat[i];
 800e220:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e224:	3338      	adds	r3, #56	@ 0x38
 800e226:	443b      	add	r3, r7
 800e228:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	701a      	strb	r2, [r3, #0]
			 data++;
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	3301      	adds	r3, #1
 800e234:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 800e236:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e23a:	3301      	adds	r3, #1
 800e23c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e240:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e244:	687a      	ldr	r2, [r7, #4]
 800e246:	429a      	cmp	r2, r3
 800e248:	d8ea      	bhi.n	800e220 <inv_icm20948_read_mems+0x172>
		}
	}

	//Enable LP_EN if we disabled it at begining of this function.
	if(check_reg_access_lp_disable(s, reg))
 800e24a:	897b      	ldrh	r3, [r7, #10]
 800e24c:	4619      	mov	r1, r3
 800e24e:	68f8      	ldr	r0, [r7, #12]
 800e250:	f7ff fd35 	bl	800dcbe <check_reg_access_lp_disable>
 800e254:	4603      	mov	r3, r0
 800e256:	2b00      	cmp	r3, #0
 800e258:	d008      	beq.n	800e26c <inv_icm20948_read_mems+0x1be>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800e25a:	2201      	movs	r2, #1
 800e25c:	2102      	movs	r1, #2
 800e25e:	68f8      	ldr	r0, [r7, #12]
 800e260:	f7f8 fbc6 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800e264:	4602      	mov	r2, r0
 800e266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e268:	4313      	orrs	r3, r2
 800e26a:	637b      	str	r3, [r7, #52]	@ 0x34

	return result;
 800e26c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800e26e:	4618      	mov	r0, r3
 800e270:	3738      	adds	r7, #56	@ 0x38
 800e272:	46bd      	mov	sp, r7
 800e274:	bd80      	pop	{r7, pc}

0800e276 <inv_icm20948_write_mems>:
*  @param[in]   number of byte to be written
*  @param[out]  output data from the register
*  @return     0 if successful.
*/
int inv_icm20948_write_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, const unsigned char *data)
{
 800e276:	b580      	push	{r7, lr}
 800e278:	b08a      	sub	sp, #40	@ 0x28
 800e27a:	af00      	add	r7, sp, #0
 800e27c:	60f8      	str	r0, [r7, #12]
 800e27e:	607a      	str	r2, [r7, #4]
 800e280:	603b      	str	r3, [r7, #0]
 800e282:	460b      	mov	r3, r1
 800e284:	817b      	strh	r3, [r7, #10]
    int result=0;
 800e286:	2300      	movs	r3, #0
 800e288:	627b      	str	r3, [r7, #36]	@ 0x24
    unsigned int bytesWritten = 0;
 800e28a:	2300      	movs	r3, #0
 800e28c:	623b      	str	r3, [r7, #32]
    unsigned int thisLen;
    unsigned char lBankSelected;
    unsigned char lStartAddrSelected;
    
    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800e28e:	68f8      	ldr	r0, [r7, #12]
 800e290:	f7f8 fc58 	bl	8006b44 <inv_icm20948_get_chip_power_state>
 800e294:	4603      	mov	r3, r0
 800e296:	77fb      	strb	r3, [r7, #31]

    if(!data)
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d102      	bne.n	800e2a4 <inv_icm20948_write_mems+0x2e>
        return -1;
 800e29e:	f04f 33ff 	mov.w	r3, #4294967295
 800e2a2:	e07d      	b.n	800e3a0 <inv_icm20948_write_mems+0x12a>
    
    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800e2a4:	7ffb      	ldrb	r3, [r7, #31]
 800e2a6:	f003 0301 	and.w	r3, r3, #1
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d105      	bne.n	800e2ba <inv_icm20948_write_mems+0x44>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800e2ae:	2201      	movs	r2, #1
 800e2b0:	2101      	movs	r1, #1
 800e2b2:	68f8      	ldr	r0, [r7, #12]
 800e2b4:	f7f8 fb9c 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800e2b8:	6278      	str	r0, [r7, #36]	@ 0x24

    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	2102      	movs	r1, #2
 800e2be:	68f8      	ldr	r0, [r7, #12]
 800e2c0:	f7f8 fb96 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800e2c4:	4602      	mov	r2, r0
 800e2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2c8:	4313      	orrs	r3, r2
 800e2ca:	627b      	str	r3, [r7, #36]	@ 0x24
            
	result |= inv_set_bank(s, 0);
 800e2cc:	2100      	movs	r1, #0
 800e2ce:	68f8      	ldr	r0, [r7, #12]
 800e2d0:	f7ff fd21 	bl	800dd16 <inv_set_bank>
 800e2d4:	4602      	mov	r2, r0
 800e2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2d8:	4313      	orrs	r3, r2
 800e2da:	627b      	str	r3, [r7, #36]	@ 0x24
    
    lBankSelected = (reg >> 8);
 800e2dc:	897b      	ldrh	r3, [r7, #10]
 800e2de:	0a1b      	lsrs	r3, r3, #8
 800e2e0:	b29b      	uxth	r3, r3
 800e2e2:	b2db      	uxtb	r3, r3
 800e2e4:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	f893 24dc 	ldrb.w	r2, [r3, #1244]	@ 0x4dc
 800e2ec:	7dfb      	ldrb	r3, [r7, #23]
 800e2ee:	429a      	cmp	r2, r3
 800e2f0:	d048      	beq.n	800e384 <inv_icm20948_write_mems+0x10e>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 800e2f2:	f107 0217 	add.w	r2, r7, #23
 800e2f6:	2301      	movs	r3, #1
 800e2f8:	217e      	movs	r1, #126	@ 0x7e
 800e2fa:	68f8      	ldr	r0, [r7, #12]
 800e2fc:	f7ff fcab 	bl	800dc56 <inv_icm20948_write_reg>
 800e300:	4602      	mov	r2, r0
 800e302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e304:	4313      	orrs	r3, r2
 800e306:	627b      	str	r3, [r7, #36]	@ 0x24
		if (result)
 800e308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d001      	beq.n	800e312 <inv_icm20948_write_mems+0x9c>
			return result;
 800e30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e310:	e046      	b.n	800e3a0 <inv_icm20948_write_mems+0x12a>
		s->lLastBankSelected = lBankSelected;
 800e312:	7dfa      	ldrb	r2, [r7, #23]
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
	}
    
    while (bytesWritten < length) 
 800e31a:	e033      	b.n	800e384 <inv_icm20948_write_mems+0x10e>
    {
        lStartAddrSelected = (reg & 0xff);
 800e31c:	897b      	ldrh	r3, [r7, #10]
 800e31e:	b2db      	uxtb	r3, r3
 800e320:	75bb      	strb	r3, [r7, #22]
        /* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
           Contents are changed after read or write of the selected memory.
           This register must be written prior to each access to initialize the register to the proper starting address.
           The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
        result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 800e322:	f107 0216 	add.w	r2, r7, #22
 800e326:	2301      	movs	r3, #1
 800e328:	217c      	movs	r1, #124	@ 0x7c
 800e32a:	68f8      	ldr	r0, [r7, #12]
 800e32c:	f7ff fc93 	bl	800dc56 <inv_icm20948_write_reg>
 800e330:	4602      	mov	r2, r0
 800e332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e334:	4313      	orrs	r3, r2
 800e336:	627b      	str	r3, [r7, #36]	@ 0x24
        if (result)
 800e338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d001      	beq.n	800e342 <inv_icm20948_write_mems+0xcc>
            return result;
 800e33e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e340:	e02e      	b.n	800e3a0 <inv_icm20948_write_mems+0x12a>
        
        thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWritten);
 800e342:	687a      	ldr	r2, [r7, #4]
 800e344:	6a3b      	ldr	r3, [r7, #32]
 800e346:	1ad3      	subs	r3, r2, r3
 800e348:	2b10      	cmp	r3, #16
 800e34a:	bf28      	it	cs
 800e34c:	2310      	movcs	r3, #16
 800e34e:	61bb      	str	r3, [r7, #24]
        
        /* Write data */ 
        result |= inv_icm20948_write_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 800e350:	683a      	ldr	r2, [r7, #0]
 800e352:	6a3b      	ldr	r3, [r7, #32]
 800e354:	441a      	add	r2, r3
 800e356:	69bb      	ldr	r3, [r7, #24]
 800e358:	217d      	movs	r1, #125	@ 0x7d
 800e35a:	68f8      	ldr	r0, [r7, #12]
 800e35c:	f7ff fc7b 	bl	800dc56 <inv_icm20948_write_reg>
 800e360:	4602      	mov	r2, r0
 800e362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e364:	4313      	orrs	r3, r2
 800e366:	627b      	str	r3, [r7, #36]	@ 0x24
        if (result)
 800e368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d001      	beq.n	800e372 <inv_icm20948_write_mems+0xfc>
            return result;
 800e36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e370:	e016      	b.n	800e3a0 <inv_icm20948_write_mems+0x12a>
        
        bytesWritten += thisLen;
 800e372:	6a3a      	ldr	r2, [r7, #32]
 800e374:	69bb      	ldr	r3, [r7, #24]
 800e376:	4413      	add	r3, r2
 800e378:	623b      	str	r3, [r7, #32]
        reg += thisLen;
 800e37a:	69bb      	ldr	r3, [r7, #24]
 800e37c:	b29a      	uxth	r2, r3
 800e37e:	897b      	ldrh	r3, [r7, #10]
 800e380:	4413      	add	r3, r2
 800e382:	817b      	strh	r3, [r7, #10]
    while (bytesWritten < length) 
 800e384:	6a3a      	ldr	r2, [r7, #32]
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	429a      	cmp	r2, r3
 800e38a:	d3c7      	bcc.n	800e31c <inv_icm20948_write_mems+0xa6>
    }

    //Enable LP_EN since we disabled it at begining of this function.
    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800e38c:	2201      	movs	r2, #1
 800e38e:	2102      	movs	r1, #2
 800e390:	68f8      	ldr	r0, [r7, #12]
 800e392:	f7f8 fb2d 	bl	80069f0 <inv_icm20948_set_chip_power_state>
 800e396:	4602      	mov	r2, r0
 800e398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e39a:	4313      	orrs	r3, r2
 800e39c:	627b      	str	r3, [r7, #36]	@ 0x24

    return result;
 800e39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	3728      	adds	r7, #40	@ 0x28
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	bd80      	pop	{r7, pc}

0800e3a8 <inv_icm20948_write_single_mems_reg_core>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg_core(struct inv_icm20948 * s, uint16_t reg, const uint8_t data)
{
 800e3a8:	b580      	push	{r7, lr}
 800e3aa:	b084      	sub	sp, #16
 800e3ac:	af00      	add	r7, sp, #0
 800e3ae:	6078      	str	r0, [r7, #4]
 800e3b0:	460b      	mov	r3, r1
 800e3b2:	807b      	strh	r3, [r7, #2]
 800e3b4:	4613      	mov	r3, r2
 800e3b6:	707b      	strb	r3, [r7, #1]
    int result = 0;
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800e3bc:	887b      	ldrh	r3, [r7, #2]
 800e3be:	b2db      	uxtb	r3, r3
 800e3c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e3c4:	72fb      	strb	r3, [r7, #11]

    result |= inv_set_bank(s, reg >> 7);
 800e3c6:	887b      	ldrh	r3, [r7, #2]
 800e3c8:	09db      	lsrs	r3, r3, #7
 800e3ca:	b29b      	uxth	r3, r3
 800e3cc:	b2db      	uxtb	r3, r3
 800e3ce:	4619      	mov	r1, r3
 800e3d0:	6878      	ldr	r0, [r7, #4]
 800e3d2:	f7ff fca0 	bl	800dd16 <inv_set_bank>
 800e3d6:	4602      	mov	r2, r0
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	4313      	orrs	r3, r2
 800e3dc:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 800e3de:	1c7a      	adds	r2, r7, #1
 800e3e0:	7af9      	ldrb	r1, [r7, #11]
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	6878      	ldr	r0, [r7, #4]
 800e3e6:	f7ff fc36 	bl	800dc56 <inv_icm20948_write_reg>
 800e3ea:	4602      	mov	r2, r0
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	4313      	orrs	r3, r2
 800e3f0:	60fb      	str	r3, [r7, #12]

    return result;
 800e3f2:	68fb      	ldr	r3, [r7, #12]
}
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	3710      	adds	r7, #16
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	bd80      	pop	{r7, pc}

0800e3fc <inv_msg_setup>:
	(void)level, (void)str, (void)ap;
#endif
}

void inv_msg_setup(int level, inv_msg_printer_t printer)
{
 800e3fc:	b480      	push	{r7}
 800e3fe:	b083      	sub	sp, #12
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
 800e404:	6039      	str	r1, [r7, #0]
	msg_level   = level;
 800e406:	4a0c      	ldr	r2, [pc, #48]	@ (800e438 <inv_msg_setup+0x3c>)
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	6013      	str	r3, [r2, #0]
	if (level < INV_MSG_LEVEL_OFF)
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	da03      	bge.n	800e41a <inv_msg_setup+0x1e>
		msg_level = INV_MSG_LEVEL_OFF;
 800e412:	4b09      	ldr	r3, [pc, #36]	@ (800e438 <inv_msg_setup+0x3c>)
 800e414:	2200      	movs	r2, #0
 800e416:	601a      	str	r2, [r3, #0]
 800e418:	e005      	b.n	800e426 <inv_msg_setup+0x2a>
	else if (level > INV_MSG_LEVEL_MAX)
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	2b06      	cmp	r3, #6
 800e41e:	dd02      	ble.n	800e426 <inv_msg_setup+0x2a>
		msg_level = INV_MSG_LEVEL_MAX;
 800e420:	4b05      	ldr	r3, [pc, #20]	@ (800e438 <inv_msg_setup+0x3c>)
 800e422:	2206      	movs	r2, #6
 800e424:	601a      	str	r2, [r3, #0]
	msg_printer = printer;
 800e426:	4a05      	ldr	r2, [pc, #20]	@ (800e43c <inv_msg_setup+0x40>)
 800e428:	683b      	ldr	r3, [r7, #0]
 800e42a:	6013      	str	r3, [r2, #0]
}
 800e42c:	bf00      	nop
 800e42e:	370c      	adds	r7, #12
 800e430:	46bd      	mov	sp, r7
 800e432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e436:	4770      	bx	lr
 800e438:	20001570 	.word	0x20001570
 800e43c:	20001574 	.word	0x20001574

0800e440 <inv_msg>:

void inv_msg(int level, const char * str, ...)
{
 800e440:	b40e      	push	{r1, r2, r3}
 800e442:	b580      	push	{r7, lr}
 800e444:	b085      	sub	sp, #20
 800e446:	af00      	add	r7, sp, #0
 800e448:	6078      	str	r0, [r7, #4]
	if(level && level <= msg_level && msg_printer) {
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d011      	beq.n	800e474 <inv_msg+0x34>
 800e450:	4b0c      	ldr	r3, [pc, #48]	@ (800e484 <inv_msg+0x44>)
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	687a      	ldr	r2, [r7, #4]
 800e456:	429a      	cmp	r2, r3
 800e458:	dc0c      	bgt.n	800e474 <inv_msg+0x34>
 800e45a:	4b0b      	ldr	r3, [pc, #44]	@ (800e488 <inv_msg+0x48>)
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d008      	beq.n	800e474 <inv_msg+0x34>
		va_list ap;
		va_start(ap, str);
 800e462:	f107 0320 	add.w	r3, r7, #32
 800e466:	60fb      	str	r3, [r7, #12]
		msg_printer(level, str, ap);
 800e468:	4b07      	ldr	r3, [pc, #28]	@ (800e488 <inv_msg+0x48>)
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	68fa      	ldr	r2, [r7, #12]
 800e46e:	69f9      	ldr	r1, [r7, #28]
 800e470:	6878      	ldr	r0, [r7, #4]
 800e472:	4798      	blx	r3
		va_end(ap);
	}
}
 800e474:	bf00      	nop
 800e476:	3714      	adds	r7, #20
 800e478:	46bd      	mov	sp, r7
 800e47a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e47e:	b003      	add	sp, #12
 800e480:	4770      	bx	lr
 800e482:	bf00      	nop
 800e484:	20001570 	.word	0x20001570
 800e488:	20001574 	.word	0x20001574

0800e48c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800e490:	4b0e      	ldr	r3, [pc, #56]	@ (800e4cc <HAL_Init+0x40>)
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	4a0d      	ldr	r2, [pc, #52]	@ (800e4cc <HAL_Init+0x40>)
 800e496:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e49a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800e49c:	4b0b      	ldr	r3, [pc, #44]	@ (800e4cc <HAL_Init+0x40>)
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	4a0a      	ldr	r2, [pc, #40]	@ (800e4cc <HAL_Init+0x40>)
 800e4a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e4a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800e4a8:	4b08      	ldr	r3, [pc, #32]	@ (800e4cc <HAL_Init+0x40>)
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	4a07      	ldr	r2, [pc, #28]	@ (800e4cc <HAL_Init+0x40>)
 800e4ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e4b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e4b4:	2003      	movs	r0, #3
 800e4b6:	f000 f92b 	bl	800e710 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800e4ba:	2000      	movs	r0, #0
 800e4bc:	f000 f808 	bl	800e4d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800e4c0:	f7f3 fe00 	bl	80020c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800e4c4:	2300      	movs	r3, #0
}
 800e4c6:	4618      	mov	r0, r3
 800e4c8:	bd80      	pop	{r7, pc}
 800e4ca:	bf00      	nop
 800e4cc:	40023c00 	.word	0x40023c00

0800e4d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e4d0:	b580      	push	{r7, lr}
 800e4d2:	b082      	sub	sp, #8
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e4d8:	4b12      	ldr	r3, [pc, #72]	@ (800e524 <HAL_InitTick+0x54>)
 800e4da:	681a      	ldr	r2, [r3, #0]
 800e4dc:	4b12      	ldr	r3, [pc, #72]	@ (800e528 <HAL_InitTick+0x58>)
 800e4de:	781b      	ldrb	r3, [r3, #0]
 800e4e0:	4619      	mov	r1, r3
 800e4e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e4e6:	fbb3 f3f1 	udiv	r3, r3, r1
 800e4ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	f000 f943 	bl	800e77a <HAL_SYSTICK_Config>
 800e4f4:	4603      	mov	r3, r0
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d001      	beq.n	800e4fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800e4fa:	2301      	movs	r3, #1
 800e4fc:	e00e      	b.n	800e51c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	2b0f      	cmp	r3, #15
 800e502:	d80a      	bhi.n	800e51a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e504:	2200      	movs	r2, #0
 800e506:	6879      	ldr	r1, [r7, #4]
 800e508:	f04f 30ff 	mov.w	r0, #4294967295
 800e50c:	f000 f90b 	bl	800e726 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800e510:	4a06      	ldr	r2, [pc, #24]	@ (800e52c <HAL_InitTick+0x5c>)
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800e516:	2300      	movs	r3, #0
 800e518:	e000      	b.n	800e51c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800e51a:	2301      	movs	r3, #1
}
 800e51c:	4618      	mov	r0, r3
 800e51e:	3708      	adds	r7, #8
 800e520:	46bd      	mov	sp, r7
 800e522:	bd80      	pop	{r7, pc}
 800e524:	20000000 	.word	0x20000000
 800e528:	20000224 	.word	0x20000224
 800e52c:	20000220 	.word	0x20000220

0800e530 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800e530:	b480      	push	{r7}
 800e532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800e534:	4b06      	ldr	r3, [pc, #24]	@ (800e550 <HAL_IncTick+0x20>)
 800e536:	781b      	ldrb	r3, [r3, #0]
 800e538:	461a      	mov	r2, r3
 800e53a:	4b06      	ldr	r3, [pc, #24]	@ (800e554 <HAL_IncTick+0x24>)
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	4413      	add	r3, r2
 800e540:	4a04      	ldr	r2, [pc, #16]	@ (800e554 <HAL_IncTick+0x24>)
 800e542:	6013      	str	r3, [r2, #0]
}
 800e544:	bf00      	nop
 800e546:	46bd      	mov	sp, r7
 800e548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e54c:	4770      	bx	lr
 800e54e:	bf00      	nop
 800e550:	20000224 	.word	0x20000224
 800e554:	20001578 	.word	0x20001578

0800e558 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800e558:	b480      	push	{r7}
 800e55a:	af00      	add	r7, sp, #0
  return uwTick;
 800e55c:	4b03      	ldr	r3, [pc, #12]	@ (800e56c <HAL_GetTick+0x14>)
 800e55e:	681b      	ldr	r3, [r3, #0]
}
 800e560:	4618      	mov	r0, r3
 800e562:	46bd      	mov	sp, r7
 800e564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e568:	4770      	bx	lr
 800e56a:	bf00      	nop
 800e56c:	20001578 	.word	0x20001578

0800e570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e570:	b480      	push	{r7}
 800e572:	b085      	sub	sp, #20
 800e574:	af00      	add	r7, sp, #0
 800e576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	f003 0307 	and.w	r3, r3, #7
 800e57e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800e580:	4b0c      	ldr	r3, [pc, #48]	@ (800e5b4 <__NVIC_SetPriorityGrouping+0x44>)
 800e582:	68db      	ldr	r3, [r3, #12]
 800e584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800e586:	68ba      	ldr	r2, [r7, #8]
 800e588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800e58c:	4013      	ands	r3, r2
 800e58e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800e594:	68bb      	ldr	r3, [r7, #8]
 800e596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800e598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800e59c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e5a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800e5a2:	4a04      	ldr	r2, [pc, #16]	@ (800e5b4 <__NVIC_SetPriorityGrouping+0x44>)
 800e5a4:	68bb      	ldr	r3, [r7, #8]
 800e5a6:	60d3      	str	r3, [r2, #12]
}
 800e5a8:	bf00      	nop
 800e5aa:	3714      	adds	r7, #20
 800e5ac:	46bd      	mov	sp, r7
 800e5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b2:	4770      	bx	lr
 800e5b4:	e000ed00 	.word	0xe000ed00

0800e5b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800e5b8:	b480      	push	{r7}
 800e5ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800e5bc:	4b04      	ldr	r3, [pc, #16]	@ (800e5d0 <__NVIC_GetPriorityGrouping+0x18>)
 800e5be:	68db      	ldr	r3, [r3, #12]
 800e5c0:	0a1b      	lsrs	r3, r3, #8
 800e5c2:	f003 0307 	and.w	r3, r3, #7
}
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ce:	4770      	bx	lr
 800e5d0:	e000ed00 	.word	0xe000ed00

0800e5d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800e5d4:	b480      	push	{r7}
 800e5d6:	b083      	sub	sp, #12
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	4603      	mov	r3, r0
 800e5dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e5de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	db0b      	blt.n	800e5fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e5e6:	79fb      	ldrb	r3, [r7, #7]
 800e5e8:	f003 021f 	and.w	r2, r3, #31
 800e5ec:	4907      	ldr	r1, [pc, #28]	@ (800e60c <__NVIC_EnableIRQ+0x38>)
 800e5ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e5f2:	095b      	lsrs	r3, r3, #5
 800e5f4:	2001      	movs	r0, #1
 800e5f6:	fa00 f202 	lsl.w	r2, r0, r2
 800e5fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800e5fe:	bf00      	nop
 800e600:	370c      	adds	r7, #12
 800e602:	46bd      	mov	sp, r7
 800e604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e608:	4770      	bx	lr
 800e60a:	bf00      	nop
 800e60c:	e000e100 	.word	0xe000e100

0800e610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800e610:	b480      	push	{r7}
 800e612:	b083      	sub	sp, #12
 800e614:	af00      	add	r7, sp, #0
 800e616:	4603      	mov	r3, r0
 800e618:	6039      	str	r1, [r7, #0]
 800e61a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e61c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e620:	2b00      	cmp	r3, #0
 800e622:	db0a      	blt.n	800e63a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e624:	683b      	ldr	r3, [r7, #0]
 800e626:	b2da      	uxtb	r2, r3
 800e628:	490c      	ldr	r1, [pc, #48]	@ (800e65c <__NVIC_SetPriority+0x4c>)
 800e62a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e62e:	0112      	lsls	r2, r2, #4
 800e630:	b2d2      	uxtb	r2, r2
 800e632:	440b      	add	r3, r1
 800e634:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800e638:	e00a      	b.n	800e650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e63a:	683b      	ldr	r3, [r7, #0]
 800e63c:	b2da      	uxtb	r2, r3
 800e63e:	4908      	ldr	r1, [pc, #32]	@ (800e660 <__NVIC_SetPriority+0x50>)
 800e640:	79fb      	ldrb	r3, [r7, #7]
 800e642:	f003 030f 	and.w	r3, r3, #15
 800e646:	3b04      	subs	r3, #4
 800e648:	0112      	lsls	r2, r2, #4
 800e64a:	b2d2      	uxtb	r2, r2
 800e64c:	440b      	add	r3, r1
 800e64e:	761a      	strb	r2, [r3, #24]
}
 800e650:	bf00      	nop
 800e652:	370c      	adds	r7, #12
 800e654:	46bd      	mov	sp, r7
 800e656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65a:	4770      	bx	lr
 800e65c:	e000e100 	.word	0xe000e100
 800e660:	e000ed00 	.word	0xe000ed00

0800e664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800e664:	b480      	push	{r7}
 800e666:	b089      	sub	sp, #36	@ 0x24
 800e668:	af00      	add	r7, sp, #0
 800e66a:	60f8      	str	r0, [r7, #12]
 800e66c:	60b9      	str	r1, [r7, #8]
 800e66e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	f003 0307 	and.w	r3, r3, #7
 800e676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800e678:	69fb      	ldr	r3, [r7, #28]
 800e67a:	f1c3 0307 	rsb	r3, r3, #7
 800e67e:	2b04      	cmp	r3, #4
 800e680:	bf28      	it	cs
 800e682:	2304      	movcs	r3, #4
 800e684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e686:	69fb      	ldr	r3, [r7, #28]
 800e688:	3304      	adds	r3, #4
 800e68a:	2b06      	cmp	r3, #6
 800e68c:	d902      	bls.n	800e694 <NVIC_EncodePriority+0x30>
 800e68e:	69fb      	ldr	r3, [r7, #28]
 800e690:	3b03      	subs	r3, #3
 800e692:	e000      	b.n	800e696 <NVIC_EncodePriority+0x32>
 800e694:	2300      	movs	r3, #0
 800e696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e698:	f04f 32ff 	mov.w	r2, #4294967295
 800e69c:	69bb      	ldr	r3, [r7, #24]
 800e69e:	fa02 f303 	lsl.w	r3, r2, r3
 800e6a2:	43da      	mvns	r2, r3
 800e6a4:	68bb      	ldr	r3, [r7, #8]
 800e6a6:	401a      	ands	r2, r3
 800e6a8:	697b      	ldr	r3, [r7, #20]
 800e6aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800e6ac:	f04f 31ff 	mov.w	r1, #4294967295
 800e6b0:	697b      	ldr	r3, [r7, #20]
 800e6b2:	fa01 f303 	lsl.w	r3, r1, r3
 800e6b6:	43d9      	mvns	r1, r3
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e6bc:	4313      	orrs	r3, r2
         );
}
 800e6be:	4618      	mov	r0, r3
 800e6c0:	3724      	adds	r7, #36	@ 0x24
 800e6c2:	46bd      	mov	sp, r7
 800e6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c8:	4770      	bx	lr
	...

0800e6cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b082      	sub	sp, #8
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	3b01      	subs	r3, #1
 800e6d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e6dc:	d301      	bcc.n	800e6e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800e6de:	2301      	movs	r3, #1
 800e6e0:	e00f      	b.n	800e702 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800e6e2:	4a0a      	ldr	r2, [pc, #40]	@ (800e70c <SysTick_Config+0x40>)
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	3b01      	subs	r3, #1
 800e6e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800e6ea:	210f      	movs	r1, #15
 800e6ec:	f04f 30ff 	mov.w	r0, #4294967295
 800e6f0:	f7ff ff8e 	bl	800e610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800e6f4:	4b05      	ldr	r3, [pc, #20]	@ (800e70c <SysTick_Config+0x40>)
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800e6fa:	4b04      	ldr	r3, [pc, #16]	@ (800e70c <SysTick_Config+0x40>)
 800e6fc:	2207      	movs	r2, #7
 800e6fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800e700:	2300      	movs	r3, #0
}
 800e702:	4618      	mov	r0, r3
 800e704:	3708      	adds	r7, #8
 800e706:	46bd      	mov	sp, r7
 800e708:	bd80      	pop	{r7, pc}
 800e70a:	bf00      	nop
 800e70c:	e000e010 	.word	0xe000e010

0800e710 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b082      	sub	sp, #8
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800e718:	6878      	ldr	r0, [r7, #4]
 800e71a:	f7ff ff29 	bl	800e570 <__NVIC_SetPriorityGrouping>
}
 800e71e:	bf00      	nop
 800e720:	3708      	adds	r7, #8
 800e722:	46bd      	mov	sp, r7
 800e724:	bd80      	pop	{r7, pc}

0800e726 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800e726:	b580      	push	{r7, lr}
 800e728:	b086      	sub	sp, #24
 800e72a:	af00      	add	r7, sp, #0
 800e72c:	4603      	mov	r3, r0
 800e72e:	60b9      	str	r1, [r7, #8]
 800e730:	607a      	str	r2, [r7, #4]
 800e732:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800e734:	2300      	movs	r3, #0
 800e736:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800e738:	f7ff ff3e 	bl	800e5b8 <__NVIC_GetPriorityGrouping>
 800e73c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800e73e:	687a      	ldr	r2, [r7, #4]
 800e740:	68b9      	ldr	r1, [r7, #8]
 800e742:	6978      	ldr	r0, [r7, #20]
 800e744:	f7ff ff8e 	bl	800e664 <NVIC_EncodePriority>
 800e748:	4602      	mov	r2, r0
 800e74a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e74e:	4611      	mov	r1, r2
 800e750:	4618      	mov	r0, r3
 800e752:	f7ff ff5d 	bl	800e610 <__NVIC_SetPriority>
}
 800e756:	bf00      	nop
 800e758:	3718      	adds	r7, #24
 800e75a:	46bd      	mov	sp, r7
 800e75c:	bd80      	pop	{r7, pc}

0800e75e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800e75e:	b580      	push	{r7, lr}
 800e760:	b082      	sub	sp, #8
 800e762:	af00      	add	r7, sp, #0
 800e764:	4603      	mov	r3, r0
 800e766:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800e768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e76c:	4618      	mov	r0, r3
 800e76e:	f7ff ff31 	bl	800e5d4 <__NVIC_EnableIRQ>
}
 800e772:	bf00      	nop
 800e774:	3708      	adds	r7, #8
 800e776:	46bd      	mov	sp, r7
 800e778:	bd80      	pop	{r7, pc}

0800e77a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800e77a:	b580      	push	{r7, lr}
 800e77c:	b082      	sub	sp, #8
 800e77e:	af00      	add	r7, sp, #0
 800e780:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800e782:	6878      	ldr	r0, [r7, #4]
 800e784:	f7ff ffa2 	bl	800e6cc <SysTick_Config>
 800e788:	4603      	mov	r3, r0
}
 800e78a:	4618      	mov	r0, r3
 800e78c:	3708      	adds	r7, #8
 800e78e:	46bd      	mov	sp, r7
 800e790:	bd80      	pop	{r7, pc}
	...

0800e794 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800e794:	b480      	push	{r7}
 800e796:	b089      	sub	sp, #36	@ 0x24
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
 800e79c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800e79e:	2300      	movs	r3, #0
 800e7a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	61fb      	str	r3, [r7, #28]
 800e7ae:	e165      	b.n	800ea7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800e7b0:	2201      	movs	r2, #1
 800e7b2:	69fb      	ldr	r3, [r7, #28]
 800e7b4:	fa02 f303 	lsl.w	r3, r2, r3
 800e7b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	697a      	ldr	r2, [r7, #20]
 800e7c0:	4013      	ands	r3, r2
 800e7c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800e7c4:	693a      	ldr	r2, [r7, #16]
 800e7c6:	697b      	ldr	r3, [r7, #20]
 800e7c8:	429a      	cmp	r2, r3
 800e7ca:	f040 8154 	bne.w	800ea76 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800e7ce:	683b      	ldr	r3, [r7, #0]
 800e7d0:	685b      	ldr	r3, [r3, #4]
 800e7d2:	f003 0303 	and.w	r3, r3, #3
 800e7d6:	2b01      	cmp	r3, #1
 800e7d8:	d005      	beq.n	800e7e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	685b      	ldr	r3, [r3, #4]
 800e7de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800e7e2:	2b02      	cmp	r3, #2
 800e7e4:	d130      	bne.n	800e848 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	689b      	ldr	r3, [r3, #8]
 800e7ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800e7ec:	69fb      	ldr	r3, [r7, #28]
 800e7ee:	005b      	lsls	r3, r3, #1
 800e7f0:	2203      	movs	r2, #3
 800e7f2:	fa02 f303 	lsl.w	r3, r2, r3
 800e7f6:	43db      	mvns	r3, r3
 800e7f8:	69ba      	ldr	r2, [r7, #24]
 800e7fa:	4013      	ands	r3, r2
 800e7fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	68da      	ldr	r2, [r3, #12]
 800e802:	69fb      	ldr	r3, [r7, #28]
 800e804:	005b      	lsls	r3, r3, #1
 800e806:	fa02 f303 	lsl.w	r3, r2, r3
 800e80a:	69ba      	ldr	r2, [r7, #24]
 800e80c:	4313      	orrs	r3, r2
 800e80e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	69ba      	ldr	r2, [r7, #24]
 800e814:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	685b      	ldr	r3, [r3, #4]
 800e81a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800e81c:	2201      	movs	r2, #1
 800e81e:	69fb      	ldr	r3, [r7, #28]
 800e820:	fa02 f303 	lsl.w	r3, r2, r3
 800e824:	43db      	mvns	r3, r3
 800e826:	69ba      	ldr	r2, [r7, #24]
 800e828:	4013      	ands	r3, r2
 800e82a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	685b      	ldr	r3, [r3, #4]
 800e830:	091b      	lsrs	r3, r3, #4
 800e832:	f003 0201 	and.w	r2, r3, #1
 800e836:	69fb      	ldr	r3, [r7, #28]
 800e838:	fa02 f303 	lsl.w	r3, r2, r3
 800e83c:	69ba      	ldr	r2, [r7, #24]
 800e83e:	4313      	orrs	r3, r2
 800e840:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	69ba      	ldr	r2, [r7, #24]
 800e846:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800e848:	683b      	ldr	r3, [r7, #0]
 800e84a:	685b      	ldr	r3, [r3, #4]
 800e84c:	f003 0303 	and.w	r3, r3, #3
 800e850:	2b03      	cmp	r3, #3
 800e852:	d017      	beq.n	800e884 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	68db      	ldr	r3, [r3, #12]
 800e858:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800e85a:	69fb      	ldr	r3, [r7, #28]
 800e85c:	005b      	lsls	r3, r3, #1
 800e85e:	2203      	movs	r2, #3
 800e860:	fa02 f303 	lsl.w	r3, r2, r3
 800e864:	43db      	mvns	r3, r3
 800e866:	69ba      	ldr	r2, [r7, #24]
 800e868:	4013      	ands	r3, r2
 800e86a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	689a      	ldr	r2, [r3, #8]
 800e870:	69fb      	ldr	r3, [r7, #28]
 800e872:	005b      	lsls	r3, r3, #1
 800e874:	fa02 f303 	lsl.w	r3, r2, r3
 800e878:	69ba      	ldr	r2, [r7, #24]
 800e87a:	4313      	orrs	r3, r2
 800e87c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	69ba      	ldr	r2, [r7, #24]
 800e882:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800e884:	683b      	ldr	r3, [r7, #0]
 800e886:	685b      	ldr	r3, [r3, #4]
 800e888:	f003 0303 	and.w	r3, r3, #3
 800e88c:	2b02      	cmp	r3, #2
 800e88e:	d123      	bne.n	800e8d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800e890:	69fb      	ldr	r3, [r7, #28]
 800e892:	08da      	lsrs	r2, r3, #3
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	3208      	adds	r2, #8
 800e898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e89c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800e89e:	69fb      	ldr	r3, [r7, #28]
 800e8a0:	f003 0307 	and.w	r3, r3, #7
 800e8a4:	009b      	lsls	r3, r3, #2
 800e8a6:	220f      	movs	r2, #15
 800e8a8:	fa02 f303 	lsl.w	r3, r2, r3
 800e8ac:	43db      	mvns	r3, r3
 800e8ae:	69ba      	ldr	r2, [r7, #24]
 800e8b0:	4013      	ands	r3, r2
 800e8b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800e8b4:	683b      	ldr	r3, [r7, #0]
 800e8b6:	691a      	ldr	r2, [r3, #16]
 800e8b8:	69fb      	ldr	r3, [r7, #28]
 800e8ba:	f003 0307 	and.w	r3, r3, #7
 800e8be:	009b      	lsls	r3, r3, #2
 800e8c0:	fa02 f303 	lsl.w	r3, r2, r3
 800e8c4:	69ba      	ldr	r2, [r7, #24]
 800e8c6:	4313      	orrs	r3, r2
 800e8c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800e8ca:	69fb      	ldr	r3, [r7, #28]
 800e8cc:	08da      	lsrs	r2, r3, #3
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	3208      	adds	r2, #8
 800e8d2:	69b9      	ldr	r1, [r7, #24]
 800e8d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800e8de:	69fb      	ldr	r3, [r7, #28]
 800e8e0:	005b      	lsls	r3, r3, #1
 800e8e2:	2203      	movs	r2, #3
 800e8e4:	fa02 f303 	lsl.w	r3, r2, r3
 800e8e8:	43db      	mvns	r3, r3
 800e8ea:	69ba      	ldr	r2, [r7, #24]
 800e8ec:	4013      	ands	r3, r2
 800e8ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800e8f0:	683b      	ldr	r3, [r7, #0]
 800e8f2:	685b      	ldr	r3, [r3, #4]
 800e8f4:	f003 0203 	and.w	r2, r3, #3
 800e8f8:	69fb      	ldr	r3, [r7, #28]
 800e8fa:	005b      	lsls	r3, r3, #1
 800e8fc:	fa02 f303 	lsl.w	r3, r2, r3
 800e900:	69ba      	ldr	r2, [r7, #24]
 800e902:	4313      	orrs	r3, r2
 800e904:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	69ba      	ldr	r2, [r7, #24]
 800e90a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	685b      	ldr	r3, [r3, #4]
 800e910:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800e914:	2b00      	cmp	r3, #0
 800e916:	f000 80ae 	beq.w	800ea76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e91a:	2300      	movs	r3, #0
 800e91c:	60fb      	str	r3, [r7, #12]
 800e91e:	4b5d      	ldr	r3, [pc, #372]	@ (800ea94 <HAL_GPIO_Init+0x300>)
 800e920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e922:	4a5c      	ldr	r2, [pc, #368]	@ (800ea94 <HAL_GPIO_Init+0x300>)
 800e924:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e928:	6453      	str	r3, [r2, #68]	@ 0x44
 800e92a:	4b5a      	ldr	r3, [pc, #360]	@ (800ea94 <HAL_GPIO_Init+0x300>)
 800e92c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e92e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e932:	60fb      	str	r3, [r7, #12]
 800e934:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800e936:	4a58      	ldr	r2, [pc, #352]	@ (800ea98 <HAL_GPIO_Init+0x304>)
 800e938:	69fb      	ldr	r3, [r7, #28]
 800e93a:	089b      	lsrs	r3, r3, #2
 800e93c:	3302      	adds	r3, #2
 800e93e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e942:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800e944:	69fb      	ldr	r3, [r7, #28]
 800e946:	f003 0303 	and.w	r3, r3, #3
 800e94a:	009b      	lsls	r3, r3, #2
 800e94c:	220f      	movs	r2, #15
 800e94e:	fa02 f303 	lsl.w	r3, r2, r3
 800e952:	43db      	mvns	r3, r3
 800e954:	69ba      	ldr	r2, [r7, #24]
 800e956:	4013      	ands	r3, r2
 800e958:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	4a4f      	ldr	r2, [pc, #316]	@ (800ea9c <HAL_GPIO_Init+0x308>)
 800e95e:	4293      	cmp	r3, r2
 800e960:	d025      	beq.n	800e9ae <HAL_GPIO_Init+0x21a>
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	4a4e      	ldr	r2, [pc, #312]	@ (800eaa0 <HAL_GPIO_Init+0x30c>)
 800e966:	4293      	cmp	r3, r2
 800e968:	d01f      	beq.n	800e9aa <HAL_GPIO_Init+0x216>
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	4a4d      	ldr	r2, [pc, #308]	@ (800eaa4 <HAL_GPIO_Init+0x310>)
 800e96e:	4293      	cmp	r3, r2
 800e970:	d019      	beq.n	800e9a6 <HAL_GPIO_Init+0x212>
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	4a4c      	ldr	r2, [pc, #304]	@ (800eaa8 <HAL_GPIO_Init+0x314>)
 800e976:	4293      	cmp	r3, r2
 800e978:	d013      	beq.n	800e9a2 <HAL_GPIO_Init+0x20e>
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	4a4b      	ldr	r2, [pc, #300]	@ (800eaac <HAL_GPIO_Init+0x318>)
 800e97e:	4293      	cmp	r3, r2
 800e980:	d00d      	beq.n	800e99e <HAL_GPIO_Init+0x20a>
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	4a4a      	ldr	r2, [pc, #296]	@ (800eab0 <HAL_GPIO_Init+0x31c>)
 800e986:	4293      	cmp	r3, r2
 800e988:	d007      	beq.n	800e99a <HAL_GPIO_Init+0x206>
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	4a49      	ldr	r2, [pc, #292]	@ (800eab4 <HAL_GPIO_Init+0x320>)
 800e98e:	4293      	cmp	r3, r2
 800e990:	d101      	bne.n	800e996 <HAL_GPIO_Init+0x202>
 800e992:	2306      	movs	r3, #6
 800e994:	e00c      	b.n	800e9b0 <HAL_GPIO_Init+0x21c>
 800e996:	2307      	movs	r3, #7
 800e998:	e00a      	b.n	800e9b0 <HAL_GPIO_Init+0x21c>
 800e99a:	2305      	movs	r3, #5
 800e99c:	e008      	b.n	800e9b0 <HAL_GPIO_Init+0x21c>
 800e99e:	2304      	movs	r3, #4
 800e9a0:	e006      	b.n	800e9b0 <HAL_GPIO_Init+0x21c>
 800e9a2:	2303      	movs	r3, #3
 800e9a4:	e004      	b.n	800e9b0 <HAL_GPIO_Init+0x21c>
 800e9a6:	2302      	movs	r3, #2
 800e9a8:	e002      	b.n	800e9b0 <HAL_GPIO_Init+0x21c>
 800e9aa:	2301      	movs	r3, #1
 800e9ac:	e000      	b.n	800e9b0 <HAL_GPIO_Init+0x21c>
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	69fa      	ldr	r2, [r7, #28]
 800e9b2:	f002 0203 	and.w	r2, r2, #3
 800e9b6:	0092      	lsls	r2, r2, #2
 800e9b8:	4093      	lsls	r3, r2
 800e9ba:	69ba      	ldr	r2, [r7, #24]
 800e9bc:	4313      	orrs	r3, r2
 800e9be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800e9c0:	4935      	ldr	r1, [pc, #212]	@ (800ea98 <HAL_GPIO_Init+0x304>)
 800e9c2:	69fb      	ldr	r3, [r7, #28]
 800e9c4:	089b      	lsrs	r3, r3, #2
 800e9c6:	3302      	adds	r3, #2
 800e9c8:	69ba      	ldr	r2, [r7, #24]
 800e9ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800e9ce:	4b3a      	ldr	r3, [pc, #232]	@ (800eab8 <HAL_GPIO_Init+0x324>)
 800e9d0:	689b      	ldr	r3, [r3, #8]
 800e9d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800e9d4:	693b      	ldr	r3, [r7, #16]
 800e9d6:	43db      	mvns	r3, r3
 800e9d8:	69ba      	ldr	r2, [r7, #24]
 800e9da:	4013      	ands	r3, r2
 800e9dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800e9de:	683b      	ldr	r3, [r7, #0]
 800e9e0:	685b      	ldr	r3, [r3, #4]
 800e9e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d003      	beq.n	800e9f2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800e9ea:	69ba      	ldr	r2, [r7, #24]
 800e9ec:	693b      	ldr	r3, [r7, #16]
 800e9ee:	4313      	orrs	r3, r2
 800e9f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800e9f2:	4a31      	ldr	r2, [pc, #196]	@ (800eab8 <HAL_GPIO_Init+0x324>)
 800e9f4:	69bb      	ldr	r3, [r7, #24]
 800e9f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800e9f8:	4b2f      	ldr	r3, [pc, #188]	@ (800eab8 <HAL_GPIO_Init+0x324>)
 800e9fa:	68db      	ldr	r3, [r3, #12]
 800e9fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800e9fe:	693b      	ldr	r3, [r7, #16]
 800ea00:	43db      	mvns	r3, r3
 800ea02:	69ba      	ldr	r2, [r7, #24]
 800ea04:	4013      	ands	r3, r2
 800ea06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	685b      	ldr	r3, [r3, #4]
 800ea0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d003      	beq.n	800ea1c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800ea14:	69ba      	ldr	r2, [r7, #24]
 800ea16:	693b      	ldr	r3, [r7, #16]
 800ea18:	4313      	orrs	r3, r2
 800ea1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800ea1c:	4a26      	ldr	r2, [pc, #152]	@ (800eab8 <HAL_GPIO_Init+0x324>)
 800ea1e:	69bb      	ldr	r3, [r7, #24]
 800ea20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800ea22:	4b25      	ldr	r3, [pc, #148]	@ (800eab8 <HAL_GPIO_Init+0x324>)
 800ea24:	685b      	ldr	r3, [r3, #4]
 800ea26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ea28:	693b      	ldr	r3, [r7, #16]
 800ea2a:	43db      	mvns	r3, r3
 800ea2c:	69ba      	ldr	r2, [r7, #24]
 800ea2e:	4013      	ands	r3, r2
 800ea30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ea32:	683b      	ldr	r3, [r7, #0]
 800ea34:	685b      	ldr	r3, [r3, #4]
 800ea36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d003      	beq.n	800ea46 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800ea3e:	69ba      	ldr	r2, [r7, #24]
 800ea40:	693b      	ldr	r3, [r7, #16]
 800ea42:	4313      	orrs	r3, r2
 800ea44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800ea46:	4a1c      	ldr	r2, [pc, #112]	@ (800eab8 <HAL_GPIO_Init+0x324>)
 800ea48:	69bb      	ldr	r3, [r7, #24]
 800ea4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800ea4c:	4b1a      	ldr	r3, [pc, #104]	@ (800eab8 <HAL_GPIO_Init+0x324>)
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ea52:	693b      	ldr	r3, [r7, #16]
 800ea54:	43db      	mvns	r3, r3
 800ea56:	69ba      	ldr	r2, [r7, #24]
 800ea58:	4013      	ands	r3, r2
 800ea5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800ea5c:	683b      	ldr	r3, [r7, #0]
 800ea5e:	685b      	ldr	r3, [r3, #4]
 800ea60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d003      	beq.n	800ea70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800ea68:	69ba      	ldr	r2, [r7, #24]
 800ea6a:	693b      	ldr	r3, [r7, #16]
 800ea6c:	4313      	orrs	r3, r2
 800ea6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800ea70:	4a11      	ldr	r2, [pc, #68]	@ (800eab8 <HAL_GPIO_Init+0x324>)
 800ea72:	69bb      	ldr	r3, [r7, #24]
 800ea74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ea76:	69fb      	ldr	r3, [r7, #28]
 800ea78:	3301      	adds	r3, #1
 800ea7a:	61fb      	str	r3, [r7, #28]
 800ea7c:	69fb      	ldr	r3, [r7, #28]
 800ea7e:	2b0f      	cmp	r3, #15
 800ea80:	f67f ae96 	bls.w	800e7b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800ea84:	bf00      	nop
 800ea86:	bf00      	nop
 800ea88:	3724      	adds	r7, #36	@ 0x24
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea90:	4770      	bx	lr
 800ea92:	bf00      	nop
 800ea94:	40023800 	.word	0x40023800
 800ea98:	40013800 	.word	0x40013800
 800ea9c:	40020000 	.word	0x40020000
 800eaa0:	40020400 	.word	0x40020400
 800eaa4:	40020800 	.word	0x40020800
 800eaa8:	40020c00 	.word	0x40020c00
 800eaac:	40021000 	.word	0x40021000
 800eab0:	40021400 	.word	0x40021400
 800eab4:	40021800 	.word	0x40021800
 800eab8:	40013c00 	.word	0x40013c00

0800eabc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800eabc:	b480      	push	{r7}
 800eabe:	b083      	sub	sp, #12
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]
 800eac4:	460b      	mov	r3, r1
 800eac6:	807b      	strh	r3, [r7, #2]
 800eac8:	4613      	mov	r3, r2
 800eaca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800eacc:	787b      	ldrb	r3, [r7, #1]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d003      	beq.n	800eada <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800ead2:	887a      	ldrh	r2, [r7, #2]
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800ead8:	e003      	b.n	800eae2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800eada:	887b      	ldrh	r3, [r7, #2]
 800eadc:	041a      	lsls	r2, r3, #16
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	619a      	str	r2, [r3, #24]
}
 800eae2:	bf00      	nop
 800eae4:	370c      	adds	r7, #12
 800eae6:	46bd      	mov	sp, r7
 800eae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaec:	4770      	bx	lr
	...

0800eaf0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b082      	sub	sp, #8
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	4603      	mov	r3, r0
 800eaf8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800eafa:	4b08      	ldr	r3, [pc, #32]	@ (800eb1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800eafc:	695a      	ldr	r2, [r3, #20]
 800eafe:	88fb      	ldrh	r3, [r7, #6]
 800eb00:	4013      	ands	r3, r2
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d006      	beq.n	800eb14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800eb06:	4a05      	ldr	r2, [pc, #20]	@ (800eb1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800eb08:	88fb      	ldrh	r3, [r7, #6]
 800eb0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800eb0c:	88fb      	ldrh	r3, [r7, #6]
 800eb0e:	4618      	mov	r0, r3
 800eb10:	f7f3 fa46 	bl	8001fa0 <HAL_GPIO_EXTI_Callback>
  }
}
 800eb14:	bf00      	nop
 800eb16:	3708      	adds	r7, #8
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	bd80      	pop	{r7, pc}
 800eb1c:	40013c00 	.word	0x40013c00

0800eb20 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	b082      	sub	sp, #8
 800eb24:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800eb26:	2300      	movs	r3, #0
 800eb28:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	603b      	str	r3, [r7, #0]
 800eb2e:	4b20      	ldr	r3, [pc, #128]	@ (800ebb0 <HAL_PWREx_EnableOverDrive+0x90>)
 800eb30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb32:	4a1f      	ldr	r2, [pc, #124]	@ (800ebb0 <HAL_PWREx_EnableOverDrive+0x90>)
 800eb34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800eb38:	6413      	str	r3, [r2, #64]	@ 0x40
 800eb3a:	4b1d      	ldr	r3, [pc, #116]	@ (800ebb0 <HAL_PWREx_EnableOverDrive+0x90>)
 800eb3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800eb42:	603b      	str	r3, [r7, #0]
 800eb44:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800eb46:	4b1b      	ldr	r3, [pc, #108]	@ (800ebb4 <HAL_PWREx_EnableOverDrive+0x94>)
 800eb48:	2201      	movs	r2, #1
 800eb4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800eb4c:	f7ff fd04 	bl	800e558 <HAL_GetTick>
 800eb50:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800eb52:	e009      	b.n	800eb68 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800eb54:	f7ff fd00 	bl	800e558 <HAL_GetTick>
 800eb58:	4602      	mov	r2, r0
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	1ad3      	subs	r3, r2, r3
 800eb5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800eb62:	d901      	bls.n	800eb68 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800eb64:	2303      	movs	r3, #3
 800eb66:	e01f      	b.n	800eba8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800eb68:	4b13      	ldr	r3, [pc, #76]	@ (800ebb8 <HAL_PWREx_EnableOverDrive+0x98>)
 800eb6a:	685b      	ldr	r3, [r3, #4]
 800eb6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800eb70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb74:	d1ee      	bne.n	800eb54 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800eb76:	4b11      	ldr	r3, [pc, #68]	@ (800ebbc <HAL_PWREx_EnableOverDrive+0x9c>)
 800eb78:	2201      	movs	r2, #1
 800eb7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800eb7c:	f7ff fcec 	bl	800e558 <HAL_GetTick>
 800eb80:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800eb82:	e009      	b.n	800eb98 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800eb84:	f7ff fce8 	bl	800e558 <HAL_GetTick>
 800eb88:	4602      	mov	r2, r0
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	1ad3      	subs	r3, r2, r3
 800eb8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800eb92:	d901      	bls.n	800eb98 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800eb94:	2303      	movs	r3, #3
 800eb96:	e007      	b.n	800eba8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800eb98:	4b07      	ldr	r3, [pc, #28]	@ (800ebb8 <HAL_PWREx_EnableOverDrive+0x98>)
 800eb9a:	685b      	ldr	r3, [r3, #4]
 800eb9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eba0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eba4:	d1ee      	bne.n	800eb84 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800eba6:	2300      	movs	r3, #0
}
 800eba8:	4618      	mov	r0, r3
 800ebaa:	3708      	adds	r7, #8
 800ebac:	46bd      	mov	sp, r7
 800ebae:	bd80      	pop	{r7, pc}
 800ebb0:	40023800 	.word	0x40023800
 800ebb4:	420e0040 	.word	0x420e0040
 800ebb8:	40007000 	.word	0x40007000
 800ebbc:	420e0044 	.word	0x420e0044

0800ebc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ebc0:	b580      	push	{r7, lr}
 800ebc2:	b084      	sub	sp, #16
 800ebc4:	af00      	add	r7, sp, #0
 800ebc6:	6078      	str	r0, [r7, #4]
 800ebc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d101      	bne.n	800ebd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ebd0:	2301      	movs	r3, #1
 800ebd2:	e0cc      	b.n	800ed6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ebd4:	4b68      	ldr	r3, [pc, #416]	@ (800ed78 <HAL_RCC_ClockConfig+0x1b8>)
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	f003 030f 	and.w	r3, r3, #15
 800ebdc:	683a      	ldr	r2, [r7, #0]
 800ebde:	429a      	cmp	r2, r3
 800ebe0:	d90c      	bls.n	800ebfc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ebe2:	4b65      	ldr	r3, [pc, #404]	@ (800ed78 <HAL_RCC_ClockConfig+0x1b8>)
 800ebe4:	683a      	ldr	r2, [r7, #0]
 800ebe6:	b2d2      	uxtb	r2, r2
 800ebe8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ebea:	4b63      	ldr	r3, [pc, #396]	@ (800ed78 <HAL_RCC_ClockConfig+0x1b8>)
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	f003 030f 	and.w	r3, r3, #15
 800ebf2:	683a      	ldr	r2, [r7, #0]
 800ebf4:	429a      	cmp	r2, r3
 800ebf6:	d001      	beq.n	800ebfc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ebf8:	2301      	movs	r3, #1
 800ebfa:	e0b8      	b.n	800ed6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	f003 0302 	and.w	r3, r3, #2
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d020      	beq.n	800ec4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	f003 0304 	and.w	r3, r3, #4
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d005      	beq.n	800ec20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ec14:	4b59      	ldr	r3, [pc, #356]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ec16:	689b      	ldr	r3, [r3, #8]
 800ec18:	4a58      	ldr	r2, [pc, #352]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ec1a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800ec1e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	f003 0308 	and.w	r3, r3, #8
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d005      	beq.n	800ec38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ec2c:	4b53      	ldr	r3, [pc, #332]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ec2e:	689b      	ldr	r3, [r3, #8]
 800ec30:	4a52      	ldr	r2, [pc, #328]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ec32:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800ec36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ec38:	4b50      	ldr	r3, [pc, #320]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ec3a:	689b      	ldr	r3, [r3, #8]
 800ec3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	689b      	ldr	r3, [r3, #8]
 800ec44:	494d      	ldr	r1, [pc, #308]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ec46:	4313      	orrs	r3, r2
 800ec48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	f003 0301 	and.w	r3, r3, #1
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d044      	beq.n	800ece0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	685b      	ldr	r3, [r3, #4]
 800ec5a:	2b01      	cmp	r3, #1
 800ec5c:	d107      	bne.n	800ec6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ec5e:	4b47      	ldr	r3, [pc, #284]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d119      	bne.n	800ec9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ec6a:	2301      	movs	r3, #1
 800ec6c:	e07f      	b.n	800ed6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	685b      	ldr	r3, [r3, #4]
 800ec72:	2b02      	cmp	r3, #2
 800ec74:	d003      	beq.n	800ec7e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ec7a:	2b03      	cmp	r3, #3
 800ec7c:	d107      	bne.n	800ec8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ec7e:	4b3f      	ldr	r3, [pc, #252]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d109      	bne.n	800ec9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ec8a:	2301      	movs	r3, #1
 800ec8c:	e06f      	b.n	800ed6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ec8e:	4b3b      	ldr	r3, [pc, #236]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	f003 0302 	and.w	r3, r3, #2
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d101      	bne.n	800ec9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ec9a:	2301      	movs	r3, #1
 800ec9c:	e067      	b.n	800ed6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ec9e:	4b37      	ldr	r3, [pc, #220]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800eca0:	689b      	ldr	r3, [r3, #8]
 800eca2:	f023 0203 	bic.w	r2, r3, #3
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	685b      	ldr	r3, [r3, #4]
 800ecaa:	4934      	ldr	r1, [pc, #208]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ecac:	4313      	orrs	r3, r2
 800ecae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ecb0:	f7ff fc52 	bl	800e558 <HAL_GetTick>
 800ecb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ecb6:	e00a      	b.n	800ecce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ecb8:	f7ff fc4e 	bl	800e558 <HAL_GetTick>
 800ecbc:	4602      	mov	r2, r0
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	1ad3      	subs	r3, r2, r3
 800ecc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ecc6:	4293      	cmp	r3, r2
 800ecc8:	d901      	bls.n	800ecce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ecca:	2303      	movs	r3, #3
 800eccc:	e04f      	b.n	800ed6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ecce:	4b2b      	ldr	r3, [pc, #172]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ecd0:	689b      	ldr	r3, [r3, #8]
 800ecd2:	f003 020c 	and.w	r2, r3, #12
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	685b      	ldr	r3, [r3, #4]
 800ecda:	009b      	lsls	r3, r3, #2
 800ecdc:	429a      	cmp	r2, r3
 800ecde:	d1eb      	bne.n	800ecb8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ece0:	4b25      	ldr	r3, [pc, #148]	@ (800ed78 <HAL_RCC_ClockConfig+0x1b8>)
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	f003 030f 	and.w	r3, r3, #15
 800ece8:	683a      	ldr	r2, [r7, #0]
 800ecea:	429a      	cmp	r2, r3
 800ecec:	d20c      	bcs.n	800ed08 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ecee:	4b22      	ldr	r3, [pc, #136]	@ (800ed78 <HAL_RCC_ClockConfig+0x1b8>)
 800ecf0:	683a      	ldr	r2, [r7, #0]
 800ecf2:	b2d2      	uxtb	r2, r2
 800ecf4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ecf6:	4b20      	ldr	r3, [pc, #128]	@ (800ed78 <HAL_RCC_ClockConfig+0x1b8>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	f003 030f 	and.w	r3, r3, #15
 800ecfe:	683a      	ldr	r2, [r7, #0]
 800ed00:	429a      	cmp	r2, r3
 800ed02:	d001      	beq.n	800ed08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ed04:	2301      	movs	r3, #1
 800ed06:	e032      	b.n	800ed6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	f003 0304 	and.w	r3, r3, #4
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d008      	beq.n	800ed26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ed14:	4b19      	ldr	r3, [pc, #100]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ed16:	689b      	ldr	r3, [r3, #8]
 800ed18:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	68db      	ldr	r3, [r3, #12]
 800ed20:	4916      	ldr	r1, [pc, #88]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ed22:	4313      	orrs	r3, r2
 800ed24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	f003 0308 	and.w	r3, r3, #8
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d009      	beq.n	800ed46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ed32:	4b12      	ldr	r3, [pc, #72]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ed34:	689b      	ldr	r3, [r3, #8]
 800ed36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	691b      	ldr	r3, [r3, #16]
 800ed3e:	00db      	lsls	r3, r3, #3
 800ed40:	490e      	ldr	r1, [pc, #56]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ed42:	4313      	orrs	r3, r2
 800ed44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800ed46:	f000 f855 	bl	800edf4 <HAL_RCC_GetSysClockFreq>
 800ed4a:	4602      	mov	r2, r0
 800ed4c:	4b0b      	ldr	r3, [pc, #44]	@ (800ed7c <HAL_RCC_ClockConfig+0x1bc>)
 800ed4e:	689b      	ldr	r3, [r3, #8]
 800ed50:	091b      	lsrs	r3, r3, #4
 800ed52:	f003 030f 	and.w	r3, r3, #15
 800ed56:	490a      	ldr	r1, [pc, #40]	@ (800ed80 <HAL_RCC_ClockConfig+0x1c0>)
 800ed58:	5ccb      	ldrb	r3, [r1, r3]
 800ed5a:	fa22 f303 	lsr.w	r3, r2, r3
 800ed5e:	4a09      	ldr	r2, [pc, #36]	@ (800ed84 <HAL_RCC_ClockConfig+0x1c4>)
 800ed60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800ed62:	4b09      	ldr	r3, [pc, #36]	@ (800ed88 <HAL_RCC_ClockConfig+0x1c8>)
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	4618      	mov	r0, r3
 800ed68:	f7ff fbb2 	bl	800e4d0 <HAL_InitTick>

  return HAL_OK;
 800ed6c:	2300      	movs	r3, #0
}
 800ed6e:	4618      	mov	r0, r3
 800ed70:	3710      	adds	r7, #16
 800ed72:	46bd      	mov	sp, r7
 800ed74:	bd80      	pop	{r7, pc}
 800ed76:	bf00      	nop
 800ed78:	40023c00 	.word	0x40023c00
 800ed7c:	40023800 	.word	0x40023800
 800ed80:	0801b5f0 	.word	0x0801b5f0
 800ed84:	20000000 	.word	0x20000000
 800ed88:	20000220 	.word	0x20000220

0800ed8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ed8c:	b480      	push	{r7}
 800ed8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ed90:	4b03      	ldr	r3, [pc, #12]	@ (800eda0 <HAL_RCC_GetHCLKFreq+0x14>)
 800ed92:	681b      	ldr	r3, [r3, #0]
}
 800ed94:	4618      	mov	r0, r3
 800ed96:	46bd      	mov	sp, r7
 800ed98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed9c:	4770      	bx	lr
 800ed9e:	bf00      	nop
 800eda0:	20000000 	.word	0x20000000

0800eda4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800eda4:	b580      	push	{r7, lr}
 800eda6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800eda8:	f7ff fff0 	bl	800ed8c <HAL_RCC_GetHCLKFreq>
 800edac:	4602      	mov	r2, r0
 800edae:	4b05      	ldr	r3, [pc, #20]	@ (800edc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800edb0:	689b      	ldr	r3, [r3, #8]
 800edb2:	0a9b      	lsrs	r3, r3, #10
 800edb4:	f003 0307 	and.w	r3, r3, #7
 800edb8:	4903      	ldr	r1, [pc, #12]	@ (800edc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800edba:	5ccb      	ldrb	r3, [r1, r3]
 800edbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800edc0:	4618      	mov	r0, r3
 800edc2:	bd80      	pop	{r7, pc}
 800edc4:	40023800 	.word	0x40023800
 800edc8:	0801b600 	.word	0x0801b600

0800edcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800edcc:	b580      	push	{r7, lr}
 800edce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800edd0:	f7ff ffdc 	bl	800ed8c <HAL_RCC_GetHCLKFreq>
 800edd4:	4602      	mov	r2, r0
 800edd6:	4b05      	ldr	r3, [pc, #20]	@ (800edec <HAL_RCC_GetPCLK2Freq+0x20>)
 800edd8:	689b      	ldr	r3, [r3, #8]
 800edda:	0b5b      	lsrs	r3, r3, #13
 800eddc:	f003 0307 	and.w	r3, r3, #7
 800ede0:	4903      	ldr	r1, [pc, #12]	@ (800edf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ede2:	5ccb      	ldrb	r3, [r1, r3]
 800ede4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ede8:	4618      	mov	r0, r3
 800edea:	bd80      	pop	{r7, pc}
 800edec:	40023800 	.word	0x40023800
 800edf0:	0801b600 	.word	0x0801b600

0800edf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800edf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800edf8:	b0ae      	sub	sp, #184	@ 0xb8
 800edfa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800edfc:	2300      	movs	r3, #0
 800edfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800ee02:	2300      	movs	r3, #0
 800ee04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800ee08:	2300      	movs	r3, #0
 800ee0a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800ee0e:	2300      	movs	r3, #0
 800ee10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800ee14:	2300      	movs	r3, #0
 800ee16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ee1a:	4bcb      	ldr	r3, [pc, #812]	@ (800f148 <HAL_RCC_GetSysClockFreq+0x354>)
 800ee1c:	689b      	ldr	r3, [r3, #8]
 800ee1e:	f003 030c 	and.w	r3, r3, #12
 800ee22:	2b0c      	cmp	r3, #12
 800ee24:	f200 8206 	bhi.w	800f234 <HAL_RCC_GetSysClockFreq+0x440>
 800ee28:	a201      	add	r2, pc, #4	@ (adr r2, 800ee30 <HAL_RCC_GetSysClockFreq+0x3c>)
 800ee2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee2e:	bf00      	nop
 800ee30:	0800ee65 	.word	0x0800ee65
 800ee34:	0800f235 	.word	0x0800f235
 800ee38:	0800f235 	.word	0x0800f235
 800ee3c:	0800f235 	.word	0x0800f235
 800ee40:	0800ee6d 	.word	0x0800ee6d
 800ee44:	0800f235 	.word	0x0800f235
 800ee48:	0800f235 	.word	0x0800f235
 800ee4c:	0800f235 	.word	0x0800f235
 800ee50:	0800ee75 	.word	0x0800ee75
 800ee54:	0800f235 	.word	0x0800f235
 800ee58:	0800f235 	.word	0x0800f235
 800ee5c:	0800f235 	.word	0x0800f235
 800ee60:	0800f065 	.word	0x0800f065
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800ee64:	4bb9      	ldr	r3, [pc, #740]	@ (800f14c <HAL_RCC_GetSysClockFreq+0x358>)
 800ee66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 800ee6a:	e1e7      	b.n	800f23c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800ee6c:	4bb8      	ldr	r3, [pc, #736]	@ (800f150 <HAL_RCC_GetSysClockFreq+0x35c>)
 800ee6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800ee72:	e1e3      	b.n	800f23c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ee74:	4bb4      	ldr	r3, [pc, #720]	@ (800f148 <HAL_RCC_GetSysClockFreq+0x354>)
 800ee76:	685b      	ldr	r3, [r3, #4]
 800ee78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ee7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800ee80:	4bb1      	ldr	r3, [pc, #708]	@ (800f148 <HAL_RCC_GetSysClockFreq+0x354>)
 800ee82:	685b      	ldr	r3, [r3, #4]
 800ee84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d071      	beq.n	800ef70 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ee8c:	4bae      	ldr	r3, [pc, #696]	@ (800f148 <HAL_RCC_GetSysClockFreq+0x354>)
 800ee8e:	685b      	ldr	r3, [r3, #4]
 800ee90:	099b      	lsrs	r3, r3, #6
 800ee92:	2200      	movs	r2, #0
 800ee94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ee98:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800ee9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800eea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eea4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eea8:	2300      	movs	r3, #0
 800eeaa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800eeae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800eeb2:	4622      	mov	r2, r4
 800eeb4:	462b      	mov	r3, r5
 800eeb6:	f04f 0000 	mov.w	r0, #0
 800eeba:	f04f 0100 	mov.w	r1, #0
 800eebe:	0159      	lsls	r1, r3, #5
 800eec0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800eec4:	0150      	lsls	r0, r2, #5
 800eec6:	4602      	mov	r2, r0
 800eec8:	460b      	mov	r3, r1
 800eeca:	4621      	mov	r1, r4
 800eecc:	1a51      	subs	r1, r2, r1
 800eece:	6439      	str	r1, [r7, #64]	@ 0x40
 800eed0:	4629      	mov	r1, r5
 800eed2:	eb63 0301 	sbc.w	r3, r3, r1
 800eed6:	647b      	str	r3, [r7, #68]	@ 0x44
 800eed8:	f04f 0200 	mov.w	r2, #0
 800eedc:	f04f 0300 	mov.w	r3, #0
 800eee0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800eee4:	4649      	mov	r1, r9
 800eee6:	018b      	lsls	r3, r1, #6
 800eee8:	4641      	mov	r1, r8
 800eeea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800eeee:	4641      	mov	r1, r8
 800eef0:	018a      	lsls	r2, r1, #6
 800eef2:	4641      	mov	r1, r8
 800eef4:	1a51      	subs	r1, r2, r1
 800eef6:	63b9      	str	r1, [r7, #56]	@ 0x38
 800eef8:	4649      	mov	r1, r9
 800eefa:	eb63 0301 	sbc.w	r3, r3, r1
 800eefe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ef00:	f04f 0200 	mov.w	r2, #0
 800ef04:	f04f 0300 	mov.w	r3, #0
 800ef08:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800ef0c:	4649      	mov	r1, r9
 800ef0e:	00cb      	lsls	r3, r1, #3
 800ef10:	4641      	mov	r1, r8
 800ef12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ef16:	4641      	mov	r1, r8
 800ef18:	00ca      	lsls	r2, r1, #3
 800ef1a:	4610      	mov	r0, r2
 800ef1c:	4619      	mov	r1, r3
 800ef1e:	4603      	mov	r3, r0
 800ef20:	4622      	mov	r2, r4
 800ef22:	189b      	adds	r3, r3, r2
 800ef24:	633b      	str	r3, [r7, #48]	@ 0x30
 800ef26:	462b      	mov	r3, r5
 800ef28:	460a      	mov	r2, r1
 800ef2a:	eb42 0303 	adc.w	r3, r2, r3
 800ef2e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef30:	f04f 0200 	mov.w	r2, #0
 800ef34:	f04f 0300 	mov.w	r3, #0
 800ef38:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800ef3c:	4629      	mov	r1, r5
 800ef3e:	024b      	lsls	r3, r1, #9
 800ef40:	4621      	mov	r1, r4
 800ef42:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800ef46:	4621      	mov	r1, r4
 800ef48:	024a      	lsls	r2, r1, #9
 800ef4a:	4610      	mov	r0, r2
 800ef4c:	4619      	mov	r1, r3
 800ef4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef52:	2200      	movs	r2, #0
 800ef54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ef58:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ef5c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800ef60:	f7f1 fe42 	bl	8000be8 <__aeabi_uldivmod>
 800ef64:	4602      	mov	r2, r0
 800ef66:	460b      	mov	r3, r1
 800ef68:	4613      	mov	r3, r2
 800ef6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ef6e:	e067      	b.n	800f040 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ef70:	4b75      	ldr	r3, [pc, #468]	@ (800f148 <HAL_RCC_GetSysClockFreq+0x354>)
 800ef72:	685b      	ldr	r3, [r3, #4]
 800ef74:	099b      	lsrs	r3, r3, #6
 800ef76:	2200      	movs	r2, #0
 800ef78:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ef7c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800ef80:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ef84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef88:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ef8a:	2300      	movs	r3, #0
 800ef8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ef8e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800ef92:	4622      	mov	r2, r4
 800ef94:	462b      	mov	r3, r5
 800ef96:	f04f 0000 	mov.w	r0, #0
 800ef9a:	f04f 0100 	mov.w	r1, #0
 800ef9e:	0159      	lsls	r1, r3, #5
 800efa0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800efa4:	0150      	lsls	r0, r2, #5
 800efa6:	4602      	mov	r2, r0
 800efa8:	460b      	mov	r3, r1
 800efaa:	4621      	mov	r1, r4
 800efac:	1a51      	subs	r1, r2, r1
 800efae:	62b9      	str	r1, [r7, #40]	@ 0x28
 800efb0:	4629      	mov	r1, r5
 800efb2:	eb63 0301 	sbc.w	r3, r3, r1
 800efb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800efb8:	f04f 0200 	mov.w	r2, #0
 800efbc:	f04f 0300 	mov.w	r3, #0
 800efc0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800efc4:	4649      	mov	r1, r9
 800efc6:	018b      	lsls	r3, r1, #6
 800efc8:	4641      	mov	r1, r8
 800efca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800efce:	4641      	mov	r1, r8
 800efd0:	018a      	lsls	r2, r1, #6
 800efd2:	4641      	mov	r1, r8
 800efd4:	ebb2 0a01 	subs.w	sl, r2, r1
 800efd8:	4649      	mov	r1, r9
 800efda:	eb63 0b01 	sbc.w	fp, r3, r1
 800efde:	f04f 0200 	mov.w	r2, #0
 800efe2:	f04f 0300 	mov.w	r3, #0
 800efe6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800efea:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800efee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800eff2:	4692      	mov	sl, r2
 800eff4:	469b      	mov	fp, r3
 800eff6:	4623      	mov	r3, r4
 800eff8:	eb1a 0303 	adds.w	r3, sl, r3
 800effc:	623b      	str	r3, [r7, #32]
 800effe:	462b      	mov	r3, r5
 800f000:	eb4b 0303 	adc.w	r3, fp, r3
 800f004:	627b      	str	r3, [r7, #36]	@ 0x24
 800f006:	f04f 0200 	mov.w	r2, #0
 800f00a:	f04f 0300 	mov.w	r3, #0
 800f00e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800f012:	4629      	mov	r1, r5
 800f014:	028b      	lsls	r3, r1, #10
 800f016:	4621      	mov	r1, r4
 800f018:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800f01c:	4621      	mov	r1, r4
 800f01e:	028a      	lsls	r2, r1, #10
 800f020:	4610      	mov	r0, r2
 800f022:	4619      	mov	r1, r3
 800f024:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f028:	2200      	movs	r2, #0
 800f02a:	673b      	str	r3, [r7, #112]	@ 0x70
 800f02c:	677a      	str	r2, [r7, #116]	@ 0x74
 800f02e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800f032:	f7f1 fdd9 	bl	8000be8 <__aeabi_uldivmod>
 800f036:	4602      	mov	r2, r0
 800f038:	460b      	mov	r3, r1
 800f03a:	4613      	mov	r3, r2
 800f03c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800f040:	4b41      	ldr	r3, [pc, #260]	@ (800f148 <HAL_RCC_GetSysClockFreq+0x354>)
 800f042:	685b      	ldr	r3, [r3, #4]
 800f044:	0c1b      	lsrs	r3, r3, #16
 800f046:	f003 0303 	and.w	r3, r3, #3
 800f04a:	3301      	adds	r3, #1
 800f04c:	005b      	lsls	r3, r3, #1
 800f04e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 800f052:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f056:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f05a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f05e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800f062:	e0eb      	b.n	800f23c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f064:	4b38      	ldr	r3, [pc, #224]	@ (800f148 <HAL_RCC_GetSysClockFreq+0x354>)
 800f066:	685b      	ldr	r3, [r3, #4]
 800f068:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f06c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f070:	4b35      	ldr	r3, [pc, #212]	@ (800f148 <HAL_RCC_GetSysClockFreq+0x354>)
 800f072:	685b      	ldr	r3, [r3, #4]
 800f074:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d06b      	beq.n	800f154 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f07c:	4b32      	ldr	r3, [pc, #200]	@ (800f148 <HAL_RCC_GetSysClockFreq+0x354>)
 800f07e:	685b      	ldr	r3, [r3, #4]
 800f080:	099b      	lsrs	r3, r3, #6
 800f082:	2200      	movs	r2, #0
 800f084:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f086:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f088:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f08a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f08e:	663b      	str	r3, [r7, #96]	@ 0x60
 800f090:	2300      	movs	r3, #0
 800f092:	667b      	str	r3, [r7, #100]	@ 0x64
 800f094:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800f098:	4622      	mov	r2, r4
 800f09a:	462b      	mov	r3, r5
 800f09c:	f04f 0000 	mov.w	r0, #0
 800f0a0:	f04f 0100 	mov.w	r1, #0
 800f0a4:	0159      	lsls	r1, r3, #5
 800f0a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f0aa:	0150      	lsls	r0, r2, #5
 800f0ac:	4602      	mov	r2, r0
 800f0ae:	460b      	mov	r3, r1
 800f0b0:	4621      	mov	r1, r4
 800f0b2:	1a51      	subs	r1, r2, r1
 800f0b4:	61b9      	str	r1, [r7, #24]
 800f0b6:	4629      	mov	r1, r5
 800f0b8:	eb63 0301 	sbc.w	r3, r3, r1
 800f0bc:	61fb      	str	r3, [r7, #28]
 800f0be:	f04f 0200 	mov.w	r2, #0
 800f0c2:	f04f 0300 	mov.w	r3, #0
 800f0c6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800f0ca:	4659      	mov	r1, fp
 800f0cc:	018b      	lsls	r3, r1, #6
 800f0ce:	4651      	mov	r1, sl
 800f0d0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f0d4:	4651      	mov	r1, sl
 800f0d6:	018a      	lsls	r2, r1, #6
 800f0d8:	4651      	mov	r1, sl
 800f0da:	ebb2 0801 	subs.w	r8, r2, r1
 800f0de:	4659      	mov	r1, fp
 800f0e0:	eb63 0901 	sbc.w	r9, r3, r1
 800f0e4:	f04f 0200 	mov.w	r2, #0
 800f0e8:	f04f 0300 	mov.w	r3, #0
 800f0ec:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800f0f0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800f0f4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800f0f8:	4690      	mov	r8, r2
 800f0fa:	4699      	mov	r9, r3
 800f0fc:	4623      	mov	r3, r4
 800f0fe:	eb18 0303 	adds.w	r3, r8, r3
 800f102:	613b      	str	r3, [r7, #16]
 800f104:	462b      	mov	r3, r5
 800f106:	eb49 0303 	adc.w	r3, r9, r3
 800f10a:	617b      	str	r3, [r7, #20]
 800f10c:	f04f 0200 	mov.w	r2, #0
 800f110:	f04f 0300 	mov.w	r3, #0
 800f114:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800f118:	4629      	mov	r1, r5
 800f11a:	024b      	lsls	r3, r1, #9
 800f11c:	4621      	mov	r1, r4
 800f11e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800f122:	4621      	mov	r1, r4
 800f124:	024a      	lsls	r2, r1, #9
 800f126:	4610      	mov	r0, r2
 800f128:	4619      	mov	r1, r3
 800f12a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f12e:	2200      	movs	r2, #0
 800f130:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f132:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800f134:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800f138:	f7f1 fd56 	bl	8000be8 <__aeabi_uldivmod>
 800f13c:	4602      	mov	r2, r0
 800f13e:	460b      	mov	r3, r1
 800f140:	4613      	mov	r3, r2
 800f142:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f146:	e065      	b.n	800f214 <HAL_RCC_GetSysClockFreq+0x420>
 800f148:	40023800 	.word	0x40023800
 800f14c:	00f42400 	.word	0x00f42400
 800f150:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f154:	4b3d      	ldr	r3, [pc, #244]	@ (800f24c <HAL_RCC_GetSysClockFreq+0x458>)
 800f156:	685b      	ldr	r3, [r3, #4]
 800f158:	099b      	lsrs	r3, r3, #6
 800f15a:	2200      	movs	r2, #0
 800f15c:	4618      	mov	r0, r3
 800f15e:	4611      	mov	r1, r2
 800f160:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800f164:	653b      	str	r3, [r7, #80]	@ 0x50
 800f166:	2300      	movs	r3, #0
 800f168:	657b      	str	r3, [r7, #84]	@ 0x54
 800f16a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800f16e:	4642      	mov	r2, r8
 800f170:	464b      	mov	r3, r9
 800f172:	f04f 0000 	mov.w	r0, #0
 800f176:	f04f 0100 	mov.w	r1, #0
 800f17a:	0159      	lsls	r1, r3, #5
 800f17c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800f180:	0150      	lsls	r0, r2, #5
 800f182:	4602      	mov	r2, r0
 800f184:	460b      	mov	r3, r1
 800f186:	4641      	mov	r1, r8
 800f188:	1a51      	subs	r1, r2, r1
 800f18a:	60b9      	str	r1, [r7, #8]
 800f18c:	4649      	mov	r1, r9
 800f18e:	eb63 0301 	sbc.w	r3, r3, r1
 800f192:	60fb      	str	r3, [r7, #12]
 800f194:	f04f 0200 	mov.w	r2, #0
 800f198:	f04f 0300 	mov.w	r3, #0
 800f19c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800f1a0:	4659      	mov	r1, fp
 800f1a2:	018b      	lsls	r3, r1, #6
 800f1a4:	4651      	mov	r1, sl
 800f1a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800f1aa:	4651      	mov	r1, sl
 800f1ac:	018a      	lsls	r2, r1, #6
 800f1ae:	4651      	mov	r1, sl
 800f1b0:	1a54      	subs	r4, r2, r1
 800f1b2:	4659      	mov	r1, fp
 800f1b4:	eb63 0501 	sbc.w	r5, r3, r1
 800f1b8:	f04f 0200 	mov.w	r2, #0
 800f1bc:	f04f 0300 	mov.w	r3, #0
 800f1c0:	00eb      	lsls	r3, r5, #3
 800f1c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800f1c6:	00e2      	lsls	r2, r4, #3
 800f1c8:	4614      	mov	r4, r2
 800f1ca:	461d      	mov	r5, r3
 800f1cc:	4643      	mov	r3, r8
 800f1ce:	18e3      	adds	r3, r4, r3
 800f1d0:	603b      	str	r3, [r7, #0]
 800f1d2:	464b      	mov	r3, r9
 800f1d4:	eb45 0303 	adc.w	r3, r5, r3
 800f1d8:	607b      	str	r3, [r7, #4]
 800f1da:	f04f 0200 	mov.w	r2, #0
 800f1de:	f04f 0300 	mov.w	r3, #0
 800f1e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 800f1e6:	4629      	mov	r1, r5
 800f1e8:	028b      	lsls	r3, r1, #10
 800f1ea:	4621      	mov	r1, r4
 800f1ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800f1f0:	4621      	mov	r1, r4
 800f1f2:	028a      	lsls	r2, r1, #10
 800f1f4:	4610      	mov	r0, r2
 800f1f6:	4619      	mov	r1, r3
 800f1f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1fc:	2200      	movs	r2, #0
 800f1fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f200:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800f202:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800f206:	f7f1 fcef 	bl	8000be8 <__aeabi_uldivmod>
 800f20a:	4602      	mov	r2, r0
 800f20c:	460b      	mov	r3, r1
 800f20e:	4613      	mov	r3, r2
 800f210:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800f214:	4b0d      	ldr	r3, [pc, #52]	@ (800f24c <HAL_RCC_GetSysClockFreq+0x458>)
 800f216:	685b      	ldr	r3, [r3, #4]
 800f218:	0f1b      	lsrs	r3, r3, #28
 800f21a:	f003 0307 	and.w	r3, r3, #7
 800f21e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 800f222:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f226:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f22a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f22e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800f232:	e003      	b.n	800f23c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800f234:	4b06      	ldr	r3, [pc, #24]	@ (800f250 <HAL_RCC_GetSysClockFreq+0x45c>)
 800f236:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800f23a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800f23c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800f240:	4618      	mov	r0, r3
 800f242:	37b8      	adds	r7, #184	@ 0xb8
 800f244:	46bd      	mov	sp, r7
 800f246:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f24a:	bf00      	nop
 800f24c:	40023800 	.word	0x40023800
 800f250:	00f42400 	.word	0x00f42400

0800f254 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800f254:	b580      	push	{r7, lr}
 800f256:	b086      	sub	sp, #24
 800f258:	af00      	add	r7, sp, #0
 800f25a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d101      	bne.n	800f266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800f262:	2301      	movs	r3, #1
 800f264:	e28d      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	f003 0301 	and.w	r3, r3, #1
 800f26e:	2b00      	cmp	r3, #0
 800f270:	f000 8083 	beq.w	800f37a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800f274:	4b94      	ldr	r3, [pc, #592]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f276:	689b      	ldr	r3, [r3, #8]
 800f278:	f003 030c 	and.w	r3, r3, #12
 800f27c:	2b04      	cmp	r3, #4
 800f27e:	d019      	beq.n	800f2b4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800f280:	4b91      	ldr	r3, [pc, #580]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f282:	689b      	ldr	r3, [r3, #8]
 800f284:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800f288:	2b08      	cmp	r3, #8
 800f28a:	d106      	bne.n	800f29a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800f28c:	4b8e      	ldr	r3, [pc, #568]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f28e:	685b      	ldr	r3, [r3, #4]
 800f290:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f294:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f298:	d00c      	beq.n	800f2b4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f29a:	4b8b      	ldr	r3, [pc, #556]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f29c:	689b      	ldr	r3, [r3, #8]
 800f29e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800f2a2:	2b0c      	cmp	r3, #12
 800f2a4:	d112      	bne.n	800f2cc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f2a6:	4b88      	ldr	r3, [pc, #544]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f2a8:	685b      	ldr	r3, [r3, #4]
 800f2aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f2ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f2b2:	d10b      	bne.n	800f2cc <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f2b4:	4b84      	ldr	r3, [pc, #528]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d05b      	beq.n	800f378 <HAL_RCC_OscConfig+0x124>
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	685b      	ldr	r3, [r3, #4]
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d157      	bne.n	800f378 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800f2c8:	2301      	movs	r3, #1
 800f2ca:	e25a      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	685b      	ldr	r3, [r3, #4]
 800f2d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f2d4:	d106      	bne.n	800f2e4 <HAL_RCC_OscConfig+0x90>
 800f2d6:	4b7c      	ldr	r3, [pc, #496]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	4a7b      	ldr	r2, [pc, #492]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f2dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f2e0:	6013      	str	r3, [r2, #0]
 800f2e2:	e01d      	b.n	800f320 <HAL_RCC_OscConfig+0xcc>
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	685b      	ldr	r3, [r3, #4]
 800f2e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f2ec:	d10c      	bne.n	800f308 <HAL_RCC_OscConfig+0xb4>
 800f2ee:	4b76      	ldr	r3, [pc, #472]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	4a75      	ldr	r2, [pc, #468]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f2f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800f2f8:	6013      	str	r3, [r2, #0]
 800f2fa:	4b73      	ldr	r3, [pc, #460]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	4a72      	ldr	r2, [pc, #456]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f304:	6013      	str	r3, [r2, #0]
 800f306:	e00b      	b.n	800f320 <HAL_RCC_OscConfig+0xcc>
 800f308:	4b6f      	ldr	r3, [pc, #444]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	4a6e      	ldr	r2, [pc, #440]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f30e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f312:	6013      	str	r3, [r2, #0]
 800f314:	4b6c      	ldr	r3, [pc, #432]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	4a6b      	ldr	r2, [pc, #428]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f31a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f31e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	685b      	ldr	r3, [r3, #4]
 800f324:	2b00      	cmp	r3, #0
 800f326:	d013      	beq.n	800f350 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f328:	f7ff f916 	bl	800e558 <HAL_GetTick>
 800f32c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f32e:	e008      	b.n	800f342 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f330:	f7ff f912 	bl	800e558 <HAL_GetTick>
 800f334:	4602      	mov	r2, r0
 800f336:	693b      	ldr	r3, [r7, #16]
 800f338:	1ad3      	subs	r3, r2, r3
 800f33a:	2b64      	cmp	r3, #100	@ 0x64
 800f33c:	d901      	bls.n	800f342 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800f33e:	2303      	movs	r3, #3
 800f340:	e21f      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f342:	4b61      	ldr	r3, [pc, #388]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d0f0      	beq.n	800f330 <HAL_RCC_OscConfig+0xdc>
 800f34e:	e014      	b.n	800f37a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f350:	f7ff f902 	bl	800e558 <HAL_GetTick>
 800f354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f356:	e008      	b.n	800f36a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f358:	f7ff f8fe 	bl	800e558 <HAL_GetTick>
 800f35c:	4602      	mov	r2, r0
 800f35e:	693b      	ldr	r3, [r7, #16]
 800f360:	1ad3      	subs	r3, r2, r3
 800f362:	2b64      	cmp	r3, #100	@ 0x64
 800f364:	d901      	bls.n	800f36a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800f366:	2303      	movs	r3, #3
 800f368:	e20b      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f36a:	4b57      	ldr	r3, [pc, #348]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f372:	2b00      	cmp	r3, #0
 800f374:	d1f0      	bne.n	800f358 <HAL_RCC_OscConfig+0x104>
 800f376:	e000      	b.n	800f37a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f378:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	f003 0302 	and.w	r3, r3, #2
 800f382:	2b00      	cmp	r3, #0
 800f384:	d06f      	beq.n	800f466 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800f386:	4b50      	ldr	r3, [pc, #320]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f388:	689b      	ldr	r3, [r3, #8]
 800f38a:	f003 030c 	and.w	r3, r3, #12
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d017      	beq.n	800f3c2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800f392:	4b4d      	ldr	r3, [pc, #308]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f394:	689b      	ldr	r3, [r3, #8]
 800f396:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800f39a:	2b08      	cmp	r3, #8
 800f39c:	d105      	bne.n	800f3aa <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800f39e:	4b4a      	ldr	r3, [pc, #296]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f3a0:	685b      	ldr	r3, [r3, #4]
 800f3a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d00b      	beq.n	800f3c2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f3aa:	4b47      	ldr	r3, [pc, #284]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f3ac:	689b      	ldr	r3, [r3, #8]
 800f3ae:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800f3b2:	2b0c      	cmp	r3, #12
 800f3b4:	d11c      	bne.n	800f3f0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f3b6:	4b44      	ldr	r3, [pc, #272]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f3b8:	685b      	ldr	r3, [r3, #4]
 800f3ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d116      	bne.n	800f3f0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f3c2:	4b41      	ldr	r3, [pc, #260]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	f003 0302 	and.w	r3, r3, #2
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d005      	beq.n	800f3da <HAL_RCC_OscConfig+0x186>
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	68db      	ldr	r3, [r3, #12]
 800f3d2:	2b01      	cmp	r3, #1
 800f3d4:	d001      	beq.n	800f3da <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800f3d6:	2301      	movs	r3, #1
 800f3d8:	e1d3      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f3da:	4b3b      	ldr	r3, [pc, #236]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	691b      	ldr	r3, [r3, #16]
 800f3e6:	00db      	lsls	r3, r3, #3
 800f3e8:	4937      	ldr	r1, [pc, #220]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f3ea:	4313      	orrs	r3, r2
 800f3ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f3ee:	e03a      	b.n	800f466 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	68db      	ldr	r3, [r3, #12]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d020      	beq.n	800f43a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800f3f8:	4b34      	ldr	r3, [pc, #208]	@ (800f4cc <HAL_RCC_OscConfig+0x278>)
 800f3fa:	2201      	movs	r2, #1
 800f3fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f3fe:	f7ff f8ab 	bl	800e558 <HAL_GetTick>
 800f402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f404:	e008      	b.n	800f418 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f406:	f7ff f8a7 	bl	800e558 <HAL_GetTick>
 800f40a:	4602      	mov	r2, r0
 800f40c:	693b      	ldr	r3, [r7, #16]
 800f40e:	1ad3      	subs	r3, r2, r3
 800f410:	2b02      	cmp	r3, #2
 800f412:	d901      	bls.n	800f418 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800f414:	2303      	movs	r3, #3
 800f416:	e1b4      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f418:	4b2b      	ldr	r3, [pc, #172]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	f003 0302 	and.w	r3, r3, #2
 800f420:	2b00      	cmp	r3, #0
 800f422:	d0f0      	beq.n	800f406 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f424:	4b28      	ldr	r3, [pc, #160]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	691b      	ldr	r3, [r3, #16]
 800f430:	00db      	lsls	r3, r3, #3
 800f432:	4925      	ldr	r1, [pc, #148]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f434:	4313      	orrs	r3, r2
 800f436:	600b      	str	r3, [r1, #0]
 800f438:	e015      	b.n	800f466 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800f43a:	4b24      	ldr	r3, [pc, #144]	@ (800f4cc <HAL_RCC_OscConfig+0x278>)
 800f43c:	2200      	movs	r2, #0
 800f43e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f440:	f7ff f88a 	bl	800e558 <HAL_GetTick>
 800f444:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f446:	e008      	b.n	800f45a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f448:	f7ff f886 	bl	800e558 <HAL_GetTick>
 800f44c:	4602      	mov	r2, r0
 800f44e:	693b      	ldr	r3, [r7, #16]
 800f450:	1ad3      	subs	r3, r2, r3
 800f452:	2b02      	cmp	r3, #2
 800f454:	d901      	bls.n	800f45a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800f456:	2303      	movs	r3, #3
 800f458:	e193      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f45a:	4b1b      	ldr	r3, [pc, #108]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	f003 0302 	and.w	r3, r3, #2
 800f462:	2b00      	cmp	r3, #0
 800f464:	d1f0      	bne.n	800f448 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	f003 0308 	and.w	r3, r3, #8
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d036      	beq.n	800f4e0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	695b      	ldr	r3, [r3, #20]
 800f476:	2b00      	cmp	r3, #0
 800f478:	d016      	beq.n	800f4a8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800f47a:	4b15      	ldr	r3, [pc, #84]	@ (800f4d0 <HAL_RCC_OscConfig+0x27c>)
 800f47c:	2201      	movs	r2, #1
 800f47e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f480:	f7ff f86a 	bl	800e558 <HAL_GetTick>
 800f484:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f486:	e008      	b.n	800f49a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f488:	f7ff f866 	bl	800e558 <HAL_GetTick>
 800f48c:	4602      	mov	r2, r0
 800f48e:	693b      	ldr	r3, [r7, #16]
 800f490:	1ad3      	subs	r3, r2, r3
 800f492:	2b02      	cmp	r3, #2
 800f494:	d901      	bls.n	800f49a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800f496:	2303      	movs	r3, #3
 800f498:	e173      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f49a:	4b0b      	ldr	r3, [pc, #44]	@ (800f4c8 <HAL_RCC_OscConfig+0x274>)
 800f49c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f49e:	f003 0302 	and.w	r3, r3, #2
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d0f0      	beq.n	800f488 <HAL_RCC_OscConfig+0x234>
 800f4a6:	e01b      	b.n	800f4e0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800f4a8:	4b09      	ldr	r3, [pc, #36]	@ (800f4d0 <HAL_RCC_OscConfig+0x27c>)
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f4ae:	f7ff f853 	bl	800e558 <HAL_GetTick>
 800f4b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f4b4:	e00e      	b.n	800f4d4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f4b6:	f7ff f84f 	bl	800e558 <HAL_GetTick>
 800f4ba:	4602      	mov	r2, r0
 800f4bc:	693b      	ldr	r3, [r7, #16]
 800f4be:	1ad3      	subs	r3, r2, r3
 800f4c0:	2b02      	cmp	r3, #2
 800f4c2:	d907      	bls.n	800f4d4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800f4c4:	2303      	movs	r3, #3
 800f4c6:	e15c      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
 800f4c8:	40023800 	.word	0x40023800
 800f4cc:	42470000 	.word	0x42470000
 800f4d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f4d4:	4b8a      	ldr	r3, [pc, #552]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f4d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f4d8:	f003 0302 	and.w	r3, r3, #2
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d1ea      	bne.n	800f4b6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	f003 0304 	and.w	r3, r3, #4
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	f000 8097 	beq.w	800f61c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800f4f2:	4b83      	ldr	r3, [pc, #524]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f4f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d10f      	bne.n	800f51e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800f4fe:	2300      	movs	r3, #0
 800f500:	60bb      	str	r3, [r7, #8]
 800f502:	4b7f      	ldr	r3, [pc, #508]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f506:	4a7e      	ldr	r2, [pc, #504]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f508:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f50c:	6413      	str	r3, [r2, #64]	@ 0x40
 800f50e:	4b7c      	ldr	r3, [pc, #496]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f516:	60bb      	str	r3, [r7, #8]
 800f518:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800f51a:	2301      	movs	r3, #1
 800f51c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f51e:	4b79      	ldr	r3, [pc, #484]	@ (800f704 <HAL_RCC_OscConfig+0x4b0>)
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f526:	2b00      	cmp	r3, #0
 800f528:	d118      	bne.n	800f55c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800f52a:	4b76      	ldr	r3, [pc, #472]	@ (800f704 <HAL_RCC_OscConfig+0x4b0>)
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	4a75      	ldr	r2, [pc, #468]	@ (800f704 <HAL_RCC_OscConfig+0x4b0>)
 800f530:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f534:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800f536:	f7ff f80f 	bl	800e558 <HAL_GetTick>
 800f53a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f53c:	e008      	b.n	800f550 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f53e:	f7ff f80b 	bl	800e558 <HAL_GetTick>
 800f542:	4602      	mov	r2, r0
 800f544:	693b      	ldr	r3, [r7, #16]
 800f546:	1ad3      	subs	r3, r2, r3
 800f548:	2b02      	cmp	r3, #2
 800f54a:	d901      	bls.n	800f550 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800f54c:	2303      	movs	r3, #3
 800f54e:	e118      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f550:	4b6c      	ldr	r3, [pc, #432]	@ (800f704 <HAL_RCC_OscConfig+0x4b0>)
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d0f0      	beq.n	800f53e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	689b      	ldr	r3, [r3, #8]
 800f560:	2b01      	cmp	r3, #1
 800f562:	d106      	bne.n	800f572 <HAL_RCC_OscConfig+0x31e>
 800f564:	4b66      	ldr	r3, [pc, #408]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f566:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f568:	4a65      	ldr	r2, [pc, #404]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f56a:	f043 0301 	orr.w	r3, r3, #1
 800f56e:	6713      	str	r3, [r2, #112]	@ 0x70
 800f570:	e01c      	b.n	800f5ac <HAL_RCC_OscConfig+0x358>
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	689b      	ldr	r3, [r3, #8]
 800f576:	2b05      	cmp	r3, #5
 800f578:	d10c      	bne.n	800f594 <HAL_RCC_OscConfig+0x340>
 800f57a:	4b61      	ldr	r3, [pc, #388]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f57c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f57e:	4a60      	ldr	r2, [pc, #384]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f580:	f043 0304 	orr.w	r3, r3, #4
 800f584:	6713      	str	r3, [r2, #112]	@ 0x70
 800f586:	4b5e      	ldr	r3, [pc, #376]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f58a:	4a5d      	ldr	r2, [pc, #372]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f58c:	f043 0301 	orr.w	r3, r3, #1
 800f590:	6713      	str	r3, [r2, #112]	@ 0x70
 800f592:	e00b      	b.n	800f5ac <HAL_RCC_OscConfig+0x358>
 800f594:	4b5a      	ldr	r3, [pc, #360]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f598:	4a59      	ldr	r2, [pc, #356]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f59a:	f023 0301 	bic.w	r3, r3, #1
 800f59e:	6713      	str	r3, [r2, #112]	@ 0x70
 800f5a0:	4b57      	ldr	r3, [pc, #348]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f5a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f5a4:	4a56      	ldr	r2, [pc, #344]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f5a6:	f023 0304 	bic.w	r3, r3, #4
 800f5aa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	689b      	ldr	r3, [r3, #8]
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d015      	beq.n	800f5e0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f5b4:	f7fe ffd0 	bl	800e558 <HAL_GetTick>
 800f5b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f5ba:	e00a      	b.n	800f5d2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f5bc:	f7fe ffcc 	bl	800e558 <HAL_GetTick>
 800f5c0:	4602      	mov	r2, r0
 800f5c2:	693b      	ldr	r3, [r7, #16]
 800f5c4:	1ad3      	subs	r3, r2, r3
 800f5c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f5ca:	4293      	cmp	r3, r2
 800f5cc:	d901      	bls.n	800f5d2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800f5ce:	2303      	movs	r3, #3
 800f5d0:	e0d7      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f5d2:	4b4b      	ldr	r3, [pc, #300]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f5d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f5d6:	f003 0302 	and.w	r3, r3, #2
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d0ee      	beq.n	800f5bc <HAL_RCC_OscConfig+0x368>
 800f5de:	e014      	b.n	800f60a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f5e0:	f7fe ffba 	bl	800e558 <HAL_GetTick>
 800f5e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f5e6:	e00a      	b.n	800f5fe <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f5e8:	f7fe ffb6 	bl	800e558 <HAL_GetTick>
 800f5ec:	4602      	mov	r2, r0
 800f5ee:	693b      	ldr	r3, [r7, #16]
 800f5f0:	1ad3      	subs	r3, r2, r3
 800f5f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f5f6:	4293      	cmp	r3, r2
 800f5f8:	d901      	bls.n	800f5fe <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800f5fa:	2303      	movs	r3, #3
 800f5fc:	e0c1      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f5fe:	4b40      	ldr	r3, [pc, #256]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f602:	f003 0302 	and.w	r3, r3, #2
 800f606:	2b00      	cmp	r3, #0
 800f608:	d1ee      	bne.n	800f5e8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800f60a:	7dfb      	ldrb	r3, [r7, #23]
 800f60c:	2b01      	cmp	r3, #1
 800f60e:	d105      	bne.n	800f61c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800f610:	4b3b      	ldr	r3, [pc, #236]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f614:	4a3a      	ldr	r2, [pc, #232]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f616:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f61a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	699b      	ldr	r3, [r3, #24]
 800f620:	2b00      	cmp	r3, #0
 800f622:	f000 80ad 	beq.w	800f780 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800f626:	4b36      	ldr	r3, [pc, #216]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f628:	689b      	ldr	r3, [r3, #8]
 800f62a:	f003 030c 	and.w	r3, r3, #12
 800f62e:	2b08      	cmp	r3, #8
 800f630:	d060      	beq.n	800f6f4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	699b      	ldr	r3, [r3, #24]
 800f636:	2b02      	cmp	r3, #2
 800f638:	d145      	bne.n	800f6c6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f63a:	4b33      	ldr	r3, [pc, #204]	@ (800f708 <HAL_RCC_OscConfig+0x4b4>)
 800f63c:	2200      	movs	r2, #0
 800f63e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f640:	f7fe ff8a 	bl	800e558 <HAL_GetTick>
 800f644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f646:	e008      	b.n	800f65a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f648:	f7fe ff86 	bl	800e558 <HAL_GetTick>
 800f64c:	4602      	mov	r2, r0
 800f64e:	693b      	ldr	r3, [r7, #16]
 800f650:	1ad3      	subs	r3, r2, r3
 800f652:	2b02      	cmp	r3, #2
 800f654:	d901      	bls.n	800f65a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800f656:	2303      	movs	r3, #3
 800f658:	e093      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f65a:	4b29      	ldr	r3, [pc, #164]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f662:	2b00      	cmp	r3, #0
 800f664:	d1f0      	bne.n	800f648 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	69da      	ldr	r2, [r3, #28]
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	6a1b      	ldr	r3, [r3, #32]
 800f66e:	431a      	orrs	r2, r3
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f674:	019b      	lsls	r3, r3, #6
 800f676:	431a      	orrs	r2, r3
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f67c:	085b      	lsrs	r3, r3, #1
 800f67e:	3b01      	subs	r3, #1
 800f680:	041b      	lsls	r3, r3, #16
 800f682:	431a      	orrs	r2, r3
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f688:	061b      	lsls	r3, r3, #24
 800f68a:	431a      	orrs	r2, r3
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f690:	071b      	lsls	r3, r3, #28
 800f692:	491b      	ldr	r1, [pc, #108]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f694:	4313      	orrs	r3, r2
 800f696:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800f698:	4b1b      	ldr	r3, [pc, #108]	@ (800f708 <HAL_RCC_OscConfig+0x4b4>)
 800f69a:	2201      	movs	r2, #1
 800f69c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f69e:	f7fe ff5b 	bl	800e558 <HAL_GetTick>
 800f6a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f6a4:	e008      	b.n	800f6b8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f6a6:	f7fe ff57 	bl	800e558 <HAL_GetTick>
 800f6aa:	4602      	mov	r2, r0
 800f6ac:	693b      	ldr	r3, [r7, #16]
 800f6ae:	1ad3      	subs	r3, r2, r3
 800f6b0:	2b02      	cmp	r3, #2
 800f6b2:	d901      	bls.n	800f6b8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800f6b4:	2303      	movs	r3, #3
 800f6b6:	e064      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f6b8:	4b11      	ldr	r3, [pc, #68]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d0f0      	beq.n	800f6a6 <HAL_RCC_OscConfig+0x452>
 800f6c4:	e05c      	b.n	800f780 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f6c6:	4b10      	ldr	r3, [pc, #64]	@ (800f708 <HAL_RCC_OscConfig+0x4b4>)
 800f6c8:	2200      	movs	r2, #0
 800f6ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f6cc:	f7fe ff44 	bl	800e558 <HAL_GetTick>
 800f6d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f6d2:	e008      	b.n	800f6e6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f6d4:	f7fe ff40 	bl	800e558 <HAL_GetTick>
 800f6d8:	4602      	mov	r2, r0
 800f6da:	693b      	ldr	r3, [r7, #16]
 800f6dc:	1ad3      	subs	r3, r2, r3
 800f6de:	2b02      	cmp	r3, #2
 800f6e0:	d901      	bls.n	800f6e6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800f6e2:	2303      	movs	r3, #3
 800f6e4:	e04d      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f6e6:	4b06      	ldr	r3, [pc, #24]	@ (800f700 <HAL_RCC_OscConfig+0x4ac>)
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d1f0      	bne.n	800f6d4 <HAL_RCC_OscConfig+0x480>
 800f6f2:	e045      	b.n	800f780 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	699b      	ldr	r3, [r3, #24]
 800f6f8:	2b01      	cmp	r3, #1
 800f6fa:	d107      	bne.n	800f70c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800f6fc:	2301      	movs	r3, #1
 800f6fe:	e040      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
 800f700:	40023800 	.word	0x40023800
 800f704:	40007000 	.word	0x40007000
 800f708:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800f70c:	4b1f      	ldr	r3, [pc, #124]	@ (800f78c <HAL_RCC_OscConfig+0x538>)
 800f70e:	685b      	ldr	r3, [r3, #4]
 800f710:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	699b      	ldr	r3, [r3, #24]
 800f716:	2b01      	cmp	r3, #1
 800f718:	d030      	beq.n	800f77c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800f724:	429a      	cmp	r2, r3
 800f726:	d129      	bne.n	800f77c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f732:	429a      	cmp	r2, r3
 800f734:	d122      	bne.n	800f77c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800f736:	68fa      	ldr	r2, [r7, #12]
 800f738:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800f73c:	4013      	ands	r3, r2
 800f73e:	687a      	ldr	r2, [r7, #4]
 800f740:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800f742:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800f744:	4293      	cmp	r3, r2
 800f746:	d119      	bne.n	800f77c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f752:	085b      	lsrs	r3, r3, #1
 800f754:	3b01      	subs	r3, #1
 800f756:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800f758:	429a      	cmp	r2, r3
 800f75a:	d10f      	bne.n	800f77c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f766:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800f768:	429a      	cmp	r2, r3
 800f76a:	d107      	bne.n	800f77c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f776:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800f778:	429a      	cmp	r2, r3
 800f77a:	d001      	beq.n	800f780 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800f77c:	2301      	movs	r3, #1
 800f77e:	e000      	b.n	800f782 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800f780:	2300      	movs	r3, #0
}
 800f782:	4618      	mov	r0, r3
 800f784:	3718      	adds	r7, #24
 800f786:	46bd      	mov	sp, r7
 800f788:	bd80      	pop	{r7, pc}
 800f78a:	bf00      	nop
 800f78c:	40023800 	.word	0x40023800

0800f790 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f790:	b580      	push	{r7, lr}
 800f792:	b082      	sub	sp, #8
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d101      	bne.n	800f7a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f79e:	2301      	movs	r3, #1
 800f7a0:	e07b      	b.n	800f89a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d108      	bne.n	800f7bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	685b      	ldr	r3, [r3, #4]
 800f7ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f7b2:	d009      	beq.n	800f7c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	2200      	movs	r2, #0
 800f7b8:	61da      	str	r2, [r3, #28]
 800f7ba:	e005      	b.n	800f7c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	2200      	movs	r2, #0
 800f7c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	2200      	movs	r2, #0
 800f7c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	2200      	movs	r2, #0
 800f7cc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f7d4:	b2db      	uxtb	r3, r3
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d106      	bne.n	800f7e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	2200      	movs	r2, #0
 800f7de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f7e2:	6878      	ldr	r0, [r7, #4]
 800f7e4:	f7f2 fc26 	bl	8002034 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	2202      	movs	r2, #2
 800f7ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	681a      	ldr	r2, [r3, #0]
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f7fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	685b      	ldr	r3, [r3, #4]
 800f804:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	689b      	ldr	r3, [r3, #8]
 800f80c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800f810:	431a      	orrs	r2, r3
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	68db      	ldr	r3, [r3, #12]
 800f816:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f81a:	431a      	orrs	r2, r3
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	691b      	ldr	r3, [r3, #16]
 800f820:	f003 0302 	and.w	r3, r3, #2
 800f824:	431a      	orrs	r2, r3
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	695b      	ldr	r3, [r3, #20]
 800f82a:	f003 0301 	and.w	r3, r3, #1
 800f82e:	431a      	orrs	r2, r3
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	699b      	ldr	r3, [r3, #24]
 800f834:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f838:	431a      	orrs	r2, r3
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	69db      	ldr	r3, [r3, #28]
 800f83e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f842:	431a      	orrs	r2, r3
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	6a1b      	ldr	r3, [r3, #32]
 800f848:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f84c:	ea42 0103 	orr.w	r1, r2, r3
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f854:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	430a      	orrs	r2, r1
 800f85e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	699b      	ldr	r3, [r3, #24]
 800f864:	0c1b      	lsrs	r3, r3, #16
 800f866:	f003 0104 	and.w	r1, r3, #4
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f86e:	f003 0210 	and.w	r2, r3, #16
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	430a      	orrs	r2, r1
 800f878:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	69da      	ldr	r2, [r3, #28]
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800f888:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	2200      	movs	r2, #0
 800f88e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	2201      	movs	r2, #1
 800f894:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800f898:	2300      	movs	r3, #0
}
 800f89a:	4618      	mov	r0, r3
 800f89c:	3708      	adds	r7, #8
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	bd80      	pop	{r7, pc}

0800f8a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f8a2:	b580      	push	{r7, lr}
 800f8a4:	b088      	sub	sp, #32
 800f8a6:	af00      	add	r7, sp, #0
 800f8a8:	60f8      	str	r0, [r7, #12]
 800f8aa:	60b9      	str	r1, [r7, #8]
 800f8ac:	603b      	str	r3, [r7, #0]
 800f8ae:	4613      	mov	r3, r2
 800f8b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800f8b2:	2300      	movs	r3, #0
 800f8b4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800f8bc:	2b01      	cmp	r3, #1
 800f8be:	d101      	bne.n	800f8c4 <HAL_SPI_Transmit+0x22>
 800f8c0:	2302      	movs	r3, #2
 800f8c2:	e12d      	b.n	800fb20 <HAL_SPI_Transmit+0x27e>
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	2201      	movs	r2, #1
 800f8c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f8cc:	f7fe fe44 	bl	800e558 <HAL_GetTick>
 800f8d0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800f8d2:	88fb      	ldrh	r3, [r7, #6]
 800f8d4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f8dc:	b2db      	uxtb	r3, r3
 800f8de:	2b01      	cmp	r3, #1
 800f8e0:	d002      	beq.n	800f8e8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800f8e2:	2302      	movs	r3, #2
 800f8e4:	77fb      	strb	r3, [r7, #31]
    goto error;
 800f8e6:	e116      	b.n	800fb16 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800f8e8:	68bb      	ldr	r3, [r7, #8]
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d002      	beq.n	800f8f4 <HAL_SPI_Transmit+0x52>
 800f8ee:	88fb      	ldrh	r3, [r7, #6]
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d102      	bne.n	800f8fa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800f8f4:	2301      	movs	r3, #1
 800f8f6:	77fb      	strb	r3, [r7, #31]
    goto error;
 800f8f8:	e10d      	b.n	800fb16 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	2203      	movs	r2, #3
 800f8fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	2200      	movs	r2, #0
 800f906:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	68ba      	ldr	r2, [r7, #8]
 800f90c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	88fa      	ldrh	r2, [r7, #6]
 800f912:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	88fa      	ldrh	r2, [r7, #6]
 800f918:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	2200      	movs	r2, #0
 800f91e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	2200      	movs	r2, #0
 800f924:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	2200      	movs	r2, #0
 800f92a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	2200      	movs	r2, #0
 800f930:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	2200      	movs	r2, #0
 800f936:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	689b      	ldr	r3, [r3, #8]
 800f93c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f940:	d10f      	bne.n	800f962 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	681a      	ldr	r2, [r3, #0]
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f950:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	681a      	ldr	r2, [r3, #0]
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f960:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f96c:	2b40      	cmp	r3, #64	@ 0x40
 800f96e:	d007      	beq.n	800f980 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	681a      	ldr	r2, [r3, #0]
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f97e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	68db      	ldr	r3, [r3, #12]
 800f984:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f988:	d14f      	bne.n	800fa2a <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	685b      	ldr	r3, [r3, #4]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d002      	beq.n	800f998 <HAL_SPI_Transmit+0xf6>
 800f992:	8afb      	ldrh	r3, [r7, #22]
 800f994:	2b01      	cmp	r3, #1
 800f996:	d142      	bne.n	800fa1e <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f99c:	881a      	ldrh	r2, [r3, #0]
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9a8:	1c9a      	adds	r2, r3, #2
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f9b2:	b29b      	uxth	r3, r3
 800f9b4:	3b01      	subs	r3, #1
 800f9b6:	b29a      	uxth	r2, r3
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800f9bc:	e02f      	b.n	800fa1e <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	689b      	ldr	r3, [r3, #8]
 800f9c4:	f003 0302 	and.w	r3, r3, #2
 800f9c8:	2b02      	cmp	r3, #2
 800f9ca:	d112      	bne.n	800f9f2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9d0:	881a      	ldrh	r2, [r3, #0]
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9dc:	1c9a      	adds	r2, r3, #2
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800f9e6:	b29b      	uxth	r3, r3
 800f9e8:	3b01      	subs	r3, #1
 800f9ea:	b29a      	uxth	r2, r3
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	86da      	strh	r2, [r3, #54]	@ 0x36
 800f9f0:	e015      	b.n	800fa1e <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f9f2:	f7fe fdb1 	bl	800e558 <HAL_GetTick>
 800f9f6:	4602      	mov	r2, r0
 800f9f8:	69bb      	ldr	r3, [r7, #24]
 800f9fa:	1ad3      	subs	r3, r2, r3
 800f9fc:	683a      	ldr	r2, [r7, #0]
 800f9fe:	429a      	cmp	r2, r3
 800fa00:	d803      	bhi.n	800fa0a <HAL_SPI_Transmit+0x168>
 800fa02:	683b      	ldr	r3, [r7, #0]
 800fa04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa08:	d102      	bne.n	800fa10 <HAL_SPI_Transmit+0x16e>
 800fa0a:	683b      	ldr	r3, [r7, #0]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d106      	bne.n	800fa1e <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800fa10:	2303      	movs	r3, #3
 800fa12:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	2201      	movs	r2, #1
 800fa18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800fa1c:	e07b      	b.n	800fb16 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fa22:	b29b      	uxth	r3, r3
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d1ca      	bne.n	800f9be <HAL_SPI_Transmit+0x11c>
 800fa28:	e050      	b.n	800facc <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	685b      	ldr	r3, [r3, #4]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d002      	beq.n	800fa38 <HAL_SPI_Transmit+0x196>
 800fa32:	8afb      	ldrh	r3, [r7, #22]
 800fa34:	2b01      	cmp	r3, #1
 800fa36:	d144      	bne.n	800fac2 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	330c      	adds	r3, #12
 800fa42:	7812      	ldrb	r2, [r2, #0]
 800fa44:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa4a:	1c5a      	adds	r2, r3, #1
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fa54:	b29b      	uxth	r3, r3
 800fa56:	3b01      	subs	r3, #1
 800fa58:	b29a      	uxth	r2, r3
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800fa5e:	e030      	b.n	800fac2 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	689b      	ldr	r3, [r3, #8]
 800fa66:	f003 0302 	and.w	r3, r3, #2
 800fa6a:	2b02      	cmp	r3, #2
 800fa6c:	d113      	bne.n	800fa96 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	330c      	adds	r3, #12
 800fa78:	7812      	ldrb	r2, [r2, #0]
 800fa7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa80:	1c5a      	adds	r2, r3, #1
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fa8a:	b29b      	uxth	r3, r3
 800fa8c:	3b01      	subs	r3, #1
 800fa8e:	b29a      	uxth	r2, r3
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	86da      	strh	r2, [r3, #54]	@ 0x36
 800fa94:	e015      	b.n	800fac2 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fa96:	f7fe fd5f 	bl	800e558 <HAL_GetTick>
 800fa9a:	4602      	mov	r2, r0
 800fa9c:	69bb      	ldr	r3, [r7, #24]
 800fa9e:	1ad3      	subs	r3, r2, r3
 800faa0:	683a      	ldr	r2, [r7, #0]
 800faa2:	429a      	cmp	r2, r3
 800faa4:	d803      	bhi.n	800faae <HAL_SPI_Transmit+0x20c>
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800faac:	d102      	bne.n	800fab4 <HAL_SPI_Transmit+0x212>
 800faae:	683b      	ldr	r3, [r7, #0]
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d106      	bne.n	800fac2 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800fab4:	2303      	movs	r3, #3
 800fab6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	2201      	movs	r2, #1
 800fabc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800fac0:	e029      	b.n	800fb16 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fac6:	b29b      	uxth	r3, r3
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d1c9      	bne.n	800fa60 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800facc:	69ba      	ldr	r2, [r7, #24]
 800face:	6839      	ldr	r1, [r7, #0]
 800fad0:	68f8      	ldr	r0, [r7, #12]
 800fad2:	f000 fbdf 	bl	8010294 <SPI_EndRxTxTransaction>
 800fad6:	4603      	mov	r3, r0
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d002      	beq.n	800fae2 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	2220      	movs	r2, #32
 800fae0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	689b      	ldr	r3, [r3, #8]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d10a      	bne.n	800fb00 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800faea:	2300      	movs	r3, #0
 800faec:	613b      	str	r3, [r7, #16]
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	681b      	ldr	r3, [r3, #0]
 800faf2:	68db      	ldr	r3, [r3, #12]
 800faf4:	613b      	str	r3, [r7, #16]
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	689b      	ldr	r3, [r3, #8]
 800fafc:	613b      	str	r3, [r7, #16]
 800fafe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d002      	beq.n	800fb0e <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800fb08:	2301      	movs	r3, #1
 800fb0a:	77fb      	strb	r3, [r7, #31]
 800fb0c:	e003      	b.n	800fb16 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	2201      	movs	r2, #1
 800fb12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	2200      	movs	r2, #0
 800fb1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800fb1e:	7ffb      	ldrb	r3, [r7, #31]
}
 800fb20:	4618      	mov	r0, r3
 800fb22:	3720      	adds	r7, #32
 800fb24:	46bd      	mov	sp, r7
 800fb26:	bd80      	pop	{r7, pc}

0800fb28 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fb28:	b580      	push	{r7, lr}
 800fb2a:	b088      	sub	sp, #32
 800fb2c:	af02      	add	r7, sp, #8
 800fb2e:	60f8      	str	r0, [r7, #12]
 800fb30:	60b9      	str	r1, [r7, #8]
 800fb32:	603b      	str	r3, [r7, #0]
 800fb34:	4613      	mov	r3, r2
 800fb36:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800fb38:	2300      	movs	r3, #0
 800fb3a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800fb42:	b2db      	uxtb	r3, r3
 800fb44:	2b01      	cmp	r3, #1
 800fb46:	d002      	beq.n	800fb4e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800fb48:	2302      	movs	r3, #2
 800fb4a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800fb4c:	e0fb      	b.n	800fd46 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	685b      	ldr	r3, [r3, #4]
 800fb52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800fb56:	d112      	bne.n	800fb7e <HAL_SPI_Receive+0x56>
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	689b      	ldr	r3, [r3, #8]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d10e      	bne.n	800fb7e <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	2204      	movs	r2, #4
 800fb64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800fb68:	88fa      	ldrh	r2, [r7, #6]
 800fb6a:	683b      	ldr	r3, [r7, #0]
 800fb6c:	9300      	str	r3, [sp, #0]
 800fb6e:	4613      	mov	r3, r2
 800fb70:	68ba      	ldr	r2, [r7, #8]
 800fb72:	68b9      	ldr	r1, [r7, #8]
 800fb74:	68f8      	ldr	r0, [r7, #12]
 800fb76:	f000 f8ef 	bl	800fd58 <HAL_SPI_TransmitReceive>
 800fb7a:	4603      	mov	r3, r0
 800fb7c:	e0e8      	b.n	800fd50 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800fb84:	2b01      	cmp	r3, #1
 800fb86:	d101      	bne.n	800fb8c <HAL_SPI_Receive+0x64>
 800fb88:	2302      	movs	r3, #2
 800fb8a:	e0e1      	b.n	800fd50 <HAL_SPI_Receive+0x228>
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	2201      	movs	r2, #1
 800fb90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fb94:	f7fe fce0 	bl	800e558 <HAL_GetTick>
 800fb98:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800fb9a:	68bb      	ldr	r3, [r7, #8]
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d002      	beq.n	800fba6 <HAL_SPI_Receive+0x7e>
 800fba0:	88fb      	ldrh	r3, [r7, #6]
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	d102      	bne.n	800fbac <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800fba6:	2301      	movs	r3, #1
 800fba8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800fbaa:	e0cc      	b.n	800fd46 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	2204      	movs	r2, #4
 800fbb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	2200      	movs	r2, #0
 800fbb8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	68ba      	ldr	r2, [r7, #8]
 800fbbe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	88fa      	ldrh	r2, [r7, #6]
 800fbc4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	88fa      	ldrh	r2, [r7, #6]
 800fbca:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	2200      	movs	r2, #0
 800fbd0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	2200      	movs	r2, #0
 800fbd6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	2200      	movs	r2, #0
 800fbdc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800fbde:	68fb      	ldr	r3, [r7, #12]
 800fbe0:	2200      	movs	r2, #0
 800fbe2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	2200      	movs	r2, #0
 800fbe8:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fbea:	68fb      	ldr	r3, [r7, #12]
 800fbec:	689b      	ldr	r3, [r3, #8]
 800fbee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fbf2:	d10f      	bne.n	800fc14 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	681a      	ldr	r2, [r3, #0]
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fc02:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	681a      	ldr	r2, [r3, #0]
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800fc12:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc1e:	2b40      	cmp	r3, #64	@ 0x40
 800fc20:	d007      	beq.n	800fc32 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	681a      	ldr	r2, [r3, #0]
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fc30:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	68db      	ldr	r3, [r3, #12]
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d16a      	bne.n	800fd10 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800fc3a:	e032      	b.n	800fca2 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	689b      	ldr	r3, [r3, #8]
 800fc42:	f003 0301 	and.w	r3, r3, #1
 800fc46:	2b01      	cmp	r3, #1
 800fc48:	d115      	bne.n	800fc76 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	f103 020c 	add.w	r2, r3, #12
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc56:	7812      	ldrb	r2, [r2, #0]
 800fc58:	b2d2      	uxtb	r2, r2
 800fc5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc60:	1c5a      	adds	r2, r3, #1
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fc6a:	b29b      	uxth	r3, r3
 800fc6c:	3b01      	subs	r3, #1
 800fc6e:	b29a      	uxth	r2, r3
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800fc74:	e015      	b.n	800fca2 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fc76:	f7fe fc6f 	bl	800e558 <HAL_GetTick>
 800fc7a:	4602      	mov	r2, r0
 800fc7c:	693b      	ldr	r3, [r7, #16]
 800fc7e:	1ad3      	subs	r3, r2, r3
 800fc80:	683a      	ldr	r2, [r7, #0]
 800fc82:	429a      	cmp	r2, r3
 800fc84:	d803      	bhi.n	800fc8e <HAL_SPI_Receive+0x166>
 800fc86:	683b      	ldr	r3, [r7, #0]
 800fc88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc8c:	d102      	bne.n	800fc94 <HAL_SPI_Receive+0x16c>
 800fc8e:	683b      	ldr	r3, [r7, #0]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d106      	bne.n	800fca2 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800fc94:	2303      	movs	r3, #3
 800fc96:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	2201      	movs	r2, #1
 800fc9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800fca0:	e051      	b.n	800fd46 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fca6:	b29b      	uxth	r3, r3
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d1c7      	bne.n	800fc3c <HAL_SPI_Receive+0x114>
 800fcac:	e035      	b.n	800fd1a <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	689b      	ldr	r3, [r3, #8]
 800fcb4:	f003 0301 	and.w	r3, r3, #1
 800fcb8:	2b01      	cmp	r3, #1
 800fcba:	d113      	bne.n	800fce4 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	68da      	ldr	r2, [r3, #12]
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fcc6:	b292      	uxth	r2, r2
 800fcc8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fcce:	1c9a      	adds	r2, r3, #2
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fcd8:	b29b      	uxth	r3, r3
 800fcda:	3b01      	subs	r3, #1
 800fcdc:	b29a      	uxth	r2, r3
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800fce2:	e015      	b.n	800fd10 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fce4:	f7fe fc38 	bl	800e558 <HAL_GetTick>
 800fce8:	4602      	mov	r2, r0
 800fcea:	693b      	ldr	r3, [r7, #16]
 800fcec:	1ad3      	subs	r3, r2, r3
 800fcee:	683a      	ldr	r2, [r7, #0]
 800fcf0:	429a      	cmp	r2, r3
 800fcf2:	d803      	bhi.n	800fcfc <HAL_SPI_Receive+0x1d4>
 800fcf4:	683b      	ldr	r3, [r7, #0]
 800fcf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcfa:	d102      	bne.n	800fd02 <HAL_SPI_Receive+0x1da>
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d106      	bne.n	800fd10 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800fd02:	2303      	movs	r3, #3
 800fd04:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	2201      	movs	r2, #1
 800fd0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800fd0e:	e01a      	b.n	800fd46 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fd14:	b29b      	uxth	r3, r3
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d1c9      	bne.n	800fcae <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fd1a:	693a      	ldr	r2, [r7, #16]
 800fd1c:	6839      	ldr	r1, [r7, #0]
 800fd1e:	68f8      	ldr	r0, [r7, #12]
 800fd20:	f000 fa52 	bl	80101c8 <SPI_EndRxTransaction>
 800fd24:	4603      	mov	r3, r0
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d002      	beq.n	800fd30 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	2220      	movs	r2, #32
 800fd2e:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d002      	beq.n	800fd3e <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800fd38:	2301      	movs	r3, #1
 800fd3a:	75fb      	strb	r3, [r7, #23]
 800fd3c:	e003      	b.n	800fd46 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800fd3e:	68fb      	ldr	r3, [r7, #12]
 800fd40:	2201      	movs	r2, #1
 800fd42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	2200      	movs	r2, #0
 800fd4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800fd4e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd50:	4618      	mov	r0, r3
 800fd52:	3718      	adds	r7, #24
 800fd54:	46bd      	mov	sp, r7
 800fd56:	bd80      	pop	{r7, pc}

0800fd58 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	b08c      	sub	sp, #48	@ 0x30
 800fd5c:	af00      	add	r7, sp, #0
 800fd5e:	60f8      	str	r0, [r7, #12]
 800fd60:	60b9      	str	r1, [r7, #8]
 800fd62:	607a      	str	r2, [r7, #4]
 800fd64:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800fd66:	2301      	movs	r3, #1
 800fd68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800fd76:	2b01      	cmp	r3, #1
 800fd78:	d101      	bne.n	800fd7e <HAL_SPI_TransmitReceive+0x26>
 800fd7a:	2302      	movs	r3, #2
 800fd7c:	e198      	b.n	80100b0 <HAL_SPI_TransmitReceive+0x358>
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	2201      	movs	r2, #1
 800fd82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fd86:	f7fe fbe7 	bl	800e558 <HAL_GetTick>
 800fd8a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800fd92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	685b      	ldr	r3, [r3, #4]
 800fd9a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800fd9c:	887b      	ldrh	r3, [r7, #2]
 800fd9e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800fda0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fda4:	2b01      	cmp	r3, #1
 800fda6:	d00f      	beq.n	800fdc8 <HAL_SPI_TransmitReceive+0x70>
 800fda8:	69fb      	ldr	r3, [r7, #28]
 800fdaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800fdae:	d107      	bne.n	800fdc0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	689b      	ldr	r3, [r3, #8]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d103      	bne.n	800fdc0 <HAL_SPI_TransmitReceive+0x68>
 800fdb8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fdbc:	2b04      	cmp	r3, #4
 800fdbe:	d003      	beq.n	800fdc8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800fdc0:	2302      	movs	r3, #2
 800fdc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800fdc6:	e16d      	b.n	80100a4 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800fdc8:	68bb      	ldr	r3, [r7, #8]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d005      	beq.n	800fdda <HAL_SPI_TransmitReceive+0x82>
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d002      	beq.n	800fdda <HAL_SPI_TransmitReceive+0x82>
 800fdd4:	887b      	ldrh	r3, [r7, #2]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d103      	bne.n	800fde2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800fdda:	2301      	movs	r3, #1
 800fddc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800fde0:	e160      	b.n	80100a4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800fde8:	b2db      	uxtb	r3, r3
 800fdea:	2b04      	cmp	r3, #4
 800fdec:	d003      	beq.n	800fdf6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	2205      	movs	r2, #5
 800fdf2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	2200      	movs	r2, #0
 800fdfa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	687a      	ldr	r2, [r7, #4]
 800fe00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	887a      	ldrh	r2, [r7, #2]
 800fe06:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	887a      	ldrh	r2, [r7, #2]
 800fe0c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	68ba      	ldr	r2, [r7, #8]
 800fe12:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	887a      	ldrh	r2, [r7, #2]
 800fe18:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	887a      	ldrh	r2, [r7, #2]
 800fe1e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	2200      	movs	r2, #0
 800fe24:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	2200      	movs	r2, #0
 800fe2a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe36:	2b40      	cmp	r3, #64	@ 0x40
 800fe38:	d007      	beq.n	800fe4a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	681a      	ldr	r2, [r3, #0]
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fe48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	68db      	ldr	r3, [r3, #12]
 800fe4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fe52:	d17c      	bne.n	800ff4e <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	685b      	ldr	r3, [r3, #4]
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d002      	beq.n	800fe62 <HAL_SPI_TransmitReceive+0x10a>
 800fe5c:	8b7b      	ldrh	r3, [r7, #26]
 800fe5e:	2b01      	cmp	r3, #1
 800fe60:	d16a      	bne.n	800ff38 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fe66:	881a      	ldrh	r2, [r3, #0]
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fe72:	1c9a      	adds	r2, r3, #2
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fe7c:	b29b      	uxth	r3, r3
 800fe7e:	3b01      	subs	r3, #1
 800fe80:	b29a      	uxth	r2, r3
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800fe86:	e057      	b.n	800ff38 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	689b      	ldr	r3, [r3, #8]
 800fe8e:	f003 0302 	and.w	r3, r3, #2
 800fe92:	2b02      	cmp	r3, #2
 800fe94:	d11b      	bne.n	800fece <HAL_SPI_TransmitReceive+0x176>
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fe9a:	b29b      	uxth	r3, r3
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d016      	beq.n	800fece <HAL_SPI_TransmitReceive+0x176>
 800fea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fea2:	2b01      	cmp	r3, #1
 800fea4:	d113      	bne.n	800fece <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800feaa:	881a      	ldrh	r2, [r3, #0]
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800feb6:	1c9a      	adds	r2, r3, #2
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fec0:	b29b      	uxth	r3, r3
 800fec2:	3b01      	subs	r3, #1
 800fec4:	b29a      	uxth	r2, r3
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800feca:	2300      	movs	r3, #0
 800fecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	689b      	ldr	r3, [r3, #8]
 800fed4:	f003 0301 	and.w	r3, r3, #1
 800fed8:	2b01      	cmp	r3, #1
 800feda:	d119      	bne.n	800ff10 <HAL_SPI_TransmitReceive+0x1b8>
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fee0:	b29b      	uxth	r3, r3
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d014      	beq.n	800ff10 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800fee6:	68fb      	ldr	r3, [r7, #12]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	68da      	ldr	r2, [r3, #12]
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fef0:	b292      	uxth	r2, r2
 800fef2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fef8:	1c9a      	adds	r2, r3, #2
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ff02:	b29b      	uxth	r3, r3
 800ff04:	3b01      	subs	r3, #1
 800ff06:	b29a      	uxth	r2, r3
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ff0c:	2301      	movs	r3, #1
 800ff0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ff10:	f7fe fb22 	bl	800e558 <HAL_GetTick>
 800ff14:	4602      	mov	r2, r0
 800ff16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff18:	1ad3      	subs	r3, r2, r3
 800ff1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ff1c:	429a      	cmp	r2, r3
 800ff1e:	d80b      	bhi.n	800ff38 <HAL_SPI_TransmitReceive+0x1e0>
 800ff20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff26:	d007      	beq.n	800ff38 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800ff28:	2303      	movs	r3, #3
 800ff2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	2201      	movs	r2, #1
 800ff32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800ff36:	e0b5      	b.n	80100a4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ff3c:	b29b      	uxth	r3, r3
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d1a2      	bne.n	800fe88 <HAL_SPI_TransmitReceive+0x130>
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ff46:	b29b      	uxth	r3, r3
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d19d      	bne.n	800fe88 <HAL_SPI_TransmitReceive+0x130>
 800ff4c:	e080      	b.n	8010050 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	685b      	ldr	r3, [r3, #4]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d002      	beq.n	800ff5c <HAL_SPI_TransmitReceive+0x204>
 800ff56:	8b7b      	ldrh	r3, [r7, #26]
 800ff58:	2b01      	cmp	r3, #1
 800ff5a:	d16f      	bne.n	801003c <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	330c      	adds	r3, #12
 800ff66:	7812      	ldrb	r2, [r2, #0]
 800ff68:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ff6e:	1c5a      	adds	r2, r3, #1
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ff78:	b29b      	uxth	r3, r3
 800ff7a:	3b01      	subs	r3, #1
 800ff7c:	b29a      	uxth	r2, r3
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ff82:	e05b      	b.n	801003c <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	689b      	ldr	r3, [r3, #8]
 800ff8a:	f003 0302 	and.w	r3, r3, #2
 800ff8e:	2b02      	cmp	r3, #2
 800ff90:	d11c      	bne.n	800ffcc <HAL_SPI_TransmitReceive+0x274>
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ff96:	b29b      	uxth	r3, r3
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d017      	beq.n	800ffcc <HAL_SPI_TransmitReceive+0x274>
 800ff9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff9e:	2b01      	cmp	r3, #1
 800ffa0:	d114      	bne.n	800ffcc <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	330c      	adds	r3, #12
 800ffac:	7812      	ldrb	r2, [r2, #0]
 800ffae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ffb4:	1c5a      	adds	r2, r3, #1
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ffbe:	b29b      	uxth	r3, r3
 800ffc0:	3b01      	subs	r3, #1
 800ffc2:	b29a      	uxth	r2, r3
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ffc8:	2300      	movs	r3, #0
 800ffca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	689b      	ldr	r3, [r3, #8]
 800ffd2:	f003 0301 	and.w	r3, r3, #1
 800ffd6:	2b01      	cmp	r3, #1
 800ffd8:	d119      	bne.n	801000e <HAL_SPI_TransmitReceive+0x2b6>
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ffde:	b29b      	uxth	r3, r3
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d014      	beq.n	801000e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	68da      	ldr	r2, [r3, #12]
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffee:	b2d2      	uxtb	r2, r2
 800fff0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fff6:	1c5a      	adds	r2, r3, #1
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8010000:	b29b      	uxth	r3, r3
 8010002:	3b01      	subs	r3, #1
 8010004:	b29a      	uxth	r2, r3
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801000a:	2301      	movs	r3, #1
 801000c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 801000e:	f7fe faa3 	bl	800e558 <HAL_GetTick>
 8010012:	4602      	mov	r2, r0
 8010014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010016:	1ad3      	subs	r3, r2, r3
 8010018:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801001a:	429a      	cmp	r2, r3
 801001c:	d803      	bhi.n	8010026 <HAL_SPI_TransmitReceive+0x2ce>
 801001e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010024:	d102      	bne.n	801002c <HAL_SPI_TransmitReceive+0x2d4>
 8010026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010028:	2b00      	cmp	r3, #0
 801002a:	d107      	bne.n	801003c <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 801002c:	2303      	movs	r3, #3
 801002e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	2201      	movs	r2, #1
 8010036:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 801003a:	e033      	b.n	80100a4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8010040:	b29b      	uxth	r3, r3
 8010042:	2b00      	cmp	r3, #0
 8010044:	d19e      	bne.n	800ff84 <HAL_SPI_TransmitReceive+0x22c>
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801004a:	b29b      	uxth	r3, r3
 801004c:	2b00      	cmp	r3, #0
 801004e:	d199      	bne.n	800ff84 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8010050:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010052:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010054:	68f8      	ldr	r0, [r7, #12]
 8010056:	f000 f91d 	bl	8010294 <SPI_EndRxTxTransaction>
 801005a:	4603      	mov	r3, r0
 801005c:	2b00      	cmp	r3, #0
 801005e:	d006      	beq.n	801006e <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8010060:	2301      	movs	r3, #1
 8010062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	2220      	movs	r2, #32
 801006a:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 801006c:	e01a      	b.n	80100a4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	689b      	ldr	r3, [r3, #8]
 8010072:	2b00      	cmp	r3, #0
 8010074:	d10a      	bne.n	801008c <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010076:	2300      	movs	r3, #0
 8010078:	617b      	str	r3, [r7, #20]
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	68db      	ldr	r3, [r3, #12]
 8010080:	617b      	str	r3, [r7, #20]
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	689b      	ldr	r3, [r3, #8]
 8010088:	617b      	str	r3, [r7, #20]
 801008a:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010090:	2b00      	cmp	r3, #0
 8010092:	d003      	beq.n	801009c <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8010094:	2301      	movs	r3, #1
 8010096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801009a:	e003      	b.n	80100a4 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	2201      	movs	r2, #1
 80100a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	2200      	movs	r2, #0
 80100a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80100ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 80100b0:	4618      	mov	r0, r3
 80100b2:	3730      	adds	r7, #48	@ 0x30
 80100b4:	46bd      	mov	sp, r7
 80100b6:	bd80      	pop	{r7, pc}

080100b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b088      	sub	sp, #32
 80100bc:	af00      	add	r7, sp, #0
 80100be:	60f8      	str	r0, [r7, #12]
 80100c0:	60b9      	str	r1, [r7, #8]
 80100c2:	603b      	str	r3, [r7, #0]
 80100c4:	4613      	mov	r3, r2
 80100c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80100c8:	f7fe fa46 	bl	800e558 <HAL_GetTick>
 80100cc:	4602      	mov	r2, r0
 80100ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100d0:	1a9b      	subs	r3, r3, r2
 80100d2:	683a      	ldr	r2, [r7, #0]
 80100d4:	4413      	add	r3, r2
 80100d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80100d8:	f7fe fa3e 	bl	800e558 <HAL_GetTick>
 80100dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80100de:	4b39      	ldr	r3, [pc, #228]	@ (80101c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	015b      	lsls	r3, r3, #5
 80100e4:	0d1b      	lsrs	r3, r3, #20
 80100e6:	69fa      	ldr	r2, [r7, #28]
 80100e8:	fb02 f303 	mul.w	r3, r2, r3
 80100ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80100ee:	e054      	b.n	801019a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80100f0:	683b      	ldr	r3, [r7, #0]
 80100f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100f6:	d050      	beq.n	801019a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80100f8:	f7fe fa2e 	bl	800e558 <HAL_GetTick>
 80100fc:	4602      	mov	r2, r0
 80100fe:	69bb      	ldr	r3, [r7, #24]
 8010100:	1ad3      	subs	r3, r2, r3
 8010102:	69fa      	ldr	r2, [r7, #28]
 8010104:	429a      	cmp	r2, r3
 8010106:	d902      	bls.n	801010e <SPI_WaitFlagStateUntilTimeout+0x56>
 8010108:	69fb      	ldr	r3, [r7, #28]
 801010a:	2b00      	cmp	r3, #0
 801010c:	d13d      	bne.n	801018a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	685a      	ldr	r2, [r3, #4]
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	681b      	ldr	r3, [r3, #0]
 8010118:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 801011c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	685b      	ldr	r3, [r3, #4]
 8010122:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8010126:	d111      	bne.n	801014c <SPI_WaitFlagStateUntilTimeout+0x94>
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	689b      	ldr	r3, [r3, #8]
 801012c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010130:	d004      	beq.n	801013c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	689b      	ldr	r3, [r3, #8]
 8010136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801013a:	d107      	bne.n	801014c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	681a      	ldr	r2, [r3, #0]
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801014a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010150:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010154:	d10f      	bne.n	8010176 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	681a      	ldr	r2, [r3, #0]
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8010164:	601a      	str	r2, [r3, #0]
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	681a      	ldr	r2, [r3, #0]
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8010174:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	2201      	movs	r2, #1
 801017a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	2200      	movs	r2, #0
 8010182:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8010186:	2303      	movs	r3, #3
 8010188:	e017      	b.n	80101ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801018a:	697b      	ldr	r3, [r7, #20]
 801018c:	2b00      	cmp	r3, #0
 801018e:	d101      	bne.n	8010194 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8010190:	2300      	movs	r3, #0
 8010192:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8010194:	697b      	ldr	r3, [r7, #20]
 8010196:	3b01      	subs	r3, #1
 8010198:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	689a      	ldr	r2, [r3, #8]
 80101a0:	68bb      	ldr	r3, [r7, #8]
 80101a2:	4013      	ands	r3, r2
 80101a4:	68ba      	ldr	r2, [r7, #8]
 80101a6:	429a      	cmp	r2, r3
 80101a8:	bf0c      	ite	eq
 80101aa:	2301      	moveq	r3, #1
 80101ac:	2300      	movne	r3, #0
 80101ae:	b2db      	uxtb	r3, r3
 80101b0:	461a      	mov	r2, r3
 80101b2:	79fb      	ldrb	r3, [r7, #7]
 80101b4:	429a      	cmp	r2, r3
 80101b6:	d19b      	bne.n	80100f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80101b8:	2300      	movs	r3, #0
}
 80101ba:	4618      	mov	r0, r3
 80101bc:	3720      	adds	r7, #32
 80101be:	46bd      	mov	sp, r7
 80101c0:	bd80      	pop	{r7, pc}
 80101c2:	bf00      	nop
 80101c4:	20000000 	.word	0x20000000

080101c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b086      	sub	sp, #24
 80101cc:	af02      	add	r7, sp, #8
 80101ce:	60f8      	str	r0, [r7, #12]
 80101d0:	60b9      	str	r1, [r7, #8]
 80101d2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	685b      	ldr	r3, [r3, #4]
 80101d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80101dc:	d111      	bne.n	8010202 <SPI_EndRxTransaction+0x3a>
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	689b      	ldr	r3, [r3, #8]
 80101e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80101e6:	d004      	beq.n	80101f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	689b      	ldr	r3, [r3, #8]
 80101ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80101f0:	d107      	bne.n	8010202 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	681b      	ldr	r3, [r3, #0]
 80101f6:	681a      	ldr	r2, [r3, #0]
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8010200:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	685b      	ldr	r3, [r3, #4]
 8010206:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801020a:	d12a      	bne.n	8010262 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	689b      	ldr	r3, [r3, #8]
 8010210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010214:	d012      	beq.n	801023c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	9300      	str	r3, [sp, #0]
 801021a:	68bb      	ldr	r3, [r7, #8]
 801021c:	2200      	movs	r2, #0
 801021e:	2180      	movs	r1, #128	@ 0x80
 8010220:	68f8      	ldr	r0, [r7, #12]
 8010222:	f7ff ff49 	bl	80100b8 <SPI_WaitFlagStateUntilTimeout>
 8010226:	4603      	mov	r3, r0
 8010228:	2b00      	cmp	r3, #0
 801022a:	d02d      	beq.n	8010288 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010230:	f043 0220 	orr.w	r2, r3, #32
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8010238:	2303      	movs	r3, #3
 801023a:	e026      	b.n	801028a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	9300      	str	r3, [sp, #0]
 8010240:	68bb      	ldr	r3, [r7, #8]
 8010242:	2200      	movs	r2, #0
 8010244:	2101      	movs	r1, #1
 8010246:	68f8      	ldr	r0, [r7, #12]
 8010248:	f7ff ff36 	bl	80100b8 <SPI_WaitFlagStateUntilTimeout>
 801024c:	4603      	mov	r3, r0
 801024e:	2b00      	cmp	r3, #0
 8010250:	d01a      	beq.n	8010288 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010256:	f043 0220 	orr.w	r2, r3, #32
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 801025e:	2303      	movs	r3, #3
 8010260:	e013      	b.n	801028a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	9300      	str	r3, [sp, #0]
 8010266:	68bb      	ldr	r3, [r7, #8]
 8010268:	2200      	movs	r2, #0
 801026a:	2101      	movs	r1, #1
 801026c:	68f8      	ldr	r0, [r7, #12]
 801026e:	f7ff ff23 	bl	80100b8 <SPI_WaitFlagStateUntilTimeout>
 8010272:	4603      	mov	r3, r0
 8010274:	2b00      	cmp	r3, #0
 8010276:	d007      	beq.n	8010288 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801027c:	f043 0220 	orr.w	r2, r3, #32
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8010284:	2303      	movs	r3, #3
 8010286:	e000      	b.n	801028a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8010288:	2300      	movs	r3, #0
}
 801028a:	4618      	mov	r0, r3
 801028c:	3710      	adds	r7, #16
 801028e:	46bd      	mov	sp, r7
 8010290:	bd80      	pop	{r7, pc}
	...

08010294 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8010294:	b580      	push	{r7, lr}
 8010296:	b088      	sub	sp, #32
 8010298:	af02      	add	r7, sp, #8
 801029a:	60f8      	str	r0, [r7, #12]
 801029c:	60b9      	str	r1, [r7, #8]
 801029e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	9300      	str	r3, [sp, #0]
 80102a4:	68bb      	ldr	r3, [r7, #8]
 80102a6:	2201      	movs	r2, #1
 80102a8:	2102      	movs	r1, #2
 80102aa:	68f8      	ldr	r0, [r7, #12]
 80102ac:	f7ff ff04 	bl	80100b8 <SPI_WaitFlagStateUntilTimeout>
 80102b0:	4603      	mov	r3, r0
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d007      	beq.n	80102c6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102ba:	f043 0220 	orr.w	r2, r3, #32
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80102c2:	2303      	movs	r3, #3
 80102c4:	e032      	b.n	801032c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80102c6:	4b1b      	ldr	r3, [pc, #108]	@ (8010334 <SPI_EndRxTxTransaction+0xa0>)
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	4a1b      	ldr	r2, [pc, #108]	@ (8010338 <SPI_EndRxTxTransaction+0xa4>)
 80102cc:	fba2 2303 	umull	r2, r3, r2, r3
 80102d0:	0d5b      	lsrs	r3, r3, #21
 80102d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80102d6:	fb02 f303 	mul.w	r3, r2, r3
 80102da:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	685b      	ldr	r3, [r3, #4]
 80102e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80102e4:	d112      	bne.n	801030c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	9300      	str	r3, [sp, #0]
 80102ea:	68bb      	ldr	r3, [r7, #8]
 80102ec:	2200      	movs	r2, #0
 80102ee:	2180      	movs	r1, #128	@ 0x80
 80102f0:	68f8      	ldr	r0, [r7, #12]
 80102f2:	f7ff fee1 	bl	80100b8 <SPI_WaitFlagStateUntilTimeout>
 80102f6:	4603      	mov	r3, r0
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d016      	beq.n	801032a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010300:	f043 0220 	orr.w	r2, r3, #32
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8010308:	2303      	movs	r3, #3
 801030a:	e00f      	b.n	801032c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 801030c:	697b      	ldr	r3, [r7, #20]
 801030e:	2b00      	cmp	r3, #0
 8010310:	d00a      	beq.n	8010328 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8010312:	697b      	ldr	r3, [r7, #20]
 8010314:	3b01      	subs	r3, #1
 8010316:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	689b      	ldr	r3, [r3, #8]
 801031e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010322:	2b80      	cmp	r3, #128	@ 0x80
 8010324:	d0f2      	beq.n	801030c <SPI_EndRxTxTransaction+0x78>
 8010326:	e000      	b.n	801032a <SPI_EndRxTxTransaction+0x96>
        break;
 8010328:	bf00      	nop
  }

  return HAL_OK;
 801032a:	2300      	movs	r3, #0
}
 801032c:	4618      	mov	r0, r3
 801032e:	3718      	adds	r7, #24
 8010330:	46bd      	mov	sp, r7
 8010332:	bd80      	pop	{r7, pc}
 8010334:	20000000 	.word	0x20000000
 8010338:	165e9f81 	.word	0x165e9f81

0801033c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801033c:	b580      	push	{r7, lr}
 801033e:	b082      	sub	sp, #8
 8010340:	af00      	add	r7, sp, #0
 8010342:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d101      	bne.n	801034e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801034a:	2301      	movs	r3, #1
 801034c:	e041      	b.n	80103d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010354:	b2db      	uxtb	r3, r3
 8010356:	2b00      	cmp	r3, #0
 8010358:	d106      	bne.n	8010368 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	2200      	movs	r2, #0
 801035e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8010362:	6878      	ldr	r0, [r7, #4]
 8010364:	f7f2 f87c 	bl	8002460 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	2202      	movs	r2, #2
 801036c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	681a      	ldr	r2, [r3, #0]
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	3304      	adds	r3, #4
 8010378:	4619      	mov	r1, r3
 801037a:	4610      	mov	r0, r2
 801037c:	f000 fab6 	bl	80108ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	2201      	movs	r2, #1
 8010384:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	2201      	movs	r2, #1
 801038c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	2201      	movs	r2, #1
 8010394:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	2201      	movs	r2, #1
 801039c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	2201      	movs	r2, #1
 80103a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	2201      	movs	r2, #1
 80103ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	2201      	movs	r2, #1
 80103b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	2201      	movs	r2, #1
 80103bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	2201      	movs	r2, #1
 80103c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	2201      	movs	r2, #1
 80103cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80103d0:	2300      	movs	r3, #0
}
 80103d2:	4618      	mov	r0, r3
 80103d4:	3708      	adds	r7, #8
 80103d6:	46bd      	mov	sp, r7
 80103d8:	bd80      	pop	{r7, pc}
	...

080103dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80103dc:	b480      	push	{r7}
 80103de:	b085      	sub	sp, #20
 80103e0:	af00      	add	r7, sp, #0
 80103e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80103ea:	b2db      	uxtb	r3, r3
 80103ec:	2b01      	cmp	r3, #1
 80103ee:	d001      	beq.n	80103f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80103f0:	2301      	movs	r3, #1
 80103f2:	e04e      	b.n	8010492 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	2202      	movs	r2, #2
 80103f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	68da      	ldr	r2, [r3, #12]
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	f042 0201 	orr.w	r2, r2, #1
 801040a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	4a23      	ldr	r2, [pc, #140]	@ (80104a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8010412:	4293      	cmp	r3, r2
 8010414:	d022      	beq.n	801045c <HAL_TIM_Base_Start_IT+0x80>
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801041e:	d01d      	beq.n	801045c <HAL_TIM_Base_Start_IT+0x80>
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	4a1f      	ldr	r2, [pc, #124]	@ (80104a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8010426:	4293      	cmp	r3, r2
 8010428:	d018      	beq.n	801045c <HAL_TIM_Base_Start_IT+0x80>
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	4a1e      	ldr	r2, [pc, #120]	@ (80104a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8010430:	4293      	cmp	r3, r2
 8010432:	d013      	beq.n	801045c <HAL_TIM_Base_Start_IT+0x80>
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	4a1c      	ldr	r2, [pc, #112]	@ (80104ac <HAL_TIM_Base_Start_IT+0xd0>)
 801043a:	4293      	cmp	r3, r2
 801043c:	d00e      	beq.n	801045c <HAL_TIM_Base_Start_IT+0x80>
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	4a1b      	ldr	r2, [pc, #108]	@ (80104b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8010444:	4293      	cmp	r3, r2
 8010446:	d009      	beq.n	801045c <HAL_TIM_Base_Start_IT+0x80>
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	4a19      	ldr	r2, [pc, #100]	@ (80104b4 <HAL_TIM_Base_Start_IT+0xd8>)
 801044e:	4293      	cmp	r3, r2
 8010450:	d004      	beq.n	801045c <HAL_TIM_Base_Start_IT+0x80>
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	4a18      	ldr	r2, [pc, #96]	@ (80104b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8010458:	4293      	cmp	r3, r2
 801045a:	d111      	bne.n	8010480 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	689b      	ldr	r3, [r3, #8]
 8010462:	f003 0307 	and.w	r3, r3, #7
 8010466:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	2b06      	cmp	r3, #6
 801046c:	d010      	beq.n	8010490 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	681b      	ldr	r3, [r3, #0]
 8010472:	681a      	ldr	r2, [r3, #0]
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	f042 0201 	orr.w	r2, r2, #1
 801047c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801047e:	e007      	b.n	8010490 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	681a      	ldr	r2, [r3, #0]
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	f042 0201 	orr.w	r2, r2, #1
 801048e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8010490:	2300      	movs	r3, #0
}
 8010492:	4618      	mov	r0, r3
 8010494:	3714      	adds	r7, #20
 8010496:	46bd      	mov	sp, r7
 8010498:	f85d 7b04 	ldr.w	r7, [sp], #4
 801049c:	4770      	bx	lr
 801049e:	bf00      	nop
 80104a0:	40010000 	.word	0x40010000
 80104a4:	40000400 	.word	0x40000400
 80104a8:	40000800 	.word	0x40000800
 80104ac:	40000c00 	.word	0x40000c00
 80104b0:	40010400 	.word	0x40010400
 80104b4:	40014000 	.word	0x40014000
 80104b8:	40001800 	.word	0x40001800

080104bc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80104bc:	b480      	push	{r7}
 80104be:	b083      	sub	sp, #12
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	68da      	ldr	r2, [r3, #12]
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	f022 0201 	bic.w	r2, r2, #1
 80104d2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	6a1a      	ldr	r2, [r3, #32]
 80104da:	f241 1311 	movw	r3, #4369	@ 0x1111
 80104de:	4013      	ands	r3, r2
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d10f      	bne.n	8010504 <HAL_TIM_Base_Stop_IT+0x48>
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	681b      	ldr	r3, [r3, #0]
 80104e8:	6a1a      	ldr	r2, [r3, #32]
 80104ea:	f240 4344 	movw	r3, #1092	@ 0x444
 80104ee:	4013      	ands	r3, r2
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d107      	bne.n	8010504 <HAL_TIM_Base_Stop_IT+0x48>
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	681a      	ldr	r2, [r3, #0]
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	f022 0201 	bic.w	r2, r2, #1
 8010502:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	2201      	movs	r2, #1
 8010508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 801050c:	2300      	movs	r3, #0
}
 801050e:	4618      	mov	r0, r3
 8010510:	370c      	adds	r7, #12
 8010512:	46bd      	mov	sp, r7
 8010514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010518:	4770      	bx	lr

0801051a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801051a:	b580      	push	{r7, lr}
 801051c:	b084      	sub	sp, #16
 801051e:	af00      	add	r7, sp, #0
 8010520:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	68db      	ldr	r3, [r3, #12]
 8010528:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	691b      	ldr	r3, [r3, #16]
 8010530:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8010532:	68bb      	ldr	r3, [r7, #8]
 8010534:	f003 0302 	and.w	r3, r3, #2
 8010538:	2b00      	cmp	r3, #0
 801053a:	d020      	beq.n	801057e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	f003 0302 	and.w	r3, r3, #2
 8010542:	2b00      	cmp	r3, #0
 8010544:	d01b      	beq.n	801057e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	f06f 0202 	mvn.w	r2, #2
 801054e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	2201      	movs	r2, #1
 8010554:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	699b      	ldr	r3, [r3, #24]
 801055c:	f003 0303 	and.w	r3, r3, #3
 8010560:	2b00      	cmp	r3, #0
 8010562:	d003      	beq.n	801056c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010564:	6878      	ldr	r0, [r7, #4]
 8010566:	f000 f9a3 	bl	80108b0 <HAL_TIM_IC_CaptureCallback>
 801056a:	e005      	b.n	8010578 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801056c:	6878      	ldr	r0, [r7, #4]
 801056e:	f000 f995 	bl	801089c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010572:	6878      	ldr	r0, [r7, #4]
 8010574:	f000 f9a6 	bl	80108c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	2200      	movs	r2, #0
 801057c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801057e:	68bb      	ldr	r3, [r7, #8]
 8010580:	f003 0304 	and.w	r3, r3, #4
 8010584:	2b00      	cmp	r3, #0
 8010586:	d020      	beq.n	80105ca <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8010588:	68fb      	ldr	r3, [r7, #12]
 801058a:	f003 0304 	and.w	r3, r3, #4
 801058e:	2b00      	cmp	r3, #0
 8010590:	d01b      	beq.n	80105ca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	f06f 0204 	mvn.w	r2, #4
 801059a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	2202      	movs	r2, #2
 80105a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	699b      	ldr	r3, [r3, #24]
 80105a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d003      	beq.n	80105b8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80105b0:	6878      	ldr	r0, [r7, #4]
 80105b2:	f000 f97d 	bl	80108b0 <HAL_TIM_IC_CaptureCallback>
 80105b6:	e005      	b.n	80105c4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80105b8:	6878      	ldr	r0, [r7, #4]
 80105ba:	f000 f96f 	bl	801089c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80105be:	6878      	ldr	r0, [r7, #4]
 80105c0:	f000 f980 	bl	80108c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	2200      	movs	r2, #0
 80105c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80105ca:	68bb      	ldr	r3, [r7, #8]
 80105cc:	f003 0308 	and.w	r3, r3, #8
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d020      	beq.n	8010616 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	f003 0308 	and.w	r3, r3, #8
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d01b      	beq.n	8010616 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	f06f 0208 	mvn.w	r2, #8
 80105e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	2204      	movs	r2, #4
 80105ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	69db      	ldr	r3, [r3, #28]
 80105f4:	f003 0303 	and.w	r3, r3, #3
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d003      	beq.n	8010604 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80105fc:	6878      	ldr	r0, [r7, #4]
 80105fe:	f000 f957 	bl	80108b0 <HAL_TIM_IC_CaptureCallback>
 8010602:	e005      	b.n	8010610 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010604:	6878      	ldr	r0, [r7, #4]
 8010606:	f000 f949 	bl	801089c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801060a:	6878      	ldr	r0, [r7, #4]
 801060c:	f000 f95a 	bl	80108c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	2200      	movs	r2, #0
 8010614:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8010616:	68bb      	ldr	r3, [r7, #8]
 8010618:	f003 0310 	and.w	r3, r3, #16
 801061c:	2b00      	cmp	r3, #0
 801061e:	d020      	beq.n	8010662 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	f003 0310 	and.w	r3, r3, #16
 8010626:	2b00      	cmp	r3, #0
 8010628:	d01b      	beq.n	8010662 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	f06f 0210 	mvn.w	r2, #16
 8010632:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	2208      	movs	r2, #8
 8010638:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	69db      	ldr	r3, [r3, #28]
 8010640:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010644:	2b00      	cmp	r3, #0
 8010646:	d003      	beq.n	8010650 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010648:	6878      	ldr	r0, [r7, #4]
 801064a:	f000 f931 	bl	80108b0 <HAL_TIM_IC_CaptureCallback>
 801064e:	e005      	b.n	801065c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010650:	6878      	ldr	r0, [r7, #4]
 8010652:	f000 f923 	bl	801089c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010656:	6878      	ldr	r0, [r7, #4]
 8010658:	f000 f934 	bl	80108c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	2200      	movs	r2, #0
 8010660:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8010662:	68bb      	ldr	r3, [r7, #8]
 8010664:	f003 0301 	and.w	r3, r3, #1
 8010668:	2b00      	cmp	r3, #0
 801066a:	d00c      	beq.n	8010686 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801066c:	68fb      	ldr	r3, [r7, #12]
 801066e:	f003 0301 	and.w	r3, r3, #1
 8010672:	2b00      	cmp	r3, #0
 8010674:	d007      	beq.n	8010686 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	f06f 0201 	mvn.w	r2, #1
 801067e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010680:	6878      	ldr	r0, [r7, #4]
 8010682:	f000 f901 	bl	8010888 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8010686:	68bb      	ldr	r3, [r7, #8]
 8010688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801068c:	2b00      	cmp	r3, #0
 801068e:	d00c      	beq.n	80106aa <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010696:	2b00      	cmp	r3, #0
 8010698:	d007      	beq.n	80106aa <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80106a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80106a4:	6878      	ldr	r0, [r7, #4]
 80106a6:	f000 faed 	bl	8010c84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80106aa:	68bb      	ldr	r3, [r7, #8]
 80106ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	d00c      	beq.n	80106ce <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80106b4:	68fb      	ldr	r3, [r7, #12]
 80106b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d007      	beq.n	80106ce <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80106c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80106c8:	6878      	ldr	r0, [r7, #4]
 80106ca:	f000 f905 	bl	80108d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80106ce:	68bb      	ldr	r3, [r7, #8]
 80106d0:	f003 0320 	and.w	r3, r3, #32
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d00c      	beq.n	80106f2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80106d8:	68fb      	ldr	r3, [r7, #12]
 80106da:	f003 0320 	and.w	r3, r3, #32
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d007      	beq.n	80106f2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	f06f 0220 	mvn.w	r2, #32
 80106ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80106ec:	6878      	ldr	r0, [r7, #4]
 80106ee:	f000 fabf 	bl	8010c70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80106f2:	bf00      	nop
 80106f4:	3710      	adds	r7, #16
 80106f6:	46bd      	mov	sp, r7
 80106f8:	bd80      	pop	{r7, pc}

080106fa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80106fa:	b580      	push	{r7, lr}
 80106fc:	b084      	sub	sp, #16
 80106fe:	af00      	add	r7, sp, #0
 8010700:	6078      	str	r0, [r7, #4]
 8010702:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010704:	2300      	movs	r3, #0
 8010706:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801070e:	2b01      	cmp	r3, #1
 8010710:	d101      	bne.n	8010716 <HAL_TIM_ConfigClockSource+0x1c>
 8010712:	2302      	movs	r3, #2
 8010714:	e0b4      	b.n	8010880 <HAL_TIM_ConfigClockSource+0x186>
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2201      	movs	r2, #1
 801071a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	2202      	movs	r2, #2
 8010722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	689b      	ldr	r3, [r3, #8]
 801072c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801072e:	68bb      	ldr	r3, [r7, #8]
 8010730:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8010734:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010736:	68bb      	ldr	r3, [r7, #8]
 8010738:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801073c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	68ba      	ldr	r2, [r7, #8]
 8010744:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8010746:	683b      	ldr	r3, [r7, #0]
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801074e:	d03e      	beq.n	80107ce <HAL_TIM_ConfigClockSource+0xd4>
 8010750:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010754:	f200 8087 	bhi.w	8010866 <HAL_TIM_ConfigClockSource+0x16c>
 8010758:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801075c:	f000 8086 	beq.w	801086c <HAL_TIM_ConfigClockSource+0x172>
 8010760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010764:	d87f      	bhi.n	8010866 <HAL_TIM_ConfigClockSource+0x16c>
 8010766:	2b70      	cmp	r3, #112	@ 0x70
 8010768:	d01a      	beq.n	80107a0 <HAL_TIM_ConfigClockSource+0xa6>
 801076a:	2b70      	cmp	r3, #112	@ 0x70
 801076c:	d87b      	bhi.n	8010866 <HAL_TIM_ConfigClockSource+0x16c>
 801076e:	2b60      	cmp	r3, #96	@ 0x60
 8010770:	d050      	beq.n	8010814 <HAL_TIM_ConfigClockSource+0x11a>
 8010772:	2b60      	cmp	r3, #96	@ 0x60
 8010774:	d877      	bhi.n	8010866 <HAL_TIM_ConfigClockSource+0x16c>
 8010776:	2b50      	cmp	r3, #80	@ 0x50
 8010778:	d03c      	beq.n	80107f4 <HAL_TIM_ConfigClockSource+0xfa>
 801077a:	2b50      	cmp	r3, #80	@ 0x50
 801077c:	d873      	bhi.n	8010866 <HAL_TIM_ConfigClockSource+0x16c>
 801077e:	2b40      	cmp	r3, #64	@ 0x40
 8010780:	d058      	beq.n	8010834 <HAL_TIM_ConfigClockSource+0x13a>
 8010782:	2b40      	cmp	r3, #64	@ 0x40
 8010784:	d86f      	bhi.n	8010866 <HAL_TIM_ConfigClockSource+0x16c>
 8010786:	2b30      	cmp	r3, #48	@ 0x30
 8010788:	d064      	beq.n	8010854 <HAL_TIM_ConfigClockSource+0x15a>
 801078a:	2b30      	cmp	r3, #48	@ 0x30
 801078c:	d86b      	bhi.n	8010866 <HAL_TIM_ConfigClockSource+0x16c>
 801078e:	2b20      	cmp	r3, #32
 8010790:	d060      	beq.n	8010854 <HAL_TIM_ConfigClockSource+0x15a>
 8010792:	2b20      	cmp	r3, #32
 8010794:	d867      	bhi.n	8010866 <HAL_TIM_ConfigClockSource+0x16c>
 8010796:	2b00      	cmp	r3, #0
 8010798:	d05c      	beq.n	8010854 <HAL_TIM_ConfigClockSource+0x15a>
 801079a:	2b10      	cmp	r3, #16
 801079c:	d05a      	beq.n	8010854 <HAL_TIM_ConfigClockSource+0x15a>
 801079e:	e062      	b.n	8010866 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80107a4:	683b      	ldr	r3, [r7, #0]
 80107a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80107a8:	683b      	ldr	r3, [r7, #0]
 80107aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80107ac:	683b      	ldr	r3, [r7, #0]
 80107ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80107b0:	f000 f9c2 	bl	8010b38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	689b      	ldr	r3, [r3, #8]
 80107ba:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80107bc:	68bb      	ldr	r3, [r7, #8]
 80107be:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80107c2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	68ba      	ldr	r2, [r7, #8]
 80107ca:	609a      	str	r2, [r3, #8]
      break;
 80107cc:	e04f      	b.n	801086e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80107d2:	683b      	ldr	r3, [r7, #0]
 80107d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80107d6:	683b      	ldr	r3, [r7, #0]
 80107d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80107da:	683b      	ldr	r3, [r7, #0]
 80107dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80107de:	f000 f9ab 	bl	8010b38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	689a      	ldr	r2, [r3, #8]
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80107f0:	609a      	str	r2, [r3, #8]
      break;
 80107f2:	e03c      	b.n	801086e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80107f8:	683b      	ldr	r3, [r7, #0]
 80107fa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80107fc:	683b      	ldr	r3, [r7, #0]
 80107fe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010800:	461a      	mov	r2, r3
 8010802:	f000 f91f 	bl	8010a44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	2150      	movs	r1, #80	@ 0x50
 801080c:	4618      	mov	r0, r3
 801080e:	f000 f978 	bl	8010b02 <TIM_ITRx_SetConfig>
      break;
 8010812:	e02c      	b.n	801086e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010818:	683b      	ldr	r3, [r7, #0]
 801081a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801081c:	683b      	ldr	r3, [r7, #0]
 801081e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010820:	461a      	mov	r2, r3
 8010822:	f000 f93e 	bl	8010aa2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	2160      	movs	r1, #96	@ 0x60
 801082c:	4618      	mov	r0, r3
 801082e:	f000 f968 	bl	8010b02 <TIM_ITRx_SetConfig>
      break;
 8010832:	e01c      	b.n	801086e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010838:	683b      	ldr	r3, [r7, #0]
 801083a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801083c:	683b      	ldr	r3, [r7, #0]
 801083e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010840:	461a      	mov	r2, r3
 8010842:	f000 f8ff 	bl	8010a44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	2140      	movs	r1, #64	@ 0x40
 801084c:	4618      	mov	r0, r3
 801084e:	f000 f958 	bl	8010b02 <TIM_ITRx_SetConfig>
      break;
 8010852:	e00c      	b.n	801086e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	681a      	ldr	r2, [r3, #0]
 8010858:	683b      	ldr	r3, [r7, #0]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	4619      	mov	r1, r3
 801085e:	4610      	mov	r0, r2
 8010860:	f000 f94f 	bl	8010b02 <TIM_ITRx_SetConfig>
      break;
 8010864:	e003      	b.n	801086e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8010866:	2301      	movs	r3, #1
 8010868:	73fb      	strb	r3, [r7, #15]
      break;
 801086a:	e000      	b.n	801086e <HAL_TIM_ConfigClockSource+0x174>
      break;
 801086c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	2201      	movs	r2, #1
 8010872:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	2200      	movs	r2, #0
 801087a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801087e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010880:	4618      	mov	r0, r3
 8010882:	3710      	adds	r7, #16
 8010884:	46bd      	mov	sp, r7
 8010886:	bd80      	pop	{r7, pc}

08010888 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010888:	b480      	push	{r7}
 801088a:	b083      	sub	sp, #12
 801088c:	af00      	add	r7, sp, #0
 801088e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010890:	bf00      	nop
 8010892:	370c      	adds	r7, #12
 8010894:	46bd      	mov	sp, r7
 8010896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801089a:	4770      	bx	lr

0801089c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801089c:	b480      	push	{r7}
 801089e:	b083      	sub	sp, #12
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80108a4:	bf00      	nop
 80108a6:	370c      	adds	r7, #12
 80108a8:	46bd      	mov	sp, r7
 80108aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ae:	4770      	bx	lr

080108b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80108b0:	b480      	push	{r7}
 80108b2:	b083      	sub	sp, #12
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80108b8:	bf00      	nop
 80108ba:	370c      	adds	r7, #12
 80108bc:	46bd      	mov	sp, r7
 80108be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108c2:	4770      	bx	lr

080108c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80108c4:	b480      	push	{r7}
 80108c6:	b083      	sub	sp, #12
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80108cc:	bf00      	nop
 80108ce:	370c      	adds	r7, #12
 80108d0:	46bd      	mov	sp, r7
 80108d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108d6:	4770      	bx	lr

080108d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80108d8:	b480      	push	{r7}
 80108da:	b083      	sub	sp, #12
 80108dc:	af00      	add	r7, sp, #0
 80108de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80108e0:	bf00      	nop
 80108e2:	370c      	adds	r7, #12
 80108e4:	46bd      	mov	sp, r7
 80108e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ea:	4770      	bx	lr

080108ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80108ec:	b480      	push	{r7}
 80108ee:	b085      	sub	sp, #20
 80108f0:	af00      	add	r7, sp, #0
 80108f2:	6078      	str	r0, [r7, #4]
 80108f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	4a46      	ldr	r2, [pc, #280]	@ (8010a18 <TIM_Base_SetConfig+0x12c>)
 8010900:	4293      	cmp	r3, r2
 8010902:	d013      	beq.n	801092c <TIM_Base_SetConfig+0x40>
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801090a:	d00f      	beq.n	801092c <TIM_Base_SetConfig+0x40>
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	4a43      	ldr	r2, [pc, #268]	@ (8010a1c <TIM_Base_SetConfig+0x130>)
 8010910:	4293      	cmp	r3, r2
 8010912:	d00b      	beq.n	801092c <TIM_Base_SetConfig+0x40>
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	4a42      	ldr	r2, [pc, #264]	@ (8010a20 <TIM_Base_SetConfig+0x134>)
 8010918:	4293      	cmp	r3, r2
 801091a:	d007      	beq.n	801092c <TIM_Base_SetConfig+0x40>
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	4a41      	ldr	r2, [pc, #260]	@ (8010a24 <TIM_Base_SetConfig+0x138>)
 8010920:	4293      	cmp	r3, r2
 8010922:	d003      	beq.n	801092c <TIM_Base_SetConfig+0x40>
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	4a40      	ldr	r2, [pc, #256]	@ (8010a28 <TIM_Base_SetConfig+0x13c>)
 8010928:	4293      	cmp	r3, r2
 801092a:	d108      	bne.n	801093e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010932:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010934:	683b      	ldr	r3, [r7, #0]
 8010936:	685b      	ldr	r3, [r3, #4]
 8010938:	68fa      	ldr	r2, [r7, #12]
 801093a:	4313      	orrs	r3, r2
 801093c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	4a35      	ldr	r2, [pc, #212]	@ (8010a18 <TIM_Base_SetConfig+0x12c>)
 8010942:	4293      	cmp	r3, r2
 8010944:	d02b      	beq.n	801099e <TIM_Base_SetConfig+0xb2>
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801094c:	d027      	beq.n	801099e <TIM_Base_SetConfig+0xb2>
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	4a32      	ldr	r2, [pc, #200]	@ (8010a1c <TIM_Base_SetConfig+0x130>)
 8010952:	4293      	cmp	r3, r2
 8010954:	d023      	beq.n	801099e <TIM_Base_SetConfig+0xb2>
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	4a31      	ldr	r2, [pc, #196]	@ (8010a20 <TIM_Base_SetConfig+0x134>)
 801095a:	4293      	cmp	r3, r2
 801095c:	d01f      	beq.n	801099e <TIM_Base_SetConfig+0xb2>
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	4a30      	ldr	r2, [pc, #192]	@ (8010a24 <TIM_Base_SetConfig+0x138>)
 8010962:	4293      	cmp	r3, r2
 8010964:	d01b      	beq.n	801099e <TIM_Base_SetConfig+0xb2>
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	4a2f      	ldr	r2, [pc, #188]	@ (8010a28 <TIM_Base_SetConfig+0x13c>)
 801096a:	4293      	cmp	r3, r2
 801096c:	d017      	beq.n	801099e <TIM_Base_SetConfig+0xb2>
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	4a2e      	ldr	r2, [pc, #184]	@ (8010a2c <TIM_Base_SetConfig+0x140>)
 8010972:	4293      	cmp	r3, r2
 8010974:	d013      	beq.n	801099e <TIM_Base_SetConfig+0xb2>
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	4a2d      	ldr	r2, [pc, #180]	@ (8010a30 <TIM_Base_SetConfig+0x144>)
 801097a:	4293      	cmp	r3, r2
 801097c:	d00f      	beq.n	801099e <TIM_Base_SetConfig+0xb2>
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	4a2c      	ldr	r2, [pc, #176]	@ (8010a34 <TIM_Base_SetConfig+0x148>)
 8010982:	4293      	cmp	r3, r2
 8010984:	d00b      	beq.n	801099e <TIM_Base_SetConfig+0xb2>
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	4a2b      	ldr	r2, [pc, #172]	@ (8010a38 <TIM_Base_SetConfig+0x14c>)
 801098a:	4293      	cmp	r3, r2
 801098c:	d007      	beq.n	801099e <TIM_Base_SetConfig+0xb2>
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	4a2a      	ldr	r2, [pc, #168]	@ (8010a3c <TIM_Base_SetConfig+0x150>)
 8010992:	4293      	cmp	r3, r2
 8010994:	d003      	beq.n	801099e <TIM_Base_SetConfig+0xb2>
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	4a29      	ldr	r2, [pc, #164]	@ (8010a40 <TIM_Base_SetConfig+0x154>)
 801099a:	4293      	cmp	r3, r2
 801099c:	d108      	bne.n	80109b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80109a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80109a6:	683b      	ldr	r3, [r7, #0]
 80109a8:	68db      	ldr	r3, [r3, #12]
 80109aa:	68fa      	ldr	r2, [r7, #12]
 80109ac:	4313      	orrs	r3, r2
 80109ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80109b6:	683b      	ldr	r3, [r7, #0]
 80109b8:	695b      	ldr	r3, [r3, #20]
 80109ba:	4313      	orrs	r3, r2
 80109bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	68fa      	ldr	r2, [r7, #12]
 80109c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80109c4:	683b      	ldr	r3, [r7, #0]
 80109c6:	689a      	ldr	r2, [r3, #8]
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80109cc:	683b      	ldr	r3, [r7, #0]
 80109ce:	681a      	ldr	r2, [r3, #0]
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	4a10      	ldr	r2, [pc, #64]	@ (8010a18 <TIM_Base_SetConfig+0x12c>)
 80109d8:	4293      	cmp	r3, r2
 80109da:	d003      	beq.n	80109e4 <TIM_Base_SetConfig+0xf8>
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	4a12      	ldr	r2, [pc, #72]	@ (8010a28 <TIM_Base_SetConfig+0x13c>)
 80109e0:	4293      	cmp	r3, r2
 80109e2:	d103      	bne.n	80109ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80109e4:	683b      	ldr	r3, [r7, #0]
 80109e6:	691a      	ldr	r2, [r3, #16]
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	2201      	movs	r2, #1
 80109f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	691b      	ldr	r3, [r3, #16]
 80109f6:	f003 0301 	and.w	r3, r3, #1
 80109fa:	2b01      	cmp	r3, #1
 80109fc:	d105      	bne.n	8010a0a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	691b      	ldr	r3, [r3, #16]
 8010a02:	f023 0201 	bic.w	r2, r3, #1
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	611a      	str	r2, [r3, #16]
  }
}
 8010a0a:	bf00      	nop
 8010a0c:	3714      	adds	r7, #20
 8010a0e:	46bd      	mov	sp, r7
 8010a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a14:	4770      	bx	lr
 8010a16:	bf00      	nop
 8010a18:	40010000 	.word	0x40010000
 8010a1c:	40000400 	.word	0x40000400
 8010a20:	40000800 	.word	0x40000800
 8010a24:	40000c00 	.word	0x40000c00
 8010a28:	40010400 	.word	0x40010400
 8010a2c:	40014000 	.word	0x40014000
 8010a30:	40014400 	.word	0x40014400
 8010a34:	40014800 	.word	0x40014800
 8010a38:	40001800 	.word	0x40001800
 8010a3c:	40001c00 	.word	0x40001c00
 8010a40:	40002000 	.word	0x40002000

08010a44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010a44:	b480      	push	{r7}
 8010a46:	b087      	sub	sp, #28
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	60f8      	str	r0, [r7, #12]
 8010a4c:	60b9      	str	r1, [r7, #8]
 8010a4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	6a1b      	ldr	r3, [r3, #32]
 8010a54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010a56:	68fb      	ldr	r3, [r7, #12]
 8010a58:	6a1b      	ldr	r3, [r3, #32]
 8010a5a:	f023 0201 	bic.w	r2, r3, #1
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	699b      	ldr	r3, [r3, #24]
 8010a66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010a68:	693b      	ldr	r3, [r7, #16]
 8010a6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8010a6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	011b      	lsls	r3, r3, #4
 8010a74:	693a      	ldr	r2, [r7, #16]
 8010a76:	4313      	orrs	r3, r2
 8010a78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010a7a:	697b      	ldr	r3, [r7, #20]
 8010a7c:	f023 030a 	bic.w	r3, r3, #10
 8010a80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010a82:	697a      	ldr	r2, [r7, #20]
 8010a84:	68bb      	ldr	r3, [r7, #8]
 8010a86:	4313      	orrs	r3, r2
 8010a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	693a      	ldr	r2, [r7, #16]
 8010a8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	697a      	ldr	r2, [r7, #20]
 8010a94:	621a      	str	r2, [r3, #32]
}
 8010a96:	bf00      	nop
 8010a98:	371c      	adds	r7, #28
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa0:	4770      	bx	lr

08010aa2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010aa2:	b480      	push	{r7}
 8010aa4:	b087      	sub	sp, #28
 8010aa6:	af00      	add	r7, sp, #0
 8010aa8:	60f8      	str	r0, [r7, #12]
 8010aaa:	60b9      	str	r1, [r7, #8]
 8010aac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	6a1b      	ldr	r3, [r3, #32]
 8010ab2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	6a1b      	ldr	r3, [r3, #32]
 8010ab8:	f023 0210 	bic.w	r2, r3, #16
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010ac0:	68fb      	ldr	r3, [r7, #12]
 8010ac2:	699b      	ldr	r3, [r3, #24]
 8010ac4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010ac6:	693b      	ldr	r3, [r7, #16]
 8010ac8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010acc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	031b      	lsls	r3, r3, #12
 8010ad2:	693a      	ldr	r2, [r7, #16]
 8010ad4:	4313      	orrs	r3, r2
 8010ad6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010ad8:	697b      	ldr	r3, [r7, #20]
 8010ada:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010ade:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010ae0:	68bb      	ldr	r3, [r7, #8]
 8010ae2:	011b      	lsls	r3, r3, #4
 8010ae4:	697a      	ldr	r2, [r7, #20]
 8010ae6:	4313      	orrs	r3, r2
 8010ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	693a      	ldr	r2, [r7, #16]
 8010aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010af0:	68fb      	ldr	r3, [r7, #12]
 8010af2:	697a      	ldr	r2, [r7, #20]
 8010af4:	621a      	str	r2, [r3, #32]
}
 8010af6:	bf00      	nop
 8010af8:	371c      	adds	r7, #28
 8010afa:	46bd      	mov	sp, r7
 8010afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b00:	4770      	bx	lr

08010b02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010b02:	b480      	push	{r7}
 8010b04:	b085      	sub	sp, #20
 8010b06:	af00      	add	r7, sp, #0
 8010b08:	6078      	str	r0, [r7, #4]
 8010b0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	689b      	ldr	r3, [r3, #8]
 8010b10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010b18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010b1a:	683a      	ldr	r2, [r7, #0]
 8010b1c:	68fb      	ldr	r3, [r7, #12]
 8010b1e:	4313      	orrs	r3, r2
 8010b20:	f043 0307 	orr.w	r3, r3, #7
 8010b24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	68fa      	ldr	r2, [r7, #12]
 8010b2a:	609a      	str	r2, [r3, #8]
}
 8010b2c:	bf00      	nop
 8010b2e:	3714      	adds	r7, #20
 8010b30:	46bd      	mov	sp, r7
 8010b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b36:	4770      	bx	lr

08010b38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010b38:	b480      	push	{r7}
 8010b3a:	b087      	sub	sp, #28
 8010b3c:	af00      	add	r7, sp, #0
 8010b3e:	60f8      	str	r0, [r7, #12]
 8010b40:	60b9      	str	r1, [r7, #8]
 8010b42:	607a      	str	r2, [r7, #4]
 8010b44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	689b      	ldr	r3, [r3, #8]
 8010b4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010b4c:	697b      	ldr	r3, [r7, #20]
 8010b4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010b52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010b54:	683b      	ldr	r3, [r7, #0]
 8010b56:	021a      	lsls	r2, r3, #8
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	431a      	orrs	r2, r3
 8010b5c:	68bb      	ldr	r3, [r7, #8]
 8010b5e:	4313      	orrs	r3, r2
 8010b60:	697a      	ldr	r2, [r7, #20]
 8010b62:	4313      	orrs	r3, r2
 8010b64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	697a      	ldr	r2, [r7, #20]
 8010b6a:	609a      	str	r2, [r3, #8]
}
 8010b6c:	bf00      	nop
 8010b6e:	371c      	adds	r7, #28
 8010b70:	46bd      	mov	sp, r7
 8010b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b76:	4770      	bx	lr

08010b78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010b78:	b480      	push	{r7}
 8010b7a:	b085      	sub	sp, #20
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	6078      	str	r0, [r7, #4]
 8010b80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010b88:	2b01      	cmp	r3, #1
 8010b8a:	d101      	bne.n	8010b90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010b8c:	2302      	movs	r3, #2
 8010b8e:	e05a      	b.n	8010c46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	2201      	movs	r2, #1
 8010b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	2202      	movs	r2, #2
 8010b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	681b      	ldr	r3, [r3, #0]
 8010ba4:	685b      	ldr	r3, [r3, #4]
 8010ba6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	681b      	ldr	r3, [r3, #0]
 8010bac:	689b      	ldr	r3, [r3, #8]
 8010bae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010bb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010bb8:	683b      	ldr	r3, [r7, #0]
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	68fa      	ldr	r2, [r7, #12]
 8010bbe:	4313      	orrs	r3, r2
 8010bc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	68fa      	ldr	r2, [r7, #12]
 8010bc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	4a21      	ldr	r2, [pc, #132]	@ (8010c54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8010bd0:	4293      	cmp	r3, r2
 8010bd2:	d022      	beq.n	8010c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010bdc:	d01d      	beq.n	8010c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	4a1d      	ldr	r2, [pc, #116]	@ (8010c58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8010be4:	4293      	cmp	r3, r2
 8010be6:	d018      	beq.n	8010c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	4a1b      	ldr	r2, [pc, #108]	@ (8010c5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8010bee:	4293      	cmp	r3, r2
 8010bf0:	d013      	beq.n	8010c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	4a1a      	ldr	r2, [pc, #104]	@ (8010c60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8010bf8:	4293      	cmp	r3, r2
 8010bfa:	d00e      	beq.n	8010c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	4a18      	ldr	r2, [pc, #96]	@ (8010c64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8010c02:	4293      	cmp	r3, r2
 8010c04:	d009      	beq.n	8010c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	681b      	ldr	r3, [r3, #0]
 8010c0a:	4a17      	ldr	r2, [pc, #92]	@ (8010c68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8010c0c:	4293      	cmp	r3, r2
 8010c0e:	d004      	beq.n	8010c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	4a15      	ldr	r2, [pc, #84]	@ (8010c6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8010c16:	4293      	cmp	r3, r2
 8010c18:	d10c      	bne.n	8010c34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010c1a:	68bb      	ldr	r3, [r7, #8]
 8010c1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010c20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010c22:	683b      	ldr	r3, [r7, #0]
 8010c24:	685b      	ldr	r3, [r3, #4]
 8010c26:	68ba      	ldr	r2, [r7, #8]
 8010c28:	4313      	orrs	r3, r2
 8010c2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	68ba      	ldr	r2, [r7, #8]
 8010c32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	2201      	movs	r2, #1
 8010c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	2200      	movs	r2, #0
 8010c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010c44:	2300      	movs	r3, #0
}
 8010c46:	4618      	mov	r0, r3
 8010c48:	3714      	adds	r7, #20
 8010c4a:	46bd      	mov	sp, r7
 8010c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c50:	4770      	bx	lr
 8010c52:	bf00      	nop
 8010c54:	40010000 	.word	0x40010000
 8010c58:	40000400 	.word	0x40000400
 8010c5c:	40000800 	.word	0x40000800
 8010c60:	40000c00 	.word	0x40000c00
 8010c64:	40010400 	.word	0x40010400
 8010c68:	40014000 	.word	0x40014000
 8010c6c:	40001800 	.word	0x40001800

08010c70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010c70:	b480      	push	{r7}
 8010c72:	b083      	sub	sp, #12
 8010c74:	af00      	add	r7, sp, #0
 8010c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010c78:	bf00      	nop
 8010c7a:	370c      	adds	r7, #12
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c82:	4770      	bx	lr

08010c84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010c84:	b480      	push	{r7}
 8010c86:	b083      	sub	sp, #12
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010c8c:	bf00      	nop
 8010c8e:	370c      	adds	r7, #12
 8010c90:	46bd      	mov	sp, r7
 8010c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c96:	4770      	bx	lr

08010c98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b082      	sub	sp, #8
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d101      	bne.n	8010caa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010ca6:	2301      	movs	r3, #1
 8010ca8:	e042      	b.n	8010d30 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010cb0:	b2db      	uxtb	r3, r3
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d106      	bne.n	8010cc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	2200      	movs	r2, #0
 8010cba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010cbe:	6878      	ldr	r0, [r7, #4]
 8010cc0:	f7f1 fcaa 	bl	8002618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	2224      	movs	r2, #36	@ 0x24
 8010cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	68da      	ldr	r2, [r3, #12]
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8010cda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010cdc:	6878      	ldr	r0, [r7, #4]
 8010cde:	f000 f973 	bl	8010fc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	691a      	ldr	r2, [r3, #16]
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	681b      	ldr	r3, [r3, #0]
 8010cec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010cf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	695a      	ldr	r2, [r3, #20]
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010d00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	68da      	ldr	r2, [r3, #12]
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8010d10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	2200      	movs	r2, #0
 8010d16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	2220      	movs	r2, #32
 8010d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	2220      	movs	r2, #32
 8010d24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	2200      	movs	r2, #0
 8010d2c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8010d2e:	2300      	movs	r3, #0
}
 8010d30:	4618      	mov	r0, r3
 8010d32:	3708      	adds	r7, #8
 8010d34:	46bd      	mov	sp, r7
 8010d36:	bd80      	pop	{r7, pc}

08010d38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010d38:	b580      	push	{r7, lr}
 8010d3a:	b08a      	sub	sp, #40	@ 0x28
 8010d3c:	af02      	add	r7, sp, #8
 8010d3e:	60f8      	str	r0, [r7, #12]
 8010d40:	60b9      	str	r1, [r7, #8]
 8010d42:	603b      	str	r3, [r7, #0]
 8010d44:	4613      	mov	r3, r2
 8010d46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8010d48:	2300      	movs	r3, #0
 8010d4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010d52:	b2db      	uxtb	r3, r3
 8010d54:	2b20      	cmp	r3, #32
 8010d56:	d175      	bne.n	8010e44 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8010d58:	68bb      	ldr	r3, [r7, #8]
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d002      	beq.n	8010d64 <HAL_UART_Transmit+0x2c>
 8010d5e:	88fb      	ldrh	r3, [r7, #6]
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d101      	bne.n	8010d68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8010d64:	2301      	movs	r3, #1
 8010d66:	e06e      	b.n	8010e46 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	2200      	movs	r2, #0
 8010d6c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	2221      	movs	r2, #33	@ 0x21
 8010d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010d76:	f7fd fbef 	bl	800e558 <HAL_GetTick>
 8010d7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	88fa      	ldrh	r2, [r7, #6]
 8010d80:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	88fa      	ldrh	r2, [r7, #6]
 8010d86:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	689b      	ldr	r3, [r3, #8]
 8010d8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010d90:	d108      	bne.n	8010da4 <HAL_UART_Transmit+0x6c>
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	691b      	ldr	r3, [r3, #16]
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	d104      	bne.n	8010da4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010d9e:	68bb      	ldr	r3, [r7, #8]
 8010da0:	61bb      	str	r3, [r7, #24]
 8010da2:	e003      	b.n	8010dac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8010da4:	68bb      	ldr	r3, [r7, #8]
 8010da6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010da8:	2300      	movs	r3, #0
 8010daa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010dac:	e02e      	b.n	8010e0c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010dae:	683b      	ldr	r3, [r7, #0]
 8010db0:	9300      	str	r3, [sp, #0]
 8010db2:	697b      	ldr	r3, [r7, #20]
 8010db4:	2200      	movs	r2, #0
 8010db6:	2180      	movs	r1, #128	@ 0x80
 8010db8:	68f8      	ldr	r0, [r7, #12]
 8010dba:	f000 f848 	bl	8010e4e <UART_WaitOnFlagUntilTimeout>
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d005      	beq.n	8010dd0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	2220      	movs	r2, #32
 8010dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8010dcc:	2303      	movs	r3, #3
 8010dce:	e03a      	b.n	8010e46 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8010dd0:	69fb      	ldr	r3, [r7, #28]
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d10b      	bne.n	8010dee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010dd6:	69bb      	ldr	r3, [r7, #24]
 8010dd8:	881b      	ldrh	r3, [r3, #0]
 8010dda:	461a      	mov	r2, r3
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	681b      	ldr	r3, [r3, #0]
 8010de0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010de4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8010de6:	69bb      	ldr	r3, [r7, #24]
 8010de8:	3302      	adds	r3, #2
 8010dea:	61bb      	str	r3, [r7, #24]
 8010dec:	e007      	b.n	8010dfe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8010dee:	69fb      	ldr	r3, [r7, #28]
 8010df0:	781a      	ldrb	r2, [r3, #0]
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8010df8:	69fb      	ldr	r3, [r7, #28]
 8010dfa:	3301      	adds	r3, #1
 8010dfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8010e02:	b29b      	uxth	r3, r3
 8010e04:	3b01      	subs	r3, #1
 8010e06:	b29a      	uxth	r2, r3
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8010e0c:	68fb      	ldr	r3, [r7, #12]
 8010e0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8010e10:	b29b      	uxth	r3, r3
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d1cb      	bne.n	8010dae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010e16:	683b      	ldr	r3, [r7, #0]
 8010e18:	9300      	str	r3, [sp, #0]
 8010e1a:	697b      	ldr	r3, [r7, #20]
 8010e1c:	2200      	movs	r2, #0
 8010e1e:	2140      	movs	r1, #64	@ 0x40
 8010e20:	68f8      	ldr	r0, [r7, #12]
 8010e22:	f000 f814 	bl	8010e4e <UART_WaitOnFlagUntilTimeout>
 8010e26:	4603      	mov	r3, r0
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d005      	beq.n	8010e38 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	2220      	movs	r2, #32
 8010e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8010e34:	2303      	movs	r3, #3
 8010e36:	e006      	b.n	8010e46 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	2220      	movs	r2, #32
 8010e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8010e40:	2300      	movs	r3, #0
 8010e42:	e000      	b.n	8010e46 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8010e44:	2302      	movs	r3, #2
  }
}
 8010e46:	4618      	mov	r0, r3
 8010e48:	3720      	adds	r7, #32
 8010e4a:	46bd      	mov	sp, r7
 8010e4c:	bd80      	pop	{r7, pc}

08010e4e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8010e4e:	b580      	push	{r7, lr}
 8010e50:	b086      	sub	sp, #24
 8010e52:	af00      	add	r7, sp, #0
 8010e54:	60f8      	str	r0, [r7, #12]
 8010e56:	60b9      	str	r1, [r7, #8]
 8010e58:	603b      	str	r3, [r7, #0]
 8010e5a:	4613      	mov	r3, r2
 8010e5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010e5e:	e03b      	b.n	8010ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010e60:	6a3b      	ldr	r3, [r7, #32]
 8010e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e66:	d037      	beq.n	8010ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010e68:	f7fd fb76 	bl	800e558 <HAL_GetTick>
 8010e6c:	4602      	mov	r2, r0
 8010e6e:	683b      	ldr	r3, [r7, #0]
 8010e70:	1ad3      	subs	r3, r2, r3
 8010e72:	6a3a      	ldr	r2, [r7, #32]
 8010e74:	429a      	cmp	r2, r3
 8010e76:	d302      	bcc.n	8010e7e <UART_WaitOnFlagUntilTimeout+0x30>
 8010e78:	6a3b      	ldr	r3, [r7, #32]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d101      	bne.n	8010e82 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010e7e:	2303      	movs	r3, #3
 8010e80:	e03a      	b.n	8010ef8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010e82:	68fb      	ldr	r3, [r7, #12]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	68db      	ldr	r3, [r3, #12]
 8010e88:	f003 0304 	and.w	r3, r3, #4
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	d023      	beq.n	8010ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8010e90:	68bb      	ldr	r3, [r7, #8]
 8010e92:	2b80      	cmp	r3, #128	@ 0x80
 8010e94:	d020      	beq.n	8010ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8010e96:	68bb      	ldr	r3, [r7, #8]
 8010e98:	2b40      	cmp	r3, #64	@ 0x40
 8010e9a:	d01d      	beq.n	8010ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010e9c:	68fb      	ldr	r3, [r7, #12]
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	f003 0308 	and.w	r3, r3, #8
 8010ea6:	2b08      	cmp	r3, #8
 8010ea8:	d116      	bne.n	8010ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8010eaa:	2300      	movs	r3, #0
 8010eac:	617b      	str	r3, [r7, #20]
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	617b      	str	r3, [r7, #20]
 8010eb6:	68fb      	ldr	r3, [r7, #12]
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	685b      	ldr	r3, [r3, #4]
 8010ebc:	617b      	str	r3, [r7, #20]
 8010ebe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010ec0:	68f8      	ldr	r0, [r7, #12]
 8010ec2:	f000 f81d 	bl	8010f00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010ec6:	68fb      	ldr	r3, [r7, #12]
 8010ec8:	2208      	movs	r2, #8
 8010eca:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	2200      	movs	r2, #0
 8010ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8010ed4:	2301      	movs	r3, #1
 8010ed6:	e00f      	b.n	8010ef8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	681a      	ldr	r2, [r3, #0]
 8010ede:	68bb      	ldr	r3, [r7, #8]
 8010ee0:	4013      	ands	r3, r2
 8010ee2:	68ba      	ldr	r2, [r7, #8]
 8010ee4:	429a      	cmp	r2, r3
 8010ee6:	bf0c      	ite	eq
 8010ee8:	2301      	moveq	r3, #1
 8010eea:	2300      	movne	r3, #0
 8010eec:	b2db      	uxtb	r3, r3
 8010eee:	461a      	mov	r2, r3
 8010ef0:	79fb      	ldrb	r3, [r7, #7]
 8010ef2:	429a      	cmp	r2, r3
 8010ef4:	d0b4      	beq.n	8010e60 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010ef6:	2300      	movs	r3, #0
}
 8010ef8:	4618      	mov	r0, r3
 8010efa:	3718      	adds	r7, #24
 8010efc:	46bd      	mov	sp, r7
 8010efe:	bd80      	pop	{r7, pc}

08010f00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010f00:	b480      	push	{r7}
 8010f02:	b095      	sub	sp, #84	@ 0x54
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	330c      	adds	r3, #12
 8010f0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f12:	e853 3f00 	ldrex	r3, [r3]
 8010f16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	330c      	adds	r3, #12
 8010f26:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010f28:	643a      	str	r2, [r7, #64]	@ 0x40
 8010f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010f2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010f30:	e841 2300 	strex	r3, r2, [r1]
 8010f34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d1e5      	bne.n	8010f08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	3314      	adds	r3, #20
 8010f42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f44:	6a3b      	ldr	r3, [r7, #32]
 8010f46:	e853 3f00 	ldrex	r3, [r3]
 8010f4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8010f4c:	69fb      	ldr	r3, [r7, #28]
 8010f4e:	f023 0301 	bic.w	r3, r3, #1
 8010f52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	3314      	adds	r3, #20
 8010f5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010f5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010f62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010f64:	e841 2300 	strex	r3, r2, [r1]
 8010f68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d1e5      	bne.n	8010f3c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010f74:	2b01      	cmp	r3, #1
 8010f76:	d119      	bne.n	8010fac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	330c      	adds	r3, #12
 8010f7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	e853 3f00 	ldrex	r3, [r3]
 8010f86:	60bb      	str	r3, [r7, #8]
   return(result);
 8010f88:	68bb      	ldr	r3, [r7, #8]
 8010f8a:	f023 0310 	bic.w	r3, r3, #16
 8010f8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	330c      	adds	r3, #12
 8010f96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010f98:	61ba      	str	r2, [r7, #24]
 8010f9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f9c:	6979      	ldr	r1, [r7, #20]
 8010f9e:	69ba      	ldr	r2, [r7, #24]
 8010fa0:	e841 2300 	strex	r3, r2, [r1]
 8010fa4:	613b      	str	r3, [r7, #16]
   return(result);
 8010fa6:	693b      	ldr	r3, [r7, #16]
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d1e5      	bne.n	8010f78 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	2220      	movs	r2, #32
 8010fb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	2200      	movs	r2, #0
 8010fb8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8010fba:	bf00      	nop
 8010fbc:	3754      	adds	r7, #84	@ 0x54
 8010fbe:	46bd      	mov	sp, r7
 8010fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fc4:	4770      	bx	lr
	...

08010fc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010fc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010fcc:	b0c0      	sub	sp, #256	@ 0x100
 8010fce:	af00      	add	r7, sp, #0
 8010fd0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010fd8:	681b      	ldr	r3, [r3, #0]
 8010fda:	691b      	ldr	r3, [r3, #16]
 8010fdc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8010fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010fe4:	68d9      	ldr	r1, [r3, #12]
 8010fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010fea:	681a      	ldr	r2, [r3, #0]
 8010fec:	ea40 0301 	orr.w	r3, r0, r1
 8010ff0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010ff6:	689a      	ldr	r2, [r3, #8]
 8010ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010ffc:	691b      	ldr	r3, [r3, #16]
 8010ffe:	431a      	orrs	r2, r3
 8011000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011004:	695b      	ldr	r3, [r3, #20]
 8011006:	431a      	orrs	r2, r3
 8011008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801100c:	69db      	ldr	r3, [r3, #28]
 801100e:	4313      	orrs	r3, r2
 8011010:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8011014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	68db      	ldr	r3, [r3, #12]
 801101c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8011020:	f021 010c 	bic.w	r1, r1, #12
 8011024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011028:	681a      	ldr	r2, [r3, #0]
 801102a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 801102e:	430b      	orrs	r3, r1
 8011030:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8011032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011036:	681b      	ldr	r3, [r3, #0]
 8011038:	695b      	ldr	r3, [r3, #20]
 801103a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 801103e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011042:	6999      	ldr	r1, [r3, #24]
 8011044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011048:	681a      	ldr	r2, [r3, #0]
 801104a:	ea40 0301 	orr.w	r3, r0, r1
 801104e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8011050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011054:	681a      	ldr	r2, [r3, #0]
 8011056:	4b8f      	ldr	r3, [pc, #572]	@ (8011294 <UART_SetConfig+0x2cc>)
 8011058:	429a      	cmp	r2, r3
 801105a:	d005      	beq.n	8011068 <UART_SetConfig+0xa0>
 801105c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011060:	681a      	ldr	r2, [r3, #0]
 8011062:	4b8d      	ldr	r3, [pc, #564]	@ (8011298 <UART_SetConfig+0x2d0>)
 8011064:	429a      	cmp	r2, r3
 8011066:	d104      	bne.n	8011072 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8011068:	f7fd feb0 	bl	800edcc <HAL_RCC_GetPCLK2Freq>
 801106c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8011070:	e003      	b.n	801107a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8011072:	f7fd fe97 	bl	800eda4 <HAL_RCC_GetPCLK1Freq>
 8011076:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801107a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801107e:	69db      	ldr	r3, [r3, #28]
 8011080:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011084:	f040 810c 	bne.w	80112a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8011088:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801108c:	2200      	movs	r2, #0
 801108e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8011092:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8011096:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 801109a:	4622      	mov	r2, r4
 801109c:	462b      	mov	r3, r5
 801109e:	1891      	adds	r1, r2, r2
 80110a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80110a2:	415b      	adcs	r3, r3
 80110a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80110a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80110aa:	4621      	mov	r1, r4
 80110ac:	eb12 0801 	adds.w	r8, r2, r1
 80110b0:	4629      	mov	r1, r5
 80110b2:	eb43 0901 	adc.w	r9, r3, r1
 80110b6:	f04f 0200 	mov.w	r2, #0
 80110ba:	f04f 0300 	mov.w	r3, #0
 80110be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80110c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80110c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80110ca:	4690      	mov	r8, r2
 80110cc:	4699      	mov	r9, r3
 80110ce:	4623      	mov	r3, r4
 80110d0:	eb18 0303 	adds.w	r3, r8, r3
 80110d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80110d8:	462b      	mov	r3, r5
 80110da:	eb49 0303 	adc.w	r3, r9, r3
 80110de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80110e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80110e6:	685b      	ldr	r3, [r3, #4]
 80110e8:	2200      	movs	r2, #0
 80110ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80110ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80110f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80110f6:	460b      	mov	r3, r1
 80110f8:	18db      	adds	r3, r3, r3
 80110fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80110fc:	4613      	mov	r3, r2
 80110fe:	eb42 0303 	adc.w	r3, r2, r3
 8011102:	657b      	str	r3, [r7, #84]	@ 0x54
 8011104:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8011108:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 801110c:	f7ef fd6c 	bl	8000be8 <__aeabi_uldivmod>
 8011110:	4602      	mov	r2, r0
 8011112:	460b      	mov	r3, r1
 8011114:	4b61      	ldr	r3, [pc, #388]	@ (801129c <UART_SetConfig+0x2d4>)
 8011116:	fba3 2302 	umull	r2, r3, r3, r2
 801111a:	095b      	lsrs	r3, r3, #5
 801111c:	011c      	lsls	r4, r3, #4
 801111e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011122:	2200      	movs	r2, #0
 8011124:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8011128:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 801112c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8011130:	4642      	mov	r2, r8
 8011132:	464b      	mov	r3, r9
 8011134:	1891      	adds	r1, r2, r2
 8011136:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011138:	415b      	adcs	r3, r3
 801113a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801113c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8011140:	4641      	mov	r1, r8
 8011142:	eb12 0a01 	adds.w	sl, r2, r1
 8011146:	4649      	mov	r1, r9
 8011148:	eb43 0b01 	adc.w	fp, r3, r1
 801114c:	f04f 0200 	mov.w	r2, #0
 8011150:	f04f 0300 	mov.w	r3, #0
 8011154:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8011158:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 801115c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011160:	4692      	mov	sl, r2
 8011162:	469b      	mov	fp, r3
 8011164:	4643      	mov	r3, r8
 8011166:	eb1a 0303 	adds.w	r3, sl, r3
 801116a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801116e:	464b      	mov	r3, r9
 8011170:	eb4b 0303 	adc.w	r3, fp, r3
 8011174:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8011178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801117c:	685b      	ldr	r3, [r3, #4]
 801117e:	2200      	movs	r2, #0
 8011180:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8011184:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8011188:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 801118c:	460b      	mov	r3, r1
 801118e:	18db      	adds	r3, r3, r3
 8011190:	643b      	str	r3, [r7, #64]	@ 0x40
 8011192:	4613      	mov	r3, r2
 8011194:	eb42 0303 	adc.w	r3, r2, r3
 8011198:	647b      	str	r3, [r7, #68]	@ 0x44
 801119a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801119e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80111a2:	f7ef fd21 	bl	8000be8 <__aeabi_uldivmod>
 80111a6:	4602      	mov	r2, r0
 80111a8:	460b      	mov	r3, r1
 80111aa:	4611      	mov	r1, r2
 80111ac:	4b3b      	ldr	r3, [pc, #236]	@ (801129c <UART_SetConfig+0x2d4>)
 80111ae:	fba3 2301 	umull	r2, r3, r3, r1
 80111b2:	095b      	lsrs	r3, r3, #5
 80111b4:	2264      	movs	r2, #100	@ 0x64
 80111b6:	fb02 f303 	mul.w	r3, r2, r3
 80111ba:	1acb      	subs	r3, r1, r3
 80111bc:	00db      	lsls	r3, r3, #3
 80111be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80111c2:	4b36      	ldr	r3, [pc, #216]	@ (801129c <UART_SetConfig+0x2d4>)
 80111c4:	fba3 2302 	umull	r2, r3, r3, r2
 80111c8:	095b      	lsrs	r3, r3, #5
 80111ca:	005b      	lsls	r3, r3, #1
 80111cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80111d0:	441c      	add	r4, r3
 80111d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80111d6:	2200      	movs	r2, #0
 80111d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80111dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80111e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80111e4:	4642      	mov	r2, r8
 80111e6:	464b      	mov	r3, r9
 80111e8:	1891      	adds	r1, r2, r2
 80111ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80111ec:	415b      	adcs	r3, r3
 80111ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80111f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80111f4:	4641      	mov	r1, r8
 80111f6:	1851      	adds	r1, r2, r1
 80111f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80111fa:	4649      	mov	r1, r9
 80111fc:	414b      	adcs	r3, r1
 80111fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8011200:	f04f 0200 	mov.w	r2, #0
 8011204:	f04f 0300 	mov.w	r3, #0
 8011208:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 801120c:	4659      	mov	r1, fp
 801120e:	00cb      	lsls	r3, r1, #3
 8011210:	4651      	mov	r1, sl
 8011212:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011216:	4651      	mov	r1, sl
 8011218:	00ca      	lsls	r2, r1, #3
 801121a:	4610      	mov	r0, r2
 801121c:	4619      	mov	r1, r3
 801121e:	4603      	mov	r3, r0
 8011220:	4642      	mov	r2, r8
 8011222:	189b      	adds	r3, r3, r2
 8011224:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8011228:	464b      	mov	r3, r9
 801122a:	460a      	mov	r2, r1
 801122c:	eb42 0303 	adc.w	r3, r2, r3
 8011230:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8011234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011238:	685b      	ldr	r3, [r3, #4]
 801123a:	2200      	movs	r2, #0
 801123c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011240:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8011244:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8011248:	460b      	mov	r3, r1
 801124a:	18db      	adds	r3, r3, r3
 801124c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801124e:	4613      	mov	r3, r2
 8011250:	eb42 0303 	adc.w	r3, r2, r3
 8011254:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011256:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801125a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 801125e:	f7ef fcc3 	bl	8000be8 <__aeabi_uldivmod>
 8011262:	4602      	mov	r2, r0
 8011264:	460b      	mov	r3, r1
 8011266:	4b0d      	ldr	r3, [pc, #52]	@ (801129c <UART_SetConfig+0x2d4>)
 8011268:	fba3 1302 	umull	r1, r3, r3, r2
 801126c:	095b      	lsrs	r3, r3, #5
 801126e:	2164      	movs	r1, #100	@ 0x64
 8011270:	fb01 f303 	mul.w	r3, r1, r3
 8011274:	1ad3      	subs	r3, r2, r3
 8011276:	00db      	lsls	r3, r3, #3
 8011278:	3332      	adds	r3, #50	@ 0x32
 801127a:	4a08      	ldr	r2, [pc, #32]	@ (801129c <UART_SetConfig+0x2d4>)
 801127c:	fba2 2303 	umull	r2, r3, r2, r3
 8011280:	095b      	lsrs	r3, r3, #5
 8011282:	f003 0207 	and.w	r2, r3, #7
 8011286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	4422      	add	r2, r4
 801128e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8011290:	e106      	b.n	80114a0 <UART_SetConfig+0x4d8>
 8011292:	bf00      	nop
 8011294:	40011000 	.word	0x40011000
 8011298:	40011400 	.word	0x40011400
 801129c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80112a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80112a4:	2200      	movs	r2, #0
 80112a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80112aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80112ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80112b2:	4642      	mov	r2, r8
 80112b4:	464b      	mov	r3, r9
 80112b6:	1891      	adds	r1, r2, r2
 80112b8:	6239      	str	r1, [r7, #32]
 80112ba:	415b      	adcs	r3, r3
 80112bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80112be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80112c2:	4641      	mov	r1, r8
 80112c4:	1854      	adds	r4, r2, r1
 80112c6:	4649      	mov	r1, r9
 80112c8:	eb43 0501 	adc.w	r5, r3, r1
 80112cc:	f04f 0200 	mov.w	r2, #0
 80112d0:	f04f 0300 	mov.w	r3, #0
 80112d4:	00eb      	lsls	r3, r5, #3
 80112d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80112da:	00e2      	lsls	r2, r4, #3
 80112dc:	4614      	mov	r4, r2
 80112de:	461d      	mov	r5, r3
 80112e0:	4643      	mov	r3, r8
 80112e2:	18e3      	adds	r3, r4, r3
 80112e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80112e8:	464b      	mov	r3, r9
 80112ea:	eb45 0303 	adc.w	r3, r5, r3
 80112ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80112f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80112f6:	685b      	ldr	r3, [r3, #4]
 80112f8:	2200      	movs	r2, #0
 80112fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80112fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8011302:	f04f 0200 	mov.w	r2, #0
 8011306:	f04f 0300 	mov.w	r3, #0
 801130a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 801130e:	4629      	mov	r1, r5
 8011310:	008b      	lsls	r3, r1, #2
 8011312:	4621      	mov	r1, r4
 8011314:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011318:	4621      	mov	r1, r4
 801131a:	008a      	lsls	r2, r1, #2
 801131c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8011320:	f7ef fc62 	bl	8000be8 <__aeabi_uldivmod>
 8011324:	4602      	mov	r2, r0
 8011326:	460b      	mov	r3, r1
 8011328:	4b60      	ldr	r3, [pc, #384]	@ (80114ac <UART_SetConfig+0x4e4>)
 801132a:	fba3 2302 	umull	r2, r3, r3, r2
 801132e:	095b      	lsrs	r3, r3, #5
 8011330:	011c      	lsls	r4, r3, #4
 8011332:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011336:	2200      	movs	r2, #0
 8011338:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801133c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8011340:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8011344:	4642      	mov	r2, r8
 8011346:	464b      	mov	r3, r9
 8011348:	1891      	adds	r1, r2, r2
 801134a:	61b9      	str	r1, [r7, #24]
 801134c:	415b      	adcs	r3, r3
 801134e:	61fb      	str	r3, [r7, #28]
 8011350:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011354:	4641      	mov	r1, r8
 8011356:	1851      	adds	r1, r2, r1
 8011358:	6139      	str	r1, [r7, #16]
 801135a:	4649      	mov	r1, r9
 801135c:	414b      	adcs	r3, r1
 801135e:	617b      	str	r3, [r7, #20]
 8011360:	f04f 0200 	mov.w	r2, #0
 8011364:	f04f 0300 	mov.w	r3, #0
 8011368:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 801136c:	4659      	mov	r1, fp
 801136e:	00cb      	lsls	r3, r1, #3
 8011370:	4651      	mov	r1, sl
 8011372:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011376:	4651      	mov	r1, sl
 8011378:	00ca      	lsls	r2, r1, #3
 801137a:	4610      	mov	r0, r2
 801137c:	4619      	mov	r1, r3
 801137e:	4603      	mov	r3, r0
 8011380:	4642      	mov	r2, r8
 8011382:	189b      	adds	r3, r3, r2
 8011384:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011388:	464b      	mov	r3, r9
 801138a:	460a      	mov	r2, r1
 801138c:	eb42 0303 	adc.w	r3, r2, r3
 8011390:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011398:	685b      	ldr	r3, [r3, #4]
 801139a:	2200      	movs	r2, #0
 801139c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801139e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80113a0:	f04f 0200 	mov.w	r2, #0
 80113a4:	f04f 0300 	mov.w	r3, #0
 80113a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80113ac:	4649      	mov	r1, r9
 80113ae:	008b      	lsls	r3, r1, #2
 80113b0:	4641      	mov	r1, r8
 80113b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80113b6:	4641      	mov	r1, r8
 80113b8:	008a      	lsls	r2, r1, #2
 80113ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80113be:	f7ef fc13 	bl	8000be8 <__aeabi_uldivmod>
 80113c2:	4602      	mov	r2, r0
 80113c4:	460b      	mov	r3, r1
 80113c6:	4611      	mov	r1, r2
 80113c8:	4b38      	ldr	r3, [pc, #224]	@ (80114ac <UART_SetConfig+0x4e4>)
 80113ca:	fba3 2301 	umull	r2, r3, r3, r1
 80113ce:	095b      	lsrs	r3, r3, #5
 80113d0:	2264      	movs	r2, #100	@ 0x64
 80113d2:	fb02 f303 	mul.w	r3, r2, r3
 80113d6:	1acb      	subs	r3, r1, r3
 80113d8:	011b      	lsls	r3, r3, #4
 80113da:	3332      	adds	r3, #50	@ 0x32
 80113dc:	4a33      	ldr	r2, [pc, #204]	@ (80114ac <UART_SetConfig+0x4e4>)
 80113de:	fba2 2303 	umull	r2, r3, r2, r3
 80113e2:	095b      	lsrs	r3, r3, #5
 80113e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80113e8:	441c      	add	r4, r3
 80113ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80113ee:	2200      	movs	r2, #0
 80113f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80113f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80113f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80113f8:	4642      	mov	r2, r8
 80113fa:	464b      	mov	r3, r9
 80113fc:	1891      	adds	r1, r2, r2
 80113fe:	60b9      	str	r1, [r7, #8]
 8011400:	415b      	adcs	r3, r3
 8011402:	60fb      	str	r3, [r7, #12]
 8011404:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8011408:	4641      	mov	r1, r8
 801140a:	1851      	adds	r1, r2, r1
 801140c:	6039      	str	r1, [r7, #0]
 801140e:	4649      	mov	r1, r9
 8011410:	414b      	adcs	r3, r1
 8011412:	607b      	str	r3, [r7, #4]
 8011414:	f04f 0200 	mov.w	r2, #0
 8011418:	f04f 0300 	mov.w	r3, #0
 801141c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8011420:	4659      	mov	r1, fp
 8011422:	00cb      	lsls	r3, r1, #3
 8011424:	4651      	mov	r1, sl
 8011426:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801142a:	4651      	mov	r1, sl
 801142c:	00ca      	lsls	r2, r1, #3
 801142e:	4610      	mov	r0, r2
 8011430:	4619      	mov	r1, r3
 8011432:	4603      	mov	r3, r0
 8011434:	4642      	mov	r2, r8
 8011436:	189b      	adds	r3, r3, r2
 8011438:	66bb      	str	r3, [r7, #104]	@ 0x68
 801143a:	464b      	mov	r3, r9
 801143c:	460a      	mov	r2, r1
 801143e:	eb42 0303 	adc.w	r3, r2, r3
 8011442:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8011444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011448:	685b      	ldr	r3, [r3, #4]
 801144a:	2200      	movs	r2, #0
 801144c:	663b      	str	r3, [r7, #96]	@ 0x60
 801144e:	667a      	str	r2, [r7, #100]	@ 0x64
 8011450:	f04f 0200 	mov.w	r2, #0
 8011454:	f04f 0300 	mov.w	r3, #0
 8011458:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 801145c:	4649      	mov	r1, r9
 801145e:	008b      	lsls	r3, r1, #2
 8011460:	4641      	mov	r1, r8
 8011462:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011466:	4641      	mov	r1, r8
 8011468:	008a      	lsls	r2, r1, #2
 801146a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 801146e:	f7ef fbbb 	bl	8000be8 <__aeabi_uldivmod>
 8011472:	4602      	mov	r2, r0
 8011474:	460b      	mov	r3, r1
 8011476:	4b0d      	ldr	r3, [pc, #52]	@ (80114ac <UART_SetConfig+0x4e4>)
 8011478:	fba3 1302 	umull	r1, r3, r3, r2
 801147c:	095b      	lsrs	r3, r3, #5
 801147e:	2164      	movs	r1, #100	@ 0x64
 8011480:	fb01 f303 	mul.w	r3, r1, r3
 8011484:	1ad3      	subs	r3, r2, r3
 8011486:	011b      	lsls	r3, r3, #4
 8011488:	3332      	adds	r3, #50	@ 0x32
 801148a:	4a08      	ldr	r2, [pc, #32]	@ (80114ac <UART_SetConfig+0x4e4>)
 801148c:	fba2 2303 	umull	r2, r3, r2, r3
 8011490:	095b      	lsrs	r3, r3, #5
 8011492:	f003 020f 	and.w	r2, r3, #15
 8011496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	4422      	add	r2, r4
 801149e:	609a      	str	r2, [r3, #8]
}
 80114a0:	bf00      	nop
 80114a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80114a6:	46bd      	mov	sp, r7
 80114a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80114ac:	51eb851f 	.word	0x51eb851f

080114b0 <__assert_func>:
 80114b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80114b2:	4614      	mov	r4, r2
 80114b4:	461a      	mov	r2, r3
 80114b6:	4b09      	ldr	r3, [pc, #36]	@ (80114dc <__assert_func+0x2c>)
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	4605      	mov	r5, r0
 80114bc:	68d8      	ldr	r0, [r3, #12]
 80114be:	b954      	cbnz	r4, 80114d6 <__assert_func+0x26>
 80114c0:	4b07      	ldr	r3, [pc, #28]	@ (80114e0 <__assert_func+0x30>)
 80114c2:	461c      	mov	r4, r3
 80114c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80114c8:	9100      	str	r1, [sp, #0]
 80114ca:	462b      	mov	r3, r5
 80114cc:	4905      	ldr	r1, [pc, #20]	@ (80114e4 <__assert_func+0x34>)
 80114ce:	f000 f80d 	bl	80114ec <fiprintf>
 80114d2:	f001 fa9f 	bl	8012a14 <abort>
 80114d6:	4b04      	ldr	r3, [pc, #16]	@ (80114e8 <__assert_func+0x38>)
 80114d8:	e7f4      	b.n	80114c4 <__assert_func+0x14>
 80114da:	bf00      	nop
 80114dc:	200003a0 	.word	0x200003a0
 80114e0:	0801b95c 	.word	0x0801b95c
 80114e4:	0801b92e 	.word	0x0801b92e
 80114e8:	0801b921 	.word	0x0801b921

080114ec <fiprintf>:
 80114ec:	b40e      	push	{r1, r2, r3}
 80114ee:	b503      	push	{r0, r1, lr}
 80114f0:	4601      	mov	r1, r0
 80114f2:	ab03      	add	r3, sp, #12
 80114f4:	4805      	ldr	r0, [pc, #20]	@ (801150c <fiprintf+0x20>)
 80114f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80114fa:	6800      	ldr	r0, [r0, #0]
 80114fc:	9301      	str	r3, [sp, #4]
 80114fe:	f000 f839 	bl	8011574 <_vfiprintf_r>
 8011502:	b002      	add	sp, #8
 8011504:	f85d eb04 	ldr.w	lr, [sp], #4
 8011508:	b003      	add	sp, #12
 801150a:	4770      	bx	lr
 801150c:	200003a0 	.word	0x200003a0

08011510 <__sprint_r>:
 8011510:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011514:	6893      	ldr	r3, [r2, #8]
 8011516:	4680      	mov	r8, r0
 8011518:	460e      	mov	r6, r1
 801151a:	4614      	mov	r4, r2
 801151c:	b343      	cbz	r3, 8011570 <__sprint_r+0x60>
 801151e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8011520:	049d      	lsls	r5, r3, #18
 8011522:	d522      	bpl.n	801156a <__sprint_r+0x5a>
 8011524:	6815      	ldr	r5, [r2, #0]
 8011526:	68a0      	ldr	r0, [r4, #8]
 8011528:	3508      	adds	r5, #8
 801152a:	b928      	cbnz	r0, 8011538 <__sprint_r+0x28>
 801152c:	2300      	movs	r3, #0
 801152e:	60a3      	str	r3, [r4, #8]
 8011530:	2300      	movs	r3, #0
 8011532:	6063      	str	r3, [r4, #4]
 8011534:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011538:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 801153c:	f04f 0900 	mov.w	r9, #0
 8011540:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 8011544:	45ca      	cmp	sl, r9
 8011546:	dc05      	bgt.n	8011554 <__sprint_r+0x44>
 8011548:	68a3      	ldr	r3, [r4, #8]
 801154a:	f027 0703 	bic.w	r7, r7, #3
 801154e:	1bdb      	subs	r3, r3, r7
 8011550:	60a3      	str	r3, [r4, #8]
 8011552:	e7e8      	b.n	8011526 <__sprint_r+0x16>
 8011554:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8011558:	4632      	mov	r2, r6
 801155a:	4640      	mov	r0, r8
 801155c:	f001 f91f 	bl	801279e <_fputwc_r>
 8011560:	1c43      	adds	r3, r0, #1
 8011562:	d0e3      	beq.n	801152c <__sprint_r+0x1c>
 8011564:	f109 0901 	add.w	r9, r9, #1
 8011568:	e7ec      	b.n	8011544 <__sprint_r+0x34>
 801156a:	f000 fe1d 	bl	80121a8 <__sfvwrite_r>
 801156e:	e7dd      	b.n	801152c <__sprint_r+0x1c>
 8011570:	4618      	mov	r0, r3
 8011572:	e7dd      	b.n	8011530 <__sprint_r+0x20>

08011574 <_vfiprintf_r>:
 8011574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011578:	b0bb      	sub	sp, #236	@ 0xec
 801157a:	460f      	mov	r7, r1
 801157c:	4693      	mov	fp, r2
 801157e:	461c      	mov	r4, r3
 8011580:	461d      	mov	r5, r3
 8011582:	9000      	str	r0, [sp, #0]
 8011584:	b118      	cbz	r0, 801158e <_vfiprintf_r+0x1a>
 8011586:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8011588:	b90b      	cbnz	r3, 801158e <_vfiprintf_r+0x1a>
 801158a:	f000 fdf5 	bl	8012178 <__sinit>
 801158e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011590:	07db      	lsls	r3, r3, #31
 8011592:	d405      	bmi.n	80115a0 <_vfiprintf_r+0x2c>
 8011594:	89bb      	ldrh	r3, [r7, #12]
 8011596:	059e      	lsls	r6, r3, #22
 8011598:	d402      	bmi.n	80115a0 <_vfiprintf_r+0x2c>
 801159a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801159c:	f001 f9ea 	bl	8012974 <__retarget_lock_acquire_recursive>
 80115a0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80115a4:	0498      	lsls	r0, r3, #18
 80115a6:	d406      	bmi.n	80115b6 <_vfiprintf_r+0x42>
 80115a8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80115ac:	81bb      	strh	r3, [r7, #12]
 80115ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80115b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80115b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80115b6:	89bb      	ldrh	r3, [r7, #12]
 80115b8:	0719      	lsls	r1, r3, #28
 80115ba:	d501      	bpl.n	80115c0 <_vfiprintf_r+0x4c>
 80115bc:	693b      	ldr	r3, [r7, #16]
 80115be:	b9ab      	cbnz	r3, 80115ec <_vfiprintf_r+0x78>
 80115c0:	9800      	ldr	r0, [sp, #0]
 80115c2:	4639      	mov	r1, r7
 80115c4:	f001 f854 	bl	8012670 <__swsetup_r>
 80115c8:	b180      	cbz	r0, 80115ec <_vfiprintf_r+0x78>
 80115ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80115cc:	07da      	lsls	r2, r3, #31
 80115ce:	d506      	bpl.n	80115de <_vfiprintf_r+0x6a>
 80115d0:	f04f 33ff 	mov.w	r3, #4294967295
 80115d4:	9303      	str	r3, [sp, #12]
 80115d6:	9803      	ldr	r0, [sp, #12]
 80115d8:	b03b      	add	sp, #236	@ 0xec
 80115da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115de:	89bb      	ldrh	r3, [r7, #12]
 80115e0:	059b      	lsls	r3, r3, #22
 80115e2:	d4f5      	bmi.n	80115d0 <_vfiprintf_r+0x5c>
 80115e4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80115e6:	f001 f9c6 	bl	8012976 <__retarget_lock_release_recursive>
 80115ea:	e7f1      	b.n	80115d0 <_vfiprintf_r+0x5c>
 80115ec:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80115f0:	f003 021a 	and.w	r2, r3, #26
 80115f4:	2a0a      	cmp	r2, #10
 80115f6:	d114      	bne.n	8011622 <_vfiprintf_r+0xae>
 80115f8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80115fc:	2a00      	cmp	r2, #0
 80115fe:	db10      	blt.n	8011622 <_vfiprintf_r+0xae>
 8011600:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8011602:	07d6      	lsls	r6, r2, #31
 8011604:	d404      	bmi.n	8011610 <_vfiprintf_r+0x9c>
 8011606:	059d      	lsls	r5, r3, #22
 8011608:	d402      	bmi.n	8011610 <_vfiprintf_r+0x9c>
 801160a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801160c:	f001 f9b3 	bl	8012976 <__retarget_lock_release_recursive>
 8011610:	9800      	ldr	r0, [sp, #0]
 8011612:	4623      	mov	r3, r4
 8011614:	465a      	mov	r2, fp
 8011616:	4639      	mov	r1, r7
 8011618:	b03b      	add	sp, #236	@ 0xec
 801161a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801161e:	f000 bc31 	b.w	8011e84 <__sbprintf>
 8011622:	2300      	movs	r3, #0
 8011624:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 8011628:	e9cd 3305 	strd	r3, r3, [sp, #20]
 801162c:	ae11      	add	r6, sp, #68	@ 0x44
 801162e:	960e      	str	r6, [sp, #56]	@ 0x38
 8011630:	9307      	str	r3, [sp, #28]
 8011632:	9309      	str	r3, [sp, #36]	@ 0x24
 8011634:	9303      	str	r3, [sp, #12]
 8011636:	465b      	mov	r3, fp
 8011638:	461c      	mov	r4, r3
 801163a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801163e:	b10a      	cbz	r2, 8011644 <_vfiprintf_r+0xd0>
 8011640:	2a25      	cmp	r2, #37	@ 0x25
 8011642:	d1f9      	bne.n	8011638 <_vfiprintf_r+0xc4>
 8011644:	ebb4 080b 	subs.w	r8, r4, fp
 8011648:	d00d      	beq.n	8011666 <_vfiprintf_r+0xf2>
 801164a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801164c:	4443      	add	r3, r8
 801164e:	9310      	str	r3, [sp, #64]	@ 0x40
 8011650:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011652:	3301      	adds	r3, #1
 8011654:	2b07      	cmp	r3, #7
 8011656:	e9c6 b800 	strd	fp, r8, [r6]
 801165a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801165c:	dc75      	bgt.n	801174a <_vfiprintf_r+0x1d6>
 801165e:	3608      	adds	r6, #8
 8011660:	9b03      	ldr	r3, [sp, #12]
 8011662:	4443      	add	r3, r8
 8011664:	9303      	str	r3, [sp, #12]
 8011666:	7823      	ldrb	r3, [r4, #0]
 8011668:	2b00      	cmp	r3, #0
 801166a:	f000 83cd 	beq.w	8011e08 <_vfiprintf_r+0x894>
 801166e:	2300      	movs	r3, #0
 8011670:	f04f 32ff 	mov.w	r2, #4294967295
 8011674:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8011678:	3401      	adds	r4, #1
 801167a:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 801167e:	469a      	mov	sl, r3
 8011680:	46a3      	mov	fp, r4
 8011682:	f81b 3b01 	ldrb.w	r3, [fp], #1
 8011686:	f1a3 0220 	sub.w	r2, r3, #32
 801168a:	2a5a      	cmp	r2, #90	@ 0x5a
 801168c:	f200 8316 	bhi.w	8011cbc <_vfiprintf_r+0x748>
 8011690:	e8df f012 	tbh	[pc, r2, lsl #1]
 8011694:	0314009a 	.word	0x0314009a
 8011698:	00a20314 	.word	0x00a20314
 801169c:	03140314 	.word	0x03140314
 80116a0:	00820314 	.word	0x00820314
 80116a4:	03140314 	.word	0x03140314
 80116a8:	00af00a5 	.word	0x00af00a5
 80116ac:	00ac0314 	.word	0x00ac0314
 80116b0:	031400b1 	.word	0x031400b1
 80116b4:	00d000cd 	.word	0x00d000cd
 80116b8:	00d000d0 	.word	0x00d000d0
 80116bc:	00d000d0 	.word	0x00d000d0
 80116c0:	00d000d0 	.word	0x00d000d0
 80116c4:	00d000d0 	.word	0x00d000d0
 80116c8:	03140314 	.word	0x03140314
 80116cc:	03140314 	.word	0x03140314
 80116d0:	03140314 	.word	0x03140314
 80116d4:	03140314 	.word	0x03140314
 80116d8:	00f70314 	.word	0x00f70314
 80116dc:	03140104 	.word	0x03140104
 80116e0:	03140314 	.word	0x03140314
 80116e4:	03140314 	.word	0x03140314
 80116e8:	03140314 	.word	0x03140314
 80116ec:	03140314 	.word	0x03140314
 80116f0:	01520314 	.word	0x01520314
 80116f4:	03140314 	.word	0x03140314
 80116f8:	019a0314 	.word	0x019a0314
 80116fc:	027a0314 	.word	0x027a0314
 8011700:	03140314 	.word	0x03140314
 8011704:	0314029a 	.word	0x0314029a
 8011708:	03140314 	.word	0x03140314
 801170c:	03140314 	.word	0x03140314
 8011710:	03140314 	.word	0x03140314
 8011714:	03140314 	.word	0x03140314
 8011718:	00f70314 	.word	0x00f70314
 801171c:	03140106 	.word	0x03140106
 8011720:	03140314 	.word	0x03140314
 8011724:	010600e0 	.word	0x010600e0
 8011728:	031400f1 	.word	0x031400f1
 801172c:	031400eb 	.word	0x031400eb
 8011730:	01540132 	.word	0x01540132
 8011734:	00f10189 	.word	0x00f10189
 8011738:	019a0314 	.word	0x019a0314
 801173c:	027c0098 	.word	0x027c0098
 8011740:	03140314 	.word	0x03140314
 8011744:	03140065 	.word	0x03140065
 8011748:	0098      	.short	0x0098
 801174a:	9800      	ldr	r0, [sp, #0]
 801174c:	aa0e      	add	r2, sp, #56	@ 0x38
 801174e:	4639      	mov	r1, r7
 8011750:	f7ff fede 	bl	8011510 <__sprint_r>
 8011754:	2800      	cmp	r0, #0
 8011756:	f040 8336 	bne.w	8011dc6 <_vfiprintf_r+0x852>
 801175a:	ae11      	add	r6, sp, #68	@ 0x44
 801175c:	e780      	b.n	8011660 <_vfiprintf_r+0xec>
 801175e:	4a99      	ldr	r2, [pc, #612]	@ (80119c4 <_vfiprintf_r+0x450>)
 8011760:	9205      	str	r2, [sp, #20]
 8011762:	f01a 0220 	ands.w	r2, sl, #32
 8011766:	f000 8231 	beq.w	8011bcc <_vfiprintf_r+0x658>
 801176a:	3507      	adds	r5, #7
 801176c:	f025 0507 	bic.w	r5, r5, #7
 8011770:	46a8      	mov	r8, r5
 8011772:	686d      	ldr	r5, [r5, #4]
 8011774:	f858 4b08 	ldr.w	r4, [r8], #8
 8011778:	f01a 0f01 	tst.w	sl, #1
 801177c:	d009      	beq.n	8011792 <_vfiprintf_r+0x21e>
 801177e:	ea54 0205 	orrs.w	r2, r4, r5
 8011782:	bf1f      	itttt	ne
 8011784:	2230      	movne	r2, #48	@ 0x30
 8011786:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 801178a:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 801178e:	f04a 0a02 	orrne.w	sl, sl, #2
 8011792:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8011796:	e112      	b.n	80119be <_vfiprintf_r+0x44a>
 8011798:	9800      	ldr	r0, [sp, #0]
 801179a:	f001 f875 	bl	8012888 <_localeconv_r>
 801179e:	6843      	ldr	r3, [r0, #4]
 80117a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80117a2:	4618      	mov	r0, r3
 80117a4:	f7ee fd84 	bl	80002b0 <strlen>
 80117a8:	9007      	str	r0, [sp, #28]
 80117aa:	9800      	ldr	r0, [sp, #0]
 80117ac:	f001 f86c 	bl	8012888 <_localeconv_r>
 80117b0:	6883      	ldr	r3, [r0, #8]
 80117b2:	9306      	str	r3, [sp, #24]
 80117b4:	9b07      	ldr	r3, [sp, #28]
 80117b6:	b12b      	cbz	r3, 80117c4 <_vfiprintf_r+0x250>
 80117b8:	9b06      	ldr	r3, [sp, #24]
 80117ba:	b11b      	cbz	r3, 80117c4 <_vfiprintf_r+0x250>
 80117bc:	781b      	ldrb	r3, [r3, #0]
 80117be:	b10b      	cbz	r3, 80117c4 <_vfiprintf_r+0x250>
 80117c0:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 80117c4:	465c      	mov	r4, fp
 80117c6:	e75b      	b.n	8011680 <_vfiprintf_r+0x10c>
 80117c8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d1f9      	bne.n	80117c4 <_vfiprintf_r+0x250>
 80117d0:	2320      	movs	r3, #32
 80117d2:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80117d6:	e7f5      	b.n	80117c4 <_vfiprintf_r+0x250>
 80117d8:	f04a 0a01 	orr.w	sl, sl, #1
 80117dc:	e7f2      	b.n	80117c4 <_vfiprintf_r+0x250>
 80117de:	f855 3b04 	ldr.w	r3, [r5], #4
 80117e2:	9302      	str	r3, [sp, #8]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	daed      	bge.n	80117c4 <_vfiprintf_r+0x250>
 80117e8:	425b      	negs	r3, r3
 80117ea:	9302      	str	r3, [sp, #8]
 80117ec:	f04a 0a04 	orr.w	sl, sl, #4
 80117f0:	e7e8      	b.n	80117c4 <_vfiprintf_r+0x250>
 80117f2:	232b      	movs	r3, #43	@ 0x2b
 80117f4:	e7ed      	b.n	80117d2 <_vfiprintf_r+0x25e>
 80117f6:	465a      	mov	r2, fp
 80117f8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80117fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80117fe:	d112      	bne.n	8011826 <_vfiprintf_r+0x2b2>
 8011800:	f855 3b04 	ldr.w	r3, [r5], #4
 8011804:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011808:	9301      	str	r3, [sp, #4]
 801180a:	4693      	mov	fp, r2
 801180c:	e7da      	b.n	80117c4 <_vfiprintf_r+0x250>
 801180e:	9b01      	ldr	r3, [sp, #4]
 8011810:	fb00 1303 	mla	r3, r0, r3, r1
 8011814:	9301      	str	r3, [sp, #4]
 8011816:	f812 3b01 	ldrb.w	r3, [r2], #1
 801181a:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 801181e:	2909      	cmp	r1, #9
 8011820:	d9f5      	bls.n	801180e <_vfiprintf_r+0x29a>
 8011822:	4693      	mov	fp, r2
 8011824:	e72f      	b.n	8011686 <_vfiprintf_r+0x112>
 8011826:	2100      	movs	r1, #0
 8011828:	9101      	str	r1, [sp, #4]
 801182a:	200a      	movs	r0, #10
 801182c:	e7f5      	b.n	801181a <_vfiprintf_r+0x2a6>
 801182e:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 8011832:	e7c7      	b.n	80117c4 <_vfiprintf_r+0x250>
 8011834:	2100      	movs	r1, #0
 8011836:	465a      	mov	r2, fp
 8011838:	9102      	str	r1, [sp, #8]
 801183a:	200a      	movs	r0, #10
 801183c:	9902      	ldr	r1, [sp, #8]
 801183e:	3b30      	subs	r3, #48	@ 0x30
 8011840:	fb00 3301 	mla	r3, r0, r1, r3
 8011844:	9302      	str	r3, [sp, #8]
 8011846:	f812 3b01 	ldrb.w	r3, [r2], #1
 801184a:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 801184e:	2909      	cmp	r1, #9
 8011850:	d9f4      	bls.n	801183c <_vfiprintf_r+0x2c8>
 8011852:	e7e6      	b.n	8011822 <_vfiprintf_r+0x2ae>
 8011854:	f89b 3000 	ldrb.w	r3, [fp]
 8011858:	2b68      	cmp	r3, #104	@ 0x68
 801185a:	bf06      	itte	eq
 801185c:	f10b 0b01 	addeq.w	fp, fp, #1
 8011860:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 8011864:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 8011868:	e7ac      	b.n	80117c4 <_vfiprintf_r+0x250>
 801186a:	f89b 3000 	ldrb.w	r3, [fp]
 801186e:	2b6c      	cmp	r3, #108	@ 0x6c
 8011870:	d104      	bne.n	801187c <_vfiprintf_r+0x308>
 8011872:	f10b 0b01 	add.w	fp, fp, #1
 8011876:	f04a 0a20 	orr.w	sl, sl, #32
 801187a:	e7a3      	b.n	80117c4 <_vfiprintf_r+0x250>
 801187c:	f04a 0a10 	orr.w	sl, sl, #16
 8011880:	e7a0      	b.n	80117c4 <_vfiprintf_r+0x250>
 8011882:	46a8      	mov	r8, r5
 8011884:	2400      	movs	r4, #0
 8011886:	f858 3b04 	ldr.w	r3, [r8], #4
 801188a:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 801188e:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8011892:	2301      	movs	r3, #1
 8011894:	9301      	str	r3, [sp, #4]
 8011896:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 801189a:	e0ab      	b.n	80119f4 <_vfiprintf_r+0x480>
 801189c:	f04a 0a10 	orr.w	sl, sl, #16
 80118a0:	f01a 0f20 	tst.w	sl, #32
 80118a4:	d011      	beq.n	80118ca <_vfiprintf_r+0x356>
 80118a6:	3507      	adds	r5, #7
 80118a8:	f025 0507 	bic.w	r5, r5, #7
 80118ac:	46a8      	mov	r8, r5
 80118ae:	686d      	ldr	r5, [r5, #4]
 80118b0:	f858 4b08 	ldr.w	r4, [r8], #8
 80118b4:	2d00      	cmp	r5, #0
 80118b6:	da06      	bge.n	80118c6 <_vfiprintf_r+0x352>
 80118b8:	4264      	negs	r4, r4
 80118ba:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 80118be:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80118c2:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80118c6:	2301      	movs	r3, #1
 80118c8:	e048      	b.n	801195c <_vfiprintf_r+0x3e8>
 80118ca:	46a8      	mov	r8, r5
 80118cc:	f01a 0f10 	tst.w	sl, #16
 80118d0:	f858 5b04 	ldr.w	r5, [r8], #4
 80118d4:	d002      	beq.n	80118dc <_vfiprintf_r+0x368>
 80118d6:	462c      	mov	r4, r5
 80118d8:	17ed      	asrs	r5, r5, #31
 80118da:	e7eb      	b.n	80118b4 <_vfiprintf_r+0x340>
 80118dc:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80118e0:	d003      	beq.n	80118ea <_vfiprintf_r+0x376>
 80118e2:	b22c      	sxth	r4, r5
 80118e4:	f345 35c0 	sbfx	r5, r5, #15, #1
 80118e8:	e7e4      	b.n	80118b4 <_vfiprintf_r+0x340>
 80118ea:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 80118ee:	d0f2      	beq.n	80118d6 <_vfiprintf_r+0x362>
 80118f0:	b26c      	sxtb	r4, r5
 80118f2:	f345 15c0 	sbfx	r5, r5, #7, #1
 80118f6:	e7dd      	b.n	80118b4 <_vfiprintf_r+0x340>
 80118f8:	f01a 0f20 	tst.w	sl, #32
 80118fc:	d007      	beq.n	801190e <_vfiprintf_r+0x39a>
 80118fe:	9a03      	ldr	r2, [sp, #12]
 8011900:	682b      	ldr	r3, [r5, #0]
 8011902:	9903      	ldr	r1, [sp, #12]
 8011904:	17d2      	asrs	r2, r2, #31
 8011906:	e9c3 1200 	strd	r1, r2, [r3]
 801190a:	3504      	adds	r5, #4
 801190c:	e693      	b.n	8011636 <_vfiprintf_r+0xc2>
 801190e:	f01a 0f10 	tst.w	sl, #16
 8011912:	d003      	beq.n	801191c <_vfiprintf_r+0x3a8>
 8011914:	682b      	ldr	r3, [r5, #0]
 8011916:	9a03      	ldr	r2, [sp, #12]
 8011918:	601a      	str	r2, [r3, #0]
 801191a:	e7f6      	b.n	801190a <_vfiprintf_r+0x396>
 801191c:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8011920:	d003      	beq.n	801192a <_vfiprintf_r+0x3b6>
 8011922:	682b      	ldr	r3, [r5, #0]
 8011924:	9a03      	ldr	r2, [sp, #12]
 8011926:	801a      	strh	r2, [r3, #0]
 8011928:	e7ef      	b.n	801190a <_vfiprintf_r+0x396>
 801192a:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 801192e:	d0f1      	beq.n	8011914 <_vfiprintf_r+0x3a0>
 8011930:	682b      	ldr	r3, [r5, #0]
 8011932:	9a03      	ldr	r2, [sp, #12]
 8011934:	701a      	strb	r2, [r3, #0]
 8011936:	e7e8      	b.n	801190a <_vfiprintf_r+0x396>
 8011938:	f04a 0a10 	orr.w	sl, sl, #16
 801193c:	f01a 0320 	ands.w	r3, sl, #32
 8011940:	d01f      	beq.n	8011982 <_vfiprintf_r+0x40e>
 8011942:	3507      	adds	r5, #7
 8011944:	f025 0507 	bic.w	r5, r5, #7
 8011948:	46a8      	mov	r8, r5
 801194a:	686d      	ldr	r5, [r5, #4]
 801194c:	f858 4b08 	ldr.w	r4, [r8], #8
 8011950:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8011954:	2300      	movs	r3, #0
 8011956:	2200      	movs	r2, #0
 8011958:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 801195c:	9a01      	ldr	r2, [sp, #4]
 801195e:	3201      	adds	r2, #1
 8011960:	f000 825f 	beq.w	8011e22 <_vfiprintf_r+0x8ae>
 8011964:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 8011968:	9204      	str	r2, [sp, #16]
 801196a:	ea54 0205 	orrs.w	r2, r4, r5
 801196e:	f040 825e 	bne.w	8011e2e <_vfiprintf_r+0x8ba>
 8011972:	9a01      	ldr	r2, [sp, #4]
 8011974:	2a00      	cmp	r2, #0
 8011976:	f000 8198 	beq.w	8011caa <_vfiprintf_r+0x736>
 801197a:	2b01      	cmp	r3, #1
 801197c:	f040 825a 	bne.w	8011e34 <_vfiprintf_r+0x8c0>
 8011980:	e13b      	b.n	8011bfa <_vfiprintf_r+0x686>
 8011982:	46a8      	mov	r8, r5
 8011984:	f01a 0510 	ands.w	r5, sl, #16
 8011988:	f858 4b04 	ldr.w	r4, [r8], #4
 801198c:	d001      	beq.n	8011992 <_vfiprintf_r+0x41e>
 801198e:	461d      	mov	r5, r3
 8011990:	e7de      	b.n	8011950 <_vfiprintf_r+0x3dc>
 8011992:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8011996:	d001      	beq.n	801199c <_vfiprintf_r+0x428>
 8011998:	b2a4      	uxth	r4, r4
 801199a:	e7d9      	b.n	8011950 <_vfiprintf_r+0x3dc>
 801199c:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 80119a0:	d0d6      	beq.n	8011950 <_vfiprintf_r+0x3dc>
 80119a2:	b2e4      	uxtb	r4, r4
 80119a4:	e7f3      	b.n	801198e <_vfiprintf_r+0x41a>
 80119a6:	46a8      	mov	r8, r5
 80119a8:	f647 0330 	movw	r3, #30768	@ 0x7830
 80119ac:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 80119b0:	f858 4b04 	ldr.w	r4, [r8], #4
 80119b4:	4b03      	ldr	r3, [pc, #12]	@ (80119c4 <_vfiprintf_r+0x450>)
 80119b6:	9305      	str	r3, [sp, #20]
 80119b8:	2500      	movs	r5, #0
 80119ba:	f04a 0a02 	orr.w	sl, sl, #2
 80119be:	2302      	movs	r3, #2
 80119c0:	e7c9      	b.n	8011956 <_vfiprintf_r+0x3e2>
 80119c2:	bf00      	nop
 80119c4:	0801b96e 	.word	0x0801b96e
 80119c8:	9b01      	ldr	r3, [sp, #4]
 80119ca:	46a8      	mov	r8, r5
 80119cc:	1c5c      	adds	r4, r3, #1
 80119ce:	f04f 0500 	mov.w	r5, #0
 80119d2:	f858 9b04 	ldr.w	r9, [r8], #4
 80119d6:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 80119da:	f000 80d0 	beq.w	8011b7e <_vfiprintf_r+0x60a>
 80119de:	461a      	mov	r2, r3
 80119e0:	4629      	mov	r1, r5
 80119e2:	4648      	mov	r0, r9
 80119e4:	f7ee fc14 	bl	8000210 <memchr>
 80119e8:	4604      	mov	r4, r0
 80119ea:	b118      	cbz	r0, 80119f4 <_vfiprintf_r+0x480>
 80119ec:	eba0 0309 	sub.w	r3, r0, r9
 80119f0:	9301      	str	r3, [sp, #4]
 80119f2:	462c      	mov	r4, r5
 80119f4:	9b01      	ldr	r3, [sp, #4]
 80119f6:	42a3      	cmp	r3, r4
 80119f8:	bfb8      	it	lt
 80119fa:	4623      	movlt	r3, r4
 80119fc:	9304      	str	r3, [sp, #16]
 80119fe:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8011a02:	b113      	cbz	r3, 8011a0a <_vfiprintf_r+0x496>
 8011a04:	9b04      	ldr	r3, [sp, #16]
 8011a06:	3301      	adds	r3, #1
 8011a08:	9304      	str	r3, [sp, #16]
 8011a0a:	f01a 0302 	ands.w	r3, sl, #2
 8011a0e:	9308      	str	r3, [sp, #32]
 8011a10:	bf1e      	ittt	ne
 8011a12:	9b04      	ldrne	r3, [sp, #16]
 8011a14:	3302      	addne	r3, #2
 8011a16:	9304      	strne	r3, [sp, #16]
 8011a18:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 8011a1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8011a1e:	d11f      	bne.n	8011a60 <_vfiprintf_r+0x4ec>
 8011a20:	9b02      	ldr	r3, [sp, #8]
 8011a22:	9a04      	ldr	r2, [sp, #16]
 8011a24:	1a9d      	subs	r5, r3, r2
 8011a26:	2d00      	cmp	r5, #0
 8011a28:	dd1a      	ble.n	8011a60 <_vfiprintf_r+0x4ec>
 8011a2a:	4ba9      	ldr	r3, [pc, #676]	@ (8011cd0 <_vfiprintf_r+0x75c>)
 8011a2c:	6033      	str	r3, [r6, #0]
 8011a2e:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8011a32:	2d10      	cmp	r5, #16
 8011a34:	f102 0201 	add.w	r2, r2, #1
 8011a38:	f106 0008 	add.w	r0, r6, #8
 8011a3c:	f300 814e 	bgt.w	8011cdc <_vfiprintf_r+0x768>
 8011a40:	6075      	str	r5, [r6, #4]
 8011a42:	2a07      	cmp	r2, #7
 8011a44:	4465      	add	r5, ip
 8011a46:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8011a4a:	f340 815a 	ble.w	8011d02 <_vfiprintf_r+0x78e>
 8011a4e:	9800      	ldr	r0, [sp, #0]
 8011a50:	aa0e      	add	r2, sp, #56	@ 0x38
 8011a52:	4639      	mov	r1, r7
 8011a54:	f7ff fd5c 	bl	8011510 <__sprint_r>
 8011a58:	2800      	cmp	r0, #0
 8011a5a:	f040 81b4 	bne.w	8011dc6 <_vfiprintf_r+0x852>
 8011a5e:	ae11      	add	r6, sp, #68	@ 0x44
 8011a60:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 8011a64:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8011a68:	b161      	cbz	r1, 8011a84 <_vfiprintf_r+0x510>
 8011a6a:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 8011a6e:	3301      	adds	r3, #1
 8011a70:	6031      	str	r1, [r6, #0]
 8011a72:	2101      	movs	r1, #1
 8011a74:	440a      	add	r2, r1
 8011a76:	2b07      	cmp	r3, #7
 8011a78:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8011a7c:	6071      	str	r1, [r6, #4]
 8011a7e:	f300 8142 	bgt.w	8011d06 <_vfiprintf_r+0x792>
 8011a82:	3608      	adds	r6, #8
 8011a84:	9908      	ldr	r1, [sp, #32]
 8011a86:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8011a8a:	b159      	cbz	r1, 8011aa4 <_vfiprintf_r+0x530>
 8011a8c:	a90d      	add	r1, sp, #52	@ 0x34
 8011a8e:	3301      	adds	r3, #1
 8011a90:	6031      	str	r1, [r6, #0]
 8011a92:	2102      	movs	r1, #2
 8011a94:	440a      	add	r2, r1
 8011a96:	2b07      	cmp	r3, #7
 8011a98:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8011a9c:	6071      	str	r1, [r6, #4]
 8011a9e:	f300 813b 	bgt.w	8011d18 <_vfiprintf_r+0x7a4>
 8011aa2:	3608      	adds	r6, #8
 8011aa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011aa6:	2b80      	cmp	r3, #128	@ 0x80
 8011aa8:	d11f      	bne.n	8011aea <_vfiprintf_r+0x576>
 8011aaa:	9b02      	ldr	r3, [sp, #8]
 8011aac:	9a04      	ldr	r2, [sp, #16]
 8011aae:	1a9d      	subs	r5, r3, r2
 8011ab0:	2d00      	cmp	r5, #0
 8011ab2:	dd1a      	ble.n	8011aea <_vfiprintf_r+0x576>
 8011ab4:	4b87      	ldr	r3, [pc, #540]	@ (8011cd4 <_vfiprintf_r+0x760>)
 8011ab6:	6033      	str	r3, [r6, #0]
 8011ab8:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8011abc:	2d10      	cmp	r5, #16
 8011abe:	f102 0201 	add.w	r2, r2, #1
 8011ac2:	f106 0008 	add.w	r0, r6, #8
 8011ac6:	f300 8130 	bgt.w	8011d2a <_vfiprintf_r+0x7b6>
 8011aca:	6075      	str	r5, [r6, #4]
 8011acc:	2a07      	cmp	r2, #7
 8011ace:	4465      	add	r5, ip
 8011ad0:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8011ad4:	f340 813c 	ble.w	8011d50 <_vfiprintf_r+0x7dc>
 8011ad8:	9800      	ldr	r0, [sp, #0]
 8011ada:	aa0e      	add	r2, sp, #56	@ 0x38
 8011adc:	4639      	mov	r1, r7
 8011ade:	f7ff fd17 	bl	8011510 <__sprint_r>
 8011ae2:	2800      	cmp	r0, #0
 8011ae4:	f040 816f 	bne.w	8011dc6 <_vfiprintf_r+0x852>
 8011ae8:	ae11      	add	r6, sp, #68	@ 0x44
 8011aea:	9b01      	ldr	r3, [sp, #4]
 8011aec:	1ae4      	subs	r4, r4, r3
 8011aee:	2c00      	cmp	r4, #0
 8011af0:	dd1a      	ble.n	8011b28 <_vfiprintf_r+0x5b4>
 8011af2:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8011af6:	4877      	ldr	r0, [pc, #476]	@ (8011cd4 <_vfiprintf_r+0x760>)
 8011af8:	6030      	str	r0, [r6, #0]
 8011afa:	2c10      	cmp	r4, #16
 8011afc:	f103 0301 	add.w	r3, r3, #1
 8011b00:	f106 0108 	add.w	r1, r6, #8
 8011b04:	f300 8126 	bgt.w	8011d54 <_vfiprintf_r+0x7e0>
 8011b08:	6074      	str	r4, [r6, #4]
 8011b0a:	2b07      	cmp	r3, #7
 8011b0c:	4414      	add	r4, r2
 8011b0e:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 8011b12:	f340 8130 	ble.w	8011d76 <_vfiprintf_r+0x802>
 8011b16:	9800      	ldr	r0, [sp, #0]
 8011b18:	aa0e      	add	r2, sp, #56	@ 0x38
 8011b1a:	4639      	mov	r1, r7
 8011b1c:	f7ff fcf8 	bl	8011510 <__sprint_r>
 8011b20:	2800      	cmp	r0, #0
 8011b22:	f040 8150 	bne.w	8011dc6 <_vfiprintf_r+0x852>
 8011b26:	ae11      	add	r6, sp, #68	@ 0x44
 8011b28:	9b01      	ldr	r3, [sp, #4]
 8011b2a:	9a01      	ldr	r2, [sp, #4]
 8011b2c:	6073      	str	r3, [r6, #4]
 8011b2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011b30:	f8c6 9000 	str.w	r9, [r6]
 8011b34:	4413      	add	r3, r2
 8011b36:	9310      	str	r3, [sp, #64]	@ 0x40
 8011b38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011b3a:	3301      	adds	r3, #1
 8011b3c:	2b07      	cmp	r3, #7
 8011b3e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011b40:	f300 811b 	bgt.w	8011d7a <_vfiprintf_r+0x806>
 8011b44:	f106 0308 	add.w	r3, r6, #8
 8011b48:	f01a 0f04 	tst.w	sl, #4
 8011b4c:	f040 811d 	bne.w	8011d8a <_vfiprintf_r+0x816>
 8011b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011b54:	9904      	ldr	r1, [sp, #16]
 8011b56:	428a      	cmp	r2, r1
 8011b58:	bfac      	ite	ge
 8011b5a:	189b      	addge	r3, r3, r2
 8011b5c:	185b      	addlt	r3, r3, r1
 8011b5e:	9303      	str	r3, [sp, #12]
 8011b60:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011b62:	b13b      	cbz	r3, 8011b74 <_vfiprintf_r+0x600>
 8011b64:	9800      	ldr	r0, [sp, #0]
 8011b66:	aa0e      	add	r2, sp, #56	@ 0x38
 8011b68:	4639      	mov	r1, r7
 8011b6a:	f7ff fcd1 	bl	8011510 <__sprint_r>
 8011b6e:	2800      	cmp	r0, #0
 8011b70:	f040 8129 	bne.w	8011dc6 <_vfiprintf_r+0x852>
 8011b74:	2300      	movs	r3, #0
 8011b76:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011b78:	4645      	mov	r5, r8
 8011b7a:	ae11      	add	r6, sp, #68	@ 0x44
 8011b7c:	e55b      	b.n	8011636 <_vfiprintf_r+0xc2>
 8011b7e:	4648      	mov	r0, r9
 8011b80:	f7ee fb96 	bl	80002b0 <strlen>
 8011b84:	9001      	str	r0, [sp, #4]
 8011b86:	e734      	b.n	80119f2 <_vfiprintf_r+0x47e>
 8011b88:	f04a 0a10 	orr.w	sl, sl, #16
 8011b8c:	f01a 0320 	ands.w	r3, sl, #32
 8011b90:	d008      	beq.n	8011ba4 <_vfiprintf_r+0x630>
 8011b92:	3507      	adds	r5, #7
 8011b94:	f025 0507 	bic.w	r5, r5, #7
 8011b98:	46a8      	mov	r8, r5
 8011b9a:	686d      	ldr	r5, [r5, #4]
 8011b9c:	f858 4b08 	ldr.w	r4, [r8], #8
 8011ba0:	2301      	movs	r3, #1
 8011ba2:	e6d8      	b.n	8011956 <_vfiprintf_r+0x3e2>
 8011ba4:	46a8      	mov	r8, r5
 8011ba6:	f01a 0510 	ands.w	r5, sl, #16
 8011baa:	f858 4b04 	ldr.w	r4, [r8], #4
 8011bae:	d001      	beq.n	8011bb4 <_vfiprintf_r+0x640>
 8011bb0:	461d      	mov	r5, r3
 8011bb2:	e7f5      	b.n	8011ba0 <_vfiprintf_r+0x62c>
 8011bb4:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8011bb8:	d001      	beq.n	8011bbe <_vfiprintf_r+0x64a>
 8011bba:	b2a4      	uxth	r4, r4
 8011bbc:	e7f0      	b.n	8011ba0 <_vfiprintf_r+0x62c>
 8011bbe:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8011bc2:	d0ed      	beq.n	8011ba0 <_vfiprintf_r+0x62c>
 8011bc4:	b2e4      	uxtb	r4, r4
 8011bc6:	e7f3      	b.n	8011bb0 <_vfiprintf_r+0x63c>
 8011bc8:	4a43      	ldr	r2, [pc, #268]	@ (8011cd8 <_vfiprintf_r+0x764>)
 8011bca:	e5c9      	b.n	8011760 <_vfiprintf_r+0x1ec>
 8011bcc:	46a8      	mov	r8, r5
 8011bce:	f01a 0510 	ands.w	r5, sl, #16
 8011bd2:	f858 4b04 	ldr.w	r4, [r8], #4
 8011bd6:	d001      	beq.n	8011bdc <_vfiprintf_r+0x668>
 8011bd8:	4615      	mov	r5, r2
 8011bda:	e5cd      	b.n	8011778 <_vfiprintf_r+0x204>
 8011bdc:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 8011be0:	d001      	beq.n	8011be6 <_vfiprintf_r+0x672>
 8011be2:	b2a4      	uxth	r4, r4
 8011be4:	e5c8      	b.n	8011778 <_vfiprintf_r+0x204>
 8011be6:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8011bea:	f43f adc5 	beq.w	8011778 <_vfiprintf_r+0x204>
 8011bee:	b2e4      	uxtb	r4, r4
 8011bf0:	e7f2      	b.n	8011bd8 <_vfiprintf_r+0x664>
 8011bf2:	2c0a      	cmp	r4, #10
 8011bf4:	f175 0300 	sbcs.w	r3, r5, #0
 8011bf8:	d206      	bcs.n	8011c08 <_vfiprintf_r+0x694>
 8011bfa:	3430      	adds	r4, #48	@ 0x30
 8011bfc:	b2e4      	uxtb	r4, r4
 8011bfe:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 8011c02:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 8011c06:	e131      	b.n	8011e6c <_vfiprintf_r+0x8f8>
 8011c08:	ab3a      	add	r3, sp, #232	@ 0xe8
 8011c0a:	9308      	str	r3, [sp, #32]
 8011c0c:	9b04      	ldr	r3, [sp, #16]
 8011c0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8011c12:	f04f 0a00 	mov.w	sl, #0
 8011c16:	930a      	str	r3, [sp, #40]	@ 0x28
 8011c18:	220a      	movs	r2, #10
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	4620      	mov	r0, r4
 8011c1e:	4629      	mov	r1, r5
 8011c20:	f7ee ffe2 	bl	8000be8 <__aeabi_uldivmod>
 8011c24:	460b      	mov	r3, r1
 8011c26:	9908      	ldr	r1, [sp, #32]
 8011c28:	900b      	str	r0, [sp, #44]	@ 0x2c
 8011c2a:	3230      	adds	r2, #48	@ 0x30
 8011c2c:	f801 2c01 	strb.w	r2, [r1, #-1]
 8011c30:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011c32:	f101 39ff 	add.w	r9, r1, #4294967295
 8011c36:	f10a 0a01 	add.w	sl, sl, #1
 8011c3a:	b1e2      	cbz	r2, 8011c76 <_vfiprintf_r+0x702>
 8011c3c:	9a06      	ldr	r2, [sp, #24]
 8011c3e:	7812      	ldrb	r2, [r2, #0]
 8011c40:	4552      	cmp	r2, sl
 8011c42:	d118      	bne.n	8011c76 <_vfiprintf_r+0x702>
 8011c44:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 8011c48:	d015      	beq.n	8011c76 <_vfiprintf_r+0x702>
 8011c4a:	2c0a      	cmp	r4, #10
 8011c4c:	f175 0200 	sbcs.w	r2, r5, #0
 8011c50:	d311      	bcc.n	8011c76 <_vfiprintf_r+0x702>
 8011c52:	9308      	str	r3, [sp, #32]
 8011c54:	9b07      	ldr	r3, [sp, #28]
 8011c56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011c58:	eba9 0903 	sub.w	r9, r9, r3
 8011c5c:	461a      	mov	r2, r3
 8011c5e:	4648      	mov	r0, r9
 8011c60:	f000 fdf8 	bl	8012854 <strncpy>
 8011c64:	9b06      	ldr	r3, [sp, #24]
 8011c66:	785a      	ldrb	r2, [r3, #1]
 8011c68:	9b08      	ldr	r3, [sp, #32]
 8011c6a:	b172      	cbz	r2, 8011c8a <_vfiprintf_r+0x716>
 8011c6c:	9a06      	ldr	r2, [sp, #24]
 8011c6e:	3201      	adds	r2, #1
 8011c70:	9206      	str	r2, [sp, #24]
 8011c72:	f04f 0a00 	mov.w	sl, #0
 8011c76:	2c0a      	cmp	r4, #10
 8011c78:	f175 0500 	sbcs.w	r5, r5, #0
 8011c7c:	f0c0 80f6 	bcc.w	8011e6c <_vfiprintf_r+0x8f8>
 8011c80:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8011c82:	f8cd 9020 	str.w	r9, [sp, #32]
 8011c86:	461d      	mov	r5, r3
 8011c88:	e7c6      	b.n	8011c18 <_vfiprintf_r+0x6a4>
 8011c8a:	4692      	mov	sl, r2
 8011c8c:	e7f3      	b.n	8011c76 <_vfiprintf_r+0x702>
 8011c8e:	f004 030f 	and.w	r3, r4, #15
 8011c92:	9a05      	ldr	r2, [sp, #20]
 8011c94:	0924      	lsrs	r4, r4, #4
 8011c96:	5cd3      	ldrb	r3, [r2, r3]
 8011c98:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8011c9c:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8011ca0:	092d      	lsrs	r5, r5, #4
 8011ca2:	ea54 0305 	orrs.w	r3, r4, r5
 8011ca6:	d1f2      	bne.n	8011c8e <_vfiprintf_r+0x71a>
 8011ca8:	e0e0      	b.n	8011e6c <_vfiprintf_r+0x8f8>
 8011caa:	b923      	cbnz	r3, 8011cb6 <_vfiprintf_r+0x742>
 8011cac:	f01a 0f01 	tst.w	sl, #1
 8011cb0:	d001      	beq.n	8011cb6 <_vfiprintf_r+0x742>
 8011cb2:	2430      	movs	r4, #48	@ 0x30
 8011cb4:	e7a3      	b.n	8011bfe <_vfiprintf_r+0x68a>
 8011cb6:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8011cba:	e0d7      	b.n	8011e6c <_vfiprintf_r+0x8f8>
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	f000 80a3 	beq.w	8011e08 <_vfiprintf_r+0x894>
 8011cc2:	2400      	movs	r4, #0
 8011cc4:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8011cc8:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8011ccc:	46a8      	mov	r8, r5
 8011cce:	e5e0      	b.n	8011892 <_vfiprintf_r+0x31e>
 8011cd0:	0801b98f 	.word	0x0801b98f
 8011cd4:	0801b97f 	.word	0x0801b97f
 8011cd8:	0801b95d 	.word	0x0801b95d
 8011cdc:	2110      	movs	r1, #16
 8011cde:	6071      	str	r1, [r6, #4]
 8011ce0:	2a07      	cmp	r2, #7
 8011ce2:	4461      	add	r1, ip
 8011ce4:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8011ce8:	dd08      	ble.n	8011cfc <_vfiprintf_r+0x788>
 8011cea:	9800      	ldr	r0, [sp, #0]
 8011cec:	aa0e      	add	r2, sp, #56	@ 0x38
 8011cee:	4639      	mov	r1, r7
 8011cf0:	f7ff fc0e 	bl	8011510 <__sprint_r>
 8011cf4:	2800      	cmp	r0, #0
 8011cf6:	d166      	bne.n	8011dc6 <_vfiprintf_r+0x852>
 8011cf8:	4b60      	ldr	r3, [pc, #384]	@ (8011e7c <_vfiprintf_r+0x908>)
 8011cfa:	a811      	add	r0, sp, #68	@ 0x44
 8011cfc:	3d10      	subs	r5, #16
 8011cfe:	4606      	mov	r6, r0
 8011d00:	e694      	b.n	8011a2c <_vfiprintf_r+0x4b8>
 8011d02:	4606      	mov	r6, r0
 8011d04:	e6ac      	b.n	8011a60 <_vfiprintf_r+0x4ec>
 8011d06:	9800      	ldr	r0, [sp, #0]
 8011d08:	aa0e      	add	r2, sp, #56	@ 0x38
 8011d0a:	4639      	mov	r1, r7
 8011d0c:	f7ff fc00 	bl	8011510 <__sprint_r>
 8011d10:	2800      	cmp	r0, #0
 8011d12:	d158      	bne.n	8011dc6 <_vfiprintf_r+0x852>
 8011d14:	ae11      	add	r6, sp, #68	@ 0x44
 8011d16:	e6b5      	b.n	8011a84 <_vfiprintf_r+0x510>
 8011d18:	9800      	ldr	r0, [sp, #0]
 8011d1a:	aa0e      	add	r2, sp, #56	@ 0x38
 8011d1c:	4639      	mov	r1, r7
 8011d1e:	f7ff fbf7 	bl	8011510 <__sprint_r>
 8011d22:	2800      	cmp	r0, #0
 8011d24:	d14f      	bne.n	8011dc6 <_vfiprintf_r+0x852>
 8011d26:	ae11      	add	r6, sp, #68	@ 0x44
 8011d28:	e6bc      	b.n	8011aa4 <_vfiprintf_r+0x530>
 8011d2a:	2110      	movs	r1, #16
 8011d2c:	6071      	str	r1, [r6, #4]
 8011d2e:	2a07      	cmp	r2, #7
 8011d30:	4461      	add	r1, ip
 8011d32:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8011d36:	dd08      	ble.n	8011d4a <_vfiprintf_r+0x7d6>
 8011d38:	9800      	ldr	r0, [sp, #0]
 8011d3a:	aa0e      	add	r2, sp, #56	@ 0x38
 8011d3c:	4639      	mov	r1, r7
 8011d3e:	f7ff fbe7 	bl	8011510 <__sprint_r>
 8011d42:	2800      	cmp	r0, #0
 8011d44:	d13f      	bne.n	8011dc6 <_vfiprintf_r+0x852>
 8011d46:	4b4e      	ldr	r3, [pc, #312]	@ (8011e80 <_vfiprintf_r+0x90c>)
 8011d48:	a811      	add	r0, sp, #68	@ 0x44
 8011d4a:	3d10      	subs	r5, #16
 8011d4c:	4606      	mov	r6, r0
 8011d4e:	e6b2      	b.n	8011ab6 <_vfiprintf_r+0x542>
 8011d50:	4606      	mov	r6, r0
 8011d52:	e6ca      	b.n	8011aea <_vfiprintf_r+0x576>
 8011d54:	2010      	movs	r0, #16
 8011d56:	4402      	add	r2, r0
 8011d58:	2b07      	cmp	r3, #7
 8011d5a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8011d5e:	6070      	str	r0, [r6, #4]
 8011d60:	dd06      	ble.n	8011d70 <_vfiprintf_r+0x7fc>
 8011d62:	9800      	ldr	r0, [sp, #0]
 8011d64:	aa0e      	add	r2, sp, #56	@ 0x38
 8011d66:	4639      	mov	r1, r7
 8011d68:	f7ff fbd2 	bl	8011510 <__sprint_r>
 8011d6c:	bb58      	cbnz	r0, 8011dc6 <_vfiprintf_r+0x852>
 8011d6e:	a911      	add	r1, sp, #68	@ 0x44
 8011d70:	3c10      	subs	r4, #16
 8011d72:	460e      	mov	r6, r1
 8011d74:	e6bd      	b.n	8011af2 <_vfiprintf_r+0x57e>
 8011d76:	460e      	mov	r6, r1
 8011d78:	e6d6      	b.n	8011b28 <_vfiprintf_r+0x5b4>
 8011d7a:	9800      	ldr	r0, [sp, #0]
 8011d7c:	aa0e      	add	r2, sp, #56	@ 0x38
 8011d7e:	4639      	mov	r1, r7
 8011d80:	f7ff fbc6 	bl	8011510 <__sprint_r>
 8011d84:	b9f8      	cbnz	r0, 8011dc6 <_vfiprintf_r+0x852>
 8011d86:	ab11      	add	r3, sp, #68	@ 0x44
 8011d88:	e6de      	b.n	8011b48 <_vfiprintf_r+0x5d4>
 8011d8a:	9a02      	ldr	r2, [sp, #8]
 8011d8c:	9904      	ldr	r1, [sp, #16]
 8011d8e:	1a54      	subs	r4, r2, r1
 8011d90:	2c00      	cmp	r4, #0
 8011d92:	f77f aedd 	ble.w	8011b50 <_vfiprintf_r+0x5dc>
 8011d96:	4d39      	ldr	r5, [pc, #228]	@ (8011e7c <_vfiprintf_r+0x908>)
 8011d98:	2610      	movs	r6, #16
 8011d9a:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8011d9e:	2c10      	cmp	r4, #16
 8011da0:	f102 0201 	add.w	r2, r2, #1
 8011da4:	601d      	str	r5, [r3, #0]
 8011da6:	dc1d      	bgt.n	8011de4 <_vfiprintf_r+0x870>
 8011da8:	605c      	str	r4, [r3, #4]
 8011daa:	2a07      	cmp	r2, #7
 8011dac:	440c      	add	r4, r1
 8011dae:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 8011db2:	f77f aecd 	ble.w	8011b50 <_vfiprintf_r+0x5dc>
 8011db6:	9800      	ldr	r0, [sp, #0]
 8011db8:	aa0e      	add	r2, sp, #56	@ 0x38
 8011dba:	4639      	mov	r1, r7
 8011dbc:	f7ff fba8 	bl	8011510 <__sprint_r>
 8011dc0:	2800      	cmp	r0, #0
 8011dc2:	f43f aec5 	beq.w	8011b50 <_vfiprintf_r+0x5dc>
 8011dc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011dc8:	07d9      	lsls	r1, r3, #31
 8011dca:	d405      	bmi.n	8011dd8 <_vfiprintf_r+0x864>
 8011dcc:	89bb      	ldrh	r3, [r7, #12]
 8011dce:	059a      	lsls	r2, r3, #22
 8011dd0:	d402      	bmi.n	8011dd8 <_vfiprintf_r+0x864>
 8011dd2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8011dd4:	f000 fdcf 	bl	8012976 <__retarget_lock_release_recursive>
 8011dd8:	89bb      	ldrh	r3, [r7, #12]
 8011dda:	065b      	lsls	r3, r3, #25
 8011ddc:	f57f abfb 	bpl.w	80115d6 <_vfiprintf_r+0x62>
 8011de0:	f7ff bbf6 	b.w	80115d0 <_vfiprintf_r+0x5c>
 8011de4:	3110      	adds	r1, #16
 8011de6:	2a07      	cmp	r2, #7
 8011de8:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8011dec:	605e      	str	r6, [r3, #4]
 8011dee:	dc02      	bgt.n	8011df6 <_vfiprintf_r+0x882>
 8011df0:	3308      	adds	r3, #8
 8011df2:	3c10      	subs	r4, #16
 8011df4:	e7d1      	b.n	8011d9a <_vfiprintf_r+0x826>
 8011df6:	9800      	ldr	r0, [sp, #0]
 8011df8:	aa0e      	add	r2, sp, #56	@ 0x38
 8011dfa:	4639      	mov	r1, r7
 8011dfc:	f7ff fb88 	bl	8011510 <__sprint_r>
 8011e00:	2800      	cmp	r0, #0
 8011e02:	d1e0      	bne.n	8011dc6 <_vfiprintf_r+0x852>
 8011e04:	ab11      	add	r3, sp, #68	@ 0x44
 8011e06:	e7f4      	b.n	8011df2 <_vfiprintf_r+0x87e>
 8011e08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011e0a:	b913      	cbnz	r3, 8011e12 <_vfiprintf_r+0x89e>
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011e10:	e7d9      	b.n	8011dc6 <_vfiprintf_r+0x852>
 8011e12:	9800      	ldr	r0, [sp, #0]
 8011e14:	aa0e      	add	r2, sp, #56	@ 0x38
 8011e16:	4639      	mov	r1, r7
 8011e18:	f7ff fb7a 	bl	8011510 <__sprint_r>
 8011e1c:	2800      	cmp	r0, #0
 8011e1e:	d0f5      	beq.n	8011e0c <_vfiprintf_r+0x898>
 8011e20:	e7d1      	b.n	8011dc6 <_vfiprintf_r+0x852>
 8011e22:	ea54 0205 	orrs.w	r2, r4, r5
 8011e26:	f8cd a010 	str.w	sl, [sp, #16]
 8011e2a:	f43f ada6 	beq.w	801197a <_vfiprintf_r+0x406>
 8011e2e:	2b01      	cmp	r3, #1
 8011e30:	f43f aedf 	beq.w	8011bf2 <_vfiprintf_r+0x67e>
 8011e34:	2b02      	cmp	r3, #2
 8011e36:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8011e3a:	f43f af28 	beq.w	8011c8e <_vfiprintf_r+0x71a>
 8011e3e:	f004 0307 	and.w	r3, r4, #7
 8011e42:	08e4      	lsrs	r4, r4, #3
 8011e44:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8011e48:	08ed      	lsrs	r5, r5, #3
 8011e4a:	3330      	adds	r3, #48	@ 0x30
 8011e4c:	ea54 0105 	orrs.w	r1, r4, r5
 8011e50:	464a      	mov	r2, r9
 8011e52:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8011e56:	d1f2      	bne.n	8011e3e <_vfiprintf_r+0x8ca>
 8011e58:	9904      	ldr	r1, [sp, #16]
 8011e5a:	07c8      	lsls	r0, r1, #31
 8011e5c:	d506      	bpl.n	8011e6c <_vfiprintf_r+0x8f8>
 8011e5e:	2b30      	cmp	r3, #48	@ 0x30
 8011e60:	d004      	beq.n	8011e6c <_vfiprintf_r+0x8f8>
 8011e62:	2330      	movs	r3, #48	@ 0x30
 8011e64:	f809 3c01 	strb.w	r3, [r9, #-1]
 8011e68:	f1a2 0902 	sub.w	r9, r2, #2
 8011e6c:	ab3a      	add	r3, sp, #232	@ 0xe8
 8011e6e:	eba3 0309 	sub.w	r3, r3, r9
 8011e72:	9c01      	ldr	r4, [sp, #4]
 8011e74:	f8dd a010 	ldr.w	sl, [sp, #16]
 8011e78:	9301      	str	r3, [sp, #4]
 8011e7a:	e5bb      	b.n	80119f4 <_vfiprintf_r+0x480>
 8011e7c:	0801b98f 	.word	0x0801b98f
 8011e80:	0801b97f 	.word	0x0801b97f

08011e84 <__sbprintf>:
 8011e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e86:	461f      	mov	r7, r3
 8011e88:	898b      	ldrh	r3, [r1, #12]
 8011e8a:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8011e8e:	f023 0302 	bic.w	r3, r3, #2
 8011e92:	f8ad 300c 	strh.w	r3, [sp, #12]
 8011e96:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8011e98:	9319      	str	r3, [sp, #100]	@ 0x64
 8011e9a:	89cb      	ldrh	r3, [r1, #14]
 8011e9c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8011ea0:	69cb      	ldr	r3, [r1, #28]
 8011ea2:	9307      	str	r3, [sp, #28]
 8011ea4:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8011ea6:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ea8:	ab1a      	add	r3, sp, #104	@ 0x68
 8011eaa:	9300      	str	r3, [sp, #0]
 8011eac:	9304      	str	r3, [sp, #16]
 8011eae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011eb2:	4615      	mov	r5, r2
 8011eb4:	4606      	mov	r6, r0
 8011eb6:	9302      	str	r3, [sp, #8]
 8011eb8:	9305      	str	r3, [sp, #20]
 8011eba:	a816      	add	r0, sp, #88	@ 0x58
 8011ebc:	2300      	movs	r3, #0
 8011ebe:	460c      	mov	r4, r1
 8011ec0:	9306      	str	r3, [sp, #24]
 8011ec2:	f000 fd55 	bl	8012970 <__retarget_lock_init_recursive>
 8011ec6:	462a      	mov	r2, r5
 8011ec8:	463b      	mov	r3, r7
 8011eca:	4669      	mov	r1, sp
 8011ecc:	4630      	mov	r0, r6
 8011ece:	f7ff fb51 	bl	8011574 <_vfiprintf_r>
 8011ed2:	1e05      	subs	r5, r0, #0
 8011ed4:	db07      	blt.n	8011ee6 <__sbprintf+0x62>
 8011ed6:	4669      	mov	r1, sp
 8011ed8:	4630      	mov	r0, r6
 8011eda:	f000 f89b 	bl	8012014 <_fflush_r>
 8011ede:	2800      	cmp	r0, #0
 8011ee0:	bf18      	it	ne
 8011ee2:	f04f 35ff 	movne.w	r5, #4294967295
 8011ee6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8011eea:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8011eec:	065b      	lsls	r3, r3, #25
 8011eee:	bf42      	ittt	mi
 8011ef0:	89a3      	ldrhmi	r3, [r4, #12]
 8011ef2:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8011ef6:	81a3      	strhmi	r3, [r4, #12]
 8011ef8:	f000 fd3b 	bl	8012972 <__retarget_lock_close_recursive>
 8011efc:	4628      	mov	r0, r5
 8011efe:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 8011f02:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011f04 <__sflush_r>:
 8011f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f08:	4605      	mov	r5, r0
 8011f0a:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8011f0e:	0706      	lsls	r6, r0, #28
 8011f10:	460c      	mov	r4, r1
 8011f12:	d457      	bmi.n	8011fc4 <__sflush_r+0xc0>
 8011f14:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 8011f18:	818b      	strh	r3, [r1, #12]
 8011f1a:	684b      	ldr	r3, [r1, #4]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	dc02      	bgt.n	8011f26 <__sflush_r+0x22>
 8011f20:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	dd4c      	ble.n	8011fc0 <__sflush_r+0xbc>
 8011f26:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011f28:	2e00      	cmp	r6, #0
 8011f2a:	d049      	beq.n	8011fc0 <__sflush_r+0xbc>
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 8011f32:	682f      	ldr	r7, [r5, #0]
 8011f34:	69e1      	ldr	r1, [r4, #28]
 8011f36:	602b      	str	r3, [r5, #0]
 8011f38:	d034      	beq.n	8011fa4 <__sflush_r+0xa0>
 8011f3a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8011f3c:	89a3      	ldrh	r3, [r4, #12]
 8011f3e:	0759      	lsls	r1, r3, #29
 8011f40:	d505      	bpl.n	8011f4e <__sflush_r+0x4a>
 8011f42:	6863      	ldr	r3, [r4, #4]
 8011f44:	1ad2      	subs	r2, r2, r3
 8011f46:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8011f48:	b10b      	cbz	r3, 8011f4e <__sflush_r+0x4a>
 8011f4a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8011f4c:	1ad2      	subs	r2, r2, r3
 8011f4e:	2300      	movs	r3, #0
 8011f50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011f52:	69e1      	ldr	r1, [r4, #28]
 8011f54:	4628      	mov	r0, r5
 8011f56:	47b0      	blx	r6
 8011f58:	1c43      	adds	r3, r0, #1
 8011f5a:	d106      	bne.n	8011f6a <__sflush_r+0x66>
 8011f5c:	682a      	ldr	r2, [r5, #0]
 8011f5e:	2a1d      	cmp	r2, #29
 8011f60:	d848      	bhi.n	8011ff4 <__sflush_r+0xf0>
 8011f62:	4b2b      	ldr	r3, [pc, #172]	@ (8012010 <__sflush_r+0x10c>)
 8011f64:	4113      	asrs	r3, r2
 8011f66:	07de      	lsls	r6, r3, #31
 8011f68:	d444      	bmi.n	8011ff4 <__sflush_r+0xf0>
 8011f6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f6e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8011f72:	81a2      	strh	r2, [r4, #12]
 8011f74:	2200      	movs	r2, #0
 8011f76:	6062      	str	r2, [r4, #4]
 8011f78:	04d9      	lsls	r1, r3, #19
 8011f7a:	6922      	ldr	r2, [r4, #16]
 8011f7c:	6022      	str	r2, [r4, #0]
 8011f7e:	d504      	bpl.n	8011f8a <__sflush_r+0x86>
 8011f80:	1c42      	adds	r2, r0, #1
 8011f82:	d101      	bne.n	8011f88 <__sflush_r+0x84>
 8011f84:	682b      	ldr	r3, [r5, #0]
 8011f86:	b903      	cbnz	r3, 8011f8a <__sflush_r+0x86>
 8011f88:	6520      	str	r0, [r4, #80]	@ 0x50
 8011f8a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011f8c:	602f      	str	r7, [r5, #0]
 8011f8e:	b1b9      	cbz	r1, 8011fc0 <__sflush_r+0xbc>
 8011f90:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8011f94:	4299      	cmp	r1, r3
 8011f96:	d002      	beq.n	8011f9e <__sflush_r+0x9a>
 8011f98:	4628      	mov	r0, r5
 8011f9a:	f001 fbd3 	bl	8013744 <_free_r>
 8011f9e:	2300      	movs	r3, #0
 8011fa0:	6323      	str	r3, [r4, #48]	@ 0x30
 8011fa2:	e00d      	b.n	8011fc0 <__sflush_r+0xbc>
 8011fa4:	2301      	movs	r3, #1
 8011fa6:	4628      	mov	r0, r5
 8011fa8:	47b0      	blx	r6
 8011faa:	4602      	mov	r2, r0
 8011fac:	1c50      	adds	r0, r2, #1
 8011fae:	d1c5      	bne.n	8011f3c <__sflush_r+0x38>
 8011fb0:	682b      	ldr	r3, [r5, #0]
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d0c2      	beq.n	8011f3c <__sflush_r+0x38>
 8011fb6:	2b1d      	cmp	r3, #29
 8011fb8:	d001      	beq.n	8011fbe <__sflush_r+0xba>
 8011fba:	2b16      	cmp	r3, #22
 8011fbc:	d11a      	bne.n	8011ff4 <__sflush_r+0xf0>
 8011fbe:	602f      	str	r7, [r5, #0]
 8011fc0:	2000      	movs	r0, #0
 8011fc2:	e01e      	b.n	8012002 <__sflush_r+0xfe>
 8011fc4:	690f      	ldr	r7, [r1, #16]
 8011fc6:	2f00      	cmp	r7, #0
 8011fc8:	d0fa      	beq.n	8011fc0 <__sflush_r+0xbc>
 8011fca:	0783      	lsls	r3, r0, #30
 8011fcc:	680e      	ldr	r6, [r1, #0]
 8011fce:	bf08      	it	eq
 8011fd0:	694b      	ldreq	r3, [r1, #20]
 8011fd2:	600f      	str	r7, [r1, #0]
 8011fd4:	bf18      	it	ne
 8011fd6:	2300      	movne	r3, #0
 8011fd8:	eba6 0807 	sub.w	r8, r6, r7
 8011fdc:	608b      	str	r3, [r1, #8]
 8011fde:	f1b8 0f00 	cmp.w	r8, #0
 8011fe2:	dded      	ble.n	8011fc0 <__sflush_r+0xbc>
 8011fe4:	69e1      	ldr	r1, [r4, #28]
 8011fe6:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8011fe8:	4643      	mov	r3, r8
 8011fea:	463a      	mov	r2, r7
 8011fec:	4628      	mov	r0, r5
 8011fee:	47b0      	blx	r6
 8011ff0:	2800      	cmp	r0, #0
 8011ff2:	dc08      	bgt.n	8012006 <__sflush_r+0x102>
 8011ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ff8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011ffc:	81a3      	strh	r3, [r4, #12]
 8011ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8012002:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012006:	4407      	add	r7, r0
 8012008:	eba8 0800 	sub.w	r8, r8, r0
 801200c:	e7e7      	b.n	8011fde <__sflush_r+0xda>
 801200e:	bf00      	nop
 8012010:	dfbffffe 	.word	0xdfbffffe

08012014 <_fflush_r>:
 8012014:	b538      	push	{r3, r4, r5, lr}
 8012016:	460c      	mov	r4, r1
 8012018:	4605      	mov	r5, r0
 801201a:	b118      	cbz	r0, 8012024 <_fflush_r+0x10>
 801201c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 801201e:	b90b      	cbnz	r3, 8012024 <_fflush_r+0x10>
 8012020:	f000 f8aa 	bl	8012178 <__sinit>
 8012024:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8012028:	b1b8      	cbz	r0, 801205a <_fflush_r+0x46>
 801202a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801202c:	07db      	lsls	r3, r3, #31
 801202e:	d404      	bmi.n	801203a <_fflush_r+0x26>
 8012030:	0581      	lsls	r1, r0, #22
 8012032:	d402      	bmi.n	801203a <_fflush_r+0x26>
 8012034:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012036:	f000 fc9d 	bl	8012974 <__retarget_lock_acquire_recursive>
 801203a:	4628      	mov	r0, r5
 801203c:	4621      	mov	r1, r4
 801203e:	f7ff ff61 	bl	8011f04 <__sflush_r>
 8012042:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012044:	07da      	lsls	r2, r3, #31
 8012046:	4605      	mov	r5, r0
 8012048:	d405      	bmi.n	8012056 <_fflush_r+0x42>
 801204a:	89a3      	ldrh	r3, [r4, #12]
 801204c:	059b      	lsls	r3, r3, #22
 801204e:	d402      	bmi.n	8012056 <_fflush_r+0x42>
 8012050:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012052:	f000 fc90 	bl	8012976 <__retarget_lock_release_recursive>
 8012056:	4628      	mov	r0, r5
 8012058:	bd38      	pop	{r3, r4, r5, pc}
 801205a:	4605      	mov	r5, r0
 801205c:	e7fb      	b.n	8012056 <_fflush_r+0x42>
	...

08012060 <std>:
 8012060:	2300      	movs	r3, #0
 8012062:	b510      	push	{r4, lr}
 8012064:	4604      	mov	r4, r0
 8012066:	e9c0 3300 	strd	r3, r3, [r0]
 801206a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801206e:	6083      	str	r3, [r0, #8]
 8012070:	8181      	strh	r1, [r0, #12]
 8012072:	6643      	str	r3, [r0, #100]	@ 0x64
 8012074:	81c2      	strh	r2, [r0, #14]
 8012076:	6183      	str	r3, [r0, #24]
 8012078:	4619      	mov	r1, r3
 801207a:	2208      	movs	r2, #8
 801207c:	305c      	adds	r0, #92	@ 0x5c
 801207e:	f000 fbe1 	bl	8012844 <memset>
 8012082:	4b0d      	ldr	r3, [pc, #52]	@ (80120b8 <std+0x58>)
 8012084:	6223      	str	r3, [r4, #32]
 8012086:	4b0d      	ldr	r3, [pc, #52]	@ (80120bc <std+0x5c>)
 8012088:	6263      	str	r3, [r4, #36]	@ 0x24
 801208a:	4b0d      	ldr	r3, [pc, #52]	@ (80120c0 <std+0x60>)
 801208c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801208e:	4b0d      	ldr	r3, [pc, #52]	@ (80120c4 <std+0x64>)
 8012090:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012092:	4b0d      	ldr	r3, [pc, #52]	@ (80120c8 <std+0x68>)
 8012094:	61e4      	str	r4, [r4, #28]
 8012096:	429c      	cmp	r4, r3
 8012098:	d006      	beq.n	80120a8 <std+0x48>
 801209a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801209e:	4294      	cmp	r4, r2
 80120a0:	d002      	beq.n	80120a8 <std+0x48>
 80120a2:	33d0      	adds	r3, #208	@ 0xd0
 80120a4:	429c      	cmp	r4, r3
 80120a6:	d105      	bne.n	80120b4 <std+0x54>
 80120a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80120ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80120b0:	f000 bc5e 	b.w	8012970 <__retarget_lock_init_recursive>
 80120b4:	bd10      	pop	{r4, pc}
 80120b6:	bf00      	nop
 80120b8:	080124e5 	.word	0x080124e5
 80120bc:	08012507 	.word	0x08012507
 80120c0:	0801253f 	.word	0x0801253f
 80120c4:	08012563 	.word	0x08012563
 80120c8:	2000157c 	.word	0x2000157c

080120cc <stdio_exit_handler>:
 80120cc:	4a02      	ldr	r2, [pc, #8]	@ (80120d8 <stdio_exit_handler+0xc>)
 80120ce:	4903      	ldr	r1, [pc, #12]	@ (80120dc <stdio_exit_handler+0x10>)
 80120d0:	4803      	ldr	r0, [pc, #12]	@ (80120e0 <stdio_exit_handler+0x14>)
 80120d2:	f000 b9b5 	b.w	8012440 <_fwalk_sglue>
 80120d6:	bf00      	nop
 80120d8:	20000228 	.word	0x20000228
 80120dc:	08015b35 	.word	0x08015b35
 80120e0:	200003a8 	.word	0x200003a8

080120e4 <cleanup_stdio>:
 80120e4:	6841      	ldr	r1, [r0, #4]
 80120e6:	4b0c      	ldr	r3, [pc, #48]	@ (8012118 <cleanup_stdio+0x34>)
 80120e8:	4299      	cmp	r1, r3
 80120ea:	b510      	push	{r4, lr}
 80120ec:	4604      	mov	r4, r0
 80120ee:	d001      	beq.n	80120f4 <cleanup_stdio+0x10>
 80120f0:	f003 fd20 	bl	8015b34 <_fclose_r>
 80120f4:	68a1      	ldr	r1, [r4, #8]
 80120f6:	4b09      	ldr	r3, [pc, #36]	@ (801211c <cleanup_stdio+0x38>)
 80120f8:	4299      	cmp	r1, r3
 80120fa:	d002      	beq.n	8012102 <cleanup_stdio+0x1e>
 80120fc:	4620      	mov	r0, r4
 80120fe:	f003 fd19 	bl	8015b34 <_fclose_r>
 8012102:	68e1      	ldr	r1, [r4, #12]
 8012104:	4b06      	ldr	r3, [pc, #24]	@ (8012120 <cleanup_stdio+0x3c>)
 8012106:	4299      	cmp	r1, r3
 8012108:	d004      	beq.n	8012114 <cleanup_stdio+0x30>
 801210a:	4620      	mov	r0, r4
 801210c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012110:	f003 bd10 	b.w	8015b34 <_fclose_r>
 8012114:	bd10      	pop	{r4, pc}
 8012116:	bf00      	nop
 8012118:	2000157c 	.word	0x2000157c
 801211c:	200015e4 	.word	0x200015e4
 8012120:	2000164c 	.word	0x2000164c

08012124 <global_stdio_init.part.0>:
 8012124:	b510      	push	{r4, lr}
 8012126:	4b0b      	ldr	r3, [pc, #44]	@ (8012154 <global_stdio_init.part.0+0x30>)
 8012128:	4c0b      	ldr	r4, [pc, #44]	@ (8012158 <global_stdio_init.part.0+0x34>)
 801212a:	4a0c      	ldr	r2, [pc, #48]	@ (801215c <global_stdio_init.part.0+0x38>)
 801212c:	601a      	str	r2, [r3, #0]
 801212e:	4620      	mov	r0, r4
 8012130:	2200      	movs	r2, #0
 8012132:	2104      	movs	r1, #4
 8012134:	f7ff ff94 	bl	8012060 <std>
 8012138:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801213c:	2201      	movs	r2, #1
 801213e:	2109      	movs	r1, #9
 8012140:	f7ff ff8e 	bl	8012060 <std>
 8012144:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012148:	2202      	movs	r2, #2
 801214a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801214e:	2112      	movs	r1, #18
 8012150:	f7ff bf86 	b.w	8012060 <std>
 8012154:	200016b4 	.word	0x200016b4
 8012158:	2000157c 	.word	0x2000157c
 801215c:	080120cd 	.word	0x080120cd

08012160 <__sfp_lock_acquire>:
 8012160:	4801      	ldr	r0, [pc, #4]	@ (8012168 <__sfp_lock_acquire+0x8>)
 8012162:	f000 bc07 	b.w	8012974 <__retarget_lock_acquire_recursive>
 8012166:	bf00      	nop
 8012168:	200016be 	.word	0x200016be

0801216c <__sfp_lock_release>:
 801216c:	4801      	ldr	r0, [pc, #4]	@ (8012174 <__sfp_lock_release+0x8>)
 801216e:	f000 bc02 	b.w	8012976 <__retarget_lock_release_recursive>
 8012172:	bf00      	nop
 8012174:	200016be 	.word	0x200016be

08012178 <__sinit>:
 8012178:	b510      	push	{r4, lr}
 801217a:	4604      	mov	r4, r0
 801217c:	f7ff fff0 	bl	8012160 <__sfp_lock_acquire>
 8012180:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012182:	b11b      	cbz	r3, 801218c <__sinit+0x14>
 8012184:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012188:	f7ff bff0 	b.w	801216c <__sfp_lock_release>
 801218c:	4b04      	ldr	r3, [pc, #16]	@ (80121a0 <__sinit+0x28>)
 801218e:	6363      	str	r3, [r4, #52]	@ 0x34
 8012190:	4b04      	ldr	r3, [pc, #16]	@ (80121a4 <__sinit+0x2c>)
 8012192:	681b      	ldr	r3, [r3, #0]
 8012194:	2b00      	cmp	r3, #0
 8012196:	d1f5      	bne.n	8012184 <__sinit+0xc>
 8012198:	f7ff ffc4 	bl	8012124 <global_stdio_init.part.0>
 801219c:	e7f2      	b.n	8012184 <__sinit+0xc>
 801219e:	bf00      	nop
 80121a0:	080120e5 	.word	0x080120e5
 80121a4:	200016b4 	.word	0x200016b4

080121a8 <__sfvwrite_r>:
 80121a8:	6893      	ldr	r3, [r2, #8]
 80121aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121ae:	4606      	mov	r6, r0
 80121b0:	460c      	mov	r4, r1
 80121b2:	4691      	mov	r9, r2
 80121b4:	b91b      	cbnz	r3, 80121be <__sfvwrite_r+0x16>
 80121b6:	2000      	movs	r0, #0
 80121b8:	b003      	add	sp, #12
 80121ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121be:	898b      	ldrh	r3, [r1, #12]
 80121c0:	0718      	lsls	r0, r3, #28
 80121c2:	d550      	bpl.n	8012266 <__sfvwrite_r+0xbe>
 80121c4:	690b      	ldr	r3, [r1, #16]
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d04d      	beq.n	8012266 <__sfvwrite_r+0xbe>
 80121ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121ce:	f8d9 8000 	ldr.w	r8, [r9]
 80121d2:	f013 0702 	ands.w	r7, r3, #2
 80121d6:	d16b      	bne.n	80122b0 <__sfvwrite_r+0x108>
 80121d8:	f013 0301 	ands.w	r3, r3, #1
 80121dc:	f000 809c 	beq.w	8012318 <__sfvwrite_r+0x170>
 80121e0:	4638      	mov	r0, r7
 80121e2:	46ba      	mov	sl, r7
 80121e4:	46bb      	mov	fp, r7
 80121e6:	f1bb 0f00 	cmp.w	fp, #0
 80121ea:	f000 8103 	beq.w	80123f4 <__sfvwrite_r+0x24c>
 80121ee:	b950      	cbnz	r0, 8012206 <__sfvwrite_r+0x5e>
 80121f0:	465a      	mov	r2, fp
 80121f2:	210a      	movs	r1, #10
 80121f4:	4650      	mov	r0, sl
 80121f6:	f7ee f80b 	bl	8000210 <memchr>
 80121fa:	2800      	cmp	r0, #0
 80121fc:	f000 8100 	beq.w	8012400 <__sfvwrite_r+0x258>
 8012200:	3001      	adds	r0, #1
 8012202:	eba0 070a 	sub.w	r7, r0, sl
 8012206:	6820      	ldr	r0, [r4, #0]
 8012208:	6921      	ldr	r1, [r4, #16]
 801220a:	68a5      	ldr	r5, [r4, #8]
 801220c:	6963      	ldr	r3, [r4, #20]
 801220e:	455f      	cmp	r7, fp
 8012210:	463a      	mov	r2, r7
 8012212:	bf28      	it	cs
 8012214:	465a      	movcs	r2, fp
 8012216:	4288      	cmp	r0, r1
 8012218:	f240 80f5 	bls.w	8012406 <__sfvwrite_r+0x25e>
 801221c:	441d      	add	r5, r3
 801221e:	42aa      	cmp	r2, r5
 8012220:	f340 80f1 	ble.w	8012406 <__sfvwrite_r+0x25e>
 8012224:	4651      	mov	r1, sl
 8012226:	462a      	mov	r2, r5
 8012228:	f000 faf2 	bl	8012810 <memmove>
 801222c:	6823      	ldr	r3, [r4, #0]
 801222e:	442b      	add	r3, r5
 8012230:	6023      	str	r3, [r4, #0]
 8012232:	4621      	mov	r1, r4
 8012234:	4630      	mov	r0, r6
 8012236:	f7ff feed 	bl	8012014 <_fflush_r>
 801223a:	2800      	cmp	r0, #0
 801223c:	d167      	bne.n	801230e <__sfvwrite_r+0x166>
 801223e:	1b7f      	subs	r7, r7, r5
 8012240:	f040 80f9 	bne.w	8012436 <__sfvwrite_r+0x28e>
 8012244:	4621      	mov	r1, r4
 8012246:	4630      	mov	r0, r6
 8012248:	f7ff fee4 	bl	8012014 <_fflush_r>
 801224c:	2800      	cmp	r0, #0
 801224e:	d15e      	bne.n	801230e <__sfvwrite_r+0x166>
 8012250:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8012254:	1b5b      	subs	r3, r3, r5
 8012256:	44aa      	add	sl, r5
 8012258:	ebab 0b05 	sub.w	fp, fp, r5
 801225c:	f8c9 3008 	str.w	r3, [r9, #8]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d1c0      	bne.n	80121e6 <__sfvwrite_r+0x3e>
 8012264:	e7a7      	b.n	80121b6 <__sfvwrite_r+0xe>
 8012266:	4621      	mov	r1, r4
 8012268:	4630      	mov	r0, r6
 801226a:	f000 fa01 	bl	8012670 <__swsetup_r>
 801226e:	2800      	cmp	r0, #0
 8012270:	d0ab      	beq.n	80121ca <__sfvwrite_r+0x22>
 8012272:	f04f 30ff 	mov.w	r0, #4294967295
 8012276:	e79f      	b.n	80121b8 <__sfvwrite_r+0x10>
 8012278:	e9d8 a500 	ldrd	sl, r5, [r8]
 801227c:	f108 0808 	add.w	r8, r8, #8
 8012280:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8012284:	69e1      	ldr	r1, [r4, #28]
 8012286:	2d00      	cmp	r5, #0
 8012288:	d0f6      	beq.n	8012278 <__sfvwrite_r+0xd0>
 801228a:	42bd      	cmp	r5, r7
 801228c:	462b      	mov	r3, r5
 801228e:	4652      	mov	r2, sl
 8012290:	bf28      	it	cs
 8012292:	463b      	movcs	r3, r7
 8012294:	4630      	mov	r0, r6
 8012296:	47d8      	blx	fp
 8012298:	2800      	cmp	r0, #0
 801229a:	dd38      	ble.n	801230e <__sfvwrite_r+0x166>
 801229c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80122a0:	1a1b      	subs	r3, r3, r0
 80122a2:	4482      	add	sl, r0
 80122a4:	1a2d      	subs	r5, r5, r0
 80122a6:	f8c9 3008 	str.w	r3, [r9, #8]
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	d1e8      	bne.n	8012280 <__sfvwrite_r+0xd8>
 80122ae:	e782      	b.n	80121b6 <__sfvwrite_r+0xe>
 80122b0:	f04f 0a00 	mov.w	sl, #0
 80122b4:	4f61      	ldr	r7, [pc, #388]	@ (801243c <__sfvwrite_r+0x294>)
 80122b6:	4655      	mov	r5, sl
 80122b8:	e7e2      	b.n	8012280 <__sfvwrite_r+0xd8>
 80122ba:	e9d8 7a00 	ldrd	r7, sl, [r8]
 80122be:	f108 0808 	add.w	r8, r8, #8
 80122c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80122c6:	6820      	ldr	r0, [r4, #0]
 80122c8:	68a2      	ldr	r2, [r4, #8]
 80122ca:	f1ba 0f00 	cmp.w	sl, #0
 80122ce:	d0f4      	beq.n	80122ba <__sfvwrite_r+0x112>
 80122d0:	0599      	lsls	r1, r3, #22
 80122d2:	d563      	bpl.n	801239c <__sfvwrite_r+0x1f4>
 80122d4:	4552      	cmp	r2, sl
 80122d6:	d836      	bhi.n	8012346 <__sfvwrite_r+0x19e>
 80122d8:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 80122dc:	d033      	beq.n	8012346 <__sfvwrite_r+0x19e>
 80122de:	6921      	ldr	r1, [r4, #16]
 80122e0:	6965      	ldr	r5, [r4, #20]
 80122e2:	eba0 0b01 	sub.w	fp, r0, r1
 80122e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80122ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80122ee:	f10b 0201 	add.w	r2, fp, #1
 80122f2:	106d      	asrs	r5, r5, #1
 80122f4:	4452      	add	r2, sl
 80122f6:	4295      	cmp	r5, r2
 80122f8:	bf38      	it	cc
 80122fa:	4615      	movcc	r5, r2
 80122fc:	055b      	lsls	r3, r3, #21
 80122fe:	d53d      	bpl.n	801237c <__sfvwrite_r+0x1d4>
 8012300:	4629      	mov	r1, r5
 8012302:	4630      	mov	r0, r6
 8012304:	f001 fade 	bl	80138c4 <_malloc_r>
 8012308:	b948      	cbnz	r0, 801231e <__sfvwrite_r+0x176>
 801230a:	230c      	movs	r3, #12
 801230c:	6033      	str	r3, [r6, #0]
 801230e:	89a3      	ldrh	r3, [r4, #12]
 8012310:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012314:	81a3      	strh	r3, [r4, #12]
 8012316:	e7ac      	b.n	8012272 <__sfvwrite_r+0xca>
 8012318:	461f      	mov	r7, r3
 801231a:	469a      	mov	sl, r3
 801231c:	e7d1      	b.n	80122c2 <__sfvwrite_r+0x11a>
 801231e:	465a      	mov	r2, fp
 8012320:	6921      	ldr	r1, [r4, #16]
 8012322:	9001      	str	r0, [sp, #4]
 8012324:	f000 fb28 	bl	8012978 <memcpy>
 8012328:	89a2      	ldrh	r2, [r4, #12]
 801232a:	9b01      	ldr	r3, [sp, #4]
 801232c:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8012330:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8012334:	81a2      	strh	r2, [r4, #12]
 8012336:	6123      	str	r3, [r4, #16]
 8012338:	6165      	str	r5, [r4, #20]
 801233a:	445b      	add	r3, fp
 801233c:	eba5 050b 	sub.w	r5, r5, fp
 8012340:	6023      	str	r3, [r4, #0]
 8012342:	4652      	mov	r2, sl
 8012344:	60a5      	str	r5, [r4, #8]
 8012346:	4552      	cmp	r2, sl
 8012348:	bf28      	it	cs
 801234a:	4652      	movcs	r2, sl
 801234c:	6820      	ldr	r0, [r4, #0]
 801234e:	9201      	str	r2, [sp, #4]
 8012350:	4639      	mov	r1, r7
 8012352:	f000 fa5d 	bl	8012810 <memmove>
 8012356:	68a3      	ldr	r3, [r4, #8]
 8012358:	9a01      	ldr	r2, [sp, #4]
 801235a:	1a9b      	subs	r3, r3, r2
 801235c:	60a3      	str	r3, [r4, #8]
 801235e:	6823      	ldr	r3, [r4, #0]
 8012360:	4413      	add	r3, r2
 8012362:	4655      	mov	r5, sl
 8012364:	6023      	str	r3, [r4, #0]
 8012366:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801236a:	1b5b      	subs	r3, r3, r5
 801236c:	442f      	add	r7, r5
 801236e:	ebaa 0a05 	sub.w	sl, sl, r5
 8012372:	f8c9 3008 	str.w	r3, [r9, #8]
 8012376:	2b00      	cmp	r3, #0
 8012378:	d1a3      	bne.n	80122c2 <__sfvwrite_r+0x11a>
 801237a:	e71c      	b.n	80121b6 <__sfvwrite_r+0xe>
 801237c:	462a      	mov	r2, r5
 801237e:	4630      	mov	r0, r6
 8012380:	f002 f82c 	bl	80143dc <_realloc_r>
 8012384:	4603      	mov	r3, r0
 8012386:	2800      	cmp	r0, #0
 8012388:	d1d5      	bne.n	8012336 <__sfvwrite_r+0x18e>
 801238a:	6921      	ldr	r1, [r4, #16]
 801238c:	4630      	mov	r0, r6
 801238e:	f001 f9d9 	bl	8013744 <_free_r>
 8012392:	89a3      	ldrh	r3, [r4, #12]
 8012394:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012398:	81a3      	strh	r3, [r4, #12]
 801239a:	e7b6      	b.n	801230a <__sfvwrite_r+0x162>
 801239c:	6923      	ldr	r3, [r4, #16]
 801239e:	4283      	cmp	r3, r0
 80123a0:	d302      	bcc.n	80123a8 <__sfvwrite_r+0x200>
 80123a2:	6961      	ldr	r1, [r4, #20]
 80123a4:	4551      	cmp	r1, sl
 80123a6:	d915      	bls.n	80123d4 <__sfvwrite_r+0x22c>
 80123a8:	4552      	cmp	r2, sl
 80123aa:	bf28      	it	cs
 80123ac:	4652      	movcs	r2, sl
 80123ae:	4639      	mov	r1, r7
 80123b0:	4615      	mov	r5, r2
 80123b2:	f000 fa2d 	bl	8012810 <memmove>
 80123b6:	68a3      	ldr	r3, [r4, #8]
 80123b8:	6822      	ldr	r2, [r4, #0]
 80123ba:	1b5b      	subs	r3, r3, r5
 80123bc:	442a      	add	r2, r5
 80123be:	60a3      	str	r3, [r4, #8]
 80123c0:	6022      	str	r2, [r4, #0]
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d1cf      	bne.n	8012366 <__sfvwrite_r+0x1be>
 80123c6:	4621      	mov	r1, r4
 80123c8:	4630      	mov	r0, r6
 80123ca:	f7ff fe23 	bl	8012014 <_fflush_r>
 80123ce:	2800      	cmp	r0, #0
 80123d0:	d0c9      	beq.n	8012366 <__sfvwrite_r+0x1be>
 80123d2:	e79c      	b.n	801230e <__sfvwrite_r+0x166>
 80123d4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80123d8:	4553      	cmp	r3, sl
 80123da:	bf28      	it	cs
 80123dc:	4653      	movcs	r3, sl
 80123de:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80123e0:	fb93 f3f1 	sdiv	r3, r3, r1
 80123e4:	463a      	mov	r2, r7
 80123e6:	434b      	muls	r3, r1
 80123e8:	4630      	mov	r0, r6
 80123ea:	69e1      	ldr	r1, [r4, #28]
 80123ec:	47a8      	blx	r5
 80123ee:	1e05      	subs	r5, r0, #0
 80123f0:	dcb9      	bgt.n	8012366 <__sfvwrite_r+0x1be>
 80123f2:	e78c      	b.n	801230e <__sfvwrite_r+0x166>
 80123f4:	e9d8 ab00 	ldrd	sl, fp, [r8]
 80123f8:	2000      	movs	r0, #0
 80123fa:	f108 0808 	add.w	r8, r8, #8
 80123fe:	e6f2      	b.n	80121e6 <__sfvwrite_r+0x3e>
 8012400:	f10b 0701 	add.w	r7, fp, #1
 8012404:	e6ff      	b.n	8012206 <__sfvwrite_r+0x5e>
 8012406:	4293      	cmp	r3, r2
 8012408:	dc08      	bgt.n	801241c <__sfvwrite_r+0x274>
 801240a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 801240c:	69e1      	ldr	r1, [r4, #28]
 801240e:	4652      	mov	r2, sl
 8012410:	4630      	mov	r0, r6
 8012412:	47a8      	blx	r5
 8012414:	1e05      	subs	r5, r0, #0
 8012416:	f73f af12 	bgt.w	801223e <__sfvwrite_r+0x96>
 801241a:	e778      	b.n	801230e <__sfvwrite_r+0x166>
 801241c:	4651      	mov	r1, sl
 801241e:	9201      	str	r2, [sp, #4]
 8012420:	f000 f9f6 	bl	8012810 <memmove>
 8012424:	9a01      	ldr	r2, [sp, #4]
 8012426:	68a3      	ldr	r3, [r4, #8]
 8012428:	1a9b      	subs	r3, r3, r2
 801242a:	60a3      	str	r3, [r4, #8]
 801242c:	6823      	ldr	r3, [r4, #0]
 801242e:	4413      	add	r3, r2
 8012430:	6023      	str	r3, [r4, #0]
 8012432:	4615      	mov	r5, r2
 8012434:	e703      	b.n	801223e <__sfvwrite_r+0x96>
 8012436:	2001      	movs	r0, #1
 8012438:	e70a      	b.n	8012250 <__sfvwrite_r+0xa8>
 801243a:	bf00      	nop
 801243c:	7ffffc00 	.word	0x7ffffc00

08012440 <_fwalk_sglue>:
 8012440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012444:	4607      	mov	r7, r0
 8012446:	4688      	mov	r8, r1
 8012448:	4614      	mov	r4, r2
 801244a:	2600      	movs	r6, #0
 801244c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012450:	f1b9 0901 	subs.w	r9, r9, #1
 8012454:	d505      	bpl.n	8012462 <_fwalk_sglue+0x22>
 8012456:	6824      	ldr	r4, [r4, #0]
 8012458:	2c00      	cmp	r4, #0
 801245a:	d1f7      	bne.n	801244c <_fwalk_sglue+0xc>
 801245c:	4630      	mov	r0, r6
 801245e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012462:	89ab      	ldrh	r3, [r5, #12]
 8012464:	2b01      	cmp	r3, #1
 8012466:	d907      	bls.n	8012478 <_fwalk_sglue+0x38>
 8012468:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801246c:	3301      	adds	r3, #1
 801246e:	d003      	beq.n	8012478 <_fwalk_sglue+0x38>
 8012470:	4629      	mov	r1, r5
 8012472:	4638      	mov	r0, r7
 8012474:	47c0      	blx	r8
 8012476:	4306      	orrs	r6, r0
 8012478:	3568      	adds	r5, #104	@ 0x68
 801247a:	e7e9      	b.n	8012450 <_fwalk_sglue+0x10>

0801247c <snprintf>:
 801247c:	b40c      	push	{r2, r3}
 801247e:	b530      	push	{r4, r5, lr}
 8012480:	4b17      	ldr	r3, [pc, #92]	@ (80124e0 <snprintf+0x64>)
 8012482:	1e0c      	subs	r4, r1, #0
 8012484:	681d      	ldr	r5, [r3, #0]
 8012486:	b09d      	sub	sp, #116	@ 0x74
 8012488:	da08      	bge.n	801249c <snprintf+0x20>
 801248a:	238b      	movs	r3, #139	@ 0x8b
 801248c:	602b      	str	r3, [r5, #0]
 801248e:	f04f 30ff 	mov.w	r0, #4294967295
 8012492:	b01d      	add	sp, #116	@ 0x74
 8012494:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012498:	b002      	add	sp, #8
 801249a:	4770      	bx	lr
 801249c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80124a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80124a4:	bf14      	ite	ne
 80124a6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80124aa:	4623      	moveq	r3, r4
 80124ac:	9304      	str	r3, [sp, #16]
 80124ae:	9307      	str	r3, [sp, #28]
 80124b0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80124b4:	9002      	str	r0, [sp, #8]
 80124b6:	9006      	str	r0, [sp, #24]
 80124b8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80124bc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80124be:	ab21      	add	r3, sp, #132	@ 0x84
 80124c0:	a902      	add	r1, sp, #8
 80124c2:	4628      	mov	r0, r5
 80124c4:	9301      	str	r3, [sp, #4]
 80124c6:	f002 f957 	bl	8014778 <_svfprintf_r>
 80124ca:	1c43      	adds	r3, r0, #1
 80124cc:	bfbc      	itt	lt
 80124ce:	238b      	movlt	r3, #139	@ 0x8b
 80124d0:	602b      	strlt	r3, [r5, #0]
 80124d2:	2c00      	cmp	r4, #0
 80124d4:	d0dd      	beq.n	8012492 <snprintf+0x16>
 80124d6:	9b02      	ldr	r3, [sp, #8]
 80124d8:	2200      	movs	r2, #0
 80124da:	701a      	strb	r2, [r3, #0]
 80124dc:	e7d9      	b.n	8012492 <snprintf+0x16>
 80124de:	bf00      	nop
 80124e0:	200003a0 	.word	0x200003a0

080124e4 <__sread>:
 80124e4:	b510      	push	{r4, lr}
 80124e6:	460c      	mov	r4, r1
 80124e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124ec:	f000 f9f2 	bl	80128d4 <_read_r>
 80124f0:	2800      	cmp	r0, #0
 80124f2:	bfab      	itete	ge
 80124f4:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 80124f6:	89a3      	ldrhlt	r3, [r4, #12]
 80124f8:	181b      	addge	r3, r3, r0
 80124fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80124fe:	bfac      	ite	ge
 8012500:	6523      	strge	r3, [r4, #80]	@ 0x50
 8012502:	81a3      	strhlt	r3, [r4, #12]
 8012504:	bd10      	pop	{r4, pc}

08012506 <__swrite>:
 8012506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801250a:	461f      	mov	r7, r3
 801250c:	898b      	ldrh	r3, [r1, #12]
 801250e:	05db      	lsls	r3, r3, #23
 8012510:	4605      	mov	r5, r0
 8012512:	460c      	mov	r4, r1
 8012514:	4616      	mov	r6, r2
 8012516:	d505      	bpl.n	8012524 <__swrite+0x1e>
 8012518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801251c:	2302      	movs	r3, #2
 801251e:	2200      	movs	r2, #0
 8012520:	f000 f9c6 	bl	80128b0 <_lseek_r>
 8012524:	89a3      	ldrh	r3, [r4, #12]
 8012526:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801252a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801252e:	81a3      	strh	r3, [r4, #12]
 8012530:	4632      	mov	r2, r6
 8012532:	463b      	mov	r3, r7
 8012534:	4628      	mov	r0, r5
 8012536:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801253a:	f000 b9dd 	b.w	80128f8 <_write_r>

0801253e <__sseek>:
 801253e:	b510      	push	{r4, lr}
 8012540:	460c      	mov	r4, r1
 8012542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012546:	f000 f9b3 	bl	80128b0 <_lseek_r>
 801254a:	1c43      	adds	r3, r0, #1
 801254c:	89a3      	ldrh	r3, [r4, #12]
 801254e:	bf15      	itete	ne
 8012550:	6520      	strne	r0, [r4, #80]	@ 0x50
 8012552:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012556:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801255a:	81a3      	strheq	r3, [r4, #12]
 801255c:	bf18      	it	ne
 801255e:	81a3      	strhne	r3, [r4, #12]
 8012560:	bd10      	pop	{r4, pc}

08012562 <__sclose>:
 8012562:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012566:	f000 b993 	b.w	8012890 <_close_r>

0801256a <_vsnprintf_r>:
 801256a:	b530      	push	{r4, r5, lr}
 801256c:	4614      	mov	r4, r2
 801256e:	2c00      	cmp	r4, #0
 8012570:	b09b      	sub	sp, #108	@ 0x6c
 8012572:	4605      	mov	r5, r0
 8012574:	461a      	mov	r2, r3
 8012576:	da05      	bge.n	8012584 <_vsnprintf_r+0x1a>
 8012578:	238b      	movs	r3, #139	@ 0x8b
 801257a:	6003      	str	r3, [r0, #0]
 801257c:	f04f 30ff 	mov.w	r0, #4294967295
 8012580:	b01b      	add	sp, #108	@ 0x6c
 8012582:	bd30      	pop	{r4, r5, pc}
 8012584:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012588:	f8ad 300c 	strh.w	r3, [sp, #12]
 801258c:	bf14      	ite	ne
 801258e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012592:	4623      	moveq	r3, r4
 8012594:	9302      	str	r3, [sp, #8]
 8012596:	9305      	str	r3, [sp, #20]
 8012598:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801259c:	9100      	str	r1, [sp, #0]
 801259e:	9104      	str	r1, [sp, #16]
 80125a0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80125a4:	4669      	mov	r1, sp
 80125a6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80125a8:	f002 f8e6 	bl	8014778 <_svfprintf_r>
 80125ac:	1c43      	adds	r3, r0, #1
 80125ae:	bfbc      	itt	lt
 80125b0:	238b      	movlt	r3, #139	@ 0x8b
 80125b2:	602b      	strlt	r3, [r5, #0]
 80125b4:	2c00      	cmp	r4, #0
 80125b6:	d0e3      	beq.n	8012580 <_vsnprintf_r+0x16>
 80125b8:	9b00      	ldr	r3, [sp, #0]
 80125ba:	2200      	movs	r2, #0
 80125bc:	701a      	strb	r2, [r3, #0]
 80125be:	e7df      	b.n	8012580 <_vsnprintf_r+0x16>

080125c0 <vsnprintf>:
 80125c0:	b507      	push	{r0, r1, r2, lr}
 80125c2:	9300      	str	r3, [sp, #0]
 80125c4:	4613      	mov	r3, r2
 80125c6:	460a      	mov	r2, r1
 80125c8:	4601      	mov	r1, r0
 80125ca:	4803      	ldr	r0, [pc, #12]	@ (80125d8 <vsnprintf+0x18>)
 80125cc:	6800      	ldr	r0, [r0, #0]
 80125ce:	f7ff ffcc 	bl	801256a <_vsnprintf_r>
 80125d2:	b003      	add	sp, #12
 80125d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80125d8:	200003a0 	.word	0x200003a0

080125dc <__swbuf_r>:
 80125dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125de:	460e      	mov	r6, r1
 80125e0:	4614      	mov	r4, r2
 80125e2:	4605      	mov	r5, r0
 80125e4:	b118      	cbz	r0, 80125ee <__swbuf_r+0x12>
 80125e6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80125e8:	b90b      	cbnz	r3, 80125ee <__swbuf_r+0x12>
 80125ea:	f7ff fdc5 	bl	8012178 <__sinit>
 80125ee:	69a3      	ldr	r3, [r4, #24]
 80125f0:	60a3      	str	r3, [r4, #8]
 80125f2:	89a3      	ldrh	r3, [r4, #12]
 80125f4:	0719      	lsls	r1, r3, #28
 80125f6:	d501      	bpl.n	80125fc <__swbuf_r+0x20>
 80125f8:	6923      	ldr	r3, [r4, #16]
 80125fa:	b943      	cbnz	r3, 801260e <__swbuf_r+0x32>
 80125fc:	4621      	mov	r1, r4
 80125fe:	4628      	mov	r0, r5
 8012600:	f000 f836 	bl	8012670 <__swsetup_r>
 8012604:	b118      	cbz	r0, 801260e <__swbuf_r+0x32>
 8012606:	f04f 37ff 	mov.w	r7, #4294967295
 801260a:	4638      	mov	r0, r7
 801260c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801260e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012612:	b2f6      	uxtb	r6, r6
 8012614:	049a      	lsls	r2, r3, #18
 8012616:	4637      	mov	r7, r6
 8012618:	d406      	bmi.n	8012628 <__swbuf_r+0x4c>
 801261a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801261e:	81a3      	strh	r3, [r4, #12]
 8012620:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012622:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012626:	6663      	str	r3, [r4, #100]	@ 0x64
 8012628:	6823      	ldr	r3, [r4, #0]
 801262a:	6922      	ldr	r2, [r4, #16]
 801262c:	1a98      	subs	r0, r3, r2
 801262e:	6963      	ldr	r3, [r4, #20]
 8012630:	4283      	cmp	r3, r0
 8012632:	dc05      	bgt.n	8012640 <__swbuf_r+0x64>
 8012634:	4621      	mov	r1, r4
 8012636:	4628      	mov	r0, r5
 8012638:	f7ff fcec 	bl	8012014 <_fflush_r>
 801263c:	2800      	cmp	r0, #0
 801263e:	d1e2      	bne.n	8012606 <__swbuf_r+0x2a>
 8012640:	68a3      	ldr	r3, [r4, #8]
 8012642:	3b01      	subs	r3, #1
 8012644:	60a3      	str	r3, [r4, #8]
 8012646:	6823      	ldr	r3, [r4, #0]
 8012648:	1c5a      	adds	r2, r3, #1
 801264a:	6022      	str	r2, [r4, #0]
 801264c:	701e      	strb	r6, [r3, #0]
 801264e:	6962      	ldr	r2, [r4, #20]
 8012650:	1c43      	adds	r3, r0, #1
 8012652:	429a      	cmp	r2, r3
 8012654:	d004      	beq.n	8012660 <__swbuf_r+0x84>
 8012656:	89a3      	ldrh	r3, [r4, #12]
 8012658:	07db      	lsls	r3, r3, #31
 801265a:	d5d6      	bpl.n	801260a <__swbuf_r+0x2e>
 801265c:	2e0a      	cmp	r6, #10
 801265e:	d1d4      	bne.n	801260a <__swbuf_r+0x2e>
 8012660:	4621      	mov	r1, r4
 8012662:	4628      	mov	r0, r5
 8012664:	f7ff fcd6 	bl	8012014 <_fflush_r>
 8012668:	2800      	cmp	r0, #0
 801266a:	d0ce      	beq.n	801260a <__swbuf_r+0x2e>
 801266c:	e7cb      	b.n	8012606 <__swbuf_r+0x2a>
	...

08012670 <__swsetup_r>:
 8012670:	b538      	push	{r3, r4, r5, lr}
 8012672:	4b29      	ldr	r3, [pc, #164]	@ (8012718 <__swsetup_r+0xa8>)
 8012674:	4605      	mov	r5, r0
 8012676:	6818      	ldr	r0, [r3, #0]
 8012678:	460c      	mov	r4, r1
 801267a:	b118      	cbz	r0, 8012684 <__swsetup_r+0x14>
 801267c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 801267e:	b90b      	cbnz	r3, 8012684 <__swsetup_r+0x14>
 8012680:	f7ff fd7a 	bl	8012178 <__sinit>
 8012684:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012688:	0719      	lsls	r1, r3, #28
 801268a:	d422      	bmi.n	80126d2 <__swsetup_r+0x62>
 801268c:	06da      	lsls	r2, r3, #27
 801268e:	d407      	bmi.n	80126a0 <__swsetup_r+0x30>
 8012690:	2209      	movs	r2, #9
 8012692:	602a      	str	r2, [r5, #0]
 8012694:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012698:	81a3      	strh	r3, [r4, #12]
 801269a:	f04f 30ff 	mov.w	r0, #4294967295
 801269e:	e033      	b.n	8012708 <__swsetup_r+0x98>
 80126a0:	0758      	lsls	r0, r3, #29
 80126a2:	d512      	bpl.n	80126ca <__swsetup_r+0x5a>
 80126a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80126a6:	b141      	cbz	r1, 80126ba <__swsetup_r+0x4a>
 80126a8:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80126ac:	4299      	cmp	r1, r3
 80126ae:	d002      	beq.n	80126b6 <__swsetup_r+0x46>
 80126b0:	4628      	mov	r0, r5
 80126b2:	f001 f847 	bl	8013744 <_free_r>
 80126b6:	2300      	movs	r3, #0
 80126b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80126ba:	89a3      	ldrh	r3, [r4, #12]
 80126bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80126c0:	81a3      	strh	r3, [r4, #12]
 80126c2:	2300      	movs	r3, #0
 80126c4:	6063      	str	r3, [r4, #4]
 80126c6:	6923      	ldr	r3, [r4, #16]
 80126c8:	6023      	str	r3, [r4, #0]
 80126ca:	89a3      	ldrh	r3, [r4, #12]
 80126cc:	f043 0308 	orr.w	r3, r3, #8
 80126d0:	81a3      	strh	r3, [r4, #12]
 80126d2:	6923      	ldr	r3, [r4, #16]
 80126d4:	b94b      	cbnz	r3, 80126ea <__swsetup_r+0x7a>
 80126d6:	89a3      	ldrh	r3, [r4, #12]
 80126d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80126dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80126e0:	d003      	beq.n	80126ea <__swsetup_r+0x7a>
 80126e2:	4621      	mov	r1, r4
 80126e4:	4628      	mov	r0, r5
 80126e6:	f003 faa2 	bl	8015c2e <__smakebuf_r>
 80126ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126ee:	f013 0201 	ands.w	r2, r3, #1
 80126f2:	d00a      	beq.n	801270a <__swsetup_r+0x9a>
 80126f4:	2200      	movs	r2, #0
 80126f6:	60a2      	str	r2, [r4, #8]
 80126f8:	6962      	ldr	r2, [r4, #20]
 80126fa:	4252      	negs	r2, r2
 80126fc:	61a2      	str	r2, [r4, #24]
 80126fe:	6922      	ldr	r2, [r4, #16]
 8012700:	b942      	cbnz	r2, 8012714 <__swsetup_r+0xa4>
 8012702:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012706:	d1c5      	bne.n	8012694 <__swsetup_r+0x24>
 8012708:	bd38      	pop	{r3, r4, r5, pc}
 801270a:	0799      	lsls	r1, r3, #30
 801270c:	bf58      	it	pl
 801270e:	6962      	ldrpl	r2, [r4, #20]
 8012710:	60a2      	str	r2, [r4, #8]
 8012712:	e7f4      	b.n	80126fe <__swsetup_r+0x8e>
 8012714:	2000      	movs	r0, #0
 8012716:	e7f7      	b.n	8012708 <__swsetup_r+0x98>
 8012718:	200003a0 	.word	0x200003a0

0801271c <__fputwc>:
 801271c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012720:	4680      	mov	r8, r0
 8012722:	460f      	mov	r7, r1
 8012724:	4614      	mov	r4, r2
 8012726:	f000 f8a9 	bl	801287c <__locale_mb_cur_max>
 801272a:	2801      	cmp	r0, #1
 801272c:	4605      	mov	r5, r0
 801272e:	d11b      	bne.n	8012768 <__fputwc+0x4c>
 8012730:	1e7b      	subs	r3, r7, #1
 8012732:	2bfe      	cmp	r3, #254	@ 0xfe
 8012734:	d818      	bhi.n	8012768 <__fputwc+0x4c>
 8012736:	f88d 7004 	strb.w	r7, [sp, #4]
 801273a:	2600      	movs	r6, #0
 801273c:	f10d 0904 	add.w	r9, sp, #4
 8012740:	42ae      	cmp	r6, r5
 8012742:	d021      	beq.n	8012788 <__fputwc+0x6c>
 8012744:	68a3      	ldr	r3, [r4, #8]
 8012746:	f816 1009 	ldrb.w	r1, [r6, r9]
 801274a:	3b01      	subs	r3, #1
 801274c:	2b00      	cmp	r3, #0
 801274e:	60a3      	str	r3, [r4, #8]
 8012750:	da04      	bge.n	801275c <__fputwc+0x40>
 8012752:	69a2      	ldr	r2, [r4, #24]
 8012754:	4293      	cmp	r3, r2
 8012756:	db1b      	blt.n	8012790 <__fputwc+0x74>
 8012758:	290a      	cmp	r1, #10
 801275a:	d019      	beq.n	8012790 <__fputwc+0x74>
 801275c:	6823      	ldr	r3, [r4, #0]
 801275e:	1c5a      	adds	r2, r3, #1
 8012760:	6022      	str	r2, [r4, #0]
 8012762:	7019      	strb	r1, [r3, #0]
 8012764:	3601      	adds	r6, #1
 8012766:	e7eb      	b.n	8012740 <__fputwc+0x24>
 8012768:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 801276c:	463a      	mov	r2, r7
 801276e:	a901      	add	r1, sp, #4
 8012770:	4640      	mov	r0, r8
 8012772:	f001 ffe9 	bl	8014748 <_wcrtomb_r>
 8012776:	1c43      	adds	r3, r0, #1
 8012778:	4605      	mov	r5, r0
 801277a:	d1de      	bne.n	801273a <__fputwc+0x1e>
 801277c:	89a3      	ldrh	r3, [r4, #12]
 801277e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012782:	81a3      	strh	r3, [r4, #12]
 8012784:	f04f 37ff 	mov.w	r7, #4294967295
 8012788:	4638      	mov	r0, r7
 801278a:	b003      	add	sp, #12
 801278c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012790:	4622      	mov	r2, r4
 8012792:	4640      	mov	r0, r8
 8012794:	f7ff ff22 	bl	80125dc <__swbuf_r>
 8012798:	3001      	adds	r0, #1
 801279a:	d1e3      	bne.n	8012764 <__fputwc+0x48>
 801279c:	e7f2      	b.n	8012784 <__fputwc+0x68>

0801279e <_fputwc_r>:
 801279e:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 80127a0:	07db      	lsls	r3, r3, #31
 80127a2:	b570      	push	{r4, r5, r6, lr}
 80127a4:	4605      	mov	r5, r0
 80127a6:	460e      	mov	r6, r1
 80127a8:	4614      	mov	r4, r2
 80127aa:	d405      	bmi.n	80127b8 <_fputwc_r+0x1a>
 80127ac:	8993      	ldrh	r3, [r2, #12]
 80127ae:	0598      	lsls	r0, r3, #22
 80127b0:	d402      	bmi.n	80127b8 <_fputwc_r+0x1a>
 80127b2:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 80127b4:	f000 f8de 	bl	8012974 <__retarget_lock_acquire_recursive>
 80127b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127bc:	0499      	lsls	r1, r3, #18
 80127be:	d406      	bmi.n	80127ce <_fputwc_r+0x30>
 80127c0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80127c4:	81a3      	strh	r3, [r4, #12]
 80127c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80127c8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80127cc:	6663      	str	r3, [r4, #100]	@ 0x64
 80127ce:	4622      	mov	r2, r4
 80127d0:	4628      	mov	r0, r5
 80127d2:	4631      	mov	r1, r6
 80127d4:	f7ff ffa2 	bl	801271c <__fputwc>
 80127d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80127da:	07da      	lsls	r2, r3, #31
 80127dc:	4605      	mov	r5, r0
 80127de:	d405      	bmi.n	80127ec <_fputwc_r+0x4e>
 80127e0:	89a3      	ldrh	r3, [r4, #12]
 80127e2:	059b      	lsls	r3, r3, #22
 80127e4:	d402      	bmi.n	80127ec <_fputwc_r+0x4e>
 80127e6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80127e8:	f000 f8c5 	bl	8012976 <__retarget_lock_release_recursive>
 80127ec:	4628      	mov	r0, r5
 80127ee:	bd70      	pop	{r4, r5, r6, pc}

080127f0 <memcmp>:
 80127f0:	b510      	push	{r4, lr}
 80127f2:	3901      	subs	r1, #1
 80127f4:	4402      	add	r2, r0
 80127f6:	4290      	cmp	r0, r2
 80127f8:	d101      	bne.n	80127fe <memcmp+0xe>
 80127fa:	2000      	movs	r0, #0
 80127fc:	e005      	b.n	801280a <memcmp+0x1a>
 80127fe:	7803      	ldrb	r3, [r0, #0]
 8012800:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012804:	42a3      	cmp	r3, r4
 8012806:	d001      	beq.n	801280c <memcmp+0x1c>
 8012808:	1b18      	subs	r0, r3, r4
 801280a:	bd10      	pop	{r4, pc}
 801280c:	3001      	adds	r0, #1
 801280e:	e7f2      	b.n	80127f6 <memcmp+0x6>

08012810 <memmove>:
 8012810:	4288      	cmp	r0, r1
 8012812:	b510      	push	{r4, lr}
 8012814:	eb01 0402 	add.w	r4, r1, r2
 8012818:	d902      	bls.n	8012820 <memmove+0x10>
 801281a:	4284      	cmp	r4, r0
 801281c:	4623      	mov	r3, r4
 801281e:	d807      	bhi.n	8012830 <memmove+0x20>
 8012820:	1e43      	subs	r3, r0, #1
 8012822:	42a1      	cmp	r1, r4
 8012824:	d008      	beq.n	8012838 <memmove+0x28>
 8012826:	f811 2b01 	ldrb.w	r2, [r1], #1
 801282a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801282e:	e7f8      	b.n	8012822 <memmove+0x12>
 8012830:	4402      	add	r2, r0
 8012832:	4601      	mov	r1, r0
 8012834:	428a      	cmp	r2, r1
 8012836:	d100      	bne.n	801283a <memmove+0x2a>
 8012838:	bd10      	pop	{r4, pc}
 801283a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801283e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012842:	e7f7      	b.n	8012834 <memmove+0x24>

08012844 <memset>:
 8012844:	4402      	add	r2, r0
 8012846:	4603      	mov	r3, r0
 8012848:	4293      	cmp	r3, r2
 801284a:	d100      	bne.n	801284e <memset+0xa>
 801284c:	4770      	bx	lr
 801284e:	f803 1b01 	strb.w	r1, [r3], #1
 8012852:	e7f9      	b.n	8012848 <memset+0x4>

08012854 <strncpy>:
 8012854:	b510      	push	{r4, lr}
 8012856:	3901      	subs	r1, #1
 8012858:	4603      	mov	r3, r0
 801285a:	b132      	cbz	r2, 801286a <strncpy+0x16>
 801285c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012860:	f803 4b01 	strb.w	r4, [r3], #1
 8012864:	3a01      	subs	r2, #1
 8012866:	2c00      	cmp	r4, #0
 8012868:	d1f7      	bne.n	801285a <strncpy+0x6>
 801286a:	441a      	add	r2, r3
 801286c:	2100      	movs	r1, #0
 801286e:	4293      	cmp	r3, r2
 8012870:	d100      	bne.n	8012874 <strncpy+0x20>
 8012872:	bd10      	pop	{r4, pc}
 8012874:	f803 1b01 	strb.w	r1, [r3], #1
 8012878:	e7f9      	b.n	801286e <strncpy+0x1a>
	...

0801287c <__locale_mb_cur_max>:
 801287c:	4b01      	ldr	r3, [pc, #4]	@ (8012884 <__locale_mb_cur_max+0x8>)
 801287e:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 8012882:	4770      	bx	lr
 8012884:	20000234 	.word	0x20000234

08012888 <_localeconv_r>:
 8012888:	4800      	ldr	r0, [pc, #0]	@ (801288c <_localeconv_r+0x4>)
 801288a:	4770      	bx	lr
 801288c:	20000324 	.word	0x20000324

08012890 <_close_r>:
 8012890:	b538      	push	{r3, r4, r5, lr}
 8012892:	4d06      	ldr	r5, [pc, #24]	@ (80128ac <_close_r+0x1c>)
 8012894:	2300      	movs	r3, #0
 8012896:	4604      	mov	r4, r0
 8012898:	4608      	mov	r0, r1
 801289a:	602b      	str	r3, [r5, #0]
 801289c:	f7ef fcca 	bl	8002234 <_close>
 80128a0:	1c43      	adds	r3, r0, #1
 80128a2:	d102      	bne.n	80128aa <_close_r+0x1a>
 80128a4:	682b      	ldr	r3, [r5, #0]
 80128a6:	b103      	cbz	r3, 80128aa <_close_r+0x1a>
 80128a8:	6023      	str	r3, [r4, #0]
 80128aa:	bd38      	pop	{r3, r4, r5, pc}
 80128ac:	200016b8 	.word	0x200016b8

080128b0 <_lseek_r>:
 80128b0:	b538      	push	{r3, r4, r5, lr}
 80128b2:	4d07      	ldr	r5, [pc, #28]	@ (80128d0 <_lseek_r+0x20>)
 80128b4:	4604      	mov	r4, r0
 80128b6:	4608      	mov	r0, r1
 80128b8:	4611      	mov	r1, r2
 80128ba:	2200      	movs	r2, #0
 80128bc:	602a      	str	r2, [r5, #0]
 80128be:	461a      	mov	r2, r3
 80128c0:	f7ef fcdf 	bl	8002282 <_lseek>
 80128c4:	1c43      	adds	r3, r0, #1
 80128c6:	d102      	bne.n	80128ce <_lseek_r+0x1e>
 80128c8:	682b      	ldr	r3, [r5, #0]
 80128ca:	b103      	cbz	r3, 80128ce <_lseek_r+0x1e>
 80128cc:	6023      	str	r3, [r4, #0]
 80128ce:	bd38      	pop	{r3, r4, r5, pc}
 80128d0:	200016b8 	.word	0x200016b8

080128d4 <_read_r>:
 80128d4:	b538      	push	{r3, r4, r5, lr}
 80128d6:	4d07      	ldr	r5, [pc, #28]	@ (80128f4 <_read_r+0x20>)
 80128d8:	4604      	mov	r4, r0
 80128da:	4608      	mov	r0, r1
 80128dc:	4611      	mov	r1, r2
 80128de:	2200      	movs	r2, #0
 80128e0:	602a      	str	r2, [r5, #0]
 80128e2:	461a      	mov	r2, r3
 80128e4:	f7ef fc89 	bl	80021fa <_read>
 80128e8:	1c43      	adds	r3, r0, #1
 80128ea:	d102      	bne.n	80128f2 <_read_r+0x1e>
 80128ec:	682b      	ldr	r3, [r5, #0]
 80128ee:	b103      	cbz	r3, 80128f2 <_read_r+0x1e>
 80128f0:	6023      	str	r3, [r4, #0]
 80128f2:	bd38      	pop	{r3, r4, r5, pc}
 80128f4:	200016b8 	.word	0x200016b8

080128f8 <_write_r>:
 80128f8:	b538      	push	{r3, r4, r5, lr}
 80128fa:	4d07      	ldr	r5, [pc, #28]	@ (8012918 <_write_r+0x20>)
 80128fc:	4604      	mov	r4, r0
 80128fe:	4608      	mov	r0, r1
 8012900:	4611      	mov	r1, r2
 8012902:	2200      	movs	r2, #0
 8012904:	602a      	str	r2, [r5, #0]
 8012906:	461a      	mov	r2, r3
 8012908:	f7ee fdd6 	bl	80014b8 <_write>
 801290c:	1c43      	adds	r3, r0, #1
 801290e:	d102      	bne.n	8012916 <_write_r+0x1e>
 8012910:	682b      	ldr	r3, [r5, #0]
 8012912:	b103      	cbz	r3, 8012916 <_write_r+0x1e>
 8012914:	6023      	str	r3, [r4, #0]
 8012916:	bd38      	pop	{r3, r4, r5, pc}
 8012918:	200016b8 	.word	0x200016b8

0801291c <__errno>:
 801291c:	4b01      	ldr	r3, [pc, #4]	@ (8012924 <__errno+0x8>)
 801291e:	6818      	ldr	r0, [r3, #0]
 8012920:	4770      	bx	lr
 8012922:	bf00      	nop
 8012924:	200003a0 	.word	0x200003a0

08012928 <__libc_init_array>:
 8012928:	b570      	push	{r4, r5, r6, lr}
 801292a:	4d0d      	ldr	r5, [pc, #52]	@ (8012960 <__libc_init_array+0x38>)
 801292c:	4c0d      	ldr	r4, [pc, #52]	@ (8012964 <__libc_init_array+0x3c>)
 801292e:	1b64      	subs	r4, r4, r5
 8012930:	10a4      	asrs	r4, r4, #2
 8012932:	2600      	movs	r6, #0
 8012934:	42a6      	cmp	r6, r4
 8012936:	d109      	bne.n	801294c <__libc_init_array+0x24>
 8012938:	4d0b      	ldr	r5, [pc, #44]	@ (8012968 <__libc_init_array+0x40>)
 801293a:	4c0c      	ldr	r4, [pc, #48]	@ (801296c <__libc_init_array+0x44>)
 801293c:	f004 f8dc 	bl	8016af8 <_init>
 8012940:	1b64      	subs	r4, r4, r5
 8012942:	10a4      	asrs	r4, r4, #2
 8012944:	2600      	movs	r6, #0
 8012946:	42a6      	cmp	r6, r4
 8012948:	d105      	bne.n	8012956 <__libc_init_array+0x2e>
 801294a:	bd70      	pop	{r4, r5, r6, pc}
 801294c:	f855 3b04 	ldr.w	r3, [r5], #4
 8012950:	4798      	blx	r3
 8012952:	3601      	adds	r6, #1
 8012954:	e7ee      	b.n	8012934 <__libc_init_array+0xc>
 8012956:	f855 3b04 	ldr.w	r3, [r5], #4
 801295a:	4798      	blx	r3
 801295c:	3601      	adds	r6, #1
 801295e:	e7f2      	b.n	8012946 <__libc_init_array+0x1e>
 8012960:	0801c084 	.word	0x0801c084
 8012964:	0801c084 	.word	0x0801c084
 8012968:	0801c084 	.word	0x0801c084
 801296c:	0801c08c 	.word	0x0801c08c

08012970 <__retarget_lock_init_recursive>:
 8012970:	4770      	bx	lr

08012972 <__retarget_lock_close_recursive>:
 8012972:	4770      	bx	lr

08012974 <__retarget_lock_acquire_recursive>:
 8012974:	4770      	bx	lr

08012976 <__retarget_lock_release_recursive>:
 8012976:	4770      	bx	lr

08012978 <memcpy>:
 8012978:	440a      	add	r2, r1
 801297a:	4291      	cmp	r1, r2
 801297c:	f100 33ff 	add.w	r3, r0, #4294967295
 8012980:	d100      	bne.n	8012984 <memcpy+0xc>
 8012982:	4770      	bx	lr
 8012984:	b510      	push	{r4, lr}
 8012986:	f811 4b01 	ldrb.w	r4, [r1], #1
 801298a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801298e:	4291      	cmp	r1, r2
 8012990:	d1f9      	bne.n	8012986 <memcpy+0xe>
 8012992:	bd10      	pop	{r4, pc}

08012994 <frexp>:
 8012994:	b570      	push	{r4, r5, r6, lr}
 8012996:	2100      	movs	r1, #0
 8012998:	ec55 4b10 	vmov	r4, r5, d0
 801299c:	6001      	str	r1, [r0, #0]
 801299e:	4915      	ldr	r1, [pc, #84]	@ (80129f4 <frexp+0x60>)
 80129a0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80129a4:	428a      	cmp	r2, r1
 80129a6:	4606      	mov	r6, r0
 80129a8:	462b      	mov	r3, r5
 80129aa:	d820      	bhi.n	80129ee <frexp+0x5a>
 80129ac:	4621      	mov	r1, r4
 80129ae:	4311      	orrs	r1, r2
 80129b0:	d01d      	beq.n	80129ee <frexp+0x5a>
 80129b2:	4911      	ldr	r1, [pc, #68]	@ (80129f8 <frexp+0x64>)
 80129b4:	4029      	ands	r1, r5
 80129b6:	b961      	cbnz	r1, 80129d2 <frexp+0x3e>
 80129b8:	4b10      	ldr	r3, [pc, #64]	@ (80129fc <frexp+0x68>)
 80129ba:	2200      	movs	r2, #0
 80129bc:	4620      	mov	r0, r4
 80129be:	4629      	mov	r1, r5
 80129c0:	f7ed fe3a 	bl	8000638 <__aeabi_dmul>
 80129c4:	460b      	mov	r3, r1
 80129c6:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 80129ca:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 80129ce:	4604      	mov	r4, r0
 80129d0:	6031      	str	r1, [r6, #0]
 80129d2:	6831      	ldr	r1, [r6, #0]
 80129d4:	1512      	asrs	r2, r2, #20
 80129d6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80129da:	f2a2 32fe 	subw	r2, r2, #1022	@ 0x3fe
 80129de:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80129e2:	4411      	add	r1, r2
 80129e4:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 80129e8:	6031      	str	r1, [r6, #0]
 80129ea:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 80129ee:	ec45 4b10 	vmov	d0, r4, r5
 80129f2:	bd70      	pop	{r4, r5, r6, pc}
 80129f4:	7fefffff 	.word	0x7fefffff
 80129f8:	7ff00000 	.word	0x7ff00000
 80129fc:	43500000 	.word	0x43500000

08012a00 <register_fini>:
 8012a00:	4b02      	ldr	r3, [pc, #8]	@ (8012a0c <register_fini+0xc>)
 8012a02:	b113      	cbz	r3, 8012a0a <register_fini+0xa>
 8012a04:	4802      	ldr	r0, [pc, #8]	@ (8012a10 <register_fini+0x10>)
 8012a06:	f000 b80c 	b.w	8012a22 <atexit>
 8012a0a:	4770      	bx	lr
 8012a0c:	00000000 	.word	0x00000000
 8012a10:	08015d95 	.word	0x08015d95

08012a14 <abort>:
 8012a14:	b508      	push	{r3, lr}
 8012a16:	2006      	movs	r0, #6
 8012a18:	f003 f96e 	bl	8015cf8 <raise>
 8012a1c:	2001      	movs	r0, #1
 8012a1e:	f7ef fbe1 	bl	80021e4 <_exit>

08012a22 <atexit>:
 8012a22:	2300      	movs	r3, #0
 8012a24:	4601      	mov	r1, r0
 8012a26:	461a      	mov	r2, r3
 8012a28:	4618      	mov	r0, r3
 8012a2a:	f003 b9d3 	b.w	8015dd4 <__register_exitproc>

08012a2e <quorem>:
 8012a2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a32:	6903      	ldr	r3, [r0, #16]
 8012a34:	690c      	ldr	r4, [r1, #16]
 8012a36:	42a3      	cmp	r3, r4
 8012a38:	4607      	mov	r7, r0
 8012a3a:	db7e      	blt.n	8012b3a <quorem+0x10c>
 8012a3c:	3c01      	subs	r4, #1
 8012a3e:	f101 0814 	add.w	r8, r1, #20
 8012a42:	00a3      	lsls	r3, r4, #2
 8012a44:	f100 0514 	add.w	r5, r0, #20
 8012a48:	9300      	str	r3, [sp, #0]
 8012a4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012a4e:	9301      	str	r3, [sp, #4]
 8012a50:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012a54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012a58:	3301      	adds	r3, #1
 8012a5a:	429a      	cmp	r2, r3
 8012a5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012a60:	fbb2 f6f3 	udiv	r6, r2, r3
 8012a64:	d32e      	bcc.n	8012ac4 <quorem+0x96>
 8012a66:	f04f 0a00 	mov.w	sl, #0
 8012a6a:	46c4      	mov	ip, r8
 8012a6c:	46ae      	mov	lr, r5
 8012a6e:	46d3      	mov	fp, sl
 8012a70:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012a74:	b298      	uxth	r0, r3
 8012a76:	fb06 a000 	mla	r0, r6, r0, sl
 8012a7a:	0c02      	lsrs	r2, r0, #16
 8012a7c:	0c1b      	lsrs	r3, r3, #16
 8012a7e:	fb06 2303 	mla	r3, r6, r3, r2
 8012a82:	f8de 2000 	ldr.w	r2, [lr]
 8012a86:	b280      	uxth	r0, r0
 8012a88:	b292      	uxth	r2, r2
 8012a8a:	1a12      	subs	r2, r2, r0
 8012a8c:	445a      	add	r2, fp
 8012a8e:	f8de 0000 	ldr.w	r0, [lr]
 8012a92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012a96:	b29b      	uxth	r3, r3
 8012a98:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012a9c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012aa0:	b292      	uxth	r2, r2
 8012aa2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012aa6:	45e1      	cmp	r9, ip
 8012aa8:	f84e 2b04 	str.w	r2, [lr], #4
 8012aac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012ab0:	d2de      	bcs.n	8012a70 <quorem+0x42>
 8012ab2:	9b00      	ldr	r3, [sp, #0]
 8012ab4:	58eb      	ldr	r3, [r5, r3]
 8012ab6:	b92b      	cbnz	r3, 8012ac4 <quorem+0x96>
 8012ab8:	9b01      	ldr	r3, [sp, #4]
 8012aba:	3b04      	subs	r3, #4
 8012abc:	429d      	cmp	r5, r3
 8012abe:	461a      	mov	r2, r3
 8012ac0:	d32f      	bcc.n	8012b22 <quorem+0xf4>
 8012ac2:	613c      	str	r4, [r7, #16]
 8012ac4:	4638      	mov	r0, r7
 8012ac6:	f001 fb81 	bl	80141cc <__mcmp>
 8012aca:	2800      	cmp	r0, #0
 8012acc:	db25      	blt.n	8012b1a <quorem+0xec>
 8012ace:	4629      	mov	r1, r5
 8012ad0:	2000      	movs	r0, #0
 8012ad2:	f858 2b04 	ldr.w	r2, [r8], #4
 8012ad6:	f8d1 c000 	ldr.w	ip, [r1]
 8012ada:	fa1f fe82 	uxth.w	lr, r2
 8012ade:	fa1f f38c 	uxth.w	r3, ip
 8012ae2:	eba3 030e 	sub.w	r3, r3, lr
 8012ae6:	4403      	add	r3, r0
 8012ae8:	0c12      	lsrs	r2, r2, #16
 8012aea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012aee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012af2:	b29b      	uxth	r3, r3
 8012af4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012af8:	45c1      	cmp	r9, r8
 8012afa:	f841 3b04 	str.w	r3, [r1], #4
 8012afe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012b02:	d2e6      	bcs.n	8012ad2 <quorem+0xa4>
 8012b04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012b08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012b0c:	b922      	cbnz	r2, 8012b18 <quorem+0xea>
 8012b0e:	3b04      	subs	r3, #4
 8012b10:	429d      	cmp	r5, r3
 8012b12:	461a      	mov	r2, r3
 8012b14:	d30b      	bcc.n	8012b2e <quorem+0x100>
 8012b16:	613c      	str	r4, [r7, #16]
 8012b18:	3601      	adds	r6, #1
 8012b1a:	4630      	mov	r0, r6
 8012b1c:	b003      	add	sp, #12
 8012b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b22:	6812      	ldr	r2, [r2, #0]
 8012b24:	3b04      	subs	r3, #4
 8012b26:	2a00      	cmp	r2, #0
 8012b28:	d1cb      	bne.n	8012ac2 <quorem+0x94>
 8012b2a:	3c01      	subs	r4, #1
 8012b2c:	e7c6      	b.n	8012abc <quorem+0x8e>
 8012b2e:	6812      	ldr	r2, [r2, #0]
 8012b30:	3b04      	subs	r3, #4
 8012b32:	2a00      	cmp	r2, #0
 8012b34:	d1ef      	bne.n	8012b16 <quorem+0xe8>
 8012b36:	3c01      	subs	r4, #1
 8012b38:	e7ea      	b.n	8012b10 <quorem+0xe2>
 8012b3a:	2000      	movs	r0, #0
 8012b3c:	e7ee      	b.n	8012b1c <quorem+0xee>
	...

08012b40 <_dtoa_r>:
 8012b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b44:	b099      	sub	sp, #100	@ 0x64
 8012b46:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012b4a:	9109      	str	r1, [sp, #36]	@ 0x24
 8012b4c:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8012b4e:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8012b50:	920e      	str	r2, [sp, #56]	@ 0x38
 8012b52:	ec55 4b10 	vmov	r4, r5, d0
 8012b56:	4683      	mov	fp, r0
 8012b58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012b5a:	b149      	cbz	r1, 8012b70 <_dtoa_r+0x30>
 8012b5c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012b5e:	604a      	str	r2, [r1, #4]
 8012b60:	2301      	movs	r3, #1
 8012b62:	4093      	lsls	r3, r2
 8012b64:	608b      	str	r3, [r1, #8]
 8012b66:	f001 f92a 	bl	8013dbe <_Bfree>
 8012b6a:	2300      	movs	r3, #0
 8012b6c:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 8012b70:	1e2b      	subs	r3, r5, #0
 8012b72:	bfb9      	ittee	lt
 8012b74:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012b78:	9303      	strlt	r3, [sp, #12]
 8012b7a:	2300      	movge	r3, #0
 8012b7c:	6033      	strge	r3, [r6, #0]
 8012b7e:	9f03      	ldr	r7, [sp, #12]
 8012b80:	4b97      	ldr	r3, [pc, #604]	@ (8012de0 <_dtoa_r+0x2a0>)
 8012b82:	bfbc      	itt	lt
 8012b84:	2201      	movlt	r2, #1
 8012b86:	6032      	strlt	r2, [r6, #0]
 8012b88:	43bb      	bics	r3, r7
 8012b8a:	d114      	bne.n	8012bb6 <_dtoa_r+0x76>
 8012b8c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012b8e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012b92:	6013      	str	r3, [r2, #0]
 8012b94:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012b98:	4323      	orrs	r3, r4
 8012b9a:	f000 854c 	beq.w	8013636 <_dtoa_r+0xaf6>
 8012b9e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012ba0:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8012df8 <_dtoa_r+0x2b8>
 8012ba4:	b11b      	cbz	r3, 8012bae <_dtoa_r+0x6e>
 8012ba6:	f10a 0303 	add.w	r3, sl, #3
 8012baa:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012bac:	6013      	str	r3, [r2, #0]
 8012bae:	4650      	mov	r0, sl
 8012bb0:	b019      	add	sp, #100	@ 0x64
 8012bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bb6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012bba:	2200      	movs	r2, #0
 8012bbc:	ec51 0b17 	vmov	r0, r1, d7
 8012bc0:	2300      	movs	r3, #0
 8012bc2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8012bc6:	f7ed ff9f 	bl	8000b08 <__aeabi_dcmpeq>
 8012bca:	4680      	mov	r8, r0
 8012bcc:	b150      	cbz	r0, 8012be4 <_dtoa_r+0xa4>
 8012bce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012bd0:	2301      	movs	r3, #1
 8012bd2:	6013      	str	r3, [r2, #0]
 8012bd4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012bd6:	b113      	cbz	r3, 8012bde <_dtoa_r+0x9e>
 8012bd8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012bda:	4b82      	ldr	r3, [pc, #520]	@ (8012de4 <_dtoa_r+0x2a4>)
 8012bdc:	6013      	str	r3, [r2, #0]
 8012bde:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8012dfc <_dtoa_r+0x2bc>
 8012be2:	e7e4      	b.n	8012bae <_dtoa_r+0x6e>
 8012be4:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012be8:	aa16      	add	r2, sp, #88	@ 0x58
 8012bea:	a917      	add	r1, sp, #92	@ 0x5c
 8012bec:	4658      	mov	r0, fp
 8012bee:	f001 fb9d 	bl	801432c <__d2b>
 8012bf2:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012bf6:	4681      	mov	r9, r0
 8012bf8:	2e00      	cmp	r6, #0
 8012bfa:	d077      	beq.n	8012cec <_dtoa_r+0x1ac>
 8012bfc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012bfe:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8012c02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012c06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012c0a:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012c0e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012c12:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012c16:	4619      	mov	r1, r3
 8012c18:	2200      	movs	r2, #0
 8012c1a:	4b73      	ldr	r3, [pc, #460]	@ (8012de8 <_dtoa_r+0x2a8>)
 8012c1c:	f7ed fb54 	bl	80002c8 <__aeabi_dsub>
 8012c20:	a369      	add	r3, pc, #420	@ (adr r3, 8012dc8 <_dtoa_r+0x288>)
 8012c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c26:	f7ed fd07 	bl	8000638 <__aeabi_dmul>
 8012c2a:	a369      	add	r3, pc, #420	@ (adr r3, 8012dd0 <_dtoa_r+0x290>)
 8012c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c30:	f7ed fb4c 	bl	80002cc <__adddf3>
 8012c34:	4604      	mov	r4, r0
 8012c36:	4630      	mov	r0, r6
 8012c38:	460d      	mov	r5, r1
 8012c3a:	f7ed fc93 	bl	8000564 <__aeabi_i2d>
 8012c3e:	a366      	add	r3, pc, #408	@ (adr r3, 8012dd8 <_dtoa_r+0x298>)
 8012c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c44:	f7ed fcf8 	bl	8000638 <__aeabi_dmul>
 8012c48:	4602      	mov	r2, r0
 8012c4a:	460b      	mov	r3, r1
 8012c4c:	4620      	mov	r0, r4
 8012c4e:	4629      	mov	r1, r5
 8012c50:	f7ed fb3c 	bl	80002cc <__adddf3>
 8012c54:	4604      	mov	r4, r0
 8012c56:	460d      	mov	r5, r1
 8012c58:	f7ed ff9e 	bl	8000b98 <__aeabi_d2iz>
 8012c5c:	2200      	movs	r2, #0
 8012c5e:	4607      	mov	r7, r0
 8012c60:	2300      	movs	r3, #0
 8012c62:	4620      	mov	r0, r4
 8012c64:	4629      	mov	r1, r5
 8012c66:	f7ed ff59 	bl	8000b1c <__aeabi_dcmplt>
 8012c6a:	b140      	cbz	r0, 8012c7e <_dtoa_r+0x13e>
 8012c6c:	4638      	mov	r0, r7
 8012c6e:	f7ed fc79 	bl	8000564 <__aeabi_i2d>
 8012c72:	4622      	mov	r2, r4
 8012c74:	462b      	mov	r3, r5
 8012c76:	f7ed ff47 	bl	8000b08 <__aeabi_dcmpeq>
 8012c7a:	b900      	cbnz	r0, 8012c7e <_dtoa_r+0x13e>
 8012c7c:	3f01      	subs	r7, #1
 8012c7e:	2f16      	cmp	r7, #22
 8012c80:	d851      	bhi.n	8012d26 <_dtoa_r+0x1e6>
 8012c82:	4b5a      	ldr	r3, [pc, #360]	@ (8012dec <_dtoa_r+0x2ac>)
 8012c84:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012c90:	f7ed ff44 	bl	8000b1c <__aeabi_dcmplt>
 8012c94:	2800      	cmp	r0, #0
 8012c96:	d048      	beq.n	8012d2a <_dtoa_r+0x1ea>
 8012c98:	3f01      	subs	r7, #1
 8012c9a:	2300      	movs	r3, #0
 8012c9c:	9312      	str	r3, [sp, #72]	@ 0x48
 8012c9e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012ca0:	1b9b      	subs	r3, r3, r6
 8012ca2:	1e5a      	subs	r2, r3, #1
 8012ca4:	bf44      	itt	mi
 8012ca6:	f1c3 0801 	rsbmi	r8, r3, #1
 8012caa:	2300      	movmi	r3, #0
 8012cac:	9208      	str	r2, [sp, #32]
 8012cae:	bf54      	ite	pl
 8012cb0:	f04f 0800 	movpl.w	r8, #0
 8012cb4:	9308      	strmi	r3, [sp, #32]
 8012cb6:	2f00      	cmp	r7, #0
 8012cb8:	db39      	blt.n	8012d2e <_dtoa_r+0x1ee>
 8012cba:	9b08      	ldr	r3, [sp, #32]
 8012cbc:	970f      	str	r7, [sp, #60]	@ 0x3c
 8012cbe:	443b      	add	r3, r7
 8012cc0:	9308      	str	r3, [sp, #32]
 8012cc2:	2300      	movs	r3, #0
 8012cc4:	930a      	str	r3, [sp, #40]	@ 0x28
 8012cc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012cc8:	2b09      	cmp	r3, #9
 8012cca:	d865      	bhi.n	8012d98 <_dtoa_r+0x258>
 8012ccc:	2b05      	cmp	r3, #5
 8012cce:	bfc4      	itt	gt
 8012cd0:	3b04      	subgt	r3, #4
 8012cd2:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8012cd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012cd6:	f1a3 0302 	sub.w	r3, r3, #2
 8012cda:	bfcc      	ite	gt
 8012cdc:	2400      	movgt	r4, #0
 8012cde:	2401      	movle	r4, #1
 8012ce0:	2b03      	cmp	r3, #3
 8012ce2:	d864      	bhi.n	8012dae <_dtoa_r+0x26e>
 8012ce4:	e8df f003 	tbb	[pc, r3]
 8012ce8:	5635372a 	.word	0x5635372a
 8012cec:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8012cf0:	441e      	add	r6, r3
 8012cf2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012cf6:	2b20      	cmp	r3, #32
 8012cf8:	bfc1      	itttt	gt
 8012cfa:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012cfe:	409f      	lslgt	r7, r3
 8012d00:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012d04:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012d08:	bfd6      	itet	le
 8012d0a:	f1c3 0320 	rsble	r3, r3, #32
 8012d0e:	ea47 0003 	orrgt.w	r0, r7, r3
 8012d12:	fa04 f003 	lslle.w	r0, r4, r3
 8012d16:	f7ed fc15 	bl	8000544 <__aeabi_ui2d>
 8012d1a:	2201      	movs	r2, #1
 8012d1c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012d20:	3e01      	subs	r6, #1
 8012d22:	9214      	str	r2, [sp, #80]	@ 0x50
 8012d24:	e777      	b.n	8012c16 <_dtoa_r+0xd6>
 8012d26:	2301      	movs	r3, #1
 8012d28:	e7b8      	b.n	8012c9c <_dtoa_r+0x15c>
 8012d2a:	9012      	str	r0, [sp, #72]	@ 0x48
 8012d2c:	e7b7      	b.n	8012c9e <_dtoa_r+0x15e>
 8012d2e:	427b      	negs	r3, r7
 8012d30:	930a      	str	r3, [sp, #40]	@ 0x28
 8012d32:	2300      	movs	r3, #0
 8012d34:	eba8 0807 	sub.w	r8, r8, r7
 8012d38:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012d3a:	e7c4      	b.n	8012cc6 <_dtoa_r+0x186>
 8012d3c:	2300      	movs	r3, #0
 8012d3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012d40:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	dc36      	bgt.n	8012db4 <_dtoa_r+0x274>
 8012d46:	2301      	movs	r3, #1
 8012d48:	9300      	str	r3, [sp, #0]
 8012d4a:	9307      	str	r3, [sp, #28]
 8012d4c:	461a      	mov	r2, r3
 8012d4e:	920e      	str	r2, [sp, #56]	@ 0x38
 8012d50:	e00b      	b.n	8012d6a <_dtoa_r+0x22a>
 8012d52:	2301      	movs	r3, #1
 8012d54:	e7f3      	b.n	8012d3e <_dtoa_r+0x1fe>
 8012d56:	2300      	movs	r3, #0
 8012d58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012d5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012d5c:	18fb      	adds	r3, r7, r3
 8012d5e:	9300      	str	r3, [sp, #0]
 8012d60:	3301      	adds	r3, #1
 8012d62:	2b01      	cmp	r3, #1
 8012d64:	9307      	str	r3, [sp, #28]
 8012d66:	bfb8      	it	lt
 8012d68:	2301      	movlt	r3, #1
 8012d6a:	2100      	movs	r1, #0
 8012d6c:	2204      	movs	r2, #4
 8012d6e:	f102 0014 	add.w	r0, r2, #20
 8012d72:	4298      	cmp	r0, r3
 8012d74:	d922      	bls.n	8012dbc <_dtoa_r+0x27c>
 8012d76:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 8012d7a:	4658      	mov	r0, fp
 8012d7c:	f000 fffa 	bl	8013d74 <_Balloc>
 8012d80:	4682      	mov	sl, r0
 8012d82:	2800      	cmp	r0, #0
 8012d84:	d13c      	bne.n	8012e00 <_dtoa_r+0x2c0>
 8012d86:	4b1a      	ldr	r3, [pc, #104]	@ (8012df0 <_dtoa_r+0x2b0>)
 8012d88:	4602      	mov	r2, r0
 8012d8a:	f240 11af 	movw	r1, #431	@ 0x1af
 8012d8e:	4819      	ldr	r0, [pc, #100]	@ (8012df4 <_dtoa_r+0x2b4>)
 8012d90:	f7fe fb8e 	bl	80114b0 <__assert_func>
 8012d94:	2301      	movs	r3, #1
 8012d96:	e7df      	b.n	8012d58 <_dtoa_r+0x218>
 8012d98:	2401      	movs	r4, #1
 8012d9a:	2300      	movs	r3, #0
 8012d9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d9e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012da0:	f04f 33ff 	mov.w	r3, #4294967295
 8012da4:	9300      	str	r3, [sp, #0]
 8012da6:	9307      	str	r3, [sp, #28]
 8012da8:	2200      	movs	r2, #0
 8012daa:	2312      	movs	r3, #18
 8012dac:	e7cf      	b.n	8012d4e <_dtoa_r+0x20e>
 8012dae:	2301      	movs	r3, #1
 8012db0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012db2:	e7f5      	b.n	8012da0 <_dtoa_r+0x260>
 8012db4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012db6:	9300      	str	r3, [sp, #0]
 8012db8:	9307      	str	r3, [sp, #28]
 8012dba:	e7d6      	b.n	8012d6a <_dtoa_r+0x22a>
 8012dbc:	3101      	adds	r1, #1
 8012dbe:	0052      	lsls	r2, r2, #1
 8012dc0:	e7d5      	b.n	8012d6e <_dtoa_r+0x22e>
 8012dc2:	bf00      	nop
 8012dc4:	f3af 8000 	nop.w
 8012dc8:	636f4361 	.word	0x636f4361
 8012dcc:	3fd287a7 	.word	0x3fd287a7
 8012dd0:	8b60c8b3 	.word	0x8b60c8b3
 8012dd4:	3fc68a28 	.word	0x3fc68a28
 8012dd8:	509f79fb 	.word	0x509f79fb
 8012ddc:	3fd34413 	.word	0x3fd34413
 8012de0:	7ff00000 	.word	0x7ff00000
 8012de4:	0801b9b7 	.word	0x0801b9b7
 8012de8:	3ff80000 	.word	0x3ff80000
 8012dec:	0801bab0 	.word	0x0801bab0
 8012df0:	0801b9b8 	.word	0x0801b9b8
 8012df4:	0801b9c9 	.word	0x0801b9c9
 8012df8:	0801b9b2 	.word	0x0801b9b2
 8012dfc:	0801b9b6 	.word	0x0801b9b6
 8012e00:	9b07      	ldr	r3, [sp, #28]
 8012e02:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 8012e06:	2b0e      	cmp	r3, #14
 8012e08:	f200 80a4 	bhi.w	8012f54 <_dtoa_r+0x414>
 8012e0c:	2c00      	cmp	r4, #0
 8012e0e:	f000 80a1 	beq.w	8012f54 <_dtoa_r+0x414>
 8012e12:	2f00      	cmp	r7, #0
 8012e14:	dd33      	ble.n	8012e7e <_dtoa_r+0x33e>
 8012e16:	4bae      	ldr	r3, [pc, #696]	@ (80130d0 <_dtoa_r+0x590>)
 8012e18:	f007 020f 	and.w	r2, r7, #15
 8012e1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012e20:	ed93 7b00 	vldr	d7, [r3]
 8012e24:	05f8      	lsls	r0, r7, #23
 8012e26:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012e2a:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012e2e:	d516      	bpl.n	8012e5e <_dtoa_r+0x31e>
 8012e30:	4ba8      	ldr	r3, [pc, #672]	@ (80130d4 <_dtoa_r+0x594>)
 8012e32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012e36:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012e3a:	f7ed fd27 	bl	800088c <__aeabi_ddiv>
 8012e3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012e42:	f004 040f 	and.w	r4, r4, #15
 8012e46:	2603      	movs	r6, #3
 8012e48:	4da2      	ldr	r5, [pc, #648]	@ (80130d4 <_dtoa_r+0x594>)
 8012e4a:	b954      	cbnz	r4, 8012e62 <_dtoa_r+0x322>
 8012e4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012e54:	f7ed fd1a 	bl	800088c <__aeabi_ddiv>
 8012e58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012e5c:	e028      	b.n	8012eb0 <_dtoa_r+0x370>
 8012e5e:	2602      	movs	r6, #2
 8012e60:	e7f2      	b.n	8012e48 <_dtoa_r+0x308>
 8012e62:	07e1      	lsls	r1, r4, #31
 8012e64:	d508      	bpl.n	8012e78 <_dtoa_r+0x338>
 8012e66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e6a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012e6e:	f7ed fbe3 	bl	8000638 <__aeabi_dmul>
 8012e72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012e76:	3601      	adds	r6, #1
 8012e78:	1064      	asrs	r4, r4, #1
 8012e7a:	3508      	adds	r5, #8
 8012e7c:	e7e5      	b.n	8012e4a <_dtoa_r+0x30a>
 8012e7e:	f000 80d2 	beq.w	8013026 <_dtoa_r+0x4e6>
 8012e82:	427c      	negs	r4, r7
 8012e84:	4b92      	ldr	r3, [pc, #584]	@ (80130d0 <_dtoa_r+0x590>)
 8012e86:	4d93      	ldr	r5, [pc, #588]	@ (80130d4 <_dtoa_r+0x594>)
 8012e88:	f004 020f 	and.w	r2, r4, #15
 8012e8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012e98:	f7ed fbce 	bl	8000638 <__aeabi_dmul>
 8012e9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012ea0:	1124      	asrs	r4, r4, #4
 8012ea2:	2300      	movs	r3, #0
 8012ea4:	2602      	movs	r6, #2
 8012ea6:	2c00      	cmp	r4, #0
 8012ea8:	f040 80b2 	bne.w	8013010 <_dtoa_r+0x4d0>
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	d1d3      	bne.n	8012e58 <_dtoa_r+0x318>
 8012eb0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012eb2:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	f000 80b7 	beq.w	801302a <_dtoa_r+0x4ea>
 8012ebc:	4b86      	ldr	r3, [pc, #536]	@ (80130d8 <_dtoa_r+0x598>)
 8012ebe:	2200      	movs	r2, #0
 8012ec0:	4620      	mov	r0, r4
 8012ec2:	4629      	mov	r1, r5
 8012ec4:	f7ed fe2a 	bl	8000b1c <__aeabi_dcmplt>
 8012ec8:	2800      	cmp	r0, #0
 8012eca:	f000 80ae 	beq.w	801302a <_dtoa_r+0x4ea>
 8012ece:	9b07      	ldr	r3, [sp, #28]
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	f000 80aa 	beq.w	801302a <_dtoa_r+0x4ea>
 8012ed6:	9b00      	ldr	r3, [sp, #0]
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	dd37      	ble.n	8012f4c <_dtoa_r+0x40c>
 8012edc:	1e7b      	subs	r3, r7, #1
 8012ede:	9304      	str	r3, [sp, #16]
 8012ee0:	4620      	mov	r0, r4
 8012ee2:	4b7e      	ldr	r3, [pc, #504]	@ (80130dc <_dtoa_r+0x59c>)
 8012ee4:	2200      	movs	r2, #0
 8012ee6:	4629      	mov	r1, r5
 8012ee8:	f7ed fba6 	bl	8000638 <__aeabi_dmul>
 8012eec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012ef0:	9c00      	ldr	r4, [sp, #0]
 8012ef2:	3601      	adds	r6, #1
 8012ef4:	4630      	mov	r0, r6
 8012ef6:	f7ed fb35 	bl	8000564 <__aeabi_i2d>
 8012efa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012efe:	f7ed fb9b 	bl	8000638 <__aeabi_dmul>
 8012f02:	4b77      	ldr	r3, [pc, #476]	@ (80130e0 <_dtoa_r+0x5a0>)
 8012f04:	2200      	movs	r2, #0
 8012f06:	f7ed f9e1 	bl	80002cc <__adddf3>
 8012f0a:	4605      	mov	r5, r0
 8012f0c:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012f10:	2c00      	cmp	r4, #0
 8012f12:	f040 808d 	bne.w	8013030 <_dtoa_r+0x4f0>
 8012f16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f1a:	4b72      	ldr	r3, [pc, #456]	@ (80130e4 <_dtoa_r+0x5a4>)
 8012f1c:	2200      	movs	r2, #0
 8012f1e:	f7ed f9d3 	bl	80002c8 <__aeabi_dsub>
 8012f22:	4602      	mov	r2, r0
 8012f24:	460b      	mov	r3, r1
 8012f26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012f2a:	462a      	mov	r2, r5
 8012f2c:	4633      	mov	r3, r6
 8012f2e:	f7ed fe13 	bl	8000b58 <__aeabi_dcmpgt>
 8012f32:	2800      	cmp	r0, #0
 8012f34:	f040 828c 	bne.w	8013450 <_dtoa_r+0x910>
 8012f38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f3c:	462a      	mov	r2, r5
 8012f3e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012f42:	f7ed fdeb 	bl	8000b1c <__aeabi_dcmplt>
 8012f46:	2800      	cmp	r0, #0
 8012f48:	f040 8129 	bne.w	801319e <_dtoa_r+0x65e>
 8012f4c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8012f50:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8012f54:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	f2c0 815b 	blt.w	8013212 <_dtoa_r+0x6d2>
 8012f5c:	2f0e      	cmp	r7, #14
 8012f5e:	f300 8158 	bgt.w	8013212 <_dtoa_r+0x6d2>
 8012f62:	4b5b      	ldr	r3, [pc, #364]	@ (80130d0 <_dtoa_r+0x590>)
 8012f64:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012f68:	ed93 7b00 	vldr	d7, [r3]
 8012f6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	ed8d 7b00 	vstr	d7, [sp]
 8012f74:	da03      	bge.n	8012f7e <_dtoa_r+0x43e>
 8012f76:	9b07      	ldr	r3, [sp, #28]
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	f340 8102 	ble.w	8013182 <_dtoa_r+0x642>
 8012f7e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012f82:	4656      	mov	r6, sl
 8012f84:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f88:	4620      	mov	r0, r4
 8012f8a:	4629      	mov	r1, r5
 8012f8c:	f7ed fc7e 	bl	800088c <__aeabi_ddiv>
 8012f90:	f7ed fe02 	bl	8000b98 <__aeabi_d2iz>
 8012f94:	4680      	mov	r8, r0
 8012f96:	f7ed fae5 	bl	8000564 <__aeabi_i2d>
 8012f9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f9e:	f7ed fb4b 	bl	8000638 <__aeabi_dmul>
 8012fa2:	4602      	mov	r2, r0
 8012fa4:	460b      	mov	r3, r1
 8012fa6:	4620      	mov	r0, r4
 8012fa8:	4629      	mov	r1, r5
 8012faa:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012fae:	f7ed f98b 	bl	80002c8 <__aeabi_dsub>
 8012fb2:	f806 4b01 	strb.w	r4, [r6], #1
 8012fb6:	9d07      	ldr	r5, [sp, #28]
 8012fb8:	eba6 040a 	sub.w	r4, r6, sl
 8012fbc:	42a5      	cmp	r5, r4
 8012fbe:	4602      	mov	r2, r0
 8012fc0:	460b      	mov	r3, r1
 8012fc2:	f040 8118 	bne.w	80131f6 <_dtoa_r+0x6b6>
 8012fc6:	f7ed f981 	bl	80002cc <__adddf3>
 8012fca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012fce:	4604      	mov	r4, r0
 8012fd0:	460d      	mov	r5, r1
 8012fd2:	f7ed fdc1 	bl	8000b58 <__aeabi_dcmpgt>
 8012fd6:	2800      	cmp	r0, #0
 8012fd8:	f040 80fa 	bne.w	80131d0 <_dtoa_r+0x690>
 8012fdc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012fe0:	4620      	mov	r0, r4
 8012fe2:	4629      	mov	r1, r5
 8012fe4:	f7ed fd90 	bl	8000b08 <__aeabi_dcmpeq>
 8012fe8:	b118      	cbz	r0, 8012ff2 <_dtoa_r+0x4b2>
 8012fea:	f018 0f01 	tst.w	r8, #1
 8012fee:	f040 80ef 	bne.w	80131d0 <_dtoa_r+0x690>
 8012ff2:	4649      	mov	r1, r9
 8012ff4:	4658      	mov	r0, fp
 8012ff6:	f000 fee2 	bl	8013dbe <_Bfree>
 8012ffa:	2300      	movs	r3, #0
 8012ffc:	7033      	strb	r3, [r6, #0]
 8012ffe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013000:	3701      	adds	r7, #1
 8013002:	601f      	str	r7, [r3, #0]
 8013004:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013006:	2b00      	cmp	r3, #0
 8013008:	f43f add1 	beq.w	8012bae <_dtoa_r+0x6e>
 801300c:	601e      	str	r6, [r3, #0]
 801300e:	e5ce      	b.n	8012bae <_dtoa_r+0x6e>
 8013010:	07e2      	lsls	r2, r4, #31
 8013012:	d505      	bpl.n	8013020 <_dtoa_r+0x4e0>
 8013014:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013018:	f7ed fb0e 	bl	8000638 <__aeabi_dmul>
 801301c:	3601      	adds	r6, #1
 801301e:	2301      	movs	r3, #1
 8013020:	1064      	asrs	r4, r4, #1
 8013022:	3508      	adds	r5, #8
 8013024:	e73f      	b.n	8012ea6 <_dtoa_r+0x366>
 8013026:	2602      	movs	r6, #2
 8013028:	e742      	b.n	8012eb0 <_dtoa_r+0x370>
 801302a:	9c07      	ldr	r4, [sp, #28]
 801302c:	9704      	str	r7, [sp, #16]
 801302e:	e761      	b.n	8012ef4 <_dtoa_r+0x3b4>
 8013030:	4b27      	ldr	r3, [pc, #156]	@ (80130d0 <_dtoa_r+0x590>)
 8013032:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013034:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013038:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801303c:	4454      	add	r4, sl
 801303e:	2900      	cmp	r1, #0
 8013040:	d054      	beq.n	80130ec <_dtoa_r+0x5ac>
 8013042:	4929      	ldr	r1, [pc, #164]	@ (80130e8 <_dtoa_r+0x5a8>)
 8013044:	2000      	movs	r0, #0
 8013046:	f7ed fc21 	bl	800088c <__aeabi_ddiv>
 801304a:	4633      	mov	r3, r6
 801304c:	462a      	mov	r2, r5
 801304e:	f7ed f93b 	bl	80002c8 <__aeabi_dsub>
 8013052:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8013056:	4656      	mov	r6, sl
 8013058:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801305c:	f7ed fd9c 	bl	8000b98 <__aeabi_d2iz>
 8013060:	4605      	mov	r5, r0
 8013062:	f7ed fa7f 	bl	8000564 <__aeabi_i2d>
 8013066:	4602      	mov	r2, r0
 8013068:	460b      	mov	r3, r1
 801306a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801306e:	f7ed f92b 	bl	80002c8 <__aeabi_dsub>
 8013072:	3530      	adds	r5, #48	@ 0x30
 8013074:	4602      	mov	r2, r0
 8013076:	460b      	mov	r3, r1
 8013078:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801307c:	f806 5b01 	strb.w	r5, [r6], #1
 8013080:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8013084:	f7ed fd4a 	bl	8000b1c <__aeabi_dcmplt>
 8013088:	2800      	cmp	r0, #0
 801308a:	d172      	bne.n	8013172 <_dtoa_r+0x632>
 801308c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013090:	4911      	ldr	r1, [pc, #68]	@ (80130d8 <_dtoa_r+0x598>)
 8013092:	2000      	movs	r0, #0
 8013094:	f7ed f918 	bl	80002c8 <__aeabi_dsub>
 8013098:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801309c:	f7ed fd3e 	bl	8000b1c <__aeabi_dcmplt>
 80130a0:	2800      	cmp	r0, #0
 80130a2:	f040 8096 	bne.w	80131d2 <_dtoa_r+0x692>
 80130a6:	42a6      	cmp	r6, r4
 80130a8:	f43f af50 	beq.w	8012f4c <_dtoa_r+0x40c>
 80130ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80130b0:	4b0a      	ldr	r3, [pc, #40]	@ (80130dc <_dtoa_r+0x59c>)
 80130b2:	2200      	movs	r2, #0
 80130b4:	f7ed fac0 	bl	8000638 <__aeabi_dmul>
 80130b8:	4b08      	ldr	r3, [pc, #32]	@ (80130dc <_dtoa_r+0x59c>)
 80130ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80130be:	2200      	movs	r2, #0
 80130c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80130c4:	f7ed fab8 	bl	8000638 <__aeabi_dmul>
 80130c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80130cc:	e7c4      	b.n	8013058 <_dtoa_r+0x518>
 80130ce:	bf00      	nop
 80130d0:	0801bab0 	.word	0x0801bab0
 80130d4:	0801ba88 	.word	0x0801ba88
 80130d8:	3ff00000 	.word	0x3ff00000
 80130dc:	40240000 	.word	0x40240000
 80130e0:	401c0000 	.word	0x401c0000
 80130e4:	40140000 	.word	0x40140000
 80130e8:	3fe00000 	.word	0x3fe00000
 80130ec:	4631      	mov	r1, r6
 80130ee:	4628      	mov	r0, r5
 80130f0:	f7ed faa2 	bl	8000638 <__aeabi_dmul>
 80130f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80130f8:	9415      	str	r4, [sp, #84]	@ 0x54
 80130fa:	4656      	mov	r6, sl
 80130fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013100:	f7ed fd4a 	bl	8000b98 <__aeabi_d2iz>
 8013104:	4605      	mov	r5, r0
 8013106:	f7ed fa2d 	bl	8000564 <__aeabi_i2d>
 801310a:	4602      	mov	r2, r0
 801310c:	460b      	mov	r3, r1
 801310e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013112:	f7ed f8d9 	bl	80002c8 <__aeabi_dsub>
 8013116:	3530      	adds	r5, #48	@ 0x30
 8013118:	f806 5b01 	strb.w	r5, [r6], #1
 801311c:	4602      	mov	r2, r0
 801311e:	460b      	mov	r3, r1
 8013120:	42a6      	cmp	r6, r4
 8013122:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013126:	f04f 0200 	mov.w	r2, #0
 801312a:	d124      	bne.n	8013176 <_dtoa_r+0x636>
 801312c:	4bac      	ldr	r3, [pc, #688]	@ (80133e0 <_dtoa_r+0x8a0>)
 801312e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8013132:	f7ed f8cb 	bl	80002cc <__adddf3>
 8013136:	4602      	mov	r2, r0
 8013138:	460b      	mov	r3, r1
 801313a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801313e:	f7ed fd0b 	bl	8000b58 <__aeabi_dcmpgt>
 8013142:	2800      	cmp	r0, #0
 8013144:	d145      	bne.n	80131d2 <_dtoa_r+0x692>
 8013146:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801314a:	49a5      	ldr	r1, [pc, #660]	@ (80133e0 <_dtoa_r+0x8a0>)
 801314c:	2000      	movs	r0, #0
 801314e:	f7ed f8bb 	bl	80002c8 <__aeabi_dsub>
 8013152:	4602      	mov	r2, r0
 8013154:	460b      	mov	r3, r1
 8013156:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801315a:	f7ed fcdf 	bl	8000b1c <__aeabi_dcmplt>
 801315e:	2800      	cmp	r0, #0
 8013160:	f43f aef4 	beq.w	8012f4c <_dtoa_r+0x40c>
 8013164:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8013166:	1e73      	subs	r3, r6, #1
 8013168:	9315      	str	r3, [sp, #84]	@ 0x54
 801316a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801316e:	2b30      	cmp	r3, #48	@ 0x30
 8013170:	d0f8      	beq.n	8013164 <_dtoa_r+0x624>
 8013172:	9f04      	ldr	r7, [sp, #16]
 8013174:	e73d      	b.n	8012ff2 <_dtoa_r+0x4b2>
 8013176:	4b9b      	ldr	r3, [pc, #620]	@ (80133e4 <_dtoa_r+0x8a4>)
 8013178:	f7ed fa5e 	bl	8000638 <__aeabi_dmul>
 801317c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013180:	e7bc      	b.n	80130fc <_dtoa_r+0x5bc>
 8013182:	d10c      	bne.n	801319e <_dtoa_r+0x65e>
 8013184:	4b98      	ldr	r3, [pc, #608]	@ (80133e8 <_dtoa_r+0x8a8>)
 8013186:	2200      	movs	r2, #0
 8013188:	e9dd 0100 	ldrd	r0, r1, [sp]
 801318c:	f7ed fa54 	bl	8000638 <__aeabi_dmul>
 8013190:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013194:	f7ed fcd6 	bl	8000b44 <__aeabi_dcmpge>
 8013198:	2800      	cmp	r0, #0
 801319a:	f000 8157 	beq.w	801344c <_dtoa_r+0x90c>
 801319e:	2400      	movs	r4, #0
 80131a0:	4625      	mov	r5, r4
 80131a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80131a4:	43db      	mvns	r3, r3
 80131a6:	9304      	str	r3, [sp, #16]
 80131a8:	4656      	mov	r6, sl
 80131aa:	2700      	movs	r7, #0
 80131ac:	4621      	mov	r1, r4
 80131ae:	4658      	mov	r0, fp
 80131b0:	f000 fe05 	bl	8013dbe <_Bfree>
 80131b4:	2d00      	cmp	r5, #0
 80131b6:	d0dc      	beq.n	8013172 <_dtoa_r+0x632>
 80131b8:	b12f      	cbz	r7, 80131c6 <_dtoa_r+0x686>
 80131ba:	42af      	cmp	r7, r5
 80131bc:	d003      	beq.n	80131c6 <_dtoa_r+0x686>
 80131be:	4639      	mov	r1, r7
 80131c0:	4658      	mov	r0, fp
 80131c2:	f000 fdfc 	bl	8013dbe <_Bfree>
 80131c6:	4629      	mov	r1, r5
 80131c8:	4658      	mov	r0, fp
 80131ca:	f000 fdf8 	bl	8013dbe <_Bfree>
 80131ce:	e7d0      	b.n	8013172 <_dtoa_r+0x632>
 80131d0:	9704      	str	r7, [sp, #16]
 80131d2:	4633      	mov	r3, r6
 80131d4:	461e      	mov	r6, r3
 80131d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80131da:	2a39      	cmp	r2, #57	@ 0x39
 80131dc:	d107      	bne.n	80131ee <_dtoa_r+0x6ae>
 80131de:	459a      	cmp	sl, r3
 80131e0:	d1f8      	bne.n	80131d4 <_dtoa_r+0x694>
 80131e2:	9a04      	ldr	r2, [sp, #16]
 80131e4:	3201      	adds	r2, #1
 80131e6:	9204      	str	r2, [sp, #16]
 80131e8:	2230      	movs	r2, #48	@ 0x30
 80131ea:	f88a 2000 	strb.w	r2, [sl]
 80131ee:	781a      	ldrb	r2, [r3, #0]
 80131f0:	3201      	adds	r2, #1
 80131f2:	701a      	strb	r2, [r3, #0]
 80131f4:	e7bd      	b.n	8013172 <_dtoa_r+0x632>
 80131f6:	4b7b      	ldr	r3, [pc, #492]	@ (80133e4 <_dtoa_r+0x8a4>)
 80131f8:	2200      	movs	r2, #0
 80131fa:	f7ed fa1d 	bl	8000638 <__aeabi_dmul>
 80131fe:	2200      	movs	r2, #0
 8013200:	2300      	movs	r3, #0
 8013202:	4604      	mov	r4, r0
 8013204:	460d      	mov	r5, r1
 8013206:	f7ed fc7f 	bl	8000b08 <__aeabi_dcmpeq>
 801320a:	2800      	cmp	r0, #0
 801320c:	f43f aeba 	beq.w	8012f84 <_dtoa_r+0x444>
 8013210:	e6ef      	b.n	8012ff2 <_dtoa_r+0x4b2>
 8013212:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013214:	2a00      	cmp	r2, #0
 8013216:	f000 80db 	beq.w	80133d0 <_dtoa_r+0x890>
 801321a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801321c:	2a01      	cmp	r2, #1
 801321e:	f300 80bf 	bgt.w	80133a0 <_dtoa_r+0x860>
 8013222:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8013224:	2a00      	cmp	r2, #0
 8013226:	f000 80b7 	beq.w	8013398 <_dtoa_r+0x858>
 801322a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801322e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8013230:	4646      	mov	r6, r8
 8013232:	9a08      	ldr	r2, [sp, #32]
 8013234:	2101      	movs	r1, #1
 8013236:	441a      	add	r2, r3
 8013238:	4658      	mov	r0, fp
 801323a:	4498      	add	r8, r3
 801323c:	9208      	str	r2, [sp, #32]
 801323e:	f000 fe59 	bl	8013ef4 <__i2b>
 8013242:	4605      	mov	r5, r0
 8013244:	b15e      	cbz	r6, 801325e <_dtoa_r+0x71e>
 8013246:	9b08      	ldr	r3, [sp, #32]
 8013248:	2b00      	cmp	r3, #0
 801324a:	dd08      	ble.n	801325e <_dtoa_r+0x71e>
 801324c:	42b3      	cmp	r3, r6
 801324e:	9a08      	ldr	r2, [sp, #32]
 8013250:	bfa8      	it	ge
 8013252:	4633      	movge	r3, r6
 8013254:	eba8 0803 	sub.w	r8, r8, r3
 8013258:	1af6      	subs	r6, r6, r3
 801325a:	1ad3      	subs	r3, r2, r3
 801325c:	9308      	str	r3, [sp, #32]
 801325e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013260:	b1f3      	cbz	r3, 80132a0 <_dtoa_r+0x760>
 8013262:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013264:	2b00      	cmp	r3, #0
 8013266:	f000 80b7 	beq.w	80133d8 <_dtoa_r+0x898>
 801326a:	b18c      	cbz	r4, 8013290 <_dtoa_r+0x750>
 801326c:	4629      	mov	r1, r5
 801326e:	4622      	mov	r2, r4
 8013270:	4658      	mov	r0, fp
 8013272:	f000 feff 	bl	8014074 <__pow5mult>
 8013276:	464a      	mov	r2, r9
 8013278:	4601      	mov	r1, r0
 801327a:	4605      	mov	r5, r0
 801327c:	4658      	mov	r0, fp
 801327e:	f000 fe4f 	bl	8013f20 <__multiply>
 8013282:	4649      	mov	r1, r9
 8013284:	9004      	str	r0, [sp, #16]
 8013286:	4658      	mov	r0, fp
 8013288:	f000 fd99 	bl	8013dbe <_Bfree>
 801328c:	9b04      	ldr	r3, [sp, #16]
 801328e:	4699      	mov	r9, r3
 8013290:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013292:	1b1a      	subs	r2, r3, r4
 8013294:	d004      	beq.n	80132a0 <_dtoa_r+0x760>
 8013296:	4649      	mov	r1, r9
 8013298:	4658      	mov	r0, fp
 801329a:	f000 feeb 	bl	8014074 <__pow5mult>
 801329e:	4681      	mov	r9, r0
 80132a0:	2101      	movs	r1, #1
 80132a2:	4658      	mov	r0, fp
 80132a4:	f000 fe26 	bl	8013ef4 <__i2b>
 80132a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80132aa:	4604      	mov	r4, r0
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	f000 81cc 	beq.w	801364a <_dtoa_r+0xb0a>
 80132b2:	461a      	mov	r2, r3
 80132b4:	4601      	mov	r1, r0
 80132b6:	4658      	mov	r0, fp
 80132b8:	f000 fedc 	bl	8014074 <__pow5mult>
 80132bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80132be:	2b01      	cmp	r3, #1
 80132c0:	4604      	mov	r4, r0
 80132c2:	f300 8095 	bgt.w	80133f0 <_dtoa_r+0x8b0>
 80132c6:	9b02      	ldr	r3, [sp, #8]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	f040 8087 	bne.w	80133dc <_dtoa_r+0x89c>
 80132ce:	9b03      	ldr	r3, [sp, #12]
 80132d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	f040 8089 	bne.w	80133ec <_dtoa_r+0x8ac>
 80132da:	9b03      	ldr	r3, [sp, #12]
 80132dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80132e0:	0d1b      	lsrs	r3, r3, #20
 80132e2:	051b      	lsls	r3, r3, #20
 80132e4:	b12b      	cbz	r3, 80132f2 <_dtoa_r+0x7b2>
 80132e6:	9b08      	ldr	r3, [sp, #32]
 80132e8:	3301      	adds	r3, #1
 80132ea:	9308      	str	r3, [sp, #32]
 80132ec:	f108 0801 	add.w	r8, r8, #1
 80132f0:	2301      	movs	r3, #1
 80132f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80132f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	f000 81ad 	beq.w	8013656 <_dtoa_r+0xb16>
 80132fc:	6923      	ldr	r3, [r4, #16]
 80132fe:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013302:	6918      	ldr	r0, [r3, #16]
 8013304:	f000 fdaa 	bl	8013e5c <__hi0bits>
 8013308:	f1c0 0020 	rsb	r0, r0, #32
 801330c:	9b08      	ldr	r3, [sp, #32]
 801330e:	4418      	add	r0, r3
 8013310:	f010 001f 	ands.w	r0, r0, #31
 8013314:	d077      	beq.n	8013406 <_dtoa_r+0x8c6>
 8013316:	f1c0 0320 	rsb	r3, r0, #32
 801331a:	2b04      	cmp	r3, #4
 801331c:	dd6b      	ble.n	80133f6 <_dtoa_r+0x8b6>
 801331e:	9b08      	ldr	r3, [sp, #32]
 8013320:	f1c0 001c 	rsb	r0, r0, #28
 8013324:	4403      	add	r3, r0
 8013326:	4480      	add	r8, r0
 8013328:	4406      	add	r6, r0
 801332a:	9308      	str	r3, [sp, #32]
 801332c:	f1b8 0f00 	cmp.w	r8, #0
 8013330:	dd05      	ble.n	801333e <_dtoa_r+0x7fe>
 8013332:	4649      	mov	r1, r9
 8013334:	4642      	mov	r2, r8
 8013336:	4658      	mov	r0, fp
 8013338:	f000 fedc 	bl	80140f4 <__lshift>
 801333c:	4681      	mov	r9, r0
 801333e:	9b08      	ldr	r3, [sp, #32]
 8013340:	2b00      	cmp	r3, #0
 8013342:	dd05      	ble.n	8013350 <_dtoa_r+0x810>
 8013344:	4621      	mov	r1, r4
 8013346:	461a      	mov	r2, r3
 8013348:	4658      	mov	r0, fp
 801334a:	f000 fed3 	bl	80140f4 <__lshift>
 801334e:	4604      	mov	r4, r0
 8013350:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013352:	2b00      	cmp	r3, #0
 8013354:	d059      	beq.n	801340a <_dtoa_r+0x8ca>
 8013356:	4621      	mov	r1, r4
 8013358:	4648      	mov	r0, r9
 801335a:	f000 ff37 	bl	80141cc <__mcmp>
 801335e:	2800      	cmp	r0, #0
 8013360:	da53      	bge.n	801340a <_dtoa_r+0x8ca>
 8013362:	1e7b      	subs	r3, r7, #1
 8013364:	9304      	str	r3, [sp, #16]
 8013366:	4649      	mov	r1, r9
 8013368:	2300      	movs	r3, #0
 801336a:	220a      	movs	r2, #10
 801336c:	4658      	mov	r0, fp
 801336e:	f000 fd2f 	bl	8013dd0 <__multadd>
 8013372:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013374:	4681      	mov	r9, r0
 8013376:	2b00      	cmp	r3, #0
 8013378:	f000 816f 	beq.w	801365a <_dtoa_r+0xb1a>
 801337c:	2300      	movs	r3, #0
 801337e:	4629      	mov	r1, r5
 8013380:	220a      	movs	r2, #10
 8013382:	4658      	mov	r0, fp
 8013384:	f000 fd24 	bl	8013dd0 <__multadd>
 8013388:	9b00      	ldr	r3, [sp, #0]
 801338a:	2b00      	cmp	r3, #0
 801338c:	4605      	mov	r5, r0
 801338e:	dc67      	bgt.n	8013460 <_dtoa_r+0x920>
 8013390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013392:	2b02      	cmp	r3, #2
 8013394:	dc41      	bgt.n	801341a <_dtoa_r+0x8da>
 8013396:	e063      	b.n	8013460 <_dtoa_r+0x920>
 8013398:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801339a:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801339e:	e746      	b.n	801322e <_dtoa_r+0x6ee>
 80133a0:	9b07      	ldr	r3, [sp, #28]
 80133a2:	1e5c      	subs	r4, r3, #1
 80133a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80133a6:	42a3      	cmp	r3, r4
 80133a8:	bfbf      	itttt	lt
 80133aa:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80133ac:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80133ae:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80133b0:	1ae3      	sublt	r3, r4, r3
 80133b2:	bfb4      	ite	lt
 80133b4:	18d2      	addlt	r2, r2, r3
 80133b6:	1b1c      	subge	r4, r3, r4
 80133b8:	9b07      	ldr	r3, [sp, #28]
 80133ba:	bfbc      	itt	lt
 80133bc:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80133be:	2400      	movlt	r4, #0
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	bfb5      	itete	lt
 80133c4:	eba8 0603 	sublt.w	r6, r8, r3
 80133c8:	9b07      	ldrge	r3, [sp, #28]
 80133ca:	2300      	movlt	r3, #0
 80133cc:	4646      	movge	r6, r8
 80133ce:	e730      	b.n	8013232 <_dtoa_r+0x6f2>
 80133d0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80133d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80133d4:	4646      	mov	r6, r8
 80133d6:	e735      	b.n	8013244 <_dtoa_r+0x704>
 80133d8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80133da:	e75c      	b.n	8013296 <_dtoa_r+0x756>
 80133dc:	2300      	movs	r3, #0
 80133de:	e788      	b.n	80132f2 <_dtoa_r+0x7b2>
 80133e0:	3fe00000 	.word	0x3fe00000
 80133e4:	40240000 	.word	0x40240000
 80133e8:	40140000 	.word	0x40140000
 80133ec:	9b02      	ldr	r3, [sp, #8]
 80133ee:	e780      	b.n	80132f2 <_dtoa_r+0x7b2>
 80133f0:	2300      	movs	r3, #0
 80133f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80133f4:	e782      	b.n	80132fc <_dtoa_r+0x7bc>
 80133f6:	d099      	beq.n	801332c <_dtoa_r+0x7ec>
 80133f8:	9a08      	ldr	r2, [sp, #32]
 80133fa:	331c      	adds	r3, #28
 80133fc:	441a      	add	r2, r3
 80133fe:	4498      	add	r8, r3
 8013400:	441e      	add	r6, r3
 8013402:	9208      	str	r2, [sp, #32]
 8013404:	e792      	b.n	801332c <_dtoa_r+0x7ec>
 8013406:	4603      	mov	r3, r0
 8013408:	e7f6      	b.n	80133f8 <_dtoa_r+0x8b8>
 801340a:	9b07      	ldr	r3, [sp, #28]
 801340c:	9704      	str	r7, [sp, #16]
 801340e:	2b00      	cmp	r3, #0
 8013410:	dc20      	bgt.n	8013454 <_dtoa_r+0x914>
 8013412:	9300      	str	r3, [sp, #0]
 8013414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013416:	2b02      	cmp	r3, #2
 8013418:	dd1e      	ble.n	8013458 <_dtoa_r+0x918>
 801341a:	9b00      	ldr	r3, [sp, #0]
 801341c:	2b00      	cmp	r3, #0
 801341e:	f47f aec0 	bne.w	80131a2 <_dtoa_r+0x662>
 8013422:	4621      	mov	r1, r4
 8013424:	2205      	movs	r2, #5
 8013426:	4658      	mov	r0, fp
 8013428:	f000 fcd2 	bl	8013dd0 <__multadd>
 801342c:	4601      	mov	r1, r0
 801342e:	4604      	mov	r4, r0
 8013430:	4648      	mov	r0, r9
 8013432:	f000 fecb 	bl	80141cc <__mcmp>
 8013436:	2800      	cmp	r0, #0
 8013438:	f77f aeb3 	ble.w	80131a2 <_dtoa_r+0x662>
 801343c:	4656      	mov	r6, sl
 801343e:	2331      	movs	r3, #49	@ 0x31
 8013440:	f806 3b01 	strb.w	r3, [r6], #1
 8013444:	9b04      	ldr	r3, [sp, #16]
 8013446:	3301      	adds	r3, #1
 8013448:	9304      	str	r3, [sp, #16]
 801344a:	e6ae      	b.n	80131aa <_dtoa_r+0x66a>
 801344c:	9c07      	ldr	r4, [sp, #28]
 801344e:	9704      	str	r7, [sp, #16]
 8013450:	4625      	mov	r5, r4
 8013452:	e7f3      	b.n	801343c <_dtoa_r+0x8fc>
 8013454:	9b07      	ldr	r3, [sp, #28]
 8013456:	9300      	str	r3, [sp, #0]
 8013458:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801345a:	2b00      	cmp	r3, #0
 801345c:	f000 8101 	beq.w	8013662 <_dtoa_r+0xb22>
 8013460:	2e00      	cmp	r6, #0
 8013462:	dd05      	ble.n	8013470 <_dtoa_r+0x930>
 8013464:	4629      	mov	r1, r5
 8013466:	4632      	mov	r2, r6
 8013468:	4658      	mov	r0, fp
 801346a:	f000 fe43 	bl	80140f4 <__lshift>
 801346e:	4605      	mov	r5, r0
 8013470:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013472:	2b00      	cmp	r3, #0
 8013474:	d059      	beq.n	801352a <_dtoa_r+0x9ea>
 8013476:	6869      	ldr	r1, [r5, #4]
 8013478:	4658      	mov	r0, fp
 801347a:	f000 fc7b 	bl	8013d74 <_Balloc>
 801347e:	4606      	mov	r6, r0
 8013480:	b920      	cbnz	r0, 801348c <_dtoa_r+0x94c>
 8013482:	4b83      	ldr	r3, [pc, #524]	@ (8013690 <_dtoa_r+0xb50>)
 8013484:	4602      	mov	r2, r0
 8013486:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801348a:	e480      	b.n	8012d8e <_dtoa_r+0x24e>
 801348c:	692a      	ldr	r2, [r5, #16]
 801348e:	3202      	adds	r2, #2
 8013490:	0092      	lsls	r2, r2, #2
 8013492:	f105 010c 	add.w	r1, r5, #12
 8013496:	300c      	adds	r0, #12
 8013498:	f7ff fa6e 	bl	8012978 <memcpy>
 801349c:	2201      	movs	r2, #1
 801349e:	4631      	mov	r1, r6
 80134a0:	4658      	mov	r0, fp
 80134a2:	f000 fe27 	bl	80140f4 <__lshift>
 80134a6:	f10a 0301 	add.w	r3, sl, #1
 80134aa:	9307      	str	r3, [sp, #28]
 80134ac:	9b00      	ldr	r3, [sp, #0]
 80134ae:	4453      	add	r3, sl
 80134b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80134b2:	9b02      	ldr	r3, [sp, #8]
 80134b4:	f003 0301 	and.w	r3, r3, #1
 80134b8:	462f      	mov	r7, r5
 80134ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80134bc:	4605      	mov	r5, r0
 80134be:	9b07      	ldr	r3, [sp, #28]
 80134c0:	4621      	mov	r1, r4
 80134c2:	3b01      	subs	r3, #1
 80134c4:	4648      	mov	r0, r9
 80134c6:	9300      	str	r3, [sp, #0]
 80134c8:	f7ff fab1 	bl	8012a2e <quorem>
 80134cc:	4639      	mov	r1, r7
 80134ce:	9002      	str	r0, [sp, #8]
 80134d0:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80134d4:	4648      	mov	r0, r9
 80134d6:	f000 fe79 	bl	80141cc <__mcmp>
 80134da:	462a      	mov	r2, r5
 80134dc:	9008      	str	r0, [sp, #32]
 80134de:	4621      	mov	r1, r4
 80134e0:	4658      	mov	r0, fp
 80134e2:	f000 fe8f 	bl	8014204 <__mdiff>
 80134e6:	68c2      	ldr	r2, [r0, #12]
 80134e8:	4606      	mov	r6, r0
 80134ea:	bb02      	cbnz	r2, 801352e <_dtoa_r+0x9ee>
 80134ec:	4601      	mov	r1, r0
 80134ee:	4648      	mov	r0, r9
 80134f0:	f000 fe6c 	bl	80141cc <__mcmp>
 80134f4:	4602      	mov	r2, r0
 80134f6:	4631      	mov	r1, r6
 80134f8:	4658      	mov	r0, fp
 80134fa:	920e      	str	r2, [sp, #56]	@ 0x38
 80134fc:	f000 fc5f 	bl	8013dbe <_Bfree>
 8013500:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013502:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013504:	9e07      	ldr	r6, [sp, #28]
 8013506:	ea43 0102 	orr.w	r1, r3, r2
 801350a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801350c:	4319      	orrs	r1, r3
 801350e:	d110      	bne.n	8013532 <_dtoa_r+0x9f2>
 8013510:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8013514:	d029      	beq.n	801356a <_dtoa_r+0xa2a>
 8013516:	9b08      	ldr	r3, [sp, #32]
 8013518:	2b00      	cmp	r3, #0
 801351a:	dd02      	ble.n	8013522 <_dtoa_r+0x9e2>
 801351c:	9b02      	ldr	r3, [sp, #8]
 801351e:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8013522:	9b00      	ldr	r3, [sp, #0]
 8013524:	f883 8000 	strb.w	r8, [r3]
 8013528:	e640      	b.n	80131ac <_dtoa_r+0x66c>
 801352a:	4628      	mov	r0, r5
 801352c:	e7bb      	b.n	80134a6 <_dtoa_r+0x966>
 801352e:	2201      	movs	r2, #1
 8013530:	e7e1      	b.n	80134f6 <_dtoa_r+0x9b6>
 8013532:	9b08      	ldr	r3, [sp, #32]
 8013534:	2b00      	cmp	r3, #0
 8013536:	db04      	blt.n	8013542 <_dtoa_r+0xa02>
 8013538:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801353a:	430b      	orrs	r3, r1
 801353c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801353e:	430b      	orrs	r3, r1
 8013540:	d120      	bne.n	8013584 <_dtoa_r+0xa44>
 8013542:	2a00      	cmp	r2, #0
 8013544:	dded      	ble.n	8013522 <_dtoa_r+0x9e2>
 8013546:	4649      	mov	r1, r9
 8013548:	2201      	movs	r2, #1
 801354a:	4658      	mov	r0, fp
 801354c:	f000 fdd2 	bl	80140f4 <__lshift>
 8013550:	4621      	mov	r1, r4
 8013552:	4681      	mov	r9, r0
 8013554:	f000 fe3a 	bl	80141cc <__mcmp>
 8013558:	2800      	cmp	r0, #0
 801355a:	dc03      	bgt.n	8013564 <_dtoa_r+0xa24>
 801355c:	d1e1      	bne.n	8013522 <_dtoa_r+0x9e2>
 801355e:	f018 0f01 	tst.w	r8, #1
 8013562:	d0de      	beq.n	8013522 <_dtoa_r+0x9e2>
 8013564:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8013568:	d1d8      	bne.n	801351c <_dtoa_r+0x9dc>
 801356a:	9a00      	ldr	r2, [sp, #0]
 801356c:	2339      	movs	r3, #57	@ 0x39
 801356e:	7013      	strb	r3, [r2, #0]
 8013570:	4633      	mov	r3, r6
 8013572:	461e      	mov	r6, r3
 8013574:	3b01      	subs	r3, #1
 8013576:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801357a:	2a39      	cmp	r2, #57	@ 0x39
 801357c:	d052      	beq.n	8013624 <_dtoa_r+0xae4>
 801357e:	3201      	adds	r2, #1
 8013580:	701a      	strb	r2, [r3, #0]
 8013582:	e613      	b.n	80131ac <_dtoa_r+0x66c>
 8013584:	2a00      	cmp	r2, #0
 8013586:	dd07      	ble.n	8013598 <_dtoa_r+0xa58>
 8013588:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801358c:	d0ed      	beq.n	801356a <_dtoa_r+0xa2a>
 801358e:	9a00      	ldr	r2, [sp, #0]
 8013590:	f108 0301 	add.w	r3, r8, #1
 8013594:	7013      	strb	r3, [r2, #0]
 8013596:	e609      	b.n	80131ac <_dtoa_r+0x66c>
 8013598:	9b07      	ldr	r3, [sp, #28]
 801359a:	9a07      	ldr	r2, [sp, #28]
 801359c:	f803 8c01 	strb.w	r8, [r3, #-1]
 80135a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80135a2:	4293      	cmp	r3, r2
 80135a4:	d028      	beq.n	80135f8 <_dtoa_r+0xab8>
 80135a6:	4649      	mov	r1, r9
 80135a8:	2300      	movs	r3, #0
 80135aa:	220a      	movs	r2, #10
 80135ac:	4658      	mov	r0, fp
 80135ae:	f000 fc0f 	bl	8013dd0 <__multadd>
 80135b2:	42af      	cmp	r7, r5
 80135b4:	4681      	mov	r9, r0
 80135b6:	f04f 0300 	mov.w	r3, #0
 80135ba:	f04f 020a 	mov.w	r2, #10
 80135be:	4639      	mov	r1, r7
 80135c0:	4658      	mov	r0, fp
 80135c2:	d107      	bne.n	80135d4 <_dtoa_r+0xa94>
 80135c4:	f000 fc04 	bl	8013dd0 <__multadd>
 80135c8:	4607      	mov	r7, r0
 80135ca:	4605      	mov	r5, r0
 80135cc:	9b07      	ldr	r3, [sp, #28]
 80135ce:	3301      	adds	r3, #1
 80135d0:	9307      	str	r3, [sp, #28]
 80135d2:	e774      	b.n	80134be <_dtoa_r+0x97e>
 80135d4:	f000 fbfc 	bl	8013dd0 <__multadd>
 80135d8:	4629      	mov	r1, r5
 80135da:	4607      	mov	r7, r0
 80135dc:	2300      	movs	r3, #0
 80135de:	220a      	movs	r2, #10
 80135e0:	4658      	mov	r0, fp
 80135e2:	f000 fbf5 	bl	8013dd0 <__multadd>
 80135e6:	4605      	mov	r5, r0
 80135e8:	e7f0      	b.n	80135cc <_dtoa_r+0xa8c>
 80135ea:	9b00      	ldr	r3, [sp, #0]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	bfcc      	ite	gt
 80135f0:	461e      	movgt	r6, r3
 80135f2:	2601      	movle	r6, #1
 80135f4:	4456      	add	r6, sl
 80135f6:	2700      	movs	r7, #0
 80135f8:	4649      	mov	r1, r9
 80135fa:	2201      	movs	r2, #1
 80135fc:	4658      	mov	r0, fp
 80135fe:	f000 fd79 	bl	80140f4 <__lshift>
 8013602:	4621      	mov	r1, r4
 8013604:	4681      	mov	r9, r0
 8013606:	f000 fde1 	bl	80141cc <__mcmp>
 801360a:	2800      	cmp	r0, #0
 801360c:	dcb0      	bgt.n	8013570 <_dtoa_r+0xa30>
 801360e:	d102      	bne.n	8013616 <_dtoa_r+0xad6>
 8013610:	f018 0f01 	tst.w	r8, #1
 8013614:	d1ac      	bne.n	8013570 <_dtoa_r+0xa30>
 8013616:	4633      	mov	r3, r6
 8013618:	461e      	mov	r6, r3
 801361a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801361e:	2a30      	cmp	r2, #48	@ 0x30
 8013620:	d0fa      	beq.n	8013618 <_dtoa_r+0xad8>
 8013622:	e5c3      	b.n	80131ac <_dtoa_r+0x66c>
 8013624:	459a      	cmp	sl, r3
 8013626:	d1a4      	bne.n	8013572 <_dtoa_r+0xa32>
 8013628:	9b04      	ldr	r3, [sp, #16]
 801362a:	3301      	adds	r3, #1
 801362c:	9304      	str	r3, [sp, #16]
 801362e:	2331      	movs	r3, #49	@ 0x31
 8013630:	f88a 3000 	strb.w	r3, [sl]
 8013634:	e5ba      	b.n	80131ac <_dtoa_r+0x66c>
 8013636:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013638:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8013694 <_dtoa_r+0xb54>
 801363c:	2b00      	cmp	r3, #0
 801363e:	f43f aab6 	beq.w	8012bae <_dtoa_r+0x6e>
 8013642:	f10a 0308 	add.w	r3, sl, #8
 8013646:	f7ff bab0 	b.w	8012baa <_dtoa_r+0x6a>
 801364a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801364c:	2b01      	cmp	r3, #1
 801364e:	f77f ae3a 	ble.w	80132c6 <_dtoa_r+0x786>
 8013652:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013654:	930a      	str	r3, [sp, #40]	@ 0x28
 8013656:	2001      	movs	r0, #1
 8013658:	e658      	b.n	801330c <_dtoa_r+0x7cc>
 801365a:	9b00      	ldr	r3, [sp, #0]
 801365c:	2b00      	cmp	r3, #0
 801365e:	f77f aed9 	ble.w	8013414 <_dtoa_r+0x8d4>
 8013662:	4656      	mov	r6, sl
 8013664:	4621      	mov	r1, r4
 8013666:	4648      	mov	r0, r9
 8013668:	f7ff f9e1 	bl	8012a2e <quorem>
 801366c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8013670:	f806 8b01 	strb.w	r8, [r6], #1
 8013674:	9b00      	ldr	r3, [sp, #0]
 8013676:	eba6 020a 	sub.w	r2, r6, sl
 801367a:	4293      	cmp	r3, r2
 801367c:	ddb5      	ble.n	80135ea <_dtoa_r+0xaaa>
 801367e:	4649      	mov	r1, r9
 8013680:	2300      	movs	r3, #0
 8013682:	220a      	movs	r2, #10
 8013684:	4658      	mov	r0, fp
 8013686:	f000 fba3 	bl	8013dd0 <__multadd>
 801368a:	4681      	mov	r9, r0
 801368c:	e7ea      	b.n	8013664 <_dtoa_r+0xb24>
 801368e:	bf00      	nop
 8013690:	0801b9b8 	.word	0x0801b9b8
 8013694:	0801b9a9 	.word	0x0801b9a9

08013698 <_malloc_trim_r>:
 8013698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801369c:	4606      	mov	r6, r0
 801369e:	2008      	movs	r0, #8
 80136a0:	4689      	mov	r9, r1
 80136a2:	f002 fb8b 	bl	8015dbc <sysconf>
 80136a6:	4f24      	ldr	r7, [pc, #144]	@ (8013738 <_malloc_trim_r+0xa0>)
 80136a8:	4680      	mov	r8, r0
 80136aa:	4630      	mov	r0, r6
 80136ac:	f000 fb56 	bl	8013d5c <__malloc_lock>
 80136b0:	68bb      	ldr	r3, [r7, #8]
 80136b2:	685d      	ldr	r5, [r3, #4]
 80136b4:	f025 0503 	bic.w	r5, r5, #3
 80136b8:	f1a5 0411 	sub.w	r4, r5, #17
 80136bc:	eba4 0409 	sub.w	r4, r4, r9
 80136c0:	4444      	add	r4, r8
 80136c2:	fbb4 f4f8 	udiv	r4, r4, r8
 80136c6:	3c01      	subs	r4, #1
 80136c8:	fb08 f404 	mul.w	r4, r8, r4
 80136cc:	45a0      	cmp	r8, r4
 80136ce:	dd05      	ble.n	80136dc <_malloc_trim_r+0x44>
 80136d0:	4630      	mov	r0, r6
 80136d2:	f000 fb49 	bl	8013d68 <__malloc_unlock>
 80136d6:	2000      	movs	r0, #0
 80136d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80136dc:	2100      	movs	r1, #0
 80136de:	4630      	mov	r0, r6
 80136e0:	f002 fb48 	bl	8015d74 <_sbrk_r>
 80136e4:	68bb      	ldr	r3, [r7, #8]
 80136e6:	442b      	add	r3, r5
 80136e8:	4298      	cmp	r0, r3
 80136ea:	d1f1      	bne.n	80136d0 <_malloc_trim_r+0x38>
 80136ec:	4261      	negs	r1, r4
 80136ee:	4630      	mov	r0, r6
 80136f0:	f002 fb40 	bl	8015d74 <_sbrk_r>
 80136f4:	3001      	adds	r0, #1
 80136f6:	d110      	bne.n	801371a <_malloc_trim_r+0x82>
 80136f8:	2100      	movs	r1, #0
 80136fa:	4630      	mov	r0, r6
 80136fc:	f002 fb3a 	bl	8015d74 <_sbrk_r>
 8013700:	68ba      	ldr	r2, [r7, #8]
 8013702:	1a83      	subs	r3, r0, r2
 8013704:	2b0f      	cmp	r3, #15
 8013706:	dde3      	ble.n	80136d0 <_malloc_trim_r+0x38>
 8013708:	490c      	ldr	r1, [pc, #48]	@ (801373c <_malloc_trim_r+0xa4>)
 801370a:	6809      	ldr	r1, [r1, #0]
 801370c:	1a40      	subs	r0, r0, r1
 801370e:	490c      	ldr	r1, [pc, #48]	@ (8013740 <_malloc_trim_r+0xa8>)
 8013710:	f043 0301 	orr.w	r3, r3, #1
 8013714:	6008      	str	r0, [r1, #0]
 8013716:	6053      	str	r3, [r2, #4]
 8013718:	e7da      	b.n	80136d0 <_malloc_trim_r+0x38>
 801371a:	68bb      	ldr	r3, [r7, #8]
 801371c:	4a08      	ldr	r2, [pc, #32]	@ (8013740 <_malloc_trim_r+0xa8>)
 801371e:	1b2d      	subs	r5, r5, r4
 8013720:	f045 0501 	orr.w	r5, r5, #1
 8013724:	605d      	str	r5, [r3, #4]
 8013726:	6813      	ldr	r3, [r2, #0]
 8013728:	4630      	mov	r0, r6
 801372a:	1b1b      	subs	r3, r3, r4
 801372c:	6013      	str	r3, [r2, #0]
 801372e:	f000 fb1b 	bl	8013d68 <__malloc_unlock>
 8013732:	2001      	movs	r0, #1
 8013734:	e7d0      	b.n	80136d8 <_malloc_trim_r+0x40>
 8013736:	bf00      	nop
 8013738:	200004d4 	.word	0x200004d4
 801373c:	200004cc 	.word	0x200004cc
 8013740:	200016c4 	.word	0x200016c4

08013744 <_free_r>:
 8013744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013746:	4604      	mov	r4, r0
 8013748:	460f      	mov	r7, r1
 801374a:	2900      	cmp	r1, #0
 801374c:	f000 80b1 	beq.w	80138b2 <_free_r+0x16e>
 8013750:	f000 fb04 	bl	8013d5c <__malloc_lock>
 8013754:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8013758:	4d56      	ldr	r5, [pc, #344]	@ (80138b4 <_free_r+0x170>)
 801375a:	f022 0001 	bic.w	r0, r2, #1
 801375e:	f1a7 0308 	sub.w	r3, r7, #8
 8013762:	eb03 0c00 	add.w	ip, r3, r0
 8013766:	68a9      	ldr	r1, [r5, #8]
 8013768:	f8dc 6004 	ldr.w	r6, [ip, #4]
 801376c:	4561      	cmp	r1, ip
 801376e:	f026 0603 	bic.w	r6, r6, #3
 8013772:	f002 0201 	and.w	r2, r2, #1
 8013776:	d11b      	bne.n	80137b0 <_free_r+0x6c>
 8013778:	4406      	add	r6, r0
 801377a:	b93a      	cbnz	r2, 801378c <_free_r+0x48>
 801377c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8013780:	1a9b      	subs	r3, r3, r2
 8013782:	4416      	add	r6, r2
 8013784:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8013788:	60ca      	str	r2, [r1, #12]
 801378a:	6091      	str	r1, [r2, #8]
 801378c:	f046 0201 	orr.w	r2, r6, #1
 8013790:	605a      	str	r2, [r3, #4]
 8013792:	60ab      	str	r3, [r5, #8]
 8013794:	4b48      	ldr	r3, [pc, #288]	@ (80138b8 <_free_r+0x174>)
 8013796:	681b      	ldr	r3, [r3, #0]
 8013798:	42b3      	cmp	r3, r6
 801379a:	d804      	bhi.n	80137a6 <_free_r+0x62>
 801379c:	4b47      	ldr	r3, [pc, #284]	@ (80138bc <_free_r+0x178>)
 801379e:	4620      	mov	r0, r4
 80137a0:	6819      	ldr	r1, [r3, #0]
 80137a2:	f7ff ff79 	bl	8013698 <_malloc_trim_r>
 80137a6:	4620      	mov	r0, r4
 80137a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80137ac:	f000 badc 	b.w	8013d68 <__malloc_unlock>
 80137b0:	f8cc 6004 	str.w	r6, [ip, #4]
 80137b4:	2a00      	cmp	r2, #0
 80137b6:	d138      	bne.n	801382a <_free_r+0xe6>
 80137b8:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80137bc:	1a5b      	subs	r3, r3, r1
 80137be:	4408      	add	r0, r1
 80137c0:	6899      	ldr	r1, [r3, #8]
 80137c2:	f105 0708 	add.w	r7, r5, #8
 80137c6:	42b9      	cmp	r1, r7
 80137c8:	d031      	beq.n	801382e <_free_r+0xea>
 80137ca:	68df      	ldr	r7, [r3, #12]
 80137cc:	60cf      	str	r7, [r1, #12]
 80137ce:	60b9      	str	r1, [r7, #8]
 80137d0:	eb0c 0106 	add.w	r1, ip, r6
 80137d4:	6849      	ldr	r1, [r1, #4]
 80137d6:	07c9      	lsls	r1, r1, #31
 80137d8:	d40b      	bmi.n	80137f2 <_free_r+0xae>
 80137da:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80137de:	4430      	add	r0, r6
 80137e0:	bb3a      	cbnz	r2, 8013832 <_free_r+0xee>
 80137e2:	4e37      	ldr	r6, [pc, #220]	@ (80138c0 <_free_r+0x17c>)
 80137e4:	42b1      	cmp	r1, r6
 80137e6:	d124      	bne.n	8013832 <_free_r+0xee>
 80137e8:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80137ec:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80137f0:	2201      	movs	r2, #1
 80137f2:	f040 0101 	orr.w	r1, r0, #1
 80137f6:	6059      	str	r1, [r3, #4]
 80137f8:	5018      	str	r0, [r3, r0]
 80137fa:	2a00      	cmp	r2, #0
 80137fc:	d1d3      	bne.n	80137a6 <_free_r+0x62>
 80137fe:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8013802:	d21b      	bcs.n	801383c <_free_r+0xf8>
 8013804:	08c2      	lsrs	r2, r0, #3
 8013806:	2101      	movs	r1, #1
 8013808:	0940      	lsrs	r0, r0, #5
 801380a:	4081      	lsls	r1, r0
 801380c:	6868      	ldr	r0, [r5, #4]
 801380e:	3201      	adds	r2, #1
 8013810:	4301      	orrs	r1, r0
 8013812:	6069      	str	r1, [r5, #4]
 8013814:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 8013818:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 801381c:	3908      	subs	r1, #8
 801381e:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8013822:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8013826:	60c3      	str	r3, [r0, #12]
 8013828:	e7bd      	b.n	80137a6 <_free_r+0x62>
 801382a:	2200      	movs	r2, #0
 801382c:	e7d0      	b.n	80137d0 <_free_r+0x8c>
 801382e:	2201      	movs	r2, #1
 8013830:	e7ce      	b.n	80137d0 <_free_r+0x8c>
 8013832:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8013836:	60ce      	str	r6, [r1, #12]
 8013838:	60b1      	str	r1, [r6, #8]
 801383a:	e7da      	b.n	80137f2 <_free_r+0xae>
 801383c:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8013840:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8013844:	d214      	bcs.n	8013870 <_free_r+0x12c>
 8013846:	0982      	lsrs	r2, r0, #6
 8013848:	3238      	adds	r2, #56	@ 0x38
 801384a:	1c51      	adds	r1, r2, #1
 801384c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8013850:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8013854:	428e      	cmp	r6, r1
 8013856:	d125      	bne.n	80138a4 <_free_r+0x160>
 8013858:	2001      	movs	r0, #1
 801385a:	1092      	asrs	r2, r2, #2
 801385c:	fa00 f202 	lsl.w	r2, r0, r2
 8013860:	6868      	ldr	r0, [r5, #4]
 8013862:	4302      	orrs	r2, r0
 8013864:	606a      	str	r2, [r5, #4]
 8013866:	e9c3 1602 	strd	r1, r6, [r3, #8]
 801386a:	60b3      	str	r3, [r6, #8]
 801386c:	60cb      	str	r3, [r1, #12]
 801386e:	e79a      	b.n	80137a6 <_free_r+0x62>
 8013870:	2a14      	cmp	r2, #20
 8013872:	d801      	bhi.n	8013878 <_free_r+0x134>
 8013874:	325b      	adds	r2, #91	@ 0x5b
 8013876:	e7e8      	b.n	801384a <_free_r+0x106>
 8013878:	2a54      	cmp	r2, #84	@ 0x54
 801387a:	d802      	bhi.n	8013882 <_free_r+0x13e>
 801387c:	0b02      	lsrs	r2, r0, #12
 801387e:	326e      	adds	r2, #110	@ 0x6e
 8013880:	e7e3      	b.n	801384a <_free_r+0x106>
 8013882:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8013886:	d802      	bhi.n	801388e <_free_r+0x14a>
 8013888:	0bc2      	lsrs	r2, r0, #15
 801388a:	3277      	adds	r2, #119	@ 0x77
 801388c:	e7dd      	b.n	801384a <_free_r+0x106>
 801388e:	f240 5154 	movw	r1, #1364	@ 0x554
 8013892:	428a      	cmp	r2, r1
 8013894:	bf9a      	itte	ls
 8013896:	0c82      	lsrls	r2, r0, #18
 8013898:	327c      	addls	r2, #124	@ 0x7c
 801389a:	227e      	movhi	r2, #126	@ 0x7e
 801389c:	e7d5      	b.n	801384a <_free_r+0x106>
 801389e:	6889      	ldr	r1, [r1, #8]
 80138a0:	428e      	cmp	r6, r1
 80138a2:	d004      	beq.n	80138ae <_free_r+0x16a>
 80138a4:	684a      	ldr	r2, [r1, #4]
 80138a6:	f022 0203 	bic.w	r2, r2, #3
 80138aa:	4282      	cmp	r2, r0
 80138ac:	d8f7      	bhi.n	801389e <_free_r+0x15a>
 80138ae:	68ce      	ldr	r6, [r1, #12]
 80138b0:	e7d9      	b.n	8013866 <_free_r+0x122>
 80138b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80138b4:	200004d4 	.word	0x200004d4
 80138b8:	200004d0 	.word	0x200004d0
 80138bc:	200016f4 	.word	0x200016f4
 80138c0:	200004dc 	.word	0x200004dc

080138c4 <_malloc_r>:
 80138c4:	f101 030b 	add.w	r3, r1, #11
 80138c8:	2b16      	cmp	r3, #22
 80138ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138ce:	4605      	mov	r5, r0
 80138d0:	d906      	bls.n	80138e0 <_malloc_r+0x1c>
 80138d2:	f033 0707 	bics.w	r7, r3, #7
 80138d6:	d504      	bpl.n	80138e2 <_malloc_r+0x1e>
 80138d8:	230c      	movs	r3, #12
 80138da:	602b      	str	r3, [r5, #0]
 80138dc:	2400      	movs	r4, #0
 80138de:	e1a3      	b.n	8013c28 <_malloc_r+0x364>
 80138e0:	2710      	movs	r7, #16
 80138e2:	42b9      	cmp	r1, r7
 80138e4:	d8f8      	bhi.n	80138d8 <_malloc_r+0x14>
 80138e6:	4628      	mov	r0, r5
 80138e8:	f000 fa38 	bl	8013d5c <__malloc_lock>
 80138ec:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 80138f0:	4eaf      	ldr	r6, [pc, #700]	@ (8013bb0 <_malloc_r+0x2ec>)
 80138f2:	d237      	bcs.n	8013964 <_malloc_r+0xa0>
 80138f4:	f107 0208 	add.w	r2, r7, #8
 80138f8:	4432      	add	r2, r6
 80138fa:	f1a2 0108 	sub.w	r1, r2, #8
 80138fe:	6854      	ldr	r4, [r2, #4]
 8013900:	428c      	cmp	r4, r1
 8013902:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8013906:	d102      	bne.n	801390e <_malloc_r+0x4a>
 8013908:	68d4      	ldr	r4, [r2, #12]
 801390a:	42a2      	cmp	r2, r4
 801390c:	d010      	beq.n	8013930 <_malloc_r+0x6c>
 801390e:	6863      	ldr	r3, [r4, #4]
 8013910:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8013914:	f023 0303 	bic.w	r3, r3, #3
 8013918:	60ca      	str	r2, [r1, #12]
 801391a:	4423      	add	r3, r4
 801391c:	6091      	str	r1, [r2, #8]
 801391e:	685a      	ldr	r2, [r3, #4]
 8013920:	f042 0201 	orr.w	r2, r2, #1
 8013924:	605a      	str	r2, [r3, #4]
 8013926:	4628      	mov	r0, r5
 8013928:	f000 fa1e 	bl	8013d68 <__malloc_unlock>
 801392c:	3408      	adds	r4, #8
 801392e:	e17b      	b.n	8013c28 <_malloc_r+0x364>
 8013930:	3302      	adds	r3, #2
 8013932:	6934      	ldr	r4, [r6, #16]
 8013934:	499f      	ldr	r1, [pc, #636]	@ (8013bb4 <_malloc_r+0x2f0>)
 8013936:	428c      	cmp	r4, r1
 8013938:	d077      	beq.n	8013a2a <_malloc_r+0x166>
 801393a:	6862      	ldr	r2, [r4, #4]
 801393c:	f022 0c03 	bic.w	ip, r2, #3
 8013940:	ebac 0007 	sub.w	r0, ip, r7
 8013944:	280f      	cmp	r0, #15
 8013946:	dd48      	ble.n	80139da <_malloc_r+0x116>
 8013948:	19e2      	adds	r2, r4, r7
 801394a:	f040 0301 	orr.w	r3, r0, #1
 801394e:	f047 0701 	orr.w	r7, r7, #1
 8013952:	6067      	str	r7, [r4, #4]
 8013954:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8013958:	e9c2 1102 	strd	r1, r1, [r2, #8]
 801395c:	6053      	str	r3, [r2, #4]
 801395e:	f844 000c 	str.w	r0, [r4, ip]
 8013962:	e7e0      	b.n	8013926 <_malloc_r+0x62>
 8013964:	0a7b      	lsrs	r3, r7, #9
 8013966:	d02a      	beq.n	80139be <_malloc_r+0xfa>
 8013968:	2b04      	cmp	r3, #4
 801396a:	d812      	bhi.n	8013992 <_malloc_r+0xce>
 801396c:	09bb      	lsrs	r3, r7, #6
 801396e:	3338      	adds	r3, #56	@ 0x38
 8013970:	1c5a      	adds	r2, r3, #1
 8013972:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8013976:	f1a2 0c08 	sub.w	ip, r2, #8
 801397a:	6854      	ldr	r4, [r2, #4]
 801397c:	4564      	cmp	r4, ip
 801397e:	d006      	beq.n	801398e <_malloc_r+0xca>
 8013980:	6862      	ldr	r2, [r4, #4]
 8013982:	f022 0203 	bic.w	r2, r2, #3
 8013986:	1bd0      	subs	r0, r2, r7
 8013988:	280f      	cmp	r0, #15
 801398a:	dd1c      	ble.n	80139c6 <_malloc_r+0x102>
 801398c:	3b01      	subs	r3, #1
 801398e:	3301      	adds	r3, #1
 8013990:	e7cf      	b.n	8013932 <_malloc_r+0x6e>
 8013992:	2b14      	cmp	r3, #20
 8013994:	d801      	bhi.n	801399a <_malloc_r+0xd6>
 8013996:	335b      	adds	r3, #91	@ 0x5b
 8013998:	e7ea      	b.n	8013970 <_malloc_r+0xac>
 801399a:	2b54      	cmp	r3, #84	@ 0x54
 801399c:	d802      	bhi.n	80139a4 <_malloc_r+0xe0>
 801399e:	0b3b      	lsrs	r3, r7, #12
 80139a0:	336e      	adds	r3, #110	@ 0x6e
 80139a2:	e7e5      	b.n	8013970 <_malloc_r+0xac>
 80139a4:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 80139a8:	d802      	bhi.n	80139b0 <_malloc_r+0xec>
 80139aa:	0bfb      	lsrs	r3, r7, #15
 80139ac:	3377      	adds	r3, #119	@ 0x77
 80139ae:	e7df      	b.n	8013970 <_malloc_r+0xac>
 80139b0:	f240 5254 	movw	r2, #1364	@ 0x554
 80139b4:	4293      	cmp	r3, r2
 80139b6:	d804      	bhi.n	80139c2 <_malloc_r+0xfe>
 80139b8:	0cbb      	lsrs	r3, r7, #18
 80139ba:	337c      	adds	r3, #124	@ 0x7c
 80139bc:	e7d8      	b.n	8013970 <_malloc_r+0xac>
 80139be:	233f      	movs	r3, #63	@ 0x3f
 80139c0:	e7d6      	b.n	8013970 <_malloc_r+0xac>
 80139c2:	237e      	movs	r3, #126	@ 0x7e
 80139c4:	e7d4      	b.n	8013970 <_malloc_r+0xac>
 80139c6:	2800      	cmp	r0, #0
 80139c8:	68e1      	ldr	r1, [r4, #12]
 80139ca:	db04      	blt.n	80139d6 <_malloc_r+0x112>
 80139cc:	68a3      	ldr	r3, [r4, #8]
 80139ce:	60d9      	str	r1, [r3, #12]
 80139d0:	608b      	str	r3, [r1, #8]
 80139d2:	18a3      	adds	r3, r4, r2
 80139d4:	e7a3      	b.n	801391e <_malloc_r+0x5a>
 80139d6:	460c      	mov	r4, r1
 80139d8:	e7d0      	b.n	801397c <_malloc_r+0xb8>
 80139da:	2800      	cmp	r0, #0
 80139dc:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80139e0:	db07      	blt.n	80139f2 <_malloc_r+0x12e>
 80139e2:	44a4      	add	ip, r4
 80139e4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80139e8:	f043 0301 	orr.w	r3, r3, #1
 80139ec:	f8cc 3004 	str.w	r3, [ip, #4]
 80139f0:	e799      	b.n	8013926 <_malloc_r+0x62>
 80139f2:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 80139f6:	6870      	ldr	r0, [r6, #4]
 80139f8:	f080 8095 	bcs.w	8013b26 <_malloc_r+0x262>
 80139fc:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8013a00:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8013a04:	f04f 0c01 	mov.w	ip, #1
 8013a08:	3201      	adds	r2, #1
 8013a0a:	fa0c fc0e 	lsl.w	ip, ip, lr
 8013a0e:	ea4c 0000 	orr.w	r0, ip, r0
 8013a12:	6070      	str	r0, [r6, #4]
 8013a14:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8013a18:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8013a1c:	3808      	subs	r0, #8
 8013a1e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8013a22:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8013a26:	f8cc 400c 	str.w	r4, [ip, #12]
 8013a2a:	1098      	asrs	r0, r3, #2
 8013a2c:	2201      	movs	r2, #1
 8013a2e:	4082      	lsls	r2, r0
 8013a30:	6870      	ldr	r0, [r6, #4]
 8013a32:	4290      	cmp	r0, r2
 8013a34:	d326      	bcc.n	8013a84 <_malloc_r+0x1c0>
 8013a36:	4210      	tst	r0, r2
 8013a38:	d106      	bne.n	8013a48 <_malloc_r+0x184>
 8013a3a:	f023 0303 	bic.w	r3, r3, #3
 8013a3e:	0052      	lsls	r2, r2, #1
 8013a40:	4210      	tst	r0, r2
 8013a42:	f103 0304 	add.w	r3, r3, #4
 8013a46:	d0fa      	beq.n	8013a3e <_malloc_r+0x17a>
 8013a48:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8013a4c:	46c1      	mov	r9, r8
 8013a4e:	469e      	mov	lr, r3
 8013a50:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8013a54:	454c      	cmp	r4, r9
 8013a56:	f040 80b9 	bne.w	8013bcc <_malloc_r+0x308>
 8013a5a:	f10e 0e01 	add.w	lr, lr, #1
 8013a5e:	f01e 0f03 	tst.w	lr, #3
 8013a62:	f109 0908 	add.w	r9, r9, #8
 8013a66:	d1f3      	bne.n	8013a50 <_malloc_r+0x18c>
 8013a68:	0798      	lsls	r0, r3, #30
 8013a6a:	f040 80e3 	bne.w	8013c34 <_malloc_r+0x370>
 8013a6e:	6873      	ldr	r3, [r6, #4]
 8013a70:	ea23 0302 	bic.w	r3, r3, r2
 8013a74:	6073      	str	r3, [r6, #4]
 8013a76:	6870      	ldr	r0, [r6, #4]
 8013a78:	0052      	lsls	r2, r2, #1
 8013a7a:	4290      	cmp	r0, r2
 8013a7c:	d302      	bcc.n	8013a84 <_malloc_r+0x1c0>
 8013a7e:	2a00      	cmp	r2, #0
 8013a80:	f040 80e5 	bne.w	8013c4e <_malloc_r+0x38a>
 8013a84:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8013a88:	f8da 3004 	ldr.w	r3, [sl, #4]
 8013a8c:	f023 0903 	bic.w	r9, r3, #3
 8013a90:	45b9      	cmp	r9, r7
 8013a92:	d304      	bcc.n	8013a9e <_malloc_r+0x1da>
 8013a94:	eba9 0207 	sub.w	r2, r9, r7
 8013a98:	2a0f      	cmp	r2, #15
 8013a9a:	f300 8141 	bgt.w	8013d20 <_malloc_r+0x45c>
 8013a9e:	4b46      	ldr	r3, [pc, #280]	@ (8013bb8 <_malloc_r+0x2f4>)
 8013aa0:	6819      	ldr	r1, [r3, #0]
 8013aa2:	3110      	adds	r1, #16
 8013aa4:	4439      	add	r1, r7
 8013aa6:	2008      	movs	r0, #8
 8013aa8:	9101      	str	r1, [sp, #4]
 8013aaa:	f002 f987 	bl	8015dbc <sysconf>
 8013aae:	4a43      	ldr	r2, [pc, #268]	@ (8013bbc <_malloc_r+0x2f8>)
 8013ab0:	9901      	ldr	r1, [sp, #4]
 8013ab2:	6813      	ldr	r3, [r2, #0]
 8013ab4:	3301      	adds	r3, #1
 8013ab6:	bf1f      	itttt	ne
 8013ab8:	f101 31ff 	addne.w	r1, r1, #4294967295
 8013abc:	1809      	addne	r1, r1, r0
 8013abe:	4243      	negne	r3, r0
 8013ac0:	4019      	andne	r1, r3
 8013ac2:	4680      	mov	r8, r0
 8013ac4:	4628      	mov	r0, r5
 8013ac6:	9101      	str	r1, [sp, #4]
 8013ac8:	f002 f954 	bl	8015d74 <_sbrk_r>
 8013acc:	1c42      	adds	r2, r0, #1
 8013ace:	eb0a 0b09 	add.w	fp, sl, r9
 8013ad2:	4604      	mov	r4, r0
 8013ad4:	f000 80f7 	beq.w	8013cc6 <_malloc_r+0x402>
 8013ad8:	4583      	cmp	fp, r0
 8013ada:	9901      	ldr	r1, [sp, #4]
 8013adc:	4a37      	ldr	r2, [pc, #220]	@ (8013bbc <_malloc_r+0x2f8>)
 8013ade:	d902      	bls.n	8013ae6 <_malloc_r+0x222>
 8013ae0:	45b2      	cmp	sl, r6
 8013ae2:	f040 80f0 	bne.w	8013cc6 <_malloc_r+0x402>
 8013ae6:	4b36      	ldr	r3, [pc, #216]	@ (8013bc0 <_malloc_r+0x2fc>)
 8013ae8:	6818      	ldr	r0, [r3, #0]
 8013aea:	45a3      	cmp	fp, r4
 8013aec:	eb00 0e01 	add.w	lr, r0, r1
 8013af0:	f8c3 e000 	str.w	lr, [r3]
 8013af4:	f108 3cff 	add.w	ip, r8, #4294967295
 8013af8:	f040 80ab 	bne.w	8013c52 <_malloc_r+0x38e>
 8013afc:	ea1b 0f0c 	tst.w	fp, ip
 8013b00:	f040 80a7 	bne.w	8013c52 <_malloc_r+0x38e>
 8013b04:	68b2      	ldr	r2, [r6, #8]
 8013b06:	4449      	add	r1, r9
 8013b08:	f041 0101 	orr.w	r1, r1, #1
 8013b0c:	6051      	str	r1, [r2, #4]
 8013b0e:	4a2d      	ldr	r2, [pc, #180]	@ (8013bc4 <_malloc_r+0x300>)
 8013b10:	681b      	ldr	r3, [r3, #0]
 8013b12:	6811      	ldr	r1, [r2, #0]
 8013b14:	428b      	cmp	r3, r1
 8013b16:	bf88      	it	hi
 8013b18:	6013      	strhi	r3, [r2, #0]
 8013b1a:	4a2b      	ldr	r2, [pc, #172]	@ (8013bc8 <_malloc_r+0x304>)
 8013b1c:	6811      	ldr	r1, [r2, #0]
 8013b1e:	428b      	cmp	r3, r1
 8013b20:	bf88      	it	hi
 8013b22:	6013      	strhi	r3, [r2, #0]
 8013b24:	e0cf      	b.n	8013cc6 <_malloc_r+0x402>
 8013b26:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8013b2a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8013b2e:	d218      	bcs.n	8013b62 <_malloc_r+0x29e>
 8013b30:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8013b34:	3238      	adds	r2, #56	@ 0x38
 8013b36:	f102 0e01 	add.w	lr, r2, #1
 8013b3a:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8013b3e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8013b42:	45f0      	cmp	r8, lr
 8013b44:	d12b      	bne.n	8013b9e <_malloc_r+0x2da>
 8013b46:	1092      	asrs	r2, r2, #2
 8013b48:	f04f 0c01 	mov.w	ip, #1
 8013b4c:	fa0c f202 	lsl.w	r2, ip, r2
 8013b50:	4302      	orrs	r2, r0
 8013b52:	6072      	str	r2, [r6, #4]
 8013b54:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8013b58:	f8c8 4008 	str.w	r4, [r8, #8]
 8013b5c:	f8ce 400c 	str.w	r4, [lr, #12]
 8013b60:	e763      	b.n	8013a2a <_malloc_r+0x166>
 8013b62:	2a14      	cmp	r2, #20
 8013b64:	d801      	bhi.n	8013b6a <_malloc_r+0x2a6>
 8013b66:	325b      	adds	r2, #91	@ 0x5b
 8013b68:	e7e5      	b.n	8013b36 <_malloc_r+0x272>
 8013b6a:	2a54      	cmp	r2, #84	@ 0x54
 8013b6c:	d803      	bhi.n	8013b76 <_malloc_r+0x2b2>
 8013b6e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8013b72:	326e      	adds	r2, #110	@ 0x6e
 8013b74:	e7df      	b.n	8013b36 <_malloc_r+0x272>
 8013b76:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8013b7a:	d803      	bhi.n	8013b84 <_malloc_r+0x2c0>
 8013b7c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8013b80:	3277      	adds	r2, #119	@ 0x77
 8013b82:	e7d8      	b.n	8013b36 <_malloc_r+0x272>
 8013b84:	f240 5e54 	movw	lr, #1364	@ 0x554
 8013b88:	4572      	cmp	r2, lr
 8013b8a:	bf9a      	itte	ls
 8013b8c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8013b90:	327c      	addls	r2, #124	@ 0x7c
 8013b92:	227e      	movhi	r2, #126	@ 0x7e
 8013b94:	e7cf      	b.n	8013b36 <_malloc_r+0x272>
 8013b96:	f8de e008 	ldr.w	lr, [lr, #8]
 8013b9a:	45f0      	cmp	r8, lr
 8013b9c:	d005      	beq.n	8013baa <_malloc_r+0x2e6>
 8013b9e:	f8de 2004 	ldr.w	r2, [lr, #4]
 8013ba2:	f022 0203 	bic.w	r2, r2, #3
 8013ba6:	4562      	cmp	r2, ip
 8013ba8:	d8f5      	bhi.n	8013b96 <_malloc_r+0x2d2>
 8013baa:	f8de 800c 	ldr.w	r8, [lr, #12]
 8013bae:	e7d1      	b.n	8013b54 <_malloc_r+0x290>
 8013bb0:	200004d4 	.word	0x200004d4
 8013bb4:	200004dc 	.word	0x200004dc
 8013bb8:	200016f4 	.word	0x200016f4
 8013bbc:	200004cc 	.word	0x200004cc
 8013bc0:	200016c4 	.word	0x200016c4
 8013bc4:	200016f0 	.word	0x200016f0
 8013bc8:	200016ec 	.word	0x200016ec
 8013bcc:	6860      	ldr	r0, [r4, #4]
 8013bce:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8013bd2:	f020 0003 	bic.w	r0, r0, #3
 8013bd6:	eba0 0a07 	sub.w	sl, r0, r7
 8013bda:	f1ba 0f0f 	cmp.w	sl, #15
 8013bde:	dd12      	ble.n	8013c06 <_malloc_r+0x342>
 8013be0:	68a3      	ldr	r3, [r4, #8]
 8013be2:	19e2      	adds	r2, r4, r7
 8013be4:	f047 0701 	orr.w	r7, r7, #1
 8013be8:	6067      	str	r7, [r4, #4]
 8013bea:	f8c3 c00c 	str.w	ip, [r3, #12]
 8013bee:	f8cc 3008 	str.w	r3, [ip, #8]
 8013bf2:	f04a 0301 	orr.w	r3, sl, #1
 8013bf6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8013bfa:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8013bfe:	6053      	str	r3, [r2, #4]
 8013c00:	f844 a000 	str.w	sl, [r4, r0]
 8013c04:	e68f      	b.n	8013926 <_malloc_r+0x62>
 8013c06:	f1ba 0f00 	cmp.w	sl, #0
 8013c0a:	db11      	blt.n	8013c30 <_malloc_r+0x36c>
 8013c0c:	4420      	add	r0, r4
 8013c0e:	6843      	ldr	r3, [r0, #4]
 8013c10:	f043 0301 	orr.w	r3, r3, #1
 8013c14:	6043      	str	r3, [r0, #4]
 8013c16:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8013c1a:	4628      	mov	r0, r5
 8013c1c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8013c20:	f8cc 3008 	str.w	r3, [ip, #8]
 8013c24:	f000 f8a0 	bl	8013d68 <__malloc_unlock>
 8013c28:	4620      	mov	r0, r4
 8013c2a:	b003      	add	sp, #12
 8013c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c30:	4664      	mov	r4, ip
 8013c32:	e70f      	b.n	8013a54 <_malloc_r+0x190>
 8013c34:	f858 0908 	ldr.w	r0, [r8], #-8
 8013c38:	4540      	cmp	r0, r8
 8013c3a:	f103 33ff 	add.w	r3, r3, #4294967295
 8013c3e:	f43f af13 	beq.w	8013a68 <_malloc_r+0x1a4>
 8013c42:	e718      	b.n	8013a76 <_malloc_r+0x1b2>
 8013c44:	3304      	adds	r3, #4
 8013c46:	0052      	lsls	r2, r2, #1
 8013c48:	4210      	tst	r0, r2
 8013c4a:	d0fb      	beq.n	8013c44 <_malloc_r+0x380>
 8013c4c:	e6fc      	b.n	8013a48 <_malloc_r+0x184>
 8013c4e:	4673      	mov	r3, lr
 8013c50:	e7fa      	b.n	8013c48 <_malloc_r+0x384>
 8013c52:	6810      	ldr	r0, [r2, #0]
 8013c54:	3001      	adds	r0, #1
 8013c56:	bf1b      	ittet	ne
 8013c58:	eba4 0b0b 	subne.w	fp, r4, fp
 8013c5c:	eb0b 020e 	addne.w	r2, fp, lr
 8013c60:	6014      	streq	r4, [r2, #0]
 8013c62:	601a      	strne	r2, [r3, #0]
 8013c64:	f014 0b07 	ands.w	fp, r4, #7
 8013c68:	bf1a      	itte	ne
 8013c6a:	f1cb 0008 	rsbne	r0, fp, #8
 8013c6e:	1824      	addne	r4, r4, r0
 8013c70:	4658      	moveq	r0, fp
 8013c72:	1862      	adds	r2, r4, r1
 8013c74:	ea02 010c 	and.w	r1, r2, ip
 8013c78:	4480      	add	r8, r0
 8013c7a:	eba8 0801 	sub.w	r8, r8, r1
 8013c7e:	ea08 080c 	and.w	r8, r8, ip
 8013c82:	4641      	mov	r1, r8
 8013c84:	4628      	mov	r0, r5
 8013c86:	9201      	str	r2, [sp, #4]
 8013c88:	f002 f874 	bl	8015d74 <_sbrk_r>
 8013c8c:	1c43      	adds	r3, r0, #1
 8013c8e:	9a01      	ldr	r2, [sp, #4]
 8013c90:	4b28      	ldr	r3, [pc, #160]	@ (8013d34 <_malloc_r+0x470>)
 8013c92:	d107      	bne.n	8013ca4 <_malloc_r+0x3e0>
 8013c94:	f1bb 0f00 	cmp.w	fp, #0
 8013c98:	d023      	beq.n	8013ce2 <_malloc_r+0x41e>
 8013c9a:	f1ab 0008 	sub.w	r0, fp, #8
 8013c9e:	4410      	add	r0, r2
 8013ca0:	f04f 0800 	mov.w	r8, #0
 8013ca4:	681a      	ldr	r2, [r3, #0]
 8013ca6:	60b4      	str	r4, [r6, #8]
 8013ca8:	1b00      	subs	r0, r0, r4
 8013caa:	4440      	add	r0, r8
 8013cac:	4442      	add	r2, r8
 8013cae:	f040 0001 	orr.w	r0, r0, #1
 8013cb2:	45b2      	cmp	sl, r6
 8013cb4:	601a      	str	r2, [r3, #0]
 8013cb6:	6060      	str	r0, [r4, #4]
 8013cb8:	f43f af29 	beq.w	8013b0e <_malloc_r+0x24a>
 8013cbc:	f1b9 0f0f 	cmp.w	r9, #15
 8013cc0:	d812      	bhi.n	8013ce8 <_malloc_r+0x424>
 8013cc2:	2301      	movs	r3, #1
 8013cc4:	6063      	str	r3, [r4, #4]
 8013cc6:	68b3      	ldr	r3, [r6, #8]
 8013cc8:	685b      	ldr	r3, [r3, #4]
 8013cca:	f023 0303 	bic.w	r3, r3, #3
 8013cce:	42bb      	cmp	r3, r7
 8013cd0:	eba3 0207 	sub.w	r2, r3, r7
 8013cd4:	d301      	bcc.n	8013cda <_malloc_r+0x416>
 8013cd6:	2a0f      	cmp	r2, #15
 8013cd8:	dc22      	bgt.n	8013d20 <_malloc_r+0x45c>
 8013cda:	4628      	mov	r0, r5
 8013cdc:	f000 f844 	bl	8013d68 <__malloc_unlock>
 8013ce0:	e5fc      	b.n	80138dc <_malloc_r+0x18>
 8013ce2:	4610      	mov	r0, r2
 8013ce4:	46d8      	mov	r8, fp
 8013ce6:	e7dd      	b.n	8013ca4 <_malloc_r+0x3e0>
 8013ce8:	f8da 2004 	ldr.w	r2, [sl, #4]
 8013cec:	f1a9 090c 	sub.w	r9, r9, #12
 8013cf0:	f029 0907 	bic.w	r9, r9, #7
 8013cf4:	f002 0201 	and.w	r2, r2, #1
 8013cf8:	ea42 0209 	orr.w	r2, r2, r9
 8013cfc:	f8ca 2004 	str.w	r2, [sl, #4]
 8013d00:	2105      	movs	r1, #5
 8013d02:	eb0a 0209 	add.w	r2, sl, r9
 8013d06:	f1b9 0f0f 	cmp.w	r9, #15
 8013d0a:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8013d0e:	f67f aefe 	bls.w	8013b0e <_malloc_r+0x24a>
 8013d12:	f10a 0108 	add.w	r1, sl, #8
 8013d16:	4628      	mov	r0, r5
 8013d18:	f7ff fd14 	bl	8013744 <_free_r>
 8013d1c:	4b05      	ldr	r3, [pc, #20]	@ (8013d34 <_malloc_r+0x470>)
 8013d1e:	e6f6      	b.n	8013b0e <_malloc_r+0x24a>
 8013d20:	68b4      	ldr	r4, [r6, #8]
 8013d22:	f047 0301 	orr.w	r3, r7, #1
 8013d26:	4427      	add	r7, r4
 8013d28:	f042 0201 	orr.w	r2, r2, #1
 8013d2c:	6063      	str	r3, [r4, #4]
 8013d2e:	60b7      	str	r7, [r6, #8]
 8013d30:	607a      	str	r2, [r7, #4]
 8013d32:	e5f8      	b.n	8013926 <_malloc_r+0x62>
 8013d34:	200016c4 	.word	0x200016c4

08013d38 <__ascii_mbtowc>:
 8013d38:	b082      	sub	sp, #8
 8013d3a:	b901      	cbnz	r1, 8013d3e <__ascii_mbtowc+0x6>
 8013d3c:	a901      	add	r1, sp, #4
 8013d3e:	b142      	cbz	r2, 8013d52 <__ascii_mbtowc+0x1a>
 8013d40:	b14b      	cbz	r3, 8013d56 <__ascii_mbtowc+0x1e>
 8013d42:	7813      	ldrb	r3, [r2, #0]
 8013d44:	600b      	str	r3, [r1, #0]
 8013d46:	7812      	ldrb	r2, [r2, #0]
 8013d48:	1e10      	subs	r0, r2, #0
 8013d4a:	bf18      	it	ne
 8013d4c:	2001      	movne	r0, #1
 8013d4e:	b002      	add	sp, #8
 8013d50:	4770      	bx	lr
 8013d52:	4610      	mov	r0, r2
 8013d54:	e7fb      	b.n	8013d4e <__ascii_mbtowc+0x16>
 8013d56:	f06f 0001 	mvn.w	r0, #1
 8013d5a:	e7f8      	b.n	8013d4e <__ascii_mbtowc+0x16>

08013d5c <__malloc_lock>:
 8013d5c:	4801      	ldr	r0, [pc, #4]	@ (8013d64 <__malloc_lock+0x8>)
 8013d5e:	f7fe be09 	b.w	8012974 <__retarget_lock_acquire_recursive>
 8013d62:	bf00      	nop
 8013d64:	200016bc 	.word	0x200016bc

08013d68 <__malloc_unlock>:
 8013d68:	4801      	ldr	r0, [pc, #4]	@ (8013d70 <__malloc_unlock+0x8>)
 8013d6a:	f7fe be04 	b.w	8012976 <__retarget_lock_release_recursive>
 8013d6e:	bf00      	nop
 8013d70:	200016bc 	.word	0x200016bc

08013d74 <_Balloc>:
 8013d74:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8013d76:	b570      	push	{r4, r5, r6, lr}
 8013d78:	4605      	mov	r5, r0
 8013d7a:	460c      	mov	r4, r1
 8013d7c:	b17b      	cbz	r3, 8013d9e <_Balloc+0x2a>
 8013d7e:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8013d80:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8013d84:	b9a0      	cbnz	r0, 8013db0 <_Balloc+0x3c>
 8013d86:	2101      	movs	r1, #1
 8013d88:	fa01 f604 	lsl.w	r6, r1, r4
 8013d8c:	1d72      	adds	r2, r6, #5
 8013d8e:	0092      	lsls	r2, r2, #2
 8013d90:	4628      	mov	r0, r5
 8013d92:	f002 f85f 	bl	8015e54 <_calloc_r>
 8013d96:	b148      	cbz	r0, 8013dac <_Balloc+0x38>
 8013d98:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8013d9c:	e00b      	b.n	8013db6 <_Balloc+0x42>
 8013d9e:	2221      	movs	r2, #33	@ 0x21
 8013da0:	2104      	movs	r1, #4
 8013da2:	f002 f857 	bl	8015e54 <_calloc_r>
 8013da6:	6468      	str	r0, [r5, #68]	@ 0x44
 8013da8:	2800      	cmp	r0, #0
 8013daa:	d1e8      	bne.n	8013d7e <_Balloc+0xa>
 8013dac:	2000      	movs	r0, #0
 8013dae:	bd70      	pop	{r4, r5, r6, pc}
 8013db0:	6802      	ldr	r2, [r0, #0]
 8013db2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8013db6:	2300      	movs	r3, #0
 8013db8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013dbc:	e7f7      	b.n	8013dae <_Balloc+0x3a>

08013dbe <_Bfree>:
 8013dbe:	b131      	cbz	r1, 8013dce <_Bfree+0x10>
 8013dc0:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8013dc2:	684a      	ldr	r2, [r1, #4]
 8013dc4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8013dc8:	6008      	str	r0, [r1, #0]
 8013dca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8013dce:	4770      	bx	lr

08013dd0 <__multadd>:
 8013dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013dd4:	690d      	ldr	r5, [r1, #16]
 8013dd6:	4607      	mov	r7, r0
 8013dd8:	460c      	mov	r4, r1
 8013dda:	461e      	mov	r6, r3
 8013ddc:	f101 0c14 	add.w	ip, r1, #20
 8013de0:	2000      	movs	r0, #0
 8013de2:	f8dc 3000 	ldr.w	r3, [ip]
 8013de6:	b299      	uxth	r1, r3
 8013de8:	fb02 6101 	mla	r1, r2, r1, r6
 8013dec:	0c1e      	lsrs	r6, r3, #16
 8013dee:	0c0b      	lsrs	r3, r1, #16
 8013df0:	fb02 3306 	mla	r3, r2, r6, r3
 8013df4:	b289      	uxth	r1, r1
 8013df6:	3001      	adds	r0, #1
 8013df8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013dfc:	4285      	cmp	r5, r0
 8013dfe:	f84c 1b04 	str.w	r1, [ip], #4
 8013e02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013e06:	dcec      	bgt.n	8013de2 <__multadd+0x12>
 8013e08:	b30e      	cbz	r6, 8013e4e <__multadd+0x7e>
 8013e0a:	68a3      	ldr	r3, [r4, #8]
 8013e0c:	42ab      	cmp	r3, r5
 8013e0e:	dc19      	bgt.n	8013e44 <__multadd+0x74>
 8013e10:	6861      	ldr	r1, [r4, #4]
 8013e12:	4638      	mov	r0, r7
 8013e14:	3101      	adds	r1, #1
 8013e16:	f7ff ffad 	bl	8013d74 <_Balloc>
 8013e1a:	4680      	mov	r8, r0
 8013e1c:	b928      	cbnz	r0, 8013e2a <__multadd+0x5a>
 8013e1e:	4602      	mov	r2, r0
 8013e20:	4b0c      	ldr	r3, [pc, #48]	@ (8013e54 <__multadd+0x84>)
 8013e22:	480d      	ldr	r0, [pc, #52]	@ (8013e58 <__multadd+0x88>)
 8013e24:	21ba      	movs	r1, #186	@ 0xba
 8013e26:	f7fd fb43 	bl	80114b0 <__assert_func>
 8013e2a:	6922      	ldr	r2, [r4, #16]
 8013e2c:	3202      	adds	r2, #2
 8013e2e:	f104 010c 	add.w	r1, r4, #12
 8013e32:	0092      	lsls	r2, r2, #2
 8013e34:	300c      	adds	r0, #12
 8013e36:	f7fe fd9f 	bl	8012978 <memcpy>
 8013e3a:	4621      	mov	r1, r4
 8013e3c:	4638      	mov	r0, r7
 8013e3e:	f7ff ffbe 	bl	8013dbe <_Bfree>
 8013e42:	4644      	mov	r4, r8
 8013e44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013e48:	3501      	adds	r5, #1
 8013e4a:	615e      	str	r6, [r3, #20]
 8013e4c:	6125      	str	r5, [r4, #16]
 8013e4e:	4620      	mov	r0, r4
 8013e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e54:	0801b9b8 	.word	0x0801b9b8
 8013e58:	0801ba21 	.word	0x0801ba21

08013e5c <__hi0bits>:
 8013e5c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013e60:	4603      	mov	r3, r0
 8013e62:	bf36      	itet	cc
 8013e64:	0403      	lslcc	r3, r0, #16
 8013e66:	2000      	movcs	r0, #0
 8013e68:	2010      	movcc	r0, #16
 8013e6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013e6e:	bf3c      	itt	cc
 8013e70:	021b      	lslcc	r3, r3, #8
 8013e72:	3008      	addcc	r0, #8
 8013e74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013e78:	bf3c      	itt	cc
 8013e7a:	011b      	lslcc	r3, r3, #4
 8013e7c:	3004      	addcc	r0, #4
 8013e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013e82:	bf3c      	itt	cc
 8013e84:	009b      	lslcc	r3, r3, #2
 8013e86:	3002      	addcc	r0, #2
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	db05      	blt.n	8013e98 <__hi0bits+0x3c>
 8013e8c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013e90:	f100 0001 	add.w	r0, r0, #1
 8013e94:	bf08      	it	eq
 8013e96:	2020      	moveq	r0, #32
 8013e98:	4770      	bx	lr

08013e9a <__lo0bits>:
 8013e9a:	6803      	ldr	r3, [r0, #0]
 8013e9c:	4602      	mov	r2, r0
 8013e9e:	f013 0007 	ands.w	r0, r3, #7
 8013ea2:	d00b      	beq.n	8013ebc <__lo0bits+0x22>
 8013ea4:	07d9      	lsls	r1, r3, #31
 8013ea6:	d421      	bmi.n	8013eec <__lo0bits+0x52>
 8013ea8:	0798      	lsls	r0, r3, #30
 8013eaa:	bf49      	itett	mi
 8013eac:	085b      	lsrmi	r3, r3, #1
 8013eae:	089b      	lsrpl	r3, r3, #2
 8013eb0:	2001      	movmi	r0, #1
 8013eb2:	6013      	strmi	r3, [r2, #0]
 8013eb4:	bf5c      	itt	pl
 8013eb6:	6013      	strpl	r3, [r2, #0]
 8013eb8:	2002      	movpl	r0, #2
 8013eba:	4770      	bx	lr
 8013ebc:	b299      	uxth	r1, r3
 8013ebe:	b909      	cbnz	r1, 8013ec4 <__lo0bits+0x2a>
 8013ec0:	0c1b      	lsrs	r3, r3, #16
 8013ec2:	2010      	movs	r0, #16
 8013ec4:	b2d9      	uxtb	r1, r3
 8013ec6:	b909      	cbnz	r1, 8013ecc <__lo0bits+0x32>
 8013ec8:	3008      	adds	r0, #8
 8013eca:	0a1b      	lsrs	r3, r3, #8
 8013ecc:	0719      	lsls	r1, r3, #28
 8013ece:	bf04      	itt	eq
 8013ed0:	091b      	lsreq	r3, r3, #4
 8013ed2:	3004      	addeq	r0, #4
 8013ed4:	0799      	lsls	r1, r3, #30
 8013ed6:	bf04      	itt	eq
 8013ed8:	089b      	lsreq	r3, r3, #2
 8013eda:	3002      	addeq	r0, #2
 8013edc:	07d9      	lsls	r1, r3, #31
 8013ede:	d403      	bmi.n	8013ee8 <__lo0bits+0x4e>
 8013ee0:	085b      	lsrs	r3, r3, #1
 8013ee2:	f100 0001 	add.w	r0, r0, #1
 8013ee6:	d003      	beq.n	8013ef0 <__lo0bits+0x56>
 8013ee8:	6013      	str	r3, [r2, #0]
 8013eea:	4770      	bx	lr
 8013eec:	2000      	movs	r0, #0
 8013eee:	4770      	bx	lr
 8013ef0:	2020      	movs	r0, #32
 8013ef2:	4770      	bx	lr

08013ef4 <__i2b>:
 8013ef4:	b510      	push	{r4, lr}
 8013ef6:	460c      	mov	r4, r1
 8013ef8:	2101      	movs	r1, #1
 8013efa:	f7ff ff3b 	bl	8013d74 <_Balloc>
 8013efe:	4602      	mov	r2, r0
 8013f00:	b928      	cbnz	r0, 8013f0e <__i2b+0x1a>
 8013f02:	4b05      	ldr	r3, [pc, #20]	@ (8013f18 <__i2b+0x24>)
 8013f04:	4805      	ldr	r0, [pc, #20]	@ (8013f1c <__i2b+0x28>)
 8013f06:	f240 1145 	movw	r1, #325	@ 0x145
 8013f0a:	f7fd fad1 	bl	80114b0 <__assert_func>
 8013f0e:	2301      	movs	r3, #1
 8013f10:	6144      	str	r4, [r0, #20]
 8013f12:	6103      	str	r3, [r0, #16]
 8013f14:	bd10      	pop	{r4, pc}
 8013f16:	bf00      	nop
 8013f18:	0801b9b8 	.word	0x0801b9b8
 8013f1c:	0801ba21 	.word	0x0801ba21

08013f20 <__multiply>:
 8013f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f24:	4614      	mov	r4, r2
 8013f26:	690a      	ldr	r2, [r1, #16]
 8013f28:	6923      	ldr	r3, [r4, #16]
 8013f2a:	429a      	cmp	r2, r3
 8013f2c:	bfa8      	it	ge
 8013f2e:	4623      	movge	r3, r4
 8013f30:	460f      	mov	r7, r1
 8013f32:	bfa4      	itt	ge
 8013f34:	460c      	movge	r4, r1
 8013f36:	461f      	movge	r7, r3
 8013f38:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8013f3c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8013f40:	68a3      	ldr	r3, [r4, #8]
 8013f42:	6861      	ldr	r1, [r4, #4]
 8013f44:	eb0a 0609 	add.w	r6, sl, r9
 8013f48:	42b3      	cmp	r3, r6
 8013f4a:	b085      	sub	sp, #20
 8013f4c:	bfb8      	it	lt
 8013f4e:	3101      	addlt	r1, #1
 8013f50:	f7ff ff10 	bl	8013d74 <_Balloc>
 8013f54:	b930      	cbnz	r0, 8013f64 <__multiply+0x44>
 8013f56:	4602      	mov	r2, r0
 8013f58:	4b44      	ldr	r3, [pc, #272]	@ (801406c <__multiply+0x14c>)
 8013f5a:	4845      	ldr	r0, [pc, #276]	@ (8014070 <__multiply+0x150>)
 8013f5c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013f60:	f7fd faa6 	bl	80114b0 <__assert_func>
 8013f64:	f100 0514 	add.w	r5, r0, #20
 8013f68:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013f6c:	462b      	mov	r3, r5
 8013f6e:	2200      	movs	r2, #0
 8013f70:	4543      	cmp	r3, r8
 8013f72:	d321      	bcc.n	8013fb8 <__multiply+0x98>
 8013f74:	f107 0114 	add.w	r1, r7, #20
 8013f78:	f104 0214 	add.w	r2, r4, #20
 8013f7c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8013f80:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8013f84:	9302      	str	r3, [sp, #8]
 8013f86:	1b13      	subs	r3, r2, r4
 8013f88:	3b15      	subs	r3, #21
 8013f8a:	f023 0303 	bic.w	r3, r3, #3
 8013f8e:	3304      	adds	r3, #4
 8013f90:	f104 0715 	add.w	r7, r4, #21
 8013f94:	42ba      	cmp	r2, r7
 8013f96:	bf38      	it	cc
 8013f98:	2304      	movcc	r3, #4
 8013f9a:	9301      	str	r3, [sp, #4]
 8013f9c:	9b02      	ldr	r3, [sp, #8]
 8013f9e:	9103      	str	r1, [sp, #12]
 8013fa0:	428b      	cmp	r3, r1
 8013fa2:	d80c      	bhi.n	8013fbe <__multiply+0x9e>
 8013fa4:	2e00      	cmp	r6, #0
 8013fa6:	dd03      	ble.n	8013fb0 <__multiply+0x90>
 8013fa8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	d05b      	beq.n	8014068 <__multiply+0x148>
 8013fb0:	6106      	str	r6, [r0, #16]
 8013fb2:	b005      	add	sp, #20
 8013fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fb8:	f843 2b04 	str.w	r2, [r3], #4
 8013fbc:	e7d8      	b.n	8013f70 <__multiply+0x50>
 8013fbe:	f8b1 a000 	ldrh.w	sl, [r1]
 8013fc2:	f1ba 0f00 	cmp.w	sl, #0
 8013fc6:	d024      	beq.n	8014012 <__multiply+0xf2>
 8013fc8:	f104 0e14 	add.w	lr, r4, #20
 8013fcc:	46a9      	mov	r9, r5
 8013fce:	f04f 0c00 	mov.w	ip, #0
 8013fd2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013fd6:	f8d9 3000 	ldr.w	r3, [r9]
 8013fda:	fa1f fb87 	uxth.w	fp, r7
 8013fde:	b29b      	uxth	r3, r3
 8013fe0:	fb0a 330b 	mla	r3, sl, fp, r3
 8013fe4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013fe8:	f8d9 7000 	ldr.w	r7, [r9]
 8013fec:	4463      	add	r3, ip
 8013fee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013ff2:	fb0a c70b 	mla	r7, sl, fp, ip
 8013ff6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8013ffa:	b29b      	uxth	r3, r3
 8013ffc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014000:	4572      	cmp	r2, lr
 8014002:	f849 3b04 	str.w	r3, [r9], #4
 8014006:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801400a:	d8e2      	bhi.n	8013fd2 <__multiply+0xb2>
 801400c:	9b01      	ldr	r3, [sp, #4]
 801400e:	f845 c003 	str.w	ip, [r5, r3]
 8014012:	9b03      	ldr	r3, [sp, #12]
 8014014:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014018:	3104      	adds	r1, #4
 801401a:	f1b9 0f00 	cmp.w	r9, #0
 801401e:	d021      	beq.n	8014064 <__multiply+0x144>
 8014020:	682b      	ldr	r3, [r5, #0]
 8014022:	f104 0c14 	add.w	ip, r4, #20
 8014026:	46ae      	mov	lr, r5
 8014028:	f04f 0a00 	mov.w	sl, #0
 801402c:	f8bc b000 	ldrh.w	fp, [ip]
 8014030:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8014034:	fb09 770b 	mla	r7, r9, fp, r7
 8014038:	4457      	add	r7, sl
 801403a:	b29b      	uxth	r3, r3
 801403c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014040:	f84e 3b04 	str.w	r3, [lr], #4
 8014044:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014048:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801404c:	f8be 3000 	ldrh.w	r3, [lr]
 8014050:	fb09 330a 	mla	r3, r9, sl, r3
 8014054:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8014058:	4562      	cmp	r2, ip
 801405a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801405e:	d8e5      	bhi.n	801402c <__multiply+0x10c>
 8014060:	9f01      	ldr	r7, [sp, #4]
 8014062:	51eb      	str	r3, [r5, r7]
 8014064:	3504      	adds	r5, #4
 8014066:	e799      	b.n	8013f9c <__multiply+0x7c>
 8014068:	3e01      	subs	r6, #1
 801406a:	e79b      	b.n	8013fa4 <__multiply+0x84>
 801406c:	0801b9b8 	.word	0x0801b9b8
 8014070:	0801ba21 	.word	0x0801ba21

08014074 <__pow5mult>:
 8014074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014078:	4615      	mov	r5, r2
 801407a:	f012 0203 	ands.w	r2, r2, #3
 801407e:	4607      	mov	r7, r0
 8014080:	460e      	mov	r6, r1
 8014082:	d007      	beq.n	8014094 <__pow5mult+0x20>
 8014084:	4c1a      	ldr	r4, [pc, #104]	@ (80140f0 <__pow5mult+0x7c>)
 8014086:	3a01      	subs	r2, #1
 8014088:	2300      	movs	r3, #0
 801408a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801408e:	f7ff fe9f 	bl	8013dd0 <__multadd>
 8014092:	4606      	mov	r6, r0
 8014094:	10ad      	asrs	r5, r5, #2
 8014096:	d027      	beq.n	80140e8 <__pow5mult+0x74>
 8014098:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 801409a:	b944      	cbnz	r4, 80140ae <__pow5mult+0x3a>
 801409c:	f240 2171 	movw	r1, #625	@ 0x271
 80140a0:	4638      	mov	r0, r7
 80140a2:	f7ff ff27 	bl	8013ef4 <__i2b>
 80140a6:	2300      	movs	r3, #0
 80140a8:	6438      	str	r0, [r7, #64]	@ 0x40
 80140aa:	4604      	mov	r4, r0
 80140ac:	6003      	str	r3, [r0, #0]
 80140ae:	f04f 0900 	mov.w	r9, #0
 80140b2:	07eb      	lsls	r3, r5, #31
 80140b4:	d50a      	bpl.n	80140cc <__pow5mult+0x58>
 80140b6:	4631      	mov	r1, r6
 80140b8:	4622      	mov	r2, r4
 80140ba:	4638      	mov	r0, r7
 80140bc:	f7ff ff30 	bl	8013f20 <__multiply>
 80140c0:	4631      	mov	r1, r6
 80140c2:	4680      	mov	r8, r0
 80140c4:	4638      	mov	r0, r7
 80140c6:	f7ff fe7a 	bl	8013dbe <_Bfree>
 80140ca:	4646      	mov	r6, r8
 80140cc:	106d      	asrs	r5, r5, #1
 80140ce:	d00b      	beq.n	80140e8 <__pow5mult+0x74>
 80140d0:	6820      	ldr	r0, [r4, #0]
 80140d2:	b938      	cbnz	r0, 80140e4 <__pow5mult+0x70>
 80140d4:	4622      	mov	r2, r4
 80140d6:	4621      	mov	r1, r4
 80140d8:	4638      	mov	r0, r7
 80140da:	f7ff ff21 	bl	8013f20 <__multiply>
 80140de:	6020      	str	r0, [r4, #0]
 80140e0:	f8c0 9000 	str.w	r9, [r0]
 80140e4:	4604      	mov	r4, r0
 80140e6:	e7e4      	b.n	80140b2 <__pow5mult+0x3e>
 80140e8:	4630      	mov	r0, r6
 80140ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80140ee:	bf00      	nop
 80140f0:	0801ba7c 	.word	0x0801ba7c

080140f4 <__lshift>:
 80140f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80140f8:	460c      	mov	r4, r1
 80140fa:	6849      	ldr	r1, [r1, #4]
 80140fc:	6923      	ldr	r3, [r4, #16]
 80140fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014102:	68a3      	ldr	r3, [r4, #8]
 8014104:	4607      	mov	r7, r0
 8014106:	4691      	mov	r9, r2
 8014108:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801410c:	f108 0601 	add.w	r6, r8, #1
 8014110:	42b3      	cmp	r3, r6
 8014112:	db0b      	blt.n	801412c <__lshift+0x38>
 8014114:	4638      	mov	r0, r7
 8014116:	f7ff fe2d 	bl	8013d74 <_Balloc>
 801411a:	4605      	mov	r5, r0
 801411c:	b948      	cbnz	r0, 8014132 <__lshift+0x3e>
 801411e:	4602      	mov	r2, r0
 8014120:	4b28      	ldr	r3, [pc, #160]	@ (80141c4 <__lshift+0xd0>)
 8014122:	4829      	ldr	r0, [pc, #164]	@ (80141c8 <__lshift+0xd4>)
 8014124:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014128:	f7fd f9c2 	bl	80114b0 <__assert_func>
 801412c:	3101      	adds	r1, #1
 801412e:	005b      	lsls	r3, r3, #1
 8014130:	e7ee      	b.n	8014110 <__lshift+0x1c>
 8014132:	2300      	movs	r3, #0
 8014134:	f100 0114 	add.w	r1, r0, #20
 8014138:	f100 0210 	add.w	r2, r0, #16
 801413c:	4618      	mov	r0, r3
 801413e:	4553      	cmp	r3, sl
 8014140:	db33      	blt.n	80141aa <__lshift+0xb6>
 8014142:	6920      	ldr	r0, [r4, #16]
 8014144:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014148:	f104 0314 	add.w	r3, r4, #20
 801414c:	f019 091f 	ands.w	r9, r9, #31
 8014150:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014154:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014158:	d02b      	beq.n	80141b2 <__lshift+0xbe>
 801415a:	f1c9 0e20 	rsb	lr, r9, #32
 801415e:	468a      	mov	sl, r1
 8014160:	2200      	movs	r2, #0
 8014162:	6818      	ldr	r0, [r3, #0]
 8014164:	fa00 f009 	lsl.w	r0, r0, r9
 8014168:	4310      	orrs	r0, r2
 801416a:	f84a 0b04 	str.w	r0, [sl], #4
 801416e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014172:	459c      	cmp	ip, r3
 8014174:	fa22 f20e 	lsr.w	r2, r2, lr
 8014178:	d8f3      	bhi.n	8014162 <__lshift+0x6e>
 801417a:	ebac 0304 	sub.w	r3, ip, r4
 801417e:	3b15      	subs	r3, #21
 8014180:	f023 0303 	bic.w	r3, r3, #3
 8014184:	3304      	adds	r3, #4
 8014186:	f104 0015 	add.w	r0, r4, #21
 801418a:	4584      	cmp	ip, r0
 801418c:	bf38      	it	cc
 801418e:	2304      	movcc	r3, #4
 8014190:	50ca      	str	r2, [r1, r3]
 8014192:	b10a      	cbz	r2, 8014198 <__lshift+0xa4>
 8014194:	f108 0602 	add.w	r6, r8, #2
 8014198:	3e01      	subs	r6, #1
 801419a:	4638      	mov	r0, r7
 801419c:	612e      	str	r6, [r5, #16]
 801419e:	4621      	mov	r1, r4
 80141a0:	f7ff fe0d 	bl	8013dbe <_Bfree>
 80141a4:	4628      	mov	r0, r5
 80141a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80141aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80141ae:	3301      	adds	r3, #1
 80141b0:	e7c5      	b.n	801413e <__lshift+0x4a>
 80141b2:	3904      	subs	r1, #4
 80141b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80141b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80141bc:	459c      	cmp	ip, r3
 80141be:	d8f9      	bhi.n	80141b4 <__lshift+0xc0>
 80141c0:	e7ea      	b.n	8014198 <__lshift+0xa4>
 80141c2:	bf00      	nop
 80141c4:	0801b9b8 	.word	0x0801b9b8
 80141c8:	0801ba21 	.word	0x0801ba21

080141cc <__mcmp>:
 80141cc:	690a      	ldr	r2, [r1, #16]
 80141ce:	4603      	mov	r3, r0
 80141d0:	6900      	ldr	r0, [r0, #16]
 80141d2:	1a80      	subs	r0, r0, r2
 80141d4:	b530      	push	{r4, r5, lr}
 80141d6:	d10e      	bne.n	80141f6 <__mcmp+0x2a>
 80141d8:	3314      	adds	r3, #20
 80141da:	3114      	adds	r1, #20
 80141dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80141e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80141e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80141e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80141ec:	4295      	cmp	r5, r2
 80141ee:	d003      	beq.n	80141f8 <__mcmp+0x2c>
 80141f0:	d205      	bcs.n	80141fe <__mcmp+0x32>
 80141f2:	f04f 30ff 	mov.w	r0, #4294967295
 80141f6:	bd30      	pop	{r4, r5, pc}
 80141f8:	42a3      	cmp	r3, r4
 80141fa:	d3f3      	bcc.n	80141e4 <__mcmp+0x18>
 80141fc:	e7fb      	b.n	80141f6 <__mcmp+0x2a>
 80141fe:	2001      	movs	r0, #1
 8014200:	e7f9      	b.n	80141f6 <__mcmp+0x2a>
	...

08014204 <__mdiff>:
 8014204:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014208:	4689      	mov	r9, r1
 801420a:	4606      	mov	r6, r0
 801420c:	4611      	mov	r1, r2
 801420e:	4648      	mov	r0, r9
 8014210:	4614      	mov	r4, r2
 8014212:	f7ff ffdb 	bl	80141cc <__mcmp>
 8014216:	1e05      	subs	r5, r0, #0
 8014218:	d112      	bne.n	8014240 <__mdiff+0x3c>
 801421a:	4629      	mov	r1, r5
 801421c:	4630      	mov	r0, r6
 801421e:	f7ff fda9 	bl	8013d74 <_Balloc>
 8014222:	4602      	mov	r2, r0
 8014224:	b928      	cbnz	r0, 8014232 <__mdiff+0x2e>
 8014226:	4b3f      	ldr	r3, [pc, #252]	@ (8014324 <__mdiff+0x120>)
 8014228:	f240 2137 	movw	r1, #567	@ 0x237
 801422c:	483e      	ldr	r0, [pc, #248]	@ (8014328 <__mdiff+0x124>)
 801422e:	f7fd f93f 	bl	80114b0 <__assert_func>
 8014232:	2301      	movs	r3, #1
 8014234:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014238:	4610      	mov	r0, r2
 801423a:	b003      	add	sp, #12
 801423c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014240:	bfbc      	itt	lt
 8014242:	464b      	movlt	r3, r9
 8014244:	46a1      	movlt	r9, r4
 8014246:	4630      	mov	r0, r6
 8014248:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801424c:	bfba      	itte	lt
 801424e:	461c      	movlt	r4, r3
 8014250:	2501      	movlt	r5, #1
 8014252:	2500      	movge	r5, #0
 8014254:	f7ff fd8e 	bl	8013d74 <_Balloc>
 8014258:	4602      	mov	r2, r0
 801425a:	b918      	cbnz	r0, 8014264 <__mdiff+0x60>
 801425c:	4b31      	ldr	r3, [pc, #196]	@ (8014324 <__mdiff+0x120>)
 801425e:	f240 2145 	movw	r1, #581	@ 0x245
 8014262:	e7e3      	b.n	801422c <__mdiff+0x28>
 8014264:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014268:	6926      	ldr	r6, [r4, #16]
 801426a:	60c5      	str	r5, [r0, #12]
 801426c:	f109 0310 	add.w	r3, r9, #16
 8014270:	f109 0514 	add.w	r5, r9, #20
 8014274:	f104 0e14 	add.w	lr, r4, #20
 8014278:	f100 0b14 	add.w	fp, r0, #20
 801427c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014280:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014284:	9301      	str	r3, [sp, #4]
 8014286:	46d9      	mov	r9, fp
 8014288:	f04f 0c00 	mov.w	ip, #0
 801428c:	9b01      	ldr	r3, [sp, #4]
 801428e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014292:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014296:	9301      	str	r3, [sp, #4]
 8014298:	fa1f f38a 	uxth.w	r3, sl
 801429c:	4619      	mov	r1, r3
 801429e:	b283      	uxth	r3, r0
 80142a0:	1acb      	subs	r3, r1, r3
 80142a2:	0c00      	lsrs	r0, r0, #16
 80142a4:	4463      	add	r3, ip
 80142a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80142aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80142ae:	b29b      	uxth	r3, r3
 80142b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80142b4:	4576      	cmp	r6, lr
 80142b6:	f849 3b04 	str.w	r3, [r9], #4
 80142ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80142be:	d8e5      	bhi.n	801428c <__mdiff+0x88>
 80142c0:	1b33      	subs	r3, r6, r4
 80142c2:	3b15      	subs	r3, #21
 80142c4:	f023 0303 	bic.w	r3, r3, #3
 80142c8:	3415      	adds	r4, #21
 80142ca:	3304      	adds	r3, #4
 80142cc:	42a6      	cmp	r6, r4
 80142ce:	bf38      	it	cc
 80142d0:	2304      	movcc	r3, #4
 80142d2:	441d      	add	r5, r3
 80142d4:	445b      	add	r3, fp
 80142d6:	461e      	mov	r6, r3
 80142d8:	462c      	mov	r4, r5
 80142da:	4544      	cmp	r4, r8
 80142dc:	d30e      	bcc.n	80142fc <__mdiff+0xf8>
 80142de:	f108 0103 	add.w	r1, r8, #3
 80142e2:	1b49      	subs	r1, r1, r5
 80142e4:	f021 0103 	bic.w	r1, r1, #3
 80142e8:	3d03      	subs	r5, #3
 80142ea:	45a8      	cmp	r8, r5
 80142ec:	bf38      	it	cc
 80142ee:	2100      	movcc	r1, #0
 80142f0:	440b      	add	r3, r1
 80142f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80142f6:	b191      	cbz	r1, 801431e <__mdiff+0x11a>
 80142f8:	6117      	str	r7, [r2, #16]
 80142fa:	e79d      	b.n	8014238 <__mdiff+0x34>
 80142fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8014300:	46e6      	mov	lr, ip
 8014302:	0c08      	lsrs	r0, r1, #16
 8014304:	fa1c fc81 	uxtah	ip, ip, r1
 8014308:	4471      	add	r1, lr
 801430a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801430e:	b289      	uxth	r1, r1
 8014310:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014314:	f846 1b04 	str.w	r1, [r6], #4
 8014318:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801431c:	e7dd      	b.n	80142da <__mdiff+0xd6>
 801431e:	3f01      	subs	r7, #1
 8014320:	e7e7      	b.n	80142f2 <__mdiff+0xee>
 8014322:	bf00      	nop
 8014324:	0801b9b8 	.word	0x0801b9b8
 8014328:	0801ba21 	.word	0x0801ba21

0801432c <__d2b>:
 801432c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014330:	460f      	mov	r7, r1
 8014332:	2101      	movs	r1, #1
 8014334:	ec59 8b10 	vmov	r8, r9, d0
 8014338:	4616      	mov	r6, r2
 801433a:	f7ff fd1b 	bl	8013d74 <_Balloc>
 801433e:	4604      	mov	r4, r0
 8014340:	b930      	cbnz	r0, 8014350 <__d2b+0x24>
 8014342:	4602      	mov	r2, r0
 8014344:	4b23      	ldr	r3, [pc, #140]	@ (80143d4 <__d2b+0xa8>)
 8014346:	4824      	ldr	r0, [pc, #144]	@ (80143d8 <__d2b+0xac>)
 8014348:	f240 310f 	movw	r1, #783	@ 0x30f
 801434c:	f7fd f8b0 	bl	80114b0 <__assert_func>
 8014350:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014354:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014358:	b10d      	cbz	r5, 801435e <__d2b+0x32>
 801435a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801435e:	9301      	str	r3, [sp, #4]
 8014360:	f1b8 0300 	subs.w	r3, r8, #0
 8014364:	d023      	beq.n	80143ae <__d2b+0x82>
 8014366:	4668      	mov	r0, sp
 8014368:	9300      	str	r3, [sp, #0]
 801436a:	f7ff fd96 	bl	8013e9a <__lo0bits>
 801436e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014372:	b1d0      	cbz	r0, 80143aa <__d2b+0x7e>
 8014374:	f1c0 0320 	rsb	r3, r0, #32
 8014378:	fa02 f303 	lsl.w	r3, r2, r3
 801437c:	430b      	orrs	r3, r1
 801437e:	40c2      	lsrs	r2, r0
 8014380:	6163      	str	r3, [r4, #20]
 8014382:	9201      	str	r2, [sp, #4]
 8014384:	9b01      	ldr	r3, [sp, #4]
 8014386:	61a3      	str	r3, [r4, #24]
 8014388:	2b00      	cmp	r3, #0
 801438a:	bf0c      	ite	eq
 801438c:	2201      	moveq	r2, #1
 801438e:	2202      	movne	r2, #2
 8014390:	6122      	str	r2, [r4, #16]
 8014392:	b1a5      	cbz	r5, 80143be <__d2b+0x92>
 8014394:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014398:	4405      	add	r5, r0
 801439a:	603d      	str	r5, [r7, #0]
 801439c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80143a0:	6030      	str	r0, [r6, #0]
 80143a2:	4620      	mov	r0, r4
 80143a4:	b003      	add	sp, #12
 80143a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80143aa:	6161      	str	r1, [r4, #20]
 80143ac:	e7ea      	b.n	8014384 <__d2b+0x58>
 80143ae:	a801      	add	r0, sp, #4
 80143b0:	f7ff fd73 	bl	8013e9a <__lo0bits>
 80143b4:	9b01      	ldr	r3, [sp, #4]
 80143b6:	6163      	str	r3, [r4, #20]
 80143b8:	3020      	adds	r0, #32
 80143ba:	2201      	movs	r2, #1
 80143bc:	e7e8      	b.n	8014390 <__d2b+0x64>
 80143be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80143c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80143c6:	6038      	str	r0, [r7, #0]
 80143c8:	6918      	ldr	r0, [r3, #16]
 80143ca:	f7ff fd47 	bl	8013e5c <__hi0bits>
 80143ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80143d2:	e7e5      	b.n	80143a0 <__d2b+0x74>
 80143d4:	0801b9b8 	.word	0x0801b9b8
 80143d8:	0801ba21 	.word	0x0801ba21

080143dc <_realloc_r>:
 80143dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143e0:	4682      	mov	sl, r0
 80143e2:	4693      	mov	fp, r2
 80143e4:	460c      	mov	r4, r1
 80143e6:	b929      	cbnz	r1, 80143f4 <_realloc_r+0x18>
 80143e8:	4611      	mov	r1, r2
 80143ea:	b003      	add	sp, #12
 80143ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143f0:	f7ff ba68 	b.w	80138c4 <_malloc_r>
 80143f4:	f7ff fcb2 	bl	8013d5c <__malloc_lock>
 80143f8:	f10b 080b 	add.w	r8, fp, #11
 80143fc:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8014400:	f1b8 0f16 	cmp.w	r8, #22
 8014404:	f1a4 0908 	sub.w	r9, r4, #8
 8014408:	f025 0603 	bic.w	r6, r5, #3
 801440c:	d908      	bls.n	8014420 <_realloc_r+0x44>
 801440e:	f038 0807 	bics.w	r8, r8, #7
 8014412:	d507      	bpl.n	8014424 <_realloc_r+0x48>
 8014414:	230c      	movs	r3, #12
 8014416:	f8ca 3000 	str.w	r3, [sl]
 801441a:	f04f 0b00 	mov.w	fp, #0
 801441e:	e032      	b.n	8014486 <_realloc_r+0xaa>
 8014420:	f04f 0810 	mov.w	r8, #16
 8014424:	45c3      	cmp	fp, r8
 8014426:	d8f5      	bhi.n	8014414 <_realloc_r+0x38>
 8014428:	4546      	cmp	r6, r8
 801442a:	f280 8174 	bge.w	8014716 <_realloc_r+0x33a>
 801442e:	4b9e      	ldr	r3, [pc, #632]	@ (80146a8 <_realloc_r+0x2cc>)
 8014430:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8014434:	eb09 0106 	add.w	r1, r9, r6
 8014438:	458c      	cmp	ip, r1
 801443a:	6848      	ldr	r0, [r1, #4]
 801443c:	d005      	beq.n	801444a <_realloc_r+0x6e>
 801443e:	f020 0201 	bic.w	r2, r0, #1
 8014442:	440a      	add	r2, r1
 8014444:	6852      	ldr	r2, [r2, #4]
 8014446:	07d7      	lsls	r7, r2, #31
 8014448:	d449      	bmi.n	80144de <_realloc_r+0x102>
 801444a:	f020 0003 	bic.w	r0, r0, #3
 801444e:	458c      	cmp	ip, r1
 8014450:	eb06 0700 	add.w	r7, r6, r0
 8014454:	d11b      	bne.n	801448e <_realloc_r+0xb2>
 8014456:	f108 0210 	add.w	r2, r8, #16
 801445a:	42ba      	cmp	r2, r7
 801445c:	dc41      	bgt.n	80144e2 <_realloc_r+0x106>
 801445e:	eb09 0208 	add.w	r2, r9, r8
 8014462:	eba7 0708 	sub.w	r7, r7, r8
 8014466:	f047 0701 	orr.w	r7, r7, #1
 801446a:	609a      	str	r2, [r3, #8]
 801446c:	6057      	str	r7, [r2, #4]
 801446e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8014472:	f003 0301 	and.w	r3, r3, #1
 8014476:	ea43 0308 	orr.w	r3, r3, r8
 801447a:	f844 3c04 	str.w	r3, [r4, #-4]
 801447e:	4650      	mov	r0, sl
 8014480:	f7ff fc72 	bl	8013d68 <__malloc_unlock>
 8014484:	46a3      	mov	fp, r4
 8014486:	4658      	mov	r0, fp
 8014488:	b003      	add	sp, #12
 801448a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801448e:	45b8      	cmp	r8, r7
 8014490:	dc27      	bgt.n	80144e2 <_realloc_r+0x106>
 8014492:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8014496:	60d3      	str	r3, [r2, #12]
 8014498:	609a      	str	r2, [r3, #8]
 801449a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801449e:	eba7 0008 	sub.w	r0, r7, r8
 80144a2:	280f      	cmp	r0, #15
 80144a4:	f003 0301 	and.w	r3, r3, #1
 80144a8:	eb09 0207 	add.w	r2, r9, r7
 80144ac:	f240 8135 	bls.w	801471a <_realloc_r+0x33e>
 80144b0:	eb09 0108 	add.w	r1, r9, r8
 80144b4:	ea48 0303 	orr.w	r3, r8, r3
 80144b8:	f040 0001 	orr.w	r0, r0, #1
 80144bc:	f8c9 3004 	str.w	r3, [r9, #4]
 80144c0:	6048      	str	r0, [r1, #4]
 80144c2:	6853      	ldr	r3, [r2, #4]
 80144c4:	f043 0301 	orr.w	r3, r3, #1
 80144c8:	6053      	str	r3, [r2, #4]
 80144ca:	3108      	adds	r1, #8
 80144cc:	4650      	mov	r0, sl
 80144ce:	f7ff f939 	bl	8013744 <_free_r>
 80144d2:	4650      	mov	r0, sl
 80144d4:	f7ff fc48 	bl	8013d68 <__malloc_unlock>
 80144d8:	f109 0b08 	add.w	fp, r9, #8
 80144dc:	e7d3      	b.n	8014486 <_realloc_r+0xaa>
 80144de:	2000      	movs	r0, #0
 80144e0:	4601      	mov	r1, r0
 80144e2:	07ea      	lsls	r2, r5, #31
 80144e4:	f100 80c7 	bmi.w	8014676 <_realloc_r+0x29a>
 80144e8:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80144ec:	eba9 0505 	sub.w	r5, r9, r5
 80144f0:	686a      	ldr	r2, [r5, #4]
 80144f2:	f022 0203 	bic.w	r2, r2, #3
 80144f6:	4432      	add	r2, r6
 80144f8:	9201      	str	r2, [sp, #4]
 80144fa:	2900      	cmp	r1, #0
 80144fc:	f000 8086 	beq.w	801460c <_realloc_r+0x230>
 8014500:	458c      	cmp	ip, r1
 8014502:	eb00 0702 	add.w	r7, r0, r2
 8014506:	d149      	bne.n	801459c <_realloc_r+0x1c0>
 8014508:	f108 0210 	add.w	r2, r8, #16
 801450c:	42ba      	cmp	r2, r7
 801450e:	dc7d      	bgt.n	801460c <_realloc_r+0x230>
 8014510:	46ab      	mov	fp, r5
 8014512:	68ea      	ldr	r2, [r5, #12]
 8014514:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 8014518:	60ca      	str	r2, [r1, #12]
 801451a:	6091      	str	r1, [r2, #8]
 801451c:	1f32      	subs	r2, r6, #4
 801451e:	2a24      	cmp	r2, #36	@ 0x24
 8014520:	d836      	bhi.n	8014590 <_realloc_r+0x1b4>
 8014522:	2a13      	cmp	r2, #19
 8014524:	d932      	bls.n	801458c <_realloc_r+0x1b0>
 8014526:	6821      	ldr	r1, [r4, #0]
 8014528:	60a9      	str	r1, [r5, #8]
 801452a:	6861      	ldr	r1, [r4, #4]
 801452c:	60e9      	str	r1, [r5, #12]
 801452e:	2a1b      	cmp	r2, #27
 8014530:	d81a      	bhi.n	8014568 <_realloc_r+0x18c>
 8014532:	3408      	adds	r4, #8
 8014534:	f105 0210 	add.w	r2, r5, #16
 8014538:	6821      	ldr	r1, [r4, #0]
 801453a:	6011      	str	r1, [r2, #0]
 801453c:	6861      	ldr	r1, [r4, #4]
 801453e:	6051      	str	r1, [r2, #4]
 8014540:	68a1      	ldr	r1, [r4, #8]
 8014542:	6091      	str	r1, [r2, #8]
 8014544:	eb05 0208 	add.w	r2, r5, r8
 8014548:	eba7 0708 	sub.w	r7, r7, r8
 801454c:	f047 0701 	orr.w	r7, r7, #1
 8014550:	609a      	str	r2, [r3, #8]
 8014552:	6057      	str	r7, [r2, #4]
 8014554:	686b      	ldr	r3, [r5, #4]
 8014556:	f003 0301 	and.w	r3, r3, #1
 801455a:	ea43 0308 	orr.w	r3, r3, r8
 801455e:	606b      	str	r3, [r5, #4]
 8014560:	4650      	mov	r0, sl
 8014562:	f7ff fc01 	bl	8013d68 <__malloc_unlock>
 8014566:	e78e      	b.n	8014486 <_realloc_r+0xaa>
 8014568:	68a1      	ldr	r1, [r4, #8]
 801456a:	6129      	str	r1, [r5, #16]
 801456c:	68e1      	ldr	r1, [r4, #12]
 801456e:	6169      	str	r1, [r5, #20]
 8014570:	2a24      	cmp	r2, #36	@ 0x24
 8014572:	bf01      	itttt	eq
 8014574:	6922      	ldreq	r2, [r4, #16]
 8014576:	61aa      	streq	r2, [r5, #24]
 8014578:	6961      	ldreq	r1, [r4, #20]
 801457a:	61e9      	streq	r1, [r5, #28]
 801457c:	bf19      	ittee	ne
 801457e:	3410      	addne	r4, #16
 8014580:	f105 0218 	addne.w	r2, r5, #24
 8014584:	f105 0220 	addeq.w	r2, r5, #32
 8014588:	3418      	addeq	r4, #24
 801458a:	e7d5      	b.n	8014538 <_realloc_r+0x15c>
 801458c:	465a      	mov	r2, fp
 801458e:	e7d3      	b.n	8014538 <_realloc_r+0x15c>
 8014590:	4621      	mov	r1, r4
 8014592:	4658      	mov	r0, fp
 8014594:	f7fe f93c 	bl	8012810 <memmove>
 8014598:	4b43      	ldr	r3, [pc, #268]	@ (80146a8 <_realloc_r+0x2cc>)
 801459a:	e7d3      	b.n	8014544 <_realloc_r+0x168>
 801459c:	45b8      	cmp	r8, r7
 801459e:	dc35      	bgt.n	801460c <_realloc_r+0x230>
 80145a0:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 80145a4:	4628      	mov	r0, r5
 80145a6:	60d3      	str	r3, [r2, #12]
 80145a8:	609a      	str	r2, [r3, #8]
 80145aa:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80145ae:	68eb      	ldr	r3, [r5, #12]
 80145b0:	60d3      	str	r3, [r2, #12]
 80145b2:	609a      	str	r2, [r3, #8]
 80145b4:	1f32      	subs	r2, r6, #4
 80145b6:	2a24      	cmp	r2, #36	@ 0x24
 80145b8:	d824      	bhi.n	8014604 <_realloc_r+0x228>
 80145ba:	2a13      	cmp	r2, #19
 80145bc:	d908      	bls.n	80145d0 <_realloc_r+0x1f4>
 80145be:	6823      	ldr	r3, [r4, #0]
 80145c0:	60ab      	str	r3, [r5, #8]
 80145c2:	6863      	ldr	r3, [r4, #4]
 80145c4:	60eb      	str	r3, [r5, #12]
 80145c6:	2a1b      	cmp	r2, #27
 80145c8:	d80a      	bhi.n	80145e0 <_realloc_r+0x204>
 80145ca:	3408      	adds	r4, #8
 80145cc:	f105 0010 	add.w	r0, r5, #16
 80145d0:	6823      	ldr	r3, [r4, #0]
 80145d2:	6003      	str	r3, [r0, #0]
 80145d4:	6863      	ldr	r3, [r4, #4]
 80145d6:	6043      	str	r3, [r0, #4]
 80145d8:	68a3      	ldr	r3, [r4, #8]
 80145da:	6083      	str	r3, [r0, #8]
 80145dc:	46a9      	mov	r9, r5
 80145de:	e75c      	b.n	801449a <_realloc_r+0xbe>
 80145e0:	68a3      	ldr	r3, [r4, #8]
 80145e2:	612b      	str	r3, [r5, #16]
 80145e4:	68e3      	ldr	r3, [r4, #12]
 80145e6:	616b      	str	r3, [r5, #20]
 80145e8:	2a24      	cmp	r2, #36	@ 0x24
 80145ea:	bf01      	itttt	eq
 80145ec:	6923      	ldreq	r3, [r4, #16]
 80145ee:	61ab      	streq	r3, [r5, #24]
 80145f0:	6963      	ldreq	r3, [r4, #20]
 80145f2:	61eb      	streq	r3, [r5, #28]
 80145f4:	bf19      	ittee	ne
 80145f6:	3410      	addne	r4, #16
 80145f8:	f105 0018 	addne.w	r0, r5, #24
 80145fc:	f105 0020 	addeq.w	r0, r5, #32
 8014600:	3418      	addeq	r4, #24
 8014602:	e7e5      	b.n	80145d0 <_realloc_r+0x1f4>
 8014604:	4621      	mov	r1, r4
 8014606:	f7fe f903 	bl	8012810 <memmove>
 801460a:	e7e7      	b.n	80145dc <_realloc_r+0x200>
 801460c:	9b01      	ldr	r3, [sp, #4]
 801460e:	4598      	cmp	r8, r3
 8014610:	dc31      	bgt.n	8014676 <_realloc_r+0x29a>
 8014612:	4628      	mov	r0, r5
 8014614:	68eb      	ldr	r3, [r5, #12]
 8014616:	f850 2f08 	ldr.w	r2, [r0, #8]!
 801461a:	60d3      	str	r3, [r2, #12]
 801461c:	609a      	str	r2, [r3, #8]
 801461e:	1f32      	subs	r2, r6, #4
 8014620:	2a24      	cmp	r2, #36	@ 0x24
 8014622:	d824      	bhi.n	801466e <_realloc_r+0x292>
 8014624:	2a13      	cmp	r2, #19
 8014626:	d908      	bls.n	801463a <_realloc_r+0x25e>
 8014628:	6823      	ldr	r3, [r4, #0]
 801462a:	60ab      	str	r3, [r5, #8]
 801462c:	6863      	ldr	r3, [r4, #4]
 801462e:	60eb      	str	r3, [r5, #12]
 8014630:	2a1b      	cmp	r2, #27
 8014632:	d80a      	bhi.n	801464a <_realloc_r+0x26e>
 8014634:	3408      	adds	r4, #8
 8014636:	f105 0010 	add.w	r0, r5, #16
 801463a:	6823      	ldr	r3, [r4, #0]
 801463c:	6003      	str	r3, [r0, #0]
 801463e:	6863      	ldr	r3, [r4, #4]
 8014640:	6043      	str	r3, [r0, #4]
 8014642:	68a3      	ldr	r3, [r4, #8]
 8014644:	6083      	str	r3, [r0, #8]
 8014646:	9f01      	ldr	r7, [sp, #4]
 8014648:	e7c8      	b.n	80145dc <_realloc_r+0x200>
 801464a:	68a3      	ldr	r3, [r4, #8]
 801464c:	612b      	str	r3, [r5, #16]
 801464e:	68e3      	ldr	r3, [r4, #12]
 8014650:	616b      	str	r3, [r5, #20]
 8014652:	2a24      	cmp	r2, #36	@ 0x24
 8014654:	bf01      	itttt	eq
 8014656:	6923      	ldreq	r3, [r4, #16]
 8014658:	61ab      	streq	r3, [r5, #24]
 801465a:	6963      	ldreq	r3, [r4, #20]
 801465c:	61eb      	streq	r3, [r5, #28]
 801465e:	bf19      	ittee	ne
 8014660:	3410      	addne	r4, #16
 8014662:	f105 0018 	addne.w	r0, r5, #24
 8014666:	f105 0020 	addeq.w	r0, r5, #32
 801466a:	3418      	addeq	r4, #24
 801466c:	e7e5      	b.n	801463a <_realloc_r+0x25e>
 801466e:	4621      	mov	r1, r4
 8014670:	f7fe f8ce 	bl	8012810 <memmove>
 8014674:	e7e7      	b.n	8014646 <_realloc_r+0x26a>
 8014676:	4659      	mov	r1, fp
 8014678:	4650      	mov	r0, sl
 801467a:	f7ff f923 	bl	80138c4 <_malloc_r>
 801467e:	4683      	mov	fp, r0
 8014680:	b918      	cbnz	r0, 801468a <_realloc_r+0x2ae>
 8014682:	4650      	mov	r0, sl
 8014684:	f7ff fb70 	bl	8013d68 <__malloc_unlock>
 8014688:	e6c7      	b.n	801441a <_realloc_r+0x3e>
 801468a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801468e:	f023 0301 	bic.w	r3, r3, #1
 8014692:	444b      	add	r3, r9
 8014694:	f1a0 0208 	sub.w	r2, r0, #8
 8014698:	4293      	cmp	r3, r2
 801469a:	d107      	bne.n	80146ac <_realloc_r+0x2d0>
 801469c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80146a0:	f027 0703 	bic.w	r7, r7, #3
 80146a4:	4437      	add	r7, r6
 80146a6:	e6f8      	b.n	801449a <_realloc_r+0xbe>
 80146a8:	200004d4 	.word	0x200004d4
 80146ac:	1f32      	subs	r2, r6, #4
 80146ae:	2a24      	cmp	r2, #36	@ 0x24
 80146b0:	d82d      	bhi.n	801470e <_realloc_r+0x332>
 80146b2:	2a13      	cmp	r2, #19
 80146b4:	d928      	bls.n	8014708 <_realloc_r+0x32c>
 80146b6:	6823      	ldr	r3, [r4, #0]
 80146b8:	6003      	str	r3, [r0, #0]
 80146ba:	6863      	ldr	r3, [r4, #4]
 80146bc:	6043      	str	r3, [r0, #4]
 80146be:	2a1b      	cmp	r2, #27
 80146c0:	d80e      	bhi.n	80146e0 <_realloc_r+0x304>
 80146c2:	f104 0208 	add.w	r2, r4, #8
 80146c6:	f100 0308 	add.w	r3, r0, #8
 80146ca:	6811      	ldr	r1, [r2, #0]
 80146cc:	6019      	str	r1, [r3, #0]
 80146ce:	6851      	ldr	r1, [r2, #4]
 80146d0:	6059      	str	r1, [r3, #4]
 80146d2:	6892      	ldr	r2, [r2, #8]
 80146d4:	609a      	str	r2, [r3, #8]
 80146d6:	4621      	mov	r1, r4
 80146d8:	4650      	mov	r0, sl
 80146da:	f7ff f833 	bl	8013744 <_free_r>
 80146de:	e73f      	b.n	8014560 <_realloc_r+0x184>
 80146e0:	68a3      	ldr	r3, [r4, #8]
 80146e2:	6083      	str	r3, [r0, #8]
 80146e4:	68e3      	ldr	r3, [r4, #12]
 80146e6:	60c3      	str	r3, [r0, #12]
 80146e8:	2a24      	cmp	r2, #36	@ 0x24
 80146ea:	bf01      	itttt	eq
 80146ec:	6923      	ldreq	r3, [r4, #16]
 80146ee:	6103      	streq	r3, [r0, #16]
 80146f0:	6961      	ldreq	r1, [r4, #20]
 80146f2:	6141      	streq	r1, [r0, #20]
 80146f4:	bf19      	ittee	ne
 80146f6:	f104 0210 	addne.w	r2, r4, #16
 80146fa:	f100 0310 	addne.w	r3, r0, #16
 80146fe:	f104 0218 	addeq.w	r2, r4, #24
 8014702:	f100 0318 	addeq.w	r3, r0, #24
 8014706:	e7e0      	b.n	80146ca <_realloc_r+0x2ee>
 8014708:	4603      	mov	r3, r0
 801470a:	4622      	mov	r2, r4
 801470c:	e7dd      	b.n	80146ca <_realloc_r+0x2ee>
 801470e:	4621      	mov	r1, r4
 8014710:	f7fe f87e 	bl	8012810 <memmove>
 8014714:	e7df      	b.n	80146d6 <_realloc_r+0x2fa>
 8014716:	4637      	mov	r7, r6
 8014718:	e6bf      	b.n	801449a <_realloc_r+0xbe>
 801471a:	431f      	orrs	r7, r3
 801471c:	f8c9 7004 	str.w	r7, [r9, #4]
 8014720:	6853      	ldr	r3, [r2, #4]
 8014722:	f043 0301 	orr.w	r3, r3, #1
 8014726:	6053      	str	r3, [r2, #4]
 8014728:	e6d3      	b.n	80144d2 <_realloc_r+0xf6>
 801472a:	bf00      	nop

0801472c <__ascii_wctomb>:
 801472c:	4603      	mov	r3, r0
 801472e:	4608      	mov	r0, r1
 8014730:	b141      	cbz	r1, 8014744 <__ascii_wctomb+0x18>
 8014732:	2aff      	cmp	r2, #255	@ 0xff
 8014734:	d904      	bls.n	8014740 <__ascii_wctomb+0x14>
 8014736:	228a      	movs	r2, #138	@ 0x8a
 8014738:	601a      	str	r2, [r3, #0]
 801473a:	f04f 30ff 	mov.w	r0, #4294967295
 801473e:	4770      	bx	lr
 8014740:	700a      	strb	r2, [r1, #0]
 8014742:	2001      	movs	r0, #1
 8014744:	4770      	bx	lr
	...

08014748 <_wcrtomb_r>:
 8014748:	b5f0      	push	{r4, r5, r6, r7, lr}
 801474a:	4c09      	ldr	r4, [pc, #36]	@ (8014770 <_wcrtomb_r+0x28>)
 801474c:	b085      	sub	sp, #20
 801474e:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 8014752:	4605      	mov	r5, r0
 8014754:	461e      	mov	r6, r3
 8014756:	b909      	cbnz	r1, 801475c <_wcrtomb_r+0x14>
 8014758:	460a      	mov	r2, r1
 801475a:	a901      	add	r1, sp, #4
 801475c:	47b8      	blx	r7
 801475e:	1c43      	adds	r3, r0, #1
 8014760:	bf01      	itttt	eq
 8014762:	2300      	moveq	r3, #0
 8014764:	6033      	streq	r3, [r6, #0]
 8014766:	238a      	moveq	r3, #138	@ 0x8a
 8014768:	602b      	streq	r3, [r5, #0]
 801476a:	b005      	add	sp, #20
 801476c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801476e:	bf00      	nop
 8014770:	20000234 	.word	0x20000234
 8014774:	00000000 	.word	0x00000000

08014778 <_svfprintf_r>:
 8014778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801477c:	b0d3      	sub	sp, #332	@ 0x14c
 801477e:	468b      	mov	fp, r1
 8014780:	4691      	mov	r9, r2
 8014782:	461e      	mov	r6, r3
 8014784:	9003      	str	r0, [sp, #12]
 8014786:	f7fe f87f 	bl	8012888 <_localeconv_r>
 801478a:	6803      	ldr	r3, [r0, #0]
 801478c:	9316      	str	r3, [sp, #88]	@ 0x58
 801478e:	4618      	mov	r0, r3
 8014790:	f7eb fd8e 	bl	80002b0 <strlen>
 8014794:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8014798:	900d      	str	r0, [sp, #52]	@ 0x34
 801479a:	061b      	lsls	r3, r3, #24
 801479c:	d515      	bpl.n	80147ca <_svfprintf_r+0x52>
 801479e:	f8db 3010 	ldr.w	r3, [fp, #16]
 80147a2:	b993      	cbnz	r3, 80147ca <_svfprintf_r+0x52>
 80147a4:	9803      	ldr	r0, [sp, #12]
 80147a6:	2140      	movs	r1, #64	@ 0x40
 80147a8:	f7ff f88c 	bl	80138c4 <_malloc_r>
 80147ac:	f8cb 0000 	str.w	r0, [fp]
 80147b0:	f8cb 0010 	str.w	r0, [fp, #16]
 80147b4:	b930      	cbnz	r0, 80147c4 <_svfprintf_r+0x4c>
 80147b6:	9a03      	ldr	r2, [sp, #12]
 80147b8:	230c      	movs	r3, #12
 80147ba:	6013      	str	r3, [r2, #0]
 80147bc:	f04f 33ff 	mov.w	r3, #4294967295
 80147c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80147c2:	e1f7      	b.n	8014bb4 <_svfprintf_r+0x43c>
 80147c4:	2340      	movs	r3, #64	@ 0x40
 80147c6:	f8cb 3014 	str.w	r3, [fp, #20]
 80147ca:	ed9f 7b93 	vldr	d7, [pc, #588]	@ 8014a18 <_svfprintf_r+0x2a0>
 80147ce:	2300      	movs	r3, #0
 80147d0:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 80147d4:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80147d8:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 80147dc:	ac29      	add	r4, sp, #164	@ 0xa4
 80147de:	9426      	str	r4, [sp, #152]	@ 0x98
 80147e0:	9304      	str	r3, [sp, #16]
 80147e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80147e4:	9312      	str	r3, [sp, #72]	@ 0x48
 80147e6:	9317      	str	r3, [sp, #92]	@ 0x5c
 80147e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80147ea:	464b      	mov	r3, r9
 80147ec:	461d      	mov	r5, r3
 80147ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80147f2:	b10a      	cbz	r2, 80147f8 <_svfprintf_r+0x80>
 80147f4:	2a25      	cmp	r2, #37	@ 0x25
 80147f6:	d1f9      	bne.n	80147ec <_svfprintf_r+0x74>
 80147f8:	ebb5 0709 	subs.w	r7, r5, r9
 80147fc:	d00d      	beq.n	801481a <_svfprintf_r+0xa2>
 80147fe:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8014800:	443b      	add	r3, r7
 8014802:	9328      	str	r3, [sp, #160]	@ 0xa0
 8014804:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8014806:	3301      	adds	r3, #1
 8014808:	2b07      	cmp	r3, #7
 801480a:	e9c4 9700 	strd	r9, r7, [r4]
 801480e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8014810:	dc75      	bgt.n	80148fe <_svfprintf_r+0x186>
 8014812:	3408      	adds	r4, #8
 8014814:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014816:	443b      	add	r3, r7
 8014818:	930f      	str	r3, [sp, #60]	@ 0x3c
 801481a:	782b      	ldrb	r3, [r5, #0]
 801481c:	2b00      	cmp	r3, #0
 801481e:	f001 8148 	beq.w	8015ab2 <_svfprintf_r+0x133a>
 8014822:	2200      	movs	r2, #0
 8014824:	1c6b      	adds	r3, r5, #1
 8014826:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 801482a:	f04f 38ff 	mov.w	r8, #4294967295
 801482e:	920e      	str	r2, [sp, #56]	@ 0x38
 8014830:	4615      	mov	r5, r2
 8014832:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014836:	9206      	str	r2, [sp, #24]
 8014838:	930c      	str	r3, [sp, #48]	@ 0x30
 801483a:	9b06      	ldr	r3, [sp, #24]
 801483c:	3b20      	subs	r3, #32
 801483e:	2b5a      	cmp	r3, #90	@ 0x5a
 8014840:	f200 85a4 	bhi.w	801538c <_svfprintf_r+0xc14>
 8014844:	e8df f013 	tbh	[pc, r3, lsl #1]
 8014848:	05a2009d 	.word	0x05a2009d
 801484c:	00a505a2 	.word	0x00a505a2
 8014850:	05a205a2 	.word	0x05a205a2
 8014854:	008505a2 	.word	0x008505a2
 8014858:	05a205a2 	.word	0x05a205a2
 801485c:	00b200a8 	.word	0x00b200a8
 8014860:	00af05a2 	.word	0x00af05a2
 8014864:	05a200b4 	.word	0x05a200b4
 8014868:	00d100ce 	.word	0x00d100ce
 801486c:	00d100d1 	.word	0x00d100d1
 8014870:	00d100d1 	.word	0x00d100d1
 8014874:	00d100d1 	.word	0x00d100d1
 8014878:	00d100d1 	.word	0x00d100d1
 801487c:	05a205a2 	.word	0x05a205a2
 8014880:	05a205a2 	.word	0x05a205a2
 8014884:	05a205a2 	.word	0x05a205a2
 8014888:	014705a2 	.word	0x014705a2
 801488c:	010805a2 	.word	0x010805a2
 8014890:	0147011b 	.word	0x0147011b
 8014894:	01470147 	.word	0x01470147
 8014898:	05a205a2 	.word	0x05a205a2
 801489c:	05a205a2 	.word	0x05a205a2
 80148a0:	05a200e2 	.word	0x05a200e2
 80148a4:	049d05a2 	.word	0x049d05a2
 80148a8:	05a205a2 	.word	0x05a205a2
 80148ac:	04e705a2 	.word	0x04e705a2
 80148b0:	050805a2 	.word	0x050805a2
 80148b4:	05a205a2 	.word	0x05a205a2
 80148b8:	05a2052a 	.word	0x05a2052a
 80148bc:	05a205a2 	.word	0x05a205a2
 80148c0:	05a205a2 	.word	0x05a205a2
 80148c4:	05a205a2 	.word	0x05a205a2
 80148c8:	014705a2 	.word	0x014705a2
 80148cc:	010805a2 	.word	0x010805a2
 80148d0:	0147011d 	.word	0x0147011d
 80148d4:	01470147 	.word	0x01470147
 80148d8:	011d00ee 	.word	0x011d00ee
 80148dc:	05a20102 	.word	0x05a20102
 80148e0:	05a200fb 	.word	0x05a200fb
 80148e4:	049f047e 	.word	0x049f047e
 80148e8:	010204d6 	.word	0x010204d6
 80148ec:	04e705a2 	.word	0x04e705a2
 80148f0:	050a009b 	.word	0x050a009b
 80148f4:	05a205a2 	.word	0x05a205a2
 80148f8:	05a20065 	.word	0x05a20065
 80148fc:	009b      	.short	0x009b
 80148fe:	9803      	ldr	r0, [sp, #12]
 8014900:	aa26      	add	r2, sp, #152	@ 0x98
 8014902:	4659      	mov	r1, fp
 8014904:	f001 fadb 	bl	8015ebe <__ssprint_r>
 8014908:	2800      	cmp	r0, #0
 801490a:	f040 814e 	bne.w	8014baa <_svfprintf_r+0x432>
 801490e:	ac29      	add	r4, sp, #164	@ 0xa4
 8014910:	e780      	b.n	8014814 <_svfprintf_r+0x9c>
 8014912:	4b43      	ldr	r3, [pc, #268]	@ (8014a20 <_svfprintf_r+0x2a8>)
 8014914:	9319      	str	r3, [sp, #100]	@ 0x64
 8014916:	f015 0320 	ands.w	r3, r5, #32
 801491a:	f000 84c2 	beq.w	80152a2 <_svfprintf_r+0xb2a>
 801491e:	3607      	adds	r6, #7
 8014920:	f026 0307 	bic.w	r3, r6, #7
 8014924:	461a      	mov	r2, r3
 8014926:	685f      	ldr	r7, [r3, #4]
 8014928:	f852 6b08 	ldr.w	r6, [r2], #8
 801492c:	9207      	str	r2, [sp, #28]
 801492e:	07eb      	lsls	r3, r5, #31
 8014930:	d50a      	bpl.n	8014948 <_svfprintf_r+0x1d0>
 8014932:	ea56 0307 	orrs.w	r3, r6, r7
 8014936:	d007      	beq.n	8014948 <_svfprintf_r+0x1d0>
 8014938:	2330      	movs	r3, #48	@ 0x30
 801493a:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 801493e:	9b06      	ldr	r3, [sp, #24]
 8014940:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8014944:	f045 0502 	orr.w	r5, r5, #2
 8014948:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 801494c:	2302      	movs	r3, #2
 801494e:	f000 bc28 	b.w	80151a2 <_svfprintf_r+0xa2a>
 8014952:	9803      	ldr	r0, [sp, #12]
 8014954:	f7fd ff98 	bl	8012888 <_localeconv_r>
 8014958:	6843      	ldr	r3, [r0, #4]
 801495a:	9317      	str	r3, [sp, #92]	@ 0x5c
 801495c:	4618      	mov	r0, r3
 801495e:	f7eb fca7 	bl	80002b0 <strlen>
 8014962:	9012      	str	r0, [sp, #72]	@ 0x48
 8014964:	9803      	ldr	r0, [sp, #12]
 8014966:	f7fd ff8f 	bl	8012888 <_localeconv_r>
 801496a:	6883      	ldr	r3, [r0, #8]
 801496c:	9309      	str	r3, [sp, #36]	@ 0x24
 801496e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014970:	b12b      	cbz	r3, 801497e <_svfprintf_r+0x206>
 8014972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014974:	b11b      	cbz	r3, 801497e <_svfprintf_r+0x206>
 8014976:	781b      	ldrb	r3, [r3, #0]
 8014978:	b10b      	cbz	r3, 801497e <_svfprintf_r+0x206>
 801497a:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 801497e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014980:	e757      	b.n	8014832 <_svfprintf_r+0xba>
 8014982:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8014986:	2b00      	cmp	r3, #0
 8014988:	d1f9      	bne.n	801497e <_svfprintf_r+0x206>
 801498a:	2320      	movs	r3, #32
 801498c:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8014990:	e7f5      	b.n	801497e <_svfprintf_r+0x206>
 8014992:	f045 0501 	orr.w	r5, r5, #1
 8014996:	e7f2      	b.n	801497e <_svfprintf_r+0x206>
 8014998:	f856 3b04 	ldr.w	r3, [r6], #4
 801499c:	930e      	str	r3, [sp, #56]	@ 0x38
 801499e:	2b00      	cmp	r3, #0
 80149a0:	daed      	bge.n	801497e <_svfprintf_r+0x206>
 80149a2:	425b      	negs	r3, r3
 80149a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80149a6:	f045 0504 	orr.w	r5, r5, #4
 80149aa:	e7e8      	b.n	801497e <_svfprintf_r+0x206>
 80149ac:	232b      	movs	r3, #43	@ 0x2b
 80149ae:	e7ed      	b.n	801498c <_svfprintf_r+0x214>
 80149b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80149b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80149b6:	9206      	str	r2, [sp, #24]
 80149b8:	2a2a      	cmp	r2, #42	@ 0x2a
 80149ba:	d10f      	bne.n	80149dc <_svfprintf_r+0x264>
 80149bc:	f856 2b04 	ldr.w	r2, [r6], #4
 80149c0:	930c      	str	r3, [sp, #48]	@ 0x30
 80149c2:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 80149c6:	e7da      	b.n	801497e <_svfprintf_r+0x206>
 80149c8:	fb01 2808 	mla	r8, r1, r8, r2
 80149cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80149d0:	9206      	str	r2, [sp, #24]
 80149d2:	9a06      	ldr	r2, [sp, #24]
 80149d4:	3a30      	subs	r2, #48	@ 0x30
 80149d6:	2a09      	cmp	r2, #9
 80149d8:	d9f6      	bls.n	80149c8 <_svfprintf_r+0x250>
 80149da:	e72d      	b.n	8014838 <_svfprintf_r+0xc0>
 80149dc:	f04f 0800 	mov.w	r8, #0
 80149e0:	210a      	movs	r1, #10
 80149e2:	e7f6      	b.n	80149d2 <_svfprintf_r+0x25a>
 80149e4:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 80149e8:	e7c9      	b.n	801497e <_svfprintf_r+0x206>
 80149ea:	2200      	movs	r2, #0
 80149ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80149ee:	920e      	str	r2, [sp, #56]	@ 0x38
 80149f0:	210a      	movs	r1, #10
 80149f2:	9a06      	ldr	r2, [sp, #24]
 80149f4:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80149f6:	3a30      	subs	r2, #48	@ 0x30
 80149f8:	fb01 2200 	mla	r2, r1, r0, r2
 80149fc:	920e      	str	r2, [sp, #56]	@ 0x38
 80149fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014a02:	9206      	str	r2, [sp, #24]
 8014a04:	3a30      	subs	r2, #48	@ 0x30
 8014a06:	2a09      	cmp	r2, #9
 8014a08:	d9f3      	bls.n	80149f2 <_svfprintf_r+0x27a>
 8014a0a:	e715      	b.n	8014838 <_svfprintf_r+0xc0>
 8014a0c:	f045 0508 	orr.w	r5, r5, #8
 8014a10:	e7b5      	b.n	801497e <_svfprintf_r+0x206>
 8014a12:	bf00      	nop
 8014a14:	f3af 8000 	nop.w
	...
 8014a20:	0801b96e 	.word	0x0801b96e
 8014a24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014a26:	781b      	ldrb	r3, [r3, #0]
 8014a28:	2b68      	cmp	r3, #104	@ 0x68
 8014a2a:	bf01      	itttt	eq
 8014a2c:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 8014a2e:	3301      	addeq	r3, #1
 8014a30:	930c      	streq	r3, [sp, #48]	@ 0x30
 8014a32:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 8014a36:	bf18      	it	ne
 8014a38:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 8014a3c:	e79f      	b.n	801497e <_svfprintf_r+0x206>
 8014a3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014a40:	781b      	ldrb	r3, [r3, #0]
 8014a42:	2b6c      	cmp	r3, #108	@ 0x6c
 8014a44:	d105      	bne.n	8014a52 <_svfprintf_r+0x2da>
 8014a46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014a48:	3301      	adds	r3, #1
 8014a4a:	930c      	str	r3, [sp, #48]	@ 0x30
 8014a4c:	f045 0520 	orr.w	r5, r5, #32
 8014a50:	e795      	b.n	801497e <_svfprintf_r+0x206>
 8014a52:	f045 0510 	orr.w	r5, r5, #16
 8014a56:	e792      	b.n	801497e <_svfprintf_r+0x206>
 8014a58:	4632      	mov	r2, r6
 8014a5a:	f852 3b04 	ldr.w	r3, [r2], #4
 8014a5e:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8014a62:	2300      	movs	r3, #0
 8014a64:	9207      	str	r2, [sp, #28]
 8014a66:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8014a6a:	469a      	mov	sl, r3
 8014a6c:	f04f 0801 	mov.w	r8, #1
 8014a70:	9310      	str	r3, [sp, #64]	@ 0x40
 8014a72:	461f      	mov	r7, r3
 8014a74:	9308      	str	r3, [sp, #32]
 8014a76:	461e      	mov	r6, r3
 8014a78:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 8014a7c:	e1d2      	b.n	8014e24 <_svfprintf_r+0x6ac>
 8014a7e:	f045 0510 	orr.w	r5, r5, #16
 8014a82:	06af      	lsls	r7, r5, #26
 8014a84:	d512      	bpl.n	8014aac <_svfprintf_r+0x334>
 8014a86:	3607      	adds	r6, #7
 8014a88:	f026 0307 	bic.w	r3, r6, #7
 8014a8c:	461a      	mov	r2, r3
 8014a8e:	685f      	ldr	r7, [r3, #4]
 8014a90:	f852 6b08 	ldr.w	r6, [r2], #8
 8014a94:	9207      	str	r2, [sp, #28]
 8014a96:	2f00      	cmp	r7, #0
 8014a98:	da06      	bge.n	8014aa8 <_svfprintf_r+0x330>
 8014a9a:	4276      	negs	r6, r6
 8014a9c:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8014aa0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8014aa4:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8014aa8:	2301      	movs	r3, #1
 8014aaa:	e37d      	b.n	80151a8 <_svfprintf_r+0xa30>
 8014aac:	4633      	mov	r3, r6
 8014aae:	06ee      	lsls	r6, r5, #27
 8014ab0:	f853 7b04 	ldr.w	r7, [r3], #4
 8014ab4:	9307      	str	r3, [sp, #28]
 8014ab6:	d502      	bpl.n	8014abe <_svfprintf_r+0x346>
 8014ab8:	463e      	mov	r6, r7
 8014aba:	17ff      	asrs	r7, r7, #31
 8014abc:	e7eb      	b.n	8014a96 <_svfprintf_r+0x31e>
 8014abe:	0668      	lsls	r0, r5, #25
 8014ac0:	d503      	bpl.n	8014aca <_svfprintf_r+0x352>
 8014ac2:	b23e      	sxth	r6, r7
 8014ac4:	f347 37c0 	sbfx	r7, r7, #15, #1
 8014ac8:	e7e5      	b.n	8014a96 <_svfprintf_r+0x31e>
 8014aca:	05a9      	lsls	r1, r5, #22
 8014acc:	d5f4      	bpl.n	8014ab8 <_svfprintf_r+0x340>
 8014ace:	b27e      	sxtb	r6, r7
 8014ad0:	f347 17c0 	sbfx	r7, r7, #7, #1
 8014ad4:	e7df      	b.n	8014a96 <_svfprintf_r+0x31e>
 8014ad6:	3607      	adds	r6, #7
 8014ad8:	f026 0307 	bic.w	r3, r6, #7
 8014adc:	ecb3 7b02 	vldmia	r3!, {d7}
 8014ae0:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8014ae4:	9307      	str	r3, [sp, #28]
 8014ae6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014ae8:	931a      	str	r3, [sp, #104]	@ 0x68
 8014aea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014aec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014af0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8014af2:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 8014af6:	4b81      	ldr	r3, [pc, #516]	@ (8014cfc <_svfprintf_r+0x584>)
 8014af8:	f04f 32ff 	mov.w	r2, #4294967295
 8014afc:	f7ec f836 	bl	8000b6c <__aeabi_dcmpun>
 8014b00:	bb10      	cbnz	r0, 8014b48 <_svfprintf_r+0x3d0>
 8014b02:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 8014b06:	4b7d      	ldr	r3, [pc, #500]	@ (8014cfc <_svfprintf_r+0x584>)
 8014b08:	f04f 32ff 	mov.w	r2, #4294967295
 8014b0c:	f7ec f810 	bl	8000b30 <__aeabi_dcmple>
 8014b10:	b9d0      	cbnz	r0, 8014b48 <_svfprintf_r+0x3d0>
 8014b12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014b16:	2200      	movs	r2, #0
 8014b18:	2300      	movs	r3, #0
 8014b1a:	f7eb ffff 	bl	8000b1c <__aeabi_dcmplt>
 8014b1e:	b110      	cbz	r0, 8014b26 <_svfprintf_r+0x3ae>
 8014b20:	232d      	movs	r3, #45	@ 0x2d
 8014b22:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8014b26:	4a76      	ldr	r2, [pc, #472]	@ (8014d00 <_svfprintf_r+0x588>)
 8014b28:	4b76      	ldr	r3, [pc, #472]	@ (8014d04 <_svfprintf_r+0x58c>)
 8014b2a:	9906      	ldr	r1, [sp, #24]
 8014b2c:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 8014b30:	2947      	cmp	r1, #71	@ 0x47
 8014b32:	bfd4      	ite	le
 8014b34:	4691      	movle	r9, r2
 8014b36:	4699      	movgt	r9, r3
 8014b38:	f04f 0a00 	mov.w	sl, #0
 8014b3c:	f04f 0803 	mov.w	r8, #3
 8014b40:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 8014b44:	f000 bfec 	b.w	8015b20 <_svfprintf_r+0x13a8>
 8014b48:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8014b4c:	4610      	mov	r0, r2
 8014b4e:	4619      	mov	r1, r3
 8014b50:	f7ec f80c 	bl	8000b6c <__aeabi_dcmpun>
 8014b54:	4682      	mov	sl, r0
 8014b56:	b140      	cbz	r0, 8014b6a <_svfprintf_r+0x3f2>
 8014b58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014b5a:	4a6b      	ldr	r2, [pc, #428]	@ (8014d08 <_svfprintf_r+0x590>)
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	bfbc      	itt	lt
 8014b60:	232d      	movlt	r3, #45	@ 0x2d
 8014b62:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 8014b66:	4b69      	ldr	r3, [pc, #420]	@ (8014d0c <_svfprintf_r+0x594>)
 8014b68:	e7df      	b.n	8014b2a <_svfprintf_r+0x3b2>
 8014b6a:	9b06      	ldr	r3, [sp, #24]
 8014b6c:	2b61      	cmp	r3, #97	@ 0x61
 8014b6e:	d025      	beq.n	8014bbc <_svfprintf_r+0x444>
 8014b70:	2b41      	cmp	r3, #65	@ 0x41
 8014b72:	d125      	bne.n	8014bc0 <_svfprintf_r+0x448>
 8014b74:	2358      	movs	r3, #88	@ 0x58
 8014b76:	2230      	movs	r2, #48	@ 0x30
 8014b78:	f1b8 0f63 	cmp.w	r8, #99	@ 0x63
 8014b7c:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 8014b80:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8014b84:	f045 0502 	orr.w	r5, r5, #2
 8014b88:	f340 80a5 	ble.w	8014cd6 <_svfprintf_r+0x55e>
 8014b8c:	9803      	ldr	r0, [sp, #12]
 8014b8e:	f108 0101 	add.w	r1, r8, #1
 8014b92:	f7fe fe97 	bl	80138c4 <_malloc_r>
 8014b96:	4681      	mov	r9, r0
 8014b98:	2800      	cmp	r0, #0
 8014b9a:	f040 80a1 	bne.w	8014ce0 <_svfprintf_r+0x568>
 8014b9e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8014ba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014ba6:	f8ab 300c 	strh.w	r3, [fp, #12]
 8014baa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8014bae:	065b      	lsls	r3, r3, #25
 8014bb0:	f53f ae04 	bmi.w	80147bc <_svfprintf_r+0x44>
 8014bb4:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8014bb6:	b053      	add	sp, #332	@ 0x14c
 8014bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bbc:	2378      	movs	r3, #120	@ 0x78
 8014bbe:	e7da      	b.n	8014b76 <_svfprintf_r+0x3fe>
 8014bc0:	f1b8 3fff 	cmp.w	r8, #4294967295
 8014bc4:	f000 808e 	beq.w	8014ce4 <_svfprintf_r+0x56c>
 8014bc8:	9b06      	ldr	r3, [sp, #24]
 8014bca:	f023 0320 	bic.w	r3, r3, #32
 8014bce:	2b47      	cmp	r3, #71	@ 0x47
 8014bd0:	d105      	bne.n	8014bde <_svfprintf_r+0x466>
 8014bd2:	f1b8 0f00 	cmp.w	r8, #0
 8014bd6:	d102      	bne.n	8014bde <_svfprintf_r+0x466>
 8014bd8:	46c2      	mov	sl, r8
 8014bda:	f04f 0801 	mov.w	r8, #1
 8014bde:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8014be2:	9311      	str	r3, [sp, #68]	@ 0x44
 8014be4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	da7f      	bge.n	8014cea <_svfprintf_r+0x572>
 8014bea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014bec:	9314      	str	r3, [sp, #80]	@ 0x50
 8014bee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014bf0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014bf4:	9315      	str	r3, [sp, #84]	@ 0x54
 8014bf6:	232d      	movs	r3, #45	@ 0x2d
 8014bf8:	931c      	str	r3, [sp, #112]	@ 0x70
 8014bfa:	9b06      	ldr	r3, [sp, #24]
 8014bfc:	f023 0320 	bic.w	r3, r3, #32
 8014c00:	2b41      	cmp	r3, #65	@ 0x41
 8014c02:	9308      	str	r3, [sp, #32]
 8014c04:	f040 81e6 	bne.w	8014fd4 <_svfprintf_r+0x85c>
 8014c08:	a820      	add	r0, sp, #128	@ 0x80
 8014c0a:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8014c0e:	f7fd fec1 	bl	8012994 <frexp>
 8014c12:	2200      	movs	r2, #0
 8014c14:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8014c18:	ec51 0b10 	vmov	r0, r1, d0
 8014c1c:	f7eb fd0c 	bl	8000638 <__aeabi_dmul>
 8014c20:	4602      	mov	r2, r0
 8014c22:	460b      	mov	r3, r1
 8014c24:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014c28:	2200      	movs	r2, #0
 8014c2a:	2300      	movs	r3, #0
 8014c2c:	f7eb ff6c 	bl	8000b08 <__aeabi_dcmpeq>
 8014c30:	b108      	cbz	r0, 8014c36 <_svfprintf_r+0x4be>
 8014c32:	2301      	movs	r3, #1
 8014c34:	9320      	str	r3, [sp, #128]	@ 0x80
 8014c36:	4a36      	ldr	r2, [pc, #216]	@ (8014d10 <_svfprintf_r+0x598>)
 8014c38:	4b36      	ldr	r3, [pc, #216]	@ (8014d14 <_svfprintf_r+0x59c>)
 8014c3a:	9906      	ldr	r1, [sp, #24]
 8014c3c:	2961      	cmp	r1, #97	@ 0x61
 8014c3e:	bf18      	it	ne
 8014c40:	461a      	movne	r2, r3
 8014c42:	9210      	str	r2, [sp, #64]	@ 0x40
 8014c44:	f108 37ff 	add.w	r7, r8, #4294967295
 8014c48:	464e      	mov	r6, r9
 8014c4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014c4e:	4b32      	ldr	r3, [pc, #200]	@ (8014d18 <_svfprintf_r+0x5a0>)
 8014c50:	2200      	movs	r2, #0
 8014c52:	f7eb fcf1 	bl	8000638 <__aeabi_dmul>
 8014c56:	4602      	mov	r2, r0
 8014c58:	460b      	mov	r3, r1
 8014c5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014c5e:	f7eb ff9b 	bl	8000b98 <__aeabi_d2iz>
 8014c62:	9013      	str	r0, [sp, #76]	@ 0x4c
 8014c64:	f7eb fc7e 	bl	8000564 <__aeabi_i2d>
 8014c68:	4602      	mov	r2, r0
 8014c6a:	460b      	mov	r3, r1
 8014c6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014c70:	f7eb fb2a 	bl	80002c8 <__aeabi_dsub>
 8014c74:	4602      	mov	r2, r0
 8014c76:	460b      	mov	r3, r1
 8014c78:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014c7c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014c7e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014c80:	5c9b      	ldrb	r3, [r3, r2]
 8014c82:	f806 3b01 	strb.w	r3, [r6], #1
 8014c86:	1c7a      	adds	r2, r7, #1
 8014c88:	d006      	beq.n	8014c98 <_svfprintf_r+0x520>
 8014c8a:	1e7b      	subs	r3, r7, #1
 8014c8c:	931d      	str	r3, [sp, #116]	@ 0x74
 8014c8e:	2200      	movs	r2, #0
 8014c90:	2300      	movs	r3, #0
 8014c92:	f7eb ff39 	bl	8000b08 <__aeabi_dcmpeq>
 8014c96:	b370      	cbz	r0, 8014cf6 <_svfprintf_r+0x57e>
 8014c98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014c9c:	4b1f      	ldr	r3, [pc, #124]	@ (8014d1c <_svfprintf_r+0x5a4>)
 8014c9e:	2200      	movs	r2, #0
 8014ca0:	f7eb ff5a 	bl	8000b58 <__aeabi_dcmpgt>
 8014ca4:	2800      	cmp	r0, #0
 8014ca6:	d13b      	bne.n	8014d20 <_svfprintf_r+0x5a8>
 8014ca8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014cac:	4b1b      	ldr	r3, [pc, #108]	@ (8014d1c <_svfprintf_r+0x5a4>)
 8014cae:	2200      	movs	r2, #0
 8014cb0:	f7eb ff2a 	bl	8000b08 <__aeabi_dcmpeq>
 8014cb4:	b110      	cbz	r0, 8014cbc <_svfprintf_r+0x544>
 8014cb6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014cb8:	07db      	lsls	r3, r3, #31
 8014cba:	d431      	bmi.n	8014d20 <_svfprintf_r+0x5a8>
 8014cbc:	4633      	mov	r3, r6
 8014cbe:	19f1      	adds	r1, r6, r7
 8014cc0:	2030      	movs	r0, #48	@ 0x30
 8014cc2:	1aca      	subs	r2, r1, r3
 8014cc4:	2a00      	cmp	r2, #0
 8014cc6:	f280 8182 	bge.w	8014fce <_svfprintf_r+0x856>
 8014cca:	1c7b      	adds	r3, r7, #1
 8014ccc:	3701      	adds	r7, #1
 8014cce:	bfb8      	it	lt
 8014cd0:	2300      	movlt	r3, #0
 8014cd2:	441e      	add	r6, r3
 8014cd4:	e038      	b.n	8014d48 <_svfprintf_r+0x5d0>
 8014cd6:	f04f 0a00 	mov.w	sl, #0
 8014cda:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 8014cde:	e77e      	b.n	8014bde <_svfprintf_r+0x466>
 8014ce0:	4682      	mov	sl, r0
 8014ce2:	e77c      	b.n	8014bde <_svfprintf_r+0x466>
 8014ce4:	f04f 0806 	mov.w	r8, #6
 8014ce8:	e779      	b.n	8014bde <_svfprintf_r+0x466>
 8014cea:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 8014cee:	2300      	movs	r3, #0
 8014cf0:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8014cf4:	e780      	b.n	8014bf8 <_svfprintf_r+0x480>
 8014cf6:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8014cf8:	e7a7      	b.n	8014c4a <_svfprintf_r+0x4d2>
 8014cfa:	bf00      	nop
 8014cfc:	7fefffff 	.word	0x7fefffff
 8014d00:	0801bc79 	.word	0x0801bc79
 8014d04:	0801bc7d 	.word	0x0801bc7d
 8014d08:	0801bc81 	.word	0x0801bc81
 8014d0c:	0801bc85 	.word	0x0801bc85
 8014d10:	0801b96e 	.word	0x0801b96e
 8014d14:	0801b95d 	.word	0x0801b95d
 8014d18:	40300000 	.word	0x40300000
 8014d1c:	3fe00000 	.word	0x3fe00000
 8014d20:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014d22:	9624      	str	r6, [sp, #144]	@ 0x90
 8014d24:	7bd9      	ldrb	r1, [r3, #15]
 8014d26:	2030      	movs	r0, #48	@ 0x30
 8014d28:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8014d2a:	1e53      	subs	r3, r2, #1
 8014d2c:	9324      	str	r3, [sp, #144]	@ 0x90
 8014d2e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8014d32:	428b      	cmp	r3, r1
 8014d34:	f000 8148 	beq.w	8014fc8 <_svfprintf_r+0x850>
 8014d38:	2b39      	cmp	r3, #57	@ 0x39
 8014d3a:	bf0b      	itete	eq
 8014d3c:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8014d3e:	3301      	addne	r3, #1
 8014d40:	7a9b      	ldrbeq	r3, [r3, #10]
 8014d42:	b2db      	uxtbne	r3, r3
 8014d44:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014d48:	eba6 0309 	sub.w	r3, r6, r9
 8014d4c:	9304      	str	r3, [sp, #16]
 8014d4e:	9b08      	ldr	r3, [sp, #32]
 8014d50:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8014d52:	2b47      	cmp	r3, #71	@ 0x47
 8014d54:	f040 8187 	bne.w	8015066 <_svfprintf_r+0x8ee>
 8014d58:	1cf1      	adds	r1, r6, #3
 8014d5a:	db02      	blt.n	8014d62 <_svfprintf_r+0x5ea>
 8014d5c:	4546      	cmp	r6, r8
 8014d5e:	f340 81a5 	ble.w	80150ac <_svfprintf_r+0x934>
 8014d62:	9b06      	ldr	r3, [sp, #24]
 8014d64:	3b02      	subs	r3, #2
 8014d66:	9306      	str	r3, [sp, #24]
 8014d68:	9906      	ldr	r1, [sp, #24]
 8014d6a:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8014d6e:	f021 0120 	bic.w	r1, r1, #32
 8014d72:	2941      	cmp	r1, #65	@ 0x41
 8014d74:	bf08      	it	eq
 8014d76:	320f      	addeq	r2, #15
 8014d78:	f106 33ff 	add.w	r3, r6, #4294967295
 8014d7c:	bf06      	itte	eq
 8014d7e:	b2d2      	uxtbeq	r2, r2
 8014d80:	2101      	moveq	r1, #1
 8014d82:	2100      	movne	r1, #0
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	9320      	str	r3, [sp, #128]	@ 0x80
 8014d88:	bfb8      	it	lt
 8014d8a:	f1c6 0301 	rsblt	r3, r6, #1
 8014d8e:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 8014d92:	bfb4      	ite	lt
 8014d94:	222d      	movlt	r2, #45	@ 0x2d
 8014d96:	222b      	movge	r2, #43	@ 0x2b
 8014d98:	2b09      	cmp	r3, #9
 8014d9a:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 8014d9e:	f340 8178 	ble.w	8015092 <_svfprintf_r+0x91a>
 8014da2:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8014da6:	270a      	movs	r7, #10
 8014da8:	4602      	mov	r2, r0
 8014daa:	fbb3 f6f7 	udiv	r6, r3, r7
 8014dae:	fb07 3116 	mls	r1, r7, r6, r3
 8014db2:	3130      	adds	r1, #48	@ 0x30
 8014db4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014db8:	4619      	mov	r1, r3
 8014dba:	2963      	cmp	r1, #99	@ 0x63
 8014dbc:	f100 30ff 	add.w	r0, r0, #4294967295
 8014dc0:	4633      	mov	r3, r6
 8014dc2:	dcf1      	bgt.n	8014da8 <_svfprintf_r+0x630>
 8014dc4:	3330      	adds	r3, #48	@ 0x30
 8014dc6:	1e91      	subs	r1, r2, #2
 8014dc8:	f800 3c01 	strb.w	r3, [r0, #-1]
 8014dcc:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 8014dd0:	460b      	mov	r3, r1
 8014dd2:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8014dd6:	4283      	cmp	r3, r0
 8014dd8:	f0c0 8156 	bcc.w	8015088 <_svfprintf_r+0x910>
 8014ddc:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 8014de0:	1a9b      	subs	r3, r3, r2
 8014de2:	4281      	cmp	r1, r0
 8014de4:	bf88      	it	hi
 8014de6:	2300      	movhi	r3, #0
 8014de8:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8014dec:	441a      	add	r2, r3
 8014dee:	ab22      	add	r3, sp, #136	@ 0x88
 8014df0:	1ad3      	subs	r3, r2, r3
 8014df2:	9a04      	ldr	r2, [sp, #16]
 8014df4:	9318      	str	r3, [sp, #96]	@ 0x60
 8014df6:	2a01      	cmp	r2, #1
 8014df8:	eb03 0802 	add.w	r8, r3, r2
 8014dfc:	dc01      	bgt.n	8014e02 <_svfprintf_r+0x68a>
 8014dfe:	07ea      	lsls	r2, r5, #31
 8014e00:	d501      	bpl.n	8014e06 <_svfprintf_r+0x68e>
 8014e02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014e04:	4498      	add	r8, r3
 8014e06:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8014e0a:	2700      	movs	r7, #0
 8014e0c:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8014e10:	9311      	str	r3, [sp, #68]	@ 0x44
 8014e12:	9708      	str	r7, [sp, #32]
 8014e14:	463e      	mov	r6, r7
 8014e16:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8014e18:	2b00      	cmp	r3, #0
 8014e1a:	f040 818f 	bne.w	801513c <_svfprintf_r+0x9c4>
 8014e1e:	2300      	movs	r3, #0
 8014e20:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8014e22:	9310      	str	r3, [sp, #64]	@ 0x40
 8014e24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014e26:	4543      	cmp	r3, r8
 8014e28:	bfb8      	it	lt
 8014e2a:	4643      	movlt	r3, r8
 8014e2c:	9311      	str	r3, [sp, #68]	@ 0x44
 8014e2e:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8014e32:	b113      	cbz	r3, 8014e3a <_svfprintf_r+0x6c2>
 8014e34:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014e36:	3301      	adds	r3, #1
 8014e38:	9311      	str	r3, [sp, #68]	@ 0x44
 8014e3a:	f015 0302 	ands.w	r3, r5, #2
 8014e3e:	931c      	str	r3, [sp, #112]	@ 0x70
 8014e40:	bf1e      	ittt	ne
 8014e42:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 8014e44:	3302      	addne	r3, #2
 8014e46:	9311      	strne	r3, [sp, #68]	@ 0x44
 8014e48:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 8014e4c:	931d      	str	r3, [sp, #116]	@ 0x74
 8014e4e:	d122      	bne.n	8014e96 <_svfprintf_r+0x71e>
 8014e50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014e52:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014e54:	1a9b      	subs	r3, r3, r2
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014e5a:	dd1c      	ble.n	8014e96 <_svfprintf_r+0x71e>
 8014e5c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8014e5e:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8014e62:	2810      	cmp	r0, #16
 8014e64:	489e      	ldr	r0, [pc, #632]	@ (80150e0 <_svfprintf_r+0x968>)
 8014e66:	6020      	str	r0, [r4, #0]
 8014e68:	f102 0201 	add.w	r2, r2, #1
 8014e6c:	f104 0108 	add.w	r1, r4, #8
 8014e70:	f300 8298 	bgt.w	80153a4 <_svfprintf_r+0xc2c>
 8014e74:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8014e76:	6060      	str	r0, [r4, #4]
 8014e78:	4403      	add	r3, r0
 8014e7a:	2a07      	cmp	r2, #7
 8014e7c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8014e80:	f340 82a5 	ble.w	80153ce <_svfprintf_r+0xc56>
 8014e84:	9803      	ldr	r0, [sp, #12]
 8014e86:	aa26      	add	r2, sp, #152	@ 0x98
 8014e88:	4659      	mov	r1, fp
 8014e8a:	f001 f818 	bl	8015ebe <__ssprint_r>
 8014e8e:	2800      	cmp	r0, #0
 8014e90:	f040 85ed 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8014e94:	ac29      	add	r4, sp, #164	@ 0xa4
 8014e96:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 8014e9a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8014e9c:	b16a      	cbz	r2, 8014eba <_svfprintf_r+0x742>
 8014e9e:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 8014ea2:	6022      	str	r2, [r4, #0]
 8014ea4:	2201      	movs	r2, #1
 8014ea6:	4413      	add	r3, r2
 8014ea8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8014eaa:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8014eac:	6062      	str	r2, [r4, #4]
 8014eae:	4413      	add	r3, r2
 8014eb0:	2b07      	cmp	r3, #7
 8014eb2:	9327      	str	r3, [sp, #156]	@ 0x9c
 8014eb4:	f300 828d 	bgt.w	80153d2 <_svfprintf_r+0xc5a>
 8014eb8:	3408      	adds	r4, #8
 8014eba:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8014ebc:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8014ebe:	b162      	cbz	r2, 8014eda <_svfprintf_r+0x762>
 8014ec0:	aa1f      	add	r2, sp, #124	@ 0x7c
 8014ec2:	6022      	str	r2, [r4, #0]
 8014ec4:	2202      	movs	r2, #2
 8014ec6:	4413      	add	r3, r2
 8014ec8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8014eca:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8014ecc:	6062      	str	r2, [r4, #4]
 8014ece:	3301      	adds	r3, #1
 8014ed0:	2b07      	cmp	r3, #7
 8014ed2:	9327      	str	r3, [sp, #156]	@ 0x9c
 8014ed4:	f300 8287 	bgt.w	80153e6 <_svfprintf_r+0xc6e>
 8014ed8:	3408      	adds	r4, #8
 8014eda:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014edc:	2b80      	cmp	r3, #128	@ 0x80
 8014ede:	d122      	bne.n	8014f26 <_svfprintf_r+0x7ae>
 8014ee0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014ee2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014ee4:	1a9b      	subs	r3, r3, r2
 8014ee6:	2b00      	cmp	r3, #0
 8014ee8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014eea:	dd1c      	ble.n	8014f26 <_svfprintf_r+0x7ae>
 8014eec:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8014eee:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8014ef2:	2810      	cmp	r0, #16
 8014ef4:	487b      	ldr	r0, [pc, #492]	@ (80150e4 <_svfprintf_r+0x96c>)
 8014ef6:	6020      	str	r0, [r4, #0]
 8014ef8:	f102 0201 	add.w	r2, r2, #1
 8014efc:	f104 0108 	add.w	r1, r4, #8
 8014f00:	f300 827b 	bgt.w	80153fa <_svfprintf_r+0xc82>
 8014f04:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8014f06:	6060      	str	r0, [r4, #4]
 8014f08:	4403      	add	r3, r0
 8014f0a:	2a07      	cmp	r2, #7
 8014f0c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8014f10:	f340 8288 	ble.w	8015424 <_svfprintf_r+0xcac>
 8014f14:	9803      	ldr	r0, [sp, #12]
 8014f16:	aa26      	add	r2, sp, #152	@ 0x98
 8014f18:	4659      	mov	r1, fp
 8014f1a:	f000 ffd0 	bl	8015ebe <__ssprint_r>
 8014f1e:	2800      	cmp	r0, #0
 8014f20:	f040 85a5 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8014f24:	ac29      	add	r4, sp, #164	@ 0xa4
 8014f26:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014f28:	eba3 0308 	sub.w	r3, r3, r8
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	9310      	str	r3, [sp, #64]	@ 0x40
 8014f30:	dd1c      	ble.n	8014f6c <_svfprintf_r+0x7f4>
 8014f32:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8014f34:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8014f38:	2810      	cmp	r0, #16
 8014f3a:	486a      	ldr	r0, [pc, #424]	@ (80150e4 <_svfprintf_r+0x96c>)
 8014f3c:	6020      	str	r0, [r4, #0]
 8014f3e:	f102 0201 	add.w	r2, r2, #1
 8014f42:	f104 0108 	add.w	r1, r4, #8
 8014f46:	f300 826f 	bgt.w	8015428 <_svfprintf_r+0xcb0>
 8014f4a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8014f4c:	6060      	str	r0, [r4, #4]
 8014f4e:	4403      	add	r3, r0
 8014f50:	2a07      	cmp	r2, #7
 8014f52:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8014f56:	f340 827c 	ble.w	8015452 <_svfprintf_r+0xcda>
 8014f5a:	9803      	ldr	r0, [sp, #12]
 8014f5c:	aa26      	add	r2, sp, #152	@ 0x98
 8014f5e:	4659      	mov	r1, fp
 8014f60:	f000 ffad 	bl	8015ebe <__ssprint_r>
 8014f64:	2800      	cmp	r0, #0
 8014f66:	f040 8582 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8014f6a:	ac29      	add	r4, sp, #164	@ 0xa4
 8014f6c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8014f6e:	9310      	str	r3, [sp, #64]	@ 0x40
 8014f70:	05ea      	lsls	r2, r5, #23
 8014f72:	f100 8275 	bmi.w	8015460 <_svfprintf_r+0xce8>
 8014f76:	4443      	add	r3, r8
 8014f78:	9328      	str	r3, [sp, #160]	@ 0xa0
 8014f7a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8014f7c:	3301      	adds	r3, #1
 8014f7e:	2b07      	cmp	r3, #7
 8014f80:	e9c4 9800 	strd	r9, r8, [r4]
 8014f84:	9327      	str	r3, [sp, #156]	@ 0x9c
 8014f86:	f300 82b1 	bgt.w	80154ec <_svfprintf_r+0xd74>
 8014f8a:	3408      	adds	r4, #8
 8014f8c:	076a      	lsls	r2, r5, #29
 8014f8e:	f100 8550 	bmi.w	8015a32 <_svfprintf_r+0x12ba>
 8014f92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014f96:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8014f98:	428a      	cmp	r2, r1
 8014f9a:	bfac      	ite	ge
 8014f9c:	189b      	addge	r3, r3, r2
 8014f9e:	185b      	addlt	r3, r3, r1
 8014fa0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014fa2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8014fa4:	b13b      	cbz	r3, 8014fb6 <_svfprintf_r+0x83e>
 8014fa6:	9803      	ldr	r0, [sp, #12]
 8014fa8:	aa26      	add	r2, sp, #152	@ 0x98
 8014faa:	4659      	mov	r1, fp
 8014fac:	f000 ff87 	bl	8015ebe <__ssprint_r>
 8014fb0:	2800      	cmp	r0, #0
 8014fb2:	f040 855c 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8014fb6:	2300      	movs	r3, #0
 8014fb8:	9327      	str	r3, [sp, #156]	@ 0x9c
 8014fba:	f1ba 0f00 	cmp.w	sl, #0
 8014fbe:	f040 8572 	bne.w	8015aa6 <_svfprintf_r+0x132e>
 8014fc2:	9e07      	ldr	r6, [sp, #28]
 8014fc4:	ac29      	add	r4, sp, #164	@ 0xa4
 8014fc6:	e0c6      	b.n	8015156 <_svfprintf_r+0x9de>
 8014fc8:	f802 0c01 	strb.w	r0, [r2, #-1]
 8014fcc:	e6ac      	b.n	8014d28 <_svfprintf_r+0x5b0>
 8014fce:	f803 0b01 	strb.w	r0, [r3], #1
 8014fd2:	e676      	b.n	8014cc2 <_svfprintf_r+0x54a>
 8014fd4:	9b08      	ldr	r3, [sp, #32]
 8014fd6:	2b46      	cmp	r3, #70	@ 0x46
 8014fd8:	d005      	beq.n	8014fe6 <_svfprintf_r+0x86e>
 8014fda:	2b45      	cmp	r3, #69	@ 0x45
 8014fdc:	d11a      	bne.n	8015014 <_svfprintf_r+0x89c>
 8014fde:	f108 0601 	add.w	r6, r8, #1
 8014fe2:	2102      	movs	r1, #2
 8014fe4:	e001      	b.n	8014fea <_svfprintf_r+0x872>
 8014fe6:	4646      	mov	r6, r8
 8014fe8:	2103      	movs	r1, #3
 8014fea:	ab24      	add	r3, sp, #144	@ 0x90
 8014fec:	9301      	str	r3, [sp, #4]
 8014fee:	ab21      	add	r3, sp, #132	@ 0x84
 8014ff0:	9300      	str	r3, [sp, #0]
 8014ff2:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8014ff6:	ab20      	add	r3, sp, #128	@ 0x80
 8014ff8:	9803      	ldr	r0, [sp, #12]
 8014ffa:	4632      	mov	r2, r6
 8014ffc:	f7fd fda0 	bl	8012b40 <_dtoa_r>
 8015000:	9b08      	ldr	r3, [sp, #32]
 8015002:	2b47      	cmp	r3, #71	@ 0x47
 8015004:	4681      	mov	r9, r0
 8015006:	d119      	bne.n	801503c <_svfprintf_r+0x8c4>
 8015008:	07e8      	lsls	r0, r5, #31
 801500a:	d405      	bmi.n	8015018 <_svfprintf_r+0x8a0>
 801500c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801500e:	eba3 0309 	sub.w	r3, r3, r9
 8015012:	e69b      	b.n	8014d4c <_svfprintf_r+0x5d4>
 8015014:	4646      	mov	r6, r8
 8015016:	e7e4      	b.n	8014fe2 <_svfprintf_r+0x86a>
 8015018:	eb09 0706 	add.w	r7, r9, r6
 801501c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8015020:	2200      	movs	r2, #0
 8015022:	2300      	movs	r3, #0
 8015024:	f7eb fd70 	bl	8000b08 <__aeabi_dcmpeq>
 8015028:	b100      	cbz	r0, 801502c <_svfprintf_r+0x8b4>
 801502a:	9724      	str	r7, [sp, #144]	@ 0x90
 801502c:	2230      	movs	r2, #48	@ 0x30
 801502e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8015030:	429f      	cmp	r7, r3
 8015032:	d9eb      	bls.n	801500c <_svfprintf_r+0x894>
 8015034:	1c59      	adds	r1, r3, #1
 8015036:	9124      	str	r1, [sp, #144]	@ 0x90
 8015038:	701a      	strb	r2, [r3, #0]
 801503a:	e7f8      	b.n	801502e <_svfprintf_r+0x8b6>
 801503c:	9b08      	ldr	r3, [sp, #32]
 801503e:	2b46      	cmp	r3, #70	@ 0x46
 8015040:	eb00 0706 	add.w	r7, r0, r6
 8015044:	d1ea      	bne.n	801501c <_svfprintf_r+0x8a4>
 8015046:	7803      	ldrb	r3, [r0, #0]
 8015048:	2b30      	cmp	r3, #48	@ 0x30
 801504a:	d109      	bne.n	8015060 <_svfprintf_r+0x8e8>
 801504c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8015050:	2200      	movs	r2, #0
 8015052:	2300      	movs	r3, #0
 8015054:	f7eb fd58 	bl	8000b08 <__aeabi_dcmpeq>
 8015058:	b910      	cbnz	r0, 8015060 <_svfprintf_r+0x8e8>
 801505a:	f1c6 0601 	rsb	r6, r6, #1
 801505e:	9620      	str	r6, [sp, #128]	@ 0x80
 8015060:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8015062:	441f      	add	r7, r3
 8015064:	e7da      	b.n	801501c <_svfprintf_r+0x8a4>
 8015066:	9b08      	ldr	r3, [sp, #32]
 8015068:	2b46      	cmp	r3, #70	@ 0x46
 801506a:	f47f ae7d 	bne.w	8014d68 <_svfprintf_r+0x5f0>
 801506e:	f005 0301 	and.w	r3, r5, #1
 8015072:	2e00      	cmp	r6, #0
 8015074:	ea43 0308 	orr.w	r3, r3, r8
 8015078:	dd25      	ble.n	80150c6 <_svfprintf_r+0x94e>
 801507a:	b37b      	cbz	r3, 80150dc <_svfprintf_r+0x964>
 801507c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801507e:	18f3      	adds	r3, r6, r3
 8015080:	4498      	add	r8, r3
 8015082:	2366      	movs	r3, #102	@ 0x66
 8015084:	9306      	str	r3, [sp, #24]
 8015086:	e033      	b.n	80150f0 <_svfprintf_r+0x978>
 8015088:	f813 7b01 	ldrb.w	r7, [r3], #1
 801508c:	f806 7f01 	strb.w	r7, [r6, #1]!
 8015090:	e6a1      	b.n	8014dd6 <_svfprintf_r+0x65e>
 8015092:	b941      	cbnz	r1, 80150a6 <_svfprintf_r+0x92e>
 8015094:	2230      	movs	r2, #48	@ 0x30
 8015096:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 801509a:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 801509e:	3330      	adds	r3, #48	@ 0x30
 80150a0:	f802 3b01 	strb.w	r3, [r2], #1
 80150a4:	e6a3      	b.n	8014dee <_svfprintf_r+0x676>
 80150a6:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 80150aa:	e7f8      	b.n	801509e <_svfprintf_r+0x926>
 80150ac:	9b04      	ldr	r3, [sp, #16]
 80150ae:	429e      	cmp	r6, r3
 80150b0:	da0d      	bge.n	80150ce <_svfprintf_r+0x956>
 80150b2:	9b04      	ldr	r3, [sp, #16]
 80150b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80150b6:	2e00      	cmp	r6, #0
 80150b8:	eb03 0802 	add.w	r8, r3, r2
 80150bc:	dc0c      	bgt.n	80150d8 <_svfprintf_r+0x960>
 80150be:	f1c6 0301 	rsb	r3, r6, #1
 80150c2:	4498      	add	r8, r3
 80150c4:	e008      	b.n	80150d8 <_svfprintf_r+0x960>
 80150c6:	b17b      	cbz	r3, 80150e8 <_svfprintf_r+0x970>
 80150c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80150ca:	3301      	adds	r3, #1
 80150cc:	e7d8      	b.n	8015080 <_svfprintf_r+0x908>
 80150ce:	07eb      	lsls	r3, r5, #31
 80150d0:	d521      	bpl.n	8015116 <_svfprintf_r+0x99e>
 80150d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80150d4:	eb06 0803 	add.w	r8, r6, r3
 80150d8:	2367      	movs	r3, #103	@ 0x67
 80150da:	e7d3      	b.n	8015084 <_svfprintf_r+0x90c>
 80150dc:	46b0      	mov	r8, r6
 80150de:	e7d0      	b.n	8015082 <_svfprintf_r+0x90a>
 80150e0:	0801bc99 	.word	0x0801bc99
 80150e4:	0801bc89 	.word	0x0801bc89
 80150e8:	2366      	movs	r3, #102	@ 0x66
 80150ea:	9306      	str	r3, [sp, #24]
 80150ec:	f04f 0801 	mov.w	r8, #1
 80150f0:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 80150f4:	9308      	str	r3, [sp, #32]
 80150f6:	d01f      	beq.n	8015138 <_svfprintf_r+0x9c0>
 80150f8:	2700      	movs	r7, #0
 80150fa:	2e00      	cmp	r6, #0
 80150fc:	9708      	str	r7, [sp, #32]
 80150fe:	f77f ae8a 	ble.w	8014e16 <_svfprintf_r+0x69e>
 8015102:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015104:	781b      	ldrb	r3, [r3, #0]
 8015106:	2bff      	cmp	r3, #255	@ 0xff
 8015108:	d107      	bne.n	801511a <_svfprintf_r+0x9a2>
 801510a:	9b08      	ldr	r3, [sp, #32]
 801510c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801510e:	443b      	add	r3, r7
 8015110:	fb02 8803 	mla	r8, r2, r3, r8
 8015114:	e67f      	b.n	8014e16 <_svfprintf_r+0x69e>
 8015116:	46b0      	mov	r8, r6
 8015118:	e7de      	b.n	80150d8 <_svfprintf_r+0x960>
 801511a:	42b3      	cmp	r3, r6
 801511c:	daf5      	bge.n	801510a <_svfprintf_r+0x992>
 801511e:	1af6      	subs	r6, r6, r3
 8015120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015122:	785b      	ldrb	r3, [r3, #1]
 8015124:	b133      	cbz	r3, 8015134 <_svfprintf_r+0x9bc>
 8015126:	9b08      	ldr	r3, [sp, #32]
 8015128:	3301      	adds	r3, #1
 801512a:	9308      	str	r3, [sp, #32]
 801512c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801512e:	3301      	adds	r3, #1
 8015130:	9309      	str	r3, [sp, #36]	@ 0x24
 8015132:	e7e6      	b.n	8015102 <_svfprintf_r+0x98a>
 8015134:	3701      	adds	r7, #1
 8015136:	e7e4      	b.n	8015102 <_svfprintf_r+0x98a>
 8015138:	9f08      	ldr	r7, [sp, #32]
 801513a:	e66c      	b.n	8014e16 <_svfprintf_r+0x69e>
 801513c:	232d      	movs	r3, #45	@ 0x2d
 801513e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8015142:	e66c      	b.n	8014e1e <_svfprintf_r+0x6a6>
 8015144:	06af      	lsls	r7, r5, #26
 8015146:	d50a      	bpl.n	801515e <_svfprintf_r+0x9e6>
 8015148:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801514a:	6833      	ldr	r3, [r6, #0]
 801514c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801514e:	17d2      	asrs	r2, r2, #31
 8015150:	e9c3 1200 	strd	r1, r2, [r3]
 8015154:	3604      	adds	r6, #4
 8015156:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 801515a:	f7ff bb46 	b.w	80147ea <_svfprintf_r+0x72>
 801515e:	06e8      	lsls	r0, r5, #27
 8015160:	d503      	bpl.n	801516a <_svfprintf_r+0x9f2>
 8015162:	6833      	ldr	r3, [r6, #0]
 8015164:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8015166:	601a      	str	r2, [r3, #0]
 8015168:	e7f4      	b.n	8015154 <_svfprintf_r+0x9dc>
 801516a:	0669      	lsls	r1, r5, #25
 801516c:	d503      	bpl.n	8015176 <_svfprintf_r+0x9fe>
 801516e:	6833      	ldr	r3, [r6, #0]
 8015170:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8015172:	801a      	strh	r2, [r3, #0]
 8015174:	e7ee      	b.n	8015154 <_svfprintf_r+0x9dc>
 8015176:	05aa      	lsls	r2, r5, #22
 8015178:	d5f3      	bpl.n	8015162 <_svfprintf_r+0x9ea>
 801517a:	6833      	ldr	r3, [r6, #0]
 801517c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801517e:	701a      	strb	r2, [r3, #0]
 8015180:	e7e8      	b.n	8015154 <_svfprintf_r+0x9dc>
 8015182:	f045 0510 	orr.w	r5, r5, #16
 8015186:	f015 0320 	ands.w	r3, r5, #32
 801518a:	d020      	beq.n	80151ce <_svfprintf_r+0xa56>
 801518c:	3607      	adds	r6, #7
 801518e:	f026 0307 	bic.w	r3, r6, #7
 8015192:	461a      	mov	r2, r3
 8015194:	685f      	ldr	r7, [r3, #4]
 8015196:	f852 6b08 	ldr.w	r6, [r2], #8
 801519a:	9207      	str	r2, [sp, #28]
 801519c:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 80151a0:	2300      	movs	r3, #0
 80151a2:	2200      	movs	r2, #0
 80151a4:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 80151a8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80151ac:	f000 848c 	beq.w	8015ac8 <_svfprintf_r+0x1350>
 80151b0:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 80151b4:	9208      	str	r2, [sp, #32]
 80151b6:	ea56 0207 	orrs.w	r2, r6, r7
 80151ba:	f040 848a 	bne.w	8015ad2 <_svfprintf_r+0x135a>
 80151be:	f1b8 0f00 	cmp.w	r8, #0
 80151c2:	f000 80db 	beq.w	801537c <_svfprintf_r+0xc04>
 80151c6:	2b01      	cmp	r3, #1
 80151c8:	f040 8486 	bne.w	8015ad8 <_svfprintf_r+0x1360>
 80151cc:	e083      	b.n	80152d6 <_svfprintf_r+0xb5e>
 80151ce:	4632      	mov	r2, r6
 80151d0:	f015 0710 	ands.w	r7, r5, #16
 80151d4:	f852 6b04 	ldr.w	r6, [r2], #4
 80151d8:	9207      	str	r2, [sp, #28]
 80151da:	d001      	beq.n	80151e0 <_svfprintf_r+0xa68>
 80151dc:	461f      	mov	r7, r3
 80151de:	e7dd      	b.n	801519c <_svfprintf_r+0xa24>
 80151e0:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80151e4:	d001      	beq.n	80151ea <_svfprintf_r+0xa72>
 80151e6:	b2b6      	uxth	r6, r6
 80151e8:	e7d8      	b.n	801519c <_svfprintf_r+0xa24>
 80151ea:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 80151ee:	d0d5      	beq.n	801519c <_svfprintf_r+0xa24>
 80151f0:	b2f6      	uxtb	r6, r6
 80151f2:	e7f3      	b.n	80151dc <_svfprintf_r+0xa64>
 80151f4:	4633      	mov	r3, r6
 80151f6:	2278      	movs	r2, #120	@ 0x78
 80151f8:	f853 6b04 	ldr.w	r6, [r3], #4
 80151fc:	9307      	str	r3, [sp, #28]
 80151fe:	f647 0330 	movw	r3, #30768	@ 0x7830
 8015202:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 8015206:	4b94      	ldr	r3, [pc, #592]	@ (8015458 <_svfprintf_r+0xce0>)
 8015208:	9319      	str	r3, [sp, #100]	@ 0x64
 801520a:	2700      	movs	r7, #0
 801520c:	f045 0502 	orr.w	r5, r5, #2
 8015210:	2302      	movs	r3, #2
 8015212:	9206      	str	r2, [sp, #24]
 8015214:	e7c5      	b.n	80151a2 <_svfprintf_r+0xa2a>
 8015216:	4633      	mov	r3, r6
 8015218:	f1b8 3fff 	cmp.w	r8, #4294967295
 801521c:	f853 9b04 	ldr.w	r9, [r3], #4
 8015220:	9307      	str	r3, [sp, #28]
 8015222:	f04f 0600 	mov.w	r6, #0
 8015226:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 801522a:	d00f      	beq.n	801524c <_svfprintf_r+0xad4>
 801522c:	4642      	mov	r2, r8
 801522e:	4631      	mov	r1, r6
 8015230:	4648      	mov	r0, r9
 8015232:	f7ea ffed 	bl	8000210 <memchr>
 8015236:	4682      	mov	sl, r0
 8015238:	2800      	cmp	r0, #0
 801523a:	f43f ac81 	beq.w	8014b40 <_svfprintf_r+0x3c8>
 801523e:	eba0 0809 	sub.w	r8, r0, r9
 8015242:	46b2      	mov	sl, r6
 8015244:	9610      	str	r6, [sp, #64]	@ 0x40
 8015246:	4637      	mov	r7, r6
 8015248:	9608      	str	r6, [sp, #32]
 801524a:	e5eb      	b.n	8014e24 <_svfprintf_r+0x6ac>
 801524c:	4648      	mov	r0, r9
 801524e:	f7eb f82f 	bl	80002b0 <strlen>
 8015252:	46b2      	mov	sl, r6
 8015254:	4680      	mov	r8, r0
 8015256:	e473      	b.n	8014b40 <_svfprintf_r+0x3c8>
 8015258:	f045 0510 	orr.w	r5, r5, #16
 801525c:	f015 0320 	ands.w	r3, r5, #32
 8015260:	d009      	beq.n	8015276 <_svfprintf_r+0xafe>
 8015262:	3607      	adds	r6, #7
 8015264:	f026 0307 	bic.w	r3, r6, #7
 8015268:	461a      	mov	r2, r3
 801526a:	685f      	ldr	r7, [r3, #4]
 801526c:	f852 6b08 	ldr.w	r6, [r2], #8
 8015270:	9207      	str	r2, [sp, #28]
 8015272:	2301      	movs	r3, #1
 8015274:	e795      	b.n	80151a2 <_svfprintf_r+0xa2a>
 8015276:	4632      	mov	r2, r6
 8015278:	f015 0710 	ands.w	r7, r5, #16
 801527c:	f852 6b04 	ldr.w	r6, [r2], #4
 8015280:	9207      	str	r2, [sp, #28]
 8015282:	d001      	beq.n	8015288 <_svfprintf_r+0xb10>
 8015284:	461f      	mov	r7, r3
 8015286:	e7f4      	b.n	8015272 <_svfprintf_r+0xafa>
 8015288:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 801528c:	d001      	beq.n	8015292 <_svfprintf_r+0xb1a>
 801528e:	b2b6      	uxth	r6, r6
 8015290:	e7ef      	b.n	8015272 <_svfprintf_r+0xafa>
 8015292:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8015296:	d0ec      	beq.n	8015272 <_svfprintf_r+0xafa>
 8015298:	b2f6      	uxtb	r6, r6
 801529a:	e7f3      	b.n	8015284 <_svfprintf_r+0xb0c>
 801529c:	4b6f      	ldr	r3, [pc, #444]	@ (801545c <_svfprintf_r+0xce4>)
 801529e:	f7ff bb39 	b.w	8014914 <_svfprintf_r+0x19c>
 80152a2:	4632      	mov	r2, r6
 80152a4:	f015 0710 	ands.w	r7, r5, #16
 80152a8:	f852 6b04 	ldr.w	r6, [r2], #4
 80152ac:	9207      	str	r2, [sp, #28]
 80152ae:	d002      	beq.n	80152b6 <_svfprintf_r+0xb3e>
 80152b0:	461f      	mov	r7, r3
 80152b2:	f7ff bb3c 	b.w	801492e <_svfprintf_r+0x1b6>
 80152b6:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80152ba:	d002      	beq.n	80152c2 <_svfprintf_r+0xb4a>
 80152bc:	b2b6      	uxth	r6, r6
 80152be:	f7ff bb36 	b.w	801492e <_svfprintf_r+0x1b6>
 80152c2:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 80152c6:	f43f ab32 	beq.w	801492e <_svfprintf_r+0x1b6>
 80152ca:	b2f6      	uxtb	r6, r6
 80152cc:	e7f0      	b.n	80152b0 <_svfprintf_r+0xb38>
 80152ce:	2e0a      	cmp	r6, #10
 80152d0:	f177 0300 	sbcs.w	r3, r7, #0
 80152d4:	d207      	bcs.n	80152e6 <_svfprintf_r+0xb6e>
 80152d6:	3630      	adds	r6, #48	@ 0x30
 80152d8:	b2f6      	uxtb	r6, r6
 80152da:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 80152de:	f20d 1947 	addw	r9, sp, #327	@ 0x147
 80152e2:	f000 bc15 	b.w	8015b10 <_svfprintf_r+0x1398>
 80152e6:	2300      	movs	r3, #0
 80152e8:	9304      	str	r3, [sp, #16]
 80152ea:	9b08      	ldr	r3, [sp, #32]
 80152ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80152f0:	ad52      	add	r5, sp, #328	@ 0x148
 80152f2:	9310      	str	r3, [sp, #64]	@ 0x40
 80152f4:	220a      	movs	r2, #10
 80152f6:	2300      	movs	r3, #0
 80152f8:	4630      	mov	r0, r6
 80152fa:	4639      	mov	r1, r7
 80152fc:	f7eb fc74 	bl	8000be8 <__aeabi_uldivmod>
 8015300:	9b04      	ldr	r3, [sp, #16]
 8015302:	9011      	str	r0, [sp, #68]	@ 0x44
 8015304:	3301      	adds	r3, #1
 8015306:	9304      	str	r3, [sp, #16]
 8015308:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801530a:	3230      	adds	r2, #48	@ 0x30
 801530c:	468a      	mov	sl, r1
 801530e:	f105 39ff 	add.w	r9, r5, #4294967295
 8015312:	f805 2c01 	strb.w	r2, [r5, #-1]
 8015316:	b1d3      	cbz	r3, 801534e <_svfprintf_r+0xbd6>
 8015318:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801531a:	9a04      	ldr	r2, [sp, #16]
 801531c:	781b      	ldrb	r3, [r3, #0]
 801531e:	429a      	cmp	r2, r3
 8015320:	d115      	bne.n	801534e <_svfprintf_r+0xbd6>
 8015322:	2aff      	cmp	r2, #255	@ 0xff
 8015324:	d013      	beq.n	801534e <_svfprintf_r+0xbd6>
 8015326:	2e0a      	cmp	r6, #10
 8015328:	f177 0300 	sbcs.w	r3, r7, #0
 801532c:	d30f      	bcc.n	801534e <_svfprintf_r+0xbd6>
 801532e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015330:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8015332:	eba9 0903 	sub.w	r9, r9, r3
 8015336:	461a      	mov	r2, r3
 8015338:	4648      	mov	r0, r9
 801533a:	f7fd fa8b 	bl	8012854 <strncpy>
 801533e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015340:	785b      	ldrb	r3, [r3, #1]
 8015342:	b11b      	cbz	r3, 801534c <_svfprintf_r+0xbd4>
 8015344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015346:	3301      	adds	r3, #1
 8015348:	9309      	str	r3, [sp, #36]	@ 0x24
 801534a:	2300      	movs	r3, #0
 801534c:	9304      	str	r3, [sp, #16]
 801534e:	2e0a      	cmp	r6, #10
 8015350:	f177 0700 	sbcs.w	r7, r7, #0
 8015354:	f0c0 83dc 	bcc.w	8015b10 <_svfprintf_r+0x1398>
 8015358:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 801535a:	4657      	mov	r7, sl
 801535c:	464d      	mov	r5, r9
 801535e:	e7c9      	b.n	80152f4 <_svfprintf_r+0xb7c>
 8015360:	f006 030f 	and.w	r3, r6, #15
 8015364:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015366:	0936      	lsrs	r6, r6, #4
 8015368:	5cd3      	ldrb	r3, [r2, r3]
 801536a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 801536e:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8015372:	093f      	lsrs	r7, r7, #4
 8015374:	ea56 0307 	orrs.w	r3, r6, r7
 8015378:	d1f2      	bne.n	8015360 <_svfprintf_r+0xbe8>
 801537a:	e3c9      	b.n	8015b10 <_svfprintf_r+0x1398>
 801537c:	b91b      	cbnz	r3, 8015386 <_svfprintf_r+0xc0e>
 801537e:	07e9      	lsls	r1, r5, #31
 8015380:	d501      	bpl.n	8015386 <_svfprintf_r+0xc0e>
 8015382:	2630      	movs	r6, #48	@ 0x30
 8015384:	e7a9      	b.n	80152da <_svfprintf_r+0xb62>
 8015386:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 801538a:	e3c1      	b.n	8015b10 <_svfprintf_r+0x1398>
 801538c:	9b06      	ldr	r3, [sp, #24]
 801538e:	2b00      	cmp	r3, #0
 8015390:	f000 838f 	beq.w	8015ab2 <_svfprintf_r+0x133a>
 8015394:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8015398:	2300      	movs	r3, #0
 801539a:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 801539e:	9607      	str	r6, [sp, #28]
 80153a0:	f7ff bb63 	b.w	8014a6a <_svfprintf_r+0x2f2>
 80153a4:	2010      	movs	r0, #16
 80153a6:	4403      	add	r3, r0
 80153a8:	2a07      	cmp	r2, #7
 80153aa:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80153ae:	6060      	str	r0, [r4, #4]
 80153b0:	dd08      	ble.n	80153c4 <_svfprintf_r+0xc4c>
 80153b2:	9803      	ldr	r0, [sp, #12]
 80153b4:	aa26      	add	r2, sp, #152	@ 0x98
 80153b6:	4659      	mov	r1, fp
 80153b8:	f000 fd81 	bl	8015ebe <__ssprint_r>
 80153bc:	2800      	cmp	r0, #0
 80153be:	f040 8356 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 80153c2:	a929      	add	r1, sp, #164	@ 0xa4
 80153c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80153c6:	3b10      	subs	r3, #16
 80153c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80153ca:	460c      	mov	r4, r1
 80153cc:	e546      	b.n	8014e5c <_svfprintf_r+0x6e4>
 80153ce:	460c      	mov	r4, r1
 80153d0:	e561      	b.n	8014e96 <_svfprintf_r+0x71e>
 80153d2:	9803      	ldr	r0, [sp, #12]
 80153d4:	aa26      	add	r2, sp, #152	@ 0x98
 80153d6:	4659      	mov	r1, fp
 80153d8:	f000 fd71 	bl	8015ebe <__ssprint_r>
 80153dc:	2800      	cmp	r0, #0
 80153de:	f040 8346 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 80153e2:	ac29      	add	r4, sp, #164	@ 0xa4
 80153e4:	e569      	b.n	8014eba <_svfprintf_r+0x742>
 80153e6:	9803      	ldr	r0, [sp, #12]
 80153e8:	aa26      	add	r2, sp, #152	@ 0x98
 80153ea:	4659      	mov	r1, fp
 80153ec:	f000 fd67 	bl	8015ebe <__ssprint_r>
 80153f0:	2800      	cmp	r0, #0
 80153f2:	f040 833c 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 80153f6:	ac29      	add	r4, sp, #164	@ 0xa4
 80153f8:	e56f      	b.n	8014eda <_svfprintf_r+0x762>
 80153fa:	2010      	movs	r0, #16
 80153fc:	4403      	add	r3, r0
 80153fe:	2a07      	cmp	r2, #7
 8015400:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8015404:	6060      	str	r0, [r4, #4]
 8015406:	dd08      	ble.n	801541a <_svfprintf_r+0xca2>
 8015408:	9803      	ldr	r0, [sp, #12]
 801540a:	aa26      	add	r2, sp, #152	@ 0x98
 801540c:	4659      	mov	r1, fp
 801540e:	f000 fd56 	bl	8015ebe <__ssprint_r>
 8015412:	2800      	cmp	r0, #0
 8015414:	f040 832b 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8015418:	a929      	add	r1, sp, #164	@ 0xa4
 801541a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801541c:	3b10      	subs	r3, #16
 801541e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015420:	460c      	mov	r4, r1
 8015422:	e563      	b.n	8014eec <_svfprintf_r+0x774>
 8015424:	460c      	mov	r4, r1
 8015426:	e57e      	b.n	8014f26 <_svfprintf_r+0x7ae>
 8015428:	2010      	movs	r0, #16
 801542a:	4403      	add	r3, r0
 801542c:	2a07      	cmp	r2, #7
 801542e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8015432:	6060      	str	r0, [r4, #4]
 8015434:	dd08      	ble.n	8015448 <_svfprintf_r+0xcd0>
 8015436:	9803      	ldr	r0, [sp, #12]
 8015438:	aa26      	add	r2, sp, #152	@ 0x98
 801543a:	4659      	mov	r1, fp
 801543c:	f000 fd3f 	bl	8015ebe <__ssprint_r>
 8015440:	2800      	cmp	r0, #0
 8015442:	f040 8314 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8015446:	a929      	add	r1, sp, #164	@ 0xa4
 8015448:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801544a:	3b10      	subs	r3, #16
 801544c:	9310      	str	r3, [sp, #64]	@ 0x40
 801544e:	460c      	mov	r4, r1
 8015450:	e56f      	b.n	8014f32 <_svfprintf_r+0x7ba>
 8015452:	460c      	mov	r4, r1
 8015454:	e58a      	b.n	8014f6c <_svfprintf_r+0x7f4>
 8015456:	bf00      	nop
 8015458:	0801b96e 	.word	0x0801b96e
 801545c:	0801b95d 	.word	0x0801b95d
 8015460:	9b06      	ldr	r3, [sp, #24]
 8015462:	2b65      	cmp	r3, #101	@ 0x65
 8015464:	f340 8246 	ble.w	80158f4 <_svfprintf_r+0x117c>
 8015468:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801546c:	2200      	movs	r2, #0
 801546e:	2300      	movs	r3, #0
 8015470:	f7eb fb4a 	bl	8000b08 <__aeabi_dcmpeq>
 8015474:	2800      	cmp	r0, #0
 8015476:	d06a      	beq.n	801554e <_svfprintf_r+0xdd6>
 8015478:	4b73      	ldr	r3, [pc, #460]	@ (8015648 <_svfprintf_r+0xed0>)
 801547a:	6023      	str	r3, [r4, #0]
 801547c:	2301      	movs	r3, #1
 801547e:	6063      	str	r3, [r4, #4]
 8015480:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015482:	3301      	adds	r3, #1
 8015484:	9328      	str	r3, [sp, #160]	@ 0xa0
 8015486:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015488:	3301      	adds	r3, #1
 801548a:	2b07      	cmp	r3, #7
 801548c:	9327      	str	r3, [sp, #156]	@ 0x9c
 801548e:	dc37      	bgt.n	8015500 <_svfprintf_r+0xd88>
 8015490:	3408      	adds	r4, #8
 8015492:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8015494:	9a04      	ldr	r2, [sp, #16]
 8015496:	4293      	cmp	r3, r2
 8015498:	db02      	blt.n	80154a0 <_svfprintf_r+0xd28>
 801549a:	07ef      	lsls	r7, r5, #31
 801549c:	f57f ad76 	bpl.w	8014f8c <_svfprintf_r+0x814>
 80154a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80154a2:	6023      	str	r3, [r4, #0]
 80154a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80154a6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80154a8:	6063      	str	r3, [r4, #4]
 80154aa:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80154ac:	4413      	add	r3, r2
 80154ae:	9328      	str	r3, [sp, #160]	@ 0xa0
 80154b0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80154b2:	3301      	adds	r3, #1
 80154b4:	2b07      	cmp	r3, #7
 80154b6:	9327      	str	r3, [sp, #156]	@ 0x9c
 80154b8:	dc2c      	bgt.n	8015514 <_svfprintf_r+0xd9c>
 80154ba:	3408      	adds	r4, #8
 80154bc:	9b04      	ldr	r3, [sp, #16]
 80154be:	1e5e      	subs	r6, r3, #1
 80154c0:	2e00      	cmp	r6, #0
 80154c2:	f77f ad63 	ble.w	8014f8c <_svfprintf_r+0x814>
 80154c6:	4f61      	ldr	r7, [pc, #388]	@ (801564c <_svfprintf_r+0xed4>)
 80154c8:	f04f 0810 	mov.w	r8, #16
 80154cc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 80154d0:	2e10      	cmp	r6, #16
 80154d2:	f103 0301 	add.w	r3, r3, #1
 80154d6:	f104 0108 	add.w	r1, r4, #8
 80154da:	6027      	str	r7, [r4, #0]
 80154dc:	dc24      	bgt.n	8015528 <_svfprintf_r+0xdb0>
 80154de:	6066      	str	r6, [r4, #4]
 80154e0:	2b07      	cmp	r3, #7
 80154e2:	4416      	add	r6, r2
 80154e4:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 80154e8:	f340 82a0 	ble.w	8015a2c <_svfprintf_r+0x12b4>
 80154ec:	9803      	ldr	r0, [sp, #12]
 80154ee:	aa26      	add	r2, sp, #152	@ 0x98
 80154f0:	4659      	mov	r1, fp
 80154f2:	f000 fce4 	bl	8015ebe <__ssprint_r>
 80154f6:	2800      	cmp	r0, #0
 80154f8:	f040 82b9 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 80154fc:	ac29      	add	r4, sp, #164	@ 0xa4
 80154fe:	e545      	b.n	8014f8c <_svfprintf_r+0x814>
 8015500:	9803      	ldr	r0, [sp, #12]
 8015502:	aa26      	add	r2, sp, #152	@ 0x98
 8015504:	4659      	mov	r1, fp
 8015506:	f000 fcda 	bl	8015ebe <__ssprint_r>
 801550a:	2800      	cmp	r0, #0
 801550c:	f040 82af 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8015510:	ac29      	add	r4, sp, #164	@ 0xa4
 8015512:	e7be      	b.n	8015492 <_svfprintf_r+0xd1a>
 8015514:	9803      	ldr	r0, [sp, #12]
 8015516:	aa26      	add	r2, sp, #152	@ 0x98
 8015518:	4659      	mov	r1, fp
 801551a:	f000 fcd0 	bl	8015ebe <__ssprint_r>
 801551e:	2800      	cmp	r0, #0
 8015520:	f040 82a5 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8015524:	ac29      	add	r4, sp, #164	@ 0xa4
 8015526:	e7c9      	b.n	80154bc <_svfprintf_r+0xd44>
 8015528:	3210      	adds	r2, #16
 801552a:	2b07      	cmp	r3, #7
 801552c:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8015530:	f8c4 8004 	str.w	r8, [r4, #4]
 8015534:	dd08      	ble.n	8015548 <_svfprintf_r+0xdd0>
 8015536:	9803      	ldr	r0, [sp, #12]
 8015538:	aa26      	add	r2, sp, #152	@ 0x98
 801553a:	4659      	mov	r1, fp
 801553c:	f000 fcbf 	bl	8015ebe <__ssprint_r>
 8015540:	2800      	cmp	r0, #0
 8015542:	f040 8294 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8015546:	a929      	add	r1, sp, #164	@ 0xa4
 8015548:	3e10      	subs	r6, #16
 801554a:	460c      	mov	r4, r1
 801554c:	e7be      	b.n	80154cc <_svfprintf_r+0xd54>
 801554e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8015550:	2b00      	cmp	r3, #0
 8015552:	dc7d      	bgt.n	8015650 <_svfprintf_r+0xed8>
 8015554:	4b3c      	ldr	r3, [pc, #240]	@ (8015648 <_svfprintf_r+0xed0>)
 8015556:	6023      	str	r3, [r4, #0]
 8015558:	2301      	movs	r3, #1
 801555a:	6063      	str	r3, [r4, #4]
 801555c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801555e:	3301      	adds	r3, #1
 8015560:	9328      	str	r3, [sp, #160]	@ 0xa0
 8015562:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015564:	3301      	adds	r3, #1
 8015566:	2b07      	cmp	r3, #7
 8015568:	9327      	str	r3, [sp, #156]	@ 0x9c
 801556a:	dc46      	bgt.n	80155fa <_svfprintf_r+0xe82>
 801556c:	3408      	adds	r4, #8
 801556e:	9904      	ldr	r1, [sp, #16]
 8015570:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8015572:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8015574:	430b      	orrs	r3, r1
 8015576:	f005 0101 	and.w	r1, r5, #1
 801557a:	430b      	orrs	r3, r1
 801557c:	f43f ad06 	beq.w	8014f8c <_svfprintf_r+0x814>
 8015580:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8015582:	6023      	str	r3, [r4, #0]
 8015584:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015586:	6063      	str	r3, [r4, #4]
 8015588:	441a      	add	r2, r3
 801558a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801558c:	9228      	str	r2, [sp, #160]	@ 0xa0
 801558e:	3301      	adds	r3, #1
 8015590:	2b07      	cmp	r3, #7
 8015592:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015594:	dc3b      	bgt.n	801560e <_svfprintf_r+0xe96>
 8015596:	f104 0308 	add.w	r3, r4, #8
 801559a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801559c:	2e00      	cmp	r6, #0
 801559e:	da1b      	bge.n	80155d8 <_svfprintf_r+0xe60>
 80155a0:	4f2a      	ldr	r7, [pc, #168]	@ (801564c <_svfprintf_r+0xed4>)
 80155a2:	4276      	negs	r6, r6
 80155a4:	461a      	mov	r2, r3
 80155a6:	2410      	movs	r4, #16
 80155a8:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 80155ac:	2e10      	cmp	r6, #16
 80155ae:	f101 0101 	add.w	r1, r1, #1
 80155b2:	f103 0308 	add.w	r3, r3, #8
 80155b6:	6017      	str	r7, [r2, #0]
 80155b8:	dc33      	bgt.n	8015622 <_svfprintf_r+0xeaa>
 80155ba:	6056      	str	r6, [r2, #4]
 80155bc:	2907      	cmp	r1, #7
 80155be:	4406      	add	r6, r0
 80155c0:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 80155c4:	dd08      	ble.n	80155d8 <_svfprintf_r+0xe60>
 80155c6:	9803      	ldr	r0, [sp, #12]
 80155c8:	aa26      	add	r2, sp, #152	@ 0x98
 80155ca:	4659      	mov	r1, fp
 80155cc:	f000 fc77 	bl	8015ebe <__ssprint_r>
 80155d0:	2800      	cmp	r0, #0
 80155d2:	f040 824c 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 80155d6:	ab29      	add	r3, sp, #164	@ 0xa4
 80155d8:	9a04      	ldr	r2, [sp, #16]
 80155da:	9904      	ldr	r1, [sp, #16]
 80155dc:	605a      	str	r2, [r3, #4]
 80155de:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 80155e0:	f8c3 9000 	str.w	r9, [r3]
 80155e4:	440a      	add	r2, r1
 80155e6:	9228      	str	r2, [sp, #160]	@ 0xa0
 80155e8:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80155ea:	3201      	adds	r2, #1
 80155ec:	2a07      	cmp	r2, #7
 80155ee:	9227      	str	r2, [sp, #156]	@ 0x9c
 80155f0:	f73f af7c 	bgt.w	80154ec <_svfprintf_r+0xd74>
 80155f4:	f103 0408 	add.w	r4, r3, #8
 80155f8:	e4c8      	b.n	8014f8c <_svfprintf_r+0x814>
 80155fa:	9803      	ldr	r0, [sp, #12]
 80155fc:	aa26      	add	r2, sp, #152	@ 0x98
 80155fe:	4659      	mov	r1, fp
 8015600:	f000 fc5d 	bl	8015ebe <__ssprint_r>
 8015604:	2800      	cmp	r0, #0
 8015606:	f040 8232 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 801560a:	ac29      	add	r4, sp, #164	@ 0xa4
 801560c:	e7af      	b.n	801556e <_svfprintf_r+0xdf6>
 801560e:	9803      	ldr	r0, [sp, #12]
 8015610:	aa26      	add	r2, sp, #152	@ 0x98
 8015612:	4659      	mov	r1, fp
 8015614:	f000 fc53 	bl	8015ebe <__ssprint_r>
 8015618:	2800      	cmp	r0, #0
 801561a:	f040 8228 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 801561e:	ab29      	add	r3, sp, #164	@ 0xa4
 8015620:	e7bb      	b.n	801559a <_svfprintf_r+0xe22>
 8015622:	3010      	adds	r0, #16
 8015624:	2907      	cmp	r1, #7
 8015626:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 801562a:	6054      	str	r4, [r2, #4]
 801562c:	dd08      	ble.n	8015640 <_svfprintf_r+0xec8>
 801562e:	9803      	ldr	r0, [sp, #12]
 8015630:	aa26      	add	r2, sp, #152	@ 0x98
 8015632:	4659      	mov	r1, fp
 8015634:	f000 fc43 	bl	8015ebe <__ssprint_r>
 8015638:	2800      	cmp	r0, #0
 801563a:	f040 8218 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 801563e:	ab29      	add	r3, sp, #164	@ 0xa4
 8015640:	3e10      	subs	r6, #16
 8015642:	461a      	mov	r2, r3
 8015644:	e7b0      	b.n	80155a8 <_svfprintf_r+0xe30>
 8015646:	bf00      	nop
 8015648:	0801b9b6 	.word	0x0801b9b6
 801564c:	0801bc89 	.word	0x0801bc89
 8015650:	9b04      	ldr	r3, [sp, #16]
 8015652:	444b      	add	r3, r9
 8015654:	9306      	str	r3, [sp, #24]
 8015656:	9b04      	ldr	r3, [sp, #16]
 8015658:	42b3      	cmp	r3, r6
 801565a:	bfa8      	it	ge
 801565c:	4633      	movge	r3, r6
 801565e:	2b00      	cmp	r3, #0
 8015660:	4698      	mov	r8, r3
 8015662:	dd0b      	ble.n	801567c <_svfprintf_r+0xf04>
 8015664:	e9c4 9300 	strd	r9, r3, [r4]
 8015668:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801566a:	4443      	add	r3, r8
 801566c:	9328      	str	r3, [sp, #160]	@ 0xa0
 801566e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015670:	3301      	adds	r3, #1
 8015672:	2b07      	cmp	r3, #7
 8015674:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015676:	f300 8089 	bgt.w	801578c <_svfprintf_r+0x1014>
 801567a:	3408      	adds	r4, #8
 801567c:	4643      	mov	r3, r8
 801567e:	2b00      	cmp	r3, #0
 8015680:	bfac      	ite	ge
 8015682:	eba6 0808 	subge.w	r8, r6, r8
 8015686:	46b0      	movlt	r8, r6
 8015688:	f1b8 0f00 	cmp.w	r8, #0
 801568c:	dd1b      	ble.n	80156c6 <_svfprintf_r+0xf4e>
 801568e:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8015692:	4897      	ldr	r0, [pc, #604]	@ (80158f0 <_svfprintf_r+0x1178>)
 8015694:	6020      	str	r0, [r4, #0]
 8015696:	f1b8 0f10 	cmp.w	r8, #16
 801569a:	f102 0201 	add.w	r2, r2, #1
 801569e:	f104 0108 	add.w	r1, r4, #8
 80156a2:	dc7d      	bgt.n	80157a0 <_svfprintf_r+0x1028>
 80156a4:	4443      	add	r3, r8
 80156a6:	2a07      	cmp	r2, #7
 80156a8:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80156ac:	f8c4 8004 	str.w	r8, [r4, #4]
 80156b0:	f340 808a 	ble.w	80157c8 <_svfprintf_r+0x1050>
 80156b4:	9803      	ldr	r0, [sp, #12]
 80156b6:	aa26      	add	r2, sp, #152	@ 0x98
 80156b8:	4659      	mov	r1, fp
 80156ba:	f000 fc00 	bl	8015ebe <__ssprint_r>
 80156be:	2800      	cmp	r0, #0
 80156c0:	f040 81d5 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 80156c4:	ac29      	add	r4, sp, #164	@ 0xa4
 80156c6:	eb09 0806 	add.w	r8, r9, r6
 80156ca:	056e      	lsls	r6, r5, #21
 80156cc:	d508      	bpl.n	80156e0 <_svfprintf_r+0xf68>
 80156ce:	9b08      	ldr	r3, [sp, #32]
 80156d0:	2b00      	cmp	r3, #0
 80156d2:	d17b      	bne.n	80157cc <_svfprintf_r+0x1054>
 80156d4:	2f00      	cmp	r7, #0
 80156d6:	d17b      	bne.n	80157d0 <_svfprintf_r+0x1058>
 80156d8:	9b06      	ldr	r3, [sp, #24]
 80156da:	4598      	cmp	r8, r3
 80156dc:	bf28      	it	cs
 80156de:	4698      	movcs	r8, r3
 80156e0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80156e2:	9a04      	ldr	r2, [sp, #16]
 80156e4:	4293      	cmp	r3, r2
 80156e6:	db01      	blt.n	80156ec <_svfprintf_r+0xf74>
 80156e8:	07e8      	lsls	r0, r5, #31
 80156ea:	d50e      	bpl.n	801570a <_svfprintf_r+0xf92>
 80156ec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80156ee:	6023      	str	r3, [r4, #0]
 80156f0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80156f2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80156f4:	6063      	str	r3, [r4, #4]
 80156f6:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80156f8:	4413      	add	r3, r2
 80156fa:	9328      	str	r3, [sp, #160]	@ 0xa0
 80156fc:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80156fe:	3301      	adds	r3, #1
 8015700:	2b07      	cmp	r3, #7
 8015702:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015704:	f300 80df 	bgt.w	80158c6 <_svfprintf_r+0x114e>
 8015708:	3408      	adds	r4, #8
 801570a:	9b04      	ldr	r3, [sp, #16]
 801570c:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 801570e:	1bdf      	subs	r7, r3, r7
 8015710:	9b06      	ldr	r3, [sp, #24]
 8015712:	eba3 0308 	sub.w	r3, r3, r8
 8015716:	429f      	cmp	r7, r3
 8015718:	bfa8      	it	ge
 801571a:	461f      	movge	r7, r3
 801571c:	2f00      	cmp	r7, #0
 801571e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015720:	dd0a      	ble.n	8015738 <_svfprintf_r+0xfc0>
 8015722:	443b      	add	r3, r7
 8015724:	9328      	str	r3, [sp, #160]	@ 0xa0
 8015726:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015728:	3301      	adds	r3, #1
 801572a:	2b07      	cmp	r3, #7
 801572c:	e9c4 8700 	strd	r8, r7, [r4]
 8015730:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015732:	f300 80d2 	bgt.w	80158da <_svfprintf_r+0x1162>
 8015736:	3408      	adds	r4, #8
 8015738:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801573a:	9b04      	ldr	r3, [sp, #16]
 801573c:	2f00      	cmp	r7, #0
 801573e:	eba3 0606 	sub.w	r6, r3, r6
 8015742:	bfa8      	it	ge
 8015744:	1bf6      	subge	r6, r6, r7
 8015746:	2e00      	cmp	r6, #0
 8015748:	f77f ac20 	ble.w	8014f8c <_svfprintf_r+0x814>
 801574c:	4f68      	ldr	r7, [pc, #416]	@ (80158f0 <_svfprintf_r+0x1178>)
 801574e:	f04f 0810 	mov.w	r8, #16
 8015752:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8015756:	2e10      	cmp	r6, #16
 8015758:	f103 0301 	add.w	r3, r3, #1
 801575c:	f104 0108 	add.w	r1, r4, #8
 8015760:	6027      	str	r7, [r4, #0]
 8015762:	f77f aebc 	ble.w	80154de <_svfprintf_r+0xd66>
 8015766:	3210      	adds	r2, #16
 8015768:	2b07      	cmp	r3, #7
 801576a:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 801576e:	f8c4 8004 	str.w	r8, [r4, #4]
 8015772:	dd08      	ble.n	8015786 <_svfprintf_r+0x100e>
 8015774:	9803      	ldr	r0, [sp, #12]
 8015776:	aa26      	add	r2, sp, #152	@ 0x98
 8015778:	4659      	mov	r1, fp
 801577a:	f000 fba0 	bl	8015ebe <__ssprint_r>
 801577e:	2800      	cmp	r0, #0
 8015780:	f040 8175 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8015784:	a929      	add	r1, sp, #164	@ 0xa4
 8015786:	3e10      	subs	r6, #16
 8015788:	460c      	mov	r4, r1
 801578a:	e7e2      	b.n	8015752 <_svfprintf_r+0xfda>
 801578c:	9803      	ldr	r0, [sp, #12]
 801578e:	aa26      	add	r2, sp, #152	@ 0x98
 8015790:	4659      	mov	r1, fp
 8015792:	f000 fb94 	bl	8015ebe <__ssprint_r>
 8015796:	2800      	cmp	r0, #0
 8015798:	f040 8169 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 801579c:	ac29      	add	r4, sp, #164	@ 0xa4
 801579e:	e76d      	b.n	801567c <_svfprintf_r+0xf04>
 80157a0:	2010      	movs	r0, #16
 80157a2:	4403      	add	r3, r0
 80157a4:	2a07      	cmp	r2, #7
 80157a6:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80157aa:	6060      	str	r0, [r4, #4]
 80157ac:	dd08      	ble.n	80157c0 <_svfprintf_r+0x1048>
 80157ae:	9803      	ldr	r0, [sp, #12]
 80157b0:	aa26      	add	r2, sp, #152	@ 0x98
 80157b2:	4659      	mov	r1, fp
 80157b4:	f000 fb83 	bl	8015ebe <__ssprint_r>
 80157b8:	2800      	cmp	r0, #0
 80157ba:	f040 8158 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 80157be:	a929      	add	r1, sp, #164	@ 0xa4
 80157c0:	f1a8 0810 	sub.w	r8, r8, #16
 80157c4:	460c      	mov	r4, r1
 80157c6:	e762      	b.n	801568e <_svfprintf_r+0xf16>
 80157c8:	460c      	mov	r4, r1
 80157ca:	e77c      	b.n	80156c6 <_svfprintf_r+0xf4e>
 80157cc:	2f00      	cmp	r7, #0
 80157ce:	d04a      	beq.n	8015866 <_svfprintf_r+0x10ee>
 80157d0:	3f01      	subs	r7, #1
 80157d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80157d4:	6023      	str	r3, [r4, #0]
 80157d6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80157d8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80157da:	6063      	str	r3, [r4, #4]
 80157dc:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80157de:	4413      	add	r3, r2
 80157e0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80157e2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80157e4:	3301      	adds	r3, #1
 80157e6:	2b07      	cmp	r3, #7
 80157e8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80157ea:	dc43      	bgt.n	8015874 <_svfprintf_r+0x10fc>
 80157ec:	3408      	adds	r4, #8
 80157ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80157f0:	781a      	ldrb	r2, [r3, #0]
 80157f2:	9b06      	ldr	r3, [sp, #24]
 80157f4:	eba3 0308 	sub.w	r3, r3, r8
 80157f8:	429a      	cmp	r2, r3
 80157fa:	bfa8      	it	ge
 80157fc:	461a      	movge	r2, r3
 80157fe:	2a00      	cmp	r2, #0
 8015800:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015802:	4691      	mov	r9, r2
 8015804:	dd09      	ble.n	801581a <_svfprintf_r+0x10a2>
 8015806:	4413      	add	r3, r2
 8015808:	9328      	str	r3, [sp, #160]	@ 0xa0
 801580a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801580c:	3301      	adds	r3, #1
 801580e:	2b07      	cmp	r3, #7
 8015810:	e9c4 8200 	strd	r8, r2, [r4]
 8015814:	9327      	str	r3, [sp, #156]	@ 0x9c
 8015816:	dc37      	bgt.n	8015888 <_svfprintf_r+0x1110>
 8015818:	3408      	adds	r4, #8
 801581a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801581c:	781e      	ldrb	r6, [r3, #0]
 801581e:	f1b9 0f00 	cmp.w	r9, #0
 8015822:	bfa8      	it	ge
 8015824:	eba6 0609 	subge.w	r6, r6, r9
 8015828:	2e00      	cmp	r6, #0
 801582a:	dd18      	ble.n	801585e <_svfprintf_r+0x10e6>
 801582c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8015830:	482f      	ldr	r0, [pc, #188]	@ (80158f0 <_svfprintf_r+0x1178>)
 8015832:	6020      	str	r0, [r4, #0]
 8015834:	2e10      	cmp	r6, #16
 8015836:	f103 0301 	add.w	r3, r3, #1
 801583a:	f104 0108 	add.w	r1, r4, #8
 801583e:	dc2d      	bgt.n	801589c <_svfprintf_r+0x1124>
 8015840:	6066      	str	r6, [r4, #4]
 8015842:	2b07      	cmp	r3, #7
 8015844:	4416      	add	r6, r2
 8015846:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 801584a:	dd3a      	ble.n	80158c2 <_svfprintf_r+0x114a>
 801584c:	9803      	ldr	r0, [sp, #12]
 801584e:	aa26      	add	r2, sp, #152	@ 0x98
 8015850:	4659      	mov	r1, fp
 8015852:	f000 fb34 	bl	8015ebe <__ssprint_r>
 8015856:	2800      	cmp	r0, #0
 8015858:	f040 8109 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 801585c:	ac29      	add	r4, sp, #164	@ 0xa4
 801585e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015860:	781b      	ldrb	r3, [r3, #0]
 8015862:	4498      	add	r8, r3
 8015864:	e733      	b.n	80156ce <_svfprintf_r+0xf56>
 8015866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015868:	3b01      	subs	r3, #1
 801586a:	9309      	str	r3, [sp, #36]	@ 0x24
 801586c:	9b08      	ldr	r3, [sp, #32]
 801586e:	3b01      	subs	r3, #1
 8015870:	9308      	str	r3, [sp, #32]
 8015872:	e7ae      	b.n	80157d2 <_svfprintf_r+0x105a>
 8015874:	9803      	ldr	r0, [sp, #12]
 8015876:	aa26      	add	r2, sp, #152	@ 0x98
 8015878:	4659      	mov	r1, fp
 801587a:	f000 fb20 	bl	8015ebe <__ssprint_r>
 801587e:	2800      	cmp	r0, #0
 8015880:	f040 80f5 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8015884:	ac29      	add	r4, sp, #164	@ 0xa4
 8015886:	e7b2      	b.n	80157ee <_svfprintf_r+0x1076>
 8015888:	9803      	ldr	r0, [sp, #12]
 801588a:	aa26      	add	r2, sp, #152	@ 0x98
 801588c:	4659      	mov	r1, fp
 801588e:	f000 fb16 	bl	8015ebe <__ssprint_r>
 8015892:	2800      	cmp	r0, #0
 8015894:	f040 80eb 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8015898:	ac29      	add	r4, sp, #164	@ 0xa4
 801589a:	e7be      	b.n	801581a <_svfprintf_r+0x10a2>
 801589c:	2010      	movs	r0, #16
 801589e:	4402      	add	r2, r0
 80158a0:	2b07      	cmp	r3, #7
 80158a2:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80158a6:	6060      	str	r0, [r4, #4]
 80158a8:	dd08      	ble.n	80158bc <_svfprintf_r+0x1144>
 80158aa:	9803      	ldr	r0, [sp, #12]
 80158ac:	aa26      	add	r2, sp, #152	@ 0x98
 80158ae:	4659      	mov	r1, fp
 80158b0:	f000 fb05 	bl	8015ebe <__ssprint_r>
 80158b4:	2800      	cmp	r0, #0
 80158b6:	f040 80da 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 80158ba:	a929      	add	r1, sp, #164	@ 0xa4
 80158bc:	3e10      	subs	r6, #16
 80158be:	460c      	mov	r4, r1
 80158c0:	e7b4      	b.n	801582c <_svfprintf_r+0x10b4>
 80158c2:	460c      	mov	r4, r1
 80158c4:	e7cb      	b.n	801585e <_svfprintf_r+0x10e6>
 80158c6:	9803      	ldr	r0, [sp, #12]
 80158c8:	aa26      	add	r2, sp, #152	@ 0x98
 80158ca:	4659      	mov	r1, fp
 80158cc:	f000 faf7 	bl	8015ebe <__ssprint_r>
 80158d0:	2800      	cmp	r0, #0
 80158d2:	f040 80cc 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 80158d6:	ac29      	add	r4, sp, #164	@ 0xa4
 80158d8:	e717      	b.n	801570a <_svfprintf_r+0xf92>
 80158da:	9803      	ldr	r0, [sp, #12]
 80158dc:	aa26      	add	r2, sp, #152	@ 0x98
 80158de:	4659      	mov	r1, fp
 80158e0:	f000 faed 	bl	8015ebe <__ssprint_r>
 80158e4:	2800      	cmp	r0, #0
 80158e6:	f040 80c2 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 80158ea:	ac29      	add	r4, sp, #164	@ 0xa4
 80158ec:	e724      	b.n	8015738 <_svfprintf_r+0xfc0>
 80158ee:	bf00      	nop
 80158f0:	0801bc89 	.word	0x0801bc89
 80158f4:	9904      	ldr	r1, [sp, #16]
 80158f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80158f8:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80158fa:	2901      	cmp	r1, #1
 80158fc:	f103 0301 	add.w	r3, r3, #1
 8015900:	f102 0201 	add.w	r2, r2, #1
 8015904:	f104 0608 	add.w	r6, r4, #8
 8015908:	dc02      	bgt.n	8015910 <_svfprintf_r+0x1198>
 801590a:	07e9      	lsls	r1, r5, #31
 801590c:	f140 8083 	bpl.w	8015a16 <_svfprintf_r+0x129e>
 8015910:	2101      	movs	r1, #1
 8015912:	2a07      	cmp	r2, #7
 8015914:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8015918:	f8c4 9000 	str.w	r9, [r4]
 801591c:	6061      	str	r1, [r4, #4]
 801591e:	dd08      	ble.n	8015932 <_svfprintf_r+0x11ba>
 8015920:	9803      	ldr	r0, [sp, #12]
 8015922:	aa26      	add	r2, sp, #152	@ 0x98
 8015924:	4659      	mov	r1, fp
 8015926:	f000 faca 	bl	8015ebe <__ssprint_r>
 801592a:	2800      	cmp	r0, #0
 801592c:	f040 809f 	bne.w	8015a6e <_svfprintf_r+0x12f6>
 8015930:	ae29      	add	r6, sp, #164	@ 0xa4
 8015932:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8015934:	6033      	str	r3, [r6, #0]
 8015936:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015938:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801593a:	6073      	str	r3, [r6, #4]
 801593c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801593e:	4413      	add	r3, r2
 8015940:	9328      	str	r3, [sp, #160]	@ 0xa0
 8015942:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8015944:	3301      	adds	r3, #1
 8015946:	2b07      	cmp	r3, #7
 8015948:	9327      	str	r3, [sp, #156]	@ 0x9c
 801594a:	dc33      	bgt.n	80159b4 <_svfprintf_r+0x123c>
 801594c:	3608      	adds	r6, #8
 801594e:	9b04      	ldr	r3, [sp, #16]
 8015950:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015954:	1e5c      	subs	r4, r3, #1
 8015956:	2200      	movs	r2, #0
 8015958:	2300      	movs	r3, #0
 801595a:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 801595e:	f7eb f8d3 	bl	8000b08 <__aeabi_dcmpeq>
 8015962:	2800      	cmp	r0, #0
 8015964:	d12f      	bne.n	80159c6 <_svfprintf_r+0x124e>
 8015966:	f109 0201 	add.w	r2, r9, #1
 801596a:	e9c6 2400 	strd	r2, r4, [r6]
 801596e:	9a04      	ldr	r2, [sp, #16]
 8015970:	f108 0301 	add.w	r3, r8, #1
 8015974:	3f01      	subs	r7, #1
 8015976:	4417      	add	r7, r2
 8015978:	2b07      	cmp	r3, #7
 801597a:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 801597e:	dd53      	ble.n	8015a28 <_svfprintf_r+0x12b0>
 8015980:	9803      	ldr	r0, [sp, #12]
 8015982:	aa26      	add	r2, sp, #152	@ 0x98
 8015984:	4659      	mov	r1, fp
 8015986:	f000 fa9a 	bl	8015ebe <__ssprint_r>
 801598a:	2800      	cmp	r0, #0
 801598c:	d16f      	bne.n	8015a6e <_svfprintf_r+0x12f6>
 801598e:	ae29      	add	r6, sp, #164	@ 0xa4
 8015990:	ab22      	add	r3, sp, #136	@ 0x88
 8015992:	6033      	str	r3, [r6, #0]
 8015994:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8015996:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8015998:	6073      	str	r3, [r6, #4]
 801599a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801599c:	4413      	add	r3, r2
 801599e:	9328      	str	r3, [sp, #160]	@ 0xa0
 80159a0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80159a2:	3301      	adds	r3, #1
 80159a4:	2b07      	cmp	r3, #7
 80159a6:	9327      	str	r3, [sp, #156]	@ 0x9c
 80159a8:	f73f ada0 	bgt.w	80154ec <_svfprintf_r+0xd74>
 80159ac:	f106 0408 	add.w	r4, r6, #8
 80159b0:	f7ff baec 	b.w	8014f8c <_svfprintf_r+0x814>
 80159b4:	9803      	ldr	r0, [sp, #12]
 80159b6:	aa26      	add	r2, sp, #152	@ 0x98
 80159b8:	4659      	mov	r1, fp
 80159ba:	f000 fa80 	bl	8015ebe <__ssprint_r>
 80159be:	2800      	cmp	r0, #0
 80159c0:	d155      	bne.n	8015a6e <_svfprintf_r+0x12f6>
 80159c2:	ae29      	add	r6, sp, #164	@ 0xa4
 80159c4:	e7c3      	b.n	801594e <_svfprintf_r+0x11d6>
 80159c6:	9b04      	ldr	r3, [sp, #16]
 80159c8:	2b01      	cmp	r3, #1
 80159ca:	dde1      	ble.n	8015990 <_svfprintf_r+0x1218>
 80159cc:	4f57      	ldr	r7, [pc, #348]	@ (8015b2c <_svfprintf_r+0x13b4>)
 80159ce:	f04f 0810 	mov.w	r8, #16
 80159d2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 80159d6:	2c10      	cmp	r4, #16
 80159d8:	f103 0301 	add.w	r3, r3, #1
 80159dc:	f106 0108 	add.w	r1, r6, #8
 80159e0:	6037      	str	r7, [r6, #0]
 80159e2:	dc07      	bgt.n	80159f4 <_svfprintf_r+0x127c>
 80159e4:	6074      	str	r4, [r6, #4]
 80159e6:	2b07      	cmp	r3, #7
 80159e8:	4414      	add	r4, r2
 80159ea:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 80159ee:	dcc7      	bgt.n	8015980 <_svfprintf_r+0x1208>
 80159f0:	460e      	mov	r6, r1
 80159f2:	e7cd      	b.n	8015990 <_svfprintf_r+0x1218>
 80159f4:	3210      	adds	r2, #16
 80159f6:	2b07      	cmp	r3, #7
 80159f8:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80159fc:	f8c6 8004 	str.w	r8, [r6, #4]
 8015a00:	dd06      	ble.n	8015a10 <_svfprintf_r+0x1298>
 8015a02:	9803      	ldr	r0, [sp, #12]
 8015a04:	aa26      	add	r2, sp, #152	@ 0x98
 8015a06:	4659      	mov	r1, fp
 8015a08:	f000 fa59 	bl	8015ebe <__ssprint_r>
 8015a0c:	bb78      	cbnz	r0, 8015a6e <_svfprintf_r+0x12f6>
 8015a0e:	a929      	add	r1, sp, #164	@ 0xa4
 8015a10:	3c10      	subs	r4, #16
 8015a12:	460e      	mov	r6, r1
 8015a14:	e7dd      	b.n	80159d2 <_svfprintf_r+0x125a>
 8015a16:	2101      	movs	r1, #1
 8015a18:	2a07      	cmp	r2, #7
 8015a1a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8015a1e:	f8c4 9000 	str.w	r9, [r4]
 8015a22:	6061      	str	r1, [r4, #4]
 8015a24:	ddb4      	ble.n	8015990 <_svfprintf_r+0x1218>
 8015a26:	e7ab      	b.n	8015980 <_svfprintf_r+0x1208>
 8015a28:	3608      	adds	r6, #8
 8015a2a:	e7b1      	b.n	8015990 <_svfprintf_r+0x1218>
 8015a2c:	460c      	mov	r4, r1
 8015a2e:	f7ff baad 	b.w	8014f8c <_svfprintf_r+0x814>
 8015a32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015a34:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015a36:	1a9d      	subs	r5, r3, r2
 8015a38:	2d00      	cmp	r5, #0
 8015a3a:	f77f aaaa 	ble.w	8014f92 <_svfprintf_r+0x81a>
 8015a3e:	4e3c      	ldr	r6, [pc, #240]	@ (8015b30 <_svfprintf_r+0x13b8>)
 8015a40:	2710      	movs	r7, #16
 8015a42:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8015a46:	2d10      	cmp	r5, #16
 8015a48:	f103 0301 	add.w	r3, r3, #1
 8015a4c:	6026      	str	r6, [r4, #0]
 8015a4e:	dc18      	bgt.n	8015a82 <_svfprintf_r+0x130a>
 8015a50:	442a      	add	r2, r5
 8015a52:	2b07      	cmp	r3, #7
 8015a54:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8015a58:	6065      	str	r5, [r4, #4]
 8015a5a:	f77f aa9a 	ble.w	8014f92 <_svfprintf_r+0x81a>
 8015a5e:	9803      	ldr	r0, [sp, #12]
 8015a60:	aa26      	add	r2, sp, #152	@ 0x98
 8015a62:	4659      	mov	r1, fp
 8015a64:	f000 fa2b 	bl	8015ebe <__ssprint_r>
 8015a68:	2800      	cmp	r0, #0
 8015a6a:	f43f aa92 	beq.w	8014f92 <_svfprintf_r+0x81a>
 8015a6e:	f1ba 0f00 	cmp.w	sl, #0
 8015a72:	f43f a89a 	beq.w	8014baa <_svfprintf_r+0x432>
 8015a76:	9803      	ldr	r0, [sp, #12]
 8015a78:	4651      	mov	r1, sl
 8015a7a:	f7fd fe63 	bl	8013744 <_free_r>
 8015a7e:	f7ff b894 	b.w	8014baa <_svfprintf_r+0x432>
 8015a82:	3210      	adds	r2, #16
 8015a84:	2b07      	cmp	r3, #7
 8015a86:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8015a8a:	6067      	str	r7, [r4, #4]
 8015a8c:	dc02      	bgt.n	8015a94 <_svfprintf_r+0x131c>
 8015a8e:	3408      	adds	r4, #8
 8015a90:	3d10      	subs	r5, #16
 8015a92:	e7d6      	b.n	8015a42 <_svfprintf_r+0x12ca>
 8015a94:	9803      	ldr	r0, [sp, #12]
 8015a96:	aa26      	add	r2, sp, #152	@ 0x98
 8015a98:	4659      	mov	r1, fp
 8015a9a:	f000 fa10 	bl	8015ebe <__ssprint_r>
 8015a9e:	2800      	cmp	r0, #0
 8015aa0:	d1e5      	bne.n	8015a6e <_svfprintf_r+0x12f6>
 8015aa2:	ac29      	add	r4, sp, #164	@ 0xa4
 8015aa4:	e7f4      	b.n	8015a90 <_svfprintf_r+0x1318>
 8015aa6:	9803      	ldr	r0, [sp, #12]
 8015aa8:	4651      	mov	r1, sl
 8015aaa:	f7fd fe4b 	bl	8013744 <_free_r>
 8015aae:	f7ff ba88 	b.w	8014fc2 <_svfprintf_r+0x84a>
 8015ab2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	f43f a878 	beq.w	8014baa <_svfprintf_r+0x432>
 8015aba:	9803      	ldr	r0, [sp, #12]
 8015abc:	aa26      	add	r2, sp, #152	@ 0x98
 8015abe:	4659      	mov	r1, fp
 8015ac0:	f000 f9fd 	bl	8015ebe <__ssprint_r>
 8015ac4:	f7ff b871 	b.w	8014baa <_svfprintf_r+0x432>
 8015ac8:	ea56 0207 	orrs.w	r2, r6, r7
 8015acc:	9508      	str	r5, [sp, #32]
 8015ace:	f43f ab7a 	beq.w	80151c6 <_svfprintf_r+0xa4e>
 8015ad2:	2b01      	cmp	r3, #1
 8015ad4:	f43f abfb 	beq.w	80152ce <_svfprintf_r+0xb56>
 8015ad8:	2b02      	cmp	r3, #2
 8015ada:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 8015ade:	f43f ac3f 	beq.w	8015360 <_svfprintf_r+0xbe8>
 8015ae2:	f006 0307 	and.w	r3, r6, #7
 8015ae6:	08f6      	lsrs	r6, r6, #3
 8015ae8:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8015aec:	08ff      	lsrs	r7, r7, #3
 8015aee:	3330      	adds	r3, #48	@ 0x30
 8015af0:	ea56 0107 	orrs.w	r1, r6, r7
 8015af4:	464a      	mov	r2, r9
 8015af6:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8015afa:	d1f2      	bne.n	8015ae2 <_svfprintf_r+0x136a>
 8015afc:	9908      	ldr	r1, [sp, #32]
 8015afe:	07c8      	lsls	r0, r1, #31
 8015b00:	d506      	bpl.n	8015b10 <_svfprintf_r+0x1398>
 8015b02:	2b30      	cmp	r3, #48	@ 0x30
 8015b04:	d004      	beq.n	8015b10 <_svfprintf_r+0x1398>
 8015b06:	2330      	movs	r3, #48	@ 0x30
 8015b08:	f809 3c01 	strb.w	r3, [r9, #-1]
 8015b0c:	f1a2 0902 	sub.w	r9, r2, #2
 8015b10:	ab52      	add	r3, sp, #328	@ 0x148
 8015b12:	9d08      	ldr	r5, [sp, #32]
 8015b14:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
 8015b18:	f04f 0a00 	mov.w	sl, #0
 8015b1c:	eba3 0809 	sub.w	r8, r3, r9
 8015b20:	4657      	mov	r7, sl
 8015b22:	f8cd a020 	str.w	sl, [sp, #32]
 8015b26:	4656      	mov	r6, sl
 8015b28:	f7ff b97c 	b.w	8014e24 <_svfprintf_r+0x6ac>
 8015b2c:	0801bc89 	.word	0x0801bc89
 8015b30:	0801bc99 	.word	0x0801bc99

08015b34 <_fclose_r>:
 8015b34:	b570      	push	{r4, r5, r6, lr}
 8015b36:	4605      	mov	r5, r0
 8015b38:	460c      	mov	r4, r1
 8015b3a:	b1b1      	cbz	r1, 8015b6a <_fclose_r+0x36>
 8015b3c:	b118      	cbz	r0, 8015b46 <_fclose_r+0x12>
 8015b3e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8015b40:	b90b      	cbnz	r3, 8015b46 <_fclose_r+0x12>
 8015b42:	f7fc fb19 	bl	8012178 <__sinit>
 8015b46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015b48:	07de      	lsls	r6, r3, #31
 8015b4a:	d405      	bmi.n	8015b58 <_fclose_r+0x24>
 8015b4c:	89a3      	ldrh	r3, [r4, #12]
 8015b4e:	0598      	lsls	r0, r3, #22
 8015b50:	d402      	bmi.n	8015b58 <_fclose_r+0x24>
 8015b52:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015b54:	f7fc ff0e 	bl	8012974 <__retarget_lock_acquire_recursive>
 8015b58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b5c:	b943      	cbnz	r3, 8015b70 <_fclose_r+0x3c>
 8015b5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015b60:	07d9      	lsls	r1, r3, #31
 8015b62:	d402      	bmi.n	8015b6a <_fclose_r+0x36>
 8015b64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015b66:	f7fc ff06 	bl	8012976 <__retarget_lock_release_recursive>
 8015b6a:	2600      	movs	r6, #0
 8015b6c:	4630      	mov	r0, r6
 8015b6e:	bd70      	pop	{r4, r5, r6, pc}
 8015b70:	4621      	mov	r1, r4
 8015b72:	4628      	mov	r0, r5
 8015b74:	f7fc f9c6 	bl	8011f04 <__sflush_r>
 8015b78:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8015b7a:	4606      	mov	r6, r0
 8015b7c:	b133      	cbz	r3, 8015b8c <_fclose_r+0x58>
 8015b7e:	69e1      	ldr	r1, [r4, #28]
 8015b80:	4628      	mov	r0, r5
 8015b82:	4798      	blx	r3
 8015b84:	2800      	cmp	r0, #0
 8015b86:	bfb8      	it	lt
 8015b88:	f04f 36ff 	movlt.w	r6, #4294967295
 8015b8c:	89a3      	ldrh	r3, [r4, #12]
 8015b8e:	061a      	lsls	r2, r3, #24
 8015b90:	d503      	bpl.n	8015b9a <_fclose_r+0x66>
 8015b92:	6921      	ldr	r1, [r4, #16]
 8015b94:	4628      	mov	r0, r5
 8015b96:	f7fd fdd5 	bl	8013744 <_free_r>
 8015b9a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015b9c:	b141      	cbz	r1, 8015bb0 <_fclose_r+0x7c>
 8015b9e:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8015ba2:	4299      	cmp	r1, r3
 8015ba4:	d002      	beq.n	8015bac <_fclose_r+0x78>
 8015ba6:	4628      	mov	r0, r5
 8015ba8:	f7fd fdcc 	bl	8013744 <_free_r>
 8015bac:	2300      	movs	r3, #0
 8015bae:	6323      	str	r3, [r4, #48]	@ 0x30
 8015bb0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8015bb2:	b121      	cbz	r1, 8015bbe <_fclose_r+0x8a>
 8015bb4:	4628      	mov	r0, r5
 8015bb6:	f7fd fdc5 	bl	8013744 <_free_r>
 8015bba:	2300      	movs	r3, #0
 8015bbc:	6463      	str	r3, [r4, #68]	@ 0x44
 8015bbe:	f7fc facf 	bl	8012160 <__sfp_lock_acquire>
 8015bc2:	2300      	movs	r3, #0
 8015bc4:	81a3      	strh	r3, [r4, #12]
 8015bc6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015bc8:	07db      	lsls	r3, r3, #31
 8015bca:	d402      	bmi.n	8015bd2 <_fclose_r+0x9e>
 8015bcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015bce:	f7fc fed2 	bl	8012976 <__retarget_lock_release_recursive>
 8015bd2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015bd4:	f7fc fecd 	bl	8012972 <__retarget_lock_close_recursive>
 8015bd8:	f7fc fac8 	bl	801216c <__sfp_lock_release>
 8015bdc:	e7c6      	b.n	8015b6c <_fclose_r+0x38>

08015bde <__swhatbuf_r>:
 8015bde:	b570      	push	{r4, r5, r6, lr}
 8015be0:	460c      	mov	r4, r1
 8015be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015be6:	2900      	cmp	r1, #0
 8015be8:	b096      	sub	sp, #88	@ 0x58
 8015bea:	4615      	mov	r5, r2
 8015bec:	461e      	mov	r6, r3
 8015bee:	da07      	bge.n	8015c00 <__swhatbuf_r+0x22>
 8015bf0:	89a1      	ldrh	r1, [r4, #12]
 8015bf2:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8015bf6:	d117      	bne.n	8015c28 <__swhatbuf_r+0x4a>
 8015bf8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015bfc:	4608      	mov	r0, r1
 8015bfe:	e00f      	b.n	8015c20 <__swhatbuf_r+0x42>
 8015c00:	466a      	mov	r2, sp
 8015c02:	f000 f881 	bl	8015d08 <_fstat_r>
 8015c06:	2800      	cmp	r0, #0
 8015c08:	dbf2      	blt.n	8015bf0 <__swhatbuf_r+0x12>
 8015c0a:	9901      	ldr	r1, [sp, #4]
 8015c0c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015c10:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015c14:	4259      	negs	r1, r3
 8015c16:	4159      	adcs	r1, r3
 8015c18:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8015c1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015c20:	6031      	str	r1, [r6, #0]
 8015c22:	602b      	str	r3, [r5, #0]
 8015c24:	b016      	add	sp, #88	@ 0x58
 8015c26:	bd70      	pop	{r4, r5, r6, pc}
 8015c28:	2100      	movs	r1, #0
 8015c2a:	2340      	movs	r3, #64	@ 0x40
 8015c2c:	e7e6      	b.n	8015bfc <__swhatbuf_r+0x1e>

08015c2e <__smakebuf_r>:
 8015c2e:	898b      	ldrh	r3, [r1, #12]
 8015c30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015c32:	079d      	lsls	r5, r3, #30
 8015c34:	4606      	mov	r6, r0
 8015c36:	460c      	mov	r4, r1
 8015c38:	d507      	bpl.n	8015c4a <__smakebuf_r+0x1c>
 8015c3a:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 8015c3e:	6023      	str	r3, [r4, #0]
 8015c40:	6123      	str	r3, [r4, #16]
 8015c42:	2301      	movs	r3, #1
 8015c44:	6163      	str	r3, [r4, #20]
 8015c46:	b003      	add	sp, #12
 8015c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015c4a:	ab01      	add	r3, sp, #4
 8015c4c:	466a      	mov	r2, sp
 8015c4e:	f7ff ffc6 	bl	8015bde <__swhatbuf_r>
 8015c52:	9f00      	ldr	r7, [sp, #0]
 8015c54:	4605      	mov	r5, r0
 8015c56:	4639      	mov	r1, r7
 8015c58:	4630      	mov	r0, r6
 8015c5a:	f7fd fe33 	bl	80138c4 <_malloc_r>
 8015c5e:	b948      	cbnz	r0, 8015c74 <__smakebuf_r+0x46>
 8015c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c64:	059a      	lsls	r2, r3, #22
 8015c66:	d4ee      	bmi.n	8015c46 <__smakebuf_r+0x18>
 8015c68:	f023 0303 	bic.w	r3, r3, #3
 8015c6c:	f043 0302 	orr.w	r3, r3, #2
 8015c70:	81a3      	strh	r3, [r4, #12]
 8015c72:	e7e2      	b.n	8015c3a <__smakebuf_r+0xc>
 8015c74:	89a3      	ldrh	r3, [r4, #12]
 8015c76:	6020      	str	r0, [r4, #0]
 8015c78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015c7c:	81a3      	strh	r3, [r4, #12]
 8015c7e:	9b01      	ldr	r3, [sp, #4]
 8015c80:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015c84:	b15b      	cbz	r3, 8015c9e <__smakebuf_r+0x70>
 8015c86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015c8a:	4630      	mov	r0, r6
 8015c8c:	f000 f84e 	bl	8015d2c <_isatty_r>
 8015c90:	b128      	cbz	r0, 8015c9e <__smakebuf_r+0x70>
 8015c92:	89a3      	ldrh	r3, [r4, #12]
 8015c94:	f023 0303 	bic.w	r3, r3, #3
 8015c98:	f043 0301 	orr.w	r3, r3, #1
 8015c9c:	81a3      	strh	r3, [r4, #12]
 8015c9e:	89a3      	ldrh	r3, [r4, #12]
 8015ca0:	431d      	orrs	r5, r3
 8015ca2:	81a5      	strh	r5, [r4, #12]
 8015ca4:	e7cf      	b.n	8015c46 <__smakebuf_r+0x18>

08015ca6 <_raise_r>:
 8015ca6:	291f      	cmp	r1, #31
 8015ca8:	b538      	push	{r3, r4, r5, lr}
 8015caa:	4605      	mov	r5, r0
 8015cac:	460c      	mov	r4, r1
 8015cae:	d904      	bls.n	8015cba <_raise_r+0x14>
 8015cb0:	2316      	movs	r3, #22
 8015cb2:	6003      	str	r3, [r0, #0]
 8015cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8015cb8:	bd38      	pop	{r3, r4, r5, pc}
 8015cba:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 8015cbe:	b112      	cbz	r2, 8015cc6 <_raise_r+0x20>
 8015cc0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015cc4:	b94b      	cbnz	r3, 8015cda <_raise_r+0x34>
 8015cc6:	4628      	mov	r0, r5
 8015cc8:	f000 f852 	bl	8015d70 <_getpid_r>
 8015ccc:	4622      	mov	r2, r4
 8015cce:	4601      	mov	r1, r0
 8015cd0:	4628      	mov	r0, r5
 8015cd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015cd6:	f000 b839 	b.w	8015d4c <_kill_r>
 8015cda:	2b01      	cmp	r3, #1
 8015cdc:	d00a      	beq.n	8015cf4 <_raise_r+0x4e>
 8015cde:	1c59      	adds	r1, r3, #1
 8015ce0:	d103      	bne.n	8015cea <_raise_r+0x44>
 8015ce2:	2316      	movs	r3, #22
 8015ce4:	6003      	str	r3, [r0, #0]
 8015ce6:	2001      	movs	r0, #1
 8015ce8:	e7e6      	b.n	8015cb8 <_raise_r+0x12>
 8015cea:	2100      	movs	r1, #0
 8015cec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015cf0:	4620      	mov	r0, r4
 8015cf2:	4798      	blx	r3
 8015cf4:	2000      	movs	r0, #0
 8015cf6:	e7df      	b.n	8015cb8 <_raise_r+0x12>

08015cf8 <raise>:
 8015cf8:	4b02      	ldr	r3, [pc, #8]	@ (8015d04 <raise+0xc>)
 8015cfa:	4601      	mov	r1, r0
 8015cfc:	6818      	ldr	r0, [r3, #0]
 8015cfe:	f7ff bfd2 	b.w	8015ca6 <_raise_r>
 8015d02:	bf00      	nop
 8015d04:	200003a0 	.word	0x200003a0

08015d08 <_fstat_r>:
 8015d08:	b538      	push	{r3, r4, r5, lr}
 8015d0a:	4d07      	ldr	r5, [pc, #28]	@ (8015d28 <_fstat_r+0x20>)
 8015d0c:	2300      	movs	r3, #0
 8015d0e:	4604      	mov	r4, r0
 8015d10:	4608      	mov	r0, r1
 8015d12:	4611      	mov	r1, r2
 8015d14:	602b      	str	r3, [r5, #0]
 8015d16:	f7ec fa99 	bl	800224c <_fstat>
 8015d1a:	1c43      	adds	r3, r0, #1
 8015d1c:	d102      	bne.n	8015d24 <_fstat_r+0x1c>
 8015d1e:	682b      	ldr	r3, [r5, #0]
 8015d20:	b103      	cbz	r3, 8015d24 <_fstat_r+0x1c>
 8015d22:	6023      	str	r3, [r4, #0]
 8015d24:	bd38      	pop	{r3, r4, r5, pc}
 8015d26:	bf00      	nop
 8015d28:	200016b8 	.word	0x200016b8

08015d2c <_isatty_r>:
 8015d2c:	b538      	push	{r3, r4, r5, lr}
 8015d2e:	4d06      	ldr	r5, [pc, #24]	@ (8015d48 <_isatty_r+0x1c>)
 8015d30:	2300      	movs	r3, #0
 8015d32:	4604      	mov	r4, r0
 8015d34:	4608      	mov	r0, r1
 8015d36:	602b      	str	r3, [r5, #0]
 8015d38:	f7ec fa98 	bl	800226c <_isatty>
 8015d3c:	1c43      	adds	r3, r0, #1
 8015d3e:	d102      	bne.n	8015d46 <_isatty_r+0x1a>
 8015d40:	682b      	ldr	r3, [r5, #0]
 8015d42:	b103      	cbz	r3, 8015d46 <_isatty_r+0x1a>
 8015d44:	6023      	str	r3, [r4, #0]
 8015d46:	bd38      	pop	{r3, r4, r5, pc}
 8015d48:	200016b8 	.word	0x200016b8

08015d4c <_kill_r>:
 8015d4c:	b538      	push	{r3, r4, r5, lr}
 8015d4e:	4d07      	ldr	r5, [pc, #28]	@ (8015d6c <_kill_r+0x20>)
 8015d50:	2300      	movs	r3, #0
 8015d52:	4604      	mov	r4, r0
 8015d54:	4608      	mov	r0, r1
 8015d56:	4611      	mov	r1, r2
 8015d58:	602b      	str	r3, [r5, #0]
 8015d5a:	f7ec fa33 	bl	80021c4 <_kill>
 8015d5e:	1c43      	adds	r3, r0, #1
 8015d60:	d102      	bne.n	8015d68 <_kill_r+0x1c>
 8015d62:	682b      	ldr	r3, [r5, #0]
 8015d64:	b103      	cbz	r3, 8015d68 <_kill_r+0x1c>
 8015d66:	6023      	str	r3, [r4, #0]
 8015d68:	bd38      	pop	{r3, r4, r5, pc}
 8015d6a:	bf00      	nop
 8015d6c:	200016b8 	.word	0x200016b8

08015d70 <_getpid_r>:
 8015d70:	f7ec ba20 	b.w	80021b4 <_getpid>

08015d74 <_sbrk_r>:
 8015d74:	b538      	push	{r3, r4, r5, lr}
 8015d76:	4d06      	ldr	r5, [pc, #24]	@ (8015d90 <_sbrk_r+0x1c>)
 8015d78:	2300      	movs	r3, #0
 8015d7a:	4604      	mov	r4, r0
 8015d7c:	4608      	mov	r0, r1
 8015d7e:	602b      	str	r3, [r5, #0]
 8015d80:	f7ec fa8c 	bl	800229c <_sbrk>
 8015d84:	1c43      	adds	r3, r0, #1
 8015d86:	d102      	bne.n	8015d8e <_sbrk_r+0x1a>
 8015d88:	682b      	ldr	r3, [r5, #0]
 8015d8a:	b103      	cbz	r3, 8015d8e <_sbrk_r+0x1a>
 8015d8c:	6023      	str	r3, [r4, #0]
 8015d8e:	bd38      	pop	{r3, r4, r5, pc}
 8015d90:	200016b8 	.word	0x200016b8

08015d94 <__libc_fini_array>:
 8015d94:	b538      	push	{r3, r4, r5, lr}
 8015d96:	4d07      	ldr	r5, [pc, #28]	@ (8015db4 <__libc_fini_array+0x20>)
 8015d98:	4c07      	ldr	r4, [pc, #28]	@ (8015db8 <__libc_fini_array+0x24>)
 8015d9a:	1b64      	subs	r4, r4, r5
 8015d9c:	10a4      	asrs	r4, r4, #2
 8015d9e:	b91c      	cbnz	r4, 8015da8 <__libc_fini_array+0x14>
 8015da0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015da4:	f000 beae 	b.w	8016b04 <_fini>
 8015da8:	3c01      	subs	r4, #1
 8015daa:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8015dae:	4798      	blx	r3
 8015db0:	e7f5      	b.n	8015d9e <__libc_fini_array+0xa>
 8015db2:	bf00      	nop
 8015db4:	0801c08c 	.word	0x0801c08c
 8015db8:	0801c090 	.word	0x0801c090

08015dbc <sysconf>:
 8015dbc:	2808      	cmp	r0, #8
 8015dbe:	b508      	push	{r3, lr}
 8015dc0:	d006      	beq.n	8015dd0 <sysconf+0x14>
 8015dc2:	f7fc fdab 	bl	801291c <__errno>
 8015dc6:	2316      	movs	r3, #22
 8015dc8:	6003      	str	r3, [r0, #0]
 8015dca:	f04f 30ff 	mov.w	r0, #4294967295
 8015dce:	bd08      	pop	{r3, pc}
 8015dd0:	2080      	movs	r0, #128	@ 0x80
 8015dd2:	e7fc      	b.n	8015dce <sysconf+0x12>

08015dd4 <__register_exitproc>:
 8015dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015dd8:	f8df a074 	ldr.w	sl, [pc, #116]	@ 8015e50 <__register_exitproc+0x7c>
 8015ddc:	4606      	mov	r6, r0
 8015dde:	f8da 0000 	ldr.w	r0, [sl]
 8015de2:	4698      	mov	r8, r3
 8015de4:	460f      	mov	r7, r1
 8015de6:	4691      	mov	r9, r2
 8015de8:	f7fc fdc4 	bl	8012974 <__retarget_lock_acquire_recursive>
 8015dec:	4b16      	ldr	r3, [pc, #88]	@ (8015e48 <__register_exitproc+0x74>)
 8015dee:	681c      	ldr	r4, [r3, #0]
 8015df0:	b90c      	cbnz	r4, 8015df6 <__register_exitproc+0x22>
 8015df2:	4c16      	ldr	r4, [pc, #88]	@ (8015e4c <__register_exitproc+0x78>)
 8015df4:	601c      	str	r4, [r3, #0]
 8015df6:	6865      	ldr	r5, [r4, #4]
 8015df8:	f8da 0000 	ldr.w	r0, [sl]
 8015dfc:	2d1f      	cmp	r5, #31
 8015dfe:	dd05      	ble.n	8015e0c <__register_exitproc+0x38>
 8015e00:	f7fc fdb9 	bl	8012976 <__retarget_lock_release_recursive>
 8015e04:	f04f 30ff 	mov.w	r0, #4294967295
 8015e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e0c:	b19e      	cbz	r6, 8015e36 <__register_exitproc+0x62>
 8015e0e:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8015e12:	2201      	movs	r2, #1
 8015e14:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8015e18:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8015e1c:	40aa      	lsls	r2, r5
 8015e1e:	4313      	orrs	r3, r2
 8015e20:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8015e24:	2e02      	cmp	r6, #2
 8015e26:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8015e2a:	bf02      	ittt	eq
 8015e2c:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 8015e30:	4313      	orreq	r3, r2
 8015e32:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 8015e36:	1c6b      	adds	r3, r5, #1
 8015e38:	3502      	adds	r5, #2
 8015e3a:	6063      	str	r3, [r4, #4]
 8015e3c:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8015e40:	f7fc fd99 	bl	8012976 <__retarget_lock_release_recursive>
 8015e44:	2000      	movs	r0, #0
 8015e46:	e7df      	b.n	8015e08 <__register_exitproc+0x34>
 8015e48:	200016c0 	.word	0x200016c0
 8015e4c:	200016f8 	.word	0x200016f8
 8015e50:	200004c8 	.word	0x200004c8

08015e54 <_calloc_r>:
 8015e54:	b538      	push	{r3, r4, r5, lr}
 8015e56:	fba1 1502 	umull	r1, r5, r1, r2
 8015e5a:	b935      	cbnz	r5, 8015e6a <_calloc_r+0x16>
 8015e5c:	f7fd fd32 	bl	80138c4 <_malloc_r>
 8015e60:	4604      	mov	r4, r0
 8015e62:	b938      	cbnz	r0, 8015e74 <_calloc_r+0x20>
 8015e64:	2400      	movs	r4, #0
 8015e66:	4620      	mov	r0, r4
 8015e68:	bd38      	pop	{r3, r4, r5, pc}
 8015e6a:	f7fc fd57 	bl	801291c <__errno>
 8015e6e:	230c      	movs	r3, #12
 8015e70:	6003      	str	r3, [r0, #0]
 8015e72:	e7f7      	b.n	8015e64 <_calloc_r+0x10>
 8015e74:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8015e78:	f022 0203 	bic.w	r2, r2, #3
 8015e7c:	3a04      	subs	r2, #4
 8015e7e:	2a24      	cmp	r2, #36	@ 0x24
 8015e80:	d819      	bhi.n	8015eb6 <_calloc_r+0x62>
 8015e82:	2a13      	cmp	r2, #19
 8015e84:	d915      	bls.n	8015eb2 <_calloc_r+0x5e>
 8015e86:	2a1b      	cmp	r2, #27
 8015e88:	e9c0 5500 	strd	r5, r5, [r0]
 8015e8c:	d806      	bhi.n	8015e9c <_calloc_r+0x48>
 8015e8e:	f100 0308 	add.w	r3, r0, #8
 8015e92:	2200      	movs	r2, #0
 8015e94:	e9c3 2200 	strd	r2, r2, [r3]
 8015e98:	609a      	str	r2, [r3, #8]
 8015e9a:	e7e4      	b.n	8015e66 <_calloc_r+0x12>
 8015e9c:	2a24      	cmp	r2, #36	@ 0x24
 8015e9e:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8015ea2:	bf11      	iteee	ne
 8015ea4:	f100 0310 	addne.w	r3, r0, #16
 8015ea8:	6105      	streq	r5, [r0, #16]
 8015eaa:	f100 0318 	addeq.w	r3, r0, #24
 8015eae:	6145      	streq	r5, [r0, #20]
 8015eb0:	e7ef      	b.n	8015e92 <_calloc_r+0x3e>
 8015eb2:	4603      	mov	r3, r0
 8015eb4:	e7ed      	b.n	8015e92 <_calloc_r+0x3e>
 8015eb6:	4629      	mov	r1, r5
 8015eb8:	f7fc fcc4 	bl	8012844 <memset>
 8015ebc:	e7d3      	b.n	8015e66 <_calloc_r+0x12>

08015ebe <__ssprint_r>:
 8015ebe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ec2:	6893      	ldr	r3, [r2, #8]
 8015ec4:	f8d2 b000 	ldr.w	fp, [r2]
 8015ec8:	9001      	str	r0, [sp, #4]
 8015eca:	460c      	mov	r4, r1
 8015ecc:	4617      	mov	r7, r2
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	d157      	bne.n	8015f82 <__ssprint_r+0xc4>
 8015ed2:	2000      	movs	r0, #0
 8015ed4:	2300      	movs	r3, #0
 8015ed6:	607b      	str	r3, [r7, #4]
 8015ed8:	b003      	add	sp, #12
 8015eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ede:	e9db a800 	ldrd	sl, r8, [fp]
 8015ee2:	f10b 0b08 	add.w	fp, fp, #8
 8015ee6:	68a6      	ldr	r6, [r4, #8]
 8015ee8:	6820      	ldr	r0, [r4, #0]
 8015eea:	f1b8 0f00 	cmp.w	r8, #0
 8015eee:	d0f6      	beq.n	8015ede <__ssprint_r+0x20>
 8015ef0:	45b0      	cmp	r8, r6
 8015ef2:	d32e      	bcc.n	8015f52 <__ssprint_r+0x94>
 8015ef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015ef8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015efc:	d029      	beq.n	8015f52 <__ssprint_r+0x94>
 8015efe:	6921      	ldr	r1, [r4, #16]
 8015f00:	6965      	ldr	r5, [r4, #20]
 8015f02:	eba0 0901 	sub.w	r9, r0, r1
 8015f06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015f0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015f0e:	f109 0001 	add.w	r0, r9, #1
 8015f12:	106d      	asrs	r5, r5, #1
 8015f14:	4440      	add	r0, r8
 8015f16:	4285      	cmp	r5, r0
 8015f18:	bf38      	it	cc
 8015f1a:	4605      	movcc	r5, r0
 8015f1c:	0553      	lsls	r3, r2, #21
 8015f1e:	d534      	bpl.n	8015f8a <__ssprint_r+0xcc>
 8015f20:	9801      	ldr	r0, [sp, #4]
 8015f22:	4629      	mov	r1, r5
 8015f24:	f7fd fcce 	bl	80138c4 <_malloc_r>
 8015f28:	4606      	mov	r6, r0
 8015f2a:	2800      	cmp	r0, #0
 8015f2c:	d038      	beq.n	8015fa0 <__ssprint_r+0xe2>
 8015f2e:	464a      	mov	r2, r9
 8015f30:	6921      	ldr	r1, [r4, #16]
 8015f32:	f7fc fd21 	bl	8012978 <memcpy>
 8015f36:	89a2      	ldrh	r2, [r4, #12]
 8015f38:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8015f3c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8015f40:	81a2      	strh	r2, [r4, #12]
 8015f42:	6126      	str	r6, [r4, #16]
 8015f44:	6165      	str	r5, [r4, #20]
 8015f46:	444e      	add	r6, r9
 8015f48:	eba5 0509 	sub.w	r5, r5, r9
 8015f4c:	6026      	str	r6, [r4, #0]
 8015f4e:	60a5      	str	r5, [r4, #8]
 8015f50:	4646      	mov	r6, r8
 8015f52:	4546      	cmp	r6, r8
 8015f54:	bf28      	it	cs
 8015f56:	4646      	movcs	r6, r8
 8015f58:	4632      	mov	r2, r6
 8015f5a:	4651      	mov	r1, sl
 8015f5c:	6820      	ldr	r0, [r4, #0]
 8015f5e:	f7fc fc57 	bl	8012810 <memmove>
 8015f62:	68a2      	ldr	r2, [r4, #8]
 8015f64:	1b92      	subs	r2, r2, r6
 8015f66:	60a2      	str	r2, [r4, #8]
 8015f68:	6822      	ldr	r2, [r4, #0]
 8015f6a:	4432      	add	r2, r6
 8015f6c:	6022      	str	r2, [r4, #0]
 8015f6e:	68ba      	ldr	r2, [r7, #8]
 8015f70:	eba2 0308 	sub.w	r3, r2, r8
 8015f74:	44c2      	add	sl, r8
 8015f76:	60bb      	str	r3, [r7, #8]
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	d0aa      	beq.n	8015ed2 <__ssprint_r+0x14>
 8015f7c:	f04f 0800 	mov.w	r8, #0
 8015f80:	e7b1      	b.n	8015ee6 <__ssprint_r+0x28>
 8015f82:	f04f 0a00 	mov.w	sl, #0
 8015f86:	46d0      	mov	r8, sl
 8015f88:	e7ad      	b.n	8015ee6 <__ssprint_r+0x28>
 8015f8a:	9801      	ldr	r0, [sp, #4]
 8015f8c:	462a      	mov	r2, r5
 8015f8e:	f7fe fa25 	bl	80143dc <_realloc_r>
 8015f92:	4606      	mov	r6, r0
 8015f94:	2800      	cmp	r0, #0
 8015f96:	d1d4      	bne.n	8015f42 <__ssprint_r+0x84>
 8015f98:	6921      	ldr	r1, [r4, #16]
 8015f9a:	9801      	ldr	r0, [sp, #4]
 8015f9c:	f7fd fbd2 	bl	8013744 <_free_r>
 8015fa0:	9a01      	ldr	r2, [sp, #4]
 8015fa2:	230c      	movs	r3, #12
 8015fa4:	6013      	str	r3, [r2, #0]
 8015fa6:	89a3      	ldrh	r3, [r4, #12]
 8015fa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015fac:	81a3      	strh	r3, [r4, #12]
 8015fae:	2300      	movs	r3, #0
 8015fb0:	60bb      	str	r3, [r7, #8]
 8015fb2:	f04f 30ff 	mov.w	r0, #4294967295
 8015fb6:	e78d      	b.n	8015ed4 <__ssprint_r+0x16>

08015fb8 <sqrtf>:
 8015fb8:	b508      	push	{r3, lr}
 8015fba:	ed2d 8b02 	vpush	{d8}
 8015fbe:	eeb0 8a40 	vmov.f32	s16, s0
 8015fc2:	f000 f8a1 	bl	8016108 <__ieee754_sqrtf>
 8015fc6:	eeb4 8a48 	vcmp.f32	s16, s16
 8015fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fce:	d60c      	bvs.n	8015fea <sqrtf+0x32>
 8015fd0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8015ff0 <sqrtf+0x38>
 8015fd4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8015fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fdc:	d505      	bpl.n	8015fea <sqrtf+0x32>
 8015fde:	f7fc fc9d 	bl	801291c <__errno>
 8015fe2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8015fe6:	2321      	movs	r3, #33	@ 0x21
 8015fe8:	6003      	str	r3, [r0, #0]
 8015fea:	ecbd 8b02 	vpop	{d8}
 8015fee:	bd08      	pop	{r3, pc}
 8015ff0:	00000000 	.word	0x00000000

08015ff4 <cosf>:
 8015ff4:	ee10 3a10 	vmov	r3, s0
 8015ff8:	b507      	push	{r0, r1, r2, lr}
 8015ffa:	4a1e      	ldr	r2, [pc, #120]	@ (8016074 <cosf+0x80>)
 8015ffc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8016000:	4293      	cmp	r3, r2
 8016002:	d806      	bhi.n	8016012 <cosf+0x1e>
 8016004:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8016078 <cosf+0x84>
 8016008:	b003      	add	sp, #12
 801600a:	f85d eb04 	ldr.w	lr, [sp], #4
 801600e:	f000 b87f 	b.w	8016110 <__kernel_cosf>
 8016012:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8016016:	d304      	bcc.n	8016022 <cosf+0x2e>
 8016018:	ee30 0a40 	vsub.f32	s0, s0, s0
 801601c:	b003      	add	sp, #12
 801601e:	f85d fb04 	ldr.w	pc, [sp], #4
 8016022:	4668      	mov	r0, sp
 8016024:	f000 f914 	bl	8016250 <__ieee754_rem_pio2f>
 8016028:	f000 0003 	and.w	r0, r0, #3
 801602c:	2801      	cmp	r0, #1
 801602e:	d009      	beq.n	8016044 <cosf+0x50>
 8016030:	2802      	cmp	r0, #2
 8016032:	d010      	beq.n	8016056 <cosf+0x62>
 8016034:	b9b0      	cbnz	r0, 8016064 <cosf+0x70>
 8016036:	eddd 0a01 	vldr	s1, [sp, #4]
 801603a:	ed9d 0a00 	vldr	s0, [sp]
 801603e:	f000 f867 	bl	8016110 <__kernel_cosf>
 8016042:	e7eb      	b.n	801601c <cosf+0x28>
 8016044:	eddd 0a01 	vldr	s1, [sp, #4]
 8016048:	ed9d 0a00 	vldr	s0, [sp]
 801604c:	f000 f8b8 	bl	80161c0 <__kernel_sinf>
 8016050:	eeb1 0a40 	vneg.f32	s0, s0
 8016054:	e7e2      	b.n	801601c <cosf+0x28>
 8016056:	eddd 0a01 	vldr	s1, [sp, #4]
 801605a:	ed9d 0a00 	vldr	s0, [sp]
 801605e:	f000 f857 	bl	8016110 <__kernel_cosf>
 8016062:	e7f5      	b.n	8016050 <cosf+0x5c>
 8016064:	eddd 0a01 	vldr	s1, [sp, #4]
 8016068:	ed9d 0a00 	vldr	s0, [sp]
 801606c:	2001      	movs	r0, #1
 801606e:	f000 f8a7 	bl	80161c0 <__kernel_sinf>
 8016072:	e7d3      	b.n	801601c <cosf+0x28>
 8016074:	3f490fd8 	.word	0x3f490fd8
 8016078:	00000000 	.word	0x00000000

0801607c <sinf>:
 801607c:	ee10 3a10 	vmov	r3, s0
 8016080:	b507      	push	{r0, r1, r2, lr}
 8016082:	4a1f      	ldr	r2, [pc, #124]	@ (8016100 <sinf+0x84>)
 8016084:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8016088:	4293      	cmp	r3, r2
 801608a:	d807      	bhi.n	801609c <sinf+0x20>
 801608c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8016104 <sinf+0x88>
 8016090:	2000      	movs	r0, #0
 8016092:	b003      	add	sp, #12
 8016094:	f85d eb04 	ldr.w	lr, [sp], #4
 8016098:	f000 b892 	b.w	80161c0 <__kernel_sinf>
 801609c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80160a0:	d304      	bcc.n	80160ac <sinf+0x30>
 80160a2:	ee30 0a40 	vsub.f32	s0, s0, s0
 80160a6:	b003      	add	sp, #12
 80160a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80160ac:	4668      	mov	r0, sp
 80160ae:	f000 f8cf 	bl	8016250 <__ieee754_rem_pio2f>
 80160b2:	f000 0003 	and.w	r0, r0, #3
 80160b6:	2801      	cmp	r0, #1
 80160b8:	d00a      	beq.n	80160d0 <sinf+0x54>
 80160ba:	2802      	cmp	r0, #2
 80160bc:	d00f      	beq.n	80160de <sinf+0x62>
 80160be:	b9c0      	cbnz	r0, 80160f2 <sinf+0x76>
 80160c0:	eddd 0a01 	vldr	s1, [sp, #4]
 80160c4:	ed9d 0a00 	vldr	s0, [sp]
 80160c8:	2001      	movs	r0, #1
 80160ca:	f000 f879 	bl	80161c0 <__kernel_sinf>
 80160ce:	e7ea      	b.n	80160a6 <sinf+0x2a>
 80160d0:	eddd 0a01 	vldr	s1, [sp, #4]
 80160d4:	ed9d 0a00 	vldr	s0, [sp]
 80160d8:	f000 f81a 	bl	8016110 <__kernel_cosf>
 80160dc:	e7e3      	b.n	80160a6 <sinf+0x2a>
 80160de:	eddd 0a01 	vldr	s1, [sp, #4]
 80160e2:	ed9d 0a00 	vldr	s0, [sp]
 80160e6:	2001      	movs	r0, #1
 80160e8:	f000 f86a 	bl	80161c0 <__kernel_sinf>
 80160ec:	eeb1 0a40 	vneg.f32	s0, s0
 80160f0:	e7d9      	b.n	80160a6 <sinf+0x2a>
 80160f2:	eddd 0a01 	vldr	s1, [sp, #4]
 80160f6:	ed9d 0a00 	vldr	s0, [sp]
 80160fa:	f000 f809 	bl	8016110 <__kernel_cosf>
 80160fe:	e7f5      	b.n	80160ec <sinf+0x70>
 8016100:	3f490fd8 	.word	0x3f490fd8
 8016104:	00000000 	.word	0x00000000

08016108 <__ieee754_sqrtf>:
 8016108:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801610c:	4770      	bx	lr
	...

08016110 <__kernel_cosf>:
 8016110:	ee10 3a10 	vmov	r3, s0
 8016114:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8016118:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 801611c:	eef0 6a40 	vmov.f32	s13, s0
 8016120:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8016124:	d204      	bcs.n	8016130 <__kernel_cosf+0x20>
 8016126:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 801612a:	ee17 2a90 	vmov	r2, s15
 801612e:	b342      	cbz	r2, 8016182 <__kernel_cosf+0x72>
 8016130:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8016134:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80161a0 <__kernel_cosf+0x90>
 8016138:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80161a4 <__kernel_cosf+0x94>
 801613c:	4a1a      	ldr	r2, [pc, #104]	@ (80161a8 <__kernel_cosf+0x98>)
 801613e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8016142:	4293      	cmp	r3, r2
 8016144:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80161ac <__kernel_cosf+0x9c>
 8016148:	eee6 7a07 	vfma.f32	s15, s12, s14
 801614c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80161b0 <__kernel_cosf+0xa0>
 8016150:	eea7 6a87 	vfma.f32	s12, s15, s14
 8016154:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80161b4 <__kernel_cosf+0xa4>
 8016158:	eee6 7a07 	vfma.f32	s15, s12, s14
 801615c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80161b8 <__kernel_cosf+0xa8>
 8016160:	eea7 6a87 	vfma.f32	s12, s15, s14
 8016164:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8016168:	ee26 6a07 	vmul.f32	s12, s12, s14
 801616c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8016170:	eee7 0a06 	vfma.f32	s1, s14, s12
 8016174:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016178:	d804      	bhi.n	8016184 <__kernel_cosf+0x74>
 801617a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801617e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8016182:	4770      	bx	lr
 8016184:	4a0d      	ldr	r2, [pc, #52]	@ (80161bc <__kernel_cosf+0xac>)
 8016186:	4293      	cmp	r3, r2
 8016188:	bf9a      	itte	ls
 801618a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 801618e:	ee07 3a10 	vmovls	s14, r3
 8016192:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8016196:	ee30 0a47 	vsub.f32	s0, s0, s14
 801619a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801619e:	e7ec      	b.n	801617a <__kernel_cosf+0x6a>
 80161a0:	ad47d74e 	.word	0xad47d74e
 80161a4:	310f74f6 	.word	0x310f74f6
 80161a8:	3e999999 	.word	0x3e999999
 80161ac:	b493f27c 	.word	0xb493f27c
 80161b0:	37d00d01 	.word	0x37d00d01
 80161b4:	bab60b61 	.word	0xbab60b61
 80161b8:	3d2aaaab 	.word	0x3d2aaaab
 80161bc:	3f480000 	.word	0x3f480000

080161c0 <__kernel_sinf>:
 80161c0:	ee10 3a10 	vmov	r3, s0
 80161c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80161c8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80161cc:	d204      	bcs.n	80161d8 <__kernel_sinf+0x18>
 80161ce:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80161d2:	ee17 3a90 	vmov	r3, s15
 80161d6:	b35b      	cbz	r3, 8016230 <__kernel_sinf+0x70>
 80161d8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80161dc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8016234 <__kernel_sinf+0x74>
 80161e0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8016238 <__kernel_sinf+0x78>
 80161e4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80161e8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 801623c <__kernel_sinf+0x7c>
 80161ec:	eee6 7a07 	vfma.f32	s15, s12, s14
 80161f0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8016240 <__kernel_sinf+0x80>
 80161f4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80161f8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8016244 <__kernel_sinf+0x84>
 80161fc:	ee60 6a07 	vmul.f32	s13, s0, s14
 8016200:	eee6 7a07 	vfma.f32	s15, s12, s14
 8016204:	b930      	cbnz	r0, 8016214 <__kernel_sinf+0x54>
 8016206:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8016248 <__kernel_sinf+0x88>
 801620a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801620e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8016212:	4770      	bx	lr
 8016214:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8016218:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801621c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8016220:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8016224:	eddf 7a09 	vldr	s15, [pc, #36]	@ 801624c <__kernel_sinf+0x8c>
 8016228:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801622c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8016230:	4770      	bx	lr
 8016232:	bf00      	nop
 8016234:	2f2ec9d3 	.word	0x2f2ec9d3
 8016238:	b2d72f34 	.word	0xb2d72f34
 801623c:	3638ef1b 	.word	0x3638ef1b
 8016240:	b9500d01 	.word	0xb9500d01
 8016244:	3c088889 	.word	0x3c088889
 8016248:	be2aaaab 	.word	0xbe2aaaab
 801624c:	3e2aaaab 	.word	0x3e2aaaab

08016250 <__ieee754_rem_pio2f>:
 8016250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016252:	ee10 6a10 	vmov	r6, s0
 8016256:	4b88      	ldr	r3, [pc, #544]	@ (8016478 <__ieee754_rem_pio2f+0x228>)
 8016258:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 801625c:	429d      	cmp	r5, r3
 801625e:	b087      	sub	sp, #28
 8016260:	4604      	mov	r4, r0
 8016262:	d805      	bhi.n	8016270 <__ieee754_rem_pio2f+0x20>
 8016264:	2300      	movs	r3, #0
 8016266:	ed80 0a00 	vstr	s0, [r0]
 801626a:	6043      	str	r3, [r0, #4]
 801626c:	2000      	movs	r0, #0
 801626e:	e022      	b.n	80162b6 <__ieee754_rem_pio2f+0x66>
 8016270:	4b82      	ldr	r3, [pc, #520]	@ (801647c <__ieee754_rem_pio2f+0x22c>)
 8016272:	429d      	cmp	r5, r3
 8016274:	d83a      	bhi.n	80162ec <__ieee754_rem_pio2f+0x9c>
 8016276:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801627a:	2e00      	cmp	r6, #0
 801627c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8016480 <__ieee754_rem_pio2f+0x230>
 8016280:	4a80      	ldr	r2, [pc, #512]	@ (8016484 <__ieee754_rem_pio2f+0x234>)
 8016282:	f023 030f 	bic.w	r3, r3, #15
 8016286:	dd18      	ble.n	80162ba <__ieee754_rem_pio2f+0x6a>
 8016288:	4293      	cmp	r3, r2
 801628a:	ee70 7a47 	vsub.f32	s15, s0, s14
 801628e:	bf09      	itett	eq
 8016290:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8016488 <__ieee754_rem_pio2f+0x238>
 8016294:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 801648c <__ieee754_rem_pio2f+0x23c>
 8016298:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8016490 <__ieee754_rem_pio2f+0x240>
 801629c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80162a0:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80162a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80162a8:	ed80 7a00 	vstr	s14, [r0]
 80162ac:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80162b0:	edc0 7a01 	vstr	s15, [r0, #4]
 80162b4:	2001      	movs	r0, #1
 80162b6:	b007      	add	sp, #28
 80162b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80162ba:	4293      	cmp	r3, r2
 80162bc:	ee70 7a07 	vadd.f32	s15, s0, s14
 80162c0:	bf09      	itett	eq
 80162c2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8016488 <__ieee754_rem_pio2f+0x238>
 80162c6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 801648c <__ieee754_rem_pio2f+0x23c>
 80162ca:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8016490 <__ieee754_rem_pio2f+0x240>
 80162ce:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80162d2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80162d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80162da:	ed80 7a00 	vstr	s14, [r0]
 80162de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80162e2:	edc0 7a01 	vstr	s15, [r0, #4]
 80162e6:	f04f 30ff 	mov.w	r0, #4294967295
 80162ea:	e7e4      	b.n	80162b6 <__ieee754_rem_pio2f+0x66>
 80162ec:	4b69      	ldr	r3, [pc, #420]	@ (8016494 <__ieee754_rem_pio2f+0x244>)
 80162ee:	429d      	cmp	r5, r3
 80162f0:	d873      	bhi.n	80163da <__ieee754_rem_pio2f+0x18a>
 80162f2:	f000 f8dd 	bl	80164b0 <fabsf>
 80162f6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8016498 <__ieee754_rem_pio2f+0x248>
 80162fa:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80162fe:	eee0 7a07 	vfma.f32	s15, s0, s14
 8016302:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016306:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801630a:	ee17 0a90 	vmov	r0, s15
 801630e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8016480 <__ieee754_rem_pio2f+0x230>
 8016312:	eea7 0a67 	vfms.f32	s0, s14, s15
 8016316:	281f      	cmp	r0, #31
 8016318:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801648c <__ieee754_rem_pio2f+0x23c>
 801631c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016320:	eeb1 6a47 	vneg.f32	s12, s14
 8016324:	ee70 6a67 	vsub.f32	s13, s0, s15
 8016328:	ee16 1a90 	vmov	r1, s13
 801632c:	dc09      	bgt.n	8016342 <__ieee754_rem_pio2f+0xf2>
 801632e:	4a5b      	ldr	r2, [pc, #364]	@ (801649c <__ieee754_rem_pio2f+0x24c>)
 8016330:	1e47      	subs	r7, r0, #1
 8016332:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8016336:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 801633a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801633e:	4293      	cmp	r3, r2
 8016340:	d107      	bne.n	8016352 <__ieee754_rem_pio2f+0x102>
 8016342:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8016346:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 801634a:	2a08      	cmp	r2, #8
 801634c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8016350:	dc14      	bgt.n	801637c <__ieee754_rem_pio2f+0x12c>
 8016352:	6021      	str	r1, [r4, #0]
 8016354:	ed94 7a00 	vldr	s14, [r4]
 8016358:	ee30 0a47 	vsub.f32	s0, s0, s14
 801635c:	2e00      	cmp	r6, #0
 801635e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8016362:	ed84 0a01 	vstr	s0, [r4, #4]
 8016366:	daa6      	bge.n	80162b6 <__ieee754_rem_pio2f+0x66>
 8016368:	eeb1 7a47 	vneg.f32	s14, s14
 801636c:	eeb1 0a40 	vneg.f32	s0, s0
 8016370:	ed84 7a00 	vstr	s14, [r4]
 8016374:	ed84 0a01 	vstr	s0, [r4, #4]
 8016378:	4240      	negs	r0, r0
 801637a:	e79c      	b.n	80162b6 <__ieee754_rem_pio2f+0x66>
 801637c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8016488 <__ieee754_rem_pio2f+0x238>
 8016380:	eef0 6a40 	vmov.f32	s13, s0
 8016384:	eee6 6a25 	vfma.f32	s13, s12, s11
 8016388:	ee70 7a66 	vsub.f32	s15, s0, s13
 801638c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8016390:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8016490 <__ieee754_rem_pio2f+0x240>
 8016394:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8016398:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801639c:	ee15 2a90 	vmov	r2, s11
 80163a0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80163a4:	1a5b      	subs	r3, r3, r1
 80163a6:	2b19      	cmp	r3, #25
 80163a8:	dc04      	bgt.n	80163b4 <__ieee754_rem_pio2f+0x164>
 80163aa:	edc4 5a00 	vstr	s11, [r4]
 80163ae:	eeb0 0a66 	vmov.f32	s0, s13
 80163b2:	e7cf      	b.n	8016354 <__ieee754_rem_pio2f+0x104>
 80163b4:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80164a0 <__ieee754_rem_pio2f+0x250>
 80163b8:	eeb0 0a66 	vmov.f32	s0, s13
 80163bc:	eea6 0a25 	vfma.f32	s0, s12, s11
 80163c0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80163c4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80164a4 <__ieee754_rem_pio2f+0x254>
 80163c8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80163cc:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80163d0:	ee30 7a67 	vsub.f32	s14, s0, s15
 80163d4:	ed84 7a00 	vstr	s14, [r4]
 80163d8:	e7bc      	b.n	8016354 <__ieee754_rem_pio2f+0x104>
 80163da:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80163de:	d306      	bcc.n	80163ee <__ieee754_rem_pio2f+0x19e>
 80163e0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80163e4:	edc0 7a01 	vstr	s15, [r0, #4]
 80163e8:	edc0 7a00 	vstr	s15, [r0]
 80163ec:	e73e      	b.n	801626c <__ieee754_rem_pio2f+0x1c>
 80163ee:	15ea      	asrs	r2, r5, #23
 80163f0:	3a86      	subs	r2, #134	@ 0x86
 80163f2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80163f6:	ee07 3a90 	vmov	s15, r3
 80163fa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80163fe:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80164a8 <__ieee754_rem_pio2f+0x258>
 8016402:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8016406:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801640a:	ed8d 7a03 	vstr	s14, [sp, #12]
 801640e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016412:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8016416:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801641a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801641e:	ed8d 7a04 	vstr	s14, [sp, #16]
 8016422:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016426:	eef5 7a40 	vcmp.f32	s15, #0.0
 801642a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801642e:	edcd 7a05 	vstr	s15, [sp, #20]
 8016432:	d11e      	bne.n	8016472 <__ieee754_rem_pio2f+0x222>
 8016434:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8016438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801643c:	bf0c      	ite	eq
 801643e:	2301      	moveq	r3, #1
 8016440:	2302      	movne	r3, #2
 8016442:	491a      	ldr	r1, [pc, #104]	@ (80164ac <__ieee754_rem_pio2f+0x25c>)
 8016444:	9101      	str	r1, [sp, #4]
 8016446:	2102      	movs	r1, #2
 8016448:	9100      	str	r1, [sp, #0]
 801644a:	a803      	add	r0, sp, #12
 801644c:	4621      	mov	r1, r4
 801644e:	f000 f837 	bl	80164c0 <__kernel_rem_pio2f>
 8016452:	2e00      	cmp	r6, #0
 8016454:	f6bf af2f 	bge.w	80162b6 <__ieee754_rem_pio2f+0x66>
 8016458:	edd4 7a00 	vldr	s15, [r4]
 801645c:	eef1 7a67 	vneg.f32	s15, s15
 8016460:	edc4 7a00 	vstr	s15, [r4]
 8016464:	edd4 7a01 	vldr	s15, [r4, #4]
 8016468:	eef1 7a67 	vneg.f32	s15, s15
 801646c:	edc4 7a01 	vstr	s15, [r4, #4]
 8016470:	e782      	b.n	8016378 <__ieee754_rem_pio2f+0x128>
 8016472:	2303      	movs	r3, #3
 8016474:	e7e5      	b.n	8016442 <__ieee754_rem_pio2f+0x1f2>
 8016476:	bf00      	nop
 8016478:	3f490fd8 	.word	0x3f490fd8
 801647c:	4016cbe3 	.word	0x4016cbe3
 8016480:	3fc90f80 	.word	0x3fc90f80
 8016484:	3fc90fd0 	.word	0x3fc90fd0
 8016488:	37354400 	.word	0x37354400
 801648c:	37354443 	.word	0x37354443
 8016490:	2e85a308 	.word	0x2e85a308
 8016494:	43490f80 	.word	0x43490f80
 8016498:	3f22f984 	.word	0x3f22f984
 801649c:	0801bcac 	.word	0x0801bcac
 80164a0:	2e85a300 	.word	0x2e85a300
 80164a4:	248d3132 	.word	0x248d3132
 80164a8:	43800000 	.word	0x43800000
 80164ac:	0801bd2c 	.word	0x0801bd2c

080164b0 <fabsf>:
 80164b0:	ee10 3a10 	vmov	r3, s0
 80164b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80164b8:	ee00 3a10 	vmov	s0, r3
 80164bc:	4770      	bx	lr
	...

080164c0 <__kernel_rem_pio2f>:
 80164c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80164c4:	ed2d 8b04 	vpush	{d8-d9}
 80164c8:	b0d9      	sub	sp, #356	@ 0x164
 80164ca:	4690      	mov	r8, r2
 80164cc:	9001      	str	r0, [sp, #4]
 80164ce:	4ab9      	ldr	r2, [pc, #740]	@ (80167b4 <__kernel_rem_pio2f+0x2f4>)
 80164d0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80164d2:	f118 0f04 	cmn.w	r8, #4
 80164d6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80164da:	460f      	mov	r7, r1
 80164dc:	f103 3bff 	add.w	fp, r3, #4294967295
 80164e0:	db27      	blt.n	8016532 <__kernel_rem_pio2f+0x72>
 80164e2:	f1b8 0203 	subs.w	r2, r8, #3
 80164e6:	bf48      	it	mi
 80164e8:	f108 0204 	addmi.w	r2, r8, #4
 80164ec:	10d2      	asrs	r2, r2, #3
 80164ee:	1c55      	adds	r5, r2, #1
 80164f0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80164f2:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 80167c4 <__kernel_rem_pio2f+0x304>
 80164f6:	00e8      	lsls	r0, r5, #3
 80164f8:	eba2 060b 	sub.w	r6, r2, fp
 80164fc:	9002      	str	r0, [sp, #8]
 80164fe:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8016502:	eb0a 0c0b 	add.w	ip, sl, fp
 8016506:	ac1c      	add	r4, sp, #112	@ 0x70
 8016508:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 801650c:	2000      	movs	r0, #0
 801650e:	4560      	cmp	r0, ip
 8016510:	dd11      	ble.n	8016536 <__kernel_rem_pio2f+0x76>
 8016512:	a91c      	add	r1, sp, #112	@ 0x70
 8016514:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8016518:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 801651c:	f04f 0c00 	mov.w	ip, #0
 8016520:	45d4      	cmp	ip, sl
 8016522:	dc27      	bgt.n	8016574 <__kernel_rem_pio2f+0xb4>
 8016524:	f8dd e004 	ldr.w	lr, [sp, #4]
 8016528:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 80167c4 <__kernel_rem_pio2f+0x304>
 801652c:	4606      	mov	r6, r0
 801652e:	2400      	movs	r4, #0
 8016530:	e016      	b.n	8016560 <__kernel_rem_pio2f+0xa0>
 8016532:	2200      	movs	r2, #0
 8016534:	e7db      	b.n	80164ee <__kernel_rem_pio2f+0x2e>
 8016536:	42c6      	cmn	r6, r0
 8016538:	bf5d      	ittte	pl
 801653a:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 801653e:	ee07 1a90 	vmovpl	s15, r1
 8016542:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8016546:	eef0 7a47 	vmovmi.f32	s15, s14
 801654a:	ece4 7a01 	vstmia	r4!, {s15}
 801654e:	3001      	adds	r0, #1
 8016550:	e7dd      	b.n	801650e <__kernel_rem_pio2f+0x4e>
 8016552:	ecfe 6a01 	vldmia	lr!, {s13}
 8016556:	ed96 7a00 	vldr	s14, [r6]
 801655a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801655e:	3401      	adds	r4, #1
 8016560:	455c      	cmp	r4, fp
 8016562:	f1a6 0604 	sub.w	r6, r6, #4
 8016566:	ddf4      	ble.n	8016552 <__kernel_rem_pio2f+0x92>
 8016568:	ece9 7a01 	vstmia	r9!, {s15}
 801656c:	f10c 0c01 	add.w	ip, ip, #1
 8016570:	3004      	adds	r0, #4
 8016572:	e7d5      	b.n	8016520 <__kernel_rem_pio2f+0x60>
 8016574:	a908      	add	r1, sp, #32
 8016576:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801657a:	9104      	str	r1, [sp, #16]
 801657c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801657e:	eddf 8a90 	vldr	s17, [pc, #576]	@ 80167c0 <__kernel_rem_pio2f+0x300>
 8016582:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 80167bc <__kernel_rem_pio2f+0x2fc>
 8016586:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801658a:	9203      	str	r2, [sp, #12]
 801658c:	4654      	mov	r4, sl
 801658e:	00a2      	lsls	r2, r4, #2
 8016590:	9205      	str	r2, [sp, #20]
 8016592:	aa58      	add	r2, sp, #352	@ 0x160
 8016594:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8016598:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 801659c:	a944      	add	r1, sp, #272	@ 0x110
 801659e:	aa08      	add	r2, sp, #32
 80165a0:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80165a4:	4694      	mov	ip, r2
 80165a6:	4626      	mov	r6, r4
 80165a8:	2e00      	cmp	r6, #0
 80165aa:	f1a0 0004 	sub.w	r0, r0, #4
 80165ae:	dc4c      	bgt.n	801664a <__kernel_rem_pio2f+0x18a>
 80165b0:	4628      	mov	r0, r5
 80165b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80165b6:	f000 f9f5 	bl	80169a4 <scalbnf>
 80165ba:	eeb0 8a40 	vmov.f32	s16, s0
 80165be:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 80165c2:	ee28 0a00 	vmul.f32	s0, s16, s0
 80165c6:	f000 fa53 	bl	8016a70 <floorf>
 80165ca:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80165ce:	eea0 8a67 	vfms.f32	s16, s0, s15
 80165d2:	2d00      	cmp	r5, #0
 80165d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80165d8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80165dc:	ee17 9a90 	vmov	r9, s15
 80165e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80165e4:	ee38 8a67 	vsub.f32	s16, s16, s15
 80165e8:	dd41      	ble.n	801666e <__kernel_rem_pio2f+0x1ae>
 80165ea:	f104 3cff 	add.w	ip, r4, #4294967295
 80165ee:	a908      	add	r1, sp, #32
 80165f0:	f1c5 0e08 	rsb	lr, r5, #8
 80165f4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80165f8:	fa46 f00e 	asr.w	r0, r6, lr
 80165fc:	4481      	add	r9, r0
 80165fe:	fa00 f00e 	lsl.w	r0, r0, lr
 8016602:	1a36      	subs	r6, r6, r0
 8016604:	f1c5 0007 	rsb	r0, r5, #7
 8016608:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 801660c:	4106      	asrs	r6, r0
 801660e:	2e00      	cmp	r6, #0
 8016610:	dd3c      	ble.n	801668c <__kernel_rem_pio2f+0x1cc>
 8016612:	f04f 0e00 	mov.w	lr, #0
 8016616:	f109 0901 	add.w	r9, r9, #1
 801661a:	4670      	mov	r0, lr
 801661c:	4574      	cmp	r4, lr
 801661e:	dc68      	bgt.n	80166f2 <__kernel_rem_pio2f+0x232>
 8016620:	2d00      	cmp	r5, #0
 8016622:	dd03      	ble.n	801662c <__kernel_rem_pio2f+0x16c>
 8016624:	2d01      	cmp	r5, #1
 8016626:	d074      	beq.n	8016712 <__kernel_rem_pio2f+0x252>
 8016628:	2d02      	cmp	r5, #2
 801662a:	d07d      	beq.n	8016728 <__kernel_rem_pio2f+0x268>
 801662c:	2e02      	cmp	r6, #2
 801662e:	d12d      	bne.n	801668c <__kernel_rem_pio2f+0x1cc>
 8016630:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8016634:	ee30 8a48 	vsub.f32	s16, s0, s16
 8016638:	b340      	cbz	r0, 801668c <__kernel_rem_pio2f+0x1cc>
 801663a:	4628      	mov	r0, r5
 801663c:	9306      	str	r3, [sp, #24]
 801663e:	f000 f9b1 	bl	80169a4 <scalbnf>
 8016642:	9b06      	ldr	r3, [sp, #24]
 8016644:	ee38 8a40 	vsub.f32	s16, s16, s0
 8016648:	e020      	b.n	801668c <__kernel_rem_pio2f+0x1cc>
 801664a:	ee60 7a28 	vmul.f32	s15, s0, s17
 801664e:	3e01      	subs	r6, #1
 8016650:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016654:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016658:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801665c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8016660:	ecac 0a01 	vstmia	ip!, {s0}
 8016664:	ed90 0a00 	vldr	s0, [r0]
 8016668:	ee37 0a80 	vadd.f32	s0, s15, s0
 801666c:	e79c      	b.n	80165a8 <__kernel_rem_pio2f+0xe8>
 801666e:	d105      	bne.n	801667c <__kernel_rem_pio2f+0x1bc>
 8016670:	1e60      	subs	r0, r4, #1
 8016672:	a908      	add	r1, sp, #32
 8016674:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8016678:	11f6      	asrs	r6, r6, #7
 801667a:	e7c8      	b.n	801660e <__kernel_rem_pio2f+0x14e>
 801667c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8016680:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8016684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016688:	da31      	bge.n	80166ee <__kernel_rem_pio2f+0x22e>
 801668a:	2600      	movs	r6, #0
 801668c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8016690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016694:	f040 8098 	bne.w	80167c8 <__kernel_rem_pio2f+0x308>
 8016698:	1e60      	subs	r0, r4, #1
 801669a:	2200      	movs	r2, #0
 801669c:	4550      	cmp	r0, sl
 801669e:	da4b      	bge.n	8016738 <__kernel_rem_pio2f+0x278>
 80166a0:	2a00      	cmp	r2, #0
 80166a2:	d065      	beq.n	8016770 <__kernel_rem_pio2f+0x2b0>
 80166a4:	3c01      	subs	r4, #1
 80166a6:	ab08      	add	r3, sp, #32
 80166a8:	3d08      	subs	r5, #8
 80166aa:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80166ae:	2b00      	cmp	r3, #0
 80166b0:	d0f8      	beq.n	80166a4 <__kernel_rem_pio2f+0x1e4>
 80166b2:	4628      	mov	r0, r5
 80166b4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80166b8:	f000 f974 	bl	80169a4 <scalbnf>
 80166bc:	1c63      	adds	r3, r4, #1
 80166be:	aa44      	add	r2, sp, #272	@ 0x110
 80166c0:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80167c0 <__kernel_rem_pio2f+0x300>
 80166c4:	0099      	lsls	r1, r3, #2
 80166c6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80166ca:	4623      	mov	r3, r4
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	f280 80a9 	bge.w	8016824 <__kernel_rem_pio2f+0x364>
 80166d2:	4623      	mov	r3, r4
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	f2c0 80c7 	blt.w	8016868 <__kernel_rem_pio2f+0x3a8>
 80166da:	aa44      	add	r2, sp, #272	@ 0x110
 80166dc:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80166e0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80167b8 <__kernel_rem_pio2f+0x2f8>
 80166e4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80167c4 <__kernel_rem_pio2f+0x304>
 80166e8:	2000      	movs	r0, #0
 80166ea:	1ae2      	subs	r2, r4, r3
 80166ec:	e0b1      	b.n	8016852 <__kernel_rem_pio2f+0x392>
 80166ee:	2602      	movs	r6, #2
 80166f0:	e78f      	b.n	8016612 <__kernel_rem_pio2f+0x152>
 80166f2:	f852 1b04 	ldr.w	r1, [r2], #4
 80166f6:	b948      	cbnz	r0, 801670c <__kernel_rem_pio2f+0x24c>
 80166f8:	b121      	cbz	r1, 8016704 <__kernel_rem_pio2f+0x244>
 80166fa:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80166fe:	f842 1c04 	str.w	r1, [r2, #-4]
 8016702:	2101      	movs	r1, #1
 8016704:	f10e 0e01 	add.w	lr, lr, #1
 8016708:	4608      	mov	r0, r1
 801670a:	e787      	b.n	801661c <__kernel_rem_pio2f+0x15c>
 801670c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8016710:	e7f5      	b.n	80166fe <__kernel_rem_pio2f+0x23e>
 8016712:	f104 3cff 	add.w	ip, r4, #4294967295
 8016716:	aa08      	add	r2, sp, #32
 8016718:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801671c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8016720:	a908      	add	r1, sp, #32
 8016722:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8016726:	e781      	b.n	801662c <__kernel_rem_pio2f+0x16c>
 8016728:	f104 3cff 	add.w	ip, r4, #4294967295
 801672c:	aa08      	add	r2, sp, #32
 801672e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8016732:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8016736:	e7f3      	b.n	8016720 <__kernel_rem_pio2f+0x260>
 8016738:	a908      	add	r1, sp, #32
 801673a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801673e:	3801      	subs	r0, #1
 8016740:	430a      	orrs	r2, r1
 8016742:	e7ab      	b.n	801669c <__kernel_rem_pio2f+0x1dc>
 8016744:	3201      	adds	r2, #1
 8016746:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 801674a:	2e00      	cmp	r6, #0
 801674c:	d0fa      	beq.n	8016744 <__kernel_rem_pio2f+0x284>
 801674e:	9905      	ldr	r1, [sp, #20]
 8016750:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8016754:	eb0d 0001 	add.w	r0, sp, r1
 8016758:	18e6      	adds	r6, r4, r3
 801675a:	a91c      	add	r1, sp, #112	@ 0x70
 801675c:	f104 0c01 	add.w	ip, r4, #1
 8016760:	384c      	subs	r0, #76	@ 0x4c
 8016762:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8016766:	4422      	add	r2, r4
 8016768:	4562      	cmp	r2, ip
 801676a:	da04      	bge.n	8016776 <__kernel_rem_pio2f+0x2b6>
 801676c:	4614      	mov	r4, r2
 801676e:	e70e      	b.n	801658e <__kernel_rem_pio2f+0xce>
 8016770:	9804      	ldr	r0, [sp, #16]
 8016772:	2201      	movs	r2, #1
 8016774:	e7e7      	b.n	8016746 <__kernel_rem_pio2f+0x286>
 8016776:	9903      	ldr	r1, [sp, #12]
 8016778:	f8dd e004 	ldr.w	lr, [sp, #4]
 801677c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8016780:	9105      	str	r1, [sp, #20]
 8016782:	ee07 1a90 	vmov	s15, r1
 8016786:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801678a:	2400      	movs	r4, #0
 801678c:	ece6 7a01 	vstmia	r6!, {s15}
 8016790:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80167c4 <__kernel_rem_pio2f+0x304>
 8016794:	46b1      	mov	r9, r6
 8016796:	455c      	cmp	r4, fp
 8016798:	dd04      	ble.n	80167a4 <__kernel_rem_pio2f+0x2e4>
 801679a:	ece0 7a01 	vstmia	r0!, {s15}
 801679e:	f10c 0c01 	add.w	ip, ip, #1
 80167a2:	e7e1      	b.n	8016768 <__kernel_rem_pio2f+0x2a8>
 80167a4:	ecfe 6a01 	vldmia	lr!, {s13}
 80167a8:	ed39 7a01 	vldmdb	r9!, {s14}
 80167ac:	3401      	adds	r4, #1
 80167ae:	eee6 7a87 	vfma.f32	s15, s13, s14
 80167b2:	e7f0      	b.n	8016796 <__kernel_rem_pio2f+0x2d6>
 80167b4:	0801c070 	.word	0x0801c070
 80167b8:	0801c044 	.word	0x0801c044
 80167bc:	43800000 	.word	0x43800000
 80167c0:	3b800000 	.word	0x3b800000
 80167c4:	00000000 	.word	0x00000000
 80167c8:	9b02      	ldr	r3, [sp, #8]
 80167ca:	eeb0 0a48 	vmov.f32	s0, s16
 80167ce:	eba3 0008 	sub.w	r0, r3, r8
 80167d2:	f000 f8e7 	bl	80169a4 <scalbnf>
 80167d6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80167bc <__kernel_rem_pio2f+0x2fc>
 80167da:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80167de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80167e2:	db19      	blt.n	8016818 <__kernel_rem_pio2f+0x358>
 80167e4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80167c0 <__kernel_rem_pio2f+0x300>
 80167e8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80167ec:	aa08      	add	r2, sp, #32
 80167ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80167f2:	3508      	adds	r5, #8
 80167f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80167f8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80167fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016800:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8016804:	ee10 3a10 	vmov	r3, s0
 8016808:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801680c:	ee17 3a90 	vmov	r3, s15
 8016810:	3401      	adds	r4, #1
 8016812:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8016816:	e74c      	b.n	80166b2 <__kernel_rem_pio2f+0x1f2>
 8016818:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801681c:	aa08      	add	r2, sp, #32
 801681e:	ee10 3a10 	vmov	r3, s0
 8016822:	e7f6      	b.n	8016812 <__kernel_rem_pio2f+0x352>
 8016824:	a808      	add	r0, sp, #32
 8016826:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 801682a:	9001      	str	r0, [sp, #4]
 801682c:	ee07 0a90 	vmov	s15, r0
 8016830:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016834:	3b01      	subs	r3, #1
 8016836:	ee67 7a80 	vmul.f32	s15, s15, s0
 801683a:	ee20 0a07 	vmul.f32	s0, s0, s14
 801683e:	ed62 7a01 	vstmdb	r2!, {s15}
 8016842:	e743      	b.n	80166cc <__kernel_rem_pio2f+0x20c>
 8016844:	ecfc 6a01 	vldmia	ip!, {s13}
 8016848:	ecb5 7a01 	vldmia	r5!, {s14}
 801684c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8016850:	3001      	adds	r0, #1
 8016852:	4550      	cmp	r0, sl
 8016854:	dc01      	bgt.n	801685a <__kernel_rem_pio2f+0x39a>
 8016856:	4282      	cmp	r2, r0
 8016858:	daf4      	bge.n	8016844 <__kernel_rem_pio2f+0x384>
 801685a:	a858      	add	r0, sp, #352	@ 0x160
 801685c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8016860:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8016864:	3b01      	subs	r3, #1
 8016866:	e735      	b.n	80166d4 <__kernel_rem_pio2f+0x214>
 8016868:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801686a:	2b02      	cmp	r3, #2
 801686c:	dc09      	bgt.n	8016882 <__kernel_rem_pio2f+0x3c2>
 801686e:	2b00      	cmp	r3, #0
 8016870:	dc2b      	bgt.n	80168ca <__kernel_rem_pio2f+0x40a>
 8016872:	d044      	beq.n	80168fe <__kernel_rem_pio2f+0x43e>
 8016874:	f009 0007 	and.w	r0, r9, #7
 8016878:	b059      	add	sp, #356	@ 0x164
 801687a:	ecbd 8b04 	vpop	{d8-d9}
 801687e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016882:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8016884:	2b03      	cmp	r3, #3
 8016886:	d1f5      	bne.n	8016874 <__kernel_rem_pio2f+0x3b4>
 8016888:	aa30      	add	r2, sp, #192	@ 0xc0
 801688a:	1f0b      	subs	r3, r1, #4
 801688c:	4413      	add	r3, r2
 801688e:	461a      	mov	r2, r3
 8016890:	4620      	mov	r0, r4
 8016892:	2800      	cmp	r0, #0
 8016894:	f1a2 0204 	sub.w	r2, r2, #4
 8016898:	dc52      	bgt.n	8016940 <__kernel_rem_pio2f+0x480>
 801689a:	4622      	mov	r2, r4
 801689c:	2a01      	cmp	r2, #1
 801689e:	f1a3 0304 	sub.w	r3, r3, #4
 80168a2:	dc5d      	bgt.n	8016960 <__kernel_rem_pio2f+0x4a0>
 80168a4:	ab30      	add	r3, sp, #192	@ 0xc0
 80168a6:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 80167c4 <__kernel_rem_pio2f+0x304>
 80168aa:	440b      	add	r3, r1
 80168ac:	2c01      	cmp	r4, #1
 80168ae:	dc67      	bgt.n	8016980 <__kernel_rem_pio2f+0x4c0>
 80168b0:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80168b4:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80168b8:	2e00      	cmp	r6, #0
 80168ba:	d167      	bne.n	801698c <__kernel_rem_pio2f+0x4cc>
 80168bc:	edc7 6a00 	vstr	s13, [r7]
 80168c0:	ed87 7a01 	vstr	s14, [r7, #4]
 80168c4:	edc7 7a02 	vstr	s15, [r7, #8]
 80168c8:	e7d4      	b.n	8016874 <__kernel_rem_pio2f+0x3b4>
 80168ca:	ab30      	add	r3, sp, #192	@ 0xc0
 80168cc:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 80167c4 <__kernel_rem_pio2f+0x304>
 80168d0:	440b      	add	r3, r1
 80168d2:	4622      	mov	r2, r4
 80168d4:	2a00      	cmp	r2, #0
 80168d6:	da24      	bge.n	8016922 <__kernel_rem_pio2f+0x462>
 80168d8:	b34e      	cbz	r6, 801692e <__kernel_rem_pio2f+0x46e>
 80168da:	eef1 7a47 	vneg.f32	s15, s14
 80168de:	edc7 7a00 	vstr	s15, [r7]
 80168e2:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80168e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80168ea:	aa31      	add	r2, sp, #196	@ 0xc4
 80168ec:	2301      	movs	r3, #1
 80168ee:	429c      	cmp	r4, r3
 80168f0:	da20      	bge.n	8016934 <__kernel_rem_pio2f+0x474>
 80168f2:	b10e      	cbz	r6, 80168f8 <__kernel_rem_pio2f+0x438>
 80168f4:	eef1 7a67 	vneg.f32	s15, s15
 80168f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80168fc:	e7ba      	b.n	8016874 <__kernel_rem_pio2f+0x3b4>
 80168fe:	ab30      	add	r3, sp, #192	@ 0xc0
 8016900:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 80167c4 <__kernel_rem_pio2f+0x304>
 8016904:	440b      	add	r3, r1
 8016906:	2c00      	cmp	r4, #0
 8016908:	da05      	bge.n	8016916 <__kernel_rem_pio2f+0x456>
 801690a:	b10e      	cbz	r6, 8016910 <__kernel_rem_pio2f+0x450>
 801690c:	eef1 7a67 	vneg.f32	s15, s15
 8016910:	edc7 7a00 	vstr	s15, [r7]
 8016914:	e7ae      	b.n	8016874 <__kernel_rem_pio2f+0x3b4>
 8016916:	ed33 7a01 	vldmdb	r3!, {s14}
 801691a:	3c01      	subs	r4, #1
 801691c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016920:	e7f1      	b.n	8016906 <__kernel_rem_pio2f+0x446>
 8016922:	ed73 7a01 	vldmdb	r3!, {s15}
 8016926:	3a01      	subs	r2, #1
 8016928:	ee37 7a27 	vadd.f32	s14, s14, s15
 801692c:	e7d2      	b.n	80168d4 <__kernel_rem_pio2f+0x414>
 801692e:	eef0 7a47 	vmov.f32	s15, s14
 8016932:	e7d4      	b.n	80168de <__kernel_rem_pio2f+0x41e>
 8016934:	ecb2 7a01 	vldmia	r2!, {s14}
 8016938:	3301      	adds	r3, #1
 801693a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801693e:	e7d6      	b.n	80168ee <__kernel_rem_pio2f+0x42e>
 8016940:	edd2 7a00 	vldr	s15, [r2]
 8016944:	edd2 6a01 	vldr	s13, [r2, #4]
 8016948:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801694c:	3801      	subs	r0, #1
 801694e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016952:	ed82 7a00 	vstr	s14, [r2]
 8016956:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801695a:	edc2 7a01 	vstr	s15, [r2, #4]
 801695e:	e798      	b.n	8016892 <__kernel_rem_pio2f+0x3d2>
 8016960:	edd3 7a00 	vldr	s15, [r3]
 8016964:	edd3 6a01 	vldr	s13, [r3, #4]
 8016968:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801696c:	3a01      	subs	r2, #1
 801696e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016972:	ed83 7a00 	vstr	s14, [r3]
 8016976:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801697a:	edc3 7a01 	vstr	s15, [r3, #4]
 801697e:	e78d      	b.n	801689c <__kernel_rem_pio2f+0x3dc>
 8016980:	ed33 7a01 	vldmdb	r3!, {s14}
 8016984:	3c01      	subs	r4, #1
 8016986:	ee77 7a87 	vadd.f32	s15, s15, s14
 801698a:	e78f      	b.n	80168ac <__kernel_rem_pio2f+0x3ec>
 801698c:	eef1 6a66 	vneg.f32	s13, s13
 8016990:	eeb1 7a47 	vneg.f32	s14, s14
 8016994:	edc7 6a00 	vstr	s13, [r7]
 8016998:	ed87 7a01 	vstr	s14, [r7, #4]
 801699c:	eef1 7a67 	vneg.f32	s15, s15
 80169a0:	e790      	b.n	80168c4 <__kernel_rem_pio2f+0x404>
 80169a2:	bf00      	nop

080169a4 <scalbnf>:
 80169a4:	ee10 3a10 	vmov	r3, s0
 80169a8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80169ac:	d02b      	beq.n	8016a06 <scalbnf+0x62>
 80169ae:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80169b2:	d302      	bcc.n	80169ba <scalbnf+0x16>
 80169b4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80169b8:	4770      	bx	lr
 80169ba:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80169be:	d123      	bne.n	8016a08 <scalbnf+0x64>
 80169c0:	4b24      	ldr	r3, [pc, #144]	@ (8016a54 <scalbnf+0xb0>)
 80169c2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8016a58 <scalbnf+0xb4>
 80169c6:	4298      	cmp	r0, r3
 80169c8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80169cc:	db17      	blt.n	80169fe <scalbnf+0x5a>
 80169ce:	ee10 3a10 	vmov	r3, s0
 80169d2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80169d6:	3a19      	subs	r2, #25
 80169d8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80169dc:	4288      	cmp	r0, r1
 80169de:	dd15      	ble.n	8016a0c <scalbnf+0x68>
 80169e0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8016a5c <scalbnf+0xb8>
 80169e4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8016a60 <scalbnf+0xbc>
 80169e8:	ee10 3a10 	vmov	r3, s0
 80169ec:	eeb0 7a67 	vmov.f32	s14, s15
 80169f0:	2b00      	cmp	r3, #0
 80169f2:	bfb8      	it	lt
 80169f4:	eef0 7a66 	vmovlt.f32	s15, s13
 80169f8:	ee27 0a87 	vmul.f32	s0, s15, s14
 80169fc:	4770      	bx	lr
 80169fe:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8016a64 <scalbnf+0xc0>
 8016a02:	ee27 0a80 	vmul.f32	s0, s15, s0
 8016a06:	4770      	bx	lr
 8016a08:	0dd2      	lsrs	r2, r2, #23
 8016a0a:	e7e5      	b.n	80169d8 <scalbnf+0x34>
 8016a0c:	4410      	add	r0, r2
 8016a0e:	28fe      	cmp	r0, #254	@ 0xfe
 8016a10:	dce6      	bgt.n	80169e0 <scalbnf+0x3c>
 8016a12:	2800      	cmp	r0, #0
 8016a14:	dd06      	ble.n	8016a24 <scalbnf+0x80>
 8016a16:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016a1a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8016a1e:	ee00 3a10 	vmov	s0, r3
 8016a22:	4770      	bx	lr
 8016a24:	f110 0f16 	cmn.w	r0, #22
 8016a28:	da09      	bge.n	8016a3e <scalbnf+0x9a>
 8016a2a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8016a64 <scalbnf+0xc0>
 8016a2e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8016a68 <scalbnf+0xc4>
 8016a32:	ee10 3a10 	vmov	r3, s0
 8016a36:	eeb0 7a67 	vmov.f32	s14, s15
 8016a3a:	2b00      	cmp	r3, #0
 8016a3c:	e7d9      	b.n	80169f2 <scalbnf+0x4e>
 8016a3e:	3019      	adds	r0, #25
 8016a40:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016a44:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8016a48:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8016a6c <scalbnf+0xc8>
 8016a4c:	ee07 3a90 	vmov	s15, r3
 8016a50:	e7d7      	b.n	8016a02 <scalbnf+0x5e>
 8016a52:	bf00      	nop
 8016a54:	ffff3cb0 	.word	0xffff3cb0
 8016a58:	4c000000 	.word	0x4c000000
 8016a5c:	7149f2ca 	.word	0x7149f2ca
 8016a60:	f149f2ca 	.word	0xf149f2ca
 8016a64:	0da24260 	.word	0x0da24260
 8016a68:	8da24260 	.word	0x8da24260
 8016a6c:	33000000 	.word	0x33000000

08016a70 <floorf>:
 8016a70:	ee10 3a10 	vmov	r3, s0
 8016a74:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8016a78:	3a7f      	subs	r2, #127	@ 0x7f
 8016a7a:	2a16      	cmp	r2, #22
 8016a7c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8016a80:	dc2b      	bgt.n	8016ada <floorf+0x6a>
 8016a82:	2a00      	cmp	r2, #0
 8016a84:	da12      	bge.n	8016aac <floorf+0x3c>
 8016a86:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8016aec <floorf+0x7c>
 8016a8a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8016a8e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8016a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016a96:	dd06      	ble.n	8016aa6 <floorf+0x36>
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	da24      	bge.n	8016ae6 <floorf+0x76>
 8016a9c:	2900      	cmp	r1, #0
 8016a9e:	4b14      	ldr	r3, [pc, #80]	@ (8016af0 <floorf+0x80>)
 8016aa0:	bf08      	it	eq
 8016aa2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8016aa6:	ee00 3a10 	vmov	s0, r3
 8016aaa:	4770      	bx	lr
 8016aac:	4911      	ldr	r1, [pc, #68]	@ (8016af4 <floorf+0x84>)
 8016aae:	4111      	asrs	r1, r2
 8016ab0:	420b      	tst	r3, r1
 8016ab2:	d0fa      	beq.n	8016aaa <floorf+0x3a>
 8016ab4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8016aec <floorf+0x7c>
 8016ab8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8016abc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8016ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016ac4:	ddef      	ble.n	8016aa6 <floorf+0x36>
 8016ac6:	2b00      	cmp	r3, #0
 8016ac8:	bfbe      	ittt	lt
 8016aca:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8016ace:	fa40 f202 	asrlt.w	r2, r0, r2
 8016ad2:	189b      	addlt	r3, r3, r2
 8016ad4:	ea23 0301 	bic.w	r3, r3, r1
 8016ad8:	e7e5      	b.n	8016aa6 <floorf+0x36>
 8016ada:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8016ade:	d3e4      	bcc.n	8016aaa <floorf+0x3a>
 8016ae0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016ae4:	4770      	bx	lr
 8016ae6:	2300      	movs	r3, #0
 8016ae8:	e7dd      	b.n	8016aa6 <floorf+0x36>
 8016aea:	bf00      	nop
 8016aec:	7149f2ca 	.word	0x7149f2ca
 8016af0:	bf800000 	.word	0xbf800000
 8016af4:	007fffff 	.word	0x007fffff

08016af8 <_init>:
 8016af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016afa:	bf00      	nop
 8016afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016afe:	bc08      	pop	{r3}
 8016b00:	469e      	mov	lr, r3
 8016b02:	4770      	bx	lr

08016b04 <_fini>:
 8016b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b06:	bf00      	nop
 8016b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016b0a:	bc08      	pop	{r3}
 8016b0c:	469e      	mov	lr, r3
 8016b0e:	4770      	bx	lr
