{"files":[{"patch":"@@ -190,1 +190,1 @@\n-        code_section()->relocate(pc(), adr.rspec());           \\\n+        relocate(adr.rspec());                                 \\\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -442,1 +442,1 @@\n-    code_section()->relocate(pc(), InternalAddress(dest).rspec());\n+    relocate(InternalAddress(dest).rspec());\n@@ -487,1 +487,1 @@\n-        code_section()->relocate(pc(), adr.rspec());                                               \\\n+        relocate(adr.rspec());                                                                     \\\n@@ -561,1 +561,1 @@\n-        code_section()->relocate(pc(), adr.rspec());                                               \\\n+        relocate(adr.rspec());                                                                     \\\n@@ -704,1 +704,1 @@\n-        code_section()->relocate(pc(), adr.rspec());                                               \\\n+        relocate(adr.rspec());                                                                     \\\n@@ -747,1 +747,1 @@\n-        code_section()->relocate(pc(), adr.rspec());                                               \\\n+        relocate(adr.rspec());                                                                     \\\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":5,"deletions":5,"binary":false,"changes":10,"status":"modified"},{"patch":"@@ -2158,10 +2158,0 @@\n-void LIR_Assembler::add_debug_info_for_branch(address adr, CodeEmitInfo* info) {\n-  _masm->code_section()->relocate(adr, relocInfo::poll_type);\n-  int pc_offset = code_offset();\n-  flush_debug_info(pc_offset);\n-  info->record_debug_info(compilation()->debug_info_recorder(), pc_offset);\n-  if (info->exception_handlers() != NULL) {\n-    compilation()->add_exception_handlers_for_pco(pc_offset, info->exception_handlers());\n-  }\n-}\n-\n","filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp","additions":0,"deletions":10,"binary":false,"changes":10,"status":"modified"},{"patch":"@@ -61,2 +61,0 @@\n-  void add_debug_info_for_branch(address adr, CodeEmitInfo* info);\n-\n","filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.hpp","additions":0,"deletions":2,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -750,3 +750,0 @@\n-  code_section()->relocate(pc(), adr.rspec());\n-  relocInfo::relocType rtype = adr.rspec().reloc()->type();\n-\n@@ -755,0 +752,1 @@\n+      relocInfo::relocType rtype = adr.rspec().reloc()->type();\n@@ -758,0 +756,1 @@\n+        relocate(adr.rspec());\n@@ -1292,1 +1291,1 @@\n-  code_section()->relocate(pc(), dest.rspec());\n+  relocate(dest.rspec());\n@@ -2639,1 +2638,1 @@\n-  code_section()->relocate(pc(), dest.rspec());\n+  relocate(dest.rspec());\n@@ -2933,1 +2932,1 @@\n-  code_section()->relocate(pc(), rtype);\n+  relocate(rtype);\n@@ -2948,2 +2947,1 @@\n-  RelocationHolder rspec = oop_Relocation::spec(oop_index);\n-  code_section()->relocate(pc(), rspec);\n+  relocate(oop_Relocation::spec(oop_index));\n@@ -2960,2 +2958,0 @@\n-  RelocationHolder rspec = metadata_Relocation::spec(index);\n-  code_section()->relocate(pc(), rspec);\n@@ -2963,0 +2959,1 @@\n+  relocate(metadata_Relocation::spec(index));\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":7,"deletions":10,"binary":false,"changes":17,"status":"modified"}]}