                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:lda     |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    1:    8:-       |   4:lda     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:    8:-       |   8:-       |   4:lda     |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    8:-       |   8:-       |   8:-       |   4:lda     |   0:-       BUS_LOAD  MEM[0] accepted 1
    4:    8:-       |   8:-       |   8:-       |   8:-       |   4:lda     r5=1  BUS_LOAD  MEM[0] accepted 1
    5:    8:lda     |   8:-       |   8:-       |   8:-       |   8:-       BUS_LOAD  MEM[0] accepted 1
    6:   12:-       |   8:lda     |   8:-       |   8:-       |   8:-       BUS_LOAD  MEM[8] accepted 1
    7:   12:-       |  12:-       |   8:lda     |   8:-       |   8:-       BUS_LOAD  MEM[8] accepted 1
    8:   12:-       |  12:-       |  12:-       |   8:lda     |   8:-       BUS_LOAD  MEM[8] accepted 1
    9:   12:-       |  12:-       |  12:-       |  12:-       |   8:lda     r1=4096  BUS_LOAD  MEM[8] accepted 1
   10:   12:lda     |  12:-       |  12:-       |  12:-       |  12:-       BUS_LOAD  MEM[8] accepted 1
   11:   16:-       |  12:lda     |  12:-       |  12:-       |  12:-       BUS_LOAD  MEM[8] accepted 1
   12:   16:-       |  16:-       |  12:lda     |  12:-       |  12:-       BUS_LOAD  MEM[8] accepted 1
   13:   16:-       |  16:-       |  16:-       |  12:lda     |  12:-       BUS_LOAD  MEM[8] accepted 1
   14:   16:-       |  16:-       |  16:-       |  16:-       |  12:lda     r7=18116  BUS_LOAD  MEM[8] accepted 1
   15:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       BUS_LOAD  MEM[8] accepted 1
   16:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       BUS_LOAD  MEM[16] accepted 1
   17:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       BUS_LOAD  MEM[16] accepted 1
   18:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4096] = 18116 accepted 1
   19:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     BUS_LOAD  MEM[16] accepted 1
   20:   20:lda     |  20:-       |  20:-       |  20:-       |  20:-       BUS_LOAD  MEM[16] accepted 1
   21:   24:-       |  20:lda     |  20:-       |  20:-       |  20:-       BUS_LOAD  MEM[16] accepted 1
   22:   24:-       |  24:-       |  20:lda     |  20:-       |  20:-       BUS_LOAD  MEM[16] accepted 1
   23:   24:-       |  24:-       |  24:-       |  20:lda     |  20:-       BUS_LOAD  MEM[16] accepted 1
   24:   24:-       |  24:-       |  24:-       |  24:-       |  20:lda     r7=15393  BUS_LOAD  MEM[16] accepted 1
   25:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       BUS_LOAD  MEM[16] accepted 1
   26:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       BUS_LOAD  MEM[24] accepted 1
   27:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       BUS_LOAD  MEM[24] accepted 1
   28:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4096] = 15393 accepted 1
   29:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
   30:   28:lda     |  28:-       |  28:-       |  28:-       |  28:-       BUS_LOAD  MEM[24] accepted 1
   31:   32:-       |  28:lda     |  28:-       |  28:-       |  28:-       BUS_LOAD  MEM[24] accepted 1
   32:   32:-       |  32:-       |  28:lda     |  28:-       |  28:-       BUS_LOAD  MEM[24] accepted 1
   33:   32:-       |  32:-       |  32:-       |  28:lda     |  28:-       BUS_LOAD  MEM[24] accepted 1
   34:   32:-       |  32:-       |  32:-       |  32:-       |  28:lda     r7=4369  BUS_LOAD  MEM[24] accepted 1
   35:   32:stq     |  32:-       |  32:-       |  32:-       |  32:-       BUS_LOAD  MEM[24] accepted 1
   36:   36:-       |  32:stq     |  32:-       |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
   37:   36:-       |  36:-       |  32:stq     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
   38:   36:-       |  36:-       |  36:-       |  32:stq     |  32:-       BUS_STORE MEM[4096] = 4369 accepted 1
   39:   36:-       |  36:-       |  36:-       |  36:-       |  32:stq     BUS_LOAD  MEM[32] accepted 1
   40:   36:lda     |  36:-       |  36:-       |  36:-       |  36:-       BUS_LOAD  MEM[32] accepted 1
   41:   40:-       |  36:lda     |  36:-       |  36:-       |  36:-       BUS_LOAD  MEM[32] accepted 1
   42:   40:-       |  40:-       |  36:lda     |  36:-       |  36:-       BUS_LOAD  MEM[32] accepted 1
   43:   40:-       |  40:-       |  40:-       |  36:lda     |  36:-       BUS_LOAD  MEM[32] accepted 1
   44:   40:-       |  40:-       |  40:-       |  40:-       |  36:lda     r7=28671  BUS_LOAD  MEM[32] accepted 1
   45:   40:stq     |  40:-       |  40:-       |  40:-       |  40:-       BUS_LOAD  MEM[32] accepted 1
   46:   44:-       |  40:stq     |  40:-       |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
   47:   44:-       |  44:-       |  40:stq     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
   48:   44:-       |  44:-       |  44:-       |  40:stq     |  40:-       BUS_STORE MEM[4096] = 28671 accepted 1
   49:   44:-       |  44:-       |  44:-       |  44:-       |  40:stq     BUS_LOAD  MEM[40] accepted 1
   50:   44:lda     |  44:-       |  44:-       |  44:-       |  44:-       BUS_LOAD  MEM[40] accepted 1
   51:   48:-       |  44:lda     |  44:-       |  44:-       |  44:-       BUS_LOAD  MEM[40] accepted 1
   52:   48:-       |  48:-       |  44:lda     |  44:-       |  44:-       BUS_LOAD  MEM[40] accepted 1
   53:   48:-       |  48:-       |  48:-       |  44:lda     |  44:-       BUS_LOAD  MEM[40] accepted 1
   54:   48:-       |  48:-       |  48:-       |  48:-       |  44:lda     r7=31482  BUS_LOAD  MEM[40] accepted 1
   55:   48:stq     |  48:-       |  48:-       |  48:-       |  48:-       BUS_LOAD  MEM[40] accepted 1
   56:   52:-       |  48:stq     |  48:-       |  48:-       |  48:-       BUS_LOAD  MEM[48] accepted 1
   57:   52:-       |  52:-       |  48:stq     |  48:-       |  48:-       BUS_LOAD  MEM[48] accepted 1
   58:   52:-       |  52:-       |  52:-       |  48:stq     |  48:-       BUS_STORE MEM[4096] = 31482 accepted 1
   59:   52:-       |  52:-       |  52:-       |  52:-       |  48:stq     BUS_LOAD  MEM[48] accepted 1
   60:   52:lda     |  52:-       |  52:-       |  52:-       |  52:-       BUS_LOAD  MEM[48] accepted 1
   61:   56:-       |  52:lda     |  52:-       |  52:-       |  52:-       BUS_LOAD  MEM[48] accepted 1
   62:   56:-       |  56:-       |  52:lda     |  52:-       |  52:-       BUS_LOAD  MEM[48] accepted 1
   63:   56:-       |  56:-       |  56:-       |  52:lda     |  52:-       BUS_LOAD  MEM[48] accepted 1
   64:   56:-       |  56:-       |  56:-       |  56:-       |  52:lda     r7=18448  BUS_LOAD  MEM[48] accepted 1
   65:   56:stq     |  56:-       |  56:-       |  56:-       |  56:-       BUS_LOAD  MEM[48] accepted 1
   66:   60:-       |  56:stq     |  56:-       |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   67:   60:-       |  60:-       |  56:stq     |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   68:   60:-       |  60:-       |  60:-       |  56:stq     |  56:-       BUS_STORE MEM[4096] = 18448 accepted 1
   69:   60:-       |  60:-       |  60:-       |  60:-       |  56:stq     BUS_LOAD  MEM[56] accepted 1
   70:   60:lda     |  60:-       |  60:-       |  60:-       |  60:-       BUS_LOAD  MEM[56] accepted 1
   71:   64:-       |  60:lda     |  60:-       |  60:-       |  60:-       BUS_LOAD  MEM[56] accepted 1
   72:   64:-       |  64:-       |  60:lda     |  60:-       |  60:-       BUS_LOAD  MEM[56] accepted 1
   73:   64:-       |  64:-       |  64:-       |  60:lda     |  60:-       BUS_LOAD  MEM[56] accepted 1
   74:   64:-       |  64:-       |  64:-       |  64:-       |  60:lda     r7=21639  BUS_LOAD  MEM[56] accepted 1
   75:   64:stq     |  64:-       |  64:-       |  64:-       |  64:-       BUS_LOAD  MEM[56] accepted 1
   76:   68:-       |  64:stq     |  64:-       |  64:-       |  64:-       BUS_LOAD  MEM[64] accepted 1
   77:   68:-       |  68:-       |  64:stq     |  64:-       |  64:-       BUS_LOAD  MEM[64] accepted 1
   78:   68:-       |  68:-       |  68:-       |  64:stq     |  64:-       BUS_STORE MEM[4096] = 21639 accepted 1
   79:   68:-       |  68:-       |  68:-       |  68:-       |  64:stq     BUS_LOAD  MEM[64] accepted 1
   80:   68:mulq    |  68:-       |  68:-       |  68:-       |  68:-       BUS_LOAD  MEM[64] accepted 1
   81:   72:-       |  68:mulq    |  68:-       |  68:-       |  68:-       BUS_LOAD  MEM[64] accepted 1
   82:   72:-       |  72:-       |  68:mulq    |  68:-       |  68:-       BUS_LOAD  MEM[64] accepted 1
   83:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
   84:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=10  BUS_LOAD  MEM[64] accepted 1
   85:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
   86:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
   87:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
   88:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4096] = 10 accepted 1
   89:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
   90:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
   91:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
   92:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
   93:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4096] accepted 1
   94:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=10  BUS_LOAD  MEM[72] accepted 1
   95:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
   96:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
   97:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
   98:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4352] = 10 accepted 1
   99:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  100:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  101:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  102:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  103:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  104:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4104  BUS_LOAD  MEM[80] accepted 1
  105:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  106:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  107:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  108:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  109:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=2  BUS_LOAD  MEM[88] accepted 1
  110:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  111:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  112:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  113:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  114:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  115:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  116:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  117:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  118:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  119:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  120:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  121:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  122:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  123:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  124:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=20  BUS_LOAD  MEM[64] accepted 1
  125:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  126:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  127:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  128:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4104] = 20 accepted 1
  129:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  130:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  131:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  132:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  133:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4104] accepted 1
  134:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=20  BUS_LOAD  MEM[72] accepted 1
  135:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  136:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  137:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  138:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4360] = 20 accepted 1
  139:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  140:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  141:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  142:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  143:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  144:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4112  BUS_LOAD  MEM[80] accepted 1
  145:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  146:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  147:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  148:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  149:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=3  BUS_LOAD  MEM[88] accepted 1
  150:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  151:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  152:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  153:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  154:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  155:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  156:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  157:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  158:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  159:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  160:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  161:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  162:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  163:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  164:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=30  BUS_LOAD  MEM[64] accepted 1
  165:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  166:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  167:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  168:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4112] = 30 accepted 1
  169:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  170:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  171:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  172:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  173:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4112] accepted 1
  174:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=30  BUS_LOAD  MEM[72] accepted 1
  175:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  176:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  177:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  178:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4368] = 30 accepted 1
  179:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  180:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  181:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  182:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  183:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  184:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4120  BUS_LOAD  MEM[80] accepted 1
  185:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  186:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  187:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  188:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  189:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=4  BUS_LOAD  MEM[88] accepted 1
  190:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  191:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  192:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  193:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  194:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  195:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  196:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  197:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  198:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  199:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  200:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  201:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  202:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  203:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  204:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=40  BUS_LOAD  MEM[64] accepted 1
  205:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  206:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  207:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  208:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4120] = 40 accepted 1
  209:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  210:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  211:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  212:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  213:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4120] accepted 1
  214:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=40  BUS_LOAD  MEM[72] accepted 1
  215:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  216:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  217:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  218:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4376] = 40 accepted 1
  219:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  220:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  221:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  222:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  223:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  224:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4128  BUS_LOAD  MEM[80] accepted 1
  225:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  226:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  227:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  228:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  229:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=5  BUS_LOAD  MEM[88] accepted 1
  230:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  231:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  232:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  233:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  234:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  235:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  236:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  237:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  238:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  239:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  240:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  241:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  242:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  243:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  244:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=50  BUS_LOAD  MEM[64] accepted 1
  245:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  246:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  247:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  248:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4128] = 50 accepted 1
  249:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  250:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  251:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  252:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  253:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4128] accepted 1
  254:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=50  BUS_LOAD  MEM[72] accepted 1
  255:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  256:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  257:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  258:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4384] = 50 accepted 1
  259:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  260:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  261:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  262:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  263:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  264:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4136  BUS_LOAD  MEM[80] accepted 1
  265:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  266:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  267:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  268:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  269:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=6  BUS_LOAD  MEM[88] accepted 1
  270:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  271:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  272:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  273:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  274:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  275:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  276:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  277:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  278:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  279:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  280:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  281:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  282:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  283:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  284:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=60  BUS_LOAD  MEM[64] accepted 1
  285:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  286:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  287:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  288:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4136] = 60 accepted 1
  289:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  290:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  291:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  292:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  293:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4136] accepted 1
  294:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=60  BUS_LOAD  MEM[72] accepted 1
  295:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  296:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  297:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  298:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4392] = 60 accepted 1
  299:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  300:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  301:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  302:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  303:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  304:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4144  BUS_LOAD  MEM[80] accepted 1
  305:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  306:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  307:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  308:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  309:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=7  BUS_LOAD  MEM[88] accepted 1
  310:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  311:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  312:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  313:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  314:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  315:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  316:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  317:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  318:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  319:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  320:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  321:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  322:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  323:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  324:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=70  BUS_LOAD  MEM[64] accepted 1
  325:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  326:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  327:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  328:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4144] = 70 accepted 1
  329:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  330:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  331:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  332:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  333:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4144] accepted 1
  334:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=70  BUS_LOAD  MEM[72] accepted 1
  335:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  336:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  337:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  338:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4400] = 70 accepted 1
  339:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  340:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  341:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  342:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  343:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  344:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4152  BUS_LOAD  MEM[80] accepted 1
  345:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  346:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  347:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  348:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  349:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=8  BUS_LOAD  MEM[88] accepted 1
  350:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  351:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  352:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  353:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  354:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  355:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  356:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  357:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  358:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  359:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  360:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  361:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  362:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  363:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  364:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=80  BUS_LOAD  MEM[64] accepted 1
  365:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  366:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  367:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  368:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4152] = 80 accepted 1
  369:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  370:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  371:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  372:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  373:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4152] accepted 1
  374:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=80  BUS_LOAD  MEM[72] accepted 1
  375:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  376:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  377:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  378:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4408] = 80 accepted 1
  379:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  380:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  381:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  382:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  383:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  384:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4160  BUS_LOAD  MEM[80] accepted 1
  385:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  386:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  387:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  388:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  389:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=9  BUS_LOAD  MEM[88] accepted 1
  390:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  391:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  392:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  393:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  394:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  395:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  396:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  397:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  398:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  399:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  400:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  401:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  402:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  403:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  404:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=90  BUS_LOAD  MEM[64] accepted 1
  405:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  406:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  407:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  408:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4160] = 90 accepted 1
  409:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  410:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  411:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  412:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  413:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4160] accepted 1
  414:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=90  BUS_LOAD  MEM[72] accepted 1
  415:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  416:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  417:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  418:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4416] = 90 accepted 1
  419:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  420:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  421:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  422:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  423:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  424:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4168  BUS_LOAD  MEM[80] accepted 1
  425:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  426:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  427:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  428:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  429:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=10  BUS_LOAD  MEM[88] accepted 1
  430:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  431:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  432:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  433:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  434:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  435:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  436:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  437:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  438:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  439:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  440:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  441:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  442:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  443:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  444:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=100  BUS_LOAD  MEM[64] accepted 1
  445:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  446:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  447:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  448:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4168] = 100 accepted 1
  449:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  450:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  451:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  452:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  453:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4168] accepted 1
  454:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=100  BUS_LOAD  MEM[72] accepted 1
  455:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  456:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  457:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  458:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4424] = 100 accepted 1
  459:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  460:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  461:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  462:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  463:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  464:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4176  BUS_LOAD  MEM[80] accepted 1
  465:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  466:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  467:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  468:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  469:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=11  BUS_LOAD  MEM[88] accepted 1
  470:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  471:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  472:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  473:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  474:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  475:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  476:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  477:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  478:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  479:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  480:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  481:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  482:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  483:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  484:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=110  BUS_LOAD  MEM[64] accepted 1
  485:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  486:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  487:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  488:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4176] = 110 accepted 1
  489:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  490:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  491:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  492:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  493:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4176] accepted 1
  494:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=110  BUS_LOAD  MEM[72] accepted 1
  495:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  496:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  497:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  498:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4432] = 110 accepted 1
  499:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  500:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  501:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  502:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  503:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  504:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4184  BUS_LOAD  MEM[80] accepted 1
  505:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  506:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  507:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  508:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  509:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=12  BUS_LOAD  MEM[88] accepted 1
  510:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  511:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  512:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  513:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  514:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  515:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  516:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  517:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  518:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  519:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  520:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  521:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  522:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  523:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  524:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=120  BUS_LOAD  MEM[64] accepted 1
  525:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  526:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  527:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  528:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4184] = 120 accepted 1
  529:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  530:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  531:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  532:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  533:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4184] accepted 1
  534:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=120  BUS_LOAD  MEM[72] accepted 1
  535:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  536:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  537:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  538:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4440] = 120 accepted 1
  539:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  540:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  541:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  542:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  543:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  544:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4192  BUS_LOAD  MEM[80] accepted 1
  545:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  546:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  547:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  548:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  549:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=13  BUS_LOAD  MEM[88] accepted 1
  550:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  551:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  552:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  553:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  554:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  555:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  556:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  557:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  558:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  559:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  560:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  561:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  562:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  563:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  564:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=130  BUS_LOAD  MEM[64] accepted 1
  565:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  566:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  567:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  568:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4192] = 130 accepted 1
  569:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  570:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  571:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  572:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  573:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4192] accepted 1
  574:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=130  BUS_LOAD  MEM[72] accepted 1
  575:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  576:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  577:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  578:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4448] = 130 accepted 1
  579:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  580:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  581:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  582:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  583:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  584:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4200  BUS_LOAD  MEM[80] accepted 1
  585:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  586:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  587:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  588:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  589:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=14  BUS_LOAD  MEM[88] accepted 1
  590:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  591:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  592:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  593:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  594:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  595:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  596:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  597:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  598:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  599:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  600:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  601:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  602:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  603:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  604:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=140  BUS_LOAD  MEM[64] accepted 1
  605:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  606:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  607:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  608:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4200] = 140 accepted 1
  609:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  610:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  611:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  612:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  613:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4200] accepted 1
  614:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=140  BUS_LOAD  MEM[72] accepted 1
  615:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  616:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  617:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  618:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4456] = 140 accepted 1
  619:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  620:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  621:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  622:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  623:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  624:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4208  BUS_LOAD  MEM[80] accepted 1
  625:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  626:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  627:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  628:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  629:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=15  BUS_LOAD  MEM[88] accepted 1
  630:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  631:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  632:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  633:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  634:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=1  BUS_LOAD  MEM[88] accepted 1
  635:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  636:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  637:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  638:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  639:   68:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[64] accepted 1
  640:   68:mulq    |  68:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  641:   72:-       |  68:mulq    |  68:-       | 100:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  642:   72:-       |  72:-       |  68:mulq    |  68:-       | 100:-       BUS_LOAD  MEM[64] accepted 1
  643:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       BUS_LOAD  MEM[64] accepted 1
  644:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r2=150  BUS_LOAD  MEM[64] accepted 1
  645:   72:stq     |  72:-       |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[64] accepted 1
  646:   76:-       |  72:stq     |  72:-       |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  647:   76:-       |  76:-       |  72:stq     |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  648:   76:-       |  76:-       |  76:-       |  72:stq     |  72:-       BUS_STORE MEM[4208] = 150 accepted 1
  649:   76:-       |  76:-       |  76:-       |  76:-       |  72:stq     BUS_LOAD  MEM[72] accepted 1
  650:   76:ldq     |  76:-       |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  651:   80:-       |  76:ldq     |  76:-       |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  652:   80:-       |  80:-       |  76:ldq     |  76:-       |  76:-       BUS_LOAD  MEM[72] accepted 1
  653:   80:-       |  80:-       |  80:-       |  76:ldq     |  76:-       BUS_LOAD  MEM[4208] accepted 1
  654:   80:-       |  80:-       |  80:-       |  80:-       |  76:ldq     r3=150  BUS_LOAD  MEM[72] accepted 1
  655:   80:stq     |  80:-       |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[72] accepted 1
  656:   84:-       |  80:stq     |  80:-       |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  657:   84:-       |  84:-       |  80:stq     |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  658:   84:-       |  84:-       |  84:-       |  80:stq     |  80:-       BUS_STORE MEM[4464] = 150 accepted 1
  659:   84:-       |  84:-       |  84:-       |  84:-       |  80:stq     BUS_LOAD  MEM[80] accepted 1
  660:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  661:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  662:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       BUS_LOAD  MEM[80] accepted 1
  663:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       BUS_LOAD  MEM[80] accepted 1
  664:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r1=4216  BUS_LOAD  MEM[80] accepted 1
  665:   88:addq    |  88:-       |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[80] accepted 1
  666:   92:-       |  88:addq    |  88:-       |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  667:   92:-       |  92:-       |  88:addq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  668:   92:-       |  92:-       |  92:-       |  88:addq    |  88:-       BUS_LOAD  MEM[88] accepted 1
  669:   92:-       |  92:-       |  92:-       |  92:-       |  88:addq    r5=16  BUS_LOAD  MEM[88] accepted 1
  670:   92:cmple   |  92:-       |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  671:   96:-       |  92:cmple   |  92:-       |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  672:   96:-       |  96:-       |  92:cmple   |  92:-       |  92:-       BUS_LOAD  MEM[88] accepted 1
  673:   96:-       |  96:-       |  96:-       |  92:cmple   |  92:-       BUS_LOAD  MEM[88] accepted 1
  674:   96:-       |  96:-       |  96:-       |  96:-       |  92:cmple   r4=0  BUS_LOAD  MEM[88] accepted 1
  675:   96:bne     |  96:-       |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[88] accepted 1
  676:  100:-       |  96:bne     |  96:-       |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  677:  100:-       | 100:-       |  96:bne     |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  678:  100:-       | 100:-       | 100:-       |  96:bne     |  96:-       BUS_LOAD  MEM[96] accepted 1
  679:  100:-       | 100:-       | 100:-       | 100:-       |  96:bne     BUS_LOAD  MEM[96] accepted 1
  680:  100:halt    | 100:-       | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[96] accepted 1
  681:  104:-       | 100:halt    | 100:-       | 100:-       | 100:-       BUS_LOAD  MEM[96] accepted 1
  682:  104:-       | 104:-       | 100:halt    | 100:-       | 100:-       BUS_LOAD  MEM[96] accepted 1
  683:  104:-       | 104:-       | 104:-       | 100:halt    | 100:-       BUS_LOAD  MEM[96] accepted 1
  684:  104:-       | 104:-       | 104:-       | 104:-       | 100:halt    BUS_LOAD  MEM[96] accepted 1
