LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY chenillard_1_2 IS
    PORT (
        clk_out  : IN STD_LOGIC;         -- Horloge lente provenant du clock_divider
        reset    : IN STD_LOGIC;         -- Bouton de réinitialisation
        leds     : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)  -- Sortie vers les LEDs rouges
    );
END ENTITY chenillard_1_2;

ARCHITECTURE behavior OF chenillard_1_2 IS
    SIGNAL led_counter : INTEGER RANGE 0 TO 7 := 0;
    SIGNAL direction   : STD_LOGIC := '0';  -- '0' = droite, '1' = gauche

BEGIN
    -- Processus pour gérer les LEDs rouges en aller-retour
    PROCESS (clk_out, reset)
    BEGIN
        IF reset = '1' THEN
            led_counter <= 0;
            direction <= '0';
            leds <= "00000001";  
        ELSIF rising_edge(clk_out) THEN
            leds <= (OTHERS => '0');  
            leds(led_counter) <= '1';  

            -- Changement de direction
            IF direction = '0' THEN  -- Avance vers la droite
                IF led_counter = 7 THEN
                    direction <= '1';
                    led_counter <= 6;
                ELSE
                    led_counter <= led_counter + 1;
                END IF;
            ELSE  -- Recul vers la gauche
                IF led_counter = 0 THEN
                    direction <= '0';
                    led_counter <= 1;
                ELSE
                    led_counter <= led_counter - 1;
                END IF;
            END IF;
        END IF;
    END PROCESS;

END ARCHITECTURE behavior;
