<profile>

<section name = "Vitis HLS Report for 'ConvertWeightToStream'" level="0">
<item name = "Date">Mon Mar 10 15:36:52 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">30, 2353, 0.300 us, 23.530 us, 30, 2353, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s_fu_168">ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s, 27, 27, 0.270 us, 0.270 us, 27, 27, no</column>
<column name="grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s_fu_180">ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s, 2315, 2315, 23.150 us, 23.150 us, 2315, 2315, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 172, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 34, 2296, 2507, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 293, -</column>
<column name="Register">-, -, 585, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s_fu_180">ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s, 0, 3, 1035, 1243, 0</column>
<column name="grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s_fu_168">ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s, 0, 3, 867, 864, 0</column>
<column name="mul_28ns_32ns_60_1_1_U739">mul_28ns_32ns_60_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_28ns_60ns_88_1_1_U740">mul_28ns_60ns_88_1_1, 0, 6, 0, 37, 0</column>
<column name="mul_28ns_64ns_92_1_1_U741">mul_28ns_64ns_92_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_32ns_30ns_62_1_1_U742">mul_32ns_30ns_62_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U743">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U744">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="udiv_32ns_32ns_32_36_seq_1_U745">udiv_32ns_32ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add8_fu_300_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_284_p0">+, 0, 0, 32, 32, 32</column>
<column name="add_fu_272_p2">-, 0, 0, 32, 32, 32</column>
<column name="ap_block_state41_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_fu_306_p2">icmp, 0, 0, 35, 28, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="empty_1053_fu_344_p3">select, 0, 0, 30, 1, 30</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">185, 42, 1, 42</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fifo_conv_w_0_write">9, 2, 1, 2</column>
<column name="fifo_conv_w_1_write">9, 2, 1, 2</column>
<column name="fifo_conv_w_2_write">9, 2, 1, 2</column>
<column name="fifo_conv_w_3_write">9, 2, 1, 2</column>
<column name="fifo_mm_w_write">9, 2, 1, 2</column>
<column name="m_axi_CONV_BUS_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_CONV_BUS_RREADY">9, 2, 1, 2</column>
<column name="m_axi_MM_BUS_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_MM_BUS_RREADY">9, 2, 1, 2</column>
<column name="mode_c68_blk_n">9, 2, 1, 2</column>
<column name="mode_c69_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add8_reg_413">32, 0, 32, 0</column>
<column name="and_ln_reg_423">28, 0, 30, 2</column>
<column name="ap_CS_fsm">41, 0, 41, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound17_reg_439">92, 0, 92, 0</column>
<column name="bound39_reg_387">60, 0, 60, 0</column>
<column name="bound46_reg_392">88, 0, 88, 0</column>
<column name="bound_reg_429">62, 0, 62, 0</column>
<column name="empty_1053_reg_444">28, 0, 30, 2</column>
<column name="grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s_fu_180_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s_fu_168_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_reg_418">1, 0, 1, 0</column>
<column name="mul14_reg_402">32, 0, 32, 0</column>
<column name="tmp_12_reg_407">28, 0, 28, 0</column>
<column name="tmp_s_reg_434">62, 0, 64, 2</column>
<column name="trunc_ln_reg_382">28, 0, 28, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvertWeightToStream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvertWeightToStream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvertWeightToStream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvertWeightToStream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ConvertWeightToStream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvertWeightToStream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvertWeightToStream, return value</column>
<column name="m_axi_CONV_BUS_AWVALID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWREADY">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWADDR">out, 64, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWLEN">out, 32, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWSIZE">out, 3, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWBURST">out, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWLOCK">out, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWCACHE">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWPROT">out, 3, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWQOS">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWREGION">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWUSER">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WVALID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WREADY">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WDATA">out, 512, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WSTRB">out, 64, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WLAST">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WUSER">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARVALID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARREADY">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARADDR">out, 64, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARLEN">out, 32, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARSIZE">out, 3, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARBURST">out, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARLOCK">out, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARCACHE">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARPROT">out, 3, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARQOS">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARREGION">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARUSER">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RVALID">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RREADY">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RDATA">in, 512, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RLAST">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RID">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RFIFONUM">in, 9, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RUSER">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RRESP">in, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_BVALID">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_BREADY">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_BRESP">in, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_BID">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_BUSER">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="Conv_Weight">in, 64, ap_none, Conv_Weight, scalar</column>
<column name="m_axi_MM_BUS_AWVALID">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWREADY">in, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWADDR">out, 64, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWID">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWLEN">out, 32, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWSIZE">out, 3, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWBURST">out, 2, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWLOCK">out, 2, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWCACHE">out, 4, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWPROT">out, 3, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWQOS">out, 4, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWREGION">out, 4, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_AWUSER">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_WVALID">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_WREADY">in, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_WDATA">out, 512, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_WSTRB">out, 64, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_WLAST">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_WID">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_WUSER">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARVALID">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARREADY">in, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARADDR">out, 64, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARID">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARLEN">out, 32, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARSIZE">out, 3, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARBURST">out, 2, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARLOCK">out, 2, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARCACHE">out, 4, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARPROT">out, 3, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARQOS">out, 4, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARREGION">out, 4, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_ARUSER">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_RVALID">in, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_RREADY">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_RDATA">in, 512, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_RLAST">in, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_RID">in, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_RFIFONUM">in, 9, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_RUSER">in, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_RRESP">in, 2, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_BVALID">in, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_BREADY">out, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_BRESP">in, 2, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_BID">in, 1, m_axi, MM_BUS, pointer</column>
<column name="m_axi_MM_BUS_BUSER">in, 1, m_axi, MM_BUS, pointer</column>
<column name="MM_Weight">in, 64, ap_none, MM_Weight, scalar</column>
<column name="fifo_conv_w_0_din">out, 512, ap_fifo, fifo_conv_w_0, pointer</column>
<column name="fifo_conv_w_0_num_data_valid">in, 4, ap_fifo, fifo_conv_w_0, pointer</column>
<column name="fifo_conv_w_0_fifo_cap">in, 4, ap_fifo, fifo_conv_w_0, pointer</column>
<column name="fifo_conv_w_0_full_n">in, 1, ap_fifo, fifo_conv_w_0, pointer</column>
<column name="fifo_conv_w_0_write">out, 1, ap_fifo, fifo_conv_w_0, pointer</column>
<column name="fifo_conv_w_1_din">out, 512, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_num_data_valid">in, 4, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_fifo_cap">in, 4, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_full_n">in, 1, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_write">out, 1, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_2_din">out, 512, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_num_data_valid">in, 4, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_fifo_cap">in, 4, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_full_n">in, 1, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_write">out, 1, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_3_din">out, 512, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_num_data_valid">in, 4, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_fifo_cap">in, 4, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_full_n">in, 1, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_write">out, 1, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_mm_w_din">out, 512, ap_fifo, fifo_mm_w, pointer</column>
<column name="fifo_mm_w_num_data_valid">in, 8, ap_fifo, fifo_mm_w, pointer</column>
<column name="fifo_mm_w_fifo_cap">in, 8, ap_fifo, fifo_mm_w, pointer</column>
<column name="fifo_mm_w_full_n">in, 1, ap_fifo, fifo_mm_w, pointer</column>
<column name="fifo_mm_w_write">out, 1, ap_fifo, fifo_mm_w, pointer</column>
<column name="R">in, 32, ap_none, R, scalar</column>
<column name="N">in, 32, ap_none, N, scalar</column>
<column name="K">in, 32, ap_none, K, scalar</column>
<column name="M">in, 32, ap_none, M, scalar</column>
<column name="P">in, 32, ap_none, P, scalar</column>
<column name="S">in, 32, ap_none, S, scalar</column>
<column name="mode">in, 1, ap_none, mode, scalar</column>
<column name="mode_c68_din">out, 1, ap_fifo, mode_c68, pointer</column>
<column name="mode_c68_num_data_valid">in, 3, ap_fifo, mode_c68, pointer</column>
<column name="mode_c68_fifo_cap">in, 3, ap_fifo, mode_c68, pointer</column>
<column name="mode_c68_full_n">in, 1, ap_fifo, mode_c68, pointer</column>
<column name="mode_c68_write">out, 1, ap_fifo, mode_c68, pointer</column>
<column name="mode_c69_din">out, 1, ap_fifo, mode_c69, pointer</column>
<column name="mode_c69_num_data_valid">in, 3, ap_fifo, mode_c69, pointer</column>
<column name="mode_c69_fifo_cap">in, 3, ap_fifo, mode_c69, pointer</column>
<column name="mode_c69_full_n">in, 1, ap_fifo, mode_c69, pointer</column>
<column name="mode_c69_write">out, 1, ap_fifo, mode_c69, pointer</column>
</table>
</item>
</section>
</profile>
