Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 23 12:33:24 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                        |            (top) |       5114 |       4928 |     184 |    2 | 4337 |     24 |     26 |            0 |
|   (top)                    |            (top) |       1754 |       1568 |     184 |    2 | 2327 |     23 |     18 |            0 |
|   VexRiscv                 |         VexRiscv |       3360 |       3360 |       0 |    0 | 2010 |      1 |      8 |            0 |
|     (VexRiscv)             |         VexRiscv |       1421 |       1421 |       0 |    0 | 1733 |      0 |      2 |            0 |
|     IBusCachedPlugin_cache | InstructionCache |       1084 |       1084 |       0 |    0 |  106 |      1 |      1 |            0 |
|     dataCache_1_           |        DataCache |        856 |        856 |       0 |    0 |  171 |      0 |      5 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


