
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.61;
1.61
set RST_NAME "reset";
reset
set TOP_MOD_NAME "network_4_8_12_16_36_16";
network_4_8_12_16_36_16
set SRC_FILE "network_4_8_12_16_36_16.sv";
network_4_8_12_16_36_16.sv
###############################################
source setupdc2.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synthx
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./network_4_8_12_16_36_16.sv
Compiling source file ./network_4_8_12_16_36_16.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'network_4_8_12_16_36_16'.
Information: Building the design 'layer1_8_4_8_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'control_module1'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:112: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:142: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:174: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_module1 line 71 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_module1 line 120 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_m_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_y_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_b_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|       row_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     column_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     hold_s2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_complete_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     hold_s3_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    hold_disp_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'datapath_module1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'control_module2'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:590: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:620: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:643: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:652: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_module2 line 549 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_module2 line 598 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_m_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_y_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_b_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|       row_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     column_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     hold_s2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_complete_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     hold_s3_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    hold_disp_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'datapath_module2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'control_module3'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1260: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1290: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1313: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1322: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_module3 line 1219 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_module3 line 1268 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_m_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_y_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_b_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|       row_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     column_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     hold_s2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_complete_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     hold_s3_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    hold_disp_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'datapath_module3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'datapath_module1' with
	the parameters "16,4,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE4_LOGSIZE3 line 2117 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE4_LOGSIZE3/2119 |   4    |   16    |      2       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'datapath_module1' with
	the parameters "16,8,4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8_LOGSIZE4 line 2117 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE8_LOGSIZE4/2119 |   8    |   16    |      3       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B1_rom'. (HDL-193)

Statistics for case statements in always block at line 424 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           425            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B1_rom line 424 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W1_rom'. (HDL-193)

Statistics for case statements in always block at line 312 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           313            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W1_rom line 312 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac'. (HDL-193)

Inferred memory devices in process
	in routine mac line 2084 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     data_y_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mac line 2093 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     product_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B2_rom'. (HDL-193)

Statistics for case statements in always block at line 435 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           436            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B2_rom line 435 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W2_rom'. (HDL-193)

Statistics for case statements in always block at line 326 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           327            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W2_rom line 326 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B3_rom'. (HDL-193)

Statistics for case statements in always block at line 446 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           447            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B3_rom line 446 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W3_rom'. (HDL-193)

Statistics for case statements in always block at line 340 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           341            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W3_rom line 340 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B4_rom'. (HDL-193)

Statistics for case statements in always block at line 457 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           458            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B4_rom line 457 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W4_rom'. (HDL-193)

Statistics for case statements in always block at line 354 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           355            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W4_rom line 354 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B5_rom'. (HDL-193)

Statistics for case statements in always block at line 468 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           469            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B5_rom line 468 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W5_rom'. (HDL-193)

Statistics for case statements in always block at line 368 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           369            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W5_rom line 368 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B6_rom'. (HDL-193)

Statistics for case statements in always block at line 479 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           480            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B6_rom line 479 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W6_rom'. (HDL-193)

Statistics for case statements in always block at line 382 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           383            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W6_rom line 382 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B7_rom'. (HDL-193)

Statistics for case statements in always block at line 490 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           491            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B7_rom line 490 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W7_rom'. (HDL-193)

Statistics for case statements in always block at line 396 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           397            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W7_rom line 396 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B8_rom'. (HDL-193)

Statistics for case statements in always block at line 501 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           502            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B8_rom line 501 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W8_rom'. (HDL-193)

Statistics for case statements in always block at line 410 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           411            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W8_rom line 410 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'datapath_module2' with
	the parameters "16,12,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE12_LOGSIZE5 line 2117 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B1_rom'. (HDL-193)

Statistics for case statements in always block at line 1050 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1051           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B1_rom line 1050 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W1_rom'. (HDL-193)

Statistics for case statements in always block at line 834 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           835            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W1_rom line 834 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B2_rom'. (HDL-193)

Statistics for case statements in always block at line 1061 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1062           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B2_rom line 1061 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W2_rom'. (HDL-193)

Statistics for case statements in always block at line 852 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           853            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W2_rom line 852 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B3_rom'. (HDL-193)

Statistics for case statements in always block at line 1072 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1073           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B3_rom line 1072 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W3_rom'. (HDL-193)

Statistics for case statements in always block at line 870 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           871            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W3_rom line 870 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B4_rom'. (HDL-193)

Statistics for case statements in always block at line 1083 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1084           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B4_rom line 1083 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W4_rom'. (HDL-193)

Statistics for case statements in always block at line 888 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           889            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W4_rom line 888 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B5_rom'. (HDL-193)

Statistics for case statements in always block at line 1094 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1095           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B5_rom line 1094 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W5_rom'. (HDL-193)

Statistics for case statements in always block at line 906 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           907            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W5_rom line 906 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B6_rom'. (HDL-193)

Statistics for case statements in always block at line 1105 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1106           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B6_rom line 1105 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W6_rom'. (HDL-193)

Statistics for case statements in always block at line 924 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           925            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W6_rom line 924 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B7_rom'. (HDL-193)

Statistics for case statements in always block at line 1116 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1117           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B7_rom line 1116 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W7_rom'. (HDL-193)

Statistics for case statements in always block at line 942 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           943            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W7_rom line 942 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B8_rom'. (HDL-193)

Statistics for case statements in always block at line 1127 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1128           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B8_rom line 1127 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W8_rom'. (HDL-193)

Statistics for case statements in always block at line 960 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           961            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W8_rom line 960 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B9_rom'. (HDL-193)

Statistics for case statements in always block at line 1138 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1139           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B9_rom line 1138 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W9_rom'. (HDL-193)

Statistics for case statements in always block at line 978 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           979            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W9_rom line 978 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B10_rom'. (HDL-193)

Statistics for case statements in always block at line 1149 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1150           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B10_rom line 1149 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W10_rom'. (HDL-193)

Statistics for case statements in always block at line 996 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           997            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W10_rom line 996 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B11_rom'. (HDL-193)

Statistics for case statements in always block at line 1160 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1161           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B11_rom line 1160 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W11_rom'. (HDL-193)

Statistics for case statements in always block at line 1014 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1015           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W11_rom line 1014 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B12_rom'. (HDL-193)

Statistics for case statements in always block at line 1171 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1172           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B12_rom line 1171 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W12_rom'. (HDL-193)

Statistics for case statements in always block at line 1032 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1033           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W12_rom line 1032 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'datapath_module3' with
	the parameters "16,16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16_LOGSIZE5 line 2117 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================================
|          block name/line            | Inputs | Outputs | # sel inputs | MB |
==============================================================================
| memory_WIDTH16_SIZE16_LOGSIZE5/2119 |   16   |   16    |      4       | N  |
==============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B1_rom'. (HDL-193)

Statistics for case statements in always block at line 1900 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1901           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B1_rom line 1900 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W1_rom'. (HDL-193)

Statistics for case statements in always block at line 1548 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1549           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W1_rom line 1548 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B2_rom'. (HDL-193)

Statistics for case statements in always block at line 1911 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1912           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B2_rom line 1911 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W2_rom'. (HDL-193)

Statistics for case statements in always block at line 1570 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1571           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W2_rom line 1570 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B3_rom'. (HDL-193)

Statistics for case statements in always block at line 1922 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1923           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B3_rom line 1922 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W3_rom'. (HDL-193)

Statistics for case statements in always block at line 1592 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1593           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W3_rom line 1592 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B4_rom'. (HDL-193)

Statistics for case statements in always block at line 1933 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1934           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B4_rom line 1933 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W4_rom'. (HDL-193)

Statistics for case statements in always block at line 1614 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1615           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W4_rom line 1614 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B5_rom'. (HDL-193)

Statistics for case statements in always block at line 1944 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1945           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B5_rom line 1944 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W5_rom'. (HDL-193)

Statistics for case statements in always block at line 1636 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1637           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W5_rom line 1636 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B6_rom'. (HDL-193)

Statistics for case statements in always block at line 1955 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1956           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B6_rom line 1955 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W6_rom'. (HDL-193)

Statistics for case statements in always block at line 1658 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1659           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W6_rom line 1658 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B7_rom'. (HDL-193)

Statistics for case statements in always block at line 1966 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1967           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B7_rom line 1966 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W7_rom'. (HDL-193)

Statistics for case statements in always block at line 1680 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1681           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W7_rom line 1680 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B8_rom'. (HDL-193)

Statistics for case statements in always block at line 1977 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1978           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B8_rom line 1977 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W8_rom'. (HDL-193)

Statistics for case statements in always block at line 1702 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1703           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W8_rom line 1702 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B9_rom'. (HDL-193)

Statistics for case statements in always block at line 1988 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1989           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B9_rom line 1988 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W9_rom'. (HDL-193)

Statistics for case statements in always block at line 1724 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1725           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W9_rom line 1724 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B10_rom'. (HDL-193)

Statistics for case statements in always block at line 1999 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2000           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B10_rom line 1999 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W10_rom'. (HDL-193)

Statistics for case statements in always block at line 1746 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1747           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W10_rom line 1746 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B11_rom'. (HDL-193)

Statistics for case statements in always block at line 2010 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2011           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B11_rom line 2010 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W11_rom'. (HDL-193)

Statistics for case statements in always block at line 1768 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1769           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W11_rom line 1768 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B12_rom'. (HDL-193)

Statistics for case statements in always block at line 2021 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2022           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B12_rom line 2021 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W12_rom'. (HDL-193)

Statistics for case statements in always block at line 1790 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1791           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W12_rom line 1790 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B13_rom'. (HDL-193)

Statistics for case statements in always block at line 2032 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2033           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B13_rom line 2032 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W13_rom'. (HDL-193)

Statistics for case statements in always block at line 1812 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1813           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W13_rom line 1812 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B14_rom'. (HDL-193)

Statistics for case statements in always block at line 2043 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2044           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B14_rom line 2043 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W14_rom'. (HDL-193)

Statistics for case statements in always block at line 1834 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1835           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W14_rom line 1834 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B15_rom'. (HDL-193)

Statistics for case statements in always block at line 2054 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2055           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B15_rom line 2054 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W15_rom'. (HDL-193)

Statistics for case statements in always block at line 1856 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1857           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W15_rom line 1856 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B16_rom'. (HDL-193)

Statistics for case statements in always block at line 2065 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2066           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B16_rom line 2065 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W16_rom'. (HDL-193)

Statistics for case statements in always block at line 1878 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1879           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W16_rom line 1878 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 27 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_0'
  Processing 'layer3_16_12_16_16_W16_rom'
  Processing 'layer3_16_12_16_16_B16_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'memory_WIDTH16_SIZE16_LOGSIZE5_0'
  Processing 'layer3_16_12_16_16_W15_rom'
  Processing 'layer3_16_12_16_16_B15_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W14_rom'
  Processing 'layer3_16_12_16_16_B14_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W13_rom'
  Processing 'layer3_16_12_16_16_B13_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W12_rom'
  Processing 'layer3_16_12_16_16_B12_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W11_rom'
  Processing 'layer3_16_12_16_16_B11_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W10_rom'
  Processing 'layer3_16_12_16_16_B10_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W9_rom'
  Processing 'layer3_16_12_16_16_B9_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W8_rom'
  Processing 'layer3_16_12_16_16_B8_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W7_rom'
  Processing 'layer3_16_12_16_16_B7_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W6_rom'
  Processing 'layer3_16_12_16_16_B6_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W5_rom'
  Processing 'layer3_16_12_16_16_B5_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W4_rom'
  Processing 'layer3_16_12_16_16_B4_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W3_rom'
  Processing 'layer3_16_12_16_16_B3_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W2_rom'
  Processing 'layer3_16_12_16_16_B2_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W1_rom'
  Processing 'layer3_16_12_16_16_B1_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'memory_WIDTH16_SIZE12_LOGSIZE5_0'
  Processing 'datapath_module3'
  Processing 'control_module3'
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16'
  Processing 'layer2_12_8_12_16_W12_rom'
  Processing 'layer2_12_8_12_16_B12_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W11_rom'
  Processing 'layer2_12_8_12_16_B11_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W10_rom'
  Processing 'layer2_12_8_12_16_B10_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W9_rom'
  Processing 'layer2_12_8_12_16_B9_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W8_rom'
  Processing 'layer2_12_8_12_16_B8_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W7_rom'
  Processing 'layer2_12_8_12_16_B7_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W6_rom'
  Processing 'layer2_12_8_12_16_B6_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W5_rom'
  Processing 'layer2_12_8_12_16_B5_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W4_rom'
  Processing 'layer2_12_8_12_16_B4_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W3_rom'
  Processing 'layer2_12_8_12_16_B3_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W2_rom'
  Processing 'layer2_12_8_12_16_B2_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W1_rom'
  Processing 'layer2_12_8_12_16_B1_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'memory_WIDTH16_SIZE8_LOGSIZE4_0'
  Processing 'datapath_module2'
  Processing 'control_module2'
Information: Added key list 'DesignWare' to design 'control_module2'. (DDB-72)
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'addr_y_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16'
  Processing 'layer1_8_4_8_16_W8_rom'
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B8_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W7_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B7_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W6_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B6_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W5_rom'
  Processing 'layer1_8_4_8_16_B5_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W4_rom'
  Processing 'layer1_8_4_8_16_B4_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W3_rom'
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B3_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W2_rom'
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B2_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W1_rom'
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B1_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'memory_WIDTH16_SIZE4_LOGSIZE3'
  Processing 'datapath_module1'
  Processing 'control_module1'
Information: Added key list 'DesignWare' to design 'control_module1'. (DDB-72)
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'addr_y_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16'
  Processing 'network_4_8_12_16_36_16'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_1_DW01_add_0'
  Processing 'mac_2_DW01_add_0'
  Processing 'mac_3_DW01_add_0'
  Processing 'mac_4_DW01_add_0'
  Processing 'mac_5_DW01_add_0'
  Processing 'mac_6_DW01_add_0'
  Processing 'mac_7_DW01_add_0'
  Processing 'mac_8_DW01_add_0'
  Processing 'mac_9_DW01_add_0'
  Processing 'mac_10_DW01_add_0'
  Processing 'mac_11_DW01_add_0'
  Processing 'mac_12_DW01_add_0'
  Processing 'mac_13_DW01_add_0'
  Processing 'mac_14_DW01_add_0'
  Processing 'mac_15_DW01_add_0'
  Processing 'mac_16_DW01_add_0'
  Processing 'control_module3_DW01_inc_0'
  Processing 'control_module3_DW01_inc_1'
  Processing 'control_module3_DW01_inc_2'
  Processing 'control_module3_DW01_inc_3'
  Processing 'control_module3_DW01_inc_4'
  Mapping 'control_module3_DW_cmp_1'
  Mapping 'control_module3_DW_cmp_2'
  Mapping 'control_module3_DW_cmp_3'
  Processing 'mac_17_DW01_add_0'
  Processing 'mac_18_DW01_add_0'
  Processing 'mac_19_DW01_add_0'
  Processing 'mac_20_DW01_add_0'
  Processing 'mac_21_DW01_add_0'
  Processing 'mac_22_DW01_add_0'
  Processing 'mac_23_DW01_add_0'
  Processing 'mac_24_DW01_add_0'
  Processing 'mac_25_DW01_add_0'
  Processing 'mac_26_DW01_add_0'
  Processing 'mac_27_DW01_add_0'
  Processing 'mac_28_DW01_add_0'
  Processing 'mac_29_DW01_add_0'
  Processing 'mac_30_DW01_add_0'
  Processing 'mac_31_DW01_add_0'
  Processing 'mac_32_DW01_add_0'
  Processing 'mac_33_DW01_add_0'
  Processing 'mac_34_DW01_add_0'
  Processing 'mac_35_DW01_add_0'
  Processing 'mac_0_DW01_add_0'
  Processing 'control_module3_DW01_add_0'
  Mapping 'control_module3_DW_mult_uns_0'
  Mapping 'mac_16_DW_mult_tc_0'
  Mapping 'mac_15_DW_mult_tc_0'
  Mapping 'mac_14_DW_mult_tc_0'
  Mapping 'mac_13_DW_mult_tc_0'
  Mapping 'mac_12_DW_mult_tc_0'
  Mapping 'mac_11_DW_mult_tc_0'
  Mapping 'mac_10_DW_mult_tc_0'
  Mapping 'mac_9_DW_mult_tc_0'
  Mapping 'mac_8_DW_mult_tc_0'
  Mapping 'mac_7_DW_mult_tc_0'
  Mapping 'mac_6_DW_mult_tc_0'
  Mapping 'mac_5_DW_mult_tc_0'
  Mapping 'mac_4_DW_mult_tc_0'
  Mapping 'mac_3_DW_mult_tc_0'
  Mapping 'mac_2_DW_mult_tc_0'
  Mapping 'mac_1_DW_mult_tc_0'
  Mapping 'mac_28_DW_mult_tc_0'
  Mapping 'mac_27_DW_mult_tc_0'
  Mapping 'mac_26_DW_mult_tc_0'
  Mapping 'mac_25_DW_mult_tc_0'
  Mapping 'mac_24_DW_mult_tc_0'
  Mapping 'mac_23_DW_mult_tc_0'
  Mapping 'mac_22_DW_mult_tc_0'
  Mapping 'mac_21_DW_mult_tc_0'
  Mapping 'mac_20_DW_mult_tc_0'
  Mapping 'mac_19_DW_mult_tc_0'
  Mapping 'mac_18_DW_mult_tc_0'
  Mapping 'mac_17_DW_mult_tc_0'
  Mapping 'mac_35_DW_mult_tc_0'
  Mapping 'mac_34_DW_mult_tc_0'
  Mapping 'mac_33_DW_mult_tc_0'
  Mapping 'mac_32_DW_mult_tc_0'
  Mapping 'mac_31_DW_mult_tc_0'
  Mapping 'mac_30_DW_mult_tc_0'
  Mapping 'mac_29_DW_mult_tc_0'
  Mapping 'mac_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'control_module3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'datapath_module2'. (DDB-72)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  113600.1      3.78   16585.3   23748.8                          
    0:00:23  113600.1      3.78   16585.3   23748.8                          
    0:00:24  114039.3      1.93     458.4   16124.3                          
    0:00:24  114070.6      1.93     451.4   14813.5                          
    0:00:24  114099.6      1.93     419.1   13828.9                          
    0:00:25  114142.7      1.93     302.0   12314.4                          
    0:00:25  114169.3      1.93     302.0   10640.7                          
    0:00:25  114932.5      0.47      32.3    2691.6                          
    0:00:35  117070.3      0.31      13.8     156.5                          
    0:00:35  117070.3      0.31      13.8     156.5                          
    0:00:35  117070.3      0.31      13.8     156.5                          
    0:00:35  117068.7      0.31      13.8     156.5                          
    0:00:35  117068.7      0.31      13.8     156.5                          
    0:00:45  100791.7      0.32      12.5       0.0                          
    0:00:46  100792.5      0.30      12.2       0.0                          
    0:00:48  100796.4      0.29      12.1       0.0                          
    0:00:49  100796.7      0.29      12.0       0.0                          
    0:00:50  100799.6      0.29      11.9       0.0                          
    0:00:51  100801.2      0.29      11.9       0.0                          
    0:00:51  100811.3      0.29      11.8       0.0                          
    0:00:52  100813.5      0.29      11.8       0.0                          
    0:00:52  100819.6      0.29      11.7       0.0                          
    0:00:53  100818.8      0.29      11.6       0.0                          
    0:00:53  100820.6      0.28      11.6       0.0                          
    0:00:53  100831.0      0.28      11.5       0.0                          
    0:00:54  100850.4      0.28      11.3       0.0                          
    0:00:54  100853.6      0.28      11.2       0.0                          
    0:00:54  100869.1      0.27      11.1       0.0                          
    0:00:55  100869.1      0.27      11.1       0.0                          
    0:00:55  100869.1      0.27      11.1       0.0                          
    0:00:55  100869.1      0.27      11.1       0.0                          
    0:00:55  100869.1      0.27      11.1       0.0                          
    0:00:55  100869.1      0.27      11.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55  100869.1      0.27      11.1       0.0                          
    0:00:55  100873.8      0.27      11.0       0.0 Net2/d/ma23/product_reg[15]/D
    0:00:55  100885.6      0.27      10.9       0.0 Net1/d/ma11/product_reg[15]/D
    0:00:55  100909.2      0.27      10.7       0.0 Net2/d/ma211/product_reg[15]/D
    0:00:55  100922.3      0.26      10.5       0.0 Net3/d/ma310/product_reg[15]/D
    0:00:55  100932.1      0.26      10.3       0.0 Net3/d/ma32/product_reg[15]/D
    0:00:55  100941.9      0.26      10.2       0.0 Net1/d/ma17/product_reg[15]/D
    0:00:55  100967.2      0.26      10.0      24.2 Net3/d/ma36/product_reg[15]/D
    0:00:55  100980.8      0.25       9.9      24.2 Net3/d/ma34/product_reg[15]/D
    0:00:56  100987.2      0.25       9.8      24.2 Net3/d/ma33/product_reg[15]/D
    0:00:56  101003.7      0.25       9.6      24.2 Net3/d/ma315/product_reg[15]/D
    0:00:56  101026.3      0.25       9.4      24.2 Net2/d/ma23/product_reg[15]/D
    0:00:56  101046.0      0.25       9.3      24.2 Net1/d/ma11/product_reg[15]/D
    0:00:56  101059.3      0.24       9.2      48.4 Net2/d/ma26/product_reg[15]/D
    0:00:56  101082.1      0.24       9.1      48.4 Net3/d/ma39/product_reg[15]/D
    0:00:56  101089.0      0.24       9.0      48.4 Net2/d/ma24/product_reg[15]/D
    0:00:56  101101.3      0.24       8.9      48.4 Net3/d/ma36/product_reg[15]/D
    0:00:56  101113.2      0.24       8.8      48.4 Net3/d/ma33/product_reg[15]/D
    0:00:56  101127.1      0.23       8.7      48.4 Net2/d/ma21/product_reg[15]/D
    0:00:56  101139.6      0.23       8.6      48.4 Net3/d/ma311/product_reg[15]/D
    0:00:57  101156.3      0.23       8.5      72.7 Net2/d/ma212/product_reg[15]/D
    0:00:57  101182.7      0.23       8.3      72.7 Net2/d/ma29/product_reg[15]/D
    0:00:57  101197.8      0.23       8.2      72.7 Net3/d/ma37/product_reg[15]/D
    0:00:57  101206.6      0.23       8.1      72.7 Net1/d/ma13/product_reg[15]/D
    0:00:57  101209.5      0.22       8.1      72.7 Net2/d/ma21/product_reg[15]/D
    0:00:57  101216.7      0.22       8.1      72.7 Net3/d/ma34/product_reg[15]/D
    0:00:57  101229.5      0.22       8.0      72.7 Net2/d/ma28/product_reg[15]/D
    0:00:57  101242.3      0.22       7.9      72.7 Net2/d/ma211/product_reg[15]/D
    0:00:57  101257.7      0.22       7.8      72.7 Net3/d/ma32/product_reg[15]/D
    0:00:57  101269.9      0.22       7.7      72.7 Net3/d/ma37/product_reg[15]/D
    0:00:57  101275.8      0.22       7.7      72.7 Net1/d/ma12/product_reg[15]/D
    0:00:57  101290.7      0.21       7.6      72.7 Net1/d/ma12/product_reg[15]/D
    0:00:57  101302.6      0.21       7.5      72.7 Net2/d/ma27/product_reg[15]/D
    0:00:58  101306.6      0.21       7.5      72.7 Net1/d/ma12/product_reg[15]/D
    0:00:58  101312.2      0.21       7.4      72.7 Net3/d/ma33/product_reg[15]/D
    0:00:58  101335.1      0.21       7.3      96.9 Net3/d/ma314/product_reg[15]/D
    0:00:58  101341.5      0.21       7.3      96.9 Net1/d/ma13/product_reg[15]/D
    0:00:58  101346.3      0.21       7.3      96.9 Net2/d/ma26/product_reg[15]/D
    0:00:58  101358.5      0.21       7.2      96.9 Net3/d/ma37/product_reg[15]/D
    0:00:58  101359.3      0.20       7.2      96.9 Net2/d/ma29/product_reg[15]/D
    0:00:58  101366.7      0.20       7.2      96.9 Net2/d/ma23/product_reg[15]/D
    0:00:58  101377.7      0.20       7.1      96.9 Net2/d/ma212/product_reg[15]/D
    0:00:58  101388.0      0.20       7.0      96.9 Net1/d/ma16/product_reg[15]/D
    0:00:58  101402.9      0.20       6.9      96.9 Net2/d/ma24/product_reg[15]/D
    0:00:58  101412.2      0.20       6.9      96.9 Net1/d/ma13/product_reg[15]/D
    0:00:58  101416.5      0.20       6.9      96.9 Net1/d/ma17/product_reg[15]/D
    0:00:58  101425.3      0.20       6.8      96.9 Net3/d/ma31/product_reg[15]/D
    0:00:59  101435.9      0.19       6.8      96.9 Net2/d/ma22/product_reg[15]/D
    0:00:59  101438.3      0.19       6.8      96.9 Net2/d/ma23/product_reg[15]/D
    0:00:59  101445.7      0.19       6.7      96.9 Net1/d/ma12/product_reg[15]/D
    0:00:59  101459.3      0.19       6.7     121.1 Net1/d/ma15/product_reg[15]/D
    0:00:59  101464.4      0.19       6.6     121.1 Net1/d/ma16/product_reg[15]/D
    0:00:59  101487.5      0.19       6.5     145.3 Net3/d/ma31/product_reg[15]/D
    0:00:59  101491.5      0.19       6.5     145.3 Net3/d/ma35/product_reg[15]/D
    0:00:59  101496.3      0.19       6.5     145.3 Net3/d/ma316/product_reg[15]/D
    0:00:59  101506.1      0.19       6.5     145.3 Net2/d/ma21/product_reg[15]/D
    0:00:59  101517.6      0.19       6.4     145.3 Net3/d/ma34/product_reg[15]/D
    0:00:59  101525.0      0.18       6.4     145.3 Net2/d/ma27/product_reg[15]/D
    0:00:59  101533.5      0.18       6.4     145.3 Net3/d/ma37/product_reg[15]/D
    0:00:59  101551.9      0.18       6.3     145.3 Net3/d/ma33/product_reg[15]/D
    0:00:59  101566.5      0.18       6.3     145.3 Net3/d/ma39/product_reg[15]/D
    0:01:00  101571.6      0.18       6.2     145.3 Net1/d/ma18/product_reg[15]/D
    0:01:00  101585.7      0.18       6.2     145.3 Net3/d/ma35/product_reg[15]/D
    0:01:00  101591.0      0.18       6.2     145.3 Net2/d/ma28/product_reg[15]/D
    0:01:00  101599.5      0.18       6.1     145.3 Net1/d/ma11/product_reg[15]/D
    0:01:00  101607.7      0.18       6.1     145.3 Net2/d/ma26/product_reg[15]/D
    0:01:00  101616.5      0.18       6.1     145.3 Net1/d/ma14/product_reg[15]/D
    0:01:00  101629.3      0.18       6.0     145.3 Net3/d/ma39/product_reg[15]/D
    0:01:00  101639.9      0.17       6.0     145.3 Net1/d/ma13/product_reg[15]/D
    0:01:00  101647.6      0.17       6.0     145.3 Net2/d/ma29/product_reg[15]/D
    0:01:00  101662.8      0.17       5.9     145.3 Net3/d/ma314/product_reg[15]/D
    0:01:00  101668.1      0.17       5.9     145.3 Net3/d/ma310/product_reg[15]/D
    0:01:00  101676.6      0.17       5.9     145.3 Net3/d/ma32/product_reg[15]/D
    0:01:00  101685.7      0.17       5.9     145.3 Net3/d/ma311/product_reg[15]/D
    0:01:00  101692.1      0.17       5.8     145.3 Net2/d/ma212/product_reg[15]/D
    0:01:00  101692.9      0.17       5.8     145.3 Net2/d/ma25/product_reg[15]/D
    0:01:00  101697.4      0.17       5.8     145.3 Net3/d/ma34/product_reg[15]/D
    0:01:00  101703.8      0.17       5.8     145.3 Net2/d/ma25/product_reg[15]/D
    0:01:01  101711.2      0.17       5.8     145.3 Net2/d/ma21/product_reg[15]/D
    0:01:01  101720.0      0.16       5.7     145.3 Net2/d/ma210/product_reg[15]/D
    0:01:01  101732.0      0.16       5.7     145.3 Net1/d/ma15/product_reg[15]/D
    0:01:01  101741.5      0.16       5.6     145.3 Net1/d/ma11/product_reg[15]/D
    0:01:01  101747.1      0.16       5.6     145.3 Net3/d/ma316/product_reg[15]/D
    0:01:01  101754.8      0.16       5.6     145.3 Net2/d/ma28/product_reg[15]/D
    0:01:01  101757.2      0.16       5.6     145.3 Net3/d/ma38/product_reg[15]/D
    0:01:01  101768.1      0.16       5.5     145.3 Net2/d/ma27/product_reg[15]/D
    0:01:01  101773.2      0.16       5.5     145.3 Net3/d/ma313/product_reg[15]/D
    0:01:01  101778.2      0.16       5.5     145.3 Net2/d/ma24/product_reg[15]/D
    0:01:01  101793.1      0.16       5.4     145.3 Net3/d/ma34/product_reg[15]/D
    0:01:01  101795.8      0.16       5.4     145.3 Net2/d/ma29/product_reg[15]/D
    0:01:01  101804.1      0.16       5.4     145.3 Net3/d/ma35/product_reg[15]/D
    0:01:01  101808.6      0.16       5.4     145.3 Net1/d/ma11/product_reg[15]/D
    0:01:01  101813.9      0.15       5.4     145.3 Net3/d/ma33/product_reg[15]/D
    0:01:01  101829.3      0.15       5.3     145.3 Net1/d/ma17/product_reg[15]/D
    0:01:02  101837.3      0.15       5.3     145.3 Net2/d/ma24/product_reg[15]/D
    0:01:02  101837.8      0.15       5.3     145.3 Net3/d/ma38/product_reg[15]/D
    0:01:02  101848.7      0.15       5.3     145.3 Net3/d/ma32/product_reg[15]/D
    0:01:02  101866.3      0.15       5.2     169.5 Net3/d/ma316/product_reg[15]/D
    0:01:02  101880.1      0.15       5.2     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:02  101885.2      0.15       5.2     169.5 Net2/d/ma29/product_reg[15]/D
    0:01:02  101897.7      0.15       5.1     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:02  101901.9      0.15       5.1     169.5 Net2/d/ma29/product_reg[15]/D
    0:01:02  101906.5      0.15       5.1     169.5 Net2/d/ma26/product_reg[15]/D
    0:01:02  101915.5      0.15       5.0     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:02  101917.1      0.15       5.0     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:02  101926.4      0.14       5.0     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:02  101934.1      0.14       4.9     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:02  101936.0      0.14       4.9     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:02  101944.0      0.14       4.9     169.5 Net3/d/ma33/product_reg[15]/D
    0:01:02  101945.0      0.14       4.9     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:02  101948.5      0.14       4.9     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:03  101955.4      0.14       4.9     169.5 Net2/d/ma24/product_reg[15]/D
    0:01:03  101966.0      0.14       4.8     169.5 Net2/d/ma212/product_reg[15]/D
    0:01:03  101973.5      0.14       4.8     169.5 Net3/d/ma37/product_reg[15]/D
    0:01:03  101982.5      0.14       4.8     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:03  101986.5      0.14       4.8     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:03  101998.8      0.14       4.7     169.5 Net2/d/ma23/product_reg[15]/D
    0:01:03  102012.3      0.14       4.7     169.5 Net2/d/ma26/product_reg[15]/D
    0:01:03  102024.0      0.14       4.6     169.5 Net1/d/ma12/product_reg[15]/D
    0:01:03  102030.2      0.13       4.6     169.5 Net2/d/ma22/product_reg[15]/D
    0:01:03  102031.2      0.13       4.6     169.5 Net1/d/ma13/product_reg[15]/D
    0:01:03  102030.9      0.13       4.6     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:03  102036.5      0.13       4.6     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:03  102045.6      0.13       4.5     169.5 Net2/d/ma21/product_reg[15]/D
    0:01:03  102057.3      0.13       4.5     169.5 Net3/d/ma316/product_reg[15]/D
    0:01:03  102065.5      0.13       4.5     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:03  102074.3      0.13       4.4     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:04  102079.4      0.13       4.4     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:04  102085.5      0.13       4.4     169.5 Net2/d/ma28/product_reg[15]/D
    0:01:04  102094.8      0.13       4.3     169.5 Net1/d/ma12/product_reg[15]/D
    0:01:04  102096.4      0.13       4.3     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:04  102102.5      0.12       4.3     169.5 Net3/d/ma31/product_reg[15]/D
    0:01:04  102105.7      0.12       4.3     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:04  102113.4      0.12       4.3     169.5 Net1/d/ma13/product_reg[15]/D
    0:01:04  102119.5      0.12       4.3     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:04  102133.6      0.12       4.2     169.5 Net2/d/ma211/product_reg[15]/D
    0:01:04  102138.1      0.12       4.2     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:04  102141.6      0.12       4.2     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:04  102144.5      0.12       4.2     169.5 Net3/d/ma313/product_reg[15]/D
    0:01:04  102150.6      0.12       4.2     169.5 Net3/d/ma316/product_reg[15]/D
    0:01:04  102153.8      0.12       4.1     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:04  102158.1      0.12       4.1     169.5 Net2/d/ma21/product_reg[15]/D
    0:01:04  102168.5      0.12       4.1     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:05  102175.7      0.12       4.1     169.5 Net2/d/ma212/product_reg[15]/D
    0:01:05  102180.2      0.12       4.1     169.5 Net3/d/ma31/product_reg[15]/D
    0:01:05  102190.8      0.12       4.0     169.5 Net3/d/ma310/product_reg[15]/D
    0:01:05  102196.9      0.12       4.0     169.5 Net2/d/ma29/product_reg[15]/D
    0:01:05  102198.8      0.12       4.0     169.5 Net3/d/ma313/product_reg[15]/D
    0:01:05  102211.0      0.11       4.0     169.5 Net3/d/ma39/product_reg[15]/D
    0:01:05  102216.4      0.11       3.9     169.5 Net2/d/ma21/product_reg[15]/D
    0:01:05  102217.7      0.11       3.9     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:05  102227.3      0.11       3.9     169.5 Net3/d/ma311/product_reg[15]/D
    0:01:05  102232.8      0.11       3.9     169.5 Net2/d/ma24/product_reg[15]/D
    0:01:05  102237.6      0.11       3.9     169.5 Net1/d/ma11/product_reg[15]/D
    0:01:05  102244.8      0.11       3.8     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:05  102252.5      0.11       3.8     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:05  102256.3      0.11       3.8     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:05  102265.8      0.11       3.8     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:06  102268.0      0.11       3.8     169.5 Net3/d/ma313/product_reg[15]/D
    0:01:06  102278.1      0.11       3.7     169.5 Net3/d/ma316/product_reg[15]/D
    0:01:06  102287.9      0.11       3.7     169.5 Net2/d/ma29/product_reg[15]/D
    0:01:06  102295.9      0.11       3.7     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:06  102305.2      0.11       3.6     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:06  102316.4      0.11       3.6     169.5 Net1/d/ma11/product_reg[15]/D
    0:01:06  102321.7      0.11       3.6     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:06  102329.4      0.11       3.6     169.5 Net2/d/ma26/product_reg[15]/D
    0:01:06  102337.1      0.10       3.5     169.5 Net3/d/ma313/product_reg[15]/D
    0:01:06  102345.4      0.10       3.5     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:06  102352.5      0.10       3.5     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:06  102359.7      0.10       3.5     169.5 Net1/d/ma17/product_reg[15]/D
    0:01:06  102368.5      0.10       3.5     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:06  102376.0      0.10       3.4     169.5 Net1/d/ma13/product_reg[15]/D
    0:01:06  102381.8      0.10       3.4     169.5 Net2/d/ma28/product_reg[15]/D
    0:01:06  102392.4      0.10       3.4     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:07  102396.7      0.10       3.4     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:07  102404.7      0.10       3.4     169.5 Net3/d/ma32/product_reg[15]/D
    0:01:07  102410.5      0.10       3.4     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:07  102414.5      0.10       3.3     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:07  102420.4      0.10       3.3     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:07  102424.6      0.10       3.3     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:07  102431.8      0.10       3.3     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:07  102435.3      0.10       3.3     169.5 Net1/d/ma17/product_reg[15]/D
    0:01:07  102443.8      0.10       3.2     169.5 Net1/d/ma11/product_reg[15]/D
    0:01:07  102452.0      0.10       3.2     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:07  102458.9      0.09       3.2     169.5 Net1/d/ma14/product_reg[15]/D
    0:01:07  102468.5      0.09       3.2     169.5 Net2/d/ma22/product_reg[15]/D
    0:01:07  102477.0      0.09       3.1     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:07  102479.2      0.09       3.1     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:07  102485.5      0.09       3.1     169.5 Net2/d/ma23/product_reg[15]/D
    0:01:07  102486.9      0.09       3.1     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:08  102493.3      0.09       3.1     169.5 Net3/d/ma313/product_reg[15]/D
    0:01:08  102497.2      0.09       3.1     169.5 Net2/d/ma22/product_reg[15]/D
    0:01:08  102503.1      0.09       3.0     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:08  102516.1      0.09       3.0     169.5 Net3/d/ma311/product_reg[15]/D
    0:01:08  102524.4      0.09       3.0     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:08  102528.4      0.09       3.0     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:08  102530.8      0.09       2.9     169.5 Net2/d/ma22/product_reg[15]/D
    0:01:08  102530.8      0.09       2.9     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:08  102534.2      0.09       2.9     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:08  102539.5      0.08       2.9     169.5 Net2/d/ma212/product_reg[15]/D
    0:01:08  102548.9      0.08       2.9     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:08  102559.2      0.08       2.9     169.5 Net3/d/ma31/product_reg[15]/D
    0:01:08  102565.1      0.08       2.8     169.5 Net1/d/ma14/product_reg[15]/D
    0:01:08  102570.1      0.08       2.8     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:08  102573.1      0.08       2.8     169.5 Net1/d/ma16/product_reg[15]/D
    0:01:08  102575.5      0.08       2.8     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:08  102579.7      0.08       2.8     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:08  102588.0      0.08       2.8     169.5 Net3/d/ma33/product_reg[15]/D
    0:01:09  102594.9      0.08       2.7     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:09  102597.8      0.08       2.7     169.5 Net2/d/ma28/product_reg[15]/D
    0:01:09  102604.7      0.08       2.7     169.5 Net2/d/ma212/product_reg[15]/D
    0:01:09  102607.9      0.08       2.7     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:09  102615.9      0.08       2.6     169.5 Net3/d/ma316/product_reg[15]/D
    0:01:09  102618.0      0.08       2.6     169.5 Net3/d/ma37/product_reg[15]/D
    0:01:09  102620.9      0.08       2.6     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:09  102624.7      0.08       2.6     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:09  102628.1      0.08       2.6     169.5 Net2/d/ma22/product_reg[15]/D
    0:01:09  102628.9      0.08       2.6     169.5 Net1/d/ma17/product_reg[15]/D
    0:01:09  102634.5      0.08       2.6     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:09  102637.7      0.08       2.6     169.5 Net1/d/ma17/product_reg[15]/D
    0:01:09  102640.9      0.07       2.5     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:09  102646.2      0.07       2.5     169.5 Net1/d/ma13/product_reg[15]/D
    0:01:09  102646.2      0.07       2.5     169.5 Net2/d/ma26/product_reg[15]/D
    0:01:09  102651.8      0.07       2.5     169.5 Net2/d/ma23/product_reg[15]/D
    0:01:10  102654.2      0.07       2.5     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:10  102660.6      0.07       2.5     169.5 Net2/d/ma211/product_reg[15]/D
    0:01:10  102668.6      0.07       2.4     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:10  102672.0      0.07       2.4     169.5 Net3/d/ma311/product_reg[15]/D
    0:01:10  102675.7      0.07       2.4     169.5 Net1/d/ma16/product_reg[15]/D
    0:01:10  102685.6      0.07       2.4     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:10  102687.4      0.07       2.4     169.5 Net3/d/ma37/product_reg[15]/D
    0:01:10  102690.6      0.07       2.4     169.5 Net2/d/ma27/product_reg[15]/D
    0:01:10  102698.3      0.07       2.4     169.5 Net3/d/ma310/product_reg[15]/D
    0:01:10  102698.3      0.07       2.3     169.5 Net2/d/ma24/product_reg[15]/D
    0:01:10  102698.6      0.07       2.3     169.5 Net3/d/ma32/product_reg[15]/D
    0:01:10  102702.3      0.07       2.3     169.5 Net3/d/ma311/product_reg[15]/D
    0:01:10  102705.8      0.07       2.3     169.5 Net1/d/ma12/product_reg[15]/D
    0:01:10  102706.9      0.07       2.3     169.5 Net2/d/ma21/product_reg[15]/D
    0:01:10  102707.1      0.07       2.3     169.5 Net2/d/ma23/product_reg[15]/D
    0:01:10  102706.9      0.07       2.3     169.5 Net3/d/ma39/product_reg[15]/D
    0:01:10  102707.7      0.07       2.3     169.5 Net1/d/ma16/product_reg[15]/D
    0:01:10  102711.9      0.07       2.3     169.5 Net3/d/ma37/product_reg[15]/D
    0:01:11  102716.4      0.07       2.3     169.5 Net2/d/ma28/product_reg[15]/D
    0:01:11  102718.3      0.06       2.2     169.5 Net3/d/ma31/product_reg[15]/D
    0:01:11  102722.8      0.06       2.2     169.5 Net1/d/ma11/product_reg[15]/D
    0:01:11  102729.2      0.06       2.2     169.5 Net2/d/ma22/product_reg[15]/D
    0:01:11  102729.2      0.06       2.2     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:11  102734.3      0.06       2.2     169.5 Net2/d/ma23/product_reg[15]/D
    0:01:11  102738.5      0.06       2.2     169.5 Net2/d/ma24/product_reg[15]/D
    0:01:11  102743.6      0.06       2.2     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:11  102746.8      0.06       2.2     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:11  102747.8      0.06       2.2     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:11  102748.9      0.06       2.2     169.5 Net3/d/ma33/product_reg[15]/D
    0:01:11  102749.1      0.06       2.1     169.5 Net2/d/ma23/product_reg[15]/D
    0:01:11  102751.5      0.06       2.1     169.5 Net2/d/ma211/product_reg[15]/D
    0:01:11  102753.7      0.06       2.1     169.5 Net3/d/ma310/product_reg[15]/D
    0:01:11  102753.7      0.06       2.1     169.5 Net2/d/ma212/product_reg[15]/D
    0:01:11  102760.9      0.06       2.1     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:11  102764.0      0.06       2.1     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:11  102767.5      0.06       2.1     169.5 Net1/d/ma16/product_reg[15]/D
    0:01:11  102767.2      0.06       2.1     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:12  102768.0      0.06       2.1     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:12  102772.0      0.06       2.0     169.5 Net1/d/ma13/product_reg[15]/D
    0:01:12  102774.7      0.06       2.0     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:12  102780.0      0.06       2.0     169.5 Net1/d/ma13/product_reg[15]/D
    0:01:12  102782.4      0.06       2.0     169.5 Net3/d/ma39/product_reg[15]/D
    0:01:12  102785.3      0.06       2.0     169.5 Net2/d/ma24/product_reg[15]/D
    0:01:12  102788.3      0.06       2.0     169.5 Net3/d/ma33/product_reg[15]/D
    0:01:12  102789.6      0.06       1.9     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:12  102793.0      0.06       1.9     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:12  102793.8      0.06       1.9     169.5 Net1/d/ma12/product_reg[15]/D
    0:01:12  102797.6      0.06       1.9     169.5 Net3/d/ma311/product_reg[15]/D
    0:01:12  102803.1      0.06       1.9     169.5 Net3/d/ma31/product_reg[15]/D
    0:01:12  102804.7      0.06       1.9     169.5 Net1/d/ma11/product_reg[15]/D
    0:01:12  102804.7      0.06       1.9     169.5 Net2/d/ma212/product_reg[15]/D
    0:01:12  102807.9      0.06       1.8     169.5 Net2/d/ma212/product_reg[15]/D
    0:01:12  102808.7      0.06       1.8     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:12  102812.5      0.06       1.8     169.5 Net2/d/ma22/product_reg[15]/D
    0:01:12  102815.4      0.06       1.8     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:13  102817.8      0.05       1.8     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:13  102822.6      0.05       1.8     169.5 Net2/d/ma29/product_reg[15]/D
    0:01:13  102825.8      0.05       1.7     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:13  102826.0      0.05       1.7     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:13  102829.7      0.05       1.7     169.5 Net3/d/ma33/product_reg[15]/D
    0:01:13  102835.6      0.05       1.7     169.5 Net3/d/ma33/product_reg[15]/D
    0:01:13  102837.5      0.05       1.7     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:13  102842.2      0.05       1.7     169.5 Net1/d/ma12/product_reg[15]/D
    0:01:13  102843.8      0.05       1.7     169.5 Net3/d/ma316/product_reg[15]/D
    0:01:13  102846.0      0.05       1.7     169.5 Net2/d/ma28/product_reg[15]/D
    0:01:13  102846.8      0.05       1.7     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:13  102848.1      0.05       1.7     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:13  102852.9      0.05       1.7     169.5 Net3/d/ma32/product_reg[15]/D
    0:01:14  102854.5      0.05       1.6     169.5 Net2/d/ma21/product_reg[15]/D
    0:01:14  102858.7      0.05       1.6     169.5 Net2/d/ma28/product_reg[15]/D
    0:01:14  102859.8      0.05       1.6     169.5 Net3/d/ma32/product_reg[15]/D
    0:01:14  102859.3      0.05       1.6     169.5 Net3/d/ma39/product_reg[15]/D
    0:01:14  102860.9      0.05       1.6     169.5 Net3/d/ma311/product_reg[15]/D
    0:01:14  102864.3      0.05       1.6     169.5 Net2/d/ma26/product_reg[15]/D
    0:01:14  102865.1      0.05       1.6     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:14  102867.0      0.05       1.6     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:14  102871.5      0.05       1.6     169.5 Net2/d/ma211/product_reg[15]/D
    0:01:14  102873.1      0.05       1.6     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:14  102873.4      0.05       1.6     169.5 Net1/d/ma14/product_reg[15]/D
    0:01:14  102873.4      0.05       1.6     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:14  102875.2      0.05       1.6     169.5 Net3/d/ma316/product_reg[15]/D
    0:01:14  102881.4      0.05       1.5     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:14  102884.8      0.05       1.5     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:14  102885.6      0.05       1.5     169.5 Net3/d/ma32/product_reg[15]/D
    0:01:15  102889.6      0.05       1.5     169.5 Net3/d/ma32/product_reg[15]/D
    0:01:15  102890.7      0.05       1.5     169.5 Net2/d/ma27/product_reg[15]/D
    0:01:15  102893.3      0.05       1.5     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:15  102893.1      0.05       1.5     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:15  102895.7      0.05       1.5     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:15  102897.6      0.04       1.5     169.5 Net2/d/ma27/product_reg[15]/D
    0:01:15  102901.0      0.04       1.5     169.5 Net2/d/ma21/product_reg[15]/D
    0:01:15  102901.3      0.04       1.5     169.5 Net1/d/ma13/product_reg[15]/D
    0:01:15  102908.0      0.04       1.5     169.5 Net3/d/ma316/product_reg[15]/D
    0:01:15  102912.2      0.04       1.5     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:15  102912.5      0.04       1.5     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:15  102914.3      0.04       1.5     169.5 Net3/d/ma32/product_reg[15]/D
    0:01:15  102914.6      0.04       1.4     169.5 Net3/d/ma313/product_reg[15]/D
    0:01:15  102916.7      0.04       1.4     169.5 Net3/d/ma39/product_reg[15]/D
    0:01:15  102920.7      0.04       1.4     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:15  102920.5      0.04       1.4     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:15  102922.8      0.04       1.4     169.5 Net3/d/ma32/product_reg[15]/D
    0:01:16  102922.8      0.04       1.4     169.5 Net2/d/ma24/product_reg[15]/D
    0:01:16  102925.0      0.04       1.4     169.5 Net1/d/ma11/product_reg[15]/D
    0:01:16  102929.8      0.04       1.4     169.5 Net3/d/ma310/product_reg[15]/D
    0:01:16  102932.4      0.04       1.4     169.5 Net3/d/ma311/product_reg[15]/D
    0:01:16  102935.3      0.04       1.3     169.5 Net2/d/ma212/product_reg[15]/D
    0:01:16  102936.9      0.04       1.3     169.5 Net3/d/ma313/product_reg[15]/D
    0:01:16  102938.8      0.04       1.3     169.5 Net3/d/ma37/product_reg[15]/D
    0:01:16  102938.8      0.04       1.3     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:16  102940.9      0.04       1.3     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:16  102946.3      0.04       1.3     169.5 Net1/d/ma16/product_reg[15]/D
    0:01:16  102951.6      0.04       1.3     169.5 Net1/d/ma13/product_reg[15]/D
    0:01:16  102951.0      0.04       1.3     169.5 Net3/d/ma311/product_reg[15]/D
    0:01:16  102952.6      0.04       1.3     169.5 Net3/d/ma31/product_reg[15]/D
    0:01:16  102954.8      0.04       1.2     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:16  102956.9      0.04       1.2     169.5 Net2/d/ma28/product_reg[15]/D
    0:01:17  102958.0      0.04       1.2     169.5 Net3/d/ma311/product_reg[15]/D
    0:01:17  102958.8      0.04       1.2     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:17  102964.1      0.04       1.2     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:17  102964.6      0.04       1.2     169.5 Net1/d/ma17/product_reg[15]/D
    0:01:17  102967.8      0.04       1.2     169.5 Net3/d/ma39/product_reg[15]/D
    0:01:17  102968.9      0.04       1.2     169.5 Net2/d/ma27/product_reg[15]/D
    0:01:17  102972.6      0.04       1.2     169.5 Net3/d/ma316/product_reg[15]/D
    0:01:17  102975.0      0.04       1.1     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:17  102975.0      0.04       1.1     169.5 Net3/d/ma37/product_reg[15]/D
    0:01:17  102976.6      0.04       1.1     169.5 Net2/d/ma27/product_reg[15]/D
    0:01:17  102977.4      0.04       1.1     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:17  102981.4      0.03       1.1     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:17  102982.2      0.03       1.1     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:17  102983.0      0.03       1.1     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:17  102983.8      0.03       1.1     169.5 Net2/d/ma28/product_reg[15]/D
    0:01:18  102984.6      0.03       1.1     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:18  102986.2      0.03       1.1     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:18  102987.0      0.03       1.1     169.5 Net3/d/ma32/product_reg[15]/D
    0:01:18  102988.5      0.03       1.1     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:18  102991.5      0.03       1.1     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:18  102991.5      0.03       1.1     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:18  102991.2      0.03       1.1     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:18  102991.2      0.03       1.1     169.5 Net1/d/ma17/product_reg[15]/D
    0:01:18  102991.2      0.03       1.1     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:18  102991.2      0.03       1.1     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:18  102991.2      0.03       1.1     169.5 Net1/d/ma14/product_reg[15]/D
    0:01:18  102994.9      0.03       1.0     169.5 Net2/d/ma23/product_reg[15]/D
    0:01:18  102995.7      0.03       1.0     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:18  102996.0      0.03       1.0     169.5 Net1/d/ma11/product_reg[15]/D
    0:01:18  102996.8      0.03       1.0     169.5 Net3/d/ma310/product_reg[15]/D
    0:01:18  102997.6      0.03       1.0     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:18  102998.7      0.03       1.0     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:18  103001.8      0.03       1.0     169.5 Net2/d/ma24/product_reg[15]/D
    0:01:19  103001.8      0.03       1.0     169.5 Net2/d/ma211/product_reg[15]/D
    0:01:19  103002.9      0.03       1.0     169.5 Net3/d/ma316/product_reg[15]/D
    0:01:19  103004.0      0.03       1.0     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:19  103002.9      0.03       1.0     169.5 Net1/d/ma17/product_reg[15]/D
    0:01:19  103002.4      0.03       1.0     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:19  103004.8      0.03       1.0     169.5 Net3/d/ma311/product_reg[15]/D
    0:01:19  103011.4      0.03       1.0     169.5 Net2/d/ma211/product_reg[15]/D
    0:01:19  103012.5      0.03       1.0     169.5 Net2/d/ma27/product_reg[15]/D
    0:01:19  103011.4      0.03       1.0     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:19  103013.3      0.03       0.9     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:19  103015.4      0.03       0.9     169.5 Net2/d/ma23/product_reg[15]/D
    0:01:19  103017.3      0.03       0.9     169.5 Net3/d/ma36/product_reg[15]/D
    0:01:19  103019.1      0.03       0.9     169.5 Net1/d/ma14/product_reg[15]/D
    0:01:19  103019.9      0.03       0.9     169.5 Net3/d/ma310/product_reg[15]/D
    0:01:19  103019.9      0.03       0.9     169.5 Net3/d/ma313/product_reg[15]/D
    0:01:19  103022.1      0.03       0.9     169.5 Net3/d/ma312/product_reg[15]/D
    0:01:20  103022.1      0.03       0.9     169.5 Net3/d/ma35/product_reg[15]/D
    0:01:20  103026.9      0.03       0.9     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:20  103029.0      0.03       0.9     169.5 Net2/d/ma211/product_reg[15]/D
    0:01:20  103029.5      0.03       0.9     169.5 Net1/d/ma11/product_reg[15]/D
    0:01:20  103029.5      0.03       0.9     169.5 Net3/d/ma33/product_reg[15]/D
    0:01:20  103034.3      0.03       0.9     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:20  103040.2      0.03       0.8     169.5 Net2/d/ma210/product_reg[15]/D
    0:01:20  103045.7      0.03       0.8     169.5 Net3/d/ma37/product_reg[15]/D
    0:01:20  103049.5      0.03       0.8     169.5 Net3/d/ma31/product_reg[15]/D
    0:01:20  103054.8      0.02       0.8     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:20  103056.9      0.02       0.8     169.5 Net1/d/ma14/product_reg[15]/D
    0:01:20  103059.3      0.02       0.8     169.5 Net2/d/ma27/product_reg[15]/D
    0:01:21  103064.4      0.02       0.8     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:21  103066.8      0.02       0.8     169.5 Net2/d/ma212/product_reg[15]/D
    0:01:21  103071.0      0.02       0.7     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:21  103073.7      0.02       0.7     169.5 Net1/d/ma17/product_reg[15]/D
    0:01:21  103076.1      0.02       0.7     169.5 Net2/d/ma27/product_reg[15]/D
    0:01:21  103081.4      0.02       0.7     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:21  103082.2      0.02       0.7     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:21  103084.0      0.02       0.6     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:21  103085.9      0.02       0.6     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:21  103090.2      0.02       0.6     169.5 Net3/d/ma32/product_reg[15]/D
    0:01:21  103094.4      0.02       0.6     169.5 Net1/d/ma14/product_reg[15]/D
    0:01:21  103098.7      0.02       0.6     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:21  103097.9      0.02       0.6     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:21  103104.8      0.02       0.5     169.5 Net2/d/ma29/product_reg[15]/D
    0:01:21  103111.4      0.02       0.5     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:21  103114.1      0.02       0.5     169.5 Net1/d/ma14/product_reg[15]/D
    0:01:22  103118.6      0.02       0.5     169.5 Net2/d/ma23/product_reg[15]/D
    0:01:22  103122.6      0.02       0.5     169.5 Net1/d/ma11/product_reg[15]/D
    0:01:22  103123.9      0.01       0.5     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:22  103125.5      0.01       0.5     169.5 Net2/d/ma24/product_reg[15]/D
    0:01:22  103131.4      0.01       0.4     169.5 Net1/d/ma14/product_reg[15]/D
    0:01:22  103135.6      0.01       0.4     169.5 Net2/d/ma25/product_reg[15]/D
    0:01:22  103138.8      0.01       0.4     169.5 Net3/d/ma37/product_reg[15]/D
    0:01:22  103143.1      0.01       0.4     169.5 Net2/d/ma22/product_reg[15]/D
    0:01:22  103148.1      0.01       0.4     169.5 Net3/d/ma311/product_reg[15]/D
    0:01:22  103154.3      0.01       0.4     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:22  103160.1      0.01       0.4     169.5 Net1/d/ma12/product_reg[15]/D
    0:01:22  103163.0      0.01       0.3     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:22  103165.7      0.01       0.3     169.5 Net3/d/ma314/product_reg[15]/D
    0:01:22  103169.2      0.01       0.3     169.5 Net2/d/ma22/product_reg[15]/D
    0:01:22  103173.4      0.01       0.3     169.5 Net1/d/ma13/product_reg[15]/D
    0:01:22  103179.0      0.01       0.3     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:23  103183.8      0.01       0.3     169.5 Net3/d/ma38/product_reg[15]/D
    0:01:23  103188.3      0.01       0.3     169.5 Net3/d/ma31/product_reg[15]/D
    0:01:23  103189.9      0.01       0.2     169.5 Net1/d/ma16/product_reg[15]/D
    0:01:23  103192.8      0.01       0.2     169.5 Net1/d/ma16/product_reg[15]/D
    0:01:23  103199.5      0.01       0.2     169.5 Net3/d/ma310/product_reg[15]/D
    0:01:23  103205.3      0.01       0.2     169.5 Net1/d/ma13/product_reg[15]/D
    0:01:23  103206.9      0.01       0.2     169.5 Net3/d/ma31/product_reg[15]/D
    0:01:23  103209.6      0.01       0.2     169.5 Net2/d/ma26/product_reg[15]/D
    0:01:23  103211.5      0.01       0.2     169.5 Net3/d/ma34/product_reg[15]/D
    0:01:23  103212.5      0.01       0.2     169.5 Net1/d/ma14/product_reg[15]/D
    0:01:23  103216.8      0.01       0.1     169.5 Net2/d/ma22/product_reg[15]/D
    0:01:23  103220.2      0.01       0.1     169.5 Net3/d/ma315/product_reg[15]/D
    0:01:23  103223.4      0.00       0.1     169.5 Net2/d/ma21/product_reg[15]/D
    0:01:23  103226.1      0.00       0.1     169.5 Net3/d/ma316/product_reg[15]/D
    0:01:23  103228.7      0.00       0.1     169.5 Net1/d/ma12/product_reg[15]/D
    0:01:23  103230.9      0.00       0.1     169.5 Net1/d/ma15/product_reg[15]/D
    0:01:23  103233.3      0.00       0.0     169.5 Net2/d/ma211/product_reg[15]/D
    0:01:24  103235.9      0.00       0.0     169.5 Net2/d/ma211/product_reg[15]/D
    0:01:24  103240.5      0.00       0.0     169.5 Net1/d/ma18/product_reg[15]/D
    0:01:24  103239.4      0.00       0.0     169.5 Net3/d/ma32/product_reg[15]/D
    0:01:24  103241.0      0.00       0.0     169.5 Net2/d/ma29/product_reg[15]/D
    0:01:24  103245.5      0.00       0.0     169.5 Net1/d/ma13/product_reg[15]/D
    0:01:24  103248.7      0.00       0.0     169.5 Net3/d/ma39/product_reg[15]/D
    0:01:24  103251.4      0.00       0.0     169.5 Net2/d/ma29/product_reg[15]/D
    0:01:24  103252.4      0.00       0.0     169.5                          
    0:01:25  103251.4      0.00       0.0     169.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:25  103251.4      0.00       0.0     169.5                          
    0:01:25  103193.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:25  103193.6      0.00       0.0       0.0                          
    0:01:25  103193.6      0.00       0.0       0.0                          
    0:01:27  103037.8      0.03       0.1       0.0                          
    0:01:28  102997.9      0.03       0.1       0.0                          
    0:01:28  102984.6      0.03       0.1       0.0                          
    0:01:28  102974.5      0.03       0.1       0.0                          
    0:01:28  102967.8      0.03       0.1       0.0                          
    0:01:29  102963.5      0.03       0.1       0.0                          
    0:01:29  102963.5      0.03       0.1       0.0                          
    0:01:29  102966.5      0.01       0.1       0.0                          
    0:01:29  102971.5      0.00       0.0       0.0                          
    0:01:29  102977.6      0.00       0.0       0.0                          
    0:01:29  102980.8      0.00       0.0       0.0                          
    0:01:29  102985.1      0.00       0.0       0.0                          
    0:01:29  102986.7      0.00       0.0       0.0                          
    0:01:29  102989.3      0.00       0.0       0.0                          
    0:01:29  102989.9      0.00       0.0       0.0                          
    0:01:29  102989.9      0.00       0.0       0.0                          
    0:01:30  102898.6      0.02       0.0       0.0                          
    0:01:30  102898.4      0.02       0.0       0.0                          
    0:01:30  102898.4      0.02       0.0       0.0                          
    0:01:30  102898.4      0.02       0.0       0.0                          
    0:01:30  102898.4      0.02       0.0       0.0                          
    0:01:30  102898.4      0.02       0.0       0.0                          
    0:01:30  102898.4      0.02       0.0       0.0                          
    0:01:30  102901.0      0.00       0.0       0.0                          
    0:01:30  102903.7      0.00       0.0       0.0                          
    0:01:30  102905.3      0.00       0.0       0.0                          
    0:01:31  102895.7      0.00       0.0       0.0                          
    0:01:31  102886.4      0.00       0.0       0.0                          
    0:01:32  102805.0      0.00       0.0       0.0                          
    0:01:33  102693.6      0.00       0.0       0.0                          
    0:01:33  102618.5      0.00       0.0       0.0                          
    0:01:34  102516.9      0.00       0.0       0.0                          
    0:01:34  102389.3      0.00       0.0       0.0                          
    0:01:34  102261.6      0.00       0.0       0.0                          
    0:01:34  102182.8      0.00       0.0       0.0                          
    0:01:35  102162.6      0.00       0.0       0.0                          
    0:01:35  102152.5      0.00       0.0       0.0                          
    0:01:35  102135.0      0.00       0.0       0.0                          
    0:01:35  102085.2      0.00       0.0       0.0                          
    0:01:36  102036.8      0.00       0.0       0.0                          
    0:01:37  102034.9      0.00       0.0       0.0                          
    0:01:37  102031.2      0.00       0.0       0.0                          
    0:01:37  102029.4      0.00       0.0       0.0                          
    0:01:38  102028.0      0.00       0.0       0.0                          
    0:01:38  102027.2      0.00       0.0       0.0                          
    0:01:38  102026.2      0.00       0.0       0.0                          
    0:01:38  102026.2      0.00       0.0       0.0                          
    0:01:38  102026.2      0.00       0.0       0.0                          
    0:01:38  102026.2      0.00       0.0       0.0                          
    0:01:38  102026.2      0.00       0.0       0.0                          
    0:01:38  102026.2      0.00       0.0       0.0                          
    0:01:39  102026.7      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'network_4_8_12_16_36_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'Net3/d/y2/clk': 10249 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : network_4_8_12_16_36_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  8 19:20:33 2017
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'network_4_8_12_16_36_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                            74
Number of cells:                            3
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:              54759.292009
Buf/Inv area:                     3456.935997
Noncombinational area:           47267.400431
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                102026.692440
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : network_4_8_12_16_36_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  8 19:20:38 2017
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
network_4_8_12_16_36_16
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  43.2264 mW   (96%)
  Net Switching Power  =   2.0321 mW    (4%)
                         ---------
Total Dynamic Power    =  45.2584 mW  (100%)

Cell Leakage Power     =   2.0242 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.1888e+04          258.3907        7.9658e+05        4.2943e+04  (  90.83%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3365e+03        1.7737e+03        1.2277e+06        4.3379e+03  (   9.17%)
--------------------------------------------------------------------------------------------------
Total          4.3225e+04 uW     2.0321e+03 uW     2.0242e+06 nW     4.7281e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : network_4_8_12_16_36_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  8 19:20:38 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Net2/d/lw8/z_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Net2/d/ma28/product_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  network_4_8_12_16_36_16
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Net2/d/lw8/z_reg[3]/CK (DFF_X1)                         0.00 #     0.00 r
  Net2/d/lw8/z_reg[3]/Q (DFF_X1)                          0.11       0.11 r
  Net2/d/lw8/z[3] (layer2_12_8_12_16_W8_rom)              0.00       0.11 r
  Net2/d/ma28/data_m[3] (mac_21)                          0.00       0.11 r
  Net2/d/ma28/mult_2101/a[3] (mac_21_DW_mult_tc_0)        0.00       0.11 r
  Net2/d/ma28/mult_2101/U336/ZN (XNOR2_X1)                0.07       0.18 r
  Net2/d/ma28/mult_2101/U386/ZN (INV_X1)                  0.03       0.21 f
  Net2/d/ma28/mult_2101/U387/ZN (INV_X1)                  0.03       0.24 r
  Net2/d/ma28/mult_2101/U401/ZN (NAND2_X2)                0.06       0.30 f
  Net2/d/ma28/mult_2101/U634/ZN (OAI21_X1)                0.07       0.36 r
  Net2/d/ma28/mult_2101/U102/S (HA_X1)                    0.08       0.44 r
  Net2/d/ma28/mult_2101/U101/S (FA_X1)                    0.13       0.57 f
  Net2/d/ma28/mult_2101/U370/ZN (NAND2_X1)                0.04       0.61 r
  Net2/d/ma28/mult_2101/U371/ZN (NAND3_X1)                0.04       0.65 f
  Net2/d/ma28/mult_2101/U354/ZN (NAND2_X1)                0.04       0.69 r
  Net2/d/ma28/mult_2101/U356/ZN (NAND3_X1)                0.04       0.73 f
  Net2/d/ma28/mult_2101/U381/ZN (NAND2_X1)                0.03       0.76 r
  Net2/d/ma28/mult_2101/U376/ZN (NAND3_X1)                0.05       0.80 f
  Net2/d/ma28/mult_2101/U340/ZN (NAND2_X1)                0.04       0.84 r
  Net2/d/ma28/mult_2101/U419/ZN (NAND3_X1)                0.03       0.88 f
  Net2/d/ma28/mult_2101/U426/ZN (NAND2_X1)                0.03       0.91 r
  Net2/d/ma28/mult_2101/U365/ZN (NAND3_X1)                0.04       0.94 f
  Net2/d/ma28/mult_2101/U446/ZN (NAND2_X1)                0.04       0.98 r
  Net2/d/ma28/mult_2101/U449/ZN (NAND3_X1)                0.04       1.02 f
  Net2/d/ma28/mult_2101/U453/ZN (NAND2_X1)                0.04       1.06 r
  Net2/d/ma28/mult_2101/U390/ZN (NAND3_X1)                0.04       1.09 f
  Net2/d/ma28/mult_2101/U394/ZN (NAND2_X1)                0.03       1.13 r
  Net2/d/ma28/mult_2101/U385/ZN (NAND3_X1)                0.04       1.16 f
  Net2/d/ma28/mult_2101/U465/ZN (NAND2_X1)                0.04       1.20 r
  Net2/d/ma28/mult_2101/U375/ZN (NAND3_X1)                0.04       1.24 f
  Net2/d/ma28/mult_2101/U459/ZN (NAND2_X1)                0.03       1.27 r
  Net2/d/ma28/mult_2101/U462/ZN (NAND3_X1)                0.03       1.30 f
  Net2/d/ma28/mult_2101/U422/ZN (XNOR2_X1)                0.05       1.35 r
  Net2/d/ma28/mult_2101/U421/ZN (XNOR2_X1)                0.06       1.41 r
  Net2/d/ma28/mult_2101/U429/ZN (XNOR2_X1)                0.06       1.47 r
  Net2/d/ma28/mult_2101/U434/ZN (XNOR2_X1)                0.06       1.53 r
  Net2/d/ma28/mult_2101/product[15] (mac_21_DW_mult_tc_0)
                                                          0.00       1.53 r
  Net2/d/ma28/U4/ZN (AND2_X1)                             0.04       1.57 r
  Net2/d/ma28/product_reg[15]/D (DFF_X1)                  0.01       1.58 r
  data arrival time                                                  1.58

  clock clk (rise edge)                                   1.61       1.61
  clock network delay (ideal)                             0.00       1.61
  Net2/d/ma28/product_reg[15]/CK (DFF_X1)                 0.00       1.61 r
  library setup time                                     -0.03       1.58
  data required time                                                 1.58
  --------------------------------------------------------------------------
  data required time                                                 1.58
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/gsrinivasan/aswinese507/Result-Analysis/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module mac_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_35 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_34 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_33 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_32 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_31 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_30 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_29 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 25 nets to module datapath_module1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module layer1_8_4_8_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_28 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_27 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_26 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_25 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_24 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_23 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_22 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_21 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_20 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_19 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_18 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_17 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module layer2_12_8_12_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_15 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_14 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_13 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_12 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_11 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_10 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_9 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_8 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
