let IPC_REGISTERS = [
	{ name: "CPU1TOCPU2IPCACK", description: "CPU1TOCPU2IPCACK Register", offset: "0x0", size: "32",
		bits: [
			{ name: "IPC0", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC0 bit", size: "1", shift: "0", mask: "0x1" },
			{ name: "IPC1", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC1 bit", size: "1", shift: "1", mask: "0x2" },
			{ name: "IPC2", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC2 bit", size: "1", shift: "2", mask: "0x4" },
			{ name: "IPC3", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC3 bit", size: "1", shift: "3", mask: "0x8" },
			{ name: "IPC4", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC4 bit", size: "1", shift: "4", mask: "0x10" },
			{ name: "IPC5", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC5 bit", size: "1", shift: "5", mask: "0x20" },
			{ name: "IPC6", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC6 bit", size: "1", shift: "6", mask: "0x40" },
			{ name: "IPC7", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC7 bit", size: "1", shift: "7", mask: "0x80" },
			{ name: "IPC8", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC8 bit", size: "1", shift: "8", mask: "0x100" },
			{ name: "IPC9", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC9 bit", size: "1", shift: "9", mask: "0x200" },
			{ name: "IPC10", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC10 bit", size: "1", shift: "10", mask: "0x400" },
			{ name: "IPC11", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC11 bit", size: "1", shift: "11", mask: "0x800" },
			{ name: "IPC12", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC12 bit", size: "1", shift: "12", mask: "0x1000" },
			{ name: "IPC13", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC13 bit", size: "1", shift: "13", mask: "0x2000" },
			{ name: "IPC14", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC14 bit", size: "1", shift: "14", mask: "0x4000" },
			{ name: "IPC15", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC15 bit", size: "1", shift: "15", mask: "0x8000" },
			{ name: "IPC16", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC16 bit", size: "1", shift: "16", mask: "0x10000" },
			{ name: "IPC17", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC17 bit", size: "1", shift: "17", mask: "0x20000" },
			{ name: "IPC18", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC18 bit", size: "1", shift: "18", mask: "0x40000" },
			{ name: "IPC19", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC19 bit", size: "1", shift: "19", mask: "0x80000" },
			{ name: "IPC20", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC20 bit", size: "1", shift: "20", mask: "0x100000" },
			{ name: "IPC21", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC21 bit", size: "1", shift: "21", mask: "0x200000" },
			{ name: "IPC22", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC22 bit", size: "1", shift: "22", mask: "0x400000" },
			{ name: "IPC23", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC23 bit", size: "1", shift: "23", mask: "0x800000" },
			{ name: "IPC24", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC24 bit", size: "1", shift: "24", mask: "0x1000000" },
			{ name: "IPC25", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC25 bit", size: "1", shift: "25", mask: "0x2000000" },
			{ name: "IPC26", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC26 bit", size: "1", shift: "26", mask: "0x4000000" },
			{ name: "IPC27", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC27 bit", size: "1", shift: "27", mask: "0x8000000" },
			{ name: "IPC28", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC28 bit", size: "1", shift: "28", mask: "0x10000000" },
			{ name: "IPC29", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC29 bit", size: "1", shift: "29", mask: "0x20000000" },
			{ name: "IPC30", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC30 bit", size: "1", shift: "30", mask: "0x40000000" },
			{ name: "IPC31", description: "Acknowledgement from CPU1 to CPU2TOCPU1IPCFLG.IPC31 bit", size: "1", shift: "31", mask: "0x80000000" },
		]
	},
	{ name: "CPU2TOCPU1IPCSTS", description: "CPU2TOCPU1IPCSTS Register", offset: "0x2", size: "32",
		bits: [
			{ name: "IPC0", description: "IPC0 Request from  CPU2 to CPU1", size: "1", shift: "0", mask: "0x1" },
			{ name: "IPC1", description: "IPC1 Request from  CPU2 to CPU1", size: "1", shift: "1", mask: "0x2" },
			{ name: "IPC2", description: "IPC2 Request from  CPU2 to CPU1", size: "1", shift: "2", mask: "0x4" },
			{ name: "IPC3", description: "IPC3 Request from  CPU2 to CPU1", size: "1", shift: "3", mask: "0x8" },
			{ name: "IPC4", description: "IPC4 Request from  CPU2 to CPU1", size: "1", shift: "4", mask: "0x10" },
			{ name: "IPC5", description: "IPC5 Request from  CPU2 to CPU1", size: "1", shift: "5", mask: "0x20" },
			{ name: "IPC6", description: "IPC6 Request from  CPU2 to CPU1", size: "1", shift: "6", mask: "0x40" },
			{ name: "IPC7", description: "IPC7 Request from  CPU2 to CPU1", size: "1", shift: "7", mask: "0x80" },
			{ name: "IPC8", description: "IPC8 Request from  CPU2 to CPU1", size: "1", shift: "8", mask: "0x100" },
			{ name: "IPC9", description: "IPC9 Request from  CPU2 to CPU1", size: "1", shift: "9", mask: "0x200" },
			{ name: "IPC10", description: "IPC10 Request from  CPU2 to CPU1", size: "1", shift: "10", mask: "0x400" },
			{ name: "IPC11", description: "IPC11 Request from  CPU2 to CPU1", size: "1", shift: "11", mask: "0x800" },
			{ name: "IPC12", description: "IPC12 Request from  CPU2 to CPU1", size: "1", shift: "12", mask: "0x1000" },
			{ name: "IPC13", description: "IPC13 Request from  CPU2 to CPU1", size: "1", shift: "13", mask: "0x2000" },
			{ name: "IPC14", description: "IPC14 Request from  CPU2 to CPU1", size: "1", shift: "14", mask: "0x4000" },
			{ name: "IPC15", description: "IPC15 Request from  CPU2 to CPU1", size: "1", shift: "15", mask: "0x8000" },
			{ name: "IPC16", description: "IPC16 Request from  CPU2 to CPU1", size: "1", shift: "16", mask: "0x10000" },
			{ name: "IPC17", description: "IPC17 Request from  CPU2 to CPU1", size: "1", shift: "17", mask: "0x20000" },
			{ name: "IPC18", description: "IPC18 Request from  CPU2 to CPU1", size: "1", shift: "18", mask: "0x40000" },
			{ name: "IPC19", description: "IPC19 Request from  CPU2 to CPU1", size: "1", shift: "19", mask: "0x80000" },
			{ name: "IPC20", description: "IPC20 Request from  CPU2 to CPU1", size: "1", shift: "20", mask: "0x100000" },
			{ name: "IPC21", description: "IPC21 Request from  CPU2 to CPU1", size: "1", shift: "21", mask: "0x200000" },
			{ name: "IPC22", description: "IPC22 Request from  CPU2 to CPU1", size: "1", shift: "22", mask: "0x400000" },
			{ name: "IPC23", description: "IPC23 Request from  CPU2 to CPU1", size: "1", shift: "23", mask: "0x800000" },
			{ name: "IPC24", description: "IPC24 Request from  CPU2 to CPU1", size: "1", shift: "24", mask: "0x1000000" },
			{ name: "IPC25", description: "IPC25 Request from  CPU2 to CPU1", size: "1", shift: "25", mask: "0x2000000" },
			{ name: "IPC26", description: "IPC26 Request from  CPU2 to CPU1", size: "1", shift: "26", mask: "0x4000000" },
			{ name: "IPC27", description: "IPC27 Request from  CPU2 to CPU1", size: "1", shift: "27", mask: "0x8000000" },
			{ name: "IPC28", description: "IPC28 Request from  CPU2 to CPU1", size: "1", shift: "28", mask: "0x10000000" },
			{ name: "IPC29", description: "IPC29 Request from  CPU2 to CPU1", size: "1", shift: "29", mask: "0x20000000" },
			{ name: "IPC30", description: "IPC30 Request from  CPU2 to CPU1", size: "1", shift: "30", mask: "0x40000000" },
			{ name: "IPC31", description: "IPC31 Request from  CPU2 to CPU1", size: "1", shift: "31", mask: "0x80000000" },
		]
	},
	{ name: "CPU1TOCPU2IPCSET", description: "CPU1TOCPU2IPCSET Register", offset: "0x4", size: "32",
		bits: [
			{ name: "IPC0", description: "Set CPU1TOCPU2IPCFLG.IPC0 Flag", size: "1", shift: "0", mask: "0x1" },
			{ name: "IPC1", description: "Set CPU1TOCPU2IPCFLG.IPC1 Flag", size: "1", shift: "1", mask: "0x2" },
			{ name: "IPC2", description: "Set CPU1TOCPU2IPCFLG.IPC2 Flag", size: "1", shift: "2", mask: "0x4" },
			{ name: "IPC3", description: "Set CPU1TOCPU2IPCFLG.IPC3 Flag", size: "1", shift: "3", mask: "0x8" },
			{ name: "IPC4", description: "Set CPU1TOCPU2IPCFLG.IPC4 Flag", size: "1", shift: "4", mask: "0x10" },
			{ name: "IPC5", description: "Set CPU1TOCPU2IPCFLG.IPC5 Flag", size: "1", shift: "5", mask: "0x20" },
			{ name: "IPC6", description: "Set CPU1TOCPU2IPCFLG.IPC6 Flag", size: "1", shift: "6", mask: "0x40" },
			{ name: "IPC7", description: "Set CPU1TOCPU2IPCFLG.IPC7 Flag", size: "1", shift: "7", mask: "0x80" },
			{ name: "IPC8", description: "Set CPU1TOCPU2IPCFLG.IPC8 Flag", size: "1", shift: "8", mask: "0x100" },
			{ name: "IPC9", description: "Set CPU1TOCPU2IPCFLG.IPC9 Flag", size: "1", shift: "9", mask: "0x200" },
			{ name: "IPC10", description: "Set CPU1TOCPU2IPCFLG.IPC10 Flag", size: "1", shift: "10", mask: "0x400" },
			{ name: "IPC11", description: "Set CPU1TOCPU2IPCFLG.IPC11 Flag", size: "1", shift: "11", mask: "0x800" },
			{ name: "IPC12", description: "Set CPU1TOCPU2IPCFLG.IPC12 Flag", size: "1", shift: "12", mask: "0x1000" },
			{ name: "IPC13", description: "Set CPU1TOCPU2IPCFLG.IPC13 Flag", size: "1", shift: "13", mask: "0x2000" },
			{ name: "IPC14", description: "Set CPU1TOCPU2IPCFLG.IPC14 Flag", size: "1", shift: "14", mask: "0x4000" },
			{ name: "IPC15", description: "Set CPU1TOCPU2IPCFLG.IPC15 Flag", size: "1", shift: "15", mask: "0x8000" },
			{ name: "IPC16", description: "Set CPU1TOCPU2IPCFLG.IPC16 Flag", size: "1", shift: "16", mask: "0x10000" },
			{ name: "IPC17", description: "Set CPU1TOCPU2IPCFLG.IPC17 Flag", size: "1", shift: "17", mask: "0x20000" },
			{ name: "IPC18", description: "Set CPU1TOCPU2IPCFLG.IPC18 Flag", size: "1", shift: "18", mask: "0x40000" },
			{ name: "IPC19", description: "Set CPU1TOCPU2IPCFLG.IPC19 Flag", size: "1", shift: "19", mask: "0x80000" },
			{ name: "IPC20", description: "Set CPU1TOCPU2IPCFLG.IPC20 Flag", size: "1", shift: "20", mask: "0x100000" },
			{ name: "IPC21", description: "Set CPU1TOCPU2IPCFLG.IPC21 Flag", size: "1", shift: "21", mask: "0x200000" },
			{ name: "IPC22", description: "Set CPU1TOCPU2IPCFLG.IPC22 Flag", size: "1", shift: "22", mask: "0x400000" },
			{ name: "IPC23", description: "Set CPU1TOCPU2IPCFLG.IPC23 Flag", size: "1", shift: "23", mask: "0x800000" },
			{ name: "IPC24", description: "Set CPU1TOCPU2IPCFLG.IPC24 Flag", size: "1", shift: "24", mask: "0x1000000" },
			{ name: "IPC25", description: "Set CPU1TOCPU2IPCFLG.IPC25 Flag", size: "1", shift: "25", mask: "0x2000000" },
			{ name: "IPC26", description: "Set CPU1TOCPU2IPCFLG.IPC26 Flag", size: "1", shift: "26", mask: "0x4000000" },
			{ name: "IPC27", description: "Set CPU1TOCPU2IPCFLG.IPC27 Flag", size: "1", shift: "27", mask: "0x8000000" },
			{ name: "IPC28", description: "Set CPU1TOCPU2IPCFLG.IPC28 Flag", size: "1", shift: "28", mask: "0x10000000" },
			{ name: "IPC29", description: "Set CPU1TOCPU2IPCFLG.IPC29 Flag", size: "1", shift: "29", mask: "0x20000000" },
			{ name: "IPC30", description: "Set CPU1TOCPU2IPCFLG.IPC30 Flag", size: "1", shift: "30", mask: "0x40000000" },
			{ name: "IPC31", description: "Set CPU1TOCPU2IPCFLG.IPC31 Flag", size: "1", shift: "31", mask: "0x80000000" },
		]
	},
	{ name: "CPU1TOCPU2IPCCLR", description: "CPU1TOCPU2IPCCLR Register", offset: "0x6", size: "32",
		bits: [
			{ name: "IPC0", description: "Clear CPU1TOCPU2IPCFLG.IPC0 Flag", size: "1", shift: "0", mask: "0x1" },
			{ name: "IPC1", description: "Clear CPU1TOCPU2IPCFLG.IPC1 Flag", size: "1", shift: "1", mask: "0x2" },
			{ name: "IPC2", description: "Clear CPU1TOCPU2IPCFLG.IPC2 Flag", size: "1", shift: "2", mask: "0x4" },
			{ name: "IPC3", description: "Clear CPU1TOCPU2IPCFLG.IPC3 Flag", size: "1", shift: "3", mask: "0x8" },
			{ name: "IPC4", description: "Clear CPU1TOCPU2IPCFLG.IPC4 Flag", size: "1", shift: "4", mask: "0x10" },
			{ name: "IPC5", description: "Clear CPU1TOCPU2IPCFLG.IPC5 Flag", size: "1", shift: "5", mask: "0x20" },
			{ name: "IPC6", description: "Clear CPU1TOCPU2IPCFLG.IPC6 Flag", size: "1", shift: "6", mask: "0x40" },
			{ name: "IPC7", description: "Clear CPU1TOCPU2IPCFLG.IPC7 Flag", size: "1", shift: "7", mask: "0x80" },
			{ name: "IPC8", description: "Clear CPU1TOCPU2IPCFLG.IPC8 Flag", size: "1", shift: "8", mask: "0x100" },
			{ name: "IPC9", description: "Clear CPU1TOCPU2IPCFLG.IPC9 Flag", size: "1", shift: "9", mask: "0x200" },
			{ name: "IPC10", description: "Clear CPU1TOCPU2IPCFLG.IPC10 Flag", size: "1", shift: "10", mask: "0x400" },
			{ name: "IPC11", description: "Clear CPU1TOCPU2IPCFLG.IPC11 Flag", size: "1", shift: "11", mask: "0x800" },
			{ name: "IPC12", description: "Clear CPU1TOCPU2IPCFLG.IPC12 Flag", size: "1", shift: "12", mask: "0x1000" },
			{ name: "IPC13", description: "Clear CPU1TOCPU2IPCFLG.IPC13 Flag", size: "1", shift: "13", mask: "0x2000" },
			{ name: "IPC14", description: "Clear CPU1TOCPU2IPCFLG.IPC14 Flag", size: "1", shift: "14", mask: "0x4000" },
			{ name: "IPC15", description: "Clear CPU1TOCPU2IPCFLG.IPC15 Flag", size: "1", shift: "15", mask: "0x8000" },
			{ name: "IPC16", description: "Clear CPU1TOCPU2IPCFLG.IPC16 Flag", size: "1", shift: "16", mask: "0x10000" },
			{ name: "IPC17", description: "Clear CPU1TOCPU2IPCFLG.IPC17 Flag", size: "1", shift: "17", mask: "0x20000" },
			{ name: "IPC18", description: "Clear CPU1TOCPU2IPCFLG.IPC18 Flag", size: "1", shift: "18", mask: "0x40000" },
			{ name: "IPC19", description: "Clear CPU1TOCPU2IPCFLG.IPC19 Flag", size: "1", shift: "19", mask: "0x80000" },
			{ name: "IPC20", description: "Clear CPU1TOCPU2IPCFLG.IPC20 Flag", size: "1", shift: "20", mask: "0x100000" },
			{ name: "IPC21", description: "Clear CPU1TOCPU2IPCFLG.IPC21 Flag", size: "1", shift: "21", mask: "0x200000" },
			{ name: "IPC22", description: "Clear CPU1TOCPU2IPCFLG.IPC22 Flag", size: "1", shift: "22", mask: "0x400000" },
			{ name: "IPC23", description: "Clear CPU1TOCPU2IPCFLG.IPC23 Flag", size: "1", shift: "23", mask: "0x800000" },
			{ name: "IPC24", description: "Clear CPU1TOCPU2IPCFLG.IPC24 Flag", size: "1", shift: "24", mask: "0x1000000" },
			{ name: "IPC25", description: "Clear CPU1TOCPU2IPCFLG.IPC25 Flag", size: "1", shift: "25", mask: "0x2000000" },
			{ name: "IPC26", description: "Clear CPU1TOCPU2IPCFLG.IPC26 Flag", size: "1", shift: "26", mask: "0x4000000" },
			{ name: "IPC27", description: "Clear CPU1TOCPU2IPCFLG.IPC27 Flag", size: "1", shift: "27", mask: "0x8000000" },
			{ name: "IPC28", description: "Clear CPU1TOCPU2IPCFLG.IPC28 Flag", size: "1", shift: "28", mask: "0x10000000" },
			{ name: "IPC29", description: "Clear CPU1TOCPU2IPCFLG.IPC29 Flag", size: "1", shift: "29", mask: "0x20000000" },
			{ name: "IPC30", description: "Clear CPU1TOCPU2IPCFLG.IPC30 Flag", size: "1", shift: "30", mask: "0x40000000" },
			{ name: "IPC31", description: "Clear CPU1TOCPU2IPCFLG.IPC31 Flag", size: "1", shift: "31", mask: "0x80000000" },
		]
	},
	{ name: "CPU1TOCPU2IPCFLG", description: "CPU1TOCPU2IPCFLG Register", offset: "0x8", size: "32",
		bits: [
			{ name: "IPC0", description: "CPU1 to CPU2 IPC0 Flag Status", size: "1", shift: "0", mask: "0x1" },
			{ name: "IPC1", description: "CPU1 to CPU2 IPC1 Flag Status", size: "1", shift: "1", mask: "0x2" },
			{ name: "IPC2", description: "CPU1 to CPU2 IPC2 Flag Status", size: "1", shift: "2", mask: "0x4" },
			{ name: "IPC3", description: "CPU1 to CPU2 IPC3 Flag Status", size: "1", shift: "3", mask: "0x8" },
			{ name: "IPC4", description: "CPU1 to CPU2 IPC4 Flag Status", size: "1", shift: "4", mask: "0x10" },
			{ name: "IPC5", description: "CPU1 to CPU2 IPC5 Flag Status", size: "1", shift: "5", mask: "0x20" },
			{ name: "IPC6", description: "CPU1 to CPU2 IPC6 Flag Status", size: "1", shift: "6", mask: "0x40" },
			{ name: "IPC7", description: "CPU1 to CPU2 IPC7 Flag Status", size: "1", shift: "7", mask: "0x80" },
			{ name: "IPC8", description: "CPU1 to CPU2 IPC8 Flag Status", size: "1", shift: "8", mask: "0x100" },
			{ name: "IPC9", description: "CPU1 to CPU2 IPC9 Flag Status", size: "1", shift: "9", mask: "0x200" },
			{ name: "IPC10", description: "CPU1 to CPU2 IPC10 Flag Status", size: "1", shift: "10", mask: "0x400" },
			{ name: "IPC11", description: "CPU1 to CPU2 IPC11 Flag Status", size: "1", shift: "11", mask: "0x800" },
			{ name: "IPC12", description: "CPU1 to CPU2 IPC12 Flag Status", size: "1", shift: "12", mask: "0x1000" },
			{ name: "IPC13", description: "CPU1 to CPU2 IPC13 Flag Status", size: "1", shift: "13", mask: "0x2000" },
			{ name: "IPC14", description: "CPU1 to CPU2 IPC14 Flag Status", size: "1", shift: "14", mask: "0x4000" },
			{ name: "IPC15", description: "CPU1 to CPU2 IPC15 Flag Status", size: "1", shift: "15", mask: "0x8000" },
			{ name: "IPC16", description: "CPU1 to CPU2 IPC16 Flag Status", size: "1", shift: "16", mask: "0x10000" },
			{ name: "IPC17", description: "CPU1 to CPU2 IPC17 Flag Status", size: "1", shift: "17", mask: "0x20000" },
			{ name: "IPC18", description: "CPU1 to CPU2 IPC18 Flag Status", size: "1", shift: "18", mask: "0x40000" },
			{ name: "IPC19", description: "CPU1 to CPU2 IPC19 Flag Status", size: "1", shift: "19", mask: "0x80000" },
			{ name: "IPC20", description: "CPU1 to CPU2 IPC20 Flag Status", size: "1", shift: "20", mask: "0x100000" },
			{ name: "IPC21", description: "CPU1 to CPU2 IPC21 Flag Status", size: "1", shift: "21", mask: "0x200000" },
			{ name: "IPC22", description: "CPU1 to CPU2 IPC22 Flag Status", size: "1", shift: "22", mask: "0x400000" },
			{ name: "IPC23", description: "CPU1 to CPU2 IPC23 Flag Status", size: "1", shift: "23", mask: "0x800000" },
			{ name: "IPC24", description: "CPU1 to CPU2 IPC24 Flag Status", size: "1", shift: "24", mask: "0x1000000" },
			{ name: "IPC25", description: "CPU1 to CPU2 IPC25 Flag Status", size: "1", shift: "25", mask: "0x2000000" },
			{ name: "IPC26", description: "CPU1 to CPU2 IPC26 Flag Status", size: "1", shift: "26", mask: "0x4000000" },
			{ name: "IPC27", description: "CPU1 to CPU2 IPC27 Flag Status", size: "1", shift: "27", mask: "0x8000000" },
			{ name: "IPC28", description: "CPU1 to CPU2 IPC28 Flag Status", size: "1", shift: "28", mask: "0x10000000" },
			{ name: "IPC29", description: "CPU1 to CPU2 IPC29 Flag Status", size: "1", shift: "29", mask: "0x20000000" },
			{ name: "IPC30", description: "CPU1 to CPU2 IPC30 Flag Status", size: "1", shift: "30", mask: "0x40000000" },
			{ name: "IPC31", description: "CPU1 to CPU2 IPC31 Flag Status", size: "1", shift: "31", mask: "0x80000000" },
		]
	},
	{ name: "IPCCOUNTERL", description: "IPCCOUNTERL Register", offset: "0xC", size: "32",
		bits: [
		]
	},
	{ name: "IPCCOUNTERH", description: "IPCCOUNTERH Register", offset: "0xE", size: "32",
		bits: [
		]
	},
	{ name: "CPU1TOCPU2IPCSENDCOM", description: "CPU1TOCPU2IPCSENDCOM Register", offset: "0x10", size: "32",
		bits: [
		]
	},
	{ name: "CPU1TOCPU2IPCSENDADDR", description: "CPU1TOCPU2IPCSENDADDR Register", offset: "0x12", size: "32",
		bits: [
		]
	},
	{ name: "CPU1TOCPU2IPCSENDDATA", description: "CPU1TOCPU2IPCSENDDATA Register", offset: "0x14", size: "32",
		bits: [
		]
	},
	{ name: "CPU2TOCPU1IPCREPLY", description: "CPU2TOCPU1IPCREPLY Register", offset: "0x16", size: "32",
		bits: [
		]
	},
	{ name: "CPU2TOCPU1IPCRECVCOM", description: "CPU2TOCPU1IPCRECVCOM Register", offset: "0x18", size: "32",
		bits: [
		]
	},
	{ name: "CPU2TOCPU1IPCRECVADDR", description: "CPU2TOCPU1IPCRECVADDR Register", offset: "0x1A", size: "32",
		bits: [
		]
	},
	{ name: "CPU2TOCPU1IPCRECVDATA", description: "CPU2TOCPU1IPCRECVDATA Register", offset: "0x1C", size: "32",
		bits: [
		]
	},
	{ name: "CPU1TOCPU2IPCREPLY", description: "CPU1TOCPU2IPCREPLY Register", offset: "0x1E", size: "32",
		bits: [
		]
	},
	{ name: "CPU2TOCPU1IPCBOOTSTS", description: "CPU2TOCPU1IPCBOOTSTS Register", offset: "0x20", size: "32",
		bits: [
		]
	},
	{ name: "CPU1TOCPU2IPCBOOTMODE", description: "CPU1TOCPU2IPCBOOTMODE Register", offset: "0x22", size: "32",
		bits: [
		]
	},
	{ name: "FLASHCTLSEM", description: "FLASHCTLSEM Register", offset: "0x24", size: "32",
		bits: [
			{ name: "SEM", description: "Flash Controller Access Semaphore between CPU1 and CPU2", size: "2", shift: "0", mask: "0x3" },
			{ name: "KEY", description: "Key Qualifier for writes to this register", size: "16", shift: "16", mask: "0xFFFF0000" },
		]
	},
	{ name: "CPU2TOCPU1IPCACK", description: "CPU2TOCPU1IPCACK Register", offset: "0x0", size: "32",
		bits: [
			{ name: "IPC0", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC0 bit", size: "1", shift: "0", mask: "0x1" },
			{ name: "IPC1", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC1 bit", size: "1", shift: "1", mask: "0x2" },
			{ name: "IPC2", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC2 bit", size: "1", shift: "2", mask: "0x4" },
			{ name: "IPC3", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC3 bit", size: "1", shift: "3", mask: "0x8" },
			{ name: "IPC4", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC4 bit", size: "1", shift: "4", mask: "0x10" },
			{ name: "IPC5", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC5 bit", size: "1", shift: "5", mask: "0x20" },
			{ name: "IPC6", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC6 bit", size: "1", shift: "6", mask: "0x40" },
			{ name: "IPC7", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC7 bit", size: "1", shift: "7", mask: "0x80" },
			{ name: "IPC8", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC8 bit", size: "1", shift: "8", mask: "0x100" },
			{ name: "IPC9", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC9 bit", size: "1", shift: "9", mask: "0x200" },
			{ name: "IPC10", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC10 bit", size: "1", shift: "10", mask: "0x400" },
			{ name: "IPC11", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC11 bit", size: "1", shift: "11", mask: "0x800" },
			{ name: "IPC12", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC12 bit", size: "1", shift: "12", mask: "0x1000" },
			{ name: "IPC13", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC13 bit", size: "1", shift: "13", mask: "0x2000" },
			{ name: "IPC14", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC14 bit", size: "1", shift: "14", mask: "0x4000" },
			{ name: "IPC15", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC15 bit", size: "1", shift: "15", mask: "0x8000" },
			{ name: "IPC16", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC16 bit", size: "1", shift: "16", mask: "0x10000" },
			{ name: "IPC17", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC17 bit", size: "1", shift: "17", mask: "0x20000" },
			{ name: "IPC18", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC18 bit", size: "1", shift: "18", mask: "0x40000" },
			{ name: "IPC19", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC19 bit", size: "1", shift: "19", mask: "0x80000" },
			{ name: "IPC20", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC20 bit", size: "1", shift: "20", mask: "0x100000" },
			{ name: "IPC21", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC21 bit", size: "1", shift: "21", mask: "0x200000" },
			{ name: "IPC22", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC22 bit", size: "1", shift: "22", mask: "0x400000" },
			{ name: "IPC23", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC23 bit", size: "1", shift: "23", mask: "0x800000" },
			{ name: "IPC24", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC24 bit", size: "1", shift: "24", mask: "0x1000000" },
			{ name: "IPC25", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC25 bit", size: "1", shift: "25", mask: "0x2000000" },
			{ name: "IPC26", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC26 bit", size: "1", shift: "26", mask: "0x4000000" },
			{ name: "IPC27", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC27 bit", size: "1", shift: "27", mask: "0x8000000" },
			{ name: "IPC28", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC28 bit", size: "1", shift: "28", mask: "0x10000000" },
			{ name: "IPC29", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC29 bit", size: "1", shift: "29", mask: "0x20000000" },
			{ name: "IPC30", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC30 bit", size: "1", shift: "30", mask: "0x40000000" },
			{ name: "IPC31", description: "Acknowledgement from CPU2 to CPU1TOCPU2IPCFLG.IPC31 bit", size: "1", shift: "31", mask: "0x80000000" },
		]
	},
	{ name: "CPU1TOCPU2IPCSTS", description: "CPU1TOCPU2IPCSTS Register", offset: "0x2", size: "32",
		bits: [
			{ name: "IPC0", description: "IPC0 Request from  CPU1 to CPU2", size: "1", shift: "0", mask: "0x1" },
			{ name: "IPC1", description: "IPC1 Request from  CPU1 to CPU2", size: "1", shift: "1", mask: "0x2" },
			{ name: "IPC2", description: "IPC2 Request from  CPU1 to CPU2", size: "1", shift: "2", mask: "0x4" },
			{ name: "IPC3", description: "IPC3 Request from  CPU1 to CPU2", size: "1", shift: "3", mask: "0x8" },
			{ name: "IPC4", description: "IPC4 Request from  CPU1 to CPU2", size: "1", shift: "4", mask: "0x10" },
			{ name: "IPC5", description: "IPC5 Request from  CPU1 to CPU2", size: "1", shift: "5", mask: "0x20" },
			{ name: "IPC6", description: "IPC6 Request from  CPU1 to CPU2", size: "1", shift: "6", mask: "0x40" },
			{ name: "IPC7", description: "IPC7 Request from  CPU1 to CPU2", size: "1", shift: "7", mask: "0x80" },
			{ name: "IPC8", description: "IPC8 Request from  CPU1 to CPU2", size: "1", shift: "8", mask: "0x100" },
			{ name: "IPC9", description: "IPC9 Request from  CPU1 to CPU2", size: "1", shift: "9", mask: "0x200" },
			{ name: "IPC10", description: "IPC10 Request from  CPU1 to CPU2", size: "1", shift: "10", mask: "0x400" },
			{ name: "IPC11", description: "IPC11 Request from  CPU1 to CPU2", size: "1", shift: "11", mask: "0x800" },
			{ name: "IPC12", description: "IPC12 Request from  CPU1 to CPU2", size: "1", shift: "12", mask: "0x1000" },
			{ name: "IPC13", description: "IPC13 Request from  CPU1 to CPU2", size: "1", shift: "13", mask: "0x2000" },
			{ name: "IPC14", description: "IPC14 Request from  CPU1 to CPU2", size: "1", shift: "14", mask: "0x4000" },
			{ name: "IPC15", description: "IPC15 Request from  CPU1 to CPU2", size: "1", shift: "15", mask: "0x8000" },
			{ name: "IPC16", description: "IPC16 Request from  CPU1 to CPU2", size: "1", shift: "16", mask: "0x10000" },
			{ name: "IPC17", description: "IPC17 Request from  CPU1 to CPU2", size: "1", shift: "17", mask: "0x20000" },
			{ name: "IPC18", description: "IPC18 Request from  CPU1 to CPU2", size: "1", shift: "18", mask: "0x40000" },
			{ name: "IPC19", description: "IPC19 Request from  CPU1 to CPU2", size: "1", shift: "19", mask: "0x80000" },
			{ name: "IPC20", description: "IPC20 Request from  CPU1 to CPU2", size: "1", shift: "20", mask: "0x100000" },
			{ name: "IPC21", description: "IPC21 Request from  CPU1 to CPU2", size: "1", shift: "21", mask: "0x200000" },
			{ name: "IPC22", description: "IPC22 Request from  CPU1 to CPU2", size: "1", shift: "22", mask: "0x400000" },
			{ name: "IPC23", description: "IPC23 Request from  CPU1 to CPU2", size: "1", shift: "23", mask: "0x800000" },
			{ name: "IPC24", description: "IPC24 Request from  CPU1 to CPU2", size: "1", shift: "24", mask: "0x1000000" },
			{ name: "IPC25", description: "IPC25 Request from  CPU1 to CPU2", size: "1", shift: "25", mask: "0x2000000" },
			{ name: "IPC26", description: "IPC26 Request from  CPU1 to CPU2", size: "1", shift: "26", mask: "0x4000000" },
			{ name: "IPC27", description: "IPC27 Request from  CPU1 to CPU2", size: "1", shift: "27", mask: "0x8000000" },
			{ name: "IPC28", description: "IPC28 Request from  CPU1 to CPU2", size: "1", shift: "28", mask: "0x10000000" },
			{ name: "IPC29", description: "IPC29 Request from  CPU1 to CPU2", size: "1", shift: "29", mask: "0x20000000" },
			{ name: "IPC30", description: "IPC30 Request from  CPU1 to CPU2", size: "1", shift: "30", mask: "0x40000000" },
			{ name: "IPC31", description: "IPC31 Request from  CPU1 to CPU2", size: "1", shift: "31", mask: "0x80000000" },
		]
	},
	{ name: "CPU2TOCPU1IPCSET", description: "CPU2TOCPU1IPCSET Register", offset: "0x4", size: "32",
		bits: [
			{ name: "IPC0", description: "Set CPU2TOCPU1IPCFLG.IPC0 Flag", size: "1", shift: "0", mask: "0x1" },
			{ name: "IPC1", description: "Set CPU2TOCPU1IPCFLG.IPC1 Flag", size: "1", shift: "1", mask: "0x2" },
			{ name: "IPC2", description: "Set CPU2TOCPU1IPCFLG.IPC2 Flag", size: "1", shift: "2", mask: "0x4" },
			{ name: "IPC3", description: "Set CPU2TOCPU1IPCFLG.IPC3 Flag", size: "1", shift: "3", mask: "0x8" },
			{ name: "IPC4", description: "Set CPU2TOCPU1IPCFLG.IPC4 Flag", size: "1", shift: "4", mask: "0x10" },
			{ name: "IPC5", description: "Set CPU2TOCPU1IPCFLG.IPC5 Flag", size: "1", shift: "5", mask: "0x20" },
			{ name: "IPC6", description: "Set CPU2TOCPU1IPCFLG.IPC6 Flag", size: "1", shift: "6", mask: "0x40" },
			{ name: "IPC7", description: "Set CPU2TOCPU1IPCFLG.IPC7 Flag", size: "1", shift: "7", mask: "0x80" },
			{ name: "IPC8", description: "Set CPU2TOCPU1IPCFLG.IPC8 Flag", size: "1", shift: "8", mask: "0x100" },
			{ name: "IPC9", description: "Set CPU2TOCPU1IPCFLG.IPC9 Flag", size: "1", shift: "9", mask: "0x200" },
			{ name: "IPC10", description: "Set CPU2TOCPU1IPCFLG.IPC10 Flag", size: "1", shift: "10", mask: "0x400" },
			{ name: "IPC11", description: "Set CPU2TOCPU1IPCFLG.IPC11 Flag", size: "1", shift: "11", mask: "0x800" },
			{ name: "IPC12", description: "Set CPU2TOCPU1IPCFLG.IPC12 Flag", size: "1", shift: "12", mask: "0x1000" },
			{ name: "IPC13", description: "Set CPU2TOCPU1IPCFLG.IPC13 Flag", size: "1", shift: "13", mask: "0x2000" },
			{ name: "IPC14", description: "Set CPU2TOCPU1IPCFLG.IPC14 Flag", size: "1", shift: "14", mask: "0x4000" },
			{ name: "IPC15", description: "Set CPU2TOCPU1IPCFLG.IPC15 Flag", size: "1", shift: "15", mask: "0x8000" },
			{ name: "IPC16", description: "Set CPU2TOCPU1IPCFLG.IPC16 Flag", size: "1", shift: "16", mask: "0x10000" },
			{ name: "IPC17", description: "Set CPU2TOCPU1IPCFLG.IPC17 Flag", size: "1", shift: "17", mask: "0x20000" },
			{ name: "IPC18", description: "Set CPU2TOCPU1IPCFLG.IPC18 Flag", size: "1", shift: "18", mask: "0x40000" },
			{ name: "IPC19", description: "Set CPU2TOCPU1IPCFLG.IPC19 Flag", size: "1", shift: "19", mask: "0x80000" },
			{ name: "IPC20", description: "Set CPU2TOCPU1IPCFLG.IPC20 Flag", size: "1", shift: "20", mask: "0x100000" },
			{ name: "IPC21", description: "Set CPU2TOCPU1IPCFLG.IPC21 Flag", size: "1", shift: "21", mask: "0x200000" },
			{ name: "IPC22", description: "Set CPU2TOCPU1IPCFLG.IPC22 Flag", size: "1", shift: "22", mask: "0x400000" },
			{ name: "IPC23", description: "Set CPU2TOCPU1IPCFLG.IPC23 Flag", size: "1", shift: "23", mask: "0x800000" },
			{ name: "IPC24", description: "Set CPU2TOCPU1IPCFLG.IPC24 Flag", size: "1", shift: "24", mask: "0x1000000" },
			{ name: "IPC25", description: "Set CPU2TOCPU1IPCFLG.IPC25 Flag", size: "1", shift: "25", mask: "0x2000000" },
			{ name: "IPC26", description: "Set CPU2TOCPU1IPCFLG.IPC26 Flag", size: "1", shift: "26", mask: "0x4000000" },
			{ name: "IPC27", description: "Set CPU2TOCPU1IPCFLG.IPC27 Flag", size: "1", shift: "27", mask: "0x8000000" },
			{ name: "IPC28", description: "Set CPU2TOCPU1IPCFLG.IPC28 Flag", size: "1", shift: "28", mask: "0x10000000" },
			{ name: "IPC29", description: "Set CPU2TOCPU1IPCFLG.IPC29 Flag", size: "1", shift: "29", mask: "0x20000000" },
			{ name: "IPC30", description: "Set CPU2TOCPU1IPCFLG.IPC30 Flag", size: "1", shift: "30", mask: "0x40000000" },
			{ name: "IPC31", description: "Set CPU2TOCPU1IPCFLG.IPC31 Flag", size: "1", shift: "31", mask: "0x80000000" },
		]
	},
	{ name: "CPU2TOCPU1IPCCLR", description: "CPU2TOCPU1IPCCLR Register", offset: "0x6", size: "32",
		bits: [
			{ name: "IPC0", description: "Clear CPU2TOCPU1IPCFLG.IPC0 Flag", size: "1", shift: "0", mask: "0x1" },
			{ name: "IPC1", description: "Clear CPU2TOCPU1IPCFLG.IPC1 Flag", size: "1", shift: "1", mask: "0x2" },
			{ name: "IPC2", description: "Clear CPU2TOCPU1IPCFLG.IPC2 Flag", size: "1", shift: "2", mask: "0x4" },
			{ name: "IPC3", description: "Clear CPU2TOCPU1IPCFLG.IPC3 Flag", size: "1", shift: "3", mask: "0x8" },
			{ name: "IPC4", description: "Clear CPU2TOCPU1IPCFLG.IPC4 Flag", size: "1", shift: "4", mask: "0x10" },
			{ name: "IPC5", description: "Clear CPU2TOCPU1IPCFLG.IPC5 Flag", size: "1", shift: "5", mask: "0x20" },
			{ name: "IPC6", description: "Clear CPU2TOCPU1IPCFLG.IPC6 Flag", size: "1", shift: "6", mask: "0x40" },
			{ name: "IPC7", description: "Clear CPU2TOCPU1IPCFLG.IPC7 Flag", size: "1", shift: "7", mask: "0x80" },
			{ name: "IPC8", description: "Clear CPU2TOCPU1IPCFLG.IPC8 Flag", size: "1", shift: "8", mask: "0x100" },
			{ name: "IPC9", description: "Clear CPU2TOCPU1IPCFLG.IPC9 Flag", size: "1", shift: "9", mask: "0x200" },
			{ name: "IPC10", description: "Clear CPU2TOCPU1IPCFLG.IPC10 Flag", size: "1", shift: "10", mask: "0x400" },
			{ name: "IPC11", description: "Clear CPU2TOCPU1IPCFLG.IPC11 Flag", size: "1", shift: "11", mask: "0x800" },
			{ name: "IPC12", description: "Clear CPU2TOCPU1IPCFLG.IPC12 Flag", size: "1", shift: "12", mask: "0x1000" },
			{ name: "IPC13", description: "Clear CPU2TOCPU1IPCFLG.IPC13 Flag", size: "1", shift: "13", mask: "0x2000" },
			{ name: "IPC14", description: "Clear CPU2TOCPU1IPCFLG.IPC14 Flag", size: "1", shift: "14", mask: "0x4000" },
			{ name: "IPC15", description: "Clear CPU2TOCPU1IPCFLG.IPC15 Flag", size: "1", shift: "15", mask: "0x8000" },
			{ name: "IPC16", description: "Clear CPU2TOCPU1IPCFLG.IPC16 Flag", size: "1", shift: "16", mask: "0x10000" },
			{ name: "IPC17", description: "Clear CPU2TOCPU1IPCFLG.IPC17 Flag", size: "1", shift: "17", mask: "0x20000" },
			{ name: "IPC18", description: "Clear CPU2TOCPU1IPCFLG.IPC18 Flag", size: "1", shift: "18", mask: "0x40000" },
			{ name: "IPC19", description: "Clear CPU2TOCPU1IPCFLG.IPC19 Flag", size: "1", shift: "19", mask: "0x80000" },
			{ name: "IPC20", description: "Clear CPU2TOCPU1IPCFLG.IPC20 Flag", size: "1", shift: "20", mask: "0x100000" },
			{ name: "IPC21", description: "Clear CPU2TOCPU1IPCFLG.IPC21 Flag", size: "1", shift: "21", mask: "0x200000" },
			{ name: "IPC22", description: "Clear CPU2TOCPU1IPCFLG.IPC22 Flag", size: "1", shift: "22", mask: "0x400000" },
			{ name: "IPC23", description: "Clear CPU2TOCPU1IPCFLG.IPC23 Flag", size: "1", shift: "23", mask: "0x800000" },
			{ name: "IPC24", description: "Clear CPU2TOCPU1IPCFLG.IPC24 Flag", size: "1", shift: "24", mask: "0x1000000" },
			{ name: "IPC25", description: "Clear CPU2TOCPU1IPCFLG.IPC25 Flag", size: "1", shift: "25", mask: "0x2000000" },
			{ name: "IPC26", description: "Clear CPU2TOCPU1IPCFLG.IPC26 Flag", size: "1", shift: "26", mask: "0x4000000" },
			{ name: "IPC27", description: "Clear CPU2TOCPU1IPCFLG.IPC27 Flag", size: "1", shift: "27", mask: "0x8000000" },
			{ name: "IPC28", description: "Clear CPU2TOCPU1IPCFLG.IPC28 Flag", size: "1", shift: "28", mask: "0x10000000" },
			{ name: "IPC29", description: "Clear CPU2TOCPU1IPCFLG.IPC29 Flag", size: "1", shift: "29", mask: "0x20000000" },
			{ name: "IPC30", description: "Clear CPU2TOCPU1IPCFLG.IPC30 Flag", size: "1", shift: "30", mask: "0x40000000" },
			{ name: "IPC31", description: "Clear CPU2TOCPU1IPCFLG.IPC31 Flag", size: "1", shift: "31", mask: "0x80000000" },
		]
	},
	{ name: "CPU2TOCPU1IPCFLG", description: "CPU2TOCPU1IPCFLG Register", offset: "0x8", size: "32",
		bits: [
			{ name: "IPC0", description: "CPU2 to CPU1 IPC0 Flag Status", size: "1", shift: "0", mask: "0x1" },
			{ name: "IPC1", description: "CPU2 to CPU1 IPC1 Flag Status", size: "1", shift: "1", mask: "0x2" },
			{ name: "IPC2", description: "CPU2 to CPU1 IPC2 Flag Status", size: "1", shift: "2", mask: "0x4" },
			{ name: "IPC3", description: "CPU2 to CPU1 IPC3 Flag Status", size: "1", shift: "3", mask: "0x8" },
			{ name: "IPC4", description: "CPU2 to CPU1 IPC4 Flag Status", size: "1", shift: "4", mask: "0x10" },
			{ name: "IPC5", description: "CPU2 to CPU1 IPC5 Flag Status", size: "1", shift: "5", mask: "0x20" },
			{ name: "IPC6", description: "CPU2 to CPU1 IPC6 Flag Status", size: "1", shift: "6", mask: "0x40" },
			{ name: "IPC7", description: "CPU2 to CPU1 IPC7 Flag Status", size: "1", shift: "7", mask: "0x80" },
			{ name: "IPC8", description: "CPU2 to CPU1 IPC8 Flag Status", size: "1", shift: "8", mask: "0x100" },
			{ name: "IPC9", description: "CPU2 to CPU1 IPC9 Flag Status", size: "1", shift: "9", mask: "0x200" },
			{ name: "IPC10", description: "CPU2 to CPU1 IPC10 Flag Status", size: "1", shift: "10", mask: "0x400" },
			{ name: "IPC11", description: "CPU2 to CPU1 IPC11 Flag Status", size: "1", shift: "11", mask: "0x800" },
			{ name: "IPC12", description: "CPU2 to CPU1 IPC12 Flag Status", size: "1", shift: "12", mask: "0x1000" },
			{ name: "IPC13", description: "CPU2 to CPU1 IPC13 Flag Status", size: "1", shift: "13", mask: "0x2000" },
			{ name: "IPC14", description: "CPU2 to CPU1 IPC14 Flag Status", size: "1", shift: "14", mask: "0x4000" },
			{ name: "IPC15", description: "CPU2 to CPU1 IPC15 Flag Status", size: "1", shift: "15", mask: "0x8000" },
			{ name: "IPC16", description: "CPU2 to CPU1 IPC16 Flag Status", size: "1", shift: "16", mask: "0x10000" },
			{ name: "IPC17", description: "CPU2 to CPU1 IPC17 Flag Status", size: "1", shift: "17", mask: "0x20000" },
			{ name: "IPC18", description: "CPU2 to CPU1 IPC18 Flag Status", size: "1", shift: "18", mask: "0x40000" },
			{ name: "IPC19", description: "CPU2 to CPU1 IPC19 Flag Status", size: "1", shift: "19", mask: "0x80000" },
			{ name: "IPC20", description: "CPU2 to CPU1 IPC20 Flag Status", size: "1", shift: "20", mask: "0x100000" },
			{ name: "IPC21", description: "CPU2 to CPU1 IPC21 Flag Status", size: "1", shift: "21", mask: "0x200000" },
			{ name: "IPC22", description: "CPU2 to CPU1 IPC22 Flag Status", size: "1", shift: "22", mask: "0x400000" },
			{ name: "IPC23", description: "CPU2 to CPU1 IPC23 Flag Status", size: "1", shift: "23", mask: "0x800000" },
			{ name: "IPC24", description: "CPU2 to CPU1 IPC24 Flag Status", size: "1", shift: "24", mask: "0x1000000" },
			{ name: "IPC25", description: "CPU2 to CPU1 IPC25 Flag Status", size: "1", shift: "25", mask: "0x2000000" },
			{ name: "IPC26", description: "CPU2 to CPU1 IPC26 Flag Status", size: "1", shift: "26", mask: "0x4000000" },
			{ name: "IPC27", description: "CPU2 to CPU1 IPC27 Flag Status", size: "1", shift: "27", mask: "0x8000000" },
			{ name: "IPC28", description: "CPU2 to CPU1 IPC28 Flag Status", size: "1", shift: "28", mask: "0x10000000" },
			{ name: "IPC29", description: "CPU2 to CPU1 IPC29 Flag Status", size: "1", shift: "29", mask: "0x20000000" },
			{ name: "IPC30", description: "CPU2 to CPU1 IPC30 Flag Status", size: "1", shift: "30", mask: "0x40000000" },
			{ name: "IPC31", description: "CPU2 to CPU1 IPC31 Flag Status", size: "1", shift: "31", mask: "0x80000000" },
		]
	},
	{ name: "IPCCOUNTERL", description: "IPCCOUNTERL Register", offset: "0xC", size: "32",
		bits: [
		]
	},
	{ name: "IPCCOUNTERH", description: "IPCCOUNTERH Register", offset: "0xE", size: "32",
		bits: [
		]
	},
	{ name: "CPU1TOCPU2IPCRECVCOM", description: "CPU1TOCPU2IPCRECVCOM Register", offset: "0x10", size: "32",
		bits: [
		]
	},
	{ name: "CPU1TOCPU2IPCRECVADDR", description: "CPU1TOCPU2IPCRECVADDR Register", offset: "0x12", size: "32",
		bits: [
		]
	},
	{ name: "CPU1TOCPU2IPCRECVDATA", description: "CPU1TOCPU2IPCRECVDATA Register", offset: "0x14", size: "32",
		bits: [
		]
	},
	{ name: "CPU2TOCPU1IPCREPLY", description: "CPU2TOCPU1IPCREPLY Register", offset: "0x16", size: "32",
		bits: [
		]
	},
	{ name: "CPU2TOCPU1IPCSENDCOM", description: "CPU2TOCPU1IPCSENDCOM Register", offset: "0x18", size: "32",
		bits: [
		]
	},
	{ name: "CPU2TOCPU1IPCSENDADDR", description: "CPU2TOCPU1IPCSENDADDR Register", offset: "0x1A", size: "32",
		bits: [
		]
	},
	{ name: "CPU2TOCPU1IPCSENDDATA", description: "CPU2TOCPU1IPCSENDDATA Register", offset: "0x1C", size: "32",
		bits: [
		]
	},
	{ name: "CPU1TOCPU2IPCREPLY", description: "CPU1TOCPU2IPCREPLY Register", offset: "0x1E", size: "32",
		bits: [
		]
	},
	{ name: "CPU2TOCPU1IPCBOOTSTS", description: "CPU2TOCPU1IPCBOOTSTS Register", offset: "0x20", size: "32",
		bits: [
		]
	},
	{ name: "CPU1TOCPU2IPCBOOTMODE", description: "CPU1TOCPU2IPCBOOTMODE Register", offset: "0x22", size: "32",
		bits: [
		]
	},
	{ name: "FLASHCTLSEM", description: "FLASHCTLSEM Register", offset: "0x24", size: "32",
		bits: [
			{ name: "SEM", description: "Flash Controller Access Semaphore between CPU1 and CPU2", size: "2", shift: "0", mask: "0x3" },
			{ name: "KEY", description: "Key Qualifier for writes to this register", size: "16", shift: "16", mask: "0xFFFF0000" },
		]
	},
];
module.exports = {
	ipcRegisters: IPC_REGISTERS,
}
