// Seed: 3608061198
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4
);
  wire id_6;
  bit  id_7;
  always begin : LABEL_0
    if (-1) id_7 <= id_4;
  end
  logic id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd54
) (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2
);
  assign id_0 = -1'd0 + -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_7 = 0;
  logic _id_4;
  ;
  wire [id_4 : -1] id_5;
endmodule
