// Seed: 2571655176
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6
);
  wire id_8;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  tri1  id_4,
    input  uwire id_5,
    output tri   id_6,
    output tri   id_7
);
  module_0(
      id_2, id_6, id_6, id_0, id_3, id_4, id_5
  );
  pmos (1'b0);
  assign id_6 = 1'b0;
  id_9(
      .id_0(1), .id_1((id_2)), .id_2(id_0), .id_3(id_1), .id_4(id_5)
  );
endmodule
