ARM GAS  /tmp/ccvDrpk1.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MPU_Config,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MPU_Config:
  26              	.LFB147:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccvDrpk1.s 			page 2


  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MPU_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** /*
  61:Core/Src/main.c **** // Quick and dirty delay
  62:Core/Src/main.c **** static void delay (unsigned int time) {
  63:Core/Src/main.c ****     for (unsigned int i = 0; i < time; i++)
  64:Core/Src/main.c ****         for (volatile unsigned int j = 0; j < 2000; j++);
  65:Core/Src/main.c **** }
  66:Core/Src/main.c **** */
  67:Core/Src/main.c **** /**
  68:Core/Src/main.c ****   * @brief  The application entry point.
  69:Core/Src/main.c ****   * @retval int
  70:Core/Src/main.c ****   */
  71:Core/Src/main.c **** int main(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c ****   static GPIO_InitTypeDef  GPIO_InitStruct;
  74:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
  79:Core/Src/main.c ****   MPU_Config();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  84:Core/Src/main.c ****   HAL_Init();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END Init */
  89:Core/Src/main.c **** 
ARM GAS  /tmp/ccvDrpk1.s 			page 3


  90:Core/Src/main.c ****   /* Configure the system clock */
  91:Core/Src/main.c ****   SystemClock_Config();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** #if 0 //test GPIOD GPIO_PIN_10 //This works.
  94:Core/Src/main.c ****   /* -1- Enable GPIO Clock (to be able to program the configuration registers) */
  95:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* -2- Configure IO in output push-pull mode to drive external LEDs */
  98:Core/Src/main.c ****   GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
  99:Core/Src/main.c ****   GPIO_InitStruct.Pull  = GPIO_PULLUP;
 100:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10;
 103:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* -3- Toggle IO in an infinite loop */
 106:Core/Src/main.c ****   while (1)
 107:Core/Src/main.c ****   {
 108:Core/Src/main.c ****     // Reset the state of pin 10 to output low
 109:Core/Src/main.c ****     GPIOD->BSRR = GPIO_BSRR_BR10;
 110:Core/Src/main.c ****     // Set the state of pin 10 to output high
 111:Core/Src/main.c ****     GPIOD->BSRR = GPIO_BSRR_BS10;
 112:Core/Src/main.c ****     //HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_10);
 113:Core/Src/main.c ****     /* Insert delay 100 ms */
 114:Core/Src/main.c ****     //HAL_Delay(10);
 115:Core/Src/main.c ****   }
 116:Core/Src/main.c **** #else
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* Initialize all configured peripherals */
 119:Core/Src/main.c ****   MX_GPIO_Init();
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Infinite loop */
 122:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 123:Core/Src/main.c ****   while (1)
 124:Core/Src/main.c ****   {
 125:Core/Src/main.c ****       // Reset the state of pin 15 to output low
 126:Core/Src/main.c ****       GPIOA->BSRR = GPIO_BSRR_BR15| GPIO_BSRR_BR10 | GPIO_BSRR_BR11;
 127:Core/Src/main.c ****       //    GPIOE->BSRR = GPIO_BSRR_BR4;
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****       //      delay(500);
 130:Core/Src/main.c ****       HAL_Delay(500);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****       // Set the state of pin 15 to output high
 133:Core/Src/main.c ****       GPIOA->BSRR = GPIO_BSRR_BS15 | GPIO_BSRR_BS10 | GPIO_BSRR_BS11;
 134:Core/Src/main.c ****       //    GPIOE->BSRR = GPIO_BSRR_BS4;
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****       //    delay(500);
 137:Core/Src/main.c ****       HAL_Delay(500);
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c **** #endif
 140:Core/Src/main.c **** }
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** /**
 143:Core/Src/main.c ****  * @brief System Clock Configuration
 144:Core/Src/main.c ****  * @retval None
 145:Core/Src/main.c ****  */
 146:Core/Src/main.c **** void SystemClock_Config(void)
ARM GAS  /tmp/ccvDrpk1.s 			page 4


 147:Core/Src/main.c **** {
 148:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 149:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /** Supply configuration update enable
 152:Core/Src/main.c ****   */
 153:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 156:Core/Src/main.c ****   */
 157:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 162:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 165:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 166:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 168:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 176:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 177:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 179:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 180:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 181:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 182:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 183:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 184:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 187:Core/Src/main.c ****   {
 188:Core/Src/main.c ****     Error_Handler();
 189:Core/Src/main.c ****   }
 190:Core/Src/main.c **** }
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /**
 193:Core/Src/main.c ****   * @brief GPIO Initialization Function
 194:Core/Src/main.c ****   * @param None
 195:Core/Src/main.c ****   * @retval None
 196:Core/Src/main.c ****   */
 197:Core/Src/main.c **** static void MX_GPIO_Init(void)
 198:Core/Src/main.c **** {
 199:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 200:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 203:Core/Src/main.c **** 
ARM GAS  /tmp/ccvDrpk1.s 			page 5


 204:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 205:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 206:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 209:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 212:Core/Src/main.c ****   //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 213:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /*Configure GPIO pin : PE4 */
 216:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_4;
 217:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 219:Core/Src/main.c ****   //GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 220:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 221:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /*Configure GPIO pins : PA10 PA11 PA15 */
 224:Core/Src/main.c **** //  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 225:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_15 | GPIO_PIN_10 | GPIO_PIN_11;
 226:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 227:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 228:Core/Src/main.c ****   //GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 229:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 230:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 235:Core/Src/main.c **** }
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c **** /* USER CODE END 4 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****  /* MPU Configuration */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** void MPU_Config(void)
 244:Core/Src/main.c **** {
  27              		.loc 1 244 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
 245:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  40              		.loc 1 245 3 view .LVU1
  41              		.loc 1 245 26 is_stmt 0 view .LVU2
ARM GAS  /tmp/ccvDrpk1.s 			page 6


  42 0004 0024     		movs	r4, #0
  43 0006 0094     		str	r4, [sp]
  44 0008 0194     		str	r4, [sp, #4]
  45 000a 0294     		str	r4, [sp, #8]
  46 000c 0394     		str	r4, [sp, #12]
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   /* Disables the MPU */
 248:Core/Src/main.c ****   HAL_MPU_Disable();
  47              		.loc 1 248 3 is_stmt 1 view .LVU3
  48 000e FFF7FEFF 		bl	HAL_MPU_Disable
  49              	.LVL0:
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  50              		.loc 1 252 3 view .LVU4
  51              		.loc 1 252 25 is_stmt 0 view .LVU5
  52 0012 0123     		movs	r3, #1
  53 0014 8DF80030 		strb	r3, [sp]
 253:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  54              		.loc 1 253 3 is_stmt 1 view .LVU6
  55              		.loc 1 253 25 is_stmt 0 view .LVU7
  56 0018 8DF80140 		strb	r4, [sp, #1]
 254:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  57              		.loc 1 254 3 is_stmt 1 view .LVU8
  58              		.loc 1 254 30 is_stmt 0 view .LVU9
  59 001c 0194     		str	r4, [sp, #4]
 255:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  60              		.loc 1 255 3 is_stmt 1 view .LVU10
  61              		.loc 1 255 23 is_stmt 0 view .LVU11
  62 001e 1F22     		movs	r2, #31
  63 0020 8DF80820 		strb	r2, [sp, #8]
 256:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  64              		.loc 1 256 3 is_stmt 1 view .LVU12
  65              		.loc 1 256 35 is_stmt 0 view .LVU13
  66 0024 8722     		movs	r2, #135
  67 0026 8DF80920 		strb	r2, [sp, #9]
 257:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  68              		.loc 1 257 3 is_stmt 1 view .LVU14
  69              		.loc 1 257 31 is_stmt 0 view .LVU15
  70 002a 8DF80A40 		strb	r4, [sp, #10]
 258:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  71              		.loc 1 258 3 is_stmt 1 view .LVU16
  72              		.loc 1 258 35 is_stmt 0 view .LVU17
  73 002e 8DF80B40 		strb	r4, [sp, #11]
 259:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  74              		.loc 1 259 3 is_stmt 1 view .LVU18
  75              		.loc 1 259 30 is_stmt 0 view .LVU19
  76 0032 8DF80C30 		strb	r3, [sp, #12]
 260:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  77              		.loc 1 260 3 is_stmt 1 view .LVU20
  78              		.loc 1 260 30 is_stmt 0 view .LVU21
  79 0036 8DF80D30 		strb	r3, [sp, #13]
 261:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  80              		.loc 1 261 3 is_stmt 1 view .LVU22
  81              		.loc 1 261 30 is_stmt 0 view .LVU23
  82 003a 8DF80E40 		strb	r4, [sp, #14]
ARM GAS  /tmp/ccvDrpk1.s 			page 7


 262:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  83              		.loc 1 262 3 is_stmt 1 view .LVU24
  84              		.loc 1 262 31 is_stmt 0 view .LVU25
  85 003e 8DF80F40 		strb	r4, [sp, #15]
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  86              		.loc 1 264 3 is_stmt 1 view .LVU26
  87 0042 6846     		mov	r0, sp
  88 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  89              	.LVL1:
 265:Core/Src/main.c ****   /* Enables the MPU */
 266:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  90              		.loc 1 266 3 view .LVU27
  91 0048 0420     		movs	r0, #4
  92 004a FFF7FEFF 		bl	HAL_MPU_Enable
  93              	.LVL2:
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** }
  94              		.loc 1 268 1 is_stmt 0 view .LVU28
  95 004e 05B0     		add	sp, sp, #20
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 12
  98              		@ sp needed
  99 0050 30BD     		pop	{r4, r5, pc}
 100              		.cfi_endproc
 101              	.LFE147:
 103              		.section	.text.MX_GPIO_Init,"ax",%progbits
 104              		.align	1
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	MX_GPIO_Init:
 110              	.LFB146:
 198:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 111              		.loc 1 198 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 32
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 28
 118              		.cfi_offset 4, -28
 119              		.cfi_offset 5, -24
 120              		.cfi_offset 6, -20
 121              		.cfi_offset 7, -16
 122              		.cfi_offset 8, -12
 123              		.cfi_offset 9, -8
 124              		.cfi_offset 14, -4
 125 0004 89B0     		sub	sp, sp, #36
 126              	.LCFI4:
 127              		.cfi_def_cfa_offset 64
 199:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 128              		.loc 1 199 3 view .LVU30
 199:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 129              		.loc 1 199 20 is_stmt 0 view .LVU31
 130 0006 03AD     		add	r5, sp, #12
 131 0008 0024     		movs	r4, #0
ARM GAS  /tmp/ccvDrpk1.s 			page 8


 132 000a 0394     		str	r4, [sp, #12]
 133 000c 0494     		str	r4, [sp, #16]
 134 000e 0594     		str	r4, [sp, #20]
 135 0010 0694     		str	r4, [sp, #24]
 136 0012 0794     		str	r4, [sp, #28]
 205:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 137              		.loc 1 205 3 is_stmt 1 view .LVU32
 138              	.LBB4:
 205:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 139              		.loc 1 205 3 view .LVU33
 205:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 140              		.loc 1 205 3 view .LVU34
 141 0014 204B     		ldr	r3, .L5
 142 0016 D3F8E020 		ldr	r2, [r3, #224]
 143 001a 42F01002 		orr	r2, r2, #16
 144 001e C3F8E020 		str	r2, [r3, #224]
 205:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 145              		.loc 1 205 3 view .LVU35
 146 0022 D3F8E020 		ldr	r2, [r3, #224]
 147 0026 02F01002 		and	r2, r2, #16
 148 002a 0192     		str	r2, [sp, #4]
 205:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 149              		.loc 1 205 3 view .LVU36
 150 002c 019A     		ldr	r2, [sp, #4]
 151              	.LBE4:
 205:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 152              		.loc 1 205 3 view .LVU37
 206:Core/Src/main.c **** 
 153              		.loc 1 206 3 view .LVU38
 154              	.LBB5:
 206:Core/Src/main.c **** 
 155              		.loc 1 206 3 view .LVU39
 206:Core/Src/main.c **** 
 156              		.loc 1 206 3 view .LVU40
 157 002e D3F8E020 		ldr	r2, [r3, #224]
 158 0032 42F00102 		orr	r2, r2, #1
 159 0036 C3F8E020 		str	r2, [r3, #224]
 206:Core/Src/main.c **** 
 160              		.loc 1 206 3 view .LVU41
 161 003a D3F8E030 		ldr	r3, [r3, #224]
 162 003e 03F00103 		and	r3, r3, #1
 163 0042 0293     		str	r3, [sp, #8]
 206:Core/Src/main.c **** 
 164              		.loc 1 206 3 view .LVU42
 165 0044 029B     		ldr	r3, [sp, #8]
 166              	.LBE5:
 206:Core/Src/main.c **** 
 167              		.loc 1 206 3 view .LVU43
 209:Core/Src/main.c **** 
 168              		.loc 1 209 3 view .LVU44
 169 0046 DFF85890 		ldr	r9, .L5+8
 170 004a 2246     		mov	r2, r4
 171 004c 1021     		movs	r1, #16
 172 004e 4846     		mov	r0, r9
 173 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 174              	.LVL3:
 213:Core/Src/main.c **** 
ARM GAS  /tmp/ccvDrpk1.s 			page 9


 175              		.loc 1 213 3 view .LVU45
 176 0054 114E     		ldr	r6, .L5+4
 177 0056 2246     		mov	r2, r4
 178 0058 4FF40041 		mov	r1, #32768
 179 005c 3046     		mov	r0, r6
 180 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 181              	.LVL4:
 216:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 182              		.loc 1 216 3 view .LVU46
 216:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 183              		.loc 1 216 23 is_stmt 0 view .LVU47
 184 0062 1023     		movs	r3, #16
 185 0064 0393     		str	r3, [sp, #12]
 217:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 217 3 is_stmt 1 view .LVU48
 217:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 217 24 is_stmt 0 view .LVU49
 188 0066 4FF00108 		mov	r8, #1
 189 006a CDF81080 		str	r8, [sp, #16]
 218:Core/Src/main.c ****   //GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 190              		.loc 1 218 3 is_stmt 1 view .LVU50
 218:Core/Src/main.c ****   //GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 191              		.loc 1 218 24 is_stmt 0 view .LVU51
 192 006e 0594     		str	r4, [sp, #20]
 220:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 193              		.loc 1 220 3 is_stmt 1 view .LVU52
 220:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 194              		.loc 1 220 25 is_stmt 0 view .LVU53
 195 0070 0227     		movs	r7, #2
 196 0072 0697     		str	r7, [sp, #24]
 221:Core/Src/main.c **** 
 197              		.loc 1 221 3 is_stmt 1 view .LVU54
 198 0074 2946     		mov	r1, r5
 199 0076 4846     		mov	r0, r9
 200 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL5:
 225:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 202              		.loc 1 225 3 view .LVU55
 225:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 203              		.loc 1 225 23 is_stmt 0 view .LVU56
 204 007c 4FF40C43 		mov	r3, #35840
 205 0080 0393     		str	r3, [sp, #12]
 226:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 226 3 is_stmt 1 view .LVU57
 226:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 226 24 is_stmt 0 view .LVU58
 208 0082 CDF81080 		str	r8, [sp, #16]
 227:Core/Src/main.c ****   //GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 209              		.loc 1 227 3 is_stmt 1 view .LVU59
 227:Core/Src/main.c ****   //GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 227 24 is_stmt 0 view .LVU60
 211 0086 0594     		str	r4, [sp, #20]
 229:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 212              		.loc 1 229 3 is_stmt 1 view .LVU61
 229:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 213              		.loc 1 229 25 is_stmt 0 view .LVU62
 214 0088 0697     		str	r7, [sp, #24]
ARM GAS  /tmp/ccvDrpk1.s 			page 10


 230:Core/Src/main.c **** 
 215              		.loc 1 230 3 is_stmt 1 view .LVU63
 216 008a 2946     		mov	r1, r5
 217 008c 3046     		mov	r0, r6
 218 008e FFF7FEFF 		bl	HAL_GPIO_Init
 219              	.LVL6:
 235:Core/Src/main.c **** 
 220              		.loc 1 235 1 is_stmt 0 view .LVU64
 221 0092 09B0     		add	sp, sp, #36
 222              	.LCFI5:
 223              		.cfi_def_cfa_offset 28
 224              		@ sp needed
 225 0094 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 226              	.L6:
 227              		.align	2
 228              	.L5:
 229 0098 00440258 		.word	1476543488
 230 009c 00000258 		.word	1476526080
 231 00a0 00100258 		.word	1476530176
 232              		.cfi_endproc
 233              	.LFE146:
 235              		.section	.text.Error_Handler,"ax",%progbits
 236              		.align	1
 237              		.global	Error_Handler
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	Error_Handler:
 243              	.LFB148:
 269:Core/Src/main.c **** 
 270:Core/Src/main.c **** /**
 271:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 272:Core/Src/main.c ****   * @retval None
 273:Core/Src/main.c ****   */
 274:Core/Src/main.c **** void Error_Handler(void)
 275:Core/Src/main.c **** {
 244              		.loc 1 275 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ Volatile: function does not return.
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 276:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 277:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 278:Core/Src/main.c ****   __disable_irq();
 250              		.loc 1 278 3 view .LVU66
 251              	.LBB6:
 252              	.LBI6:
 253              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
ARM GAS  /tmp/ccvDrpk1.s 			page 11


   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
ARM GAS  /tmp/ccvDrpk1.s 			page 12


  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
ARM GAS  /tmp/ccvDrpk1.s 			page 13


 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccvDrpk1.s 			page 14


 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 254              		.loc 2 207 27 view .LVU67
 255              	.LBB7:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 256              		.loc 2 209 3 view .LVU68
 257              		.syntax unified
 258              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 259 0000 72B6     		cpsid i
 260              	@ 0 "" 2
 261              		.thumb
 262              		.syntax unified
 263              	.L8:
 264              	.LBE7:
 265              	.LBE6:
 279:Core/Src/main.c ****   while (1)
 266              		.loc 1 279 3 view .LVU69
 280:Core/Src/main.c ****   {
 281:Core/Src/main.c ****   }
 267              		.loc 1 281 3 view .LVU70
 279:Core/Src/main.c ****   while (1)
 268              		.loc 1 279 9 view .LVU71
 269 0002 FEE7     		b	.L8
 270              		.cfi_endproc
 271              	.LFE148:
 273              		.section	.text.SystemClock_Config,"ax",%progbits
 274              		.align	1
 275              		.global	SystemClock_Config
 276              		.syntax unified
 277              		.thumb
ARM GAS  /tmp/ccvDrpk1.s 			page 15


 278              		.thumb_func
 280              	SystemClock_Config:
 281              	.LFB145:
 147:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 282              		.loc 1 147 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 112
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 00B5     		push	{lr}
 287              	.LCFI6:
 288              		.cfi_def_cfa_offset 4
 289              		.cfi_offset 14, -4
 290 0002 9DB0     		sub	sp, sp, #116
 291              	.LCFI7:
 292              		.cfi_def_cfa_offset 120
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 293              		.loc 1 148 3 view .LVU73
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 294              		.loc 1 148 22 is_stmt 0 view .LVU74
 295 0004 4C22     		movs	r2, #76
 296 0006 0021     		movs	r1, #0
 297 0008 09A8     		add	r0, sp, #36
 298 000a FFF7FEFF 		bl	memset
 299              	.LVL7:
 149:Core/Src/main.c **** 
 300              		.loc 1 149 3 is_stmt 1 view .LVU75
 149:Core/Src/main.c **** 
 301              		.loc 1 149 22 is_stmt 0 view .LVU76
 302 000e 2022     		movs	r2, #32
 303 0010 0021     		movs	r1, #0
 304 0012 01A8     		add	r0, sp, #4
 305 0014 FFF7FEFF 		bl	memset
 306              	.LVL8:
 153:Core/Src/main.c **** 
 307              		.loc 1 153 3 is_stmt 1 view .LVU77
 308 0018 0220     		movs	r0, #2
 309 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 310              	.LVL9:
 157:Core/Src/main.c **** 
 311              		.loc 1 157 3 view .LVU78
 312              	.LBB8:
 157:Core/Src/main.c **** 
 313              		.loc 1 157 3 view .LVU79
 314 001e 0023     		movs	r3, #0
 315 0020 0093     		str	r3, [sp]
 157:Core/Src/main.c **** 
 316              		.loc 1 157 3 view .LVU80
 157:Core/Src/main.c **** 
 317              		.loc 1 157 3 discriminator 2 view .LVU81
 318 0022 1E4B     		ldr	r3, .L16
 319 0024 DA6A     		ldr	r2, [r3, #44]
 320 0026 22F00102 		bic	r2, r2, #1
 321 002a DA62     		str	r2, [r3, #44]
 157:Core/Src/main.c **** 
 322              		.loc 1 157 3 view .LVU82
 157:Core/Src/main.c **** 
 323              		.loc 1 157 3 is_stmt 0 discriminator 2 view .LVU83
ARM GAS  /tmp/ccvDrpk1.s 			page 16


 324 002c DB6A     		ldr	r3, [r3, #44]
 325 002e 03F00103 		and	r3, r3, #1
 326 0032 0093     		str	r3, [sp]
 157:Core/Src/main.c **** 
 327              		.loc 1 157 3 is_stmt 1 view .LVU84
 157:Core/Src/main.c **** 
 328              		.loc 1 157 3 is_stmt 0 discriminator 2 view .LVU85
 329 0034 1A4A     		ldr	r2, .L16+4
 330 0036 9369     		ldr	r3, [r2, #24]
 331 0038 23F44043 		bic	r3, r3, #49152
 332 003c 43F48043 		orr	r3, r3, #16384
 333 0040 9361     		str	r3, [r2, #24]
 157:Core/Src/main.c **** 
 334              		.loc 1 157 3 is_stmt 1 view .LVU86
 157:Core/Src/main.c **** 
 335              		.loc 1 157 3 is_stmt 0 discriminator 2 view .LVU87
 336 0042 9369     		ldr	r3, [r2, #24]
 337 0044 03F44043 		and	r3, r3, #49152
 338 0048 0093     		str	r3, [sp]
 157:Core/Src/main.c **** 
 339              		.loc 1 157 3 is_stmt 1 discriminator 4 view .LVU88
 340 004a 009B     		ldr	r3, [sp]
 341              	.LBE8:
 157:Core/Src/main.c **** 
 342              		.loc 1 157 3 view .LVU89
 159:Core/Src/main.c **** 
 343              		.loc 1 159 3 view .LVU90
 344              	.L10:
 159:Core/Src/main.c **** 
 345              		.loc 1 159 48 discriminator 1 view .LVU91
 159:Core/Src/main.c **** 
 346              		.loc 1 159 9 discriminator 1 view .LVU92
 159:Core/Src/main.c **** 
 347              		.loc 1 159 10 is_stmt 0 discriminator 1 view .LVU93
 348 004c 144B     		ldr	r3, .L16+4
 349 004e 9B69     		ldr	r3, [r3, #24]
 159:Core/Src/main.c **** 
 350              		.loc 1 159 9 discriminator 1 view .LVU94
 351 0050 13F4005F 		tst	r3, #8192
 352 0054 FAD0     		beq	.L10
 164:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 353              		.loc 1 164 3 is_stmt 1 view .LVU95
 164:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 354              		.loc 1 164 36 is_stmt 0 view .LVU96
 355 0056 0223     		movs	r3, #2
 356 0058 0993     		str	r3, [sp, #36]
 165:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 357              		.loc 1 165 3 is_stmt 1 view .LVU97
 165:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 358              		.loc 1 165 30 is_stmt 0 view .LVU98
 359 005a 0123     		movs	r3, #1
 360 005c 0C93     		str	r3, [sp, #48]
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 361              		.loc 1 166 3 is_stmt 1 view .LVU99
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 362              		.loc 1 166 41 is_stmt 0 view .LVU100
 363 005e 4023     		movs	r3, #64
ARM GAS  /tmp/ccvDrpk1.s 			page 17


 364 0060 0D93     		str	r3, [sp, #52]
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 365              		.loc 1 167 3 is_stmt 1 view .LVU101
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 366              		.loc 1 167 34 is_stmt 0 view .LVU102
 367 0062 0023     		movs	r3, #0
 368 0064 1293     		str	r3, [sp, #72]
 168:Core/Src/main.c ****   {
 369              		.loc 1 168 3 is_stmt 1 view .LVU103
 168:Core/Src/main.c ****   {
 370              		.loc 1 168 7 is_stmt 0 view .LVU104
 371 0066 09A8     		add	r0, sp, #36
 372 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 373              	.LVL10:
 168:Core/Src/main.c ****   {
 374              		.loc 1 168 6 discriminator 1 view .LVU105
 375 006c 88B9     		cbnz	r0, .L14
 175:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 376              		.loc 1 175 3 is_stmt 1 view .LVU106
 175:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 377              		.loc 1 175 31 is_stmt 0 view .LVU107
 378 006e 3F23     		movs	r3, #63
 379 0070 0193     		str	r3, [sp, #4]
 178:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 380              		.loc 1 178 3 is_stmt 1 view .LVU108
 178:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 381              		.loc 1 178 34 is_stmt 0 view .LVU109
 382 0072 0023     		movs	r3, #0
 383 0074 0293     		str	r3, [sp, #8]
 179:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 384              		.loc 1 179 3 is_stmt 1 view .LVU110
 179:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 385              		.loc 1 179 35 is_stmt 0 view .LVU111
 386 0076 0393     		str	r3, [sp, #12]
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 387              		.loc 1 180 3 is_stmt 1 view .LVU112
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 388              		.loc 1 180 35 is_stmt 0 view .LVU113
 389 0078 0493     		str	r3, [sp, #16]
 181:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 390              		.loc 1 181 3 is_stmt 1 view .LVU114
 181:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 391              		.loc 1 181 36 is_stmt 0 view .LVU115
 392 007a 0593     		str	r3, [sp, #20]
 182:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 393              		.loc 1 182 3 is_stmt 1 view .LVU116
 182:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 394              		.loc 1 182 36 is_stmt 0 view .LVU117
 395 007c 0693     		str	r3, [sp, #24]
 183:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 396              		.loc 1 183 3 is_stmt 1 view .LVU118
 183:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 397              		.loc 1 183 36 is_stmt 0 view .LVU119
 398 007e 0793     		str	r3, [sp, #28]
 184:Core/Src/main.c **** 
 399              		.loc 1 184 3 is_stmt 1 view .LVU120
 184:Core/Src/main.c **** 
ARM GAS  /tmp/ccvDrpk1.s 			page 18


 400              		.loc 1 184 36 is_stmt 0 view .LVU121
 401 0080 0893     		str	r3, [sp, #32]
 186:Core/Src/main.c ****   {
 402              		.loc 1 186 3 is_stmt 1 view .LVU122
 186:Core/Src/main.c ****   {
 403              		.loc 1 186 7 is_stmt 0 view .LVU123
 404 0082 0121     		movs	r1, #1
 405 0084 01A8     		add	r0, sp, #4
 406 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 407              	.LVL11:
 186:Core/Src/main.c ****   {
 408              		.loc 1 186 6 discriminator 1 view .LVU124
 409 008a 20B9     		cbnz	r0, .L15
 190:Core/Src/main.c **** 
 410              		.loc 1 190 1 view .LVU125
 411 008c 1DB0     		add	sp, sp, #116
 412              	.LCFI8:
 413              		.cfi_remember_state
 414              		.cfi_def_cfa_offset 4
 415              		@ sp needed
 416 008e 5DF804FB 		ldr	pc, [sp], #4
 417              	.L14:
 418              	.LCFI9:
 419              		.cfi_restore_state
 170:Core/Src/main.c ****   }
 420              		.loc 1 170 5 is_stmt 1 view .LVU126
 421 0092 FFF7FEFF 		bl	Error_Handler
 422              	.LVL12:
 423              	.L15:
 188:Core/Src/main.c ****   }
 424              		.loc 1 188 5 view .LVU127
 425 0096 FFF7FEFF 		bl	Error_Handler
 426              	.LVL13:
 427              	.L17:
 428 009a 00BF     		.align	2
 429              	.L16:
 430 009c 00040058 		.word	1476396032
 431 00a0 00480258 		.word	1476544512
 432              		.cfi_endproc
 433              	.LFE145:
 435              		.section	.text.main,"ax",%progbits
 436              		.align	1
 437              		.global	main
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 442              	main:
 443              	.LFB144:
  72:Core/Src/main.c ****   static GPIO_InitTypeDef  GPIO_InitStruct;
 444              		.loc 1 72 1 view -0
 445              		.cfi_startproc
 446              		@ Volatile: function does not return.
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449 0000 08B5     		push	{r3, lr}
 450              	.LCFI10:
 451              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccvDrpk1.s 			page 19


 452              		.cfi_offset 3, -8
 453              		.cfi_offset 14, -4
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 454              		.loc 1 73 3 view .LVU129
  79:Core/Src/main.c **** 
 455              		.loc 1 79 3 view .LVU130
 456 0002 FFF7FEFF 		bl	MPU_Config
 457              	.LVL14:
  84:Core/Src/main.c **** 
 458              		.loc 1 84 3 view .LVU131
 459 0006 FFF7FEFF 		bl	HAL_Init
 460              	.LVL15:
  91:Core/Src/main.c **** 
 461              		.loc 1 91 3 view .LVU132
 462 000a FFF7FEFF 		bl	SystemClock_Config
 463              	.LVL16:
 119:Core/Src/main.c **** 
 464              		.loc 1 119 3 view .LVU133
 465 000e FFF7FEFF 		bl	MX_GPIO_Init
 466              	.LVL17:
 467              	.L19:
 123:Core/Src/main.c ****   {
 468              		.loc 1 123 3 view .LVU134
 126:Core/Src/main.c ****       //    GPIOE->BSRR = GPIO_BSRR_BR4;
 469              		.loc 1 126 7 view .LVU135
 126:Core/Src/main.c ****       //    GPIOE->BSRR = GPIO_BSRR_BR4;
 470              		.loc 1 126 19 is_stmt 0 view .LVU136
 471 0012 084C     		ldr	r4, .L21
 472 0014 4FF00C43 		mov	r3, #-1946157056
 473 0018 A361     		str	r3, [r4, #24]
 130:Core/Src/main.c **** 
 474              		.loc 1 130 7 is_stmt 1 view .LVU137
 475 001a 4FF4FA70 		mov	r0, #500
 476 001e FFF7FEFF 		bl	HAL_Delay
 477              	.LVL18:
 133:Core/Src/main.c ****       //    GPIOE->BSRR = GPIO_BSRR_BS4;
 478              		.loc 1 133 7 view .LVU138
 133:Core/Src/main.c ****       //    GPIOE->BSRR = GPIO_BSRR_BS4;
 479              		.loc 1 133 19 is_stmt 0 view .LVU139
 480 0022 4FF40C43 		mov	r3, #35840
 481 0026 A361     		str	r3, [r4, #24]
 137:Core/Src/main.c ****   }
 482              		.loc 1 137 7 is_stmt 1 discriminator 1 view .LVU140
 483 0028 4FF4FA70 		mov	r0, #500
 484 002c FFF7FEFF 		bl	HAL_Delay
 485              	.LVL19:
 123:Core/Src/main.c ****   {
 486              		.loc 1 123 9 view .LVU141
 487 0030 EFE7     		b	.L19
 488              	.L22:
 489 0032 00BF     		.align	2
 490              	.L21:
 491 0034 00000258 		.word	1476526080
 492              		.cfi_endproc
 493              	.LFE144:
 495              		.text
 496              	.Letext0:
ARM GAS  /tmp/ccvDrpk1.s 			page 20


 497              		.file 3 "/nvme1t/arm-gnu-toolchain-14.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/machine/_d
 498              		.file 4 "/nvme1t/arm-gnu-toolchain-14.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys/_stdin
 499              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h750xx.h"
 500              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 501              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 502              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 503              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 504              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 505              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 506              		.file 12 "<built-in>"
ARM GAS  /tmp/ccvDrpk1.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccvDrpk1.s:20     .text.MPU_Config:00000000 $t
     /tmp/ccvDrpk1.s:25     .text.MPU_Config:00000000 MPU_Config
     /tmp/ccvDrpk1.s:104    .text.MX_GPIO_Init:00000000 $t
     /tmp/ccvDrpk1.s:109    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccvDrpk1.s:229    .text.MX_GPIO_Init:00000098 $d
     /tmp/ccvDrpk1.s:236    .text.Error_Handler:00000000 $t
     /tmp/ccvDrpk1.s:242    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccvDrpk1.s:274    .text.SystemClock_Config:00000000 $t
     /tmp/ccvDrpk1.s:280    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccvDrpk1.s:430    .text.SystemClock_Config:0000009c $d
     /tmp/ccvDrpk1.s:436    .text.main:00000000 $t
     /tmp/ccvDrpk1.s:442    .text.main:00000000 main
     /tmp/ccvDrpk1.s:491    .text.main:00000034 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_Delay
