{
  "module_name": "pinctrl-zynq.c",
  "hash_id": "91a89fb1748218851e945a02e802177a8725f0efbf1d84f058a9244f1f1a0fa3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/pinctrl-zynq.c",
  "human_readable_source": "\n \n#include <linux/io.h>\n#include <linux/mfd/syscon.h>\n#include <linux/module.h>\n#include <linux/init.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n#include <linux/pinctrl/pinconf.h>\n#include <linux/pinctrl/pinconf-generic.h>\n#include <linux/regmap.h>\n#include \"pinctrl-utils.h\"\n#include \"core.h\"\n\n#define ZYNQ_NUM_MIOS\t54\n\n#define ZYNQ_PCTRL_MIO_MST_TRI0\t0x10c\n#define ZYNQ_PCTRL_MIO_MST_TRI1\t0x110\n\n#define ZYNQ_PINMUX_MUX_SHIFT\t1\n#define ZYNQ_PINMUX_MUX_MASK\t(0x7f << ZYNQ_PINMUX_MUX_SHIFT)\n\n \nstruct zynq_pinctrl {\n\tstruct pinctrl_dev *pctrl;\n\tstruct regmap *syscon;\n\tu32 pctrl_offset;\n\tconst struct zynq_pctrl_group *groups;\n\tunsigned int ngroups;\n\tconst struct zynq_pinmux_function *funcs;\n\tunsigned int nfuncs;\n};\n\nstruct zynq_pctrl_group {\n\tconst char *name;\n\tconst unsigned int *pins;\n\tconst unsigned int npins;\n};\n\n \nstruct zynq_pinmux_function {\n\tconst char *name;\n\tconst char * const *groups;\n\tunsigned int ngroups;\n\tunsigned int mux_val;\n\tu32 mux;\n\tu32 mux_mask;\n\tu8 mux_shift;\n};\n\nenum zynq_pinmux_functions {\n\tZYNQ_PMUX_can0,\n\tZYNQ_PMUX_can1,\n\tZYNQ_PMUX_ethernet0,\n\tZYNQ_PMUX_ethernet1,\n\tZYNQ_PMUX_gpio0,\n\tZYNQ_PMUX_i2c0,\n\tZYNQ_PMUX_i2c1,\n\tZYNQ_PMUX_mdio0,\n\tZYNQ_PMUX_mdio1,\n\tZYNQ_PMUX_qspi0,\n\tZYNQ_PMUX_qspi1,\n\tZYNQ_PMUX_qspi_fbclk,\n\tZYNQ_PMUX_qspi_cs1,\n\tZYNQ_PMUX_spi0,\n\tZYNQ_PMUX_spi1,\n\tZYNQ_PMUX_spi0_ss,\n\tZYNQ_PMUX_spi1_ss,\n\tZYNQ_PMUX_sdio0,\n\tZYNQ_PMUX_sdio0_pc,\n\tZYNQ_PMUX_sdio0_cd,\n\tZYNQ_PMUX_sdio0_wp,\n\tZYNQ_PMUX_sdio1,\n\tZYNQ_PMUX_sdio1_pc,\n\tZYNQ_PMUX_sdio1_cd,\n\tZYNQ_PMUX_sdio1_wp,\n\tZYNQ_PMUX_smc0_nor,\n\tZYNQ_PMUX_smc0_nor_cs1,\n\tZYNQ_PMUX_smc0_nor_addr25,\n\tZYNQ_PMUX_smc0_nand,\n\tZYNQ_PMUX_ttc0,\n\tZYNQ_PMUX_ttc1,\n\tZYNQ_PMUX_uart0,\n\tZYNQ_PMUX_uart1,\n\tZYNQ_PMUX_usb0,\n\tZYNQ_PMUX_usb1,\n\tZYNQ_PMUX_swdt0,\n\tZYNQ_PMUX_MAX_FUNC\n};\n\nstatic const struct pinctrl_pin_desc zynq_pins[] = {\n\tPINCTRL_PIN(0,  \"MIO0\"),\n\tPINCTRL_PIN(1,  \"MIO1\"),\n\tPINCTRL_PIN(2,  \"MIO2\"),\n\tPINCTRL_PIN(3,  \"MIO3\"),\n\tPINCTRL_PIN(4,  \"MIO4\"),\n\tPINCTRL_PIN(5,  \"MIO5\"),\n\tPINCTRL_PIN(6,  \"MIO6\"),\n\tPINCTRL_PIN(7,  \"MIO7\"),\n\tPINCTRL_PIN(8,  \"MIO8\"),\n\tPINCTRL_PIN(9,  \"MIO9\"),\n\tPINCTRL_PIN(10, \"MIO10\"),\n\tPINCTRL_PIN(11, \"MIO11\"),\n\tPINCTRL_PIN(12, \"MIO12\"),\n\tPINCTRL_PIN(13, \"MIO13\"),\n\tPINCTRL_PIN(14, \"MIO14\"),\n\tPINCTRL_PIN(15, \"MIO15\"),\n\tPINCTRL_PIN(16, \"MIO16\"),\n\tPINCTRL_PIN(17, \"MIO17\"),\n\tPINCTRL_PIN(18, \"MIO18\"),\n\tPINCTRL_PIN(19, \"MIO19\"),\n\tPINCTRL_PIN(20, \"MIO20\"),\n\tPINCTRL_PIN(21, \"MIO21\"),\n\tPINCTRL_PIN(22, \"MIO22\"),\n\tPINCTRL_PIN(23, \"MIO23\"),\n\tPINCTRL_PIN(24, \"MIO24\"),\n\tPINCTRL_PIN(25, \"MIO25\"),\n\tPINCTRL_PIN(26, \"MIO26\"),\n\tPINCTRL_PIN(27, \"MIO27\"),\n\tPINCTRL_PIN(28, \"MIO28\"),\n\tPINCTRL_PIN(29, \"MIO29\"),\n\tPINCTRL_PIN(30, \"MIO30\"),\n\tPINCTRL_PIN(31, \"MIO31\"),\n\tPINCTRL_PIN(32, \"MIO32\"),\n\tPINCTRL_PIN(33, \"MIO33\"),\n\tPINCTRL_PIN(34, \"MIO34\"),\n\tPINCTRL_PIN(35, \"MIO35\"),\n\tPINCTRL_PIN(36, \"MIO36\"),\n\tPINCTRL_PIN(37, \"MIO37\"),\n\tPINCTRL_PIN(38, \"MIO38\"),\n\tPINCTRL_PIN(39, \"MIO39\"),\n\tPINCTRL_PIN(40, \"MIO40\"),\n\tPINCTRL_PIN(41, \"MIO41\"),\n\tPINCTRL_PIN(42, \"MIO42\"),\n\tPINCTRL_PIN(43, \"MIO43\"),\n\tPINCTRL_PIN(44, \"MIO44\"),\n\tPINCTRL_PIN(45, \"MIO45\"),\n\tPINCTRL_PIN(46, \"MIO46\"),\n\tPINCTRL_PIN(47, \"MIO47\"),\n\tPINCTRL_PIN(48, \"MIO48\"),\n\tPINCTRL_PIN(49, \"MIO49\"),\n\tPINCTRL_PIN(50, \"MIO50\"),\n\tPINCTRL_PIN(51, \"MIO51\"),\n\tPINCTRL_PIN(52, \"MIO52\"),\n\tPINCTRL_PIN(53, \"MIO53\"),\n\tPINCTRL_PIN(54, \"EMIO_SD0_WP\"),\n\tPINCTRL_PIN(55, \"EMIO_SD0_CD\"),\n\tPINCTRL_PIN(56, \"EMIO_SD1_WP\"),\n\tPINCTRL_PIN(57, \"EMIO_SD1_CD\"),\n};\n\n \nstatic const unsigned int ethernet0_0_pins[] = {16, 17, 18, 19, 20, 21, 22, 23,\n\t\t\t\t\t\t24, 25, 26, 27};\nstatic const unsigned int ethernet1_0_pins[] = {28, 29, 30, 31, 32, 33, 34, 35,\n\t\t\t\t\t\t36, 37, 38, 39};\nstatic const unsigned int mdio0_0_pins[] = {52, 53};\nstatic const unsigned int mdio1_0_pins[] = {52, 53};\nstatic const unsigned int qspi0_0_pins[] = {1, 2, 3, 4, 5, 6};\n\nstatic const unsigned int qspi1_0_pins[] = {9, 10, 11, 12, 13};\nstatic const unsigned int qspi_cs1_pins[] = {0};\nstatic const unsigned int qspi_fbclk_pins[] = {8};\nstatic const unsigned int spi0_0_pins[] = {16, 17, 21};\nstatic const unsigned int spi0_0_ss0_pins[] = {18};\nstatic const unsigned int spi0_0_ss1_pins[] = {19};\nstatic const unsigned int spi0_0_ss2_pins[] = {20,};\nstatic const unsigned int spi0_1_pins[] = {28, 29, 33};\nstatic const unsigned int spi0_1_ss0_pins[] = {30};\nstatic const unsigned int spi0_1_ss1_pins[] = {31};\nstatic const unsigned int spi0_1_ss2_pins[] = {32};\nstatic const unsigned int spi0_2_pins[] = {40, 41, 45};\nstatic const unsigned int spi0_2_ss0_pins[] = {42};\nstatic const unsigned int spi0_2_ss1_pins[] = {43};\nstatic const unsigned int spi0_2_ss2_pins[] = {44};\nstatic const unsigned int spi1_0_pins[] = {10, 11, 12};\nstatic const unsigned int spi1_0_ss0_pins[] = {13};\nstatic const unsigned int spi1_0_ss1_pins[] = {14};\nstatic const unsigned int spi1_0_ss2_pins[] = {15};\nstatic const unsigned int spi1_1_pins[] = {22, 23, 24};\nstatic const unsigned int spi1_1_ss0_pins[] = {25};\nstatic const unsigned int spi1_1_ss1_pins[] = {26};\nstatic const unsigned int spi1_1_ss2_pins[] = {27};\nstatic const unsigned int spi1_2_pins[] = {34, 35, 36};\nstatic const unsigned int spi1_2_ss0_pins[] = {37};\nstatic const unsigned int spi1_2_ss1_pins[] = {38};\nstatic const unsigned int spi1_2_ss2_pins[] = {39};\nstatic const unsigned int spi1_3_pins[] = {46, 47, 48, 49};\nstatic const unsigned int spi1_3_ss0_pins[] = {49};\nstatic const unsigned int spi1_3_ss1_pins[] = {50};\nstatic const unsigned int spi1_3_ss2_pins[] = {51};\n\nstatic const unsigned int sdio0_0_pins[] = {16, 17, 18, 19, 20, 21};\nstatic const unsigned int sdio0_1_pins[] = {28, 29, 30, 31, 32, 33};\nstatic const unsigned int sdio0_2_pins[] = {40, 41, 42, 43, 44, 45};\nstatic const unsigned int sdio1_0_pins[] = {10, 11, 12, 13, 14, 15};\nstatic const unsigned int sdio1_1_pins[] = {22, 23, 24, 25, 26, 27};\nstatic const unsigned int sdio1_2_pins[] = {34, 35, 36, 37, 38, 39};\nstatic const unsigned int sdio1_3_pins[] = {46, 47, 48, 49, 50, 51};\nstatic const unsigned int sdio0_emio_wp_pins[] = {54};\nstatic const unsigned int sdio0_emio_cd_pins[] = {55};\nstatic const unsigned int sdio1_emio_wp_pins[] = {56};\nstatic const unsigned int sdio1_emio_cd_pins[] = {57};\nstatic const unsigned int smc0_nor_pins[] = {0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13,\n\t\t\t\t\t     15, 16, 17, 18, 19, 20, 21, 22, 23,\n\t\t\t\t\t     24, 25, 26, 27, 28, 29, 30, 31, 32,\n\t\t\t\t\t     33, 34, 35, 36, 37, 38, 39};\nstatic const unsigned int smc0_nor_cs1_pins[] = {1};\nstatic const unsigned int smc0_nor_addr25_pins[] = {1};\nstatic const unsigned int smc0_nand_pins[] = {0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11,\n\t\t\t\t\t      12, 13, 14, 16, 17, 18, 19, 20,\n\t\t\t\t\t      21, 22, 23};\nstatic const unsigned int smc0_nand8_pins[] = {0, 2, 3,  4,  5,  6,  7,\n\t\t\t\t\t       8, 9, 10, 11, 12, 13, 14};\n \nstatic const unsigned int can0_0_pins[] = {10, 11};\nstatic const unsigned int can0_1_pins[] = {14, 15};\nstatic const unsigned int can0_2_pins[] = {18, 19};\nstatic const unsigned int can0_3_pins[] = {22, 23};\nstatic const unsigned int can0_4_pins[] = {26, 27};\nstatic const unsigned int can0_5_pins[] = {30, 31};\nstatic const unsigned int can0_6_pins[] = {34, 35};\nstatic const unsigned int can0_7_pins[] = {38, 39};\nstatic const unsigned int can0_8_pins[] = {42, 43};\nstatic const unsigned int can0_9_pins[] = {46, 47};\nstatic const unsigned int can0_10_pins[] = {50, 51};\nstatic const unsigned int can1_0_pins[] = {8, 9};\nstatic const unsigned int can1_1_pins[] = {12, 13};\nstatic const unsigned int can1_2_pins[] = {16, 17};\nstatic const unsigned int can1_3_pins[] = {20, 21};\nstatic const unsigned int can1_4_pins[] = {24, 25};\nstatic const unsigned int can1_5_pins[] = {28, 29};\nstatic const unsigned int can1_6_pins[] = {32, 33};\nstatic const unsigned int can1_7_pins[] = {36, 37};\nstatic const unsigned int can1_8_pins[] = {40, 41};\nstatic const unsigned int can1_9_pins[] = {44, 45};\nstatic const unsigned int can1_10_pins[] = {48, 49};\nstatic const unsigned int can1_11_pins[] = {52, 53};\nstatic const unsigned int uart0_0_pins[] = {10, 11};\nstatic const unsigned int uart0_1_pins[] = {14, 15};\nstatic const unsigned int uart0_2_pins[] = {18, 19};\nstatic const unsigned int uart0_3_pins[] = {22, 23};\nstatic const unsigned int uart0_4_pins[] = {26, 27};\nstatic const unsigned int uart0_5_pins[] = {30, 31};\nstatic const unsigned int uart0_6_pins[] = {34, 35};\nstatic const unsigned int uart0_7_pins[] = {38, 39};\nstatic const unsigned int uart0_8_pins[] = {42, 43};\nstatic const unsigned int uart0_9_pins[] = {46, 47};\nstatic const unsigned int uart0_10_pins[] = {50, 51};\nstatic const unsigned int uart1_0_pins[] = {8, 9};\nstatic const unsigned int uart1_1_pins[] = {12, 13};\nstatic const unsigned int uart1_2_pins[] = {16, 17};\nstatic const unsigned int uart1_3_pins[] = {20, 21};\nstatic const unsigned int uart1_4_pins[] = {24, 25};\nstatic const unsigned int uart1_5_pins[] = {28, 29};\nstatic const unsigned int uart1_6_pins[] = {32, 33};\nstatic const unsigned int uart1_7_pins[] = {36, 37};\nstatic const unsigned int uart1_8_pins[] = {40, 41};\nstatic const unsigned int uart1_9_pins[] = {44, 45};\nstatic const unsigned int uart1_10_pins[] = {48, 49};\nstatic const unsigned int uart1_11_pins[] = {52, 53};\nstatic const unsigned int i2c0_0_pins[] = {10, 11};\nstatic const unsigned int i2c0_1_pins[] = {14, 15};\nstatic const unsigned int i2c0_2_pins[] = {18, 19};\nstatic const unsigned int i2c0_3_pins[] = {22, 23};\nstatic const unsigned int i2c0_4_pins[] = {26, 27};\nstatic const unsigned int i2c0_5_pins[] = {30, 31};\nstatic const unsigned int i2c0_6_pins[] = {34, 35};\nstatic const unsigned int i2c0_7_pins[] = {38, 39};\nstatic const unsigned int i2c0_8_pins[] = {42, 43};\nstatic const unsigned int i2c0_9_pins[] = {46, 47};\nstatic const unsigned int i2c0_10_pins[] = {50, 51};\nstatic const unsigned int i2c1_0_pins[] = {12, 13};\nstatic const unsigned int i2c1_1_pins[] = {16, 17};\nstatic const unsigned int i2c1_2_pins[] = {20, 21};\nstatic const unsigned int i2c1_3_pins[] = {24, 25};\nstatic const unsigned int i2c1_4_pins[] = {28, 29};\nstatic const unsigned int i2c1_5_pins[] = {32, 33};\nstatic const unsigned int i2c1_6_pins[] = {36, 37};\nstatic const unsigned int i2c1_7_pins[] = {40, 41};\nstatic const unsigned int i2c1_8_pins[] = {44, 45};\nstatic const unsigned int i2c1_9_pins[] = {48, 49};\nstatic const unsigned int i2c1_10_pins[] = {52, 53};\nstatic const unsigned int ttc0_0_pins[] = {18, 19};\nstatic const unsigned int ttc0_1_pins[] = {30, 31};\nstatic const unsigned int ttc0_2_pins[] = {42, 43};\nstatic const unsigned int ttc1_0_pins[] = {16, 17};\nstatic const unsigned int ttc1_1_pins[] = {28, 29};\nstatic const unsigned int ttc1_2_pins[] = {40, 41};\nstatic const unsigned int swdt0_0_pins[] = {14, 15};\nstatic const unsigned int swdt0_1_pins[] = {26, 27};\nstatic const unsigned int swdt0_2_pins[] = {38, 39};\nstatic const unsigned int swdt0_3_pins[] = {50, 51};\nstatic const unsigned int swdt0_4_pins[] = {52, 53};\nstatic const unsigned int gpio0_0_pins[] = {0};\nstatic const unsigned int gpio0_1_pins[] = {1};\nstatic const unsigned int gpio0_2_pins[] = {2};\nstatic const unsigned int gpio0_3_pins[] = {3};\nstatic const unsigned int gpio0_4_pins[] = {4};\nstatic const unsigned int gpio0_5_pins[] = {5};\nstatic const unsigned int gpio0_6_pins[] = {6};\nstatic const unsigned int gpio0_7_pins[] = {7};\nstatic const unsigned int gpio0_8_pins[] = {8};\nstatic const unsigned int gpio0_9_pins[] = {9};\nstatic const unsigned int gpio0_10_pins[] = {10};\nstatic const unsigned int gpio0_11_pins[] = {11};\nstatic const unsigned int gpio0_12_pins[] = {12};\nstatic const unsigned int gpio0_13_pins[] = {13};\nstatic const unsigned int gpio0_14_pins[] = {14};\nstatic const unsigned int gpio0_15_pins[] = {15};\nstatic const unsigned int gpio0_16_pins[] = {16};\nstatic const unsigned int gpio0_17_pins[] = {17};\nstatic const unsigned int gpio0_18_pins[] = {18};\nstatic const unsigned int gpio0_19_pins[] = {19};\nstatic const unsigned int gpio0_20_pins[] = {20};\nstatic const unsigned int gpio0_21_pins[] = {21};\nstatic const unsigned int gpio0_22_pins[] = {22};\nstatic const unsigned int gpio0_23_pins[] = {23};\nstatic const unsigned int gpio0_24_pins[] = {24};\nstatic const unsigned int gpio0_25_pins[] = {25};\nstatic const unsigned int gpio0_26_pins[] = {26};\nstatic const unsigned int gpio0_27_pins[] = {27};\nstatic const unsigned int gpio0_28_pins[] = {28};\nstatic const unsigned int gpio0_29_pins[] = {29};\nstatic const unsigned int gpio0_30_pins[] = {30};\nstatic const unsigned int gpio0_31_pins[] = {31};\nstatic const unsigned int gpio0_32_pins[] = {32};\nstatic const unsigned int gpio0_33_pins[] = {33};\nstatic const unsigned int gpio0_34_pins[] = {34};\nstatic const unsigned int gpio0_35_pins[] = {35};\nstatic const unsigned int gpio0_36_pins[] = {36};\nstatic const unsigned int gpio0_37_pins[] = {37};\nstatic const unsigned int gpio0_38_pins[] = {38};\nstatic const unsigned int gpio0_39_pins[] = {39};\nstatic const unsigned int gpio0_40_pins[] = {40};\nstatic const unsigned int gpio0_41_pins[] = {41};\nstatic const unsigned int gpio0_42_pins[] = {42};\nstatic const unsigned int gpio0_43_pins[] = {43};\nstatic const unsigned int gpio0_44_pins[] = {44};\nstatic const unsigned int gpio0_45_pins[] = {45};\nstatic const unsigned int gpio0_46_pins[] = {46};\nstatic const unsigned int gpio0_47_pins[] = {47};\nstatic const unsigned int gpio0_48_pins[] = {48};\nstatic const unsigned int gpio0_49_pins[] = {49};\nstatic const unsigned int gpio0_50_pins[] = {50};\nstatic const unsigned int gpio0_51_pins[] = {51};\nstatic const unsigned int gpio0_52_pins[] = {52};\nstatic const unsigned int gpio0_53_pins[] = {53};\nstatic const unsigned int usb0_0_pins[] = {28, 29, 30, 31, 32, 33, 34, 35, 36,\n\t\t\t\t\t   37, 38, 39};\nstatic const unsigned int usb1_0_pins[] = {40, 41, 42, 43, 44, 45, 46, 47, 48,\n\t\t\t\t\t   49, 50, 51};\n\n#define DEFINE_ZYNQ_PINCTRL_GRP(nm) \\\n\t{ \\\n\t\t.name = #nm \"_grp\", \\\n\t\t.pins = nm ## _pins, \\\n\t\t.npins = ARRAY_SIZE(nm ## _pins), \\\n\t}\n\nstatic const struct zynq_pctrl_group zynq_pctrl_groups[] = {\n\tDEFINE_ZYNQ_PINCTRL_GRP(ethernet0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(ethernet1_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(mdio0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(mdio1_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(qspi0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(qspi1_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(qspi_fbclk),\n\tDEFINE_ZYNQ_PINCTRL_GRP(qspi_cs1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_0_ss0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_0_ss1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_0_ss2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_1_ss0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_1_ss1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_1_ss2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_2_ss0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_2_ss1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi0_2_ss2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_0_ss0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_0_ss1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_0_ss2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_1_ss0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_1_ss1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_1_ss2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_2_ss0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_2_ss1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_2_ss2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_3),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_3_ss0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_3_ss1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(spi1_3_ss2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(sdio0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(sdio0_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(sdio0_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(sdio1_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(sdio1_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(sdio1_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(sdio1_3),\n\tDEFINE_ZYNQ_PINCTRL_GRP(sdio0_emio_wp),\n\tDEFINE_ZYNQ_PINCTRL_GRP(sdio0_emio_cd),\n\tDEFINE_ZYNQ_PINCTRL_GRP(sdio1_emio_wp),\n\tDEFINE_ZYNQ_PINCTRL_GRP(sdio1_emio_cd),\n\tDEFINE_ZYNQ_PINCTRL_GRP(smc0_nor),\n\tDEFINE_ZYNQ_PINCTRL_GRP(smc0_nor_cs1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(smc0_nor_addr25),\n\tDEFINE_ZYNQ_PINCTRL_GRP(smc0_nand),\n\tDEFINE_ZYNQ_PINCTRL_GRP(smc0_nand8),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can0_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can0_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can0_3),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can0_4),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can0_5),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can0_6),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can0_7),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can0_8),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can0_9),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can0_10),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_3),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_4),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_5),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_6),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_7),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_8),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_9),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_10),\n\tDEFINE_ZYNQ_PINCTRL_GRP(can1_11),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart0_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart0_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart0_3),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart0_4),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart0_5),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart0_6),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart0_7),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart0_8),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart0_9),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart0_10),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_3),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_4),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_5),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_6),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_7),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_8),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_9),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_10),\n\tDEFINE_ZYNQ_PINCTRL_GRP(uart1_11),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c0_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c0_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c0_3),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c0_4),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c0_5),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c0_6),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c0_7),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c0_8),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c0_9),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c0_10),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c1_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c1_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c1_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c1_3),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c1_4),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c1_5),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c1_6),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c1_7),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c1_8),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c1_9),\n\tDEFINE_ZYNQ_PINCTRL_GRP(i2c1_10),\n\tDEFINE_ZYNQ_PINCTRL_GRP(ttc0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(ttc0_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(ttc0_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(ttc1_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(ttc1_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(ttc1_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(swdt0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(swdt0_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(swdt0_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(swdt0_3),\n\tDEFINE_ZYNQ_PINCTRL_GRP(swdt0_4),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_1),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_2),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_3),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_4),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_5),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_6),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_7),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_8),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_9),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_10),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_11),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_12),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_13),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_14),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_15),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_16),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_17),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_18),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_19),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_20),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_21),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_22),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_23),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_24),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_25),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_26),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_27),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_28),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_29),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_30),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_31),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_32),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_33),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_34),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_35),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_36),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_37),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_38),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_39),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_40),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_41),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_42),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_43),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_44),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_45),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_46),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_47),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_48),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_49),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_50),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_51),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_52),\n\tDEFINE_ZYNQ_PINCTRL_GRP(gpio0_53),\n\tDEFINE_ZYNQ_PINCTRL_GRP(usb0_0),\n\tDEFINE_ZYNQ_PINCTRL_GRP(usb1_0),\n};\n\n \nstatic const char * const ethernet0_groups[] = {\"ethernet0_0_grp\"};\nstatic const char * const ethernet1_groups[] = {\"ethernet1_0_grp\"};\nstatic const char * const usb0_groups[] = {\"usb0_0_grp\"};\nstatic const char * const usb1_groups[] = {\"usb1_0_grp\"};\nstatic const char * const mdio0_groups[] = {\"mdio0_0_grp\"};\nstatic const char * const mdio1_groups[] = {\"mdio1_0_grp\"};\nstatic const char * const qspi0_groups[] = {\"qspi0_0_grp\"};\nstatic const char * const qspi1_groups[] = {\"qspi1_0_grp\"};\nstatic const char * const qspi_fbclk_groups[] = {\"qspi_fbclk_grp\"};\nstatic const char * const qspi_cs1_groups[] = {\"qspi_cs1_grp\"};\nstatic const char * const spi0_groups[] = {\"spi0_0_grp\", \"spi0_1_grp\",\n\t\t\t\t\t   \"spi0_2_grp\"};\nstatic const char * const spi1_groups[] = {\"spi1_0_grp\", \"spi1_1_grp\",\n\t\t\t\t\t   \"spi1_2_grp\", \"spi1_3_grp\"};\nstatic const char * const spi0_ss_groups[] = {\"spi0_0_ss0_grp\",\n\t\t\"spi0_0_ss1_grp\", \"spi0_0_ss2_grp\", \"spi0_1_ss0_grp\",\n\t\t\"spi0_1_ss1_grp\", \"spi0_1_ss2_grp\", \"spi0_2_ss0_grp\",\n\t\t\"spi0_2_ss1_grp\", \"spi0_2_ss2_grp\"};\nstatic const char * const spi1_ss_groups[] = {\"spi1_0_ss0_grp\",\n\t\t\"spi1_0_ss1_grp\", \"spi1_0_ss2_grp\", \"spi1_1_ss0_grp\",\n\t\t\"spi1_1_ss1_grp\", \"spi1_1_ss2_grp\", \"spi1_2_ss0_grp\",\n\t\t\"spi1_2_ss1_grp\", \"spi1_2_ss2_grp\", \"spi1_3_ss0_grp\",\n\t\t\"spi1_3_ss1_grp\", \"spi1_3_ss2_grp\"};\nstatic const char * const sdio0_groups[] = {\"sdio0_0_grp\", \"sdio0_1_grp\",\n\t\t\t\t\t    \"sdio0_2_grp\"};\nstatic const char * const sdio1_groups[] = {\"sdio1_0_grp\", \"sdio1_1_grp\",\n\t\t\t\t\t    \"sdio1_2_grp\", \"sdio1_3_grp\"};\nstatic const char * const sdio0_pc_groups[] = {\"gpio0_0_grp\",\n\t\t\"gpio0_2_grp\", \"gpio0_4_grp\", \"gpio0_6_grp\",\n\t\t\"gpio0_8_grp\", \"gpio0_10_grp\", \"gpio0_12_grp\",\n\t\t\"gpio0_14_grp\", \"gpio0_16_grp\", \"gpio0_18_grp\",\n\t\t\"gpio0_20_grp\", \"gpio0_22_grp\", \"gpio0_24_grp\",\n\t\t\"gpio0_26_grp\", \"gpio0_28_grp\", \"gpio0_30_grp\",\n\t\t\"gpio0_32_grp\", \"gpio0_34_grp\", \"gpio0_36_grp\",\n\t\t\"gpio0_38_grp\", \"gpio0_40_grp\", \"gpio0_42_grp\",\n\t\t\"gpio0_44_grp\", \"gpio0_46_grp\", \"gpio0_48_grp\",\n\t\t\"gpio0_50_grp\", \"gpio0_52_grp\"};\nstatic const char * const sdio1_pc_groups[] = {\"gpio0_1_grp\",\n\t\t\"gpio0_3_grp\", \"gpio0_5_grp\", \"gpio0_7_grp\",\n\t\t\"gpio0_9_grp\", \"gpio0_11_grp\", \"gpio0_13_grp\",\n\t\t\"gpio0_15_grp\", \"gpio0_17_grp\", \"gpio0_19_grp\",\n\t\t\"gpio0_21_grp\", \"gpio0_23_grp\", \"gpio0_25_grp\",\n\t\t\"gpio0_27_grp\", \"gpio0_29_grp\", \"gpio0_31_grp\",\n\t\t\"gpio0_33_grp\", \"gpio0_35_grp\", \"gpio0_37_grp\",\n\t\t\"gpio0_39_grp\", \"gpio0_41_grp\", \"gpio0_43_grp\",\n\t\t\"gpio0_45_grp\", \"gpio0_47_grp\", \"gpio0_49_grp\",\n\t\t\"gpio0_51_grp\", \"gpio0_53_grp\"};\nstatic const char * const sdio0_cd_groups[] = {\"gpio0_0_grp\",\n\t\t\"gpio0_2_grp\", \"gpio0_4_grp\", \"gpio0_6_grp\",\n\t\t\"gpio0_10_grp\", \"gpio0_12_grp\",\n\t\t\"gpio0_14_grp\", \"gpio0_16_grp\", \"gpio0_18_grp\",\n\t\t\"gpio0_20_grp\", \"gpio0_22_grp\", \"gpio0_24_grp\",\n\t\t\"gpio0_26_grp\", \"gpio0_28_grp\", \"gpio0_30_grp\",\n\t\t\"gpio0_32_grp\", \"gpio0_34_grp\", \"gpio0_36_grp\",\n\t\t\"gpio0_38_grp\", \"gpio0_40_grp\", \"gpio0_42_grp\",\n\t\t\"gpio0_44_grp\", \"gpio0_46_grp\", \"gpio0_48_grp\",\n\t\t\"gpio0_50_grp\", \"gpio0_52_grp\", \"gpio0_1_grp\",\n\t\t\"gpio0_3_grp\", \"gpio0_5_grp\",\n\t\t\"gpio0_9_grp\", \"gpio0_11_grp\", \"gpio0_13_grp\",\n\t\t\"gpio0_15_grp\", \"gpio0_17_grp\", \"gpio0_19_grp\",\n\t\t\"gpio0_21_grp\", \"gpio0_23_grp\", \"gpio0_25_grp\",\n\t\t\"gpio0_27_grp\", \"gpio0_29_grp\", \"gpio0_31_grp\",\n\t\t\"gpio0_33_grp\", \"gpio0_35_grp\", \"gpio0_37_grp\",\n\t\t\"gpio0_39_grp\", \"gpio0_41_grp\", \"gpio0_43_grp\",\n\t\t\"gpio0_45_grp\", \"gpio0_47_grp\", \"gpio0_49_grp\",\n\t\t\"gpio0_51_grp\", \"gpio0_53_grp\", \"sdio0_emio_cd_grp\"};\nstatic const char * const sdio0_wp_groups[] = {\"gpio0_0_grp\",\n\t\t\"gpio0_2_grp\", \"gpio0_4_grp\", \"gpio0_6_grp\",\n\t\t\"gpio0_10_grp\", \"gpio0_12_grp\",\n\t\t\"gpio0_14_grp\", \"gpio0_16_grp\", \"gpio0_18_grp\",\n\t\t\"gpio0_20_grp\", \"gpio0_22_grp\", \"gpio0_24_grp\",\n\t\t\"gpio0_26_grp\", \"gpio0_28_grp\", \"gpio0_30_grp\",\n\t\t\"gpio0_32_grp\", \"gpio0_34_grp\", \"gpio0_36_grp\",\n\t\t\"gpio0_38_grp\", \"gpio0_40_grp\", \"gpio0_42_grp\",\n\t\t\"gpio0_44_grp\", \"gpio0_46_grp\", \"gpio0_48_grp\",\n\t\t\"gpio0_50_grp\", \"gpio0_52_grp\", \"gpio0_1_grp\",\n\t\t\"gpio0_3_grp\", \"gpio0_5_grp\",\n\t\t\"gpio0_9_grp\", \"gpio0_11_grp\", \"gpio0_13_grp\",\n\t\t\"gpio0_15_grp\", \"gpio0_17_grp\", \"gpio0_19_grp\",\n\t\t\"gpio0_21_grp\", \"gpio0_23_grp\", \"gpio0_25_grp\",\n\t\t\"gpio0_27_grp\", \"gpio0_29_grp\", \"gpio0_31_grp\",\n\t\t\"gpio0_33_grp\", \"gpio0_35_grp\", \"gpio0_37_grp\",\n\t\t\"gpio0_39_grp\", \"gpio0_41_grp\", \"gpio0_43_grp\",\n\t\t\"gpio0_45_grp\", \"gpio0_47_grp\", \"gpio0_49_grp\",\n\t\t\"gpio0_51_grp\", \"gpio0_53_grp\", \"sdio0_emio_wp_grp\"};\nstatic const char * const sdio1_cd_groups[] = {\"gpio0_0_grp\",\n\t\t\"gpio0_2_grp\", \"gpio0_4_grp\", \"gpio0_6_grp\",\n\t\t\"gpio0_10_grp\", \"gpio0_12_grp\",\n\t\t\"gpio0_14_grp\", \"gpio0_16_grp\", \"gpio0_18_grp\",\n\t\t\"gpio0_20_grp\", \"gpio0_22_grp\", \"gpio0_24_grp\",\n\t\t\"gpio0_26_grp\", \"gpio0_28_grp\", \"gpio0_30_grp\",\n\t\t\"gpio0_32_grp\", \"gpio0_34_grp\", \"gpio0_36_grp\",\n\t\t\"gpio0_38_grp\", \"gpio0_40_grp\", \"gpio0_42_grp\",\n\t\t\"gpio0_44_grp\", \"gpio0_46_grp\", \"gpio0_48_grp\",\n\t\t\"gpio0_50_grp\", \"gpio0_52_grp\", \"gpio0_1_grp\",\n\t\t\"gpio0_3_grp\", \"gpio0_5_grp\",\n\t\t\"gpio0_9_grp\", \"gpio0_11_grp\", \"gpio0_13_grp\",\n\t\t\"gpio0_15_grp\", \"gpio0_17_grp\", \"gpio0_19_grp\",\n\t\t\"gpio0_21_grp\", \"gpio0_23_grp\", \"gpio0_25_grp\",\n\t\t\"gpio0_27_grp\", \"gpio0_29_grp\", \"gpio0_31_grp\",\n\t\t\"gpio0_33_grp\", \"gpio0_35_grp\", \"gpio0_37_grp\",\n\t\t\"gpio0_39_grp\", \"gpio0_41_grp\", \"gpio0_43_grp\",\n\t\t\"gpio0_45_grp\", \"gpio0_47_grp\", \"gpio0_49_grp\",\n\t\t\"gpio0_51_grp\", \"gpio0_53_grp\", \"sdio1_emio_cd_grp\"};\nstatic const char * const sdio1_wp_groups[] = {\"gpio0_0_grp\",\n\t\t\"gpio0_2_grp\", \"gpio0_4_grp\", \"gpio0_6_grp\",\n\t\t\"gpio0_10_grp\", \"gpio0_12_grp\",\n\t\t\"gpio0_14_grp\", \"gpio0_16_grp\", \"gpio0_18_grp\",\n\t\t\"gpio0_20_grp\", \"gpio0_22_grp\", \"gpio0_24_grp\",\n\t\t\"gpio0_26_grp\", \"gpio0_28_grp\", \"gpio0_30_grp\",\n\t\t\"gpio0_32_grp\", \"gpio0_34_grp\", \"gpio0_36_grp\",\n\t\t\"gpio0_38_grp\", \"gpio0_40_grp\", \"gpio0_42_grp\",\n\t\t\"gpio0_44_grp\", \"gpio0_46_grp\", \"gpio0_48_grp\",\n\t\t\"gpio0_50_grp\", \"gpio0_52_grp\", \"gpio0_1_grp\",\n\t\t\"gpio0_3_grp\", \"gpio0_5_grp\",\n\t\t\"gpio0_9_grp\", \"gpio0_11_grp\", \"gpio0_13_grp\",\n\t\t\"gpio0_15_grp\", \"gpio0_17_grp\", \"gpio0_19_grp\",\n\t\t\"gpio0_21_grp\", \"gpio0_23_grp\", \"gpio0_25_grp\",\n\t\t\"gpio0_27_grp\", \"gpio0_29_grp\", \"gpio0_31_grp\",\n\t\t\"gpio0_33_grp\", \"gpio0_35_grp\", \"gpio0_37_grp\",\n\t\t\"gpio0_39_grp\", \"gpio0_41_grp\", \"gpio0_43_grp\",\n\t\t\"gpio0_45_grp\", \"gpio0_47_grp\", \"gpio0_49_grp\",\n\t\t\"gpio0_51_grp\", \"gpio0_53_grp\", \"sdio1_emio_wp_grp\"};\nstatic const char * const smc0_nor_groups[] = {\"smc0_nor_grp\"};\nstatic const char * const smc0_nor_cs1_groups[] = {\"smc0_nor_cs1_grp\"};\nstatic const char * const smc0_nor_addr25_groups[] = {\"smc0_nor_addr25_grp\"};\nstatic const char * const smc0_nand_groups[] = {\"smc0_nand_grp\",\n\t\t\"smc0_nand8_grp\"};\nstatic const char * const can0_groups[] = {\"can0_0_grp\", \"can0_1_grp\",\n\t\t\"can0_2_grp\", \"can0_3_grp\", \"can0_4_grp\", \"can0_5_grp\",\n\t\t\"can0_6_grp\", \"can0_7_grp\", \"can0_8_grp\", \"can0_9_grp\",\n\t\t\"can0_10_grp\"};\nstatic const char * const can1_groups[] = {\"can1_0_grp\", \"can1_1_grp\",\n\t\t\"can1_2_grp\", \"can1_3_grp\", \"can1_4_grp\", \"can1_5_grp\",\n\t\t\"can1_6_grp\", \"can1_7_grp\", \"can1_8_grp\", \"can1_9_grp\",\n\t\t\"can1_10_grp\", \"can1_11_grp\"};\nstatic const char * const uart0_groups[] = {\"uart0_0_grp\", \"uart0_1_grp\",\n\t\t\"uart0_2_grp\", \"uart0_3_grp\", \"uart0_4_grp\", \"uart0_5_grp\",\n\t\t\"uart0_6_grp\", \"uart0_7_grp\", \"uart0_8_grp\", \"uart0_9_grp\",\n\t\t\"uart0_10_grp\"};\nstatic const char * const uart1_groups[] = {\"uart1_0_grp\", \"uart1_1_grp\",\n\t\t\"uart1_2_grp\", \"uart1_3_grp\", \"uart1_4_grp\", \"uart1_5_grp\",\n\t\t\"uart1_6_grp\", \"uart1_7_grp\", \"uart1_8_grp\", \"uart1_9_grp\",\n\t\t\"uart1_10_grp\", \"uart1_11_grp\"};\nstatic const char * const i2c0_groups[] = {\"i2c0_0_grp\", \"i2c0_1_grp\",\n\t\t\"i2c0_2_grp\", \"i2c0_3_grp\", \"i2c0_4_grp\", \"i2c0_5_grp\",\n\t\t\"i2c0_6_grp\", \"i2c0_7_grp\", \"i2c0_8_grp\", \"i2c0_9_grp\",\n\t\t\"i2c0_10_grp\"};\nstatic const char * const i2c1_groups[] = {\"i2c1_0_grp\", \"i2c1_1_grp\",\n\t\t\"i2c1_2_grp\", \"i2c1_3_grp\", \"i2c1_4_grp\", \"i2c1_5_grp\",\n\t\t\"i2c1_6_grp\", \"i2c1_7_grp\", \"i2c1_8_grp\", \"i2c1_9_grp\",\n\t\t\"i2c1_10_grp\"};\nstatic const char * const ttc0_groups[] = {\"ttc0_0_grp\", \"ttc0_1_grp\",\n\t\t\t\t\t   \"ttc0_2_grp\"};\nstatic const char * const ttc1_groups[] = {\"ttc1_0_grp\", \"ttc1_1_grp\",\n\t\t\t\t\t   \"ttc1_2_grp\"};\nstatic const char * const swdt0_groups[] = {\"swdt0_0_grp\", \"swdt0_1_grp\",\n\t\t\"swdt0_2_grp\", \"swdt0_3_grp\", \"swdt0_4_grp\"};\nstatic const char * const gpio0_groups[] = {\"gpio0_0_grp\",\n\t\t\"gpio0_2_grp\", \"gpio0_4_grp\", \"gpio0_6_grp\",\n\t\t\"gpio0_8_grp\", \"gpio0_10_grp\", \"gpio0_12_grp\",\n\t\t\"gpio0_14_grp\", \"gpio0_16_grp\", \"gpio0_18_grp\",\n\t\t\"gpio0_20_grp\", \"gpio0_22_grp\", \"gpio0_24_grp\",\n\t\t\"gpio0_26_grp\", \"gpio0_28_grp\", \"gpio0_30_grp\",\n\t\t\"gpio0_32_grp\", \"gpio0_34_grp\", \"gpio0_36_grp\",\n\t\t\"gpio0_38_grp\", \"gpio0_40_grp\", \"gpio0_42_grp\",\n\t\t\"gpio0_44_grp\", \"gpio0_46_grp\", \"gpio0_48_grp\",\n\t\t\"gpio0_50_grp\", \"gpio0_52_grp\", \"gpio0_1_grp\",\n\t\t\"gpio0_3_grp\", \"gpio0_5_grp\", \"gpio0_7_grp\",\n\t\t\"gpio0_9_grp\", \"gpio0_11_grp\", \"gpio0_13_grp\",\n\t\t\"gpio0_15_grp\", \"gpio0_17_grp\", \"gpio0_19_grp\",\n\t\t\"gpio0_21_grp\", \"gpio0_23_grp\", \"gpio0_25_grp\",\n\t\t\"gpio0_27_grp\", \"gpio0_29_grp\", \"gpio0_31_grp\",\n\t\t\"gpio0_33_grp\", \"gpio0_35_grp\", \"gpio0_37_grp\",\n\t\t\"gpio0_39_grp\", \"gpio0_41_grp\", \"gpio0_43_grp\",\n\t\t\"gpio0_45_grp\", \"gpio0_47_grp\", \"gpio0_49_grp\",\n\t\t\"gpio0_51_grp\", \"gpio0_53_grp\"};\n\n#define DEFINE_ZYNQ_PINMUX_FUNCTION(fname, mval)\t\\\n\t[ZYNQ_PMUX_##fname] = {\t\t\t\t\\\n\t\t.name = #fname,\t\t\t\t\\\n\t\t.groups = fname##_groups,\t\t\\\n\t\t.ngroups = ARRAY_SIZE(fname##_groups),\t\\\n\t\t.mux_val = mval,\t\t\t\\\n\t}\n\n#define DEFINE_ZYNQ_PINMUX_FUNCTION_MUX(fname, mval, offset, mask, shift)\\\n\t[ZYNQ_PMUX_##fname] = {\t\t\t\t\\\n\t\t.name = #fname,\t\t\t\t\\\n\t\t.groups = fname##_groups,\t\t\\\n\t\t.ngroups = ARRAY_SIZE(fname##_groups),\t\\\n\t\t.mux_val = mval,\t\t\t\\\n\t\t.mux = offset,\t\t\t\t\\\n\t\t.mux_mask = mask,\t\t\t\\\n\t\t.mux_shift = shift,\t\t\t\\\n\t}\n\n#define ZYNQ_SDIO_WP_SHIFT\t0\n#define ZYNQ_SDIO_WP_MASK\t(0x3f << ZYNQ_SDIO_WP_SHIFT)\n#define ZYNQ_SDIO_CD_SHIFT\t16\n#define ZYNQ_SDIO_CD_MASK\t(0x3f << ZYNQ_SDIO_CD_SHIFT)\n\nstatic const struct zynq_pinmux_function zynq_pmux_functions[] = {\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(ethernet0, 1),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(ethernet1, 1),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(usb0, 2),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(usb1, 2),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(mdio0, 0x40),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(mdio1, 0x50),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(qspi0, 1),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(qspi1, 1),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(qspi_fbclk, 1),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(qspi_cs1, 1),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(spi0, 0x50),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(spi1, 0x50),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(spi0_ss, 0x50),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(spi1_ss, 0x50),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(sdio0, 0x40),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(sdio0_pc, 0xc),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION_MUX(sdio0_wp, 0, 0x130, ZYNQ_SDIO_WP_MASK,\n\t\t\t\t\tZYNQ_SDIO_WP_SHIFT),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION_MUX(sdio0_cd, 0, 0x130, ZYNQ_SDIO_CD_MASK,\n\t\t\t\t\tZYNQ_SDIO_CD_SHIFT),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(sdio1, 0x40),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(sdio1_pc, 0xc),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION_MUX(sdio1_wp, 0, 0x134, ZYNQ_SDIO_WP_MASK,\n\t\t\t\t\tZYNQ_SDIO_WP_SHIFT),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION_MUX(sdio1_cd, 0, 0x134, ZYNQ_SDIO_CD_MASK,\n\t\t\t\t\tZYNQ_SDIO_CD_SHIFT),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(smc0_nor, 4),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(smc0_nor_cs1, 8),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(smc0_nor_addr25, 4),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(smc0_nand, 8),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(can0, 0x10),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(can1, 0x10),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(uart0, 0x70),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(uart1, 0x70),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(i2c0, 0x20),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(i2c1, 0x20),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(ttc0, 0x60),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(ttc1, 0x60),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(swdt0, 0x30),\n\tDEFINE_ZYNQ_PINMUX_FUNCTION(gpio0, 0),\n};\n\n\n \nstatic int zynq_pctrl_get_groups_count(struct pinctrl_dev *pctldev)\n{\n\tstruct zynq_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pctrl->ngroups;\n}\n\nstatic const char *zynq_pctrl_get_group_name(struct pinctrl_dev *pctldev,\n\t\t\t\t\t     unsigned int selector)\n{\n\tstruct zynq_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pctrl->groups[selector].name;\n}\n\nstatic int zynq_pctrl_get_group_pins(struct pinctrl_dev *pctldev,\n\t\t\t\t     unsigned int selector,\n\t\t\t\t     const unsigned int **pins,\n\t\t\t\t     unsigned int *num_pins)\n{\n\tstruct zynq_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\t*pins = pctrl->groups[selector].pins;\n\t*num_pins = pctrl->groups[selector].npins;\n\n\treturn 0;\n}\n\nstatic const struct pinctrl_ops zynq_pctrl_ops = {\n\t.get_groups_count = zynq_pctrl_get_groups_count,\n\t.get_group_name = zynq_pctrl_get_group_name,\n\t.get_group_pins = zynq_pctrl_get_group_pins,\n\t.dt_node_to_map = pinconf_generic_dt_node_to_map_all,\n\t.dt_free_map = pinctrl_utils_free_map,\n};\n\n \nstatic int zynq_pmux_get_functions_count(struct pinctrl_dev *pctldev)\n{\n\tstruct zynq_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pctrl->nfuncs;\n}\n\nstatic const char *zynq_pmux_get_function_name(struct pinctrl_dev *pctldev,\n\t\t\t\t\t       unsigned int selector)\n{\n\tstruct zynq_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pctrl->funcs[selector].name;\n}\n\nstatic int zynq_pmux_get_function_groups(struct pinctrl_dev *pctldev,\n\t\t\t\t\t unsigned int selector,\n\t\t\t\t\t const char * const **groups,\n\t\t\t\t\t unsigned * const num_groups)\n{\n\tstruct zynq_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\t*groups = pctrl->funcs[selector].groups;\n\t*num_groups = pctrl->funcs[selector].ngroups;\n\treturn 0;\n}\n\nstatic int zynq_pinmux_set_mux(struct pinctrl_dev *pctldev,\n\t\t\t       unsigned int function,\n\t\t\t       unsigned int  group)\n{\n\tint i, ret;\n\tstruct zynq_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\tconst struct zynq_pctrl_group *pgrp = &pctrl->groups[group];\n\tconst struct zynq_pinmux_function *func = &pctrl->funcs[function];\n\n\t \n\tif (function == ZYNQ_PMUX_sdio0_cd || function == ZYNQ_PMUX_sdio0_wp ||\n\t\t\tfunction == ZYNQ_PMUX_sdio1_cd ||\n\t\t\tfunction == ZYNQ_PMUX_sdio1_wp) {\n\t\tu32 reg;\n\n\t\tret = regmap_read(pctrl->syscon,\n\t\t\t\t  pctrl->pctrl_offset + func->mux, &reg);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\treg &= ~func->mux_mask;\n\t\treg |= pgrp->pins[0] << func->mux_shift;\n\t\tret = regmap_write(pctrl->syscon,\n\t\t\t\t   pctrl->pctrl_offset + func->mux, reg);\n\t\tif (ret)\n\t\t\treturn ret;\n\t} else {\n\t\tfor (i = 0; i < pgrp->npins; i++) {\n\t\t\tunsigned int pin = pgrp->pins[i];\n\t\t\tu32 reg, addr = pctrl->pctrl_offset + (4 * pin);\n\n\t\t\tret = regmap_read(pctrl->syscon, addr, &reg);\n\t\t\tif (ret)\n\t\t\t\treturn ret;\n\n\t\t\treg &= ~ZYNQ_PINMUX_MUX_MASK;\n\t\t\treg |= func->mux_val << ZYNQ_PINMUX_MUX_SHIFT;\n\t\t\tret = regmap_write(pctrl->syscon, addr, reg);\n\t\t\tif (ret)\n\t\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic const struct pinmux_ops zynq_pinmux_ops = {\n\t.get_functions_count = zynq_pmux_get_functions_count,\n\t.get_function_name = zynq_pmux_get_function_name,\n\t.get_function_groups = zynq_pmux_get_function_groups,\n\t.set_mux = zynq_pinmux_set_mux,\n};\n\n \n#define ZYNQ_PINCONF_TRISTATE\t\tBIT(0)\n#define ZYNQ_PINCONF_SPEED\t\tBIT(8)\n#define ZYNQ_PINCONF_PULLUP\t\tBIT(12)\n#define ZYNQ_PINCONF_DISABLE_RECVR\tBIT(13)\n\n#define ZYNQ_PINCONF_IOTYPE_SHIFT\t9\n#define ZYNQ_PINCONF_IOTYPE_MASK\t(7 << ZYNQ_PINCONF_IOTYPE_SHIFT)\n\nenum zynq_io_standards {\n\tzynq_iostd_min,\n\tzynq_iostd_lvcmos18,\n\tzynq_iostd_lvcmos25,\n\tzynq_iostd_lvcmos33,\n\tzynq_iostd_hstl,\n\tzynq_iostd_max\n};\n\n \n#define PIN_CONFIG_IOSTANDARD\t\t(PIN_CONFIG_END + 1)\n\nstatic const struct pinconf_generic_params zynq_dt_params[] = {\n\t{\"io-standard\", PIN_CONFIG_IOSTANDARD, zynq_iostd_lvcmos18},\n};\n\n#ifdef CONFIG_DEBUG_FS\nstatic const struct pin_config_item zynq_conf_items[ARRAY_SIZE(zynq_dt_params)]\n\t= { PCONFDUMP(PIN_CONFIG_IOSTANDARD, \"IO-standard\", NULL, true),\n};\n#endif\n\nstatic unsigned int zynq_pinconf_iostd_get(u32 reg)\n{\n\treturn (reg & ZYNQ_PINCONF_IOTYPE_MASK) >> ZYNQ_PINCONF_IOTYPE_SHIFT;\n}\n\nstatic int zynq_pinconf_cfg_get(struct pinctrl_dev *pctldev,\n\t\t\t\tunsigned int pin,\n\t\t\t\tunsigned long *config)\n{\n\tu32 reg;\n\tint ret;\n\tunsigned int arg = 0;\n\tunsigned int param = pinconf_to_config_param(*config);\n\tstruct zynq_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\tif (pin >= ZYNQ_NUM_MIOS)\n\t\treturn -ENOTSUPP;\n\n\tret = regmap_read(pctrl->syscon, pctrl->pctrl_offset + (4 * pin), &reg);\n\tif (ret)\n\t\treturn -EIO;\n\n\tswitch (param) {\n\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\tif (!(reg & ZYNQ_PINCONF_PULLUP))\n\t\t\treturn -EINVAL;\n\t\targ = 1;\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_HIGH_IMPEDANCE:\n\t\tif (!(reg & ZYNQ_PINCONF_TRISTATE))\n\t\t\treturn -EINVAL;\n\t\targ = 1;\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_DISABLE:\n\t\tif (reg & ZYNQ_PINCONF_PULLUP || reg & ZYNQ_PINCONF_TRISTATE)\n\t\t\treturn -EINVAL;\n\t\tbreak;\n\tcase PIN_CONFIG_SLEW_RATE:\n\t\targ = !!(reg & ZYNQ_PINCONF_SPEED);\n\t\tbreak;\n\tcase PIN_CONFIG_MODE_LOW_POWER:\n\t{\n\t\tenum zynq_io_standards iostd = zynq_pinconf_iostd_get(reg);\n\n\t\tif (iostd != zynq_iostd_hstl)\n\t\t\treturn -EINVAL;\n\t\tif (!(reg & ZYNQ_PINCONF_DISABLE_RECVR))\n\t\t\treturn -EINVAL;\n\t\targ = !!(reg & ZYNQ_PINCONF_DISABLE_RECVR);\n\t\tbreak;\n\t}\n\tcase PIN_CONFIG_IOSTANDARD:\n\tcase PIN_CONFIG_POWER_SOURCE:\n\t\targ = zynq_pinconf_iostd_get(reg);\n\t\tbreak;\n\tdefault:\n\t\treturn -ENOTSUPP;\n\t}\n\n\t*config = pinconf_to_config_packed(param, arg);\n\treturn 0;\n}\n\nstatic int zynq_pinconf_cfg_set(struct pinctrl_dev *pctldev,\n\t\t\t\tunsigned int pin,\n\t\t\t\tunsigned long *configs,\n\t\t\t\tunsigned int num_configs)\n{\n\tint i, ret;\n\tu32 reg;\n\tu32 pullup = 0;\n\tu32 tristate = 0;\n\tstruct zynq_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\tif (pin >= ZYNQ_NUM_MIOS)\n\t\treturn -ENOTSUPP;\n\n\tret = regmap_read(pctrl->syscon, pctrl->pctrl_offset + (4 * pin), &reg);\n\tif (ret)\n\t\treturn -EIO;\n\n\tfor (i = 0; i < num_configs; i++) {\n\t\tunsigned int param = pinconf_to_config_param(configs[i]);\n\t\tunsigned int arg = pinconf_to_config_argument(configs[i]);\n\n\t\tswitch (param) {\n\t\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\t\tpullup = ZYNQ_PINCONF_PULLUP;\n\t\t\tbreak;\n\t\tcase PIN_CONFIG_BIAS_HIGH_IMPEDANCE:\n\t\t\ttristate = ZYNQ_PINCONF_TRISTATE;\n\t\t\tbreak;\n\t\tcase PIN_CONFIG_BIAS_DISABLE:\n\t\t\treg &= ~(ZYNQ_PINCONF_PULLUP | ZYNQ_PINCONF_TRISTATE);\n\t\t\tbreak;\n\t\tcase PIN_CONFIG_SLEW_RATE:\n\t\t\tif (arg)\n\t\t\t\treg |= ZYNQ_PINCONF_SPEED;\n\t\t\telse\n\t\t\t\treg &= ~ZYNQ_PINCONF_SPEED;\n\n\t\t\tbreak;\n\t\tcase PIN_CONFIG_IOSTANDARD:\n\t\tcase PIN_CONFIG_POWER_SOURCE:\n\t\t\tif (arg <= zynq_iostd_min || arg >= zynq_iostd_max) {\n\t\t\t\tdev_warn(pctldev->dev,\n\t\t\t\t\t \"unsupported IO standard '%u'\\n\",\n\t\t\t\t\t param);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t\treg &= ~ZYNQ_PINCONF_IOTYPE_MASK;\n\t\t\treg |= arg << ZYNQ_PINCONF_IOTYPE_SHIFT;\n\t\t\tbreak;\n\t\tcase PIN_CONFIG_MODE_LOW_POWER:\n\t\t\tif (arg)\n\t\t\t\treg |= ZYNQ_PINCONF_DISABLE_RECVR;\n\t\t\telse\n\t\t\t\treg &= ~ZYNQ_PINCONF_DISABLE_RECVR;\n\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_warn(pctldev->dev,\n\t\t\t\t \"unsupported configuration parameter '%u'\\n\",\n\t\t\t\t param);\n\t\t\tcontinue;\n\t\t}\n\t}\n\n\tif (tristate || pullup) {\n\t\treg &= ~(ZYNQ_PINCONF_PULLUP | ZYNQ_PINCONF_TRISTATE);\n\t\treg |= tristate | pullup;\n\t}\n\n\tret = regmap_write(pctrl->syscon, pctrl->pctrl_offset + (4 * pin), reg);\n\tif (ret)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\nstatic int zynq_pinconf_group_set(struct pinctrl_dev *pctldev,\n\t\t\t\t  unsigned int selector,\n\t\t\t\t  unsigned long *configs,\n\t\t\t\t  unsigned int  num_configs)\n{\n\tint i, ret;\n\tstruct zynq_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\tconst struct zynq_pctrl_group *pgrp = &pctrl->groups[selector];\n\n\tfor (i = 0; i < pgrp->npins; i++) {\n\t\tret = zynq_pinconf_cfg_set(pctldev, pgrp->pins[i], configs,\n\t\t\t\t\t   num_configs);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct pinconf_ops zynq_pinconf_ops = {\n\t.is_generic = true,\n\t.pin_config_get = zynq_pinconf_cfg_get,\n\t.pin_config_set = zynq_pinconf_cfg_set,\n\t.pin_config_group_set = zynq_pinconf_group_set,\n};\n\nstatic struct pinctrl_desc zynq_desc = {\n\t.name = \"zynq_pinctrl\",\n\t.pins = zynq_pins,\n\t.npins = ARRAY_SIZE(zynq_pins),\n\t.pctlops = &zynq_pctrl_ops,\n\t.pmxops = &zynq_pinmux_ops,\n\t.confops = &zynq_pinconf_ops,\n\t.num_custom_params = ARRAY_SIZE(zynq_dt_params),\n\t.custom_params = zynq_dt_params,\n#ifdef CONFIG_DEBUG_FS\n\t.custom_conf_items = zynq_conf_items,\n#endif\n\t.owner = THIS_MODULE,\n};\n\nstatic int zynq_pinctrl_probe(struct platform_device *pdev)\n\n{\n\tstruct resource *res;\n\tstruct zynq_pinctrl *pctrl;\n\n\tpctrl = devm_kzalloc(&pdev->dev, sizeof(*pctrl), GFP_KERNEL);\n\tif (!pctrl)\n\t\treturn -ENOMEM;\n\n\tpctrl->syscon = syscon_regmap_lookup_by_phandle(pdev->dev.of_node,\n\t\t\t\t\t\t\t\"syscon\");\n\tif (IS_ERR(pctrl->syscon)) {\n\t\tdev_err(&pdev->dev, \"unable to get syscon\\n\");\n\t\treturn PTR_ERR(pctrl->syscon);\n\t}\n\n\tres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\n\tif (!res) {\n\t\tdev_err(&pdev->dev, \"missing IO resource\\n\");\n\t\treturn -ENODEV;\n\t}\n\tpctrl->pctrl_offset = res->start;\n\n\tpctrl->groups = zynq_pctrl_groups;\n\tpctrl->ngroups = ARRAY_SIZE(zynq_pctrl_groups);\n\tpctrl->funcs = zynq_pmux_functions;\n\tpctrl->nfuncs = ARRAY_SIZE(zynq_pmux_functions);\n\n\tpctrl->pctrl = devm_pinctrl_register(&pdev->dev, &zynq_desc, pctrl);\n\tif (IS_ERR(pctrl->pctrl))\n\t\treturn PTR_ERR(pctrl->pctrl);\n\n\tplatform_set_drvdata(pdev, pctrl);\n\n\tdev_info(&pdev->dev, \"zynq pinctrl initialized\\n\");\n\n\treturn 0;\n}\n\nstatic const struct of_device_id zynq_pinctrl_of_match[] = {\n\t{ .compatible = \"xlnx,pinctrl-zynq\" },\n\t{ }\n};\n\nstatic struct platform_driver zynq_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"zynq-pinctrl\",\n\t\t.of_match_table = zynq_pinctrl_of_match,\n\t},\n\t.probe = zynq_pinctrl_probe,\n};\n\nmodule_platform_driver(zynq_pinctrl_driver);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}