;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 1
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 293975
Time = 21.87
CyclesPerSecond = 13442

; Dispatch stage
Dispatch.Uop.nop = 227
Dispatch.Uop.move = 5495
Dispatch.Uop.add = 17713
Dispatch.Uop.sub = 20645
Dispatch.Uop.mult = 24
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 45151
Dispatch.Uop.and = 6675
Dispatch.Uop.or = 393
Dispatch.Uop.xor = 1751
Dispatch.Uop.not = 7
Dispatch.Uop.shift = 630
Dispatch.Uop.sign = 143
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25581
Dispatch.Uop.store = 17339
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2586
Dispatch.Uop.ret = 2375
Dispatch.Uop.jump = 1016
Dispatch.Uop.branch = 14958
Dispatch.Uop.ibranch = 923
Dispatch.Uop.syscall = 26
Dispatch.Integer = 89035
Dispatch.Logic = 9599
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42920
Dispatch.Ctrl = 21858
Dispatch.WndSwitch = 4961
Dispatch.Total = 163665
Dispatch.IPC = 0.5567
Dispatch.DutyCycle = 0.1392

; Issue stage
Issue.Uop.nop = 166
Issue.Uop.move = 4578
Issue.Uop.add = 16096
Issue.Uop.sub = 18038
Issue.Uop.mult = 23
Issue.Uop.div = 5
Issue.Uop.effaddr = 40416
Issue.Uop.and = 5500
Issue.Uop.or = 311
Issue.Uop.xor = 1355
Issue.Uop.not = 2
Issue.Uop.shift = 463
Issue.Uop.sign = 108
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21896
Issue.Uop.store = 13898
Issue.Uop.prefetch = 0
Issue.Uop.call = 2377
Issue.Uop.ret = 2160
Issue.Uop.jump = 946
Issue.Uop.branch = 12456
Issue.Uop.ibranch = 851
Issue.Uop.syscall = 24
Issue.Integer = 79156
Issue.Logic = 7739
Issue.FloatingPoint = 0
Issue.Memory = 35794
Issue.Ctrl = 18790
Issue.WndSwitch = 4537
Issue.Total = 141669
Issue.IPC = 0.4819
Issue.DutyCycle = 0.1205

; Commit stage
Commit.Uop.nop = 47
Commit.Uop.move = 3975
Commit.Uop.add = 13912
Commit.Uop.sub = 16724
Commit.Uop.mult = 23
Commit.Uop.div = 5
Commit.Uop.effaddr = 35805
Commit.Uop.and = 5281
Commit.Uop.or = 293
Commit.Uop.xor = 1184
Commit.Uop.not = 2
Commit.Uop.shift = 402
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20570
Commit.Uop.store = 13898
Commit.Uop.prefetch = 0
Commit.Uop.call = 2112
Commit.Uop.ret = 2107
Commit.Uop.jump = 720
Commit.Uop.branch = 12264
Commit.Uop.ibranch = 607
Commit.Uop.syscall = 23
Commit.Integer = 70444
Commit.Logic = 7267
Commit.FloatingPoint = 0
Commit.Memory = 34468
Commit.Ctrl = 17810
Commit.WndSwitch = 4219
Commit.Total = 130059
Commit.IPC = 0.4424
Commit.DutyCycle = 0.1106

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 17810
Commit.Squashed = 33606
Commit.Mispred = 2428
Commit.PredAcc = 0.8637


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 34134
fu.IntAdd.Denied = 150
fu.IntAdd.WaitingTime = 0.007471
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 5
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 40416
fu.EffAddr.Denied = 5783
fu.EffAddr.WaitingTime = 0.1305
fu.Logic.Accesses = 7739
fu.Logic.Denied = 147
fu.Logic.WaitingTime = 0.03734
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0
Total Instructions = 88397
Total ALU Instructions = 0
Total Load Instructions = 0
Reused Instructions = 83030
Reuse Percentage = 93.93%
Trivial Instructions = 33
Trivial Percentage = 0.04%

Trivial Instructions Table:
--------------------------------------------------------------------------------
        ID |          Opcode |     Input1 |     Input2 |          Description
--------------------------------------------------------------------------------
     83452 |             sub |         63 |          0 |                x - 0
     89140 |             sub |         22 |          0 |                x - 0
     90173 |             sub |         58 |          0 |                x - 0
     92894 |             sub |         41 |          0 |                x - 0
     93119 |             sub |         41 |          0 |                x - 0
     94861 |             sub |         58 |          0 |                x - 0
    115782 |             sub |         37 |          0 |                x - 0
    120213 |             sub |         32 |          0 |                x - 0
    122813 |             sub |         29 |          0 |                x - 0
    126601 |             sub |         15 |          0 |                x - 0
    127674 |             sub |         57 |          0 |                x - 0
    165546 |             sub |          0 |          0 |                x - 0
    167241 |             sub |          3 |          0 |                x - 0
    167409 |             sub |          3 |          0 |                x - 0
    172083 |             sub |         35 |          0 |                x - 0
    176510 |             sub |         15 |          0 |                x - 0
    176512 |             sub |         15 |          0 |                x - 0
    177219 |             sub |         41 |          0 |                x - 0
    180465 |             add |         49 |          0 |                x + 0
    180466 |             add |         65 |          0 |                x + 0
    190487 |             sub |          4 |          0 |                x - 0
    194209 |             sub |         52 |          0 |                x - 0
    198035 |             sub |         75 |          0 |                x - 0
    199344 |             sub |         14 |          0 |                x - 0
    199669 |             sub |         35 |          0 |                x - 0
    209939 |             sub |         75 |          0 |                x - 0
    218859 |             add |         14 |          0 |                x + 0
    219377 |             add |         54 |          0 |                x + 0
    234490 |             add |         15 |          0 |                x + 0
    237994 |             sub |         49 |          0 |                x - 0
    270512 |             add |         47 |          0 |                x + 0
    273105 |             sub |         77 |          0 |                x - 0
    273639 |             sub |         15 |          0 |                x - 0
--------------------------------------------------------------------------------

Genetic Value Predictor Statistics:

Genetic Value Predictor Statistics:
--------------------------------
Total Predictions: 316
Correct Predictions: 183
Confident Predictions: 0
Correct Confident Predictions: 183
Overall Accuracy: 57.9114%

Current Parameters:
History Size: 4
Confidence Threshold: 2
Stride Window: 3


Value Predictor Statistics:

Value Predictor Statistics:
-------------------------
Total Predictions: 1627
Correct Predictions: 647
Confident Predictions: 616
Correct Confident Predictions: 321
Overall Accuracy: 39.7664%
Confident Predictions Accuracy: 52.1104%


; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 130059
Dispatch.Stall.spec = 33606
Dispatch.Stall.uop_queue = 813170
Dispatch.Stall.rob = 172338
Dispatch.Stall.iq = 10858
Dispatch.Stall.lsq = 15231
Dispatch.Stall.rename = 3
Dispatch.Stall.ctx = 631

; Dispatch stage
Dispatch.Uop.nop = 227
Dispatch.Uop.move = 5495
Dispatch.Uop.add = 17713
Dispatch.Uop.sub = 20645
Dispatch.Uop.mult = 24
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 45151
Dispatch.Uop.and = 6675
Dispatch.Uop.or = 393
Dispatch.Uop.xor = 1751
Dispatch.Uop.not = 7
Dispatch.Uop.shift = 630
Dispatch.Uop.sign = 143
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25581
Dispatch.Uop.store = 17339
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2586
Dispatch.Uop.ret = 2375
Dispatch.Uop.jump = 1016
Dispatch.Uop.branch = 14958
Dispatch.Uop.ibranch = 923
Dispatch.Uop.syscall = 26
Dispatch.Integer = 89035
Dispatch.Logic = 9599
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42920
Dispatch.Ctrl = 21858
Dispatch.WndSwitch = 4961
Dispatch.Total = 163665
Dispatch.IPC = 0.5567
Dispatch.DutyCycle = 0.1392

; Issue stage
Issue.Uop.nop = 166
Issue.Uop.move = 4578
Issue.Uop.add = 16096
Issue.Uop.sub = 18038
Issue.Uop.mult = 23
Issue.Uop.div = 5
Issue.Uop.effaddr = 40416
Issue.Uop.and = 5500
Issue.Uop.or = 311
Issue.Uop.xor = 1355
Issue.Uop.not = 2
Issue.Uop.shift = 463
Issue.Uop.sign = 108
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21896
Issue.Uop.store = 13898
Issue.Uop.prefetch = 0
Issue.Uop.call = 2377
Issue.Uop.ret = 2160
Issue.Uop.jump = 946
Issue.Uop.branch = 12456
Issue.Uop.ibranch = 851
Issue.Uop.syscall = 24
Issue.Integer = 79156
Issue.Logic = 7739
Issue.FloatingPoint = 0
Issue.Memory = 35794
Issue.Ctrl = 18790
Issue.WndSwitch = 4537
Issue.Total = 141669
Issue.IPC = 0.4819
Issue.DutyCycle = 0.1205

; Commit stage
Commit.Uop.nop = 47
Commit.Uop.move = 3975
Commit.Uop.add = 13912
Commit.Uop.sub = 16724
Commit.Uop.mult = 23
Commit.Uop.div = 5
Commit.Uop.effaddr = 35805
Commit.Uop.and = 5281
Commit.Uop.or = 293
Commit.Uop.xor = 1184
Commit.Uop.not = 2
Commit.Uop.shift = 402
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20570
Commit.Uop.store = 13898
Commit.Uop.prefetch = 0
Commit.Uop.call = 2112
Commit.Uop.ret = 2107
Commit.Uop.jump = 720
Commit.Uop.branch = 12264
Commit.Uop.ibranch = 607
Commit.Uop.syscall = 23
Commit.Integer = 70444
Commit.Logic = 7267
Commit.FloatingPoint = 0
Commit.Memory = 34468
Commit.Ctrl = 17810
Commit.WndSwitch = 4219
Commit.Total = 130059
Commit.IPC = 0.4424
Commit.DutyCycle = 0.1106

; Committed branches
Commit.Branches = 17810
Commit.Squashed = 33606
Commit.Mispred = 2428
Commit.PredAcc = 0.8637

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 227
Dispatch.Uop.move = 5495
Dispatch.Uop.add = 17713
Dispatch.Uop.sub = 20645
Dispatch.Uop.mult = 24
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 45151
Dispatch.Uop.and = 6675
Dispatch.Uop.or = 393
Dispatch.Uop.xor = 1751
Dispatch.Uop.not = 7
Dispatch.Uop.shift = 630
Dispatch.Uop.sign = 143
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25581
Dispatch.Uop.store = 17339
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2586
Dispatch.Uop.ret = 2375
Dispatch.Uop.jump = 1016
Dispatch.Uop.branch = 14958
Dispatch.Uop.ibranch = 923
Dispatch.Uop.syscall = 26
Dispatch.Integer = 89035
Dispatch.Logic = 9599
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42920
Dispatch.Ctrl = 21858
Dispatch.WndSwitch = 4961
Dispatch.Total = 163665
Dispatch.IPC = 0.5567
Dispatch.DutyCycle = 0.1392

; Issue stage
Issue.Uop.nop = 166
Issue.Uop.move = 4578
Issue.Uop.add = 16096
Issue.Uop.sub = 18038
Issue.Uop.mult = 23
Issue.Uop.div = 5
Issue.Uop.effaddr = 40416
Issue.Uop.and = 5500
Issue.Uop.or = 311
Issue.Uop.xor = 1355
Issue.Uop.not = 2
Issue.Uop.shift = 463
Issue.Uop.sign = 108
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21896
Issue.Uop.store = 13898
Issue.Uop.prefetch = 0
Issue.Uop.call = 2377
Issue.Uop.ret = 2160
Issue.Uop.jump = 946
Issue.Uop.branch = 12456
Issue.Uop.ibranch = 851
Issue.Uop.syscall = 24
Issue.Integer = 79156
Issue.Logic = 7739
Issue.FloatingPoint = 0
Issue.Memory = 35794
Issue.Ctrl = 18790
Issue.WndSwitch = 4537
Issue.Total = 141669
Issue.IPC = 0.4819
Issue.DutyCycle = 0.1205

; Commit stage
Commit.Uop.nop = 47
Commit.Uop.move = 3975
Commit.Uop.add = 13912
Commit.Uop.sub = 16724
Commit.Uop.mult = 23
Commit.Uop.div = 5
Commit.Uop.effaddr = 35805
Commit.Uop.and = 5281
Commit.Uop.or = 293
Commit.Uop.xor = 1184
Commit.Uop.not = 2
Commit.Uop.shift = 402
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20570
Commit.Uop.store = 13898
Commit.Uop.prefetch = 0
Commit.Uop.call = 2112
Commit.Uop.ret = 2107
Commit.Uop.jump = 720
Commit.Uop.branch = 12264
Commit.Uop.ibranch = 607
Commit.Uop.syscall = 23
Commit.Integer = 70444
Commit.Logic = 7267
Commit.FloatingPoint = 0
Commit.Memory = 34468
Commit.Ctrl = 17810
Commit.WndSwitch = 4219
Commit.Total = 130059
Commit.IPC = 0.4424
Commit.DutyCycle = 0.1106

; Committed branches
Commit.Branches = 17810
Commit.Squashed = 33606
Commit.Mispred = 2428
Commit.PredAcc = 0.8637

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 130059
ROB.Writes = 163665
IQ.Size = 40
IQ.Reads = 105875
IQ.Writes = 120745
LSQ.Size = 20
LSQ.Reads = 35794
LSQ.Writes = 42920
RF_Int.Size = 80
RF_Int.Reads = 163687
RF_Int.Writes = 106412
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 190894
RAT.IntWrites = 111028
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 18232
BTB.Writes = 17810

