/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az339-652
+ date
Thu Apr  6 18:06:51 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1680804411
+ CACTUS_STARTTIME=1680804411
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Apr 06 2023 (17:33:51)
Run date:          Apr 06 2023 (18:06:52+0000)
Run host:          fv-az339-652 (pid=112118)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az339-652
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110636KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=c12b2b67-d613-bc42-af48-525a4b43102a, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1035-azure, OSVersion="#42~20.04.1-Ubuntu SMP Wed Mar 1 19:17:41 UTC 2023", HostName=fv-az339-652, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110636KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00252007 sec
      iterations=10000000... time=0.0276593 sec
      iterations=100000000... time=0.286204 sec
      iterations=400000000... time=1.16172 sec
      iterations=400000000... time=0.880649 sec
      result: 2.84621 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00328296 sec
      iterations=10000000... time=0.0332412 sec
      iterations=100000000... time=0.318476 sec
      iterations=300000000... time=0.912987 sec
      iterations=600000000... time=1.81304 sec
      result: 10.5899 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00189868 sec
      iterations=10000000... time=0.0193104 sec
      iterations=100000000... time=0.188307 sec
      iterations=600000000... time=1.79241 sec
      result: 5.35592 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000126599 sec
      iterations=10000... time=0.00128008 sec
      iterations=100000... time=0.0135887 sec
      iterations=1000000... time=0.420621 sec
      iterations=3000000... time=0.671472 sec
      iterations=6000000... time=1.37533 sec
      result: 2.29221 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000509693 sec
      iterations=10000... time=0.00511843 sec
      iterations=100000... time=0.055182 sec
      iterations=1000000... time=0.783156 sec
      iterations=2000000... time=2.48922 sec
      result: 12.4461 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=2.49e-05 sec
      iterations=1000... time=0.000244097 sec
      iterations=10000... time=0.00264236 sec
      iterations=100000... time=0.030368 sec
      iterations=1000000... time=0.301814 sec
      iterations=4000000... time=2.29541 sec
      result: 42.8263 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.2e-06 sec
      iterations=10... time=4.7999e-05 sec
      iterations=100... time=0.000475294 sec
      iterations=1000... time=0.00607142 sec
      iterations=10000... time=0.0539086 sec
      iterations=100000... time=0.703205 sec
      iterations=200000... time=1.64223 sec
      result: 23.944 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.1e-06 sec
      iterations=10000... time=2.77e-05 sec
      iterations=100000... time=0.000329995 sec
      iterations=1000000... time=0.020989 sec
      iterations=10000000... time=0.186351 sec
      iterations=60000000... time=0.201109 sec
      iterations=300000000... time=2.01932 sec
      result: 0.841385 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=3.7199e-05 sec
      iterations=10000... time=0.000173198 sec
      iterations=100000... time=0.00174488 sec
      iterations=1000000... time=0.0184209 sec
      iterations=10000000... time=0.194674 sec
      iterations=60000000... time=2.1287 sec
      result: 4.43479 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9.99999e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=2.56e-05 sec
      iterations=1000... time=0.000249198 sec
      iterations=10000... time=0.00322178 sec
      iterations=100000... time=0.0298822 sec
      iterations=1000000... time=0.331871 sec
      iterations=3000000... time=0.967553 sec
      iterations=6000000... time=1.92888 sec
      result: 76.4463 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.9e-06 sec
      iterations=10... time=8.9599e-05 sec
      iterations=100... time=0.00101699 sec
      iterations=1000... time=0.00993897 sec
      iterations=10000... time=0.0965543 sec
      iterations=100000... time=1.00061 sec
      result: 19.6488 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.54e-05 sec
      iterations=10... time=0.000215897 sec
      iterations=100... time=0.00205547 sec
      iterations=1000... time=0.0229255 sec
      iterations=10000... time=0.249087 sec
      iterations=40000... time=0.966209 sec
      iterations=80000... time=1.89983 sec
      result: 0.0727643 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.3499e-05 sec
      iterations=10... time=0.000825389 sec
      iterations=100... time=0.00817469 sec
      iterations=1000... time=0.084662 sec
      iterations=10000... time=0.865712 sec
      iterations=20000... time=1.72657 sec
      result: 0.140938 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00589862 sec
      iterations=10... time=0.0569377 sec
      iterations=100... time=0.639649 sec
      iterations=200... time=1.23616 sec
      result: 0.398068 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00325296 sec
      iterations=10000000... time=0.0325699 sec
      iterations=100000000... time=0.293775 sec
      iterations=400000000... time=1.20049 sec
      iterations=400000000... time=0.853738 sec
      result: 2.30711 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00266397 sec
      iterations=10000000... time=0.0346307 sec
      iterations=100000000... time=0.314952 sec
      iterations=300000000... time=0.925567 sec
      iterations=600000000... time=1.86757 sec
      result: 10.2807 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00240012 sec
      iterations=10000000... time=0.0219275 sec
      iterations=100000000... time=0.223122 sec
      iterations=500000000... time=0.992501 sec
      iterations=1000000000... time=2.01384 sec
      result: 7.94504 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000183447 sec
      iterations=10000... time=0.00171313 sec
      iterations=100000... time=0.0157022 sec
      iterations=1000000... time=0.149284 sec
      iterations=7000000... time=1.00572 sec
      result: 1.43675 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000476144 sec
      iterations=10000... time=0.00527758 sec
      iterations=100000... time=0.0516251 sec
      iterations=1000000... time=0.512793 sec
      iterations=2000000... time=1.01676 sec
      result: 5.0838 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.05e-06 sec
      iterations=100... time=2.615e-05 sec
      iterations=1000... time=0.000297146 sec
      iterations=10000... time=0.00293906 sec
      iterations=100000... time=0.0309206 sec
      iterations=1000000... time=0.30127 sec
      iterations=4000000... time=1.21274 sec
      result: 81.0597 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.35e-06 sec
      iterations=10... time=4.7699e-05 sec
      iterations=100... time=0.000469745 sec
      iterations=1000... time=0.00482354 sec
      iterations=10000... time=0.0528023 sec
      iterations=100000... time=0.528853 sec
      iterations=200000... time=1.09927 sec
      result: 35.7707 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.05e-06 sec
      iterations=10000... time=2.96e-05 sec
      iterations=100000... time=0.000342247 sec
      iterations=1000000... time=0.00286856 sec
      iterations=10000000... time=0.0320938 sec
      iterations=100000000... time=0.321999 sec
      iterations=300000000... time=0.973511 sec
      iterations=600000000... time=1.86601 sec
      result: 0.388753 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=5.8749e-05 sec
      iterations=10000... time=0.000189848 sec
      iterations=100000... time=0.00200353 sec
      iterations=1000000... time=0.0186611 sec
      iterations=10000000... time=0.205589 sec
      iterations=50000000... time=0.964324 sec
      iterations=100000000... time=1.99049 sec
      result: 2.48811 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9.6e-06 sec
      iterations=10... time=5.25e-06 sec
      iterations=100... time=4.76495e-05 sec
      iterations=1000... time=0.000552795 sec
      iterations=10000... time=0.00509045 sec
      iterations=100000... time=0.0514679 sec
      iterations=1000000... time=0.498479 sec
      iterations=2000000... time=0.984862 sec
      iterations=4000000... time=1.90035 sec
      result: 51.7295 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.75e-06 sec
      iterations=10... time=8.7549e-05 sec
      iterations=100... time=0.00113054 sec
      iterations=1000... time=0.00910118 sec
      iterations=10000... time=0.0971908 sec
      iterations=100000... time=0.987268 sec
      iterations=200000... time=1.9646 sec
      result: 20.0151 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=8.25e-06 sec
      iterations=10... time=7.8349e-05 sec
      iterations=100... time=0.000787992 sec
      iterations=1000... time=0.00935481 sec
      iterations=10000... time=0.0903684 sec
      iterations=100000... time=0.880302 sec
      iterations=200000... time=1.73816 sec
      result: 0.0838818 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.4999e-05 sec
      iterations=10... time=0.000490044 sec
      iterations=100... time=0.00511124 sec
      iterations=1000... time=0.0486739 sec
      iterations=10000... time=0.497033 sec
      iterations=20000... time=0.977733 sec
      iterations=40000... time=1.99168 sec
      result: 0.117127 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1200 nsec
    MPI bandwidth: 3.72339 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Apr  6 18:08:03 UTC 2023
+ echo Done.
Done.
  Elapsed time: 71.5 s
