=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.001579 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000527/0 sec (0.000167/0 sec, 0.000222/0 sec, 8.1e-05/0 sec, 5.7e-05/0 sec )
[LOG] Nr of iterations: 8 (2, 4, 1, 1 )
[LOG] Total clause computation time: 8.4e-05/0 sec (3.2e-05/3.2e-05 sec, 4.9e-05/4.9e-05 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000131/0 sec (2.3e-05/2.3e-05 sec, 7e-05/7e-05 sec, 2.5e-05/2.5e-05 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 115 --> 11 (28 --> 2, 84 --> 6, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 14.375 --> 1.375 (14 --> 1, 21 --> 1.5, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.002117 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.001291 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000368/0 sec (0.000153/0 sec, 0.000101/0 sec, 6.5e-05/0 sec, 4.9e-05/0 sec )
[LOG] Nr of iterations: 8 (3, 2, 2, 1 )
[LOG] Total clause computation time: 6.7e-05/0 sec (3.7e-05/3.7e-05 sec, 1.9e-05/1.9e-05 sec, 9e-06/9e-06 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 6.5e-05/0 sec (2.6e-05/2.6e-05 sec, 1.2e-05/1.2e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 69 --> 6 (44 --> 2, 22 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 8.625 --> 0.75 (14.6667 --> 0.666667, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.001804 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.005361 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00376/0 sec (0.000362/0 sec, 0.000432/0 sec, 0.000687/0 sec, 0.000733/0 sec, 0.000339/0 sec, 0.000386/0 sec, 0.00055/0 sec, 0.000271/0 sec )
[LOG] Nr of iterations: 32 (3, 4, 7, 7, 2, 3, 5, 1 )
[LOG] Total clause computation time: 0.000739/0 sec (6.2e-05/6.2e-05 sec, 8.6e-05/8.6e-05 sec, 0.000154/0.000154 sec, 0.000176/0.000176 sec, 4.6e-05/4.6e-05 sec, 7.1e-05/7.1e-05 sec, 0.000122/0.000122 sec, 2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 0.00171/0 sec (6.9e-05/6.9e-05 sec, 0.000145/0.000145 sec, 0.000324/0.000324 sec, 0.000339/0.000339 sec, 0.000179/0.000179 sec, 0.000209/0.000209 sec, 0.000311/0.000311 sec, 0.000134/0.000134 sec )
[LOG] Total clause size reduction: 1227 --> 55 (140 --> 2, 210 --> 6, 426 --> 14, 432 --> 14, 2 --> 2, 6 --> 6, 10 --> 10, 1 --> 1 )
[LOG] Average clause size reduction: 38.3438 --> 1.71875 (46.6667 --> 0.666667, 52.5 --> 1.5, 60.8571 --> 2, 61.7143 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.006091 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.00301 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001756/0 sec (0.000318/0 sec, 0.000288/0 sec, 0.000405/0 sec, 0.00027/0 sec, 0.000148/0 sec, 0.000139/0 sec, 0.0001/0 sec, 8.8e-05/0 sec )
[LOG] Nr of iterations: 18 (3, 3, 5, 3, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000319/0 sec (8e-05/8e-05 sec, 5.6e-05/5.6e-05 sec, 8.9e-05/8.9e-05 sec, 6e-05/6e-05 sec, 1.1e-05/1.1e-05 sec, 2e-05/2e-05 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.000517/0 sec (6.4e-05/6.4e-05 sec, 7.5e-05/7.5e-05 sec, 0.000159/0.000159 sec, 5.8e-05/5.8e-05 sec, 5.7e-05/5.7e-05 sec, 4.9e-05/4.9e-05 sec, 3.2e-05/3.2e-05 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 552 --> 22 (108 --> 3, 108 --> 4, 220 --> 8, 112 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 30.6667 --> 1.22222 (36 --> 1, 36 --> 1.33333, 44 --> 1.6, 37.3333 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.003641 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.008765 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 93 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006821/0 sec (0.000435/0 sec, 0.000619/0 sec, 0.000364/0 sec, 0.001461/0 sec, 0.000394/0 sec, 0.000902/0 sec, 0.000479/0 sec, 0.00037/0 sec, 0.000405/0 sec, 0.000763/0 sec, 0.000335/0 sec, 0.000294/0 sec )
[LOG] Nr of iterations: 35 (2, 4, 2, 9, 2, 5, 1, 1, 1, 6, 1, 1 )
[LOG] Total clause computation time: 0.000943/0 sec (4.6e-05/4.6e-05 sec, 0.00013/0.00013 sec, 4.1e-05/4.1e-05 sec, 0.000287/0.000287 sec, 4.8e-05/4.8e-05 sec, 0.000158/0.000158 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2.5e-05/2.5e-05 sec, 0.000159/0.000159 sec, 4.4e-05/4.4e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.003215/0 sec (4.5e-05/4.5e-05 sec, 0.000209/0.000209 sec, 4.8e-05/4.8e-05 sec, 0.00087/0.00087 sec, 4.6e-05/4.6e-05 sec, 0.000437/0.000437 sec, 0.000321/0.000321 sec, 0.000229/0.000229 sec, 0.000243/0.000243 sec, 0.000449/0.000449 sec, 0.000158/0.000158 sec, 0.00016/0.00016 sec )
[LOG] Total clause size reduction: 2068 --> 63 (112 --> 1, 336 --> 5, 113 --> 1, 912 --> 24, 110 --> 1, 464 --> 10, 1 --> 1, 1 --> 1, 1 --> 1, 16 --> 16, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 59.0857 --> 1.8 (56 --> 0.5, 84 --> 1.25, 56.5 --> 0.5, 101.333 --> 2.66667, 55 --> 0.5, 92.8 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.66667 --> 2.66667, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.009708 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 169 12 2 1 151
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.005696 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004224/0 sec (0.000412/0 sec, 0.000495/0 sec, 0.00077/0 sec, 0.000332/0 sec, 0.000414/0 sec, 0.000329/0 sec, 0.000319/0 sec, 0.000357/0 sec, 0.000212/0 sec, 0.000201/0 sec, 0.000194/0 sec, 0.000189/0 sec )
[LOG] Nr of iterations: 29 (3, 4, 6, 2, 3, 2, 2, 3, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000765/0 sec (8.8e-05/8.8e-05 sec, 0.000106/0.000106 sec, 0.000169/0.000169 sec, 6.6e-05/6.6e-05 sec, 9e-05/9e-05 sec, 6.4e-05/6.4e-05 sec, 3.9e-05/3.9e-05 sec, 5.4e-05/5.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.2e-05/2.2e-05 sec, 2.3e-05/2.3e-05 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0.001449/0 sec (7.6e-05/7.6e-05 sec, 0.000164/0.000164 sec, 0.000368/0.000368 sec, 4.3e-05/4.3e-05 sec, 9.6e-05/9.6e-05 sec, 3.8e-05/3.8e-05 sec, 0.000158/0.000158 sec, 0.000192/0.000192 sec, 8.6e-05/8.6e-05 sec, 8.1e-05/8.1e-05 sec, 7.5e-05/7.5e-05 sec, 7.2e-05/7.2e-05 sec )
[LOG] Total clause size reduction: 1233 --> 39 (172 --> 2, 258 --> 6, 435 --> 14, 88 --> 1, 178 --> 3, 90 --> 1, 2 --> 2, 6 --> 6, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 42.5172 --> 1.34483 (57.3333 --> 0.666667, 64.5 --> 1.5, 72.5 --> 2.33333, 44 --> 0.5, 59.3333 --> 1, 45 --> 0.5, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.006448 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.011326 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 115 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009209/0 sec (0.000559/0 sec, 0.001152/0 sec, 0.00065/0 sec, 0.000708/0 sec, 0.000488/0 sec, 0.000859/0 sec, 0.000528/0 sec, 0.000701/0 sec, 0.000503/0 sec, 0.000406/0 sec, 0.000368/0 sec, 0.000542/0 sec, 0.000387/0 sec, 0.000574/0 sec, 0.000401/0 sec, 0.000383/0 sec )
[LOG] Nr of iterations: 36 (2, 6, 3, 3, 2, 4, 2, 3, 1, 1, 1, 2, 1, 3, 1, 1 )
[LOG] Total clause computation time: 0.001048/0 sec (5.6e-05/5.6e-05 sec, 0.000252/0.000252 sec, 0.000103/0.000103 sec, 0.000109/0.000109 sec, 5.8e-05/5.8e-05 sec, 0.000145/0.000145 sec, 6.1e-05/6.1e-05 sec, 0.000118/0.000118 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 6.8e-05/6.8e-05 sec, 2e-06/2e-06 sec, 6.6e-05/6.6e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.003638/0 sec (6.4e-05/6.4e-05 sec, 0.000521/0.000521 sec, 0.000161/0.000161 sec, 0.000228/0.000228 sec, 6.2e-05/6.2e-05 sec, 0.000331/0.000331 sec, 6.7e-05/6.7e-05 sec, 0.000194/0.000194 sec, 0.000303/0.000303 sec, 0.000232/0.000232 sec, 0.000199/0.000199 sec, 0.000299/0.000299 sec, 0.000214/0.000214 sec, 0.000328/0.000328 sec, 0.000228/0.000228 sec, 0.000207/0.000207 sec )
[LOG] Total clause size reduction: 2674 --> 51 (154 --> 1, 770 --> 11, 310 --> 3, 312 --> 5, 157 --> 1, 474 --> 7, 159 --> 1, 320 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1, 7 --> 7, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 74.2778 --> 1.41667 (77 --> 0.5, 128.333 --> 1.83333, 103.333 --> 1, 104 --> 1.66667, 78.5 --> 0.5, 118.5 --> 1.75, 79.5 --> 0.5, 106.667 --> 1.33333, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 2.33333 --> 2.33333, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01238 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 199
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.007751 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006096/0 sec (0.000454/0 sec, 0.000493/0 sec, 0.000394/0 sec, 0.000385/0 sec, 0.000391/0 sec, 0.000765/0 sec, 0.000669/0 sec, 0.000413/0 sec, 0.000316/0 sec, 0.000262/0 sec, 0.00026/0 sec, 0.000261/0 sec, 0.000274/0 sec, 0.000275/0 sec, 0.000238/0 sec, 0.000246/0 sec )
[LOG] Nr of iterations: 31 (2, 3, 2, 2, 2, 5, 4, 2, 1, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0.000833/0 sec (8.3e-05/8.3e-05 sec, 9.9e-05/9.9e-05 sec, 7.3e-05/7.3e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 0.000162/0.000162 sec, 0.00014/0.00014 sec, 7.9e-05/7.9e-05 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2.1e-05/2.1e-05 sec, 2.6e-05/2.6e-05 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.001936/0 sec (5e-05/5e-05 sec, 0.000119/0.000119 sec, 5.2e-05/5.2e-05 sec, 4.9e-05/4.9e-05 sec, 5.3e-05/5.3e-05 sec, 0.000297/0.000297 sec, 0.000238/0.000238 sec, 4.7e-05/4.7e-05 sec, 0.000166/0.000166 sec, 0.000132/0.000132 sec, 0.00013/0.00013 sec, 0.000131/0.000131 sec, 0.000145/0.000145 sec, 0.000125/0.000125 sec, 8.9e-05/8.9e-05 sec, 0.000113/0.000113 sec )
[LOG] Total clause size reduction: 1704 --> 31 (118 --> 1, 236 --> 3, 119 --> 1, 120 --> 1, 121 --> 1, 488 --> 8, 369 --> 6, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 54.9677 --> 1 (59 --> 0.5, 78.6667 --> 1, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 97.6 --> 1.6, 92.25 --> 1.5, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.008653 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.020316 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 152 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017721/0 sec (0.001094/0 sec, 0.001743/0 sec, 0.000703/0 sec, 0.002152/0 sec, 0.000677/0 sec, 0.001371/0 sec, 0.000699/0 sec, 0.000906/0 sec, 0.001188/0 sec, 0.000741/0 sec, 0.000961/0 sec, 0.000701/0 sec, 0.000649/0 sec, 0.000556/0 sec, 0.000509/0 sec, 0.000931/0 sec, 0.000542/0 sec, 0.000574/0 sec, 0.000488/0 sec, 0.000536/0 sec )
[LOG] Nr of iterations: 51 (3, 7, 2, 8, 2, 5, 2, 3, 4, 2, 1, 1, 1, 1, 1, 4, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002258/0 sec (0.000171/0.000171 sec, 0.000327/0.000327 sec, 0.000105/0.000105 sec, 0.000417/0.000417 sec, 0.000102/0.000102 sec, 0.000247/0.000247 sec, 0.000105/0.000105 sec, 0.000174/0.000174 sec, 0.000227/0.000227 sec, 0.000126/0.000126 sec, 2.9e-05/2.9e-05 sec, 8e-06/8e-06 sec, 9e-06/9e-06 sec, 1e-06/1e-06 sec, 2.1e-05/2.1e-05 sec, 0.000126/0.000126 sec, 2e-06/2e-06 sec, 4.3e-05/4.3e-05 sec, 2e-06/2e-06 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.008109/0 sec (0.000315/0.000315 sec, 0.000932/0.000932 sec, 9.2e-05/9.2e-05 sec, 0.001192/0.001192 sec, 9.3e-05/9.3e-05 sec, 0.000615/0.000615 sec, 7.8e-05/7.8e-05 sec, 0.000233/0.000233 sec, 0.000445/0.000445 sec, 8.7e-05/8.7e-05 sec, 0.000678/0.000678 sec, 0.000471/0.000471 sec, 0.000425/0.000425 sec, 0.000341/0.000341 sec, 0.000279/0.000279 sec, 0.000585/0.000585 sec, 0.000329/0.000329 sec, 0.000323/0.000323 sec, 0.000282/0.000282 sec, 0.000314/0.000314 sec )
[LOG] Total clause size reduction: 5583 --> 85 (392 --> 6, 1176 --> 16, 192 --> 1, 1386 --> 20, 199 --> 1, 800 --> 10, 201 --> 1, 404 --> 3, 609 --> 6, 204 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 10 --> 10, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 109.471 --> 1.66667 (130.667 --> 2, 168 --> 2.28571, 96 --> 0.5, 173.25 --> 2.5, 99.5 --> 0.5, 160 --> 2, 100.5 --> 0.5, 134.667 --> 1, 152.25 --> 1.5, 102 --> 0.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.021676 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 282 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.016051 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013879/0 sec (0.000705/0 sec, 0.000605/0 sec, 0.000879/0 sec, 0.000787/0 sec, 0.000505/0 sec, 0.000656/0 sec, 0.001005/0 sec, 0.001088/0 sec, 0.00106/0 sec, 0.00067/0 sec, 0.00063/0 sec, 0.000652/0 sec, 0.000527/0 sec, 0.000741/0 sec, 0.000558/0 sec, 0.000598/0 sec, 0.000705/0 sec, 0.000568/0 sec, 0.000465/0 sec, 0.000475/0 sec )
[LOG] Nr of iterations: 58 (3, 3, 5, 4, 2, 3, 5, 6, 5, 3, 2, 2, 1, 3, 1, 2, 3, 2, 1, 2 )
[LOG] Total clause computation time: 0.002115/0 sec (0.000144/0.000144 sec, 0.000113/0.000113 sec, 0.000206/0.000206 sec, 0.000189/0.000189 sec, 9.1e-05/9.1e-05 sec, 0.000154/0.000154 sec, 0.000207/0.000207 sec, 0.000245/0.000245 sec, 0.000221/0.000221 sec, 0.000138/0.000138 sec, 2.5e-05/2.5e-05 sec, 4.3e-05/4.3e-05 sec, 1.6e-05/1.6e-05 sec, 0.000122/0.000122 sec, 1e-06/1e-06 sec, 3e-05/3e-05 sec, 6.6e-05/6.6e-05 sec, 4.8e-05/4.8e-05 sec, 3.5e-05/3.5e-05 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0.006283/0 sec (0.000133/0.000133 sec, 0.000156/0.000156 sec, 0.000328/0.000328 sec, 0.000246/0.000246 sec, 6.1e-05/6.1e-05 sec, 0.000122/0.000122 sec, 0.000431/0.000431 sec, 0.000455/0.000455 sec, 0.000453/0.000453 sec, 0.000126/0.000126 sec, 0.000406/0.000406 sec, 0.000433/0.000433 sec, 0.00034/0.00034 sec, 0.000444/0.000444 sec, 0.000387/0.000387 sec, 0.000394/0.000394 sec, 0.000462/0.000462 sec, 0.000349/0.000349 sec, 0.000267/0.000267 sec, 0.00029/0.00029 sec )
[LOG] Total clause size reduction: 4426 --> 77 (300 --> 2, 300 --> 4, 604 --> 7, 456 --> 5, 153 --> 1, 308 --> 2, 620 --> 10, 755 --> 9, 588 --> 9, 316 --> 2, 2 --> 2, 4 --> 4, 1 --> 1, 5 --> 5, 1 --> 1, 2 --> 2, 6 --> 6, 2 --> 2, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 76.3103 --> 1.32759 (100 --> 0.666667, 100 --> 1.33333, 120.8 --> 1.4, 114 --> 1.25, 76.5 --> 0.5, 102.667 --> 0.666667, 124 --> 2, 125.833 --> 1.5, 117.6 --> 1.8, 105.333 --> 0.666667, 1 --> 1, 2 --> 2, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.017162 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.03377 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 194 AND gates.
[LOG] Size after ABC: 90 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030406/0 sec (0.001026/0 sec, 0.001203/0 sec, 0.001454/0 sec, 0.001877/0 sec, 0.001646/0 sec, 0.001722/0 sec, 0.001149/0 sec, 0.001188/0 sec, 0.001211/0 sec, 0.000896/0 sec, 0.001236/0 sec, 0.002005/0 sec, 0.001227/0 sec, 0.001606/0 sec, 0.00108/0 sec, 0.001533/0 sec, 0.001293/0 sec, 0.001528/0 sec, 0.000982/0 sec, 0.000931/0 sec, 0.000884/0 sec, 0.000838/0 sec, 0.001085/0 sec, 0.000806/0 sec )
[LOG] Nr of iterations: 71 (3, 4, 5, 6, 5, 5, 3, 3, 3, 2, 3, 6, 2, 3, 1, 4, 2, 4, 1, 1, 1, 1, 2, 1 )
[LOG] Total clause computation time: 0.003398/0 sec (0.00013/0.00013 sec, 0.000182/0.000182 sec, 0.000265/0.000265 sec, 0.000312/0.000312 sec, 0.000275/0.000275 sec, 0.000298/0.000298 sec, 0.000179/0.000179 sec, 0.000169/0.000169 sec, 0.000175/0.000175 sec, 9.5e-05/9.5e-05 sec, 0.000171/0.000171 sec, 0.000355/0.000355 sec, 6.2e-05/6.2e-05 sec, 0.000136/0.000136 sec, 2e-06/2e-06 sec, 0.00019/0.00019 sec, 0.000101/0.000101 sec, 0.000179/0.000179 sec, 1e-06/1e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.000113/0.000113 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.015666/0 sec (0.000214/0.000214 sec, 0.000408/0.000408 sec, 0.00057/0.00057 sec, 0.000911/0.000911 sec, 0.000714/0.000714 sec, 0.000757/0.000757 sec, 0.0003/0.0003 sec, 0.000338/0.000338 sec, 0.000345/0.000345 sec, 0.000115/0.000115 sec, 0.000368/0.000368 sec, 0.000923/0.000923 sec, 0.000857/0.000857 sec, 0.001187/0.001187 sec, 0.0008/0.0008 sec, 0.001063/0.001063 sec, 0.000921/0.000921 sec, 0.001056/0.001056 sec, 0.000715/0.000715 sec, 0.000663/0.000663 sec, 0.000619/0.000619 sec, 0.000576/0.000576 sec, 0.000703/0.000703 sec, 0.000543/0.000543 sec )
[LOG] Total clause size reduction: 8765 --> 123 (476 --> 2, 714 --> 6, 956 --> 8, 1200 --> 14, 964 --> 10, 968 --> 10, 486 --> 4, 488 --> 4, 490 --> 4, 246 --> 1, 494 --> 5, 1240 --> 12, 2 --> 2, 6 --> 6, 1 --> 1, 10 --> 10, 4 --> 4, 10 --> 10, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1 )
[LOG] Average clause size reduction: 123.451 --> 1.73239 (158.667 --> 0.666667, 178.5 --> 1.5, 191.2 --> 1.6, 200 --> 2.33333, 192.8 --> 2, 193.6 --> 2, 162 --> 1.33333, 162.667 --> 1.33333, 163.333 --> 1.33333, 123 --> 0.5, 164.667 --> 1.66667, 206.667 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2.5 --> 2.5, 2 --> 2, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1 )
[LOG] Overall execution time: 0.035446 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 341 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.023661 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 124 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020687/0 sec (0.000965/0 sec, 0.001085/0 sec, 0.000729/0 sec, 0.001349/0 sec, 0.002356/0 sec, 0.00119/0 sec, 0.000994/0 sec, 0.001063/0 sec, 0.000643/0 sec, 0.000868/0 sec, 0.000985/0 sec, 0.00074/0 sec, 0.001014/0 sec, 0.000729/0 sec, 0.000915/0 sec, 0.00071/0 sec, 0.000578/0 sec, 0.000591/0 sec, 0.000505/0 sec, 0.0005/0 sec, 0.000504/0 sec, 0.000611/0 sec, 0.000502/0 sec, 0.000561/0 sec )
[LOG] Nr of iterations: 70 (4, 5, 3, 6, 10, 5, 3, 4, 2, 3, 3, 3, 3, 1, 2, 2, 1, 2, 1, 1, 1, 2, 1, 2 )
[LOG] Total clause computation time: 0.003214/0 sec (0.000197/0.000197 sec, 0.000204/0.000204 sec, 0.000164/0.000164 sec, 0.000293/0.000293 sec, 0.000457/0.000457 sec, 0.000287/0.000287 sec, 0.000178/0.000178 sec, 0.000238/0.000238 sec, 8.2e-05/8.2e-05 sec, 0.000184/0.000184 sec, 0.000186/0.000186 sec, 0.000118/0.000118 sec, 0.000147/0.000147 sec, 1.8e-05/1.8e-05 sec, 5.9e-05/5.9e-05 sec, 7.7e-05/7.7e-05 sec, 1.8e-05/1.8e-05 sec, 4.6e-05/4.6e-05 sec, 3.8e-05/3.8e-05 sec, 3.6e-05/3.6e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 3.5e-05/3.5e-05 sec, 7.5e-05/7.5e-05 sec )
[LOG] Total clause minimization time: 0.009397/0 sec (0.000226/0.000226 sec, 0.000462/0.000462 sec, 0.000151/0.000151 sec, 0.000618/0.000618 sec, 0.001415/0.001415 sec, 0.000419/0.000419 sec, 0.000334/0.000334 sec, 0.000342/0.000342 sec, 8.4e-05/8.4e-05 sec, 0.000196/0.000196 sec, 0.000315/0.000315 sec, 0.000146/0.000146 sec, 0.000617/0.000617 sec, 0.000501/0.000501 sec, 0.000647/0.000647 sec, 0.000426/0.000426 sec, 0.000358/0.000358 sec, 0.000351/0.000351 sec, 0.000278/0.000278 sec, 0.000275/0.000275 sec, 0.000274/0.000274 sec, 0.000384/0.000384 sec, 0.000284/0.000284 sec, 0.000294/0.000294 sec )
[LOG] Total clause size reduction: 7177 --> 103 (546 --> 3, 728 --> 9, 366 --> 2, 920 --> 12, 1620 --> 27, 704 --> 7, 374 --> 6, 564 --> 5, 189 --> 1, 380 --> 3, 382 --> 6, 384 --> 2, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 102.529 --> 1.47143 (136.5 --> 0.75, 145.6 --> 1.8, 122 --> 0.666667, 153.333 --> 2, 162 --> 2.7, 140.8 --> 1.4, 124.667 --> 2, 141 --> 1.25, 94.5 --> 0.5, 126.667 --> 1, 127.333 --> 2, 128 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.025125 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.042418 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 216 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038465/0 sec (0.001331/0 sec, 0.0009/0 sec, 0.00133/0 sec, 0.001528/0 sec, 0.001584/0 sec, 0.001562/0 sec, 0.001577/0 sec, 0.001594/0 sec, 0.002172/0 sec, 0.001042/0 sec, 0.00128/0 sec, 0.001551/0 sec, 0.001938/0 sec, 0.002232/0 sec, 0.001749/0 sec, 0.001326/0 sec, 0.001223/0 sec, 0.001374/0 sec, 0.001149/0 sec, 0.001467/0 sec, 0.001217/0 sec, 0.001049/0 sec, 0.001367/0 sec, 0.001054/0 sec, 0.000999/0 sec, 0.000939/0 sec, 0.000883/0 sec, 0.001048/0 sec )
[LOG] Nr of iterations: 72 (3, 2, 4, 4, 4, 4, 4, 4, 5, 2, 3, 4, 5, 5, 2, 1, 1, 1, 1, 3, 1, 1, 2, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003811/0 sec (0.000235/0.000235 sec, 9e-05/9e-05 sec, 0.000206/0.000206 sec, 0.000224/0.000224 sec, 0.000236/0.000236 sec, 0.000252/0.000252 sec, 0.000242/0.000242 sec, 0.000241/0.000241 sec, 0.000318/0.000318 sec, 0.000101/0.000101 sec, 0.000169/0.000169 sec, 0.000246/0.000246 sec, 0.000353/0.000353 sec, 0.000362/0.000362 sec, 5.4e-05/5.4e-05 sec, 2e-06/2e-06 sec, 3.6e-05/3.6e-05 sec, 9.6e-05/9.6e-05 sec, 2e-06/2e-06 sec, 0.000118/0.000118 sec, 3.5e-05/3.5e-05 sec, 9e-06/9e-06 sec, 8.4e-05/8.4e-05 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 3.7e-05/3.7e-05 sec, 2.1e-05/2.1e-05 sec, 3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 0.019079/0 sec (0.000298/0.000298 sec, 0.000117/0.000117 sec, 0.000409/0.000409 sec, 0.000571/0.000571 sec, 0.000612/0.000612 sec, 0.000554/0.000554 sec, 0.000576/0.000576 sec, 0.00057/0.00057 sec, 0.000974/0.000974 sec, 0.000114/0.000114 sec, 0.000295/0.000295 sec, 0.000481/0.000481 sec, 0.00071/0.00071 sec, 0.000954/0.000954 sec, 0.001302/0.001302 sec, 0.000985/0.000985 sec, 0.000863/0.000863 sec, 0.00096/0.00096 sec, 0.000835/0.000835 sec, 0.001022/0.001022 sec, 0.000873/0.000873 sec, 0.000733/0.000733 sec, 0.00097/0.00097 sec, 0.000749/0.000749 sec, 0.000689/0.000689 sec, 0.0006/0.0006 sec, 0.000561/0.000561 sec, 0.000702/0.000702 sec )
[LOG] Total clause size reduction: 11187 --> 111 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 7, 849 --> 7, 852 --> 6, 855 --> 7, 858 --> 7, 1148 --> 13, 288 --> 1, 578 --> 3, 870 --> 5, 1164 --> 7, 1168 --> 11, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 155.375 --> 1.54167 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 1.75, 212.25 --> 1.75, 213 --> 1.5, 213.75 --> 1.75, 214.5 --> 1.75, 229.6 --> 2.6, 144 --> 0.5, 192.667 --> 1, 217.5 --> 1.25, 232.8 --> 1.4, 233.6 --> 2.2, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.044341 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 367
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.030803 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 148 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027714/0 sec (0.000794/0 sec, 0.001372/0 sec, 0.00098/0 sec, 0.001057/0 sec, 0.001099/0 sec, 0.001219/0 sec, 0.000892/0 sec, 0.001611/0 sec, 0.002275/0 sec, 0.001234/0 sec, 0.000839/0 sec, 0.001221/0 sec, 0.000808/0 sec, 0.000814/0 sec, 0.001036/0 sec, 0.000919/0 sec, 0.00094/0 sec, 0.001008/0 sec, 0.000823/0 sec, 0.000937/0 sec, 0.000924/0 sec, 0.000844/0 sec, 0.000786/0 sec, 0.000696/0 sec, 0.000691/0 sec, 0.000706/0 sec, 0.000587/0 sec, 0.000602/0 sec )
[LOG] Nr of iterations: 78 (2, 5, 4, 4, 4, 5, 3, 6, 8, 4, 2, 4, 2, 2, 1, 1, 2, 3, 1, 2, 2, 2, 2, 2, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0.003738/0 sec (0.000129/0.000129 sec, 0.000244/0.000244 sec, 0.000216/0.000216 sec, 0.000228/0.000228 sec, 0.000227/0.000227 sec, 0.000276/0.000276 sec, 0.000187/0.000187 sec, 0.000355/0.000355 sec, 0.000459/0.000459 sec, 0.000262/0.000262 sec, 0.000138/0.000138 sec, 0.000246/0.000246 sec, 9.2e-05/9.2e-05 sec, 9.1e-05/9.1e-05 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3.3e-05/3.3e-05 sec, 8.6e-05/8.6e-05 sec, 2e-06/2e-06 sec, 3.6e-05/3.6e-05 sec, 9e-05/9e-05 sec, 9.2e-05/9.2e-05 sec, 9.4e-05/9.4e-05 sec, 7.1e-05/7.1e-05 sec, 1e-06/1e-06 sec, 3.6e-05/3.6e-05 sec, 1e-06/1e-06 sec, 4.2e-05/4.2e-05 sec )
[LOG] Total clause minimization time: 0.012963/0 sec (9.3e-05/9.3e-05 sec, 0.000617/0.000617 sec, 0.000272/0.000272 sec, 0.000335/0.000335 sec, 0.00037/0.00037 sec, 0.000438/0.000438 sec, 0.000203/0.000203 sec, 0.000733/0.000733 sec, 0.001204/0.001204 sec, 0.000357/0.000357 sec, 9.1e-05/9.1e-05 sec, 0.000341/0.000341 sec, 9.9e-05/9.9e-05 sec, 9.8e-05/9.8e-05 sec, 0.000767/0.000767 sec, 0.000683/0.000683 sec, 0.000671/0.000671 sec, 0.000684/0.000684 sec, 0.000591/0.000591 sec, 0.000669/0.000669 sec, 0.000603/0.000603 sec, 0.000526/0.000526 sec, 0.000468/0.000468 sec, 0.000406/0.000406 sec, 0.000474/0.000474 sec, 0.000453/0.000453 sec, 0.000371/0.000371 sec, 0.000346/0.000346 sec )
[LOG] Total clause size reduction: 9009 --> 101 (214 --> 1, 856 --> 11, 645 --> 4, 648 --> 5, 651 --> 6, 872 --> 6, 438 --> 3, 1100 --> 11, 1547 --> 17, 666 --> 4, 223 --> 1, 672 --> 4, 225 --> 1, 226 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 5 --> 5, 1 --> 1, 2 --> 2, 3 --> 3, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 115.5 --> 1.29487 (107 --> 0.5, 171.2 --> 2.2, 161.25 --> 1, 162 --> 1.25, 162.75 --> 1.5, 174.4 --> 1.2, 146 --> 1, 183.333 --> 1.83333, 193.375 --> 2.125, 166.5 --> 1, 111.5 --> 0.5, 168 --> 1, 112.5 --> 0.5, 113 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.032302 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.063975 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 259 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.059336/1 sec (0.001435/0 sec, 0.001658/0 sec, 0.001391/0 sec, 0.001745/0 sec, 0.002792/0 sec, 0.001883/0 sec, 0.001158/0 sec, 0.002842/0 sec, 0.001664/1 sec, 0.001902/0 sec, 0.001667/0 sec, 0.001539/0 sec, 0.004037/0 sec, 0.001814/0 sec, 0.002044/0 sec, 0.002524/0 sec, 0.002089/0 sec, 0.001797/0 sec, 0.001568/0 sec, 0.001711/0 sec, 0.002294/0 sec, 0.00139/0 sec, 0.001491/0 sec, 0.002001/0 sec, 0.001917/0 sec, 0.001495/0 sec, 0.001509/0 sec, 0.001471/0 sec, 0.00222/0 sec, 0.001602/0 sec, 0.00139/0 sec, 0.001296/0 sec )
[LOG] Nr of iterations: 99 (3, 4, 3, 4, 7, 4, 2, 7, 3, 4, 3, 3, 10, 3, 4, 5, 2, 1, 1, 1, 4, 1, 1, 4, 2, 1, 1, 1, 6, 2, 1, 1 )
[LOG] Total clause computation time: 0.006965/0 sec (0.000185/0.000185 sec, 0.000294/0.000294 sec, 0.00023/0.00023 sec, 0.000304/0.000304 sec, 0.00051/0.00051 sec, 0.000324/0.000324 sec, 0.000156/0.000156 sec, 0.000532/0.000532 sec, 0.000264/0.000264 sec, 0.000332/0.000332 sec, 0.000266/0.000266 sec, 0.000272/0.000272 sec, 0.000815/0.000815 sec, 0.000299/0.000299 sec, 0.000361/0.000361 sec, 0.000427/0.000427 sec, 0.000139/0.000139 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 5.2e-05/5.2e-05 sec, 0.000229/0.000229 sec, 1.2e-05/1.2e-05 sec, 9e-06/9e-06 sec, 0.000213/0.000213 sec, 9.7e-05/9.7e-05 sec, 2e-06/2e-06 sec, 4.5e-05/4.5e-05 sec, 6.1e-05/6.1e-05 sec, 0.00032/0.00032 sec, 0.000109/0.000109 sec, 3e-05/3e-05 sec, 7.2e-05/7.2e-05 sec )
[LOG] Total clause minimization time: 0.032189/0 sec (0.000341/0.000341 sec, 0.000566/0.000566 sec, 0.000348/0.000348 sec, 0.000614/0.000614 sec, 0.001421/0.001421 sec, 0.000697/0.000697 sec, 0.000145/0.000145 sec, 0.001417/0.001417 sec, 0.000483/0.000483 sec, 0.000667/0.000667 sec, 0.000483/0.000483 sec, 0.00035/0.00035 sec, 0.002248/0.002248 sec, 0.000485/0.000485 sec, 0.000697/0.000697 sec, 0.001085/0.001085 sec, 0.001544/0.001544 sec, 0.001436/0.001436 sec, 0.001206/0.001206 sec, 0.001302/0.001302 sec, 0.001692/0.001692 sec, 0.001027/0.001027 sec, 0.001127/0.001127 sec, 0.001429/0.001429 sec, 0.001464/0.001464 sec, 0.001145/0.001145 sec, 0.001117/0.001117 sec, 0.001066/0.001066 sec, 0.00154/0.00154 sec, 0.001148/0.001148 sec, 0.001018/0.001018 sec, 0.000881/0.000881 sec )
[LOG] Total clause size reduction: 17491 --> 173 (644 --> 4, 966 --> 6, 646 --> 3, 972 --> 6, 1950 --> 16, 978 --> 7, 327 --> 1, 1968 --> 15, 658 --> 5, 990 --> 7, 662 --> 5, 664 --> 3, 2997 --> 22, 668 --> 5, 1005 --> 6, 1344 --> 10, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 1 --> 1, 1 --> 1, 8 --> 8, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 12 --> 12, 5 --> 5, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 176.677 --> 1.74747 (214.667 --> 1.33333, 241.5 --> 1.5, 215.333 --> 1, 243 --> 1.5, 278.571 --> 2.28571, 244.5 --> 1.75, 163.5 --> 0.5, 281.143 --> 2.14286, 219.333 --> 1.66667, 247.5 --> 1.75, 220.667 --> 1.66667, 221.333 --> 1, 299.7 --> 2.2, 222.667 --> 1.66667, 251.25 --> 1.5, 268.8 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.5 --> 2.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.06624 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.051008 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 181 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047226/0 sec (0.001236/0 sec, 0.001432/0 sec, 0.00087/0 sec, 0.002248/0 sec, 0.000873/0 sec, 0.001369/0 sec, 0.001365/0 sec, 0.001594/0 sec, 0.003728/0 sec, 0.002513/0 sec, 0.000947/0 sec, 0.001432/0 sec, 0.001543/0 sec, 0.001637/0 sec, 0.002208/0 sec, 0.000996/0 sec, 0.001676/0 sec, 0.001928/0 sec, 0.001504/0 sec, 0.001569/0 sec, 0.0014/0 sec, 0.001505/0 sec, 0.001247/0 sec, 0.001366/0 sec, 0.001081/0 sec, 0.00147/0 sec, 0.001179/0 sec, 0.001059/0 sec, 0.00091/0 sec, 0.001183/0 sec, 0.001166/0 sec, 0.000992/0 sec )
[LOG] Nr of iterations: 106 (4, 5, 2, 8, 2, 4, 4, 5, 11, 7, 2, 4, 4, 4, 6, 2, 3, 4, 1, 2, 1, 2, 1, 2, 2, 4, 1, 2, 1, 2, 3, 1 )
[LOG] Total clause computation time: 0.006306/0 sec (0.000256/0.000256 sec, 0.000273/0.000273 sec, 0.000142/0.000142 sec, 0.000423/0.000423 sec, 0.00014/0.00014 sec, 0.000247/0.000247 sec, 0.0003/0.0003 sec, 0.000391/0.000391 sec, 0.00071/0.00071 sec, 0.000483/0.000483 sec, 0.000107/0.000107 sec, 0.000305/0.000305 sec, 0.00031/0.00031 sec, 0.000339/0.000339 sec, 0.000425/0.000425 sec, 0.00011/0.00011 sec, 0.00013/0.00013 sec, 0.000239/0.000239 sec, 3.9e-05/3.9e-05 sec, 5.9e-05/5.9e-05 sec, 4.1e-05/4.1e-05 sec, 4.8e-05/4.8e-05 sec, 3.1e-05/3.1e-05 sec, 9.9e-05/9.9e-05 sec, 5.5e-05/5.5e-05 sec, 0.000138/0.000138 sec, 8.6e-05/8.6e-05 sec, 7.2e-05/7.2e-05 sec, 3.3e-05/3.3e-05 sec, 9.5e-05/9.5e-05 sec, 0.000127/0.000127 sec, 5.3e-05/5.3e-05 sec )
[LOG] Total clause minimization time: 0.025262/0 sec (0.000281/0.000281 sec, 0.00055/0.00055 sec, 0.000126/0.000126 sec, 0.001181/0.001181 sec, 9.5e-05/9.5e-05 sec, 0.000472/0.000472 sec, 0.000405/0.000405 sec, 0.000522/0.000522 sec, 0.002288/0.002288 sec, 0.001299/0.001299 sec, 0.000107/0.000107 sec, 0.00039/0.00039 sec, 0.000488/0.000488 sec, 0.000534/0.000534 sec, 0.001003/0.001003 sec, 0.0001/0.0001 sec, 0.001217/0.001217 sec, 0.001388/0.001388 sec, 0.001177/0.001177 sec, 0.00122/0.00122 sec, 0.001077/0.001077 sec, 0.001173/0.001173 sec, 0.000936/0.000936 sec, 0.000977/0.000977 sec, 0.00075/0.00075 sec, 0.001055/0.001055 sec, 0.000822/0.000822 sec, 0.000723/0.000723 sec, 0.000617/0.000617 sec, 0.000828/0.000828 sec, 0.000776/0.000776 sec, 0.000685/0.000685 sec )
[LOG] Total clause size reduction: 14667 --> 174 (738 --> 3, 984 --> 8, 247 --> 1, 1736 --> 19, 249 --> 1, 750 --> 7, 753 --> 5, 1008 --> 6, 2530 --> 32, 1524 --> 17, 255 --> 1, 750 --> 4, 771 --> 5, 774 --> 7, 1295 --> 14, 260 --> 1, 3 --> 3, 8 --> 8, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 9 --> 9, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 5 --> 5, 1 --> 1 )
[LOG] Average clause size reduction: 138.368 --> 1.64151 (184.5 --> 0.75, 196.8 --> 1.6, 123.5 --> 0.5, 217 --> 2.375, 124.5 --> 0.5, 187.5 --> 1.75, 188.25 --> 1.25, 201.6 --> 1.2, 230 --> 2.90909, 217.714 --> 2.42857, 127.5 --> 0.5, 187.5 --> 1, 192.75 --> 1.25, 193.5 --> 1.75, 215.833 --> 2.33333, 130 --> 0.5, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1 )
[LOG] Overall execution time: 0.052835 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.078889 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 307 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.073567/0 sec (0.001656/0 sec, 0.001206/0 sec, 0.001878/0 sec, 0.001213/0 sec, 0.001245/0 sec, 0.002084/0 sec, 0.001274/0 sec, 0.002847/0 sec, 0.003226/0 sec, 0.001768/0 sec, 0.001377/0 sec, 0.001875/0 sec, 0.002814/0 sec, 0.001772/0 sec, 0.004708/0 sec, 0.002824/0 sec, 0.002441/0 sec, 0.001519/0 sec, 0.002181/0 sec, 0.002169/0 sec, 0.002101/0 sec, 0.001783/0 sec, 0.001956/0 sec, 0.00231/0 sec, 0.002085/0 sec, 0.001954/0 sec, 0.002291/0 sec, 0.002101/0 sec, 0.001685/0 sec, 0.001715/0 sec, 0.00149/0 sec, 0.001677/0 sec, 0.003186/0 sec, 0.001615/0 sec, 0.002066/0 sec, 0.001475/0 sec )
[LOG] Nr of iterations: 105 (3, 2, 4, 2, 2, 4, 2, 6, 7, 3, 2, 3, 6, 3, 10, 5, 4, 2, 2, 1, 1, 1, 1, 2, 1, 1, 5, 2, 1, 1, 1, 1, 9, 1, 3, 1 )
[LOG] Total clause computation time: 0.007593/0 sec (0.000205/0.000205 sec, 0.000158/0.000158 sec, 0.000332/0.000332 sec, 0.000157/0.000157 sec, 0.000163/0.000163 sec, 0.000342/0.000342 sec, 0.00012/0.00012 sec, 0.000516/0.000516 sec, 0.000567/0.000567 sec, 0.000246/0.000246 sec, 0.000138/0.000138 sec, 0.000283/0.000283 sec, 0.000518/0.000518 sec, 0.000267/0.000267 sec, 0.000935/0.000935 sec, 0.000543/0.000543 sec, 0.000462/0.000462 sec, 0.000257/0.000257 sec, 5.6e-05/5.6e-05 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 8e-06/8e-06 sec, 7.8e-05/7.8e-05 sec, 2e-06/2e-06 sec, 6.2e-05/6.2e-05 sec, 0.00026/0.00026 sec, 6.9e-05/6.9e-05 sec, 2e-06/2e-06 sec, 6.5e-05/6.5e-05 sec, 2.4e-05/2.4e-05 sec, 3.7e-05/3.7e-05 sec, 0.000503/0.000503 sec, 2.3e-05/2.3e-05 sec, 0.000187/0.000187 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.040594/0 sec (0.000398/0.000398 sec, 0.00015/0.00015 sec, 0.000606/0.000606 sec, 0.000138/0.000138 sec, 0.000156/0.000156 sec, 0.000784/0.000784 sec, 0.000213/0.000213 sec, 0.001352/0.001352 sec, 0.001646/0.001646 sec, 0.000526/0.000526 sec, 0.000235/0.000235 sec, 0.000557/0.000557 sec, 0.00126/0.00126 sec, 0.000473/0.000473 sec, 0.002682/0.002682 sec, 0.001188/0.001188 sec, 0.000869/0.000869 sec, 0.00018/0.00018 sec, 0.001655/0.001655 sec, 0.001757/0.001757 sec, 0.00169/0.00169 sec, 0.001374/0.001374 sec, 0.001541/0.001541 sec, 0.001821/0.001821 sec, 0.001675/0.001675 sec, 0.001487/0.001487 sec, 0.001623/0.001623 sec, 0.001636/0.001636 sec, 0.001289/0.001289 sec, 0.001259/0.001259 sec, 0.001077/0.001077 sec, 0.001253/0.001253 sec, 0.002262/0.002262 sec, 0.001207/0.001207 sec, 0.001488/0.001488 sec, 0.001087/0.001087 sec )
[LOG] Total clause size reduction: 19450 --> 184 (728 --> 4, 364 --> 1, 1095 --> 5, 366 --> 1, 367 --> 1, 1104 --> 7, 369 --> 2, 1850 --> 13, 2226 --> 16, 744 --> 5, 373 --> 2, 748 --> 5, 1875 --> 10, 752 --> 4, 3393 --> 23, 1512 --> 10, 1137 --> 7, 380 --> 1, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 2 --> 2, 1 --> 1, 10 --> 10, 5 --> 5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 23 --> 23, 1 --> 1, 7 --> 7, 1 --> 1 )
[LOG] Average clause size reduction: 185.238 --> 1.75238 (242.667 --> 1.33333, 182 --> 0.5, 273.75 --> 1.25, 183 --> 0.5, 183.5 --> 0.5, 276 --> 1.75, 184.5 --> 1, 308.333 --> 2.16667, 318 --> 2.28571, 248 --> 1.66667, 186.5 --> 1, 249.333 --> 1.66667, 312.5 --> 1.66667, 250.667 --> 1.33333, 339.3 --> 2.3, 302.4 --> 2, 284.25 --> 1.75, 190 --> 0.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2.5 --> 2.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.55556 --> 2.55556, 1 --> 1, 2.33333 --> 2.33333, 1 --> 1 )
[LOG] Overall execution time: 0.081597 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 479
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.052925 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 203 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048696/0 sec (0.001243/0 sec, 0.001597/0 sec, 0.001547/0 sec, 0.00118/0 sec, 0.001358/0 sec, 0.001601/0 sec, 0.000991/0 sec, 0.001557/0 sec, 0.001049/0 sec, 0.002026/0 sec, 0.00121/0 sec, 0.001041/0 sec, 0.001215/0 sec, 0.002008/0 sec, 0.002704/0 sec, 0.001571/0 sec, 0.001279/0 sec, 0.001067/0 sec, 0.001505/0 sec, 0.001856/0 sec, 0.001384/0 sec, 0.001274/0 sec, 0.001291/0 sec, 0.001237/0 sec, 0.001325/0 sec, 0.0011/0 sec, 0.001171/0 sec, 0.001065/0 sec, 0.001228/0 sec, 0.00113/0 sec, 0.001153/0 sec, 0.001572/0 sec, 0.001088/0 sec, 0.001045/0 sec, 0.001051/0 sec, 0.000977/0 sec )
[LOG] Nr of iterations: 96 (3, 5, 4, 3, 4, 4, 2, 4, 2, 5, 3, 2, 3, 5, 7, 4, 3, 2, 2, 4, 1, 1, 2, 1, 1, 1, 1, 1, 2, 1, 2, 4, 2, 2, 2, 1 )
[LOG] Total clause computation time: 0.005935/0 sec (0.000236/0.000236 sec, 0.000305/0.000305 sec, 0.000293/0.000293 sec, 0.00023/0.00023 sec, 0.000282/0.000282 sec, 0.000302/0.000302 sec, 0.000161/0.000161 sec, 0.000294/0.000294 sec, 0.000172/0.000172 sec, 0.000373/0.000373 sec, 0.000218/0.000218 sec, 0.000165/0.000165 sec, 0.00022/0.00022 sec, 0.000398/0.000398 sec, 0.000539/0.000539 sec, 0.000325/0.000325 sec, 0.000246/0.000246 sec, 0.000124/0.000124 sec, 4.5e-05/4.5e-05 sec, 0.000241/0.000241 sec, 5.9e-05/5.9e-05 sec, 2e-06/2e-06 sec, 6.5e-05/6.5e-05 sec, 2e-06/2e-06 sec, 6e-06/6e-06 sec, 2e-06/2e-06 sec, 6.1e-05/6.1e-05 sec, 2e-06/2e-06 sec, 5.6e-05/5.6e-05 sec, 2e-06/2e-06 sec, 5.8e-05/5.8e-05 sec, 0.000155/0.000155 sec, 9.1e-05/9.1e-05 sec, 6.3e-05/6.3e-05 sec, 8.8e-05/8.8e-05 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause minimization time: 0.023896/0 sec (0.000231/0.000231 sec, 0.000608/0.000608 sec, 0.000568/0.000568 sec, 0.000261/0.000261 sec, 0.000375/0.000375 sec, 0.000583/0.000583 sec, 0.000109/0.000109 sec, 0.000521/0.000521 sec, 0.000122/0.000122 sec, 0.000889/0.000889 sec, 0.000231/0.000231 sec, 0.000107/0.000107 sec, 0.000227/0.000227 sec, 0.000811/0.000811 sec, 0.001351/0.001351 sec, 0.000425/0.000425 sec, 0.000222/0.000222 sec, 0.000129/0.000129 sec, 0.001122/0.001122 sec, 0.001306/0.001306 sec, 0.001027/0.001027 sec, 0.000978/0.000978 sec, 0.00093/0.00093 sec, 0.000944/0.000944 sec, 0.001027/0.001027 sec, 0.000805/0.000805 sec, 0.000822/0.000822 sec, 0.000769/0.000769 sec, 0.000886/0.000886 sec, 0.000844/0.000844 sec, 0.000806/0.000806 sec, 0.001122/0.001122 sec, 0.00071/0.00071 sec, 0.000699/0.000699 sec, 0.000683/0.000683 sec, 0.000646/0.000646 sec )
[LOG] Total clause size reduction: 13450 --> 127 (556 --> 2, 1112 --> 8, 837 --> 7, 560 --> 3, 843 --> 4, 846 --> 7, 278 --> 1, 852 --> 6, 285 --> 1, 1144 --> 11, 574 --> 2, 282 --> 1, 578 --> 2, 1160 --> 10, 1746 --> 14, 876 --> 4, 586 --> 2, 294 --> 1, 2 --> 2, 8 --> 8, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 10 --> 10, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 140.104 --> 1.32292 (185.333 --> 0.666667, 222.4 --> 1.6, 209.25 --> 1.75, 186.667 --> 1, 210.75 --> 1, 211.5 --> 1.75, 139 --> 0.5, 213 --> 1.5, 142.5 --> 0.5, 228.8 --> 2.2, 191.333 --> 0.666667, 141 --> 0.5, 192.667 --> 0.666667, 232 --> 2, 249.429 --> 2, 219 --> 1, 195.333 --> 0.666667, 147 --> 0.5, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.054885 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.091605 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 326 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085422/0 sec (0.00148/0 sec, 0.001407/0 sec, 0.001882/0 sec, 0.001361/0 sec, 0.001402/0 sec, 0.001723/0 sec, 0.003039/0 sec, 0.002518/0 sec, 0.00188/0 sec, 0.004005/0 sec, 0.002783/0 sec, 0.00153/0 sec, 0.003078/0 sec, 0.001492/0 sec, 0.001509/0 sec, 0.002152/0 sec, 0.00199/0 sec, 0.002483/0 sec, 0.002407/0 sec, 0.002644/0 sec, 0.002164/0 sec, 0.002303/0 sec, 0.002476/0 sec, 0.002045/0 sec, 0.00227/0 sec, 0.001939/0 sec, 0.003375/0 sec, 0.00219/0 sec, 0.002634/0 sec, 0.001792/0 sec, 0.002768/0 sec, 0.001944/0 sec, 0.001764/0 sec, 0.001812/0 sec, 0.001742/0 sec, 0.002159/0 sec, 0.001799/0 sec, 0.00204/0 sec, 0.001679/0 sec, 0.001762/0 sec )
[LOG] Nr of iterations: 102 (2, 2, 3, 2, 2, 3, 6, 5, 3, 8, 5, 2, 6, 2, 2, 3, 3, 4, 4, 4, 1, 1, 2, 1, 1, 1, 5, 1, 2, 1, 4, 1, 1, 1, 1, 2, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0.007537/0 sec (0.000124/0.000124 sec, 0.000123/0.000123 sec, 0.000262/0.000262 sec, 0.000127/0.000127 sec, 0.00013/0.00013 sec, 0.000219/0.000219 sec, 0.000563/0.000563 sec, 0.000421/0.000421 sec, 0.000256/0.000256 sec, 0.000704/0.000704 sec, 0.000469/0.000469 sec, 0.000145/0.000145 sec, 0.000562/0.000562 sec, 0.00016/0.00016 sec, 0.00016/0.00016 sec, 0.000317/0.000317 sec, 0.000294/0.000294 sec, 0.000382/0.000382 sec, 0.000425/0.000425 sec, 0.000436/0.000436 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 9.8e-05/9.8e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 8.5e-05/8.5e-05 sec, 0.000318/0.000318 sec, 0.000123/0.000123 sec, 0.00011/0.00011 sec, 1e-06/1e-06 sec, 0.000248/0.000248 sec, 4.4e-05/4.4e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 6.8e-05/6.8e-05 sec, 5.8e-05/5.8e-05 sec, 8.7e-05/8.7e-05 sec, 7e-06/7e-06 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.046456/0 sec (0.000159/0.000159 sec, 0.000219/0.000219 sec, 0.000516/0.000516 sec, 0.000162/0.000162 sec, 0.00019/0.00019 sec, 0.000409/0.000409 sec, 0.001394/0.001394 sec, 0.001013/0.001013 sec, 0.000512/0.000512 sec, 0.002171/0.002171 sec, 0.001167/0.001167 sec, 0.000259/0.000259 sec, 0.00136/0.00136 sec, 0.000174/0.000174 sec, 0.000183/0.000183 sec, 0.000662/0.000662 sec, 0.000524/0.000524 sec, 0.00091/0.00091 sec, 0.000781/0.000781 sec, 0.000986/0.000986 sec, 0.00168/0.00168 sec, 0.001855/0.001855 sec, 0.001933/0.001933 sec, 0.001607/0.001607 sec, 0.00183/0.00183 sec, 0.001419/0.001419 sec, 0.002609/0.002609 sec, 0.00163/0.00163 sec, 0.002086/0.002086 sec, 0.001359/0.001359 sec, 0.002082/0.002082 sec, 0.001474/0.001474 sec, 0.001338/0.001338 sec, 0.001383/0.001383 sec, 0.001319/0.001319 sec, 0.001665/0.001665 sec, 0.00132/0.00132 sec, 0.00152/0.00152 sec, 0.001252/0.001252 sec, 0.001344/0.001344 sec )
[LOG] Total clause size reduction: 21231 --> 162 (406 --> 1, 406 --> 2, 814 --> 4, 408 --> 1, 409 --> 1, 820 --> 3, 2055 --> 12, 1648 --> 8, 826 --> 4, 2898 --> 19, 1660 --> 9, 416 --> 2, 2085 --> 10, 418 --> 1, 419 --> 1, 840 --> 5, 842 --> 4, 1266 --> 7, 1269 --> 6, 1272 --> 8, 1 --> 1, 2 --> 2, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 12 --> 12, 1 --> 1, 4 --> 4, 1 --> 1, 9 --> 9, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1, 4 --> 4, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 208.147 --> 1.58824 (203 --> 0.5, 203 --> 1, 271.333 --> 1.33333, 204 --> 0.5, 204.5 --> 0.5, 273.333 --> 1, 342.5 --> 2, 329.6 --> 1.6, 275.333 --> 1.33333, 362.25 --> 2.375, 332 --> 1.8, 208 --> 1, 347.5 --> 1.66667, 209 --> 0.5, 209.5 --> 0.5, 280 --> 1.66667, 280.667 --> 1.33333, 316.5 --> 1.75, 317.25 --> 1.5, 318 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.4 --> 2.4, 1 --> 1, 2 --> 2, 1 --> 1, 2.25 --> 2.25, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.094633 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.064748 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 216 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.059709/0 sec (0.001362/0 sec, 0.001642/0 sec, 0.001916/0 sec, 0.001459/0 sec, 0.001665/0 sec, 0.00108/0 sec, 0.002431/0 sec, 0.001111/0 sec, 0.002912/0 sec, 0.001453/0 sec, 0.001175/0 sec, 0.002023/0 sec, 0.001173/0 sec, 0.001872/0 sec, 0.001587/0 sec, 0.002579/0 sec, 0.001926/0 sec, 0.001196/0 sec, 0.001412/0 sec, 0.001387/0 sec, 0.001669/0 sec, 0.001636/0 sec, 0.001521/0 sec, 0.001481/0 sec, 0.001577/0 sec, 0.001419/0 sec, 0.001385/0 sec, 0.001403/0 sec, 0.001381/0 sec, 0.001164/0 sec, 0.001196/0 sec, 0.001224/0 sec, 0.001204/0 sec, 0.001079/0 sec, 0.001177/0 sec, 0.001317/0 sec, 0.001182/0 sec, 0.001131/0 sec, 0.001108/0 sec, 0.001094/0 sec )
[LOG] Nr of iterations: 106 (3, 4, 5, 3, 4, 2, 6, 2, 8, 3, 2, 5, 2, 4, 3, 6, 4, 2, 3, 3, 2, 1, 2, 1, 2, 1, 2, 1, 2, 1, 1, 2, 1, 1, 1, 4, 2, 1, 2, 2 )
[LOG] Total clause computation time: 0.006973/0 sec (0.000257/0.000257 sec, 0.000294/0.000294 sec, 0.000366/0.000366 sec, 0.000257/0.000257 sec, 0.000328/0.000328 sec, 0.000168/0.000168 sec, 0.000482/0.000482 sec, 0.000175/0.000175 sec, 0.000599/0.000599 sec, 0.00027/0.00027 sec, 0.000191/0.000191 sec, 0.000391/0.000391 sec, 0.000186/0.000186 sec, 0.000407/0.000407 sec, 0.000283/0.000283 sec, 0.000575/0.000575 sec, 0.000369/0.000369 sec, 0.000129/0.000129 sec, 0.0002/0.0002 sec, 0.000193/0.000193 sec, 5.2e-05/5.2e-05 sec, 2.6e-05/2.6e-05 sec, 5.9e-05/5.9e-05 sec, 2e-06/2e-06 sec, 7.7e-05/7.7e-05 sec, 2.8e-05/2.8e-05 sec, 4.4e-05/4.4e-05 sec, 9.8e-05/9.8e-05 sec, 5.8e-05/5.8e-05 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 4.6e-05/4.6e-05 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.00012/0.00012 sec, 4.5e-05/4.5e-05 sec, 2e-06/2e-06 sec, 9.1e-05/9.1e-05 sec, 9.5e-05/9.5e-05 sec )
[LOG] Total clause minimization time: 0.029215/0 sec (0.000251/0.000251 sec, 0.000582/0.000582 sec, 0.000761/0.000761 sec, 0.000425/0.000425 sec, 0.000546/0.000546 sec, 0.000125/0.000125 sec, 0.001124/0.001124 sec, 0.000122/0.000122 sec, 0.001457/0.001457 sec, 0.000336/0.000336 sec, 0.000134/0.000134 sec, 0.000748/0.000748 sec, 0.000126/0.000126 sec, 0.000582/0.000582 sec, 0.00039/0.00039 sec, 0.001097/0.001097 sec, 0.000643/0.000643 sec, 0.000141/0.000141 sec, 0.000283/0.000283 sec, 0.000275/0.000275 sec, 0.001224/0.001224 sec, 0.001277/0.001277 sec, 0.001131/0.001131 sec, 0.001152/0.001152 sec, 0.00117/0.00117 sec, 0.001059/0.001059 sec, 0.001012/0.001012 sec, 0.000985/0.000985 sec, 0.001002/0.001002 sec, 0.000849/0.000849 sec, 0.000881/0.000881 sec, 0.000857/0.000857 sec, 0.000891/0.000891 sec, 0.000771/0.000771 sec, 0.000864/0.000864 sec, 0.000879/0.000879 sec, 0.000831/0.000831 sec, 0.000825/0.000825 sec, 0.00071/0.00071 sec, 0.000697/0.000697 sec )
[LOG] Total clause size reduction: 17205 --> 139 (620 --> 2, 930 --> 7, 1244 --> 9, 624 --> 5, 939 --> 6, 314 --> 1, 1575 --> 13, 316 --> 1, 2219 --> 15, 626 --> 3, 319 --> 1, 1280 --> 8, 321 --> 1, 966 --> 5, 646 --> 4, 1620 --> 11, 975 --> 7, 326 --> 1, 654 --> 2, 656 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 7 --> 7, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 162.311 --> 1.31132 (206.667 --> 0.666667, 232.5 --> 1.75, 248.8 --> 1.8, 208 --> 1.66667, 234.75 --> 1.5, 157 --> 0.5, 262.5 --> 2.16667, 158 --> 0.5, 277.375 --> 1.875, 208.667 --> 1, 159.5 --> 0.5, 256 --> 1.6, 160.5 --> 0.5, 241.5 --> 1.25, 215.333 --> 1.33333, 270 --> 1.83333, 243.75 --> 1.75, 163 --> 0.5, 218 --> 0.666667, 218.667 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.75 --> 1.75, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.067004 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001152 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000191/0 sec (0.00014/0 sec, 5.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001651 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.000961 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000101/0 sec (7.1e-05/0 sec, 3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001396 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001258 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000255/0 sec (0.000187/0 sec, 6.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001809 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001069 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000135/0 sec (9.6e-05/0 sec, 3.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001537 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001409 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000334/0 sec (0.000249/0 sec, 8.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002009 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001067 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000162/0 sec (0.000116/0 sec, 4.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001548 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.00156 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000424/0 sec (0.000308/0 sec, 0.000116/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002216 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001131 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000185/0 sec (0.000132/0 sec, 5.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001654 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.001645 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000466/0 sec (0.000348/0 sec, 0.000118/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.6e-05/0 sec (3.6e-05/3.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002377 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001212 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000209/0 sec (0.000148/0 sec, 6.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001757 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.001919 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000556/0 sec (0.000416/0 sec, 0.00014/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002775 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001267 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000242/0 sec (0.000171/0 sec, 7.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001837 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.001827 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000595/0 sec (0.000445/0 sec, 0.00015/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002709 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.00131 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000264/0 sec (0.000188/0 sec, 7.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.00198 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000644/0 sec (0.000478/0 sec, 0.000166/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4e-05/0 sec (4e-05/4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00296 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001354 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000292/0 sec (0.00021/0 sec, 8.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002002 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.001984 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000726/0 sec (0.000541/0 sec, 0.000185/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002933 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.74 sec (Real time) / 1.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001406 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000322/0 sec (0.000229/0 sec, 9.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002111 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.31 sec (Real time) / 1.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.002599 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000939/0 sec (0.000729/0 sec, 0.00021/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.2e-05/0 sec (5.2e-05/5.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004011 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.31 sec (Real time) / 5.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001484 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000355/0 sec (0.000254/0 sec, 0.000101/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002212 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.98 sec (Real time) / 3.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.002884 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0011/0 sec (0.000833/0 sec, 0.000267/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 6e-05/0 sec (6e-05/6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00455 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 710.20 sec (Real time) / 698.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.00172 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000466/0 sec (0.000338/0 sec, 0.000128/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00258 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 452.11 sec (Real time) / 442.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.003487 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001454/0 sec (0.0011/0 sec, 0.000354/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 7.7e-05/0 sec (7.7e-05/7.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005682 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.23 sec (Real time) / 9919.25 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002052 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000588/0 sec (0.000424/0 sec, 0.000164/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003153 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.32 sec (Real time) / 9918.21 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.004211 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001771/0 sec (0.001309/0 sec, 0.000462/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 9.9e-05/0 sec (9.9e-05/9.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007249 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.35 sec (Real time) / 9917.28 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002214 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000719/0 sec (0.000523/0 sec, 0.000196/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.3e-05/0 sec (3.3e-05/3.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003599 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.42 sec (Real time) / 9916.54 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.004945 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002234/0 sec (0.001738/0 sec, 0.000496/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000158/0 sec (0.000158/0.000158 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008789 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.28 sec (Real time) / 9918.29 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.002508 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000861/0 sec (0.00063/0 sec, 0.000231/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004156 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.46 sec (Real time) / 9906.08 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001116 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000151/0 sec (0.000111/0 sec, 4e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001611 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.000993 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000118/0 sec (8.5e-05/0 sec, 3.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001435 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001208 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000178/0 sec (0.000125/0 sec, 5.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001714 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001135 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000115/0 sec (8.3e-05/0 sec, 3.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001636 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.002518 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001244/0 sec (0.000448/0 sec, 0.000252/0 sec, 0.000217/0 sec, 0.000152/0 sec, 8.9e-05/0 sec, 8.6e-05/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000139/0 sec (5.5e-05/5.5e-05 sec, 3.4e-05/3.4e-05 sec, 2.2e-05/2.2e-05 sec, 2.8e-05/2.8e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000155/0 sec (0.000134/0.000134 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003246 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.001996 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000951/0 sec (0.000345/0 sec, 0.000209/0 sec, 0.000174/0 sec, 0.000102/0 sec, 6.2e-05/0 sec, 5.9e-05/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000169/0 sec (6.3e-05/6.3e-05 sec, 5.7e-05/5.7e-05 sec, 3.8e-05/3.8e-05 sec, 1.1e-05/1.1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000131/0 sec (0.000115/0.000115 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002582 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.002283 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001139/0 sec (0.000404/0 sec, 0.000227/0 sec, 0.000227/0 sec, 0.000126/0 sec, 7.9e-05/0 sec, 7.6e-05/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000141/0 sec (6.2e-05/6.2e-05 sec, 3.9e-05/3.9e-05 sec, 3.2e-05/3.2e-05 sec, 8e-06/8e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000151/0 sec (0.000126/0.000126 sec, 0/0 sec, 0/0 sec, 2.5e-05/2.5e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002945 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.001677 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000642/0 sec (0.00022/0 sec, 0.000138/0 sec, 0.00012/0 sec, 7.2e-05/0 sec, 4.7e-05/0 sec, 4.5e-05/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 8.8e-05/0 sec (4.5e-05/4.5e-05 sec, 2.5e-05/2.5e-05 sec, 1.8e-05/1.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.4e-05/0 sec (4.1e-05/4.1e-05 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002248 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.017736 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015389/0 sec (0.009333/0 sec, 0.000968/0 sec, 0.000807/0 sec, 0.000745/0 sec, 0.000689/0 sec, 0.000677/0 sec, 0.00065/0 sec, 0.000384/0 sec, 0.000201/0 sec, 0.000188/0 sec, 0.000187/0 sec, 0.000187/0 sec, 0.000186/0 sec, 0.000187/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002417/0 sec (0.001255/0.001255 sec, 0.000339/0.000339 sec, 0.000228/0.000228 sec, 0.000163/0.000163 sec, 0.00013/0.00013 sec, 0.000119/0.000119 sec, 8.6e-05/8.6e-05 sec, 9.7e-05/9.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.007357/0 sec (0.007318/0.007318 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.9e-05/3.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.018975 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.014438 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012578/0 sec (0.007316/0 sec, 0.000992/0 sec, 0.000793/0 sec, 0.000701/0 sec, 0.000641/0 sec, 0.000603/0 sec, 0.000579/0 sec, 0.000242/0 sec, 0.000127/0 sec, 0.000117/0 sec, 0.000117/0 sec, 0.000118/0 sec, 0.000116/0 sec, 0.000116/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002949/0 sec (0.001064/0.001064 sec, 0.000541/0.000541 sec, 0.000382/0.000382 sec, 0.000295/0.000295 sec, 0.000239/0.000239 sec, 0.000205/0.000205 sec, 0.000182/0.000182 sec, 4.1e-05/4.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.005742/0 sec (0.005713/0.005713 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.9e-05/2.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015421 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.014327 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012271/0 sec (0.007383/0 sec, 0.000839/0 sec, 0.000641/0 sec, 0.00062/0 sec, 0.000578/0 sec, 0.000547/0 sec, 0.000551/0 sec, 0.000251/0 sec, 0.00015/0 sec, 0.000142/0 sec, 0.000141/0 sec, 0.000142/0 sec, 0.000144/0 sec, 0.000142/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002074/0 sec (0.00108/0.00108 sec, 0.000334/0.000334 sec, 0.00018/0.00018 sec, 0.000164/0.000164 sec, 0.000123/0.000123 sec, 9.5e-05/9.5e-05 sec, 8.8e-05/8.8e-05 sec, 1e-05/1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.005711/0 sec (0.005671/0.005671 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-05/4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015362 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.00866 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007106/0 sec (0.003824/0 sec, 0.000651/0 sec, 0.000478/0 sec, 0.000411/0 sec, 0.000382/0 sec, 0.000359/0 sec, 0.000349/0 sec, 0.000157/0 sec, 9e-05/0 sec, 8.1e-05/0 sec, 8.1e-05/0 sec, 8.1e-05/0 sec, 8.1e-05/0 sec, 8.1e-05/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001315/0 sec (0.000635/0.000635 sec, 0.000284/0.000284 sec, 0.000152/0.000152 sec, 9.1e-05/9.1e-05 sec, 6.6e-05/6.6e-05 sec, 4.6e-05/4.6e-05 sec, 4.1e-05/4.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.002806/0 sec (0.002783/0.002783 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009408 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.4639 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.451682/0 sec (0.342251/0 sec, 0.036626/0 sec, 0.017482/0 sec, 0.009331/0 sec, 0.006761/0 sec, 0.006281/0 sec, 0.005921/0 sec, 0.005686/0 sec, 0.00562/0 sec, 0.005735/0 sec, 0.005416/0 sec, 0.00171/0 sec, 0.000317/0 sec, 0.000299/0 sec, 0.000279/0 sec, 0.000278/0 sec, 0.000291/0 sec, 0.000282/0 sec, 0.00028/0 sec, 0.00028/0 sec, 0.000278/0 sec, 0.000278/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.085378/0 sec (0.033946/0.033946 sec, 0.030979/0.030979 sec, 0.012051/0.012051 sec, 0.003868/0.003868 sec, 0.001469/0.001469 sec, 0.00081/0.00081 sec, 0.000521/0.000521 sec, 0.000439/0.000439 sec, 0.000392/0.000392 sec, 0.000366/0.000366 sec, 0.000316/0.000316 sec, 0.000221/0.000221 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.300669/0 sec (0.300603/0.300603 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.6e-05/6.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.46581 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.450835 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.439866/0 sec (0.274409/0 sec, 0.092597/0 sec, 0.020128/0 sec, 0.00977/0 sec, 0.00662/0 sec, 0.0059/0 sec, 0.00571/0 sec, 0.005597/0 sec, 0.005483/0 sec, 0.005367/0 sec, 0.005148/0 sec, 0.001273/0 sec, 0.000313/0 sec, 0.000173/0 sec, 0.000172/0 sec, 0.000173/0 sec, 0.000173/0 sec, 0.000172/0 sec, 0.000172/0 sec, 0.000173/0 sec, 0.000172/0 sec, 0.000171/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.142544/0 sec (0.029031/0.029031 sec, 0.087308/0.087308 sec, 0.015005/0.015005 sec, 0.00459/0.00459 sec, 0.001833/0.001833 sec, 0.001025/0.001025 sec, 0.000821/0.000821 sec, 0.000804/0.000804 sec, 0.000879/0.000879 sec, 0.000625/0.000625 sec, 0.000568/0.000568 sec, 5.5e-05/5.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.239327/0 sec (0.239282/0.239282 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.5e-05/4.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.452323 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.364377 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.352698/1 sec (0.25451/1 sec, 0.034292/0 sec, 0.015107/0 sec, 0.009069/0 sec, 0.006167/0 sec, 0.005385/0 sec, 0.005109/0 sec, 0.00496/0 sec, 0.004856/0 sec, 0.004938/0 sec, 0.004974/0 sec, 0.001311/0 sec, 0.000217/0 sec, 0.0002/0 sec, 0.000217/0 sec, 0.000201/0 sec, 0.000197/0 sec, 0.000198/0 sec, 0.000199/0 sec, 0.000198/0 sec, 0.000196/0 sec, 0.000197/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.073891/0 sec (0.026309/0.026309 sec, 0.028926/0.028926 sec, 0.010157/0.010157 sec, 0.004227/0.004227 sec, 0.001443/0.001443 sec, 0.000786/0.000786 sec, 0.000524/0.000524 sec, 0.000438/0.000438 sec, 0.000388/0.000388 sec, 0.000352/0.000352 sec, 0.000325/0.000325 sec, 1.6e-05/1.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.221221/1 sec (0.221155/0.221155 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.6e-05/6.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.365968 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.253553 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24186/0 sec (0.138728/0 sec, 0.036689/0 sec, 0.018547/0 sec, 0.008827/0 sec, 0.006338/0 sec, 0.005233/0 sec, 0.005236/0 sec, 0.004972/0 sec, 0.005129/0 sec, 0.00489/0 sec, 0.004801/0 sec, 0.001257/0 sec, 0.000142/0 sec, 0.000119/0 sec, 0.000116/0 sec, 0.000115/0 sec, 0.000117/0 sec, 0.000119/0 sec, 0.000118/0 sec, 0.000118/0 sec, 0.000134/0 sec, 0.000115/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.069306/0 sec (0.016381/0.016381 sec, 0.031572/0.031572 sec, 0.013582/0.013582 sec, 0.004024/0.004024 sec, 0.001392/0.001392 sec, 0.000701/0.000701 sec, 0.000437/0.000437 sec, 0.000366/0.000366 sec, 0.000307/0.000307 sec, 0.000277/0.000277 sec, 0.000266/0.000266 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.116803/0 sec (0.116767/0.116767 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.254656 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 36.7029 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.3245/37 sec (11.927/12 sec, 18.4138/19 sec, 2.89864/3 sec, 0.852244/1 sec, 0.542983/0 sec, 0.198247/0 sec, 0.175126/1 sec, 0.16405/0 sec, 0.158797/0 sec, 0.155682/0 sec, 0.155107/0 sec, 0.15581/0 sec, 0.154393/1 sec, 0.154101/0 sec, 0.151647/0 sec, 0.060592/0 sec, 0.000628/0 sec, 0.000507/0 sec, 0.000458/0 sec, 0.00045/0 sec, 0.000442/0 sec, 0.000443/0 sec, 0.00044/0 sec, 0.000441/0 sec, 0.000429/0 sec, 0.000439/0 sec, 0.000422/0 sec, 0.000418/0 sec, 0.000423/0 sec, 0.000417/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 23.4741/24 sec (1.25782/1.25782 sec, 18.258/18.258 sec, 2.74584/2.74584 sec, 0.726299/0.726299 sec, 0.343412/0.343412 sec, 0.047979/0.047979 sec, 0.026611/0.026611 sec, 0.017042/0.017042 sec, 0.010107/0.010107 sec, 0.007991/0.007991 sec, 0.007232/0.007232 sec, 0.006692/0.006692 sec, 0.006372/0.006372 sec, 0.006243/0.006243 sec, 0.006052/0.006052 sec, 0.00037/0.00037 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.4441/11 sec (10.444/10.444 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000106/0.000106 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 36.7131 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 36.93 sec (Real time) / 36.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 22.3257 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.9511/23 sec (8.66573/9 sec, 5.82887/6 sec, 4.95979/5 sec, 0.476747/0 sec, 0.279862/1 sec, 0.236048/0 sec, 0.184935/0 sec, 0.166421/0 sec, 0.160095/1 sec, 0.158703/0 sec, 0.15589/0 sec, 0.157463/0 sec, 0.155302/0 sec, 0.148743/0 sec, 0.153499/1 sec, 0.059533/0 sec, 0.000331/0 sec, 0.00024/0 sec, 0.000259/0 sec, 0.000239/0 sec, 0.000237/0 sec, 0.000238/0 sec, 0.000239/0 sec, 0.00024/0 sec, 0.000235/0 sec, 0.000239/0 sec, 0.000235/0 sec, 0.000237/0 sec, 0.000234/0 sec, 0.000238/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 12.1799/14 sec (1.03547/1.03547 sec, 5.67876/5.67876 sec, 4.81705/4.81705 sec, 0.322389/0.322389 sec, 0.163912/0.163912 sec, 0.054669/0.054669 sec, 0.0342/0.0342 sec, 0.01668/0.01668 sec, 0.011313/0.011313 sec, 0.009055/0.009055 sec, 0.00834/0.00834 sec, 0.007744/0.007744 sec, 0.007037/0.007037 sec, 0.006802/0.006802 sec, 0.006257/0.006257 sec, 0.000194/0.000194 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.45142/6 sec (7.45134/7.45134 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.3e-05/7.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 22.328 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.51 sec (Real time) / 22.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 36.8355 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.4578/37 sec (8.54421/9 sec, 22.763/22 sec, 2.35536/3 sec, 0.853291/1 sec, 0.259412/0 sec, 0.199766/0 sec, 0.17456/0 sec, 0.166002/1 sec, 0.161967/0 sec, 0.160044/0 sec, 0.160319/0 sec, 0.160588/0 sec, 0.161171/0 sec, 0.156446/1 sec, 0.152549/0 sec, 0.024678/0 sec, 0.000534/0 sec, 0.000309/0 sec, 0.000299/0 sec, 0.000307/0 sec, 0.000304/0 sec, 0.00031/0 sec, 0.000292/0 sec, 0.000291/0 sec, 0.000289/0 sec, 0.000293/0 sec, 0.000295/0 sec, 0.000306/0 sec, 0.000303/0 sec, 0.000291/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 26.7974/28 sec (1.03471/1.03471 sec, 22.6236/22.6236 sec, 2.19315/2.19315 sec, 0.697351/0.697351 sec, 0.11008/0.11008 sec, 0.048211/0.048211 sec, 0.023462/0.023462 sec, 0.01529/0.01529 sec, 0.010347/0.010347 sec, 0.008032/0.008032 sec, 0.00759/0.00759 sec, 0.007102/0.007102 sec, 0.006325/0.006325 sec, 0.00624/0.00624 sec, 0.005947/0.005947 sec, 1.7e-05/1.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.337/6 sec (7.33691/7.33691 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.3e-05/9.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 36.8448 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.05 sec (Real time) / 36.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 31.5252 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.2343/32 sec (5.21298/5 sec, 19.7924/20 sec, 3.709/4 sec, 0.740088/1 sec, 0.259682/0 sec, 0.183367/0 sec, 0.1575/0 sec, 0.148375/1 sec, 0.143952/0 sec, 0.139671/0 sec, 0.139426/0 sec, 0.139191/0 sec, 0.138688/0 sec, 0.137745/0 sec, 0.137168/1 sec, 0.052783/0 sec, 0.000247/0 sec, 0.000162/0 sec, 0.000157/0 sec, 0.000157/0 sec, 0.000156/0 sec, 0.000156/0 sec, 0.000157/0 sec, 0.000157/0 sec, 0.000157/0 sec, 0.000157/0 sec, 0.000157/0 sec, 0.000157/0 sec, 0.000157/0 sec, 0.000157/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 24.801/27 sec (0.724283/0.724283 sec, 19.6532/19.6532 sec, 3.56514/3.56514 sec, 0.601989/0.601989 sec, 0.12428/0.12428 sec, 0.048783/0.048783 sec, 0.023819/0.023819 sec, 0.014658/0.014658 sec, 0.009077/0.009077 sec, 0.007171/0.007171 sec, 0.006332/0.006332 sec, 0.005864/0.005864 sec, 0.005669/0.005669 sec, 0.005384/0.005384 sec, 0.005279/0.005279 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.34445/4 sec (4.3444/4.3444 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-05/5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 31.5335 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.72 sec (Real time) / 31.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 3296.63 sec CPU time.
[LOG] Relation determinization time: 3303 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3292.68/3299 sec (62.1906/62 sec, 3053.97/3060 sec, 139.454/139 sec, 24.6236/24 sec, 5.12592/6 sec, 1.23904/1 sec, 0.686885/1 sec, 0.610242/1 sec, 0.554477/1 sec, 0.528404/0 sec, 0.520678/0 sec, 0.512644/1 sec, 0.513344/1 sec, 0.514235/0 sec, 0.506643/0 sec, 0.504026/1 sec, 0.506532/1 sec, 0.112468/0 sec, 0.000596/0 sec, 0.000349/0 sec, 0.000339/0 sec, 0.000329/0 sec, 0.000328/0 sec, 0.000342/0 sec, 0.000329/0 sec, 0.000328/0 sec, 0.000327/0 sec, 0.000328/0 sec, 0.000327/0 sec, 0.000329/0 sec, 0.000327/0 sec, 0.000328/0 sec, 0.000326/0 sec, 0.00033/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 3233.32/3235 sec (10.9148/10.9148 sec, 3053.36/3053.36 sec, 138.807/138.807 sec, 24.0553/24.0553 sec, 4.65019/4.65019 sec, 0.759161/0.759161 sec, 0.215616/0.215616 sec, 0.136432/0.136432 sec, 0.078174/0.078174 sec, 0.059999/0.059999 sec, 0.048224/0.048224 sec, 0.041945/0.041945 sec, 0.03973/0.03973 sec, 0.037903/0.037903 sec, 0.037035/0.037035 sec, 0.035891/0.035891 sec, 0.035256/0.035256 sec, 1.8e-05/1.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 49.6593/54 sec (49.6591/49.6591 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000143/0.000143 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3296.66 sec CPU time.
[LOG] Overall execution time: 3303 sec real time.
Synthesis time: 3303.35 sec (Real time) / 3293.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1617.43 sec CPU time.
[LOG] Relation determinization time: 1621 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1613.49/1616 sec (49.9712/50 sec, 1262.54/1265 sec, 263.489/264 sec, 26.8768/27 sec, 3.49437/3 sec, 1.11764/1 sec, 0.679563/1 sec, 0.582003/1 sec, 0.536913/0 sec, 0.518912/0 sec, 0.512602/1 sec, 0.517095/1 sec, 0.513017/0 sec, 0.509354/0 sec, 0.503677/1 sec, 0.503482/1 sec, 0.507563/0 sec, 0.114301/0 sec, 0.000425/0 sec, 0.000209/0 sec, 0.000196/0 sec, 0.000191/0 sec, 0.000189/0 sec, 0.000189/0 sec, 0.000187/0 sec, 0.000186/0 sec, 0.000187/0 sec, 0.000188/0 sec, 0.000186/0 sec, 0.000188/0 sec, 0.000192/0 sec, 0.000199/0 sec, 0.000189/0 sec, 0.000188/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1566.89/1568 sec (11.3596/11.3596 sec, 1261.95/1261.95 sec, 262.87/262.87 sec, 26.3029/26.3029 sec, 3.02319/3.02319 sec, 0.658606/0.658606 sec, 0.212051/0.212051 sec, 0.108005/0.108005 sec, 0.075915/0.075915 sec, 0.05685/0.05685 sec, 0.046564/0.046564 sec, 0.041492/0.041492 sec, 0.039863/0.039863 sec, 0.03735/0.03735 sec, 0.037144/0.037144 sec, 0.035864/0.035864 sec, 0.033672/0.033672 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 37.4706/41 sec (37.4705/37.4705 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.3e-05/9.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1617.45 sec CPU time.
[LOG] Overall execution time: 1621 sec real time.
Synthesis time: 1620.61 sec (Real time) / 1615.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.35 sec (Real time) / 9970.64 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.40 sec (Real time) / 9970.02 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.40 sec (Real time) / 9969.63 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.39 sec (Real time) / 9969.40 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9968.42 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9968.04 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9968.74 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9973.22 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9970.98 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9971.40 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.002093 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000908/0 sec (0.000195/0 sec, 0.000138/0 sec, 0.00012/0 sec, 0.000149/0 sec, 9.4e-05/0 sec, 7e-05/0 sec, 6.1e-05/0 sec, 8.1e-05/0 sec )
[LOG] Nr of iterations: 16 (3, 2, 2, 3, 2, 1, 1, 2 )
[LOG] Total clause computation time: 0.000151/0 sec (4.7e-05/4.7e-05 sec, 2.3e-05/2.3e-05 sec, 2.2e-05/2.2e-05 sec, 3.6e-05/3.6e-05 sec, 1.1e-05/1.1e-05 sec, 4e-06/4e-06 sec, 1e-06/1e-06 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 0.000191/0 sec (3e-05/3e-05 sec, 1.6e-05/1.6e-05 sec, 1.3e-05/1.3e-05 sec, 2.5e-05/2.5e-05 sec, 3e-05/3e-05 sec, 2.5e-05/2.5e-05 sec, 2e-05/2e-05 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause size reduction: 159 --> 12 (50 --> 2, 26 --> 1, 27 --> 1, 50 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 9.9375 --> 0.75 (16.6667 --> 0.666667, 13 --> 0.5, 13.5 --> 0.5, 16.6667 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.002725 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.032055 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029776/0 sec (0.001037/0 sec, 0.000663/0 sec, 0.00104/0 sec, 0.001246/0 sec, 0.001382/0 sec, 0.003699/0 sec, 0.002812/0 sec, 0.001006/0 sec, 0.003242/0 sec, 0.002775/0 sec, 0.0028/0 sec, 0.003543/0 sec, 0.002223/0 sec, 0.000986/0 sec, 0.000713/0 sec, 0.000609/0 sec )
[LOG] Nr of iterations: 63 (5, 3, 5, 5, 6, 13, 10, 4, 2, 1, 2, 1, 2, 1, 2, 1 )
[LOG] Total clause computation time: 0.006916/0 sec (0.00021/0.00021 sec, 0.000144/0.000144 sec, 0.000222/0.000222 sec, 0.000276/0.000276 sec, 0.00022/0.00022 sec, 0.000658/0.000658 sec, 0.000577/0.000577 sec, 0.000194/0.000194 sec, 0.001095/0.001095 sec, 0.000981/0.000981 sec, 0.001015/0.001015 sec, 0.000277/0.000277 sec, 0.000699/0.000699 sec, 0.000196/0.000196 sec, 0.000125/0.000125 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0.017943/0 sec (0.000355/0.000355 sec, 0.00017/0.00017 sec, 0.000441/0.000441 sec, 0.000594/0.000594 sec, 0.000779/0.000779 sec, 0.002579/0.002579 sec, 0.001766/0.001766 sec, 0.000342/0.000342 sec, 0.001907/0.001907 sec, 0.001595/0.001595 sec, 0.001584/0.001584 sec, 0.003075/0.003075 sec, 0.001323/0.001323 sec, 0.000603/0.000603 sec, 0.000413/0.000413 sec, 0.000417/0.000417 sec )
[LOG] Total clause size reduction: 5685 --> 127 (548 --> 7, 274 --> 4, 532 --> 8, 528 --> 10, 680 --> 13, 1584 --> 38, 1152 --> 29, 375 --> 6, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 90.2381 --> 2.01587 (109.6 --> 1.4, 91.3333 --> 1.33333, 106.4 --> 1.6, 105.6 --> 2, 113.333 --> 2.16667, 121.846 --> 2.92308, 115.2 --> 2.9, 93.75 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.033093 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 224
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.157944 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 165 new AND gates.
[LOG] Size before ABC: 191 AND gates.
[LOG] Size after ABC: 159 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.154312/1 sec (0.00299/1 sec, 0.00509/0 sec, 0.006485/0 sec, 0.003438/0 sec, 0.006342/0 sec, 0.006592/0 sec, 0.002616/0 sec, 0.001859/0 sec, 0.017359/0 sec, 0.004698/0 sec, 0.018249/0 sec, 0.023304/0 sec, 0.011428/0 sec, 0.013693/0 sec, 0.012638/0 sec, 0.004705/0 sec, 0.004601/0 sec, 0.005327/0 sec, 0.001055/0 sec, 0.001843/0 sec )
[LOG] Nr of iterations: 118 (7, 12, 12, 8, 11, 11, 4, 3, 27, 8, 1, 2, 1, 2, 2, 1, 1, 1, 1, 3 )
[LOG] Total clause computation time: 0.03804/0 sec (0.000439/0.000439 sec, 0.00078/0.00078 sec, 0.000791/0.000791 sec, 0.000537/0.000537 sec, 0.00105/0.00105 sec, 0.000992/0.000992 sec, 0.000486/0.000486 sec, 0.000269/0.000269 sec, 0.002455/0.002455 sec, 0.000681/0.000681 sec, 0.005865/0.005865 sec, 0.007611/0.007611 sec, 0.004374/0.004374 sec, 0.004721/0.004721 sec, 0.003838/0.003838 sec, 0.001022/0.001022 sec, 0.001087/0.001087 sec, 0.000893/0.000893 sec, 6.1e-05/6.1e-05 sec, 8.8e-05/8.8e-05 sec )
[LOG] Total clause minimization time: 0.104075/1 sec (0.001743/0.001743 sec, 0.003629/0.003629 sec, 0.004917/0.004917 sec, 0.002112/0.002112 sec, 0.004453/0.004453 sec, 0.004717/0.004717 sec, 0.001242/0.001242 sec, 0.000694/0.000694 sec, 0.013799/0.013799 sec, 0.002912/0.002912 sec, 0.011936/0.011936 sec, 0.0153/0.0153 sec, 0.006679/0.006679 sec, 0.008619/0.008619 sec, 0.008442/0.008442 sec, 0.003349/0.003349 sec, 0.003204/0.003204 sec, 0.004132/0.004132 sec, 0.000704/0.000704 sec, 0.001492/0.001492 sec )
[LOG] Total clause size reduction: 20898 --> 392 (1368 --> 23, 2508 --> 44, 2508 --> 48, 1596 --> 26, 2110 --> 43, 2270 --> 41, 672 --> 11, 394 --> 7, 5824 --> 108, 1631 --> 24, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5 )
[LOG] Average clause size reduction: 177.102 --> 3.32203 (195.429 --> 3.28571, 209 --> 3.66667, 209 --> 4, 199.5 --> 3.25, 191.818 --> 3.90909, 206.364 --> 3.72727, 168 --> 2.75, 131.333 --> 2.33333, 215.704 --> 4, 203.875 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.159454 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 396 10 0 1 382
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.439077 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 249 new AND gates.
[LOG] Size before ABC: 294 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.433483/1 sec (0.004848/0 sec, 0.030187/0 sec, 0.007216/0 sec, 0.004446/0 sec, 0.006879/0 sec, 0.020474/0 sec, 0.010497/0 sec, 0.008835/0 sec, 0.002243/0 sec, 0.015939/0 sec, 0.008517/0 sec, 0.014109/0 sec, 0.0657/0 sec, 0.038277/1 sec, 0.041583/0 sec, 0.03193/0 sec, 0.036905/0 sec, 0.02718/0 sec, 0.026299/0 sec, 0.009812/0 sec, 0.01143/0 sec, 0.005187/0 sec, 0.002939/0 sec, 0.002051/0 sec )
[LOG] Nr of iterations: 158 (8, 34, 9, 6, 9, 18, 9, 7, 2, 11, 9, 15, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 2, 2 )
[LOG] Total clause computation time: 0.126229/1 sec (0.001026/0.001026 sec, 0.004034/0.004034 sec, 0.001476/0.001476 sec, 0.001139/0.001139 sec, 0.001574/0.001574 sec, 0.002932/0.002932 sec, 0.001627/0.001627 sec, 0.001453/0.001453 sec, 0.000684/0.000684 sec, 0.002904/0.002904 sec, 0.001969/0.001969 sec, 0.002383/0.002383 sec, 0.03232/0.03232 sec, 0.015545/0.015545 sec, 0.011457/0.011457 sec, 0.012007/0.012007 sec, 0.013528/0.013528 sec, 0.00831/0.00831 sec, 0.003638/0.003638 sec, 0.002803/0.002803 sec, 0.002516/0.002516 sec, 0.00056/0.00056 sec, 0.000225/0.000225 sec, 0.000119/0.000119 sec )
[LOG] Total clause minimization time: 0.285638/0 sec (0.00268/0.00268 sec, 0.024901/0.024901 sec, 0.004501/0.004501 sec, 0.002159/0.002159 sec, 0.004127/0.004127 sec, 0.016189/0.016189 sec, 0.007481/0.007481 sec, 0.006017/0.006017 sec, 0.000228/0.000228 sec, 0.011627/0.011627 sec, 0.005058/0.005058 sec, 0.010147/0.010147 sec, 0.032713/0.032713 sec, 0.022115/0.022115 sec, 0.029616/0.029616 sec, 0.019439/0.019439 sec, 0.022886/0.022886 sec, 0.018409/0.018409 sec, 0.022221/0.022221 sec, 0.006542/0.006542 sec, 0.008484/0.008484 sec, 0.00422/0.00422 sec, 0.00232/0.00232 sec, 0.001558/0.001558 sec )
[LOG] Total clause size reduction: 41727 --> 592 (2366 --> 23, 11220 --> 177, 2688 --> 32, 1650 --> 16, 2592 --> 25, 5610 --> 79, 2680 --> 38, 1860 --> 34, 312 --> 1, 3350 --> 54, 2688 --> 28, 4690 --> 64, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 264.095 --> 3.74684 (295.75 --> 2.875, 330 --> 5.20588, 298.667 --> 3.55556, 275 --> 2.66667, 288 --> 2.77778, 311.667 --> 4.38889, 297.778 --> 4.22222, 265.714 --> 4.85714, 156 --> 0.5, 304.545 --> 4.90909, 298.667 --> 3.11111, 312.667 --> 4.26667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.441188 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.16 sec (Real time) / 1.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 571
=====================  mult7.aag =====================
[LOG] Relation determinization time: 1.35056 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 352 new AND gates.
[LOG] Size before ABC: 421 AND gates.
[LOG] Size after ABC: 349 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.34229/1 sec (0.007747/0 sec, 0.030176/0 sec, 0.01694/0 sec, 0.026348/0 sec, 0.007106/0 sec, 0.018429/0 sec, 0.006163/0 sec, 0.048933/0 sec, 0.060729/0 sec, 0.015731/0 sec, 0.015245/0 sec, 0.004375/0 sec, 0.008194/0 sec, 0.004563/0 sec, 0.160544/0 sec, 0.166319/0 sec, 0.126917/0 sec, 0.141064/1 sec, 0.137573/0 sec, 0.148205/0 sec, 0.086049/0 sec, 0.064979/0 sec, 0.014926/0 sec, 0.00898/0 sec, 0.005559/0 sec, 0.003865/0 sec, 0.002969/0 sec, 0.003666/0 sec )
[LOG] Nr of iterations: 176 (6, 22, 15, 18, 5, 11, 4, 23, 21, 8, 8, 2, 6, 3, 1, 3, 4, 2, 1, 2, 1, 2, 1, 2, 1, 1, 2, 1 )
[LOG] Total clause computation time: 0.455986/0 sec (0.00084/0.00084 sec, 0.004495/0.004495 sec, 0.003521/0.003521 sec, 0.00337/0.00337 sec, 0.001056/0.001056 sec, 0.002314/0.002314 sec, 0.001102/0.001102 sec, 0.006135/0.006135 sec, 0.006091/0.006091 sec, 0.002372/0.002372 sec, 0.002364/0.002364 sec, 0.002024/0.002024 sec, 0.001356/0.001356 sec, 0.000616/0.000616 sec, 0.062098/0.062098 sec, 0.074558/0.074558 sec, 0.052874/0.052874 sec, 0.057358/0.057358 sec, 0.054822/0.054822 sec, 0.061556/0.061556 sec, 0.036305/0.036305 sec, 0.015417/0.015417 sec, 0.001756/0.001756 sec, 0.000884/0.000884 sec, 0.000261/0.000261 sec, 0.000303/0.000303 sec, 0.000135/0.000135 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0.851226/1 sec (0.005296/0.005296 sec, 0.024143/0.024143 sec, 0.011824/0.011824 sec, 0.021247/0.021247 sec, 0.004379/0.004379 sec, 0.014403/0.014403 sec, 0.003402/0.003402 sec, 0.040835/0.040835 sec, 0.052448/0.052448 sec, 0.011355/0.011355 sec, 0.010757/0.010757 sec, 0.000299/0.000299 sec, 0.004793/0.004793 sec, 0.001893/0.001893 sec, 0.097542/0.097542 sec, 0.090944/0.090944 sec, 0.073256/0.073256 sec, 0.082903/0.082903 sec, 0.082041/0.082041 sec, 0.085939/0.085939 sec, 0.049075/0.049075 sec, 0.048949/0.048949 sec, 0.012591/0.012591 sec, 0.007576/0.007576 sec, 0.004779/0.004779 sec, 0.003059/0.003059 sec, 0.002343/0.002343 sec, 0.003155/0.003155 sec )
[LOG] Total clause size reduction: 64970 --> 806 (2375 --> 30, 9975 --> 128, 6650 --> 66, 7990 --> 105, 1844 --> 19, 4740 --> 51, 1422 --> 13, 10450 --> 138, 9340 --> 137, 3304 --> 32, 3304 --> 37, 461 --> 1, 2210 --> 16, 880 --> 8, 1 --> 1, 3 --> 3, 5 --> 5, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 369.148 --> 4.57955 (395.833 --> 5, 453.409 --> 5.81818, 443.333 --> 4.4, 443.889 --> 5.83333, 368.8 --> 3.8, 430.909 --> 4.63636, 355.5 --> 3.25, 454.348 --> 6, 444.762 --> 6.52381, 413 --> 4, 413 --> 4.625, 230.5 --> 0.5, 368.333 --> 2.66667, 293.333 --> 2.66667, 1 --> 1, 1 --> 1, 1.25 --> 1.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.3534 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.62 sec (Real time) / 1.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.00 sec (Real time) / 1.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.91 sec (Real time) / 5.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 832 14 0 1 807
=====================  mult8.aag =====================
[LOG] Relation determinization time: 3.44188 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 478 new AND gates.
[LOG] Size before ABC: 563 AND gates.
[LOG] Size after ABC: 473 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.43004/4 sec (0.006581/0 sec, 0.050116/0 sec, 0.024523/0 sec, 0.032997/0 sec, 0.0248/0 sec, 0.01392/1 sec, 0.007704/0 sec, 0.068943/0 sec, 0.047913/0 sec, 0.015706/0 sec, 0.071124/0 sec, 0.037843/0 sec, 0.114643/0 sec, 0.012851/0 sec, 0.004773/0 sec, 0.035789/0 sec, 0.248028/0 sec, 0.3916/1 sec, 0.309634/0 sec, 0.344196/0 sec, 0.2422/0 sec, 0.294694/1 sec, 0.232787/0 sec, 0.237439/0 sec, 0.234029/0 sec, 0.133057/1 sec, 0.095542/0 sec, 0.042462/0 sec, 0.017103/0 sec, 0.015664/0 sec, 0.016027/0 sec, 0.005354/0 sec )
[LOG] Nr of iterations: 237 (5, 29, 14, 20, 13, 8, 3, 20, 14, 6, 20, 10, 32, 4, 2, 12, 2, 2, 2, 2, 1, 2, 1, 2, 2, 1, 2, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 1.01514/1 sec (0.001059/0.001059 sec, 0.006018/0.006018 sec, 0.004881/0.004881 sec, 0.004579/0.004579 sec, 0.003184/0.003184 sec, 0.002299/0.002299 sec, 0.000817/0.000817 sec, 0.008822/0.008822 sec, 0.006514/0.006514 sec, 0.002393/0.002393 sec, 0.010052/0.010052 sec, 0.004999/0.004999 sec, 0.010546/0.010546 sec, 0.004301/0.004301 sec, 0.001366/0.001366 sec, 0.006672/0.006672 sec, 0.116099/0.116099 sec, 0.135441/0.135441 sec, 0.092148/0.092148 sec, 0.113069/0.113069 sec, 0.091909/0.091909 sec, 0.107652/0.107652 sec, 0.094316/0.094316 sec, 0.044089/0.044089 sec, 0.041739/0.041739 sec, 0.048575/0.048575 sec, 0.032546/0.032546 sec, 0.015851/0.015851 sec, 0.00126/0.00126 sec, 0.001211/0.001211 sec, 0.000602/0.000602 sec, 0.000132/0.000132 sec )
[LOG] Total clause minimization time: 2.35903/3 sec (0.003426/0.003426 sec, 0.041922/0.041922 sec, 0.017546/0.017546 sec, 0.026214/0.026214 sec, 0.019397/0.019397 sec, 0.009395/0.009395 sec, 0.004683/0.004683 sec, 0.05769/0.05769 sec, 0.038752/0.038752 sec, 0.010757/0.010757 sec, 0.058349/0.058349 sec, 0.029982/0.029982 sec, 0.100859/0.100859 sec, 0.005441/0.005441 sec, 0.000452/0.000452 sec, 0.025892/0.025892 sec, 0.130621/0.130621 sec, 0.254998/0.254998 sec, 0.21639/0.21639 sec, 0.230063/0.230063 sec, 0.149274/0.149274 sec, 0.186054/0.186054 sec, 0.137501/0.137501 sec, 0.192317/0.192317 sec, 0.191378/0.191378 sec, 0.083598/0.083598 sec, 0.06214/0.06214 sec, 0.025801/0.025801 sec, 0.015055/0.015055 sec, 0.01378/0.01378 sec, 0.014744/0.014744 sec, 0.004555/0.004555 sec )
[LOG] Total clause size reduction: 120749 --> 1314 (2512 --> 18, 17584 --> 181, 8216 --> 71, 11856 --> 108, 7416 --> 62, 4270 --> 32, 1246 --> 12, 11856 --> 142, 8047 --> 108, 3035 --> 36, 11818 --> 130, 5562 --> 63, 18507 --> 234, 1761 --> 14, 624 --> 1, 6413 --> 76, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 509.489 --> 5.5443 (502.4 --> 3.6, 606.345 --> 6.24138, 586.857 --> 5.07143, 592.8 --> 5.4, 570.462 --> 4.76923, 533.75 --> 4, 415.333 --> 4, 592.8 --> 7.1, 574.786 --> 7.71429, 505.833 --> 6, 590.9 --> 6.5, 556.2 --> 6.3, 578.344 --> 7.3125, 440.25 --> 3.5, 312 --> 0.5, 534.417 --> 6.33333, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 3.44565 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.76 sec (Real time) / 3.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.20 sec (Real time) / 17.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 66.07 sec (Real time) / 66.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1109 16 0 1 1082
=====================  mult9.aag =====================
[LOG] Relation determinization time: 11.1072 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 635 new AND gates.
[LOG] Size before ABC: 721 AND gates.
[LOG] Size after ABC: 626 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.0853/12 sec (0.100595/1 sec, 0.008204/0 sec, 0.009387/0 sec, 0.030225/0 sec, 0.029615/0 sec, 0.103056/0 sec, 0.031495/0 sec, 0.016478/0 sec, 0.032578/0 sec, 0.077041/0 sec, 0.024921/0 sec, 0.127903/0 sec, 0.089769/0 sec, 0.229076/0 sec, 0.065546/0 sec, 0.13492/1 sec, 0.010446/0 sec, 0.181933/0 sec, 0.752539/1 sec, 0.718147/0 sec, 0.78112/1 sec, 0.765426/1 sec, 1.02043/1 sec, 0.858544/1 sec, 0.810925/0 sec, 0.944771/1 sec, 0.847092/1 sec, 0.5615/1 sec, 0.593219/0 sec, 0.379618/1 sec, 0.307437/0 sec, 0.217595/0 sec, 0.110876/0 sec, 0.045754/1 sec, 0.038243/0 sec, 0.028911/0 sec )
[LOG] Nr of iterations: 385 (48, 4, 4, 11, 11, 34, 12, 6, 9, 14, 7, 25, 18, 48, 12, 28, 4, 50, 7, 1, 2, 1, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 1, 2, 2, 5 )
[LOG] Total clause computation time: 3.64428/5 sec (0.011846/0.011846 sec, 0.001209/0.001209 sec, 0.003362/0.003362 sec, 0.002809/0.002809 sec, 0.003143/0.003143 sec, 0.00963/0.00963 sec, 0.003159/0.003159 sec, 0.001826/0.001826 sec, 0.002622/0.002622 sec, 0.004625/0.004625 sec, 0.002462/0.002462 sec, 0.008834/0.008834 sec, 0.006789/0.006789 sec, 0.017049/0.017049 sec, 0.004712/0.004712 sec, 0.011886/0.011886 sec, 0.002026/0.002026 sec, 0.02272/0.02272 sec, 0.245647/0.245647 sec, 0.220677/0.220677 sec, 0.306098/0.306098 sec, 0.327767/0.327767 sec, 0.412977/0.412977 sec, 0.285257/0.285257 sec, 0.287482/0.287482 sec, 0.264152/0.264152 sec, 0.302416/0.302416 sec, 0.290967/0.290967 sec, 0.176748/0.176748 sec, 0.135924/0.135924 sec, 0.098591/0.098591 sec, 0.073896/0.073896 sec, 0.053948/0.053948 sec, 0.019063/0.019063 sec, 0.020822/0.020822 sec, 0.001144/0.001144 sec )
[LOG] Total clause minimization time: 7.34611/7 sec (0.085132/0.085132 sec, 0.004349/0.004349 sec, 0.003594/0.003594 sec, 0.024738/0.024738 sec, 0.023727/0.023727 sec, 0.089984/0.089984 sec, 0.024763/0.024763 sec, 0.011509/0.011509 sec, 0.026876/0.026876 sec, 0.068891/0.068891 sec, 0.019005/0.019005 sec, 0.115191/0.115191 sec, 0.078859/0.078859 sec, 0.207187/0.207187 sec, 0.056141/0.056141 sec, 0.11825/0.11825 sec, 0.003916/0.003916 sec, 0.153991/0.153991 sec, 0.504745/0.504745 sec, 0.495513/0.495513 sec, 0.473192/0.473192 sec, 0.435895/0.435895 sec, 0.605632/0.605632 sec, 0.571514/0.571514 sec, 0.521727/0.521727 sec, 0.678952/0.678952 sec, 0.54301/0.54301 sec, 0.268874/0.268874 sec, 0.414816/0.414816 sec, 0.242147/0.242147 sec, 0.207333/0.207333 sec, 0.142328/0.142328 sec, 0.055655/0.055655 sec, 0.025507/0.025507 sec, 0.016421/0.016421 sec, 0.026741/0.026741 sec )
[LOG] Total clause size reduction: 252555 --> 2505 (36848 --> 318, 2337 --> 18, 2355 --> 12, 7800 --> 81, 7740 --> 68, 25278 --> 267, 8569 --> 83, 3850 --> 33, 6064 --> 66, 10127 --> 118, 4656 --> 33, 18528 --> 223, 12869 --> 166, 36613 --> 415, 8536 --> 83, 20925 --> 216, 2229 --> 4, 37191 --> 261, 7 --> 7, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 5 --> 5 )
[LOG] Average clause size reduction: 655.987 --> 6.50649 (767.667 --> 6.625, 584.25 --> 4.5, 588.75 --> 3, 709.091 --> 7.36364, 703.636 --> 6.18182, 743.471 --> 7.85294, 714.083 --> 6.91667, 641.667 --> 5.5, 673.778 --> 7.33333, 723.357 --> 8.42857, 665.143 --> 4.71429, 741.12 --> 8.92, 714.944 --> 9.22222, 762.771 --> 8.64583, 711.333 --> 6.91667, 747.321 --> 7.71429, 557.25 --> 1, 743.82 --> 5.22, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 11.1121 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.46 sec (Real time) / 11.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 119.10 sec (Real time) / 115.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1537.87 sec (Real time) / 1535.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1421 18 0 1 1394
=====================  mult10.aag =====================
[LOG] Relation determinization time: 10.722 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 779 new AND gates.
[LOG] Size before ABC: 908 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.6996/11 sec (0.014422/0 sec, 0.032289/0 sec, 0.064831/0 sec, 0.043266/0 sec, 0.004148/0 sec, 0.188396/0 sec, 0.109021/0 sec, 0.055139/0 sec, 0.063/1 sec, 0.046388/0 sec, 0.046126/0 sec, 0.073741/0 sec, 0.34925/0 sec, 0.0309/0 sec, 0.029452/0 sec, 0.046804/0 sec, 0.073405/0 sec, 0.119214/0 sec, 0.00667/0 sec, 0.012043/0 sec, 0.944458/1 sec, 1.00705/1 sec, 1.0361/1 sec, 0.874287/1 sec, 0.847251/1 sec, 1.01353/1 sec, 0.891116/1 sec, 0.527689/1 sec, 0.476824/0 sec, 0.419691/0 sec, 0.462893/1 sec, 0.31245/0 sec, 0.139002/0 sec, 0.103924/0 sec, 0.054508/1 sec, 0.087886/0 sec, 0.037242/0 sec, 0.007376/0 sec, 0.035519/0 sec, 0.012337/0 sec )
[LOG] Nr of iterations: 283 (5, 8, 21, 16, 2, 46, 17, 11, 13, 9, 8, 10, 33, 5, 5, 7, 13, 22, 2, 4, 1, 1, 3, 1, 1, 2, 2, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 3.43608/2 sec (0.004313/0.004313 sec, 0.002355/0.002355 sec, 0.006503/0.006503 sec, 0.004698/0.004698 sec, 0.000762/0.000762 sec, 0.016057/0.016057 sec, 0.007736/0.007736 sec, 0.005018/0.005018 sec, 0.007749/0.007749 sec, 0.004492/0.004492 sec, 0.006038/0.006038 sec, 0.006525/0.006525 sec, 0.018108/0.018108 sec, 0.006295/0.006295 sec, 0.005718/0.005718 sec, 0.007222/0.007222 sec, 0.008012/0.008012 sec, 0.011547/0.011547 sec, 0.001083/0.001083 sec, 0.002257/0.002257 sec, 0.344485/0.344485 sec, 0.539967/0.539967 sec, 0.386845/0.386845 sec, 0.32793/0.32793 sec, 0.327459/0.327459 sec, 0.314246/0.314246 sec, 0.242734/0.242734 sec, 0.235048/0.235048 sec, 0.178232/0.178232 sec, 0.136432/0.136432 sec, 0.102694/0.102694 sec, 0.096292/0.096292 sec, 0.01879/0.01879 sec, 0.019164/0.019164 sec, 0.013726/0.013726 sec, 0.013146/0.013146 sec, 0.005601/0.005601 sec, 0.00046/0.00046 sec, 9.6e-05/9.6e-05 sec, 0.000247/0.000247 sec )
[LOG] Total clause minimization time: 7.15037/9 sec (0.007064/0.007064 sec, 0.027046/0.027046 sec, 0.055162/0.055162 sec, 0.035346/0.035346 sec, 0.000503/0.000503 sec, 0.168293/0.168293 sec, 0.097263/0.097263 sec, 0.045859/0.045859 sec, 0.051/0.051 sec, 0.03769/0.03769 sec, 0.036064/0.036064 sec, 0.063101/0.063101 sec, 0.326061/0.326061 sec, 0.019813/0.019813 sec, 0.018966/0.018966 sec, 0.035013/0.035013 sec, 0.060638/0.060638 sec, 0.102431/0.102431 sec, 0.00066/0.00066 sec, 0.004961/0.004961 sec, 0.597958/0.597958 sec, 0.465107/0.465107 sec, 0.647284/0.647284 sec, 0.544447/0.544447 sec, 0.517949/0.517949 sec, 0.69745/0.69745 sec, 0.646649/0.646649 sec, 0.290966/0.290966 sec, 0.297043/0.297043 sec, 0.281691/0.281691 sec, 0.358776/0.358776 sec, 0.214638/0.214638 sec, 0.118854/0.118854 sec, 0.083556/0.083556 sec, 0.039618/0.039618 sec, 0.073619/0.073619 sec, 0.030527/0.030527 sec, 0.005839/0.005839 sec, 0.034407/0.034407 sec, 0.011059/0.011059 sec )
[LOG] Total clause size reduction: 234701 --> 2048 (3968 --> 22, 6944 --> 62, 19900 --> 161, 14910 --> 106, 1000 --> 1, 44820 --> 352, 15936 --> 155, 9920 --> 96, 11844 --> 101, 7944 --> 76, 6951 --> 70, 8946 --> 87, 31520 --> 328, 3952 --> 38, 3952 --> 35, 5934 --> 54, 11568 --> 100, 20727 --> 163, 977 --> 1, 2961 --> 13, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 829.332 --> 7.23675 (793.6 --> 4.4, 868 --> 7.75, 947.619 --> 7.66667, 931.875 --> 6.625, 500 --> 0.5, 974.348 --> 7.65217, 937.412 --> 9.11765, 901.818 --> 8.72727, 911.077 --> 7.76923, 882.667 --> 8.44444, 868.875 --> 8.75, 894.6 --> 8.7, 955.152 --> 9.93939, 790.4 --> 7.6, 790.4 --> 7, 847.714 --> 7.71429, 889.846 --> 7.69231, 942.136 --> 7.40909, 488.5 --> 0.5, 740.25 --> 3.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 10.7277 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.16 sec (Real time) / 11.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 358.32 sec (Real time) / 351.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5298.04 sec (Real time) / 5287.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1743
=====================  mult11.aag =====================
[LOG] Relation determinization time: 50.1241 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 941 new AND gates.
[LOG] Size before ABC: 1049 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 50.0689/50 sec (0.0142/0 sec, 0.043227/0 sec, 0.121081/0 sec, 0.143269/0 sec, 0.344844/0 sec, 0.088886/0 sec, 0.168969/1 sec, 0.325703/0 sec, 0.033766/0 sec, 0.180567/0 sec, 0.196489/0 sec, 0.418928/1 sec, 0.042998/0 sec, 0.516351/0 sec, 0.268306/1 sec, 0.15407/0 sec, 0.041465/0 sec, 0.401013/0 sec, 0.16575/0 sec, 0.030229/0 sec, 0.193879/1 sec, 0.218339/0 sec, 3.53595/3 sec, 3.07808/3 sec, 3.15043/4 sec, 4.5161/4 sec, 3.49113/4 sec, 4.34267/4 sec, 5.03511/5 sec, 2.88484/3 sec, 3.26838/3 sec, 4.03185/4 sec, 2.3359/2 sec, 2.10619/3 sec, 1.45863/1 sec, 0.707418/1 sec, 0.454469/0 sec, 0.443848/1 sec, 0.434262/0 sec, 0.220245/0 sec, 0.151758/0 sec, 0.125732/1 sec, 0.129517/0 sec, 0.054086/0 sec )
[LOG] Nr of iterations: 539 (5, 9, 30, 27, 63, 16, 29, 48, 5, 22, 23, 38, 7, 48, 23, 14, 5, 37, 16, 3, 18, 21, 2, 1, 2, 1, 1, 1, 2, 1, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 18.2899/19 sec (0.004159/0.004159 sec, 0.005165/0.005165 sec, 0.014415/0.014415 sec, 0.013904/0.013904 sec, 0.029793/0.029793 sec, 0.009102/0.009102 sec, 0.016473/0.016473 sec, 0.026133/0.026133 sec, 0.007159/0.007159 sec, 0.013219/0.013219 sec, 0.013845/0.013845 sec, 0.058149/0.058149 sec, 0.005915/0.005915 sec, 0.030655/0.030655 sec, 0.019423/0.019423 sec, 0.01568/0.01568 sec, 0.005946/0.005946 sec, 0.032883/0.032883 sec, 0.014453/0.014453 sec, 0.006625/0.006625 sec, 0.014071/0.014071 sec, 0.018094/0.018094 sec, 0.86472/0.86472 sec, 1.19912/1.19912 sec, 1.25445/1.25445 sec, 1.77538/1.77538 sec, 1.72387/1.72387 sec, 2.00418/2.00418 sec, 2.27552/2.27552 sec, 1.21315/1.21315 sec, 1.18631/1.18631 sec, 0.810884/0.810884 sec, 0.743826/0.743826 sec, 0.816403/0.816403 sec, 0.566328/0.566328 sec, 0.347589/0.347589 sec, 0.218103/0.218103 sec, 0.214319/0.214319 sec, 0.246362/0.246362 sec, 0.144003/0.144003 sec, 0.119537/0.119537 sec, 0.094618/0.094618 sec, 0.095911/0.095911 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 31.5473/30 sec (0.006154/0.006154 sec, 0.034313/0.034313 sec, 0.102033/0.102033 sec, 0.123956/0.123956 sec, 0.308794/0.308794 sec, 0.074411/0.074411 sec, 0.146558/0.146558 sec, 0.292453/0.292453 sec, 0.020268/0.020268 sec, 0.160536/0.160536 sec, 0.175344/0.175344 sec, 0.352747/0.352747 sec, 0.029673/0.029673 sec, 0.476378/0.476378 sec, 0.239781/0.239781 sec, 0.128829/0.128829 sec, 0.026387/0.026387 sec, 0.357634/0.357634 sec, 0.141207/0.141207 sec, 0.013712/0.013712 sec, 0.169202/0.169202 sec, 0.189043/0.189043 sec, 2.66639/2.66639 sec, 1.87401/1.87401 sec, 1.89211/1.89211 sec, 2.73696/2.73696 sec, 1.76339/1.76339 sec, 2.335/2.335 sec, 2.75595/2.75595 sec, 1.66843/1.66843 sec, 2.07904/2.07904 sec, 3.21798/3.21798 sec, 1.589/1.589 sec, 1.28696/1.28696 sec, 0.889664/0.889664 sec, 0.357375/0.357375 sec, 0.234138/0.234138 sec, 0.227467/0.227467 sec, 0.185861/0.185861 sec, 0.07418/0.07418 sec, 0.030321/0.030321 sec, 0.029343/0.029343 sec, 0.031898/0.031898 sec, 0.052365/0.052365 sec )
[LOG] Total clause size reduction: 547990 --> 5021 (4560 --> 15, 9120 --> 76, 33060 --> 262, 29640 --> 263, 70618 --> 619, 16860 --> 157, 31892 --> 284, 53345 --> 524, 4504 --> 41, 23982 --> 244, 25058 --> 254, 41033 --> 434, 6570 --> 50, 53674 --> 587, 24398 --> 244, 14703 --> 121, 4420 --> 26, 40320 --> 366, 16755 --> 130, 2206 --> 14, 18360 --> 129, 22880 --> 149, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 1016.68 --> 9.3154 (912 --> 3, 1013.33 --> 8.44444, 1102 --> 8.73333, 1097.78 --> 9.74074, 1120.92 --> 9.8254, 1053.75 --> 9.8125, 1099.72 --> 9.7931, 1111.35 --> 10.9167, 900.8 --> 8.2, 1090.09 --> 11.0909, 1089.48 --> 11.0435, 1079.82 --> 11.4211, 938.571 --> 7.14286, 1118.21 --> 12.2292, 1060.78 --> 10.6087, 1050.21 --> 8.64286, 884 --> 5.2, 1089.73 --> 9.89189, 1047.19 --> 8.125, 735.333 --> 4.66667, 1020 --> 7.16667, 1089.52 --> 7.09524, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 50.131 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 50.69 sec (Real time) / 50.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7253.87 sec (Real time) / 7176.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.03 sec (Real time) / 9973.30 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2048
=====================  mult12.aag =====================
[LOG] Relation determinization time: 115.623 sec CPU time.
[LOG] Relation determinization time: 117 sec real time.
[LOG] Final circuit size: 1163 new AND gates.
[LOG] Size before ABC: 1315 AND gates.
[LOG] Size after ABC: 1154 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 115.537/116 sec (0.163776/0 sec, 0.123129/1 sec, 0.171255/0 sec, 0.056456/0 sec, 0.114934/0 sec, 0.308631/0 sec, 0.037305/0 sec, 0.033234/0 sec, 0.159979/0 sec, 0.486266/1 sec, 0.286009/0 sec, 0.077833/0 sec, 0.280097/1 sec, 0.331991/0 sec, 0.043619/0 sec, 0.463611/0 sec, 0.138074/1 sec, 1.19175/1 sec, 0.262712/0 sec, 0.133562/0 sec, 0.150835/0 sec, 0.08026/0 sec, 0.490963/1 sec, 0.491059/0 sec, 8.55323/9 sec, 4.24415/4 sec, 9.49696/10 sec, 11.8202/12 sec, 6.49538/6 sec, 8.11166/8 sec, 7.10556/7 sec, 9.57616/10 sec, 7.34023/7 sec, 6.26074/7 sec, 6.63486/6 sec, 4.74556/5 sec, 3.61708/4 sec, 3.76999/3 sec, 4.42362/5 sec, 2.64226/2 sec, 2.01076/3 sec, 0.599671/0 sec, 0.570309/1 sec, 0.410667/0 sec, 0.387117/0 sec, 0.277473/1 sec, 0.338538/0 sec, 0.026975/0 sec )
[LOG] Nr of iterations: 562 (32, 26, 32, 10, 19, 39, 4, 5, 21, 41, 27, 8, 22, 23, 4, 33, 11, 64, 20, 9, 11, 8, 29, 25, 4, 2, 2, 1, 2, 2, 1, 1, 2, 1, 2, 1, 2, 1, 1, 2, 1, 1, 2, 1, 1, 2, 2, 2 )
[LOG] Total clause computation time: 44.8659/43 sec (0.015492/0.015492 sec, 0.011714/0.011714 sec, 0.019388/0.019388 sec, 0.004991/0.004991 sec, 0.010299/0.010299 sec, 0.021299/0.021299 sec, 0.002747/0.002747 sec, 0.006036/0.006036 sec, 0.01281/0.01281 sec, 0.028435/0.028435 sec, 0.017766/0.017766 sec, 0.007358/0.007358 sec, 0.021319/0.021319 sec, 0.023297/0.023297 sec, 0.004169/0.004169 sec, 0.034152/0.034152 sec, 0.019798/0.019798 sec, 0.061182/0.061182 sec, 0.018803/0.018803 sec, 0.008671/0.008671 sec, 0.014537/0.014537 sec, 0.007737/0.007737 sec, 0.034156/0.034156 sec, 0.0334/0.0334 sec, 1.18182/1.18182 sec, 1.63607/1.63607 sec, 2.89519/2.89519 sec, 2.58884/2.58884 sec, 2.29844/2.29844 sec, 2.97817/2.97817 sec, 4.1464/4.1464 sec, 6.15404/6.15404 sec, 3.27739/3.27739 sec, 3.07347/3.07347 sec, 2.04687/2.04687 sec, 2.43536/2.43536 sec, 1.16798/1.16798 sec, 2.12455/2.12455 sec, 2.58106/2.58106 sec, 1.05952/1.05952 sec, 0.929446/0.929446 sec, 0.389921/0.389921 sec, 0.289806/0.289806 sec, 0.327178/0.327178 sec, 0.323398/0.323398 sec, 0.229111/0.229111 sec, 0.291819/0.291819 sec, 0.000455/0.000455 sec )
[LOG] Total clause minimization time: 70.281/73 sec (0.141585/0.141585 sec, 0.104721/0.104721 sec, 0.144515/0.144515 sec, 0.045036/0.045036 sec, 0.097649/0.097649 sec, 0.278879/0.278879 sec, 0.026939/0.026939 sec, 0.019571/0.019571 sec, 0.138863/0.138863 sec, 0.447479/0.447479 sec, 0.25839/0.25839 sec, 0.060181/0.060181 sec, 0.247659/0.247659 sec, 0.29675/0.29675 sec, 0.027534/0.027534 sec, 0.415561/0.415561 sec, 0.10482/0.10482 sec, 1.11417/1.11417 sec, 0.228334/0.228334 sec, 0.109175/0.109175 sec, 0.119172/0.119172 sec, 0.055685/0.055685 sec, 0.438284/0.438284 sec, 0.439199/0.439199 sec, 7.36327/7.36327 sec, 2.60176/2.60176 sec, 6.59579/6.59579 sec, 9.22523/9.22523 sec, 4.19159/4.19159 sec, 5.12809/5.12809 sec, 2.95361/2.95361 sec, 3.41648/3.41648 sec, 4.05772/4.05772 sec, 3.18185/3.18185 sec, 4.5829/4.5829 sec, 2.30567/2.30567 sec, 2.44465/2.44465 sec, 1.64095/1.64095 sec, 1.83846/1.83846 sec, 1.57862/1.57862 sec, 1.07706/1.07706 sec, 0.206206/0.206206 sec, 0.277146/0.277146 sec, 0.080276/0.080276 sec, 0.060547/0.060547 sec, 0.045361/0.045361 sec, 0.043857/0.043857 sec, 0.023751/0.023751 sec )
[LOG] Total clause size reduction: 699110 --> 5362 (43865 --> 279, 35375 --> 222, 43741 --> 265, 12663 --> 88, 25308 --> 179, 53580 --> 402, 4206 --> 35, 5612 --> 32, 28120 --> 216, 56760 --> 517, 36816 --> 335, 9940 --> 91, 29148 --> 273, 30228 --> 317, 4113 --> 24, 43840 --> 401, 13650 --> 116, 88830 --> 743, 26676 --> 226, 11168 --> 84, 13820 --> 108, 9800 --> 50, 39508 --> 197, 32304 --> 123, 4 --> 4, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 1243.97 --> 9.54093 (1370.78 --> 8.71875, 1360.58 --> 8.53846, 1366.91 --> 8.28125, 1266.3 --> 8.8, 1332 --> 9.42105, 1373.85 --> 10.3077, 1051.5 --> 8.75, 1122.4 --> 6.4, 1339.05 --> 10.2857, 1384.39 --> 12.6098, 1363.56 --> 12.4074, 1242.5 --> 11.375, 1324.91 --> 12.4091, 1314.26 --> 13.7826, 1028.25 --> 6, 1328.48 --> 12.1515, 1240.91 --> 10.5455, 1387.97 --> 11.6094, 1333.8 --> 11.3, 1240.89 --> 9.33333, 1256.36 --> 9.81818, 1225 --> 6.25, 1362.34 --> 6.7931, 1292.16 --> 4.92, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 115.632 sec CPU time.
[LOG] Overall execution time: 117 sec real time.
Synthesis time: 116.45 sec (Real time) / 116.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9905.04 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9978.86 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2581 24 0 1 2542
=====================  mult13.aag =====================
[LOG] Relation determinization time: 119.815 sec CPU time.
[LOG] Relation determinization time: 122 sec real time.
[LOG] Final circuit size: 1297 new AND gates.
[LOG] Size before ABC: 1451 AND gates.
[LOG] Size after ABC: 1286 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 119.725/120 sec (0.043921/0 sec, 0.04436/0 sec, 0.185241/0 sec, 0.165029/0 sec, 0.082778/0 sec, 0.170359/1 sec, 0.009936/0 sec, 0.195337/0 sec, 0.296179/0 sec, 0.712867/1 sec, 0.109276/0 sec, 0.124127/0 sec, 0.306347/0 sec, 0.123196/0 sec, 0.118664/1 sec, 0.87788/0 sec, 0.202435/1 sec, 0.182672/0 sec, 0.174795/0 sec, 0.628835/1 sec, 0.083767/0 sec, 0.297302/0 sec, 0.096414/0 sec, 0.228325/0 sec, 0.20558/1 sec, 0.420116/0 sec, 6.45008/6 sec, 6.90098/7 sec, 7.03459/7 sec, 7.1848/8 sec, 8.47892/8 sec, 8.72273/9 sec, 6.56128/6 sec, 9.88773/10 sec, 6.85679/7 sec, 9.73791/10 sec, 5.95373/6 sec, 5.00583/5 sec, 3.81443/4 sec, 6.41558/6 sec, 2.91609/3 sec, 3.95425/4 sec, 1.70698/2 sec, 1.50426/1 sec, 1.02844/1 sec, 0.614441/1 sec, 0.687918/1 sec, 0.571067/0 sec, 0.367513/1 sec, 0.399316/0 sec, 0.409028/0 sec, 0.474516/1 sec )
[LOG] Nr of iterations: 482 (9, 10, 26, 24, 11, 20, 2, 22, 27, 56, 8, 11, 24, 10, 8, 45, 13, 13, 8, 29, 7, 22, 8, 17, 6, 7, 2, 1, 2, 2, 1, 2, 1, 2, 1, 2, 1, 1, 1, 2, 1, 2, 1, 1, 1, 1, 2, 1, 2, 2, 1, 3 )
[LOG] Total clause computation time: 45.7623/44 sec (0.004897/0.004897 sec, 0.005314/0.005314 sec, 0.014227/0.014227 sec, 0.013195/0.013195 sec, 0.006193/0.006193 sec, 0.012352/0.012352 sec, 0.00137/0.00137 sec, 0.013215/0.013215 sec, 0.017768/0.017768 sec, 0.038323/0.038323 sec, 0.008675/0.008675 sec, 0.006927/0.006927 sec, 0.017582/0.017582 sec, 0.008476/0.008476 sec, 0.007621/0.007621 sec, 0.04338/0.04338 sec, 0.010128/0.010128 sec, 0.010928/0.010928 sec, 0.006984/0.006984 sec, 0.029144/0.029144 sec, 0.011095/0.011095 sec, 0.022784/0.022784 sec, 0.010198/0.010198 sec, 0.01817/0.01817 sec, 0.00564/0.00564 sec, 0.011391/0.011391 sec, 1.36233/1.36233 sec, 2.39649/2.39649 sec, 3.23988/3.23988 sec, 3.28141/3.28141 sec, 2.9748/2.9748 sec, 2.6533/2.6533 sec, 3.11246/3.11246 sec, 3.36336/3.36336 sec, 2.65641/2.65641 sec, 2.54175/2.54175 sec, 3.00737/3.00737 sec, 2.43865/2.43865 sec, 1.71072/1.71072 sec, 2.49654/2.49654 sec, 1.6011/1.6011 sec, 1.08975/1.08975 sec, 1.10728/1.10728 sec, 1.08233/1.08233 sec, 0.700002/0.700002 sec, 0.492113/0.492113 sec, 0.553077/0.553077 sec, 0.512013/0.512013 sec, 0.310243/0.310243 sec, 0.362208/0.362208 sec, 0.359611/0.359611 sec, 0.001154/0.001154 sec )
[LOG] Total clause minimization time: 73.5624/76 sec (0.032501/0.032501 sec, 0.032976/0.032976 sec, 0.163838/0.163838 sec, 0.144194/0.144194 sec, 0.069492/0.069492 sec, 0.149885/0.149885 sec, 0.001146/0.001146 sec, 0.17349/0.17349 sec, 0.268795/0.268795 sec, 0.662738/0.662738 sec, 0.089433/0.089433 sec, 0.107514/0.107514 sec, 0.277936/0.277936 sec, 0.1042/0.1042 sec, 0.100229/0.100229 sec, 0.821023/0.821023 sec, 0.17938/0.17938 sec, 0.158614/0.158614 sec, 0.154545/0.154545 sec, 0.584371/0.584371 sec, 0.0578/0.0578 sec, 0.258993/0.258993 sec, 0.070758/0.070758 sec, 0.193713/0.193713 sec, 0.183951/0.183951 sec, 0.391768/0.391768 sec, 5.08108/5.08108 sec, 4.49879/4.49879 sec, 3.78891/3.78891 sec, 3.89813/3.89813 sec, 5.49878/5.49878 sec, 6.06427/6.06427 sec, 3.4438/3.4438 sec, 6.51942/6.51942 sec, 4.19528/4.19528 sec, 7.19161/7.19161 sec, 2.94201/2.94201 sec, 2.56269/2.56269 sec, 2.09967/2.09967 sec, 3.91501/3.91501 sec, 1.31096/1.31096 sec, 2.86073/2.86073 sec, 0.596527/0.596527 sec, 0.418727/0.418727 sec, 0.325824/0.325824 sec, 0.119734/0.119734 sec, 0.132389/0.132389 sec, 0.056643/0.056643 sec, 0.054904/0.054904 sec, 0.034791/0.034791 sec, 0.047244/0.047244 sec, 0.471166/0.471166 sec )
[LOG] Total clause size reduction: 645659 --> 5121 (12512 --> 63, 14049 --> 67, 39000 --> 271, 35788 --> 231, 15600 --> 118, 29697 --> 237, 1560 --> 1, 32781 --> 270, 40638 --> 364, 85745 --> 745, 10913 --> 101, 15600 --> 139, 34891 --> 342, 14004 --> 104, 10892 --> 92, 68244 --> 633, 18600 --> 176, 18636 --> 121, 10367 --> 88, 43512 --> 353, 9030 --> 67, 32613 --> 213, 10801 --> 66, 23504 --> 157, 7565 --> 25, 9078 --> 38, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 1339.54 --> 10.6245 (1390.22 --> 7, 1404.9 --> 6.7, 1500 --> 10.4231, 1491.17 --> 9.625, 1418.18 --> 10.7273, 1484.85 --> 11.85, 780 --> 0.5, 1490.05 --> 12.2727, 1505.11 --> 13.4815, 1531.16 --> 13.3036, 1364.12 --> 12.625, 1418.18 --> 12.6364, 1453.79 --> 14.25, 1400.4 --> 10.4, 1361.5 --> 11.5, 1516.53 --> 14.0667, 1430.77 --> 13.5385, 1433.54 --> 9.30769, 1295.88 --> 11, 1500.41 --> 12.1724, 1290 --> 9.57143, 1482.41 --> 9.68182, 1350.12 --> 8.25, 1382.59 --> 9.23529, 1260.83 --> 4.16667, 1296.86 --> 5.42857, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 119.826 sec CPU time.
[LOG] Overall execution time: 122 sec real time.
Synthesis time: 123.30 sec (Real time) / 120.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.03 sec (Real time) / 9908.03 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.02 sec (Real time) / 9973.98 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2858 26 0 1 2817
=====================  mult14.aag =====================
[LOG] Relation determinization time: 347.461 sec CPU time.
[LOG] Relation determinization time: 349 sec real time.
[LOG] Final circuit size: 1555 new AND gates.
[LOG] Size before ABC: 1774 AND gates.
[LOG] Size after ABC: 1548 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 347.329/348 sec (0.022066/0 sec, 0.100571/0 sec, 0.059882/0 sec, 0.15992/0 sec, 0.332544/0 sec, 0.250644/1 sec, 0.235021/0 sec, 0.364143/0 sec, 0.340556/1 sec, 0.164314/0 sec, 0.682458/1 sec, 0.110781/0 sec, 0.131714/0 sec, 0.52162/0 sec, 0.017627/0 sec, 0.318928/1 sec, 0.23302/0 sec, 0.96562/1 sec, 0.484448/0 sec, 0.863204/1 sec, 0.914197/1 sec, 0.426806/1 sec, 1.45137/1 sec, 0.134894/0 sec, 0.213546/0 sec, 0.199619/1 sec, 0.918229/0 sec, 1.20887/2 sec, 17.3628/17 sec, 13.9516/14 sec, 14.3197/14 sec, 26.6366/27 sec, 19.4683/20 sec, 16.7895/17 sec, 21.1642/21 sec, 17.8557/18 sec, 21.3885/21 sec, 15.7237/16 sec, 23.4214/23 sec, 22.9176/23 sec, 17.6765/18 sec, 15.2835/15 sec, 15.6454/16 sec, 14.8051/15 sec, 11.0033/11 sec, 8.51874/8 sec, 5.05135/6 sec, 2.98969/3 sec, 2.97001/3 sec, 1.97737/1 sec, 2.31065/3 sec, 1.32026/1 sec, 1.32173/1 sec, 1.71304/2 sec, 0.979991/1 sec, 0.936302/1 sec )
[LOG] Nr of iterations: 592 (5, 15, 10, 13, 31, 25, 14, 22, 24, 13, 44, 9, 8, 26, 2, 10, 12, 39, 21, 32, 32, 6, 44, 7, 12, 9, 17, 45, 2, 2, 2, 2, 2, 1, 1, 1, 2, 1, 2, 2, 1, 1, 1, 2, 2, 1, 2, 2, 1, 1, 2, 1, 2, 1, 2, 3 )
[LOG] Total clause computation time: 144.689/143 sec (0.003167/0.003167 sec, 0.009188/0.009188 sec, 0.00618/0.00618 sec, 0.008858/0.008858 sec, 0.021806/0.021806 sec, 0.018409/0.018409 sec, 0.010392/0.010392 sec, 0.017112/0.017112 sec, 0.019129/0.019129 sec, 0.010132/0.010132 sec, 0.036875/0.036875 sec, 0.007317/0.007317 sec, 0.011538/0.011538 sec, 0.028594/0.028594 sec, 0.001791/0.001791 sec, 0.010705/0.010705 sec, 0.014965/0.014965 sec, 0.051388/0.051388 sec, 0.023639/0.023639 sec, 0.047341/0.047341 sec, 0.05608/0.05608 sec, 0.006753/0.006753 sec, 0.077556/0.077556 sec, 0.008358/0.008358 sec, 0.019491/0.019491 sec, 0.012068/0.012068 sec, 0.031876/0.031876 sec, 0.071681/0.071681 sec, 3.73711/3.73711 sec, 5.41816/5.41816 sec, 6.43003/6.43003 sec, 9.7247/9.7247 sec, 6.68821/6.68821 sec, 7.60166/7.60166 sec, 11.2034/11.2034 sec, 8.78382/8.78382 sec, 6.3578/6.3578 sec, 7.9002/7.9002 sec, 9.39366/9.39366 sec, 8.19694/8.19694 sec, 8.20849/8.20849 sec, 7.549/7.549 sec, 8.06552/8.06552 sec, 3.86346/3.86346 sec, 5.04476/5.04476 sec, 5.61629/5.61629 sec, 2.48847/2.48847 sec, 1.57692/1.57692 sec, 2.16681/2.16681 sec, 1.36099/1.36099 sec, 1.98647/1.98647 sec, 1.09525/1.09525 sec, 1.16841/1.16841 sec, 1.54608/1.54608 sec, 0.87107/0.87107 sec, 0.002751/0.002751 sec )
[LOG] Total clause minimization time: 201.992/203 sec (0.010872/0.010872 sec, 0.082652/0.082652 sec, 0.045167/0.045167 sec, 0.142171/0.142171 sec, 0.300406/0.300406 sec, 0.221716/0.221716 sec, 0.214219/0.214219 sec, 0.335582/0.335582 sec, 0.309425/0.309425 sec, 0.142406/0.142406 sec, 0.631148/0.631148 sec, 0.089807/0.089807 sec, 0.106479/0.106479 sec, 0.477826/0.477826 sec, 0.001491/0.001491 sec, 0.293031/0.293031 sec, 0.202244/0.202244 sec, 0.895991/0.895991 sec, 0.442146/0.442146 sec, 0.795268/0.795268 sec, 0.83588/0.83588 sec, 0.398042/0.398042 sec, 1.34841/1.34841 sec, 0.102846/0.102846 sec, 0.167746/0.167746 sec, 0.16046/0.16046 sec, 0.858421/0.858421 sec, 1.10623/1.10623 sec, 13.6144/13.6144 sec, 8.5242/8.5242 sec, 7.8819/7.8819 sec, 16.9032/16.9032 sec, 12.7714/12.7714 sec, 9.17955/9.17955 sec, 9.95342/9.95342 sec, 9.06426/9.06426 sec, 15.0231/15.0231 sec, 7.81651/7.81651 sec, 14.0208/14.0208 sec, 14.7137/14.7137 sec, 9.45987/9.45987 sec, 7.72826/7.72826 sec, 7.57338/7.57338 sec, 10.935/10.935 sec, 5.95188/5.95188 sec, 2.896/2.896 sec, 2.5577/2.5577 sec, 1.40733/1.40733 sec, 0.79861/0.79861 sec, 0.61204/0.61204 sec, 0.319982/0.319982 sec, 0.220851/0.220851 sec, 0.14942/0.14942 sec, 0.162738/0.162738 sec, 0.10487/0.10487 sec, 0.929879/0.929879 sec )
[LOG] Total clause size reduction: 972811 --> 6795 (7584 --> 19, 26544 --> 124, 17091 --> 74, 22776 --> 141, 56580 --> 356, 45168 --> 276, 24518 --> 185, 39627 --> 314, 43263 --> 311, 22680 --> 145, 81270 --> 653, 14936 --> 92, 13055 --> 99, 46450 --> 377, 1891 --> 1, 16794 --> 121, 20471 --> 157, 70756 --> 610, 37360 --> 294, 58652 --> 453, 57071 --> 489, 9450 --> 61, 81270 --> 559, 11316 --> 55, 20680 --> 136, 15120 --> 92, 29520 --> 105, 80872 --> 450, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 1643.26 --> 11.478 (1516.8 --> 3.8, 1769.6 --> 8.26667, 1709.1 --> 7.4, 1752 --> 10.8462, 1825.16 --> 11.4839, 1806.72 --> 11.04, 1751.29 --> 13.2143, 1801.23 --> 14.2727, 1802.62 --> 12.9583, 1744.62 --> 11.1538, 1847.05 --> 14.8409, 1659.56 --> 10.2222, 1631.88 --> 12.375, 1786.54 --> 14.5, 945.5 --> 0.5, 1679.4 --> 12.1, 1705.92 --> 13.0833, 1814.26 --> 15.641, 1779.05 --> 14, 1832.88 --> 14.1562, 1783.47 --> 15.2812, 1575 --> 10.1667, 1847.05 --> 12.7045, 1616.57 --> 7.85714, 1723.33 --> 11.3333, 1680 --> 10.2222, 1736.47 --> 6.17647, 1797.16 --> 10, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 347.474 sec CPU time.
[LOG] Overall execution time: 349 sec real time.
Synthesis time: 349.01 sec (Real time) / 348.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.02 sec (Real time) / 9910.82 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9971.94 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3452 28 0 1 3403
=====================  mult15.aag =====================
[LOG] Relation determinization time: 754.596 sec CPU time.
[LOG] Relation determinization time: 757 sec real time.
[LOG] Final circuit size: 1716 new AND gates.
[LOG] Size before ABC: 1921 AND gates.
[LOG] Size after ABC: 1708 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 754.407/757 sec (0.049108/0 sec, 0.044562/0 sec, 0.131306/0 sec, 0.620117/1 sec, 0.372843/0 sec, 0.024086/0 sec, 0.366167/1 sec, 0.51895/0 sec, 0.015315/0 sec, 1.39349/1 sec, 0.203329/1 sec, 0.375449/0 sec, 0.327938/0 sec, 0.260476/1 sec, 0.234155/0 sec, 0.456904/0 sec, 0.484813/1 sec, 1.10998/1 sec, 0.382522/0 sec, 3.59184/4 sec, 1.76518/2 sec, 0.037155/0 sec, 0.86307/1 sec, 0.044444/0 sec, 0.272996/0 sec, 1.82748/2 sec, 0.151561/0 sec, 0.408425/0 sec, 2.33778/3 sec, 1.35465/1 sec, 30.3782/31 sec, 28.1259/28 sec, 31.095/31 sec, 37.2504/37 sec, 43.5448/44 sec, 45.9821/46 sec, 52.9396/53 sec, 46.9186/47 sec, 45.5222/46 sec, 44.681/45 sec, 50.2947/50 sec, 42.3039/43 sec, 26.4092/26 sec, 30.6934/31 sec, 25.6999/26 sec, 25.6495/25 sec, 27.4279/28 sec, 31.2878/31 sec, 23.6979/24 sec, 13.0278/13 sec, 4.18164/4 sec, 5.99511/6 sec, 5.36243/6 sec, 3.84015/3 sec, 3.26041/4 sec, 2.7922/2 sec, 1.68408/2 sec, 1.59277/2 sec, 1.58129/1 sec, 1.16038/2 sec )
[LOG] Nr of iterations: 762 (6, 6, 17, 59, 34, 4, 25, 34, 2, 73, 11, 18, 17, 12, 9, 14, 21, 33, 14, 82, 39, 2, 18, 2, 11, 59, 7, 7, 40, 42, 1, 1, 2, 2, 2, 1, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 2, 1, 1, 2, 1, 2, 2, 1, 1, 2, 2 )
[LOG] Total clause computation time: 343.258/347 sec (0.003727/0.003727 sec, 0.003982/0.003982 sec, 0.011289/0.011289 sec, 0.042806/0.042806 sec, 0.025598/0.025598 sec, 0.002556/0.002556 sec, 0.020136/0.020136 sec, 0.031113/0.031113 sec, 0.00159/0.00159 sec, 0.076645/0.076645 sec, 0.015488/0.015488 sec, 0.016821/0.016821 sec, 0.022946/0.022946 sec, 0.019497/0.019497 sec, 0.016625/0.016625 sec, 0.013629/0.013629 sec, 0.029498/0.029498 sec, 0.042556/0.042556 sec, 0.022038/0.022038 sec, 0.161391/0.161391 sec, 0.078749/0.078749 sec, 0.005316/0.005316 sec, 0.040524/0.040524 sec, 0.009175/0.009175 sec, 0.018456/0.018456 sec, 0.119214/0.119214 sec, 0.016712/0.016712 sec, 0.017865/0.017865 sec, 0.091988/0.091988 sec, 0.0894/0.0894 sec, 7.85931/7.85931 sec, 9.68796/9.68796 sec, 14.0907/14.0907 sec, 13.9939/13.9939 sec, 18.7828/18.7828 sec, 16.8673/16.8673 sec, 18.01/18.01 sec, 18.2679/18.2679 sec, 19.6579/19.6579 sec, 23.7742/23.7742 sec, 26.8737/26.8737 sec, 20.6742/20.6742 sec, 13.5368/13.5368 sec, 13.6255/13.6255 sec, 14.4625/14.4625 sec, 12.4004/12.4004 sec, 11.6172/11.6172 sec, 19.0665/19.0665 sec, 14.4964/14.4964 sec, 9.73918/9.73918 sec, 3.05271/3.05271 sec, 4.81519/4.81519 sec, 4.35994/4.35994 sec, 3.10441/3.10441 sec, 2.42946/2.42946 sec, 2.52234/2.52234 sec, 1.49905/1.49905 sec, 1.39965/1.39965 sec, 1.52147/1.52147 sec, 0.002213/0.002213 sec )
[LOG] Total clause minimization time: 410.188/410 sec (0.036499/0.036499 sec, 0.031744/0.031744 sec, 0.110488/0.110488 sec, 0.564794/0.564794 sec, 0.335398/0.335398 sec, 0.011197/0.011197 sec, 0.333649/0.333649 sec, 0.473973/0.473973 sec, 0.00111/0.00111 sec, 1.29889/1.29889 sec, 0.172588/0.172588 sec, 0.342046/0.342046 sec, 0.288152/0.288152 sec, 0.223379/0.223379 sec, 0.198966/0.198966 sec, 0.423734/0.423734 sec, 0.434528/0.434528 sec, 1.04427/1.04427 sec, 0.336131/0.336131 sec, 3.4006/3.4006 sec, 1.65566/1.65566 sec, 0.002145/0.002145 sec, 0.7899/0.7899 sec, 0.002446/0.002446 sec, 0.220975/0.220975 sec, 1.66905/1.66905 sec, 0.098071/0.098071 sec, 0.352886/0.352886 sec, 2.20367/2.20367 sec, 1.22224/1.22224 sec, 22.5018/22.5018 sec, 18.4248/18.4248 sec, 16.9911/16.9911 sec, 23.2448/23.2448 sec, 24.7495/24.7495 sec, 29.1026/29.1026 sec, 34.9175/34.9175 sec, 28.6391/28.6391 sec, 25.8526/25.8526 sec, 20.8963/20.8963 sec, 23.4103/23.4103 sec, 21.6194/21.6194 sec, 12.8625/12.8625 sec, 17.0584/17.0584 sec, 11.2276/11.2276 sec, 13.2399/13.2399 sec, 15.8017/15.8017 sec, 12.2126/12.2126 sec, 9.19275/9.19275 sec, 3.28069/3.28069 sec, 1.12152/1.12152 sec, 1.17329/1.17329 sec, 0.99602/0.99602 sec, 0.729463/0.729463 sec, 0.824603/0.824603 sec, 0.263537/0.263537 sec, 0.179391/0.179391 sec, 0.187916/0.187916 sec, 0.054491/0.054491 sec, 1.15302/1.15302 sec )
[LOG] Total clause size reduction: 1394741 --> 9817 (10270 --> 60, 10270 --> 39, 32928 --> 165, 118668 --> 722, 67122 --> 428, 6153 --> 17, 49152 --> 346, 66990 --> 453, 2025 --> 1, 147600 --> 1133, 20500 --> 147, 34238 --> 274, 32832 --> 243, 22539 --> 184, 16392 --> 137, 26637 --> 212, 40900 --> 322, 65632 --> 558, 26000 --> 212, 164997 --> 1385, 75658 --> 641, 1981 --> 1, 34459 --> 238, 1966 --> 1, 20280 --> 129, 118668 --> 815, 11910 --> 57, 11814 --> 50, 76245 --> 386, 79868 --> 414, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 3 --> 3, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 4 --> 4, 2 --> 2 )
[LOG] Average clause size reduction: 1830.37 --> 12.8832 (1711.67 --> 10, 1711.67 --> 6.5, 1936.94 --> 9.70588, 2011.32 --> 12.2373, 1974.18 --> 12.5882, 1538.25 --> 4.25, 1966.08 --> 13.84, 1970.29 --> 13.3235, 1012.5 --> 0.5, 2021.92 --> 15.5205, 1863.64 --> 13.3636, 1902.11 --> 15.2222, 1931.29 --> 14.2941, 1878.25 --> 15.3333, 1821.33 --> 15.2222, 1902.64 --> 15.1429, 1947.62 --> 15.3333, 1988.85 --> 16.9091, 1857.14 --> 15.1429, 2012.16 --> 16.8902, 1939.95 --> 16.4359, 990.5 --> 0.5, 1914.39 --> 13.2222, 983 --> 0.5, 1843.64 --> 11.7273, 2011.32 --> 13.8136, 1701.43 --> 8.14286, 1687.71 --> 7.14286, 1906.12 --> 9.65, 1901.62 --> 9.85714, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 754.61 sec CPU time.
[LOG] Overall execution time: 757 sec real time.
Synthesis time: 757.39 sec (Real time) / 755.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9912.18 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.02 sec (Real time) / 9973.05 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3771 30 0 1 3719
=====================  mult16.aag =====================
[LOG] Relation determinization time: 454.292 sec CPU time.
[LOG] Relation determinization time: 457 sec real time.
[LOG] Final circuit size: 2118 new AND gates.
[LOG] Size before ABC: 2366 AND gates.
[LOG] Size after ABC: 2113 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 454.094/455 sec (0.076084/1 sec, 0.398284/0 sec, 0.476307/0 sec, 0.301707/1 sec, 0.046513/0 sec, 0.134347/0 sec, 1.06408/1 sec, 0.148541/0 sec, 0.071135/0 sec, 0.932053/1 sec, 0.338677/0 sec, 0.878641/1 sec, 0.089235/0 sec, 0.357128/1 sec, 0.121849/0 sec, 0.625178/1 sec, 0.14252/0 sec, 1.1194/1 sec, 0.298199/0 sec, 2.23883/2 sec, 4.17682/5 sec, 0.607945/0 sec, 3.12244/3 sec, 0.653273/1 sec, 1.17627/1 sec, 0.07278/0 sec, 0.140272/0 sec, 0.368608/1 sec, 0.404693/0 sec, 0.409918/1 sec, 0.673639/0 sec, 0.852424/1 sec, 18.8417/19 sec, 16.4578/16 sec, 19.0878/20 sec, 18.6672/18 sec, 26.265/27 sec, 24.7978/24 sec, 28.7949/29 sec, 18.9802/19 sec, 23.2627/24 sec, 30.933/31 sec, 31.7687/31 sec, 16.6356/17 sec, 16.1062/16 sec, 17.1674/18 sec, 30.7356/30 sec, 18.6846/19 sec, 24.3178/24 sec, 12.141/13 sec, 10.8669/10 sec, 8.23907/8 sec, 5.26661/5 sec, 3.4896/4 sec, 2.08005/2 sec, 1.83023/1 sec, 0.944178/1 sec, 1.11307/2 sec, 0.991316/1 sec, 0.658755/0 sec, 1.01568/1 sec, 0.615755/1 sec, 0.446579/0 sec, 0.372959/1 sec )
[LOG] Nr of iterations: 773 (8, 35, 35, 24, 4, 10, 57, 7, 4, 42, 16, 31, 5, 17, 6, 20, 7, 30, 9, 44, 86, 15, 60, 21, 35, 3, 6, 15, 16, 18, 24, 12, 2, 3, 3, 1, 1, 2, 2, 1, 1, 2, 2, 1, 1, 1, 2, 1, 2, 1, 1, 1, 2, 1, 2, 2, 1, 1, 1, 1, 2, 2, 1, 4 )
[LOG] Total clause computation time: 188.176/190 sec (0.013117/0.013117 sec, 0.035542/0.035542 sec, 0.035558/0.035558 sec, 0.024356/0.024356 sec, 0.008223/0.008223 sec, 0.013309/0.013309 sec, 0.06368/0.06368 sec, 0.011488/0.011488 sec, 0.011593/0.011593 sec, 0.05265/0.05265 sec, 0.023133/0.023133 sec, 0.041991/0.041991 sec, 0.006027/0.006027 sec, 0.02492/0.02492 sec, 0.012861/0.012861 sec, 0.03136/0.03136 sec, 0.015385/0.015385 sec, 0.061479/0.061479 sec, 0.020951/0.020951 sec, 0.079873/0.079873 sec, 0.166866/0.166866 sec, 0.028474/0.028474 sec, 0.152266/0.152266 sec, 0.038726/0.038726 sec, 0.069805/0.069805 sec, 0.013434/0.013434 sec, 0.019488/0.019488 sec, 0.035085/0.035085 sec, 0.03169/0.03169 sec, 0.060785/0.060785 sec, 0.050298/0.050298 sec, 0.027655/0.027655 sec, 5.64992/5.64992 sec, 7.33989/7.33989 sec, 9.44373/9.44373 sec, 8.87784/8.87784 sec, 15.4348/15.4348 sec, 9.12775/9.12775 sec, 8.90747/8.90747 sec, 10.2006/10.2006 sec, 11.2598/11.2598 sec, 12.5/12.5 sec, 10.7761/10.7761 sec, 7.97305/7.97305 sec, 8.09741/8.09741 sec, 9.31593/9.31593 sec, 8.69703/8.69703 sec, 8.0079/8.0079 sec, 9.41449/9.41449 sec, 6.27137/6.27137 sec, 4.74967/4.74967 sec, 4.58745/4.58745 sec, 2.3086/2.3086 sec, 1.81413/1.81413 sec, 1.00799/1.00799 sec, 0.917461/0.917461 sec, 0.562687/0.562687 sec, 0.765175/0.765175 sec, 0.734369/0.734369 sec, 0.463348/0.463348 sec, 0.81547/0.81547 sec, 0.496792/0.496792 sec, 0.373065/0.373065 sec, 0.002492/0.002492 sec )
[LOG] Total clause minimization time: 264.956/264 sec (0.052974/0.052974 sec, 0.350926/0.350926 sec, 0.428583/0.428583 sec, 0.265665/0.265665 sec, 0.027772/0.027772 sec, 0.109561/0.109561 sec, 0.984798/0.984798 sec, 0.123932/0.123932 sec, 0.045477/0.045477 sec, 0.862695/0.862695 sec, 0.30089/0.30089 sec, 0.820021/0.820021 sec, 0.067906/0.067906 sec, 0.315644/0.315644 sec, 0.092907/0.092907 sec, 0.576481/0.576481 sec, 0.108979/0.108979 sec, 1.03657/1.03657 sec, 0.258579/0.258579 sec, 2.1368/2.1368 sec, 3.98165/3.98165 sec, 0.55576/0.55576 sec, 2.93616/2.93616 sec, 0.586091/0.586091 sec, 1.07644/1.07644 sec, 0.030261/0.030261 sec, 0.091041/0.091041 sec, 0.296322/0.296322 sec, 0.340436/0.340436 sec, 0.315867/0.315867 sec, 0.582698/0.582698 sec, 0.789992/0.789992 sec, 13.1775/13.1775 sec, 9.10759/9.10759 sec, 9.63404/9.63404 sec, 9.7798/9.7798 sec, 10.8206/10.8206 sec, 15.6586/15.6586 sec, 19.8782/19.8782 sec, 8.7684/8.7684 sec, 11.9868/11.9868 sec, 18.425/18.425 sec, 20.9839/20.9839 sec, 8.65405/8.65405 sec, 8.00066/8.00066 sec, 7.84047/7.84047 sec, 22.0306/22.0306 sec, 10.668/10.668 sec, 14.8962/14.8962 sec, 5.86153/5.86153 sec, 6.10997/6.10997 sec, 3.64192/3.64192 sec, 2.94948/2.94948 sec, 1.66913/1.66913 sec, 1.06637/1.06637 sec, 0.906932/0.906932 sec, 0.372321/0.372321 sec, 0.34184/0.34184 sec, 0.252558/0.252558 sec, 0.188091/0.188091 sec, 0.192/0.192 sec, 0.113437/0.113437 sec, 0.065411/0.065411 sec, 0.364719/0.364719 sec )
[LOG] Total clause size reduction: 1720318 --> 10531 (17535 --> 51, 85068 --> 379, 84864 --> 448, 57431 --> 268, 7512 --> 30, 22419 --> 118, 140224 --> 871, 14934 --> 88, 7521 --> 32, 102664 --> 678, 37560 --> 222, 74190 --> 489, 9872 --> 49, 39872 --> 252, 12505 --> 57, 47519 --> 338, 14994 --> 80, 72384 --> 507, 19944 --> 139, 107371 --> 796, 211140 --> 1572, 34944 --> 217, 147264 --> 1040, 49460 --> 297, 83878 --> 529, 4996 --> 16, 12490 --> 51, 34916 --> 144, 37575 --> 197, 42160 --> 195, 57546 --> 249, 27511 --> 77, 2 --> 2, 3 --> 3, 6 --> 6, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 2225.51 --> 13.6235 (2191.88 --> 6.375, 2430.51 --> 10.8286, 2424.69 --> 12.8, 2392.96 --> 11.1667, 1878 --> 7.5, 2241.9 --> 11.8, 2460.07 --> 15.2807, 2133.43 --> 12.5714, 1880.25 --> 8, 2444.38 --> 16.1429, 2347.5 --> 13.875, 2393.23 --> 15.7742, 1974.4 --> 9.8, 2345.41 --> 14.8235, 2084.17 --> 9.5, 2375.95 --> 16.9, 2142 --> 11.4286, 2412.8 --> 16.9, 2216 --> 15.4444, 2440.25 --> 18.0909, 2455.12 --> 18.2791, 2329.6 --> 14.4667, 2454.4 --> 17.3333, 2355.24 --> 14.1429, 2396.51 --> 15.1143, 1665.33 --> 5.33333, 2081.67 --> 8.5, 2327.73 --> 9.6, 2348.44 --> 12.3125, 2342.22 --> 10.8333, 2397.75 --> 10.375, 2292.58 --> 6.41667, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 454.309 sec CPU time.
[LOG] Overall execution time: 457 sec real time.
Synthesis time: 456.12 sec (Real time) / 454.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.02 sec (Real time) / 9914.67 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9979.24 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4627 32 0 1 4568
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.001926 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00051/0 sec (0.000381/0 sec, 0.000129/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.1e-05/0 sec (2.2e-05/2.2e-05 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002873 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.001825 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000521/0 sec (0.000396/0 sec, 0.000125/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 7.2e-05/0 sec (7.1e-05/7.1e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (1.7e-05/1.7e-05 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002749 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.003536 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001362/0 sec (0.001036/0 sec, 0.000326/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000111/0 sec (0.00011/0.00011 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 7.2e-05/0 sec (5.6e-05/5.6e-05 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005303 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.003376 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001345/0 sec (0.001023/0 sec, 0.000322/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000113/0 sec (0.000112/0.000112 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 6.5e-05/0 sec (5e-05/5e-05 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005169 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.006615 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003031/0 sec (0.00233/0 sec, 0.000701/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000259/0 sec (0.000259/0.000259 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000163/0 sec (0.000132/0.000132 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010667 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.007197 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003268/0 sec (0.002543/0 sec, 0.000725/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000241/0 sec (0.00024/0.00024 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000166/0 sec (0.000135/0.000135 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011297 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.016116 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008571/0 sec (0.006877/0 sec, 0.001694/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.00052/0 sec (0.000519/0.000519 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000382/0 sec (0.000317/0.000317 sec, 6.5e-05/6.5e-05 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.027487 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.015954 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008254/0 sec (0.006536/0 sec, 0.001718/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.00051/0 sec (0.000509/0.000509 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000386/0 sec (0.000318/0.000318 sec, 6.8e-05/6.8e-05 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.027555 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.03908 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022259/0 sec (0.017822/0 sec, 0.004437/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001205/0 sec (0.001204/0.001204 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000955/0 sec (0.000804/0.000804 sec, 0.000151/0.000151 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.075288 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.039246 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022621/0 sec (0.018156/0 sec, 0.004465/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001242/0 sec (0.001241/0.001241 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000942/0 sec (0.000787/0.000787 sec, 0.000155/0.000155 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.075554 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.00174 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000551/0 sec (0.000133/0 sec, 0.000105/0 sec, 0.000152/0 sec, 5.6e-05/0 sec, 4.7e-05/0 sec, 5.8e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 4.1e-05/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 3.8e-05/3.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.2e-05/0 sec (0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.2 --> 0 (0 --> 0, 0 --> 0, 18 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002475 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001449 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000371/0 sec (9.5e-05/0 sec, 6.7e-05/0 sec, 9.9e-05/0 sec, 3.9e-05/0 sec, 3.1e-05/0 sec, 4e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 2.1e-05/2.1e-05 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1.6e-05/0 sec (0/0 sec, 0/0 sec, 9e-06/9e-06 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.2 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002114 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.003335 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001837/0 sec (0.000311/0 sec, 0.000229/0 sec, 0.000226/0 sec, 0.000228/0 sec, 0.000305/0 sec, 0.000117/0 sec, 0.0001/0 sec, 9.9e-05/0 sec, 9.7e-05/0 sec, 0.000125/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 5.7e-05/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 5.2e-05/5.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 4.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.5714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004287 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.002909 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001379/0 sec (0.000223/0 sec, 0.000167/0 sec, 0.000172/0 sec, 0.000168/0 sec, 0.000238/0 sec, 9.1e-05/0 sec, 7.6e-05/0 sec, 7.6e-05/0 sec, 7.5e-05/0 sec, 9.3e-05/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 5.3e-05/0 sec (5e-06/5e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 4.5e-05/4.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.9e-05/1.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 10.2857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003808 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.008149 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005567/0 sec (0.000655/0 sec, 0.000539/0 sec, 0.000524/0 sec, 0.000531/0 sec, 0.00052/0 sec, 0.000518/0 sec, 0.000664/0 sec, 0.000248/0 sec, 0.000242/0 sec, 0.000222/0 sec, 0.000222/0 sec, 0.000221/0 sec, 0.000219/0 sec, 0.000242/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.0001/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 9.3e-05/9.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.5e-05/4.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.8889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00967 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.005837 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003683/0 sec (0.000435/0 sec, 0.000335/0 sec, 0.00034/0 sec, 0.000342/0 sec, 0.000359/0 sec, 0.000346/0 sec, 0.000443/0 sec, 0.000169/0 sec, 0.000147/0 sec, 0.000147/0 sec, 0.000146/0 sec, 0.000147/0 sec, 0.000146/0 sec, 0.000181/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 6.1e-05/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 5.4e-05/5.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 6.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.3e-05/3.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-05/3e-05 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 16.5556 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007108 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.018537 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014293/0 sec (0.001186/0 sec, 0.001113/0 sec, 0.001106/0 sec, 0.001111/0 sec, 0.001148/0 sec, 0.001128/0 sec, 0.001139/0 sec, 0.001179/0 sec, 0.001409/0 sec, 0.000462/0 sec, 0.000411/0 sec, 0.00041/0 sec, 0.000431/0 sec, 0.000409/0 sec, 0.000406/0 sec, 0.000407/0 sec, 0.000404/0 sec, 0.000434/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000181/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 0.000169/0.000169 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000119/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.3e-05/9.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 36.2727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.020987 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.012102 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00883/0 sec (0.000769/0 sec, 0.000677/0 sec, 0.000694/0 sec, 0.000684/0 sec, 0.00074/0 sec, 0.000681/0 sec, 0.000695/0 sec, 0.000685/0 sec, 0.000863/0 sec, 0.000284/0 sec, 0.000277/0 sec, 0.000252/0 sec, 0.000251/0 sec, 0.000252/0 sec, 0.000252/0 sec, 0.000253/0 sec, 0.00025/0 sec, 0.000271/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.0001/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 9.3e-05/9.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 7.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-05/6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014006 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.036413 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029415/0 sec (0.002037/0 sec, 0.001907/0 sec, 0.001961/0 sec, 0.001962/0 sec, 0.002006/0 sec, 0.001967/0 sec, 0.001958/0 sec, 0.002028/0 sec, 0.002015/0 sec, 0.002012/0 sec, 0.002495/0 sec, 0.000722/0 sec, 0.000627/0 sec, 0.000631/0 sec, 0.000622/0 sec, 0.000629/0 sec, 0.000644/0 sec, 0.000628/0 sec, 0.000619/0 sec, 0.000629/0 sec, 0.000624/0 sec, 0.000692/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000332/0 sec (3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 0.000309/0.000309 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000187/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000139/0.000139 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/4.8e-05 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 49.7692 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.040472 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.022752 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.017923/0 sec (0.00128/0 sec, 0.001157/0 sec, 0.001143/0 sec, 0.001189/0 sec, 0.001185/0 sec, 0.00117/0 sec, 0.001227/0 sec, 0.00118/0 sec, 0.001191/0 sec, 0.001279/0 sec, 0.001464/0 sec, 0.000444/0 sec, 0.000395/0 sec, 0.000422/0 sec, 0.000394/0 sec, 0.000393/0 sec, 0.000395/0 sec, 0.000396/0 sec, 0.000397/0 sec, 0.000398/0 sec, 0.000392/0 sec, 0.000432/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000154/0 sec (3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000139/0.000139 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000119/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.4e-05/9.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 31.9231 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.025585 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.064683 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.054088/0 sec (0.003076/0 sec, 0.00286/0 sec, 0.002894/0 sec, 0.003042/0 sec, 0.003144/0 sec, 0.003165/0 sec, 0.003223/0 sec, 0.003221/0 sec, 0.003339/0 sec, 0.003228/0 sec, 0.003224/0 sec, 0.003196/0 sec, 0.003941/0 sec, 0.001133/0 sec, 0.000943/0 sec, 0.000942/0 sec, 0.000954/0 sec, 0.000943/0 sec, 0.000941/0 sec, 0.000941/0 sec, 0.000954/0 sec, 0.00094/0 sec, 0.000932/0 sec, 0.000941/0 sec, 0.000958/0 sec, 0.001013/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000468/0 sec (3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 0.000435/0.000435 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000265/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000207/0.000207 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.8e-05/5.8e-05 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 63.9333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.070893 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.037983 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031071/0 sec (0.001812/0 sec, 0.001666/0 sec, 0.001654/0 sec, 0.001733/0 sec, 0.001777/0 sec, 0.001782/0 sec, 0.001751/0 sec, 0.001824/0 sec, 0.00181/0 sec, 0.001809/0 sec, 0.001791/0 sec, 0.001822/0 sec, 0.00218/0 sec, 0.000687/0 sec, 0.000576/0 sec, 0.000577/0 sec, 0.000573/0 sec, 0.000578/0 sec, 0.000572/0 sec, 0.000609/0 sec, 0.000575/0 sec, 0.000577/0 sec, 0.000574/0 sec, 0.000575/0 sec, 0.000571/0 sec, 0.000616/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000228/0 sec (3e-06/3e-06 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000201/0.000201 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000167/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000133/0.000133 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40.1333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.042106 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.109464 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.093802/0 sec (0.004157/0 sec, 0.00421/0 sec, 0.004467/0 sec, 0.004674/0 sec, 0.004945/0 sec, 0.004517/0 sec, 0.004728/0 sec, 0.004965/0 sec, 0.005057/0 sec, 0.005063/0 sec, 0.005141/0 sec, 0.005068/0 sec, 0.005111/0 sec, 0.0051/0 sec, 0.005882/0 sec, 0.001602/0 sec, 0.001374/0 sec, 0.001338/0 sec, 0.001347/0 sec, 0.001356/0 sec, 0.001321/0 sec, 0.001385/0 sec, 0.001338/0 sec, 0.001379/0 sec, 0.001394/0 sec, 0.001355/0 sec, 0.001372/0 sec, 0.00136/0 sec, 0.001333/0 sec, 0.001463/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000553/0 sec (4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 0.000506/0.000506 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000367/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000297/0.000297 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-05/7e-05 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 78.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.118081 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.066258 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056005/0 sec (0.002653/0 sec, 0.002653/0 sec, 0.002592/0 sec, 0.002684/0 sec, 0.00272/0 sec, 0.00276/0 sec, 0.002813/0 sec, 0.002867/0 sec, 0.002922/0 sec, 0.002908/0 sec, 0.003037/0 sec, 0.002911/0 sec, 0.002929/0 sec, 0.002897/0 sec, 0.003527/0 sec, 0.000964/0 sec, 0.000842/0 sec, 0.000868/0 sec, 0.000835/0 sec, 0.000837/0 sec, 0.000842/0 sec, 0.000887/0 sec, 0.00086/0 sec, 0.000876/0 sec, 0.000862/0 sec, 0.000898/0 sec, 0.000867/0 sec, 0.000878/0 sec, 0.000866/0 sec, 0.00095/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00031/0 sec (3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 0.000273/0.000273 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000231/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000184/0.000184 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.7e-05/4.7e-05 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 48.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.072111 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.173356 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15038/0 sec (0.005781/0 sec, 0.005911/0 sec, 0.006239/0 sec, 0.006122/0 sec, 0.006576/0 sec, 0.006902/0 sec, 0.006979/0 sec, 0.00719/0 sec, 0.007194/0 sec, 0.007155/0 sec, 0.007181/0 sec, 0.007262/0 sec, 0.007255/0 sec, 0.007266/0 sec, 0.007343/0 sec, 0.007475/0 sec, 0.008849/0 sec, 0.002366/0 sec, 0.001856/0 sec, 0.001862/0 sec, 0.001811/0 sec, 0.00184/0 sec, 0.001827/0 sec, 0.001842/0 sec, 0.001818/0 sec, 0.001846/0 sec, 0.001806/0 sec, 0.00183/0 sec, 0.00179/0 sec, 0.001835/0 sec, 0.001792/0 sec, 0.001821/0 sec, 0.001804/0 sec, 0.001954/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001021/0 sec (3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.000965/0.000965 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000505/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000414/0.000414 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.1e-05/9.1e-05 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 93.4211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.185539 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.097508 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.083595/1 sec (0.003435/0 sec, 0.0032/0 sec, 0.003245/0 sec, 0.003446/0 sec, 0.003639/0 sec, 0.003687/0 sec, 0.003791/0 sec, 0.003859/0 sec, 0.004059/0 sec, 0.004039/0 sec, 0.004027/0 sec, 0.003978/0 sec, 0.004095/0 sec, 0.004118/0 sec, 0.004075/0 sec, 0.004039/0 sec, 0.004796/0 sec, 0.001223/0 sec, 0.00106/0 sec, 0.001043/0 sec, 0.001039/0 sec, 0.001069/0 sec, 0.00104/0 sec, 0.001039/0 sec, 0.001042/0 sec, 0.001065/1 sec, 0.00103/0 sec, 0.001043/0 sec, 0.001053/0 sec, 0.001059/0 sec, 0.001031/0 sec, 0.001053/0 sec, 0.001066/0 sec, 0.001112/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000399/0 sec (3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 0.000352/0.000352 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000296/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000242/0.000242 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 57.0526 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.10567 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.266828 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.233915/0 sec (0.007491/0 sec, 0.007835/0 sec, 0.008228/0 sec, 0.008948/0 sec, 0.009333/0 sec, 0.009518/0 sec, 0.009717/0 sec, 0.009783/0 sec, 0.009989/0 sec, 0.010088/0 sec, 0.010086/0 sec, 0.010143/0 sec, 0.010235/0 sec, 0.010212/0 sec, 0.010175/0 sec, 0.010305/0 sec, 0.010387/0 sec, 0.010551/0 sec, 0.012667/0 sec, 0.003297/0 sec, 0.002485/0 sec, 0.002549/0 sec, 0.002378/0 sec, 0.002525/0 sec, 0.002455/0 sec, 0.00252/0 sec, 0.002453/0 sec, 0.002573/0 sec, 0.002423/0 sec, 0.002571/0 sec, 0.002406/0 sec, 0.002504/0 sec, 0.002404/0 sec, 0.002568/0 sec, 0.002431/0 sec, 0.002511/0 sec, 0.002421/0 sec, 0.00275/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001804/0 sec (3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.00174/0.00174 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000646/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000527/0.000527 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000119/0.000119 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 108.524 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.284326 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.143961 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.125259/1 sec (0.004502/0 sec, 0.004362/0 sec, 0.004505/0 sec, 0.004691/0 sec, 0.004965/0 sec, 0.004976/0 sec, 0.005176/0 sec, 0.005267/0 sec, 0.005353/0 sec, 0.00553/0 sec, 0.005475/0 sec, 0.005329/0 sec, 0.004968/0 sec, 0.004768/0 sec, 0.004865/0 sec, 0.005634/0 sec, 0.005736/0 sec, 0.005883/0 sec, 0.006693/0 sec, 0.001704/1 sec, 0.00137/0 sec, 0.001375/0 sec, 0.001397/0 sec, 0.001383/0 sec, 0.001377/0 sec, 0.00138/0 sec, 0.001357/0 sec, 0.001398/0 sec, 0.001351/0 sec, 0.001375/0 sec, 0.001361/0 sec, 0.001384/0 sec, 0.001415/0 sec, 0.001382/0 sec, 0.001351/0 sec, 0.001393/0 sec, 0.001363/0 sec, 0.001465/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000491/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 0.000436/0.000436 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000375/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000311/0.000311 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.4e-05/6.4e-05 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 65.6667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.154829 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.395003 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.348957/0 sec (0.010107/0 sec, 0.010707/0 sec, 0.010835/0 sec, 0.011597/0 sec, 0.012256/0 sec, 0.012446/0 sec, 0.012769/0 sec, 0.012992/0 sec, 0.013458/0 sec, 0.013575/0 sec, 0.013698/0 sec, 0.013599/0 sec, 0.013643/0 sec, 0.013727/0 sec, 0.013482/0 sec, 0.013778/0 sec, 0.013864/0 sec, 0.014017/0 sec, 0.014079/0 sec, 0.014325/0 sec, 0.016397/0 sec, 0.004544/0 sec, 0.003309/0 sec, 0.003525/0 sec, 0.00333/0 sec, 0.003698/0 sec, 0.003287/0 sec, 0.00364/0 sec, 0.003299/0 sec, 0.003491/0 sec, 0.003279/0 sec, 0.003531/0 sec, 0.003302/0 sec, 0.00359/0 sec, 0.00333/0 sec, 0.00361/0 sec, 0.00333/0 sec, 0.003541/0 sec, 0.003312/0 sec, 0.003607/0 sec, 0.003283/0 sec, 0.003768/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001326/0 sec (4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 0.001251/0.001251 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.00084/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000696/0.000696 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000144/0.000144 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 123.783 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.41849 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.21239 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.186776/0 sec (0.005691/0 sec, 0.005667/0 sec, 0.005862/0 sec, 0.006257/0 sec, 0.006451/0 sec, 0.006638/0 sec, 0.006743/0 sec, 0.006896/0 sec, 0.007238/0 sec, 0.007359/0 sec, 0.007284/0 sec, 0.007347/0 sec, 0.007467/0 sec, 0.007534/0 sec, 0.007618/0 sec, 0.007703/0 sec, 0.007799/0 sec, 0.007779/0 sec, 0.007902/0 sec, 0.007529/0 sec, 0.008876/0 sec, 0.002202/0 sec, 0.001762/0 sec, 0.001733/0 sec, 0.001728/0 sec, 0.001795/0 sec, 0.001754/0 sec, 0.001731/0 sec, 0.001721/0 sec, 0.001731/0 sec, 0.001707/0 sec, 0.00173/0 sec, 0.00173/0 sec, 0.001733/0 sec, 0.001715/0 sec, 0.001746/0 sec, 0.001728/0 sec, 0.001743/0 sec, 0.001751/0 sec, 0.001764/0 sec, 0.001745/0 sec, 0.001887/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000615/0 sec (4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 0.000546/0.000546 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000495/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000398/0.000398 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.7e-05/9.7e-05 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 74.3478 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.226596 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.558711 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.49577/1 sec (0.012297/0 sec, 0.013148/0 sec, 0.013986/0 sec, 0.014671/0 sec, 0.015545/0 sec, 0.01607/0 sec, 0.016286/0 sec, 0.014816/0 sec, 0.016794/0 sec, 0.017289/0 sec, 0.017195/0 sec, 0.017691/0 sec, 0.017481/0 sec, 0.017504/0 sec, 0.017554/0 sec, 0.017632/0 sec, 0.017915/0 sec, 0.018162/0 sec, 0.018066/0 sec, 0.018444/0 sec, 0.018667/1 sec, 0.01885/0 sec, 0.021299/0 sec, 0.005992/0 sec, 0.00435/0 sec, 0.004745/0 sec, 0.004341/0 sec, 0.004956/0 sec, 0.004361/0 sec, 0.004727/0 sec, 0.004344/0 sec, 0.004879/0 sec, 0.004309/0 sec, 0.004842/0 sec, 0.004238/0 sec, 0.00485/0 sec, 0.004304/0 sec, 0.004925/0 sec, 0.004378/0 sec, 0.004959/0 sec, 0.004402/0 sec, 0.005403/0 sec, 0.004458/0 sec, 0.005043/0 sec, 0.0044/0 sec, 0.005202/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001714/0 sec (4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 0.001634/0.001634 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.00108/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000885/0.000885 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000195/0.000195 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 139.16 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.588802 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.298663 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.264689/0 sec (0.007145/0 sec, 0.007077/0 sec, 0.007428/0 sec, 0.007582/0 sec, 0.008306/0 sec, 0.008475/0 sec, 0.008733/0 sec, 0.008965/0 sec, 0.009162/0 sec, 0.009351/0 sec, 0.009409/0 sec, 0.009469/0 sec, 0.008657/0 sec, 0.00876/0 sec, 0.009802/0 sec, 0.009789/0 sec, 0.010013/0 sec, 0.009984/0 sec, 0.010071/0 sec, 0.010134/0 sec, 0.010159/0 sec, 0.010591/0 sec, 0.011321/0 sec, 0.002989/0 sec, 0.0023/0 sec, 0.002398/0 sec, 0.002287/0 sec, 0.002395/0 sec, 0.002299/0 sec, 0.002403/0 sec, 0.002316/0 sec, 0.002414/0 sec, 0.002283/0 sec, 0.002414/0 sec, 0.002294/0 sec, 0.002348/0 sec, 0.002264/0 sec, 0.002317/0 sec, 0.00226/0 sec, 0.002335/0 sec, 0.002249/0 sec, 0.002384/0 sec, 0.002279/0 sec, 0.002299/0 sec, 0.002273/0 sec, 0.002506/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000757/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.000678/0.000678 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000589/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000493/0.000493 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.6e-05/9.6e-05 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 83.08 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.317106 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.770902 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.687994/0 sec (0.01521/0 sec, 0.016762/0 sec, 0.017621/0 sec, 0.018763/0 sec, 0.019601/0 sec, 0.02047/0 sec, 0.020777/0 sec, 0.02086/0 sec, 0.022633/0 sec, 0.022471/0 sec, 0.022407/0 sec, 0.022295/0 sec, 0.022345/0 sec, 0.022406/0 sec, 0.02241/0 sec, 0.022702/0 sec, 0.022457/0 sec, 0.022644/0 sec, 0.022969/0 sec, 0.023483/0 sec, 0.023659/0 sec, 0.023979/0 sec, 0.023314/0 sec, 0.024248/0 sec, 0.024504/0 sec, 0.007918/0 sec, 0.005617/0 sec, 0.00593/0 sec, 0.00546/0 sec, 0.006348/0 sec, 0.005435/0 sec, 0.006167/0 sec, 0.005568/0 sec, 0.006242/0 sec, 0.005586/0 sec, 0.006355/0 sec, 0.005494/0 sec, 0.006284/0 sec, 0.00553/0 sec, 0.006269/0 sec, 0.005527/0 sec, 0.006238/0 sec, 0.005375/0 sec, 0.005178/0 sec, 0.005301/0 sec, 0.006242/0 sec, 0.005419/0 sec, 0.006261/0 sec, 0.005465/0 sec, 0.005795/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002773/0 sec (3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.002681/0.002681 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.001278/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001073/0.001073 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000205/0.000205 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 154.63 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.809189 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.405416 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.36073/0 sec (0.008519/0 sec, 0.008736/0 sec, 0.009152/0 sec, 0.009476/0 sec, 0.010143/0 sec, 0.010461/0 sec, 0.010503/0 sec, 0.010932/0 sec, 0.011368/0 sec, 0.011628/0 sec, 0.011713/0 sec, 0.012185/0 sec, 0.01197/0 sec, 0.012112/0 sec, 0.012203/0 sec, 0.012338/0 sec, 0.012411/0 sec, 0.012563/0 sec, 0.012518/0 sec, 0.012617/0 sec, 0.012727/0 sec, 0.012567/0 sec, 0.013446/0 sec, 0.012933/0 sec, 0.014045/0 sec, 0.003752/0 sec, 0.002783/0 sec, 0.002922/0 sec, 0.002764/0 sec, 0.002904/0 sec, 0.002699/0 sec, 0.002854/0 sec, 0.002683/0 sec, 0.00291/0 sec, 0.002661/0 sec, 0.00285/0 sec, 0.002703/0 sec, 0.002954/0 sec, 0.002743/0 sec, 0.002945/0 sec, 0.00271/0 sec, 0.002915/0 sec, 0.002735/0 sec, 0.002916/0 sec, 0.002758/0 sec, 0.002863/0 sec, 0.002732/0 sec, 0.002916/0 sec, 0.002728/0 sec, 0.003064/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000913/0 sec (4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.00083/0.00083 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000716/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000603/0.000603 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000113/0.000113 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 91.8519 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.428749 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.128358 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 90 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.110521/0 sec (0.004936/0 sec, 0.008985/0 sec, 0.004142/0 sec, 0.004527/0 sec, 0.009634/0 sec, 0.002671/0 sec, 0.01382/0 sec, 0.013151/0 sec, 0.011708/0 sec, 0.009206/0 sec, 0.016509/0 sec, 0.011232/0 sec )
[LOG] Nr of iterations: 71 (8, 14, 3, 2, 10, 5, 7, 10, 2, 1, 8, 1 )
[LOG] Total clause computation time: 0.027423/0 sec (0.001427/0.001427 sec, 0.002773/0.002773 sec, 0.000545/0.000545 sec, 0.001054/0.001054 sec, 0.003764/0.003764 sec, 0.000473/0.000473 sec, 0.004582/0.004582 sec, 0.004637/0.004637 sec, 0.004228/0.004228 sec, 2e-06/2e-06 sec, 0.002749/0.002749 sec, 0.001189/0.001189 sec )
[LOG] Total clause minimization time: 0.074111/0 sec (0.002531/0.002531 sec, 0.005309/0.005309 sec, 0.002654/0.002654 sec, 0.002552/0.002552 sec, 0.004894/0.004894 sec, 0.001223/0.001223 sec, 0.008718/0.008718 sec, 0.007939/0.007939 sec, 0.006924/0.006924 sec, 0.008652/0.008652 sec, 0.013195/0.013195 sec, 0.00952/0.00952 sec )
[LOG] Total clause size reduction: 4594 --> 130 (966 --> 10, 1612 --> 35, 220 --> 3, 157 --> 0, 963 --> 20, 624 --> 10, 10 --> 10, 22 --> 22, 3 --> 3, 0 --> 0, 16 --> 16, 1 --> 1 )
[LOG] Average clause size reduction: 64.7042 --> 1.83099 (120.75 --> 1.25, 115.143 --> 2.5, 73.3333 --> 1, 78.5 --> 0, 96.3 --> 2, 124.8 --> 2, 1.42857 --> 1.42857, 2.2 --> 2.2, 1.5 --> 1.5, 0 --> 0, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.130046 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 254 5 21 1 224
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.66057 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 179 new AND gates.
[LOG] Size before ABC: 206 AND gates.
[LOG] Size after ABC: 179 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.611175/1 sec (0.033948/0 sec, 0.034202/0 sec, 0.01965/0 sec, 0.021544/0 sec, 0.008132/0 sec, 0.05559/0 sec, 0.004272/0 sec, 0.057893/1 sec, 0.067086/0 sec, 0.05748/0 sec, 0.056551/0 sec, 0.067205/0 sec, 0.071498/0 sec, 0.056124/0 sec )
[LOG] Nr of iterations: 143 (21, 21, 5, 8, 5, 19, 6, 15, 15, 4, 4, 4, 14, 2 )
[LOG] Total clause computation time: 0.133255/0 sec (0.0098/0.0098 sec, 0.00851/0.00851 sec, 0.006793/0.006793 sec, 0.002795/0.002795 sec, 0.004561/0.004561 sec, 0.01497/0.01497 sec, 0.000842/0.000842 sec, 0.012567/0.012567 sec, 0.022805/0.022805 sec, 0.011371/0.011371 sec, 0.012581/0.012581 sec, 0.003776/0.003776 sec, 0.017214/0.017214 sec, 0.00467/0.00467 sec )
[LOG] Total clause minimization time: 0.457987/1 sec (0.022311/0.022311 sec, 0.023948/0.023948 sec, 0.011009/0.011009 sec, 0.017052/0.017052 sec, 0.001968/0.001968 sec, 0.038822/0.038822 sec, 0.001669/0.001669 sec, 0.044292/0.044292 sec, 0.043135/0.043135 sec, 0.045042/0.045042 sec, 0.042884/0.042884 sec, 0.062337/0.062337 sec, 0.053126/0.053126 sec, 0.050392/0.050392 sec )
[LOG] Total clause size reduction: 11910 --> 334 (3540 --> 56, 3260 --> 64, 580 --> 6, 938 --> 20, 524 --> 6, 2322 --> 49, 620 --> 9, 34 --> 33, 39 --> 38, 6 --> 6, 7 --> 7, 6 --> 6, 32 --> 32, 2 --> 2 )
[LOG] Average clause size reduction: 83.2867 --> 2.33566 (168.571 --> 2.66667, 155.238 --> 3.04762, 116 --> 1.2, 117.25 --> 2.5, 104.8 --> 1.2, 122.211 --> 2.57895, 103.333 --> 1.5, 2.26667 --> 2.2, 2.6 --> 2.53333, 1.5 --> 1.5, 1.75 --> 1.75, 1.5 --> 1.5, 2.28571 --> 2.28571, 1 --> 1 )
[LOG] Overall execution time: 0.662914 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.12 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 385 6 24 1 348
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.6411 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 243 new AND gates.
[LOG] Size before ABC: 303 AND gates.
[LOG] Size after ABC: 243 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.52037/3 sec (0.070904/0 sec, 0.150107/1 sec, 0.03205/0 sec, 0.031845/0 sec, 0.054378/0 sec, 0.024122/0 sec, 0.246923/0 sec, 0.14568/0 sec, 0.004654/0 sec, 0.177848/0 sec, 0.164312/1 sec, 0.236992/0 sec, 0.190975/0 sec, 0.241211/0 sec, 0.169219/0 sec, 0.203407/1 sec, 0.180371/0 sec, 0.195374/0 sec )
[LOG] Nr of iterations: 207 (25, 37, 4, 7, 10, 7, 10, 19, 3, 18, 23, 3, 5, 6, 5, 6, 17, 2 )
[LOG] Total clause computation time: 0.569899/1 sec (0.017466/0.017466 sec, 0.055475/0.055475 sec, 0.001865/0.001865 sec, 0.002005/0.002005 sec, 0.02015/0.02015 sec, 0.010692/0.010692 sec, 0.035887/0.035887 sec, 0.036259/0.036259 sec, 0.000623/0.000623 sec, 0.042974/0.042974 sec, 0.061074/0.061074 sec, 0.043246/0.043246 sec, 0.033381/0.033381 sec, 0.062957/0.062957 sec, 0.026659/0.026659 sec, 0.030433/0.030433 sec, 0.066586/0.066586 sec, 0.022167/0.022167 sec )
[LOG] Total clause minimization time: 1.90637/2 sec (0.050502/0.050502 sec, 0.091651/0.091651 sec, 0.027379/0.027379 sec, 0.027183/0.027183 sec, 0.031353/0.031353 sec, 0.010575/0.010575 sec, 0.20807/0.20807 sec, 0.106247/0.106247 sec, 0.001071/0.001071 sec, 0.133009/0.133009 sec, 0.101122/0.101122 sec, 0.191844/0.191844 sec, 0.155587/0.155587 sec, 0.176254/0.176254 sec, 0.140559/0.140559 sec, 0.17099/0.17099 sec, 0.111663/0.111663 sec, 0.171309/0.171309 sec )
[LOG] Total clause size reduction: 20882 --> 535 (5184 --> 78, 7272 --> 145, 537 --> 5, 1032 --> 15, 1575 --> 18, 882 --> 18, 1314 --> 24, 2610 --> 39, 280 --> 2, 47 --> 46, 68 --> 64, 5 --> 5, 9 --> 9, 8 --> 8, 11 --> 11, 10 --> 10, 36 --> 36, 2 --> 2 )
[LOG] Average clause size reduction: 100.879 --> 2.58454 (207.36 --> 3.12, 196.541 --> 3.91892, 134.25 --> 1.25, 147.429 --> 2.14286, 157.5 --> 1.8, 126 --> 2.57143, 131.4 --> 2.4, 137.368 --> 2.05263, 93.3333 --> 0.666667, 2.61111 --> 2.55556, 2.95652 --> 2.78261, 1.66667 --> 1.66667, 1.8 --> 1.8, 1.33333 --> 1.33333, 2.2 --> 2.2, 1.66667 --> 1.66667, 2.11765 --> 2.11765, 1 --> 1 )
[LOG] Overall execution time: 2.64426 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.82 sec (Real time) / 2.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.47 sec (Real time) / 1.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 488 7 27 1 445
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 6.76538 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 461 new AND gates.
[LOG] Size before ABC: 512 AND gates.
[LOG] Size after ABC: 461 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.46453/7 sec (0.275555/0 sec, 0.335078/1 sec, 0.086071/0 sec, 0.098886/0 sec, 0.114639/0 sec, 0.140373/0 sec, 0.071294/0 sec, 0.133745/0 sec, 0.372094/1 sec, 0.008343/0 sec, 0.458741/0 sec, 0.416541/1 sec, 0.501218/0 sec, 0.404588/0 sec, 0.450927/1 sec, 0.529356/0 sec, 0.439058/1 sec, 0.502305/0 sec, 0.63413/1 sec, 0.491583/1 sec )
[LOG] Nr of iterations: 279 (35, 33, 6, 6, 8, 9, 10, 8, 32, 3, 31, 29, 5, 5, 5, 7, 8, 6, 31, 2 )
[LOG] Total clause computation time: 1.32962/4 sec (0.060936/0.060936 sec, 0.104022/0.104022 sec, 0.020325/0.020325 sec, 0.002611/0.002611 sec, 0.003931/0.003931 sec, 0.02413/0.02413 sec, 0.048715/0.048715 sec, 0.047199/0.047199 sec, 0.120258/0.120258 sec, 0.000831/0.000831 sec, 0.114919/0.114919 sec, 0.148661/0.148661 sec, 0.090147/0.090147 sec, 0.08456/0.08456 sec, 0.068076/0.068076 sec, 0.066039/0.066039 sec, 0.019189/0.019189 sec, 0.034191/0.034191 sec, 0.201849/0.201849 sec, 0.069031/0.069031 sec )
[LOG] Total clause minimization time: 5.04408/3 sec (0.209291/0.209291 sec, 0.225729/0.225729 sec, 0.060603/0.060603 sec, 0.091174/0.091174 sec, 0.105705/0.105705 sec, 0.111184/0.111184 sec, 0.017468/0.017468 sec, 0.081339/0.081339 sec, 0.246283/0.246283 sec, 0.002137/0.002137 sec, 0.340243/0.340243 sec, 0.263631/0.263631 sec, 0.407285/0.407285 sec, 0.316184/0.316184 sec, 0.379057/0.379057 sec, 0.459425/0.459425 sec, 0.416034/0.416034 sec, 0.464182/0.464182 sec, 0.428131/0.428131 sec, 0.418996/0.418996 sec )
[LOG] Total clause size reduction: 30408 --> 849 (8942 --> 134, 7904 --> 155, 1065 --> 7, 1050 --> 6, 1309 --> 14, 1504 --> 17, 1503 --> 20, 1162 --> 26, 5084 --> 94, 482 --> 2, 112 --> 108, 129 --> 107, 7 --> 7, 6 --> 6, 8 --> 8, 12 --> 12, 16 --> 13, 17 --> 17, 94 --> 94, 2 --> 2 )
[LOG] Average clause size reduction: 108.989 --> 3.04301 (255.486 --> 3.82857, 239.515 --> 4.69697, 177.5 --> 1.16667, 175 --> 1, 163.625 --> 1.75, 167.111 --> 1.88889, 150.3 --> 2, 145.25 --> 3.25, 158.875 --> 2.9375, 160.667 --> 0.666667, 3.6129 --> 3.48387, 4.44828 --> 3.68966, 1.4 --> 1.4, 1.2 --> 1.2, 1.6 --> 1.6, 1.71429 --> 1.71429, 2 --> 1.625, 2.83333 --> 2.83333, 3.03226 --> 3.03226, 1 --> 1 )
[LOG] Overall execution time: 6.77011 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.98 sec (Real time) / 6.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.98 sec (Real time) / 1.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 751 8 30 1 703
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 22.7156 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 714 new AND gates.
[LOG] Size before ABC: 811 AND gates.
[LOG] Size after ABC: 714 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 22.1648/23 sec (0.015807/0 sec, 0.020873/0 sec, 0.322301/1 sec, 0.189086/0 sec, 0.168071/0 sec, 0.133457/0 sec, 0.187936/0 sec, 0.80899/1 sec, 0.832944/1 sec, 1.621/2 sec, 1.83803/2 sec, 1.58179/1 sec, 1.35593/2 sec, 1.01803/1 sec, 1.24996/1 sec, 1.34608/1 sec, 1.47244/2 sec, 0.979122/1 sec, 1.31601/1 sec, 0.808199/1 sec, 1.00377/1 sec, 1.36653/1 sec, 0.935329/1 sec, 1.59311/2 sec )
[LOG] Nr of iterations: 455 (5, 7, 31, 6, 11, 9, 9, 33, 39, 60, 25, 15, 3, 2, 30, 5, 5, 8, 6, 31, 31, 53, 22, 9 )
[LOG] Total clause computation time: 3.54923/5 sec (0.003087/0.003087 sec, 0.003392/0.003392 sec, 0.058229/0.058229 sec, 0.067776/0.067776 sec, 0.008036/0.008036 sec, 0.00691/0.00691 sec, 0.007426/0.007426 sec, 0.223667/0.223667 sec, 0.178997/0.178997 sec, 0.545243/0.545243 sec, 0.132952/0.132952 sec, 0.232403/0.232403 sec, 0.17645/0.17645 sec, 0.261386/0.261386 sec, 0.140288/0.140288 sec, 0.137435/0.137435 sec, 0.121772/0.121772 sec, 0.11506/0.11506 sec, 0.152794/0.152794 sec, 0.189276/0.189276 sec, 0.287248/0.287248 sec, 0.29938/0.29938 sec, 0.045202/0.045202 sec, 0.154822/0.154822 sec )
[LOG] Total clause minimization time: 18.4359/18 sec (0.005413/0.005413 sec, 0.010253/0.010253 sec, 0.25702/0.25702 sec, 0.114219/0.114219 sec, 0.152873/0.152873 sec, 0.118722/0.118722 sec, 0.173029/0.173029 sec, 0.577594/0.577594 sec, 0.645886/0.645886 sec, 1.06671/1.06671 sec, 1.69518/1.69518 sec, 1.34029/1.34029 sec, 1.17341/1.17341 sec, 0.749489/0.749489 sec, 1.10281/1.10281 sec, 1.20143/1.20143 sec, 1.34387/1.34387 sec, 0.855248/0.855248 sec, 1.15667/1.15667 sec, 0.611728/0.611728 sec, 0.70976/0.70976 sec, 1.05935/1.05935 sec, 0.883426/0.883426 sec, 1.43155/1.43155 sec )
[LOG] Total clause size reduction: 53094 --> 1537 (1312 --> 8, 1866 --> 14, 8010 --> 81, 1260 --> 11, 2470 --> 18, 1856 --> 12, 1712 --> 14, 8192 --> 130, 8208 --> 182, 10679 --> 312, 4320 --> 68, 2506 --> 40, 5 --> 5, 2 --> 2, 81 --> 81, 11 --> 11, 7 --> 7, 12 --> 12, 9 --> 9, 123 --> 115, 125 --> 121, 258 --> 214, 54 --> 54, 16 --> 16 )
[LOG] Average clause size reduction: 116.69 --> 3.37802 (262.4 --> 1.6, 266.571 --> 2, 258.387 --> 2.6129, 210 --> 1.83333, 224.545 --> 1.63636, 206.222 --> 1.33333, 190.222 --> 1.55556, 248.242 --> 3.93939, 210.462 --> 4.66667, 177.983 --> 5.2, 172.8 --> 2.72, 167.067 --> 2.66667, 1.66667 --> 1.66667, 1 --> 1, 2.7 --> 2.7, 2.2 --> 2.2, 1.4 --> 1.4, 1.5 --> 1.5, 1.5 --> 1.5, 3.96774 --> 3.70968, 4.03226 --> 3.90323, 4.86792 --> 4.03774, 2.45455 --> 2.45455, 1.77778 --> 1.77778 )
[LOG] Overall execution time: 22.7219 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.16 sec (Real time) / 22.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.79 sec (Real time) / 5.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1052 9 33 1 998
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 43.3965 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 967 new AND gates.
[LOG] Size before ABC: 1135 AND gates.
[LOG] Size after ABC: 967 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 42.6006/43 sec (0.017563/0 sec, 0.029987/0 sec, 0.455916/0 sec, 0.239275/1 sec, 0.175695/0 sec, 0.352567/0 sec, 0.266693/0 sec, 0.253637/1 sec, 0.651229/0 sec, 1.15501/2 sec, 3.45938/3 sec, 1.71108/2 sec, 2.70255/2 sec, 2.29954/3 sec, 2.27948/2 sec, 2.69597/3 sec, 2.88527/3 sec, 2.96344/3 sec, 1.66061/1 sec, 1.61763/2 sec, 2.30981/2 sec, 1.94392/2 sec, 1.99318/2 sec, 3.37684/4 sec, 2.08517/2 sec, 3.01912/3 sec )
[LOG] Nr of iterations: 621 (6, 9, 50, 10, 11, 7, 10, 8, 32, 37, 57, 84, 11, 5, 2, 45, 8, 10, 4, 8, 6, 29, 35, 53, 74, 10 )
[LOG] Total clause computation time: 6.71884/8 sec (0.002958/0.002958 sec, 0.005602/0.005602 sec, 0.113117/0.113117 sec, 0.007928/0.007928 sec, 0.007835/0.007835 sec, 0.003969/0.003969 sec, 0.008586/0.008586 sec, 0.005786/0.005786 sec, 0.171874/0.171874 sec, 0.335039/0.335039 sec, 0.547009/0.547009 sec, 0.38922/0.38922 sec, 0.662519/0.662519 sec, 0.380594/0.380594 sec, 0.45894/0.45894 sec, 0.203402/0.203402 sec, 0.169823/0.169823 sec, 0.280657/0.280657 sec, 0.162948/0.162948 sec, 0.178455/0.178455 sec, 0.177215/0.177215 sec, 0.49045/0.49045 sec, 0.594325/0.594325 sec, 0.362508/0.362508 sec, 0.540511/0.540511 sec, 0.457573/0.457573 sec )
[LOG] Total clause minimization time: 35.626/35 sec (0.005238/0.005238 sec, 0.015871/0.015871 sec, 0.333553/0.333553 sec, 0.222012/0.222012 sec, 0.15831/0.15831 sec, 0.338741/0.338741 sec, 0.246721/0.246721 sec, 0.238292/0.238292 sec, 0.469166/0.469166 sec, 0.808554/0.808554 sec, 2.90032/2.90032 sec, 1.30927/1.30927 sec, 2.02828/2.02828 sec, 1.91138/1.91138 sec, 1.81104/1.81104 sec, 2.48388/2.48388 sec, 2.70395/2.70395 sec, 2.67436/2.67436 sec, 1.48829/1.48829 sec, 1.43069/1.43069 sec, 2.12312/2.12312 sec, 1.44462/1.44462 sec, 1.38881/1.38881 sec, 3.00478/3.00478 sec, 1.53355/1.53355 sec, 2.55322/2.55322 sec )
[LOG] Total clause size reduction: 77381 --> 2244 (1855 --> 5, 2800 --> 18, 14357 --> 163, 2547 --> 17, 2780 --> 15, 1584 --> 12, 2178 --> 15, 1855 --> 13, 8556 --> 129, 9432 --> 161, 10696 --> 249, 15770 --> 456, 1890 --> 26, 5 --> 5, 2 --> 2, 132 --> 128, 14 --> 13, 15 --> 15, 6 --> 6, 13 --> 13, 10 --> 10, 111 --> 105, 152 --> 137, 223 --> 180, 372 --> 325, 26 --> 26 )
[LOG] Average clause size reduction: 124.607 --> 3.61353 (309.167 --> 0.833333, 311.111 --> 2, 287.14 --> 3.26, 254.7 --> 1.7, 252.727 --> 1.36364, 226.286 --> 1.71429, 217.8 --> 1.5, 231.875 --> 1.625, 267.375 --> 4.03125, 254.919 --> 4.35135, 187.649 --> 4.36842, 187.738 --> 5.42857, 171.818 --> 2.36364, 1 --> 1, 1 --> 1, 2.93333 --> 2.84444, 1.75 --> 1.625, 1.5 --> 1.5, 1.5 --> 1.5, 1.625 --> 1.625, 1.66667 --> 1.66667, 3.82759 --> 3.62069, 4.34286 --> 3.91429, 4.20755 --> 3.39623, 5.02703 --> 4.39189, 2.6 --> 2.6 )
[LOG] Overall execution time: 43.405 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 43.76 sec (Real time) / 43.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.18 sec (Real time) / 11.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1348 10 35 1 1290
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 66.9356 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1595 AND gates.
[LOG] Size after ABC: 1296 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 65.8334/66 sec (0.026499/0 sec, 0.028915/0 sec, 0.906568/1 sec, 0.403558/0 sec, 0.399488/0 sec, 0.307748/1 sec, 0.373369/0 sec, 0.564828/1 sec, 1.08798/1 sec, 0.53743/0 sec, 1.53822/2 sec, 2.18362/2 sec, 2.96274/3 sec, 4.77075/5 sec, 2.44537/2 sec, 4.34363/5 sec, 4.41586/4 sec, 3.53626/3 sec, 3.88734/4 sec, 2.76916/3 sec, 3.54245/4 sec, 3.26464/3 sec, 3.09391/3 sec, 3.66215/4 sec, 2.9856/3 sec, 4.40688/4 sec, 4.35937/5 sec, 3.0291/3 sec )
[LOG] Nr of iterations: 833 (7, 7, 60, 12, 9, 7, 18, 12, 33, 15, 38, 118, 96, 11, 5, 2, 53, 10, 6, 3, 16, 11, 29, 14, 34, 113, 84, 10 )
[LOG] Total clause computation time: 12.3462/11 sec (0.005069/0.005069 sec, 0.005743/0.005743 sec, 0.201115/0.201115 sec, 0.023977/0.023977 sec, 0.007812/0.007812 sec, 0.010558/0.010558 sec, 0.020549/0.020549 sec, 0.020185/0.020185 sec, 0.319222/0.319222 sec, 0.016159/0.016159 sec, 0.333173/0.333173 sec, 0.57341/0.57341 sec, 0.686698/0.686698 sec, 1.40938/1.40938 sec, 0.318348/0.318348 sec, 1.77277/1.77277 sec, 0.405139/0.405139 sec, 0.317474/0.317474 sec, 0.295517/0.295517 sec, 0.190954/0.190954 sec, 0.385227/0.385227 sec, 0.344033/0.344033 sec, 0.614641/0.614641 sec, 0.211581/0.211581 sec, 1.04708/1.04708 sec, 0.833939/0.833939 sec, 1.09467/1.09467 sec, 0.881773/0.881773 sec )
[LOG] Total clause minimization time: 53.1133/55 sec (0.009521/0.009521 sec, 0.011328/0.011328 sec, 0.692811/0.692811 sec, 0.367203/0.367203 sec, 0.378948/0.378948 sec, 0.284874/0.284874 sec, 0.34007/0.34007 sec, 0.531408/0.531408 sec, 0.75468/0.75468 sec, 0.5077/0.5077 sec, 1.19093/1.19093 sec, 1.59457/1.59457 sec, 2.25882/2.25882 sec, 3.34463/3.34463 sec, 2.11566/2.11566 sec, 2.55769/2.55769 sec, 3.99823/3.99823 sec, 3.20644/3.20644 sec, 3.57974/3.57974 sec, 2.56516/2.56516 sec, 3.14506/3.14506 sec, 2.90654/2.90654 sec, 2.46666/2.46666 sec, 3.43754/3.43754 sec, 1.92538/1.92538 sec, 3.55693/3.55693 sec, 3.25069/3.25069 sec, 2.13403/2.13403 sec )
[LOG] Total clause size reduction: 109470 --> 3226 (2478 --> 10, 2328 --> 13, 18939 --> 200, 3421 --> 25, 2376 --> 14, 1752 --> 15, 4896 --> 29, 3014 --> 21, 9664 --> 135, 3472 --> 26, 10434 --> 169, 23868 --> 631, 19285 --> 506, 2020 --> 27, 8 --> 8, 2 --> 2, 166 --> 160, 18 --> 18, 9 --> 9, 4 --> 4, 26 --> 26, 21 --> 21, 103 --> 102, 26 --> 26, 137 --> 130, 585 --> 512, 391 --> 360, 27 --> 27 )
[LOG] Average clause size reduction: 131.417 --> 3.87275 (354 --> 1.42857, 332.571 --> 1.85714, 315.65 --> 3.33333, 285.083 --> 2.08333, 264 --> 1.55556, 250.286 --> 2.14286, 272 --> 1.61111, 251.167 --> 1.75, 292.848 --> 4.09091, 231.467 --> 1.73333, 274.579 --> 4.44737, 202.271 --> 5.34746, 200.885 --> 5.27083, 183.636 --> 2.45455, 1.6 --> 1.6, 1 --> 1, 3.13208 --> 3.01887, 1.8 --> 1.8, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.625 --> 1.625, 1.90909 --> 1.90909, 3.55172 --> 3.51724, 1.85714 --> 1.85714, 4.02941 --> 3.82353, 5.17699 --> 4.53097, 4.65476 --> 4.28571, 2.7 --> 2.7 )
[LOG] Overall execution time: 66.945 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 67.38 sec (Real time) / 67.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.65 sec (Real time) / 11.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1719 11 37 1 1657
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 190.436 sec CPU time.
[LOG] Relation determinization time: 191 sec real time.
[LOG] Final circuit size: 734 new AND gates.
[LOG] Size before ABC: 868 AND gates.
[LOG] Size after ABC: 734 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 187.264/188 sec (0.042751/0 sec, 0.08094/0 sec, 2.34027/3 sec, 2.90347/3 sec, 1.30687/1 sec, 1.72245/2 sec, 1.5087/1 sec, 1.17443/1 sec, 5.01446/5 sec, 1.28216/2 sec, 5.02405/5 sec, 1.75062/1 sec, 4.70803/5 sec, 8.7862/9 sec, 7.7151/8 sec, 9.856/10 sec, 10.9728/11 sec, 7.30566/7 sec, 10.1483/10 sec, 9.84786/10 sec, 8.38486/8 sec, 8.76186/9 sec, 13.5275/14 sec, 9.32199/9 sec, 10.9824/11 sec, 9.0223/9 sec, 8.76973/9 sec, 9.35876/9 sec, 9.0945/9 sec, 6.54892/7 sec )
[LOG] Nr of iterations: 516 (4, 7, 23, 10, 6, 10, 7, 3, 34, 12, 30, 4, 64, 52, 16, 2, 4, 11, 9, 5, 8, 5, 2, 31, 11, 28, 3, 51, 51, 13 )
[LOG] Total clause computation time: 24.4683/30 sec (0.004791/0.004791 sec, 0.010884/0.010884 sec, 0.386364/0.386364 sec, 0.020969/0.020969 sec, 0.023123/0.023123 sec, 0.020942/0.020942 sec, 0.020094/0.020094 sec, 0.004984/0.004984 sec, 1.14291/1.14291 sec, 0.026516/0.026516 sec, 1.781/1.781 sec, 0.046368/0.046368 sec, 1.08153/1.08153 sec, 1.35118/1.35118 sec, 0.624379/0.624379 sec, 1.6231/1.6231 sec, 3.37711/3.37711 sec, 0.738019/0.738019 sec, 0.843694/0.843694 sec, 0.546561/0.546561 sec, 0.958338/0.958338 sec, 0.657328/0.657328 sec, 0.462502/0.462502 sec, 1.76332/1.76332 sec, 0.504536/0.504536 sec, 2.57683/2.57683 sec, 0.50724/0.50724 sec, 1.23049/1.23049 sec, 1.15618/1.15618 sec, 0.977024/0.977024 sec )
[LOG] Total clause minimization time: 161.884/158 sec (0.012656/0.012656 sec, 0.041405/0.041405 sec, 1.92508/1.92508 sec, 2.85367/2.85367 sec, 1.25356/1.25356 sec, 1.67165/1.67165 sec, 1.45871/1.45871 sec, 1.13959/1.13959 sec, 3.83995/3.83995 sec, 1.22198/1.22198 sec, 3.21132/3.21132 sec, 1.66952/1.66952 sec, 3.59228/3.59228 sec, 7.39821/7.39821 sec, 7.05303/7.05303 sec, 8.20606/8.20606 sec, 7.56072/7.56072 sec, 6.53666/6.53666 sec, 9.27201/9.27201 sec, 9.27581/9.27581 sec, 7.39977/7.39977 sec, 8.07419/8.07419 sec, 13.0386/13.0386 sec, 7.5316/7.5316 sec, 10.4432/10.4432 sec, 6.41767/6.41767 sec, 8.23923/8.23923 sec, 8.09745/8.09745 sec, 7.90629/7.90629 sec, 5.54219/5.54219 sec )
[LOG] Total clause size reduction: 78771 --> 1576 (1389 --> 4, 2604 --> 13, 8074 --> 78, 3195 --> 13, 1720 --> 6, 2934 --> 16, 1878 --> 9, 594 --> 3, 11748 --> 136, 3102 --> 19, 9947 --> 115, 771 --> 4, 14742 --> 266, 11883 --> 193, 3480 --> 40, 2 --> 2, 7 --> 7, 22 --> 22, 13 --> 13, 6 --> 6, 12 --> 12, 6 --> 6, 3 --> 3, 114 --> 112, 19 --> 19, 102 --> 92, 4 --> 4, 178 --> 158, 193 --> 176, 29 --> 29 )
[LOG] Average clause size reduction: 152.657 --> 3.05426 (347.25 --> 1, 372 --> 1.85714, 351.043 --> 3.3913, 319.5 --> 1.3, 286.667 --> 1, 293.4 --> 1.6, 268.286 --> 1.28571, 198 --> 1, 345.529 --> 4, 258.5 --> 1.58333, 331.567 --> 3.83333, 192.75 --> 1, 230.344 --> 4.15625, 228.519 --> 3.71154, 217.5 --> 2.5, 1 --> 1, 1.75 --> 1.75, 2 --> 2, 1.44444 --> 1.44444, 1.2 --> 1.2, 1.5 --> 1.5, 1.2 --> 1.2, 1.5 --> 1.5, 3.67742 --> 3.6129, 1.72727 --> 1.72727, 3.64286 --> 3.28571, 1.33333 --> 1.33333, 3.4902 --> 3.09804, 3.78431 --> 3.45098, 2.23077 --> 2.23077 )
[LOG] Overall execution time: 190.455 sec CPU time.
[LOG] Overall execution time: 191 sec real time.
Synthesis time: 191.00 sec (Real time) / 189.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.12 sec (Real time) / 5.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1207 12 40 1 1140
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 124.797 sec CPU time.
[LOG] Relation determinization time: 125 sec real time.
[LOG] Final circuit size: 1066 new AND gates.
[LOG] Size before ABC: 1252 AND gates.
[LOG] Size after ABC: 1066 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 123.171/124 sec (0.048632/0 sec, 0.041129/0 sec, 0.932977/1 sec, 0.364796/1 sec, 0.589668/0 sec, 0.818379/1 sec, 0.539794/0 sec, 0.563213/1 sec, 1.91445/2 sec, 0.826712/1 sec, 1.50927/1 sec, 0.538779/1 sec, 0.469429/0 sec, 10.8204/11 sec, 8.11984/8 sec, 7.62957/8 sec, 5.4313/5 sec, 4.11463/5 sec, 4.44257/4 sec, 5.55301/6 sec, 7.33344/7 sec, 4.87714/5 sec, 4.68078/4 sec, 4.03967/5 sec, 4.69617/4 sec, 3.20367/3 sec, 4.76902/5 sec, 3.89175/4 sec, 4.17997/4 sec, 3.99143/4 sec, 8.33129/9 sec, 4.48268/4 sec, 3.53292/4 sec, 5.89208/6 sec )
[LOG] Nr of iterations: 774 (7, 6, 46, 11, 11, 12, 15, 11, 47, 12, 37, 10, 12, 81, 52, 44, 18, 5, 2, 38, 10, 6, 9, 6, 9, 43, 7, 31, 9, 6, 59, 47, 38, 17 )
[LOG] Total clause computation time: 14.552/16 sec (0.005927/0.005927 sec, 0.005594/0.005594 sec, 0.157691/0.157691 sec, 0.012117/0.012117 sec, 0.059601/0.059601 sec, 0.171333/0.171333 sec, 0.021413/0.021413 sec, 0.018319/0.018319 sec, 0.386764/0.386764 sec, 0.022726/0.022726 sec, 0.244645/0.244645 sec, 0.029133/0.029133 sec, 0.011954/0.011954 sec, 1.89367/1.89367 sec, 0.92326/0.92326 sec, 0.921527/0.921527 sec, 0.494324/0.494324 sec, 0.264081/0.264081 sec, 1.40011/1.40011 sec, 0.388356/0.388356 sec, 0.343668/0.343668 sec, 0.413757/0.413757 sec, 0.321211/0.321211 sec, 0.389996/0.389996 sec, 0.353566/0.353566 sec, 0.979052/0.979052 sec, 0.251283/0.251283 sec, 1.03543/1.03543 sec, 0.300772/0.300772 sec, 0.349908/0.349908 sec, 1.02027/1.02027 sec, 0.561653/0.561653 sec, 0.438792/0.438792 sec, 0.360063/0.360063 sec )
[LOG] Total clause minimization time: 108.087/108 sec (0.027542/0.027542 sec, 0.021117/0.021117 sec, 0.760282/0.760282 sec, 0.337048/0.337048 sec, 0.514881/0.514881 sec, 0.631955/0.631955 sec, 0.503114/0.503114 sec, 0.530533/0.530533 sec, 1.51255/1.51255 sec, 0.787101/0.787101 sec, 1.24678/1.24678 sec, 0.492293/0.492293 sec, 0.439549/0.439549 sec, 8.90689/8.90689 sec, 7.17423/7.17423 sec, 6.68788/6.68788 sec, 4.91743/4.91743 sec, 3.83744/3.83744 sec, 3.02704/3.02704 sec, 5.15116/5.15116 sec, 6.97621/6.97621 sec, 4.45027/4.45027 sec, 4.34638/4.34638 sec, 3.63476/3.63476 sec, 4.32835/4.32835 sec, 2.21338/2.21338 sec, 4.50238/4.50238 sec, 2.84218/2.84218 sec, 3.8635/3.8635 sec, 3.62721/3.62721 sec, 7.29332/7.29332 sec, 3.90658/3.90658 sec, 3.07773/3.07773 sec, 5.51795/5.51795 sec )
[LOG] Total clause size reduction: 136325 --> 2550 (3156 --> 12, 2465 --> 8, 19170 --> 149, 4080 --> 16, 4020 --> 21, 4202 --> 21, 5180 --> 26, 3400 --> 17, 18998 --> 171, 3465 --> 19, 13536 --> 190, 2547 --> 16, 3245 --> 22, 20080 --> 467, 12750 --> 229, 10707 --> 132, 4216 --> 37, 9 --> 9, 2 --> 2, 107 --> 105, 16 --> 15, 9 --> 9, 15 --> 15, 8 --> 8, 14 --> 13, 146 --> 134, 10 --> 10, 131 --> 117, 16 --> 15, 11 --> 8, 280 --> 239, 193 --> 159, 104 --> 102, 37 --> 37 )
[LOG] Average clause size reduction: 176.13 --> 3.29457 (450.857 --> 1.71429, 410.833 --> 1.33333, 416.739 --> 3.23913, 370.909 --> 1.45455, 365.455 --> 1.90909, 350.167 --> 1.75, 345.333 --> 1.73333, 309.091 --> 1.54545, 404.213 --> 3.6383, 288.75 --> 1.58333, 365.838 --> 5.13514, 254.7 --> 1.6, 270.417 --> 1.83333, 247.901 --> 5.76543, 245.192 --> 4.40385, 243.341 --> 3, 234.222 --> 2.05556, 1.8 --> 1.8, 1 --> 1, 2.81579 --> 2.76316, 1.6 --> 1.5, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.55556 --> 1.44444, 3.39535 --> 3.11628, 1.42857 --> 1.42857, 4.22581 --> 3.77419, 1.77778 --> 1.66667, 1.83333 --> 1.33333, 4.74576 --> 4.05085, 4.10638 --> 3.38298, 2.73684 --> 2.68421, 2.17647 --> 2.17647 )
[LOG] Overall execution time: 124.808 sec CPU time.
[LOG] Overall execution time: 125 sec real time.
Synthesis time: 125.37 sec (Real time) / 124.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.03 sec (Real time) / 15.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1602 13 43 1 1529
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 250.296 sec CPU time.
[LOG] Relation determinization time: 252 sec real time.
[LOG] Final circuit size: 1513 new AND gates.
[LOG] Size before ABC: 1780 AND gates.
[LOG] Size after ABC: 1512 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 248.177/249 sec (0.038072/0 sec, 0.04856/1 sec, 0.77975/0 sec, 0.602803/1 sec, 1.00257/1 sec, 1.34338/1 sec, 0.417271/1 sec, 0.837129/1 sec, 2.24165/2 sec, 0.801068/1 sec, 4.48893/4 sec, 0.712556/1 sec, 0.792395/1 sec, 0.728106/0 sec, 15.7414/16 sec, 19.8783/20 sec, 11.7635/12 sec, 18.7288/19 sec, 9.6273/9 sec, 8.88674/9 sec, 11.0243/11 sec, 7.85945/8 sec, 8.15801/8 sec, 10.3912/11 sec, 10.4099/10 sec, 9.36669/10 sec, 6.83307/6 sec, 10.6496/11 sec, 6.46039/7 sec, 8.89717/8 sec, 8.23782/9 sec, 7.70934/7 sec, 9.45628/10 sec, 12.2274/12 sec, 13.9802/14 sec, 7.05646/7 sec )
[LOG] Nr of iterations: 947 (4, 4, 28, 9, 7, 13, 16, 13, 48, 7, 50, 11, 7, 3, 133, 102, 32, 19, 3, 1, 26, 8, 6, 12, 13, 9, 46, 5, 40, 9, 6, 2, 114, 92, 31, 18 )
[LOG] Total clause computation time: 31.6496/30 sec (0.006162/0.006162 sec, 0.005818/0.005818 sec, 0.121906/0.121906 sec, 0.270217/0.270217 sec, 0.014863/0.014863 sec, 0.031238/0.031238 sec, 0.018892/0.018892 sec, 0.016411/0.016411 sec, 0.474022/0.474022 sec, 0.019279/0.019279 sec, 0.726534/0.726534 sec, 0.016353/0.016353 sec, 0.00835/0.00835 sec, 0.003658/0.003658 sec, 1.37484/1.37484 sec, 5.08431/5.08431 sec, 0.658067/0.658067 sec, 2.44971/2.44971 sec, 1.62037/1.62037 sec, 2.02214/2.02214 sec, 0.666064/0.666064 sec, 1.16772/1.16772 sec, 0.507921/0.507921 sec, 0.755093/0.755093 sec, 0.519671/0.519671 sec, 0.774318/0.774318 sec, 1.65354/1.65354 sec, 0.814258/0.814258 sec, 2.45295/2.45295 sec, 0.462798/0.462798 sec, 0.61203/0.61203 sec, 0.744194/0.744194 sec, 0.808783/0.808783 sec, 2.84396/2.84396 sec, 0.539169/0.539169 sec, 1.38401/1.38401 sec )
[LOG] Total clause minimization time: 215.796/218 sec (0.014313/0.014313 sec, 0.02318/0.02318 sec, 0.638482/0.638482 sec, 0.313737/0.313737 sec, 0.967724/0.967724 sec, 1.29235/1.29235 sec, 0.379013/0.379013 sec, 0.80142/0.80142 sec, 1.74774/1.74774 sec, 0.760032/0.760032 sec, 3.74105/3.74105 sec, 0.674844/0.674844 sec, 0.762516/0.762516 sec, 0.703261/0.703261 sec, 14.3422/14.3422 sec, 14.7672/14.7672 sec, 11.079/11.079 sec, 16.2519/16.2519 sec, 7.98965/7.98965 sec, 6.84392/6.84392 sec, 10.3409/10.3409 sec, 6.67214/6.67214 sec, 7.63213/7.63213 sec, 9.61646/9.61646 sec, 9.87226/9.87226 sec, 8.57354/8.57354 sec, 5.16105/5.16105 sec, 9.81627/9.81627 sec, 3.9893/3.9893 sec, 8.41494/8.41494 sec, 7.60728/7.60728 sec, 6.94532/6.94532 sec, 8.62584/8.62584 sec, 9.3622/9.3622 sec, 13.4221/13.4221 sec, 5.65061/5.65061 sec )
[LOG] Total clause size reduction: 161045 --> 3591 (1683 --> 3, 1572 --> 9, 12285 --> 77, 3520 --> 15, 2556 --> 10, 4884 --> 21, 6030 --> 27, 4620 --> 23, 19881 --> 196, 2082 --> 12, 19943 --> 225, 3240 --> 18, 1920 --> 8, 618 --> 3, 34980 --> 732, 26664 --> 583, 8153 --> 78, 4716 --> 47, 3 --> 3, 1 --> 1, 72 --> 72, 15 --> 15, 10 --> 10, 21 --> 21, 21 --> 20, 14 --> 14, 187 --> 173, 9 --> 8, 147 --> 135, 15 --> 15, 8 --> 8, 3 --> 3, 570 --> 475, 477 --> 408, 78 --> 76, 47 --> 47 )
[LOG] Average clause size reduction: 170.058 --> 3.79197 (420.75 --> 0.75, 393 --> 2.25, 438.75 --> 2.75, 391.111 --> 1.66667, 365.143 --> 1.42857, 375.692 --> 1.61538, 376.875 --> 1.6875, 355.385 --> 1.76923, 414.188 --> 4.08333, 297.429 --> 1.71429, 398.86 --> 4.5, 294.545 --> 1.63636, 274.286 --> 1.14286, 206 --> 1, 263.008 --> 5.50376, 261.412 --> 5.71569, 254.781 --> 2.4375, 248.211 --> 2.47368, 1 --> 1, 1 --> 1, 2.76923 --> 2.76923, 1.875 --> 1.875, 1.66667 --> 1.66667, 1.75 --> 1.75, 1.61538 --> 1.53846, 1.55556 --> 1.55556, 4.06522 --> 3.76087, 1.8 --> 1.6, 3.675 --> 3.375, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.5 --> 1.5, 5 --> 4.16667, 5.18478 --> 4.43478, 2.51613 --> 2.45161, 2.61111 --> 2.61111 )
[LOG] Overall execution time: 250.309 sec CPU time.
[LOG] Overall execution time: 252 sec real time.
Synthesis time: 251.19 sec (Real time) / 250.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.69 sec (Real time) / 0.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.49 sec (Real time) / 33.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2083 14 45 1 2007
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 214.455 sec CPU time.
[LOG] Relation determinization time: 215 sec real time.
[LOG] Final circuit size: 861 new AND gates.
[LOG] Size before ABC: 983 AND gates.
[LOG] Size after ABC: 859 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 211.746/212 sec (4.59454/5 sec, 3.74435/4 sec, 0.030617/0 sec, 1.72037/2 sec, 3.34812/3 sec, 0.966007/1 sec, 3.27045/3 sec, 1.06259/1 sec, 1.06847/1 sec, 1.52835/2 sec, 1.186/1 sec, 3.43296/4 sec, 0.626276/0 sec, 1.79979/2 sec, 2.24886/2 sec, 1.4287/2 sec, 3.52036/3 sec, 18.2799/18 sec, 16.3565/16 sec, 7.05555/7 sec, 7.47293/7 sec, 6.51082/7 sec, 5.55232/6 sec, 4.90826/4 sec, 7.32772/8 sec, 9.27032/9 sec, 7.85504/8 sec, 8.60878/9 sec, 10.0128/10 sec, 5.77323/5 sec, 7.93863/8 sec, 9.71183/10 sec, 6.02938/6 sec, 7.11243/7 sec, 5.80072/6 sec, 5.9445/6 sec, 10.0115/10 sec, 8.63613/9 sec )
[LOG] Nr of iterations: 649 (7, 2, 2, 32, 38, 10, 11, 15, 15, 22, 19, 19, 10, 19, 11, 10, 58, 38, 24, 6, 1, 1, 20, 21, 7, 8, 14, 14, 16, 16, 18, 8, 13, 10, 9, 49, 34, 22 )
[LOG] Total clause computation time: 45.7608/47 sec (0.695311/0.695311 sec, 3.6956/3.6956 sec, 0.001743/0.001743 sec, 0.547463/0.547463 sec, 0.886903/0.886903 sec, 0.084734/0.084734 sec, 0.744941/0.744941 sec, 0.026815/0.026815 sec, 0.022492/0.022492 sec, 0.406033/0.406033 sec, 0.068113/0.068113 sec, 0.042791/0.042791 sec, 0.200385/0.200385 sec, 0.133225/0.133225 sec, 0.164105/0.164105 sec, 0.389835/0.389835 sec, 0.643979/0.643979 sec, 3.22455/3.22455 sec, 4.29781/4.29781 sec, 6.24223/6.24223 sec, 6.58852/6.58852 sec, 0.567747/0.567747 sec, 1.78216/1.78216 sec, 2.14254/2.14254 sec, 0.442513/0.442513 sec, 0.732673/0.732673 sec, 0.617785/0.617785 sec, 0.507369/0.507369 sec, 0.443646/0.443646 sec, 0.387423/0.387423 sec, 0.624697/0.624697 sec, 0.39087/0.39087 sec, 0.445917/0.445917 sec, 0.586074/0.586074 sec, 0.500721/0.500721 sec, 1.39261/1.39261 sec, 2.7115/2.7115 sec, 2.37702/2.37702 sec )
[LOG] Total clause minimization time: 165.123/164 sec (3.87936/3.87936 sec, 0.021712/0.021712 sec, 0.009262/0.009262 sec, 1.14916/1.14916 sec, 2.43738/2.43738 sec, 0.856397/0.856397 sec, 2.50071/2.50071 sec, 1.0124/1.0124 sec, 1.02057/1.02057 sec, 1.09693/1.09693 sec, 1.09285/1.09285 sec, 3.36435/3.36435 sec, 0.399912/0.399912 sec, 1.64085/1.64085 sec, 2.05866/2.05866 sec, 1.0121/1.0121 sec, 2.84945/2.84945 sec, 15.0277/15.0277 sec, 12.0304/12.0304 sec, 0.794269/0.794269 sec, 0.860061/0.860061 sec, 5.92093/5.92093 sec, 3.74749/3.74749 sec, 2.74598/2.74598 sec, 6.86504/6.86504 sec, 8.51838/8.51838 sec, 7.21747/7.21747 sec, 8.0818/8.0818 sec, 9.54902/9.54902 sec, 5.36611/5.36611 sec, 7.29442/7.29442 sec, 9.3008/9.3008 sec, 5.56357/5.56357 sec, 6.50663/6.50663 sec, 5.28089/5.28089 sec, 4.531/4.531 sec, 7.28008/7.28008 sec, 6.23885/6.23885 sec )
[LOG] Total clause size reduction: 128647 --> 1892 (3204 --> 12, 533 --> 2, 602 --> 1, 17422 --> 119, 20091 --> 244, 3789 --> 17, 4100 --> 18, 5544 --> 20, 5334 --> 25, 7707 --> 60, 6336 --> 43, 6102 --> 31, 2916 --> 20, 5544 --> 54, 3140 --> 22, 2745 --> 21, 16131 --> 226, 10286 --> 159, 6371 --> 76, 12 --> 12, 2 --> 2, 1 --> 1, 58 --> 52, 57 --> 56, 9 --> 9, 12 --> 12, 20 --> 20, 25 --> 25, 31 --> 31, 34 --> 34, 31 --> 31, 16 --> 16, 27 --> 27, 22 --> 22, 21 --> 21, 172 --> 172, 133 --> 112, 67 --> 67 )
[LOG] Average clause size reduction: 198.223 --> 2.91525 (457.714 --> 1.71429, 266.5 --> 1, 301 --> 0.5, 544.438 --> 3.71875, 528.711 --> 6.42105, 378.9 --> 1.7, 372.727 --> 1.63636, 369.6 --> 1.33333, 355.6 --> 1.66667, 350.318 --> 2.72727, 333.474 --> 2.26316, 321.158 --> 1.63158, 291.6 --> 2, 291.789 --> 2.84211, 285.455 --> 2, 274.5 --> 2.1, 278.121 --> 3.89655, 270.684 --> 4.18421, 265.458 --> 3.16667, 2 --> 2, 2 --> 2, 1 --> 1, 2.9 --> 2.6, 2.71429 --> 2.66667, 1.28571 --> 1.28571, 1.5 --> 1.5, 1.42857 --> 1.42857, 1.78571 --> 1.78571, 1.9375 --> 1.9375, 2.125 --> 2.125, 1.72222 --> 1.72222, 2 --> 2, 2.07692 --> 2.07692, 2.2 --> 2.2, 2.33333 --> 2.33333, 3.5102 --> 3.5102, 3.91176 --> 3.29412, 3.04545 --> 3.04545 )
[LOG] Overall execution time: 214.47 sec CPU time.
[LOG] Overall execution time: 215 sec real time.
Synthesis time: 215.20 sec (Real time) / 214.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.99 sec (Real time) / 10.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1471 15 47 1 1392
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 158.078 sec CPU time.
[LOG] Relation determinization time: 158 sec real time.
[LOG] Final circuit size: 1092 new AND gates.
[LOG] Size before ABC: 1262 AND gates.
[LOG] Size after ABC: 1091 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 155.905/156 sec (1.71192/1 sec, 1.60594/2 sec, 0.030207/0 sec, 1.03592/1 sec, 1.07323/1 sec, 0.792533/1 sec, 0.567597/0 sec, 0.435268/1 sec, 0.816956/1 sec, 0.881409/1 sec, 0.462592/0 sec, 0.587044/1 sec, 0.585049/0 sec, 0.805423/1 sec, 0.653873/1 sec, 0.924653/1 sec, 1.48137/1 sec, 1.87342/2 sec, 8.93526/9 sec, 10.9947/11 sec, 5.41181/5 sec, 4.86386/5 sec, 5.01307/5 sec, 4.41342/5 sec, 5.20497/5 sec, 5.93859/6 sec, 6.03319/6 sec, 6.58117/7 sec, 6.72677/6 sec, 6.52812/7 sec, 5.93333/6 sec, 6.17467/6 sec, 6.05628/6 sec, 5.67275/6 sec, 4.36272/4 sec, 6.1543/6 sec, 6.98428/7 sec, 6.94092/7 sec, 7.7652/8 sec, 6.89115/7 sec )
[LOG] Nr of iterations: 794 (5, 9, 3, 46, 20, 8, 10, 12, 15, 11, 6, 13, 14, 11, 18, 13, 115, 49, 23, 41, 4, 4, 1, 36, 19, 7, 8, 10, 13, 9, 5, 9, 13, 9, 16, 11, 77, 41, 20, 40 )
[LOG] Total clause computation time: 33.2371/30 sec (1.6746/1.6746 sec, 1.54841/1.54841 sec, 0.001982/0.001982 sec, 0.215589/0.215589 sec, 0.247183/0.247183 sec, 0.361229/0.361229 sec, 0.144348/0.144348 sec, 0.034884/0.034884 sec, 0.018779/0.018779 sec, 0.367198/0.367198 sec, 0.039294/0.039294 sec, 0.167062/0.167062 sec, 0.174852/0.174852 sec, 0.128087/0.128087 sec, 0.22269/0.22269 sec, 0.200334/0.200334 sec, 0.375632/0.375632 sec, 0.202373/0.202373 sec, 1.65156/1.65156 sec, 2.73751/2.73751 sec, 4.91234/4.91234 sec, 4.35804/4.35804 sec, 0.412299/0.412299 sec, 1.1885/1.1885 sec, 1.68067/1.68067 sec, 0.584791/0.584791 sec, 0.69034/0.69034 sec, 0.395293/0.395293 sec, 0.524435/0.524435 sec, 0.335519/0.335519 sec, 0.352113/0.352113 sec, 0.33868/0.33868 sec, 0.435484/0.435484 sec, 0.273904/0.273904 sec, 0.359104/0.359104 sec, 0.578019/0.578019 sec, 1.59288/1.59288 sec, 0.525828/0.525828 sec, 1.70345/1.70345 sec, 1.48179/1.48179 sec )
[LOG] Total clause minimization time: 121.951/126 sec (0.021313/0.021313 sec, 0.037501/0.037501 sec, 0.010272/0.010272 sec, 0.803759/0.803759 sec, 0.807831/0.807831 sec, 0.412992/0.412992 sec, 0.404061/0.404061 sec, 0.381966/0.381966 sec, 0.779511/0.779511 sec, 0.495225/0.495225 sec, 0.404832/0.404832 sec, 0.399856/0.399856 sec, 0.390672/0.390672 sec, 0.657453/0.657453 sec, 0.412273/0.412273 sec, 0.703949/0.703949 sec, 1.08252/1.08252 sec, 1.64994/1.64994 sec, 7.26246/7.26246 sec, 8.2329/8.2329 sec, 0.484504/0.484504 sec, 0.487785/0.487785 sec, 4.58496/4.58496 sec, 3.20736/3.20736 sec, 3.50808/3.50808 sec, 5.3367/5.3367 sec, 5.32698/5.32698 sec, 6.17018/6.17018 sec, 6.1862/6.1862 sec, 6.17705/6.17705 sec, 5.56555/5.56555 sec, 5.81832/5.81832 sec, 5.60613/5.60613 sec, 5.38213/5.38213 sec, 3.98843/3.98843 sec, 5.55864/5.55864 sec, 5.37456/5.37456 sec, 6.39763/6.39763 sec, 6.04506/6.04506 sec, 5.39362/5.39362 sec )
[LOG] Total clause size reduction: 159961 --> 2443 (2248 --> 8, 4488 --> 22, 1272 --> 4, 26775 --> 187, 11020 --> 54, 3143 --> 10, 3924 --> 15, 4752 --> 20, 5964 --> 25, 4020 --> 24, 1985 --> 9, 4512 --> 36, 4680 --> 24, 3480 --> 29, 5644 --> 42, 3816 --> 25, 34998 --> 506, 14208 --> 180, 6402 --> 96, 11600 --> 140, 8 --> 8, 5 --> 5, 1 --> 1, 126 --> 110, 54 --> 47, 10 --> 10, 12 --> 12, 17 --> 17, 20 --> 20, 17 --> 17, 9 --> 9, 18 --> 18, 24 --> 24, 21 --> 21, 35 --> 35, 21 --> 21, 282 --> 268, 130 --> 130, 80 --> 74, 140 --> 140 )
[LOG] Average clause size reduction: 201.462 --> 3.07683 (449.6 --> 1.6, 498.667 --> 2.44444, 424 --> 1.33333, 582.065 --> 4.06522, 551 --> 2.7, 392.875 --> 1.25, 392.4 --> 1.5, 396 --> 1.66667, 397.6 --> 1.66667, 365.455 --> 2.18182, 330.833 --> 1.5, 347.077 --> 2.76923, 334.286 --> 1.71429, 316.364 --> 2.63636, 313.556 --> 2.33333, 293.538 --> 1.92308, 304.33 --> 4.4, 289.959 --> 3.67347, 278.348 --> 4.17391, 282.927 --> 3.41463, 2 --> 2, 1.25 --> 1.25, 1 --> 1, 3.5 --> 3.05556, 2.84211 --> 2.47368, 1.42857 --> 1.42857, 1.5 --> 1.5, 1.7 --> 1.7, 1.53846 --> 1.53846, 1.88889 --> 1.88889, 1.8 --> 1.8, 2 --> 2, 1.84615 --> 1.84615, 2.33333 --> 2.33333, 2.1875 --> 2.1875, 1.90909 --> 1.90909, 3.66234 --> 3.48052, 3.17073 --> 3.17073, 4 --> 3.7, 3.5 --> 3.5 )
[LOG] Overall execution time: 158.091 sec CPU time.
[LOG] Overall execution time: 158 sec real time.
Synthesis time: 158.72 sec (Real time) / 158.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.00 sec (Real time) / 14.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1737 16 49 1 1653
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 300.896 sec CPU time.
[LOG] Relation determinization time: 302 sec real time.
[LOG] Final circuit size: 1505 new AND gates.
[LOG] Size before ABC: 1786 AND gates.
[LOG] Size after ABC: 1505 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 297.573/296 sec (2.71433/3 sec, 4.36333/4 sec, 0.065867/0 sec, 2.34638/2 sec, 4.07212/5 sec, 0.536754/0 sec, 0.667128/1 sec, 0.584693/0 sec, 1.12941/1 sec, 0.845342/1 sec, 1.8192/2 sec, 0.819384/1 sec, 1.41846/1 sec, 0.970458/1 sec, 1.77573/2 sec, 2.62034/3 sec, 4.62373/4 sec, 2.31348/3 sec, 2.42211/2 sec, 17.7055/18 sec, 17.6923/18 sec, 10.3265/10 sec, 13.2969/13 sec, 9.82111/10 sec, 8.64605/9 sec, 8.63001/8 sec, 9.93353/9 sec, 11.4723/12 sec, 10.3342/10 sec, 10.437/11 sec, 10.4804/10 sec, 9.31148/10 sec, 10.5424/10 sec, 9.61991/10 sec, 10.7555/11 sec, 10.0801/10 sec, 7.82603/8 sec, 12.2721/12 sec, 18.0424/18 sec, 12.7399/13 sec, 13.7079/13 sec, 7.79068/7 sec )
[LOG] Nr of iterations: 1093 (9, 5, 9, 54, 45, 9, 13, 8, 19, 19, 14, 13, 14, 14, 19, 20, 183, 55, 39, 27, 19, 7, 4, 6, 43, 22, 8, 10, 7, 13, 16, 13, 10, 13, 12, 15, 18, 149, 48, 35, 19, 18 )
[LOG] Total clause computation time: 46.6673/47 sec (1.11965/1.11965 sec, 4.28102/4.28102 sec, 0.008915/0.008915 sec, 0.674558/0.674558 sec, 0.740806/0.740806 sec, 0.064244/0.064244 sec, 0.029812/0.029812 sec, 0.011742/0.011742 sec, 0.043032/0.043032 sec, 0.079907/0.079907 sec, 0.548257/0.548257 sec, 0.150461/0.150461 sec, 0.211964/0.211964 sec, 0.407456/0.407456 sec, 0.210811/0.210811 sec, 0.260293/0.260293 sec, 1.14437/1.14437 sec, 0.277344/0.277344 sec, 0.30461/0.30461 sec, 3.66823/3.66823 sec, 2.34885/2.34885 sec, 3.56651/3.56651 sec, 4.65225/4.65225 sec, 0.707232/0.707232 sec, 2.11576/2.11576 sec, 3.50945/3.50945 sec, 0.917909/0.917909 sec, 0.723886/0.723886 sec, 0.896011/0.896011 sec, 0.722468/0.722468 sec, 0.730262/0.730262 sec, 0.557654/0.557654 sec, 0.732617/0.732617 sec, 0.425619/0.425619 sec, 0.624902/0.624902 sec, 0.697362/0.697362 sec, 0.637149/0.637149 sec, 1.98643/1.98643 sec, 0.514327/0.514327 sec, 0.789945/0.789945 sec, 3.01103/3.01103 sec, 1.56223/1.56223 sec )
[LOG] Total clause minimization time: 249.81/249 sec (1.57235/1.57235 sec, 0.054129/0.054129 sec, 0.034278/0.034278 sec, 1.64503/1.64503 sec, 3.30367/3.30367 sec, 0.446042/0.446042 sec, 0.609804/0.609804 sec, 0.545669/0.545669 sec, 1.05874/1.05874 sec, 0.738694/0.738694 sec, 1.24222/1.24222 sec, 0.640263/0.640263 sec, 1.17877/1.17877 sec, 0.534375/0.534375 sec, 1.53617/1.53617 sec, 2.33142/2.33142 sec, 3.44448/3.44448 sec, 2.0047/2.0047 sec, 2.08572/2.08572 sec, 14.0051/14.0051 sec, 15.309/15.309 sec, 6.73815/6.73815 sec, 8.62058/8.62058 sec, 9.08926/9.08926 sec, 6.50456/6.50456 sec, 5.098/5.098 sec, 8.99144/8.99144 sec, 10.7267/10.7267 sec, 9.41629/9.41629 sec, 9.69144/9.69144 sec, 9.72476/9.72476 sec, 8.72999/8.72999 sec, 9.78704/9.78704 sec, 9.17102/9.17102 sec, 10.1078/10.1078 sec, 9.35789/9.35789 sec, 7.16674/7.16674 sec, 10.2583/10.2583 sec, 17.5046/17.5046 sec, 11.9243/11.9243 sec, 10.6748/10.6748 sec, 6.20572/6.20572 sec )
[LOG] Total clause size reduction: 236635 --> 3780 (4808 --> 20, 2400 --> 8, 5448 --> 15, 33337 --> 217, 27060 --> 263, 3784 --> 12, 5532 --> 19, 3129 --> 10, 7776 --> 36, 7524 --> 39, 5239 --> 26, 4680 --> 27, 4849 --> 34, 4693 --> 35, 6210 --> 47, 6479 --> 41, 60242 --> 983, 17010 --> 172, 11628 --> 137, 7826 --> 103, 5400 --> 51, 16 --> 16, 8 --> 8, 11 --> 11, 143 --> 128, 64 --> 53, 12 --> 12, 14 --> 14, 10 --> 10, 21 --> 21, 29 --> 29, 26 --> 26, 16 --> 16, 34 --> 34, 29 --> 29, 33 --> 33, 36 --> 36, 712 --> 647, 136 --> 136, 117 --> 117, 63 --> 58, 51 --> 51 )
[LOG] Average clause size reduction: 216.5 --> 3.45837 (534.222 --> 2.22222, 480 --> 1.6, 605.333 --> 1.66667, 617.352 --> 4.01852, 601.333 --> 5.84444, 420.444 --> 1.33333, 425.538 --> 1.46154, 391.125 --> 1.25, 409.263 --> 1.89474, 396 --> 2.05263, 374.214 --> 1.85714, 360 --> 2.07692, 346.357 --> 2.42857, 335.214 --> 2.5, 326.842 --> 2.47368, 323.95 --> 2.05, 329.191 --> 5.37158, 309.273 --> 3.12727, 298.154 --> 3.51282, 289.852 --> 3.81481, 284.211 --> 2.68421, 2.28571 --> 2.28571, 2 --> 2, 1.83333 --> 1.83333, 3.32558 --> 2.97674, 2.90909 --> 2.40909, 1.5 --> 1.5, 1.4 --> 1.4, 1.42857 --> 1.42857, 1.61538 --> 1.61538, 1.8125 --> 1.8125, 2 --> 2, 1.6 --> 1.6, 2.61538 --> 2.61538, 2.41667 --> 2.41667, 2.2 --> 2.2, 2 --> 2, 4.77852 --> 4.34228, 2.83333 --> 2.83333, 3.34286 --> 3.34286, 3.31579 --> 3.05263, 2.83333 --> 2.83333 )
[LOG] Overall execution time: 300.913 sec CPU time.
[LOG] Overall execution time: 302 sec real time.
Synthesis time: 301.94 sec (Real time) / 300.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.42 sec (Real time) / 25.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2196 17 51 1 2107
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 459.581 sec CPU time.
[LOG] Relation determinization time: 461 sec real time.
[LOG] Final circuit size: 1727 new AND gates.
[LOG] Size before ABC: 1993 AND gates.
[LOG] Size after ABC: 1726 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 455.506/455 sec (3.92547/4 sec, 0.088482/0 sec, 0.050016/0 sec, 3.5013/3 sec, 4.60148/5 sec, 1.4485/1 sec, 0.631426/1 sec, 1.06798/1 sec, 0.976461/1 sec, 2.79115/3 sec, 1.52141/1 sec, 2.314/3 sec, 1.17236/1 sec, 2.27931/2 sec, 1.56605/2 sec, 2.12015/2 sec, 7.11161/7 sec, 3.46538/3 sec, 3.13827/4 sec, 3.06089/3 sec, 16.053/16 sec, 23.6317/23 sec, 21.5513/21 sec, 17.8761/18 sec, 13.7374/14 sec, 12.1135/12 sec, 10.6849/11 sec, 15.132/15 sec, 16.3442/16 sec, 16.1719/16 sec, 19.163/20 sec, 13.6663/13 sec, 22.0581/22 sec, 11.8982/12 sec, 26.2846/27 sec, 15.8732/16 sec, 16.4892/16 sec, 19.4789/20 sec, 14.1031/14 sec, 14.1304/14 sec, 20.6017/21 sec, 13.6672/13 sec, 18.6119/19 sec, 19.3527/19 sec )
[LOG] Nr of iterations: 1147 (12, 6, 2, 51, 40, 12, 7, 11, 9, 13, 15, 17, 10, 20, 19, 17, 163, 36, 41, 21, 59, 37, 7, 4, 1, 47, 34, 11, 5, 9, 8, 10, 13, 15, 9, 17, 18, 14, 135, 24, 40, 16, 56, 36 )
[LOG] Total clause computation time: 57.8618/56 sec (0.02716/0.02716 sec, 0.022028/0.022028 sec, 0.002111/0.002111 sec, 0.711952/0.711952 sec, 0.804544/0.804544 sec, 0.01951/0.01951 sec, 0.017553/0.017553 sec, 0.020396/0.020396 sec, 0.031865/0.031865 sec, 0.657259/0.657259 sec, 0.241153/0.241153 sec, 0.730882/0.730882 sec, 0.259714/0.259714 sec, 1.0081/1.0081 sec, 0.539896/0.539896 sec, 0.317891/0.317891 sec, 1.85173/1.85173 sec, 0.552361/0.552361 sec, 0.258897/0.258897 sec, 0.539578/0.539578 sec, 1.47255/1.47255 sec, 3.96708/3.96708 sec, 6.06644/6.06644 sec, 7.70089/7.70089 sec, 1.02915/1.02915 sec, 2.42208/2.42208 sec, 3.94365/3.94365 sec, 1.0237/1.0237 sec, 1.15107/1.15107 sec, 1.01748/1.01748 sec, 0.942522/0.942522 sec, 1.05384/1.05384 sec, 1.26364/1.26364 sec, 0.53974/0.53974 sec, 0.821973/0.821973 sec, 0.910975/0.910975 sec, 0.96953/0.96953 sec, 0.977846/0.977846 sec, 2.71032/2.71032 sec, 0.910435/0.910435 sec, 1.14807/1.14807 sec, 0.941015/0.941015 sec, 1.48443/1.48443 sec, 4.7788/4.7788 sec )
[LOG] Total clause minimization time: 396.27/397 sec (3.87301/3.87301 sec, 0.033408/0.033408 sec, 0.023136/0.023136 sec, 2.75961/2.75961 sec, 3.7646/3.7646 sec, 1.39461/1.39461 sec, 0.581262/0.581262 sec, 1.01459/1.01459 sec, 0.911031/0.911031 sec, 2.0966/2.0966 sec, 1.24795/1.24795 sec, 1.55055/1.55055 sec, 0.878701/0.878701 sec, 1.23745/1.23745 sec, 0.992583/0.992583 sec, 1.76837/1.76837 sec, 5.22176/5.22176 sec, 2.87485/2.87485 sec, 2.84273/2.84273 sec, 2.48339/2.48339 sec, 14.5407/14.5407 sec, 19.6138/19.6138 sec, 15.4543/15.4543 sec, 10.1452/10.1452 sec, 12.6828/12.6828 sec, 9.66182/9.66182 sec, 6.71598/6.71598 sec, 14.0801/14.0801 sec, 15.167/15.167 sec, 15.1275/15.1275 sec, 18.1883/18.1883 sec, 12.5872/12.5872 sec, 20.7672/20.7672 sec, 11.3312/11.3312 sec, 25.4354/25.4354 sec, 14.9349/14.9349 sec, 15.4924/15.4924 sec, 18.4735/18.4735 sec, 11.3614/11.3614 sec, 13.1919/13.1919 sec, 19.4253/19.4253 sec, 12.699/12.699 sec, 17.0983/17.0983 sec, 14.5448/14.5448 sec )
[LOG] Total clause size reduction: 253413 --> 3949 (6996 --> 34, 3175 --> 10, 722 --> 1, 33800 --> 188, 25701 --> 194, 5610 --> 19, 3054 --> 8, 4840 --> 17, 3744 --> 12, 5448 --> 36, 6146 --> 27, 6832 --> 32, 3762 --> 19, 7543 --> 60, 7164 --> 45, 6000 --> 39, 58968 --> 912, 12180 --> 105, 13400 --> 124, 6500 --> 64, 18560 --> 227, 11484 --> 111, 17 --> 16, 7 --> 7, 1 --> 1, 154 --> 149, 131 --> 124, 19 --> 19, 6 --> 6, 14 --> 13, 12 --> 12, 22 --> 22, 23 --> 22, 28 --> 27, 19 --> 19, 45 --> 45, 45 --> 43, 30 --> 28, 668 --> 595, 55 --> 55, 124 --> 119, 42 --> 42, 211 --> 190, 111 --> 111 )
[LOG] Average clause size reduction: 220.935 --> 3.44289 (583 --> 2.83333, 529.167 --> 1.66667, 361 --> 0.5, 662.745 --> 3.68627, 642.525 --> 4.85, 467.5 --> 1.58333, 436.286 --> 1.14286, 440 --> 1.54545, 416 --> 1.33333, 419.077 --> 2.76923, 409.733 --> 1.8, 401.882 --> 1.88235, 376.2 --> 1.9, 377.15 --> 3, 377.053 --> 2.36842, 352.941 --> 2.29412, 361.767 --> 5.59509, 338.333 --> 2.91667, 326.829 --> 3.02439, 309.524 --> 3.04762, 314.576 --> 3.84746, 310.378 --> 3, 2.42857 --> 2.28571, 1.75 --> 1.75, 1 --> 1, 3.2766 --> 3.17021, 3.85294 --> 3.64706, 1.72727 --> 1.72727, 1.2 --> 1.2, 1.55556 --> 1.44444, 1.5 --> 1.5, 2.2 --> 2.2, 1.76923 --> 1.69231, 1.86667 --> 1.8, 2.11111 --> 2.11111, 2.64706 --> 2.64706, 2.5 --> 2.38889, 2.14286 --> 2, 4.94815 --> 4.40741, 2.29167 --> 2.29167, 3.1 --> 2.975, 2.625 --> 2.625, 3.76786 --> 3.39286, 3.08333 --> 3.08333 )
[LOG] Overall execution time: 459.601 sec CPU time.
[LOG] Overall execution time: 461 sec real time.
Synthesis time: 461.04 sec (Real time) / 459.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.82 sec (Real time) / 0.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 52.30 sec (Real time) / 52.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2458 18 53 1 2366
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 705.756 sec CPU time.
[LOG] Relation determinization time: 708 sec real time.
[LOG] Final circuit size: 2041 new AND gates.
[LOG] Size before ABC: 2459 AND gates.
[LOG] Size after ABC: 2041 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 701.242/703 sec (0.15948/1 sec, 0.628168/0 sec, 0.059927/0 sec, 3.28129/4 sec, 5.51185/5 sec, 1.05368/1 sec, 1.39788/2 sec, 1.31533/1 sec, 1.89988/2 sec, 1.40022/1 sec, 1.12122/1 sec, 1.27975/2 sec, 2.2858/2 sec, 1.56153/1 sec, 1.52019/1 sec, 2.2227/2 sec, 5.17185/5 sec, 4.32223/5 sec, 3.78091/4 sec, 3.27838/3 sec, 4.44062/4 sec, 10.5988/11 sec, 31.3913/31 sec, 26.4924/27 sec, 26.7037/27 sec, 44.0206/44 sec, 22.2678/22 sec, 20.5137/21 sec, 16.8772/17 sec, 24.0567/24 sec, 26.3017/26 sec, 27.9942/28 sec, 27.9783/28 sec, 26.3821/27 sec, 24.5491/24 sec, 21.2922/22 sec, 24.0411/24 sec, 23.0314/23 sec, 28.6343/29 sec, 28.3665/28 sec, 26.0786/26 sec, 36.8743/37 sec, 16.7153/17 sec, 29.9471/30 sec, 25.0683/25 sec, 37.3722/38 sec )
[LOG] Nr of iterations: 1266 (11, 12, 6, 53, 23, 8, 7, 13, 18, 11, 6, 16, 17, 11, 13, 8, 110, 49, 53, 19, 17, 143, 53, 5, 7, 5, 42, 19, 6, 5, 11, 16, 9, 5, 12, 14, 7, 12, 7, 95, 46, 50, 15, 15, 135, 51 )
[LOG] Total clause computation time: 86.7793/84 sec (0.045927/0.045927 sec, 0.045935/0.045935 sec, 0.007313/0.007313 sec, 0.799412/0.799412 sec, 1.13737/1.13737 sec, 0.149026/0.149026 sec, 0.135177/0.135177 sec, 0.219283/0.219283 sec, 0.033657/0.033657 sec, 0.271865/0.271865 sec, 0.16641/0.16641 sec, 0.204771/0.204771 sec, 0.195832/0.195832 sec, 0.261813/0.261813 sec, 0.370678/0.370678 sec, 0.340071/0.340071 sec, 1.38368/1.38368 sec, 0.262396/0.262396 sec, 0.325857/0.325857 sec, 0.53107/0.53107 sec, 0.488157/0.488157 sec, 1.93012/1.93012 sec, 9.31724/9.31724 sec, 7.53449/7.53449 sec, 9.1121/9.1121 sec, 2.24368/2.24368 sec, 6.29803/6.29803 sec, 7.30861/7.30861 sec, 1.25351/1.25351 sec, 1.1973/1.1973 sec, 1.0797/1.0797 sec, 1.14913/1.14913 sec, 1.06829/1.06829 sec, 0.720967/0.720967 sec, 0.917114/0.917114 sec, 0.728476/0.728476 sec, 1.17711/1.17711 sec, 1.03744/1.03744 sec, 1.57141/1.57141 sec, 3.61482/3.61482 sec, 1.0717/1.0717 sec, 1.02362/1.02362 sec, 1.0461/1.0461 sec, 1.44535/1.44535 sec, 6.47948/6.47948 sec, 9.07778/9.07778 sec )
[LOG] Total clause minimization time: 612.915/619 sec (0.086964/0.086964 sec, 0.549353/0.549353 sec, 0.021773/0.021773 sec, 2.45008/2.45008 sec, 4.34058/4.34058 sec, 0.869727/0.869727 sec, 1.2299/1.2299 sec, 1.06164/1.06164 sec, 1.83199/1.83199 sec, 1.09484/1.09484 sec, 0.921192/0.921192 sec, 1.04094/1.04094 sec, 2.05592/2.05592 sec, 1.26478/1.26478 sec, 1.11466/1.11466 sec, 1.85002/1.85002 sec, 3.74768/3.74768 sec, 4.02157/4.02157 sec, 3.41735/3.41735 sec, 2.70809/2.70809 sec, 3.91405/3.91405 sec, 8.62715/8.62715 sec, 22.0276/22.0276 sec, 18.9318/18.9318 sec, 17.5552/17.5552 sec, 41.746/41.746 sec, 15.9394/15.9394 sec, 13.1771/13.1771 sec, 15.5959/15.5959 sec, 22.827/22.827 sec, 25.191/25.191 sec, 26.8142/26.8142 sec, 26.8802/26.8802 sec, 25.6259/25.6259 sec, 23.6012/23.6012 sec, 20.5283/20.5283 sec, 22.8332/22.8332 sec, 21.9588/21.9588 sec, 27.0294/27.0294 sec, 24.7153/24.7153 sec, 24.9779/24.9779 sec, 35.8147/35.8147 sec, 15.6401/15.6401 sec, 28.467/28.467 sec, 18.555/18.555 sec, 28.2625/28.2625 sec )
[LOG] Total clause size reduction: 282561 --> 4873 (6800 --> 25, 7469 --> 31, 3370 --> 9, 34060 --> 222, 13926 --> 71, 3787 --> 10, 3228 --> 10, 6432 --> 22, 8806 --> 28, 4850 --> 19, 2350 --> 9, 7005 --> 34, 7168 --> 41, 4250 --> 39, 5016 --> 25, 2765 --> 15, 44254 --> 616, 18528 --> 143, 19396 --> 148, 6282 --> 56, 5600 --> 59, 47570 --> 922, 17368 --> 195, 8 --> 8, 12 --> 12, 9 --> 9, 149 --> 143, 51 --> 50, 8 --> 8, 7 --> 7, 19 --> 19, 25 --> 25, 15 --> 15, 9 --> 9, 20 --> 20, 28 --> 28, 13 --> 13, 25 --> 25, 15 --> 15, 479 --> 434, 133 --> 133, 139 --> 139, 37 --> 37, 49 --> 49, 844 --> 739, 187 --> 187 )
[LOG] Average clause size reduction: 223.192 --> 3.84913 (618.182 --> 2.27273, 622.417 --> 2.58333, 561.667 --> 1.5, 642.642 --> 4.18868, 605.478 --> 3.08696, 473.375 --> 1.25, 461.143 --> 1.42857, 494.769 --> 1.69231, 489.222 --> 1.55556, 440.909 --> 1.72727, 391.667 --> 1.5, 437.812 --> 2.125, 421.647 --> 2.41176, 386.364 --> 3.54545, 385.846 --> 1.92308, 345.625 --> 1.875, 402.309 --> 5.6, 378.122 --> 2.91837, 365.962 --> 2.79245, 330.632 --> 2.94737, 329.412 --> 3.47059, 332.657 --> 6.44755, 327.698 --> 3.67925, 1.6 --> 1.6, 1.71429 --> 1.71429, 1.8 --> 1.8, 3.54762 --> 3.40476, 2.68421 --> 2.63158, 1.33333 --> 1.33333, 1.4 --> 1.4, 1.72727 --> 1.72727, 1.5625 --> 1.5625, 1.66667 --> 1.66667, 1.8 --> 1.8, 1.66667 --> 1.66667, 2 --> 2, 1.85714 --> 1.85714, 2.08333 --> 2.08333, 2.14286 --> 2.14286, 5.04211 --> 4.56842, 2.8913 --> 2.8913, 2.78 --> 2.78, 2.46667 --> 2.46667, 3.26667 --> 3.26667, 6.25185 --> 5.47407, 3.66667 --> 3.66667 )
[LOG] Overall execution time: 705.777 sec CPU time.
[LOG] Overall execution time: 708 sec real time.
Synthesis time: 707.85 sec (Real time) / 703.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.01 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.15 sec (Real time) / 54.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2823 19 55 1 2726
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 492.752 sec CPU time.
[LOG] Relation determinization time: 495 sec real time.
[LOG] Final circuit size: 1471 new AND gates.
[LOG] Size before ABC: 1700 AND gates.
[LOG] Size after ABC: 1471 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 487.321/489 sec (9.63928/10 sec, 6.77149/7 sec, 0.109401/0 sec, 2.57321/3 sec, 5.56861/5 sec, 1.05737/1 sec, 0.423494/1 sec, 0.667354/0 sec, 0.511868/1 sec, 1.27394/1 sec, 0.697418/1 sec, 0.662297/1 sec, 0.780908/0 sec, 1.16603/1 sec, 1.68249/2 sec, 1.81255/2 sec, 2.47924/2 sec, 3.25216/4 sec, 4.7056/4 sec, 3.30883/4 sec, 3.07922/3 sec, 3.16543/3 sec, 11.4659/12 sec, 7.53095/7 sec, 17.5166/18 sec, 14.9901/15 sec, 11.4196/11 sec, 20.0241/20 sec, 13.1087/13 sec, 20.3094/21 sec, 17.1097/17 sec, 18.1559/18 sec, 17.1079/17 sec, 22.0505/22 sec, 14.4295/15 sec, 19.1865/19 sec, 14.3068/14 sec, 16.4292/17 sec, 15.1358/15 sec, 18.2402/18 sec, 18.9672/19 sec, 17.8916/18 sec, 19.2165/20 sec, 16.5156/16 sec, 19.3664/20 sec, 17.3417/17 sec, 14.7719/15 sec, 19.3445/19 sec )
[LOG] Nr of iterations: 978 (14, 5, 7, 42, 49, 9, 10, 10, 9, 13, 11, 7, 11, 16, 9, 13, 64, 13, 40, 16, 16, 10, 83, 51, 12, 4, 5, 31, 29, 6, 9, 6, 7, 12, 9, 6, 10, 14, 8, 9, 60, 10, 34, 15, 15, 9, 80, 50 )
[LOG] Total clause computation time: 54.0917/50 sec (0.580379/0.580379 sec, 0.013267/0.013267 sec, 0.012181/0.012181 sec, 0.970075/0.970075 sec, 1.99807/1.99807 sec, 0.017655/0.017655 sec, 0.03588/0.03588 sec, 0.059444/0.059444 sec, 0.018762/0.018762 sec, 0.153964/0.153964 sec, 0.125096/0.125096 sec, 0.177878/0.177878 sec, 0.202818/0.202818 sec, 0.189829/0.189829 sec, 0.461286/0.461286 sec, 0.414266/0.414266 sec, 0.670906/0.670906 sec, 0.425016/0.425016 sec, 0.242826/0.242826 sec, 0.299441/0.299441 sec, 0.412383/0.412383 sec, 0.322959/0.322959 sec, 3.45184/3.45184 sec, 1.38637/1.38637 sec, 1.89979/1.89979 sec, 1.35943/1.35943 sec, 1.19086/1.19086 sec, 5.98744/5.98744 sec, 5.58237/5.58237 sec, 0.893058/0.893058 sec, 0.800724/0.800724 sec, 1.25639/1.25639 sec, 0.791251/0.791251 sec, 1.15848/1.15848 sec, 1.24974/1.24974 sec, 0.867185/0.867185 sec, 0.601116/0.601116 sec, 0.73076/0.73076 sec, 1.30008/1.30008 sec, 1.36988/1.36988 sec, 5.69268/5.69268 sec, 1.01905/1.01905 sec, 1.07432/1.07432 sec, 1.04724/1.04724 sec, 1.0211/1.0211 sec, 0.98818/0.98818 sec, 2.08098/2.08098 sec, 1.48703/1.48703 sec )
[LOG] Total clause minimization time: 431.435/436 sec (9.02802/9.02802 sec, 6.71509/6.71509 sec, 0.061914/0.061914 sec, 1.56385/1.56385 sec, 3.52983/3.52983 sec, 1.00062/1.00062 sec, 0.34948/0.34948 sec, 0.570434/0.570434 sec, 0.454129/0.454129 sec, 1.07904/1.07904 sec, 0.532692/0.532692 sec, 0.443919/0.443919 sec, 0.537219/0.537219 sec, 0.934496/0.934496 sec, 1.18137/1.18137 sec, 1.35591/1.35591 sec, 1.7652/1.7652 sec, 2.78339/2.78339 sec, 4.41944/4.41944 sec, 2.96538/2.96538 sec, 2.62401/2.62401 sec, 2.79853/2.79853 sec, 7.96783/7.96783 sec, 6.09741/6.09741 sec, 15.5871/15.5871 sec, 13.5921/13.5921 sec, 10.1957/10.1957 sec, 13.9996/13.9996 sec, 7.49518/7.49518 sec, 19.3818/19.3818 sec, 16.2773/16.2773 sec, 16.8676/16.8676 sec, 16.2822/16.2822 sec, 20.861/20.861 sec, 13.1456/13.1456 sec, 18.2879/18.2879 sec, 13.6748/13.6748 sec, 15.6617/15.6617 sec, 13.802/13.802 sec, 16.833/16.833 sec, 13.2404/13.2404 sec, 16.8413/16.8413 sec, 18.1053/18.1053 sec, 15.4359/15.4359 sec, 18.3102/18.3102 sec, 16.3211/16.3211 sec, 12.654/12.654 sec, 17.823/17.823 sec )
[LOG] Total clause size reduction: 255298 --> 3220 (9451 --> 34, 2904 --> 6, 4950 --> 12, 31611 --> 163, 36192 --> 264, 4696 --> 11, 5175 --> 12, 5040 --> 13, 4360 --> 12, 6480 --> 20, 5150 --> 18, 3036 --> 11, 4990 --> 16, 7275 --> 31, 3672 --> 20, 5364 --> 39, 29862 --> 382, 5040 --> 31, 16185 --> 129, 6000 --> 41, 5790 --> 38, 3276 --> 18, 29438 --> 396, 17900 --> 166, 29 --> 29, 6 --> 6, 9 --> 9, 84 --> 81, 82 --> 80, 7 --> 7, 12 --> 12, 7 --> 7, 10 --> 10, 20 --> 20, 14 --> 14, 11 --> 11, 16 --> 16, 27 --> 27, 20 --> 20, 20 --> 20, 341 --> 309, 20 --> 20, 103 --> 103, 41 --> 41, 38 --> 38, 18 --> 18, 360 --> 273, 166 --> 166 )
[LOG] Average clause size reduction: 261.041 --> 3.29243 (675.071 --> 2.42857, 580.8 --> 1.2, 707.143 --> 1.71429, 752.643 --> 3.88095, 738.612 --> 5.38776, 521.778 --> 1.22222, 517.5 --> 1.2, 504 --> 1.3, 484.444 --> 1.33333, 498.462 --> 1.53846, 468.182 --> 1.63636, 433.714 --> 1.57143, 453.636 --> 1.45455, 454.688 --> 1.9375, 408 --> 2.22222, 412.615 --> 3, 466.594 --> 5.96875, 387.692 --> 2.38462, 404.625 --> 3.225, 375 --> 2.5625, 361.875 --> 2.375, 327.6 --> 1.8, 354.675 --> 4.77108, 350.98 --> 3.2549, 2.41667 --> 2.41667, 1.5 --> 1.5, 1.8 --> 1.8, 2.70968 --> 2.6129, 2.82759 --> 2.75862, 1.16667 --> 1.16667, 1.33333 --> 1.33333, 1.16667 --> 1.16667, 1.42857 --> 1.42857, 1.66667 --> 1.66667, 1.55556 --> 1.55556, 1.83333 --> 1.83333, 1.6 --> 1.6, 1.92857 --> 1.92857, 2.5 --> 2.5, 2.22222 --> 2.22222, 5.68333 --> 5.15, 2 --> 2, 3.02941 --> 3.02941, 2.73333 --> 2.73333, 2.53333 --> 2.53333, 2 --> 2, 4.5 --> 3.4125, 3.32 --> 3.32 )
[LOG] Overall execution time: 492.776 sec CPU time.
[LOG] Overall execution time: 495 sec real time.
Synthesis time: 494.30 sec (Real time) / 491.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.18 sec (Real time) / 35.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2306 20 58 1 2204
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.123639 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 130 new AND gates.
[LOG] Size before ABC: 151 AND gates.
[LOG] Size after ABC: 128 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.109846/0 sec (0.010212/0 sec, 0.010134/0 sec, 0.005727/0 sec, 0.008317/0 sec, 0.007892/0 sec, 0.003381/0 sec, 0.011384/0 sec, 0.014727/0 sec, 0.010375/0 sec, 0.008009/0 sec, 0.010429/0 sec, 0.009259/0 sec )
[LOG] Nr of iterations: 97 (18, 19, 3, 2, 8, 7, 14, 15, 2, 1, 7, 1 )
[LOG] Total clause computation time: 0.026807/0 sec (0.002665/0.002665 sec, 0.00267/0.00267 sec, 0.001634/0.001634 sec, 0.001802/0.001802 sec, 0.00294/0.00294 sec, 0.00076/0.00076 sec, 0.003422/0.003422 sec, 0.003639/0.003639 sec, 0.004093/0.004093 sec, 1e-06/1e-06 sec, 0.002049/0.002049 sec, 0.001132/0.001132 sec )
[LOG] Total clause minimization time: 0.074654/0 sec (0.00657/0.00657 sec, 0.006532/0.006532 sec, 0.003172/0.003172 sec, 0.00561/0.00561 sec, 0.004029/0.004029 sec, 0.001705/0.001705 sec, 0.007473/0.007473 sec, 0.010587/0.010587 sec, 0.005843/0.005843 sec, 0.007553/0.007553 sec, 0.007897/0.007897 sec, 0.007683/0.007683 sec )
[LOG] Total clause size reduction: 6545 --> 218 (2312 --> 51, 2304 --> 49, 222 --> 4, 125 --> 0, 756 --> 16, 732 --> 11, 36 --> 32, 37 --> 34, 4 --> 4, 0 --> 0, 16 --> 16, 1 --> 1 )
[LOG] Average clause size reduction: 67.4742 --> 2.24742 (128.444 --> 2.83333, 121.263 --> 2.57895, 74 --> 1.33333, 62.5 --> 0, 94.5 --> 2, 104.571 --> 1.57143, 2.57143 --> 2.28571, 2.46667 --> 2.26667, 2 --> 2, 0 --> 0, 2.28571 --> 2.28571, 1 --> 1 )
[LOG] Overall execution time: 0.12543 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 303 5 23 1 271
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.375257 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 249 new AND gates.
[LOG] Size before ABC: 286 AND gates.
[LOG] Size after ABC: 249 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.349148/1 sec (0.018447/0 sec, 0.01965/0 sec, 0.007598/0 sec, 0.01009/0 sec, 0.00661/0 sec, 0.039854/0 sec, 0.003546/0 sec, 0.037125/0 sec, 0.038452/1 sec, 0.028255/0 sec, 0.026247/0 sec, 0.033381/0 sec, 0.046207/0 sec, 0.033686/0 sec )
[LOG] Nr of iterations: 175 (19, 22, 5, 5, 6, 32, 5, 18, 20, 3, 4, 5, 28, 3 )
[LOG] Total clause computation time: 0.080688/0 sec (0.004568/0.004568 sec, 0.004183/0.004183 sec, 0.002957/0.002957 sec, 0.001477/0.001477 sec, 0.001224/0.001224 sec, 0.011176/0.011176 sec, 0.000627/0.000627 sec, 0.010804/0.010804 sec, 0.011768/0.011768 sec, 0.006911/0.006911 sec, 0.005789/0.005789 sec, 0.001472/0.001472 sec, 0.011064/0.011064 sec, 0.006668/0.006668 sec )
[LOG] Total clause minimization time: 0.253701/1 sec (0.012547/0.012547 sec, 0.014199/0.014199 sec, 0.003418/0.003418 sec, 0.007392/0.007392 sec, 0.004101/0.004101 sec, 0.027205/0.027205 sec, 0.001519/0.001519 sec, 0.025526/0.025526 sec, 0.025865/0.025865 sec, 0.020616/0.020616 sec, 0.019671/0.019671 sec, 0.031113/0.031113 sec, 0.034278/0.034278 sec, 0.026251/0.026251 sec )
[LOG] Total clause size reduction: 12965 --> 440 (3114 --> 58, 3465 --> 63, 576 --> 7, 528 --> 6, 645 --> 6, 3937 --> 89, 488 --> 8, 58 --> 55, 58 --> 52, 4 --> 4, 6 --> 6, 6 --> 6, 75 --> 75, 5 --> 5 )
[LOG] Average clause size reduction: 74.0857 --> 2.51429 (163.895 --> 3.05263, 157.5 --> 2.86364, 115.2 --> 1.4, 105.6 --> 1.2, 107.5 --> 1, 123.031 --> 2.78125, 97.6 --> 1.6, 3.22222 --> 3.05556, 2.9 --> 2.6, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.2 --> 1.2, 2.67857 --> 2.67857, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.3774 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.70 sec (Real time) / 0.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 462 6 26 1 423
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.04066 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 227 new AND gates.
[LOG] Size before ABC: 269 AND gates.
[LOG] Size after ABC: 227 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.98556/1 sec (0.029207/0 sec, 0.040667/0 sec, 0.020829/0 sec, 0.013643/0 sec, 0.033783/0 sec, 0.021834/0 sec, 0.119866/0 sec, 0.074725/0 sec, 0.005805/0 sec, 0.062565/0 sec, 0.070651/0 sec, 0.07268/0 sec, 0.07058/0 sec, 0.077798/0 sec, 0.072623/1 sec, 0.080999/0 sec, 0.072308/0 sec, 0.044997/0 sec )
[LOG] Nr of iterations: 184 (21, 29, 7, 4, 8, 8, 6, 23, 5, 14, 17, 4, 3, 4, 6, 4, 17, 4 )
[LOG] Total clause computation time: 0.190824/0 sec (0.006317/0.006317 sec, 0.010947/0.010947 sec, 0.00443/0.00443 sec, 0.001317/0.001317 sec, 0.003447/0.003447 sec, 0.003671/0.003671 sec, 0.01945/0.01945 sec, 0.022543/0.022543 sec, 0.000787/0.000787 sec, 0.018874/0.018874 sec, 0.019271/0.019271 sec, 0.012457/0.012457 sec, 0.007499/0.007499 sec, 0.00965/0.00965 sec, 0.009207/0.009207 sec, 0.009882/0.009882 sec, 0.025753/0.025753 sec, 0.005322/0.005322 sec )
[LOG] Total clause minimization time: 0.767657/1 sec (0.020895/0.020895 sec, 0.027831/0.027831 sec, 0.014589/0.014589 sec, 0.010609/0.010609 sec, 0.028402/0.028402 sec, 0.016421/0.016421 sec, 0.098571/0.098571 sec, 0.050031/0.050031 sec, 0.003004/0.003004 sec, 0.042608/0.042608 sec, 0.050216/0.050216 sec, 0.059171/0.059171 sec, 0.061973/0.061973 sec, 0.067024/0.067024 sec, 0.062288/0.062288 sec, 0.07009/0.07009 sec, 0.045323/0.045323 sec, 0.038611/0.038611 sec )
[LOG] Total clause size reduction: 18681 --> 499 (4280 --> 77, 5964 --> 112, 1068 --> 15, 513 --> 5, 1239 --> 19, 1015 --> 18, 720 --> 12, 3146 --> 62, 552 --> 9, 44 --> 36, 52 --> 46, 6 --> 6, 5 --> 5, 7 --> 7, 14 --> 14, 7 --> 7, 40 --> 40, 9 --> 9 )
[LOG] Average clause size reduction: 101.527 --> 2.71196 (203.81 --> 3.66667, 205.655 --> 3.86207, 152.571 --> 2.14286, 128.25 --> 1.25, 154.875 --> 2.375, 126.875 --> 2.25, 120 --> 2, 136.783 --> 2.69565, 110.4 --> 1.8, 3.14286 --> 2.57143, 3.05882 --> 2.70588, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.75 --> 1.75, 2.33333 --> 2.33333, 1.75 --> 1.75, 2.35294 --> 2.35294, 2.25 --> 2.25 )
[LOG] Overall execution time: 1.04329 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.22 sec (Real time) / 1.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.47 sec (Real time) / 1.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 481 7 30 1 435
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.54875 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 473 new AND gates.
[LOG] Size before ABC: 536 AND gates.
[LOG] Size after ABC: 472 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.47879/1 sec (0.003546/0 sec, 0.008327/0 sec, 0.045292/0 sec, 0.01663/0 sec, 0.014649/0 sec, 0.012973/0 sec, 0.071432/0 sec, 0.043226/0 sec, 0.127303/0 sec, 0.119224/0 sec, 0.099742/0 sec, 0.082837/0 sec, 0.113706/0 sec, 0.082848/0 sec, 0.106164/1 sec, 0.106693/0 sec, 0.092751/0 sec, 0.104531/0 sec, 0.102068/0 sec, 0.124846/0 sec )
[LOG] Nr of iterations: 336 (2, 8, 33, 6, 6, 5, 23, 13, 53, 35, 1, 4, 26, 5, 4, 3, 20, 11, 47, 31 )
[LOG] Total clause computation time: 0.253407/0 sec (0.00021/0.00021 sec, 0.001582/0.001582 sec, 0.009188/0.009188 sec, 0.001532/0.001532 sec, 0.001499/0.001499 sec, 0.001078/0.001078 sec, 0.016244/0.016244 sec, 0.013999/0.013999 sec, 0.020352/0.020352 sec, 0.023134/0.023134 sec, 0.013702/0.013702 sec, 0.020812/0.020812 sec, 0.018701/0.018701 sec, 0.006366/0.006366 sec, 0.011578/0.011578 sec, 0.01114/0.01114 sec, 0.018808/0.018808 sec, 0.029608/0.029608 sec, 0.014358/0.014358 sec, 0.019516/0.019516 sec )
[LOG] Total clause minimization time: 1.19057/1 sec (0.001385/0.001385 sec, 0.005059/0.005059 sec, 0.03414/0.03414 sec, 0.013183/0.013183 sec, 0.01123/0.01123 sec, 0.009983/0.009983 sec, 0.053029/0.053029 sec, 0.027034/0.027034 sec, 0.10432/0.10432 sec, 0.093447/0.093447 sec, 0.084791/0.084791 sec, 0.060649/0.060649 sec, 0.093468/0.093468 sec, 0.075188/0.075188 sec, 0.093306/0.093306 sec, 0.094187/0.094187 sec, 0.072546/0.072546 sec, 0.073579/0.073579 sec, 0.086206/0.086206 sec, 0.103836/0.103836 sec )
[LOG] Total clause size reduction: 32939 --> 1014 (286 --> 1, 1911 --> 15, 7136 --> 111, 1060 --> 7, 990 --> 12, 752 --> 6, 4510 --> 104, 2364 --> 50, 8164 --> 192, 5304 --> 96, 1 --> 1, 6 --> 6, 70 --> 67, 7 --> 7, 7 --> 7, 4 --> 4, 86 --> 62, 42 --> 36, 157 --> 148, 82 --> 82 )
[LOG] Average clause size reduction: 98.0327 --> 3.01786 (143 --> 0.5, 238.875 --> 1.875, 216.242 --> 3.36364, 176.667 --> 1.16667, 165 --> 2, 150.4 --> 1.2, 196.087 --> 4.52174, 181.846 --> 3.84615, 154.038 --> 3.62264, 151.543 --> 2.74286, 1 --> 1, 1.5 --> 1.5, 2.69231 --> 2.57692, 1.4 --> 1.4, 1.75 --> 1.75, 1.33333 --> 1.33333, 4.3 --> 3.1, 3.81818 --> 3.27273, 3.34043 --> 3.14894, 2.64516 --> 2.64516 )
[LOG] Overall execution time: 1.55167 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.76 sec (Real time) / 1.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.31 sec (Real time) / 2.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 768 8 33 1 718
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 3.92509 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 675 new AND gates.
[LOG] Size before ABC: 804 AND gates.
[LOG] Size after ABC: 673 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.81013/4 sec (0.005355/0 sec, 0.008543/0 sec, 0.051794/0 sec, 0.020807/0 sec, 0.017968/0 sec, 0.018006/0 sec, 0.029825/0 sec, 0.108147/0 sec, 0.126808/0 sec, 0.380203/1 sec, 0.408853/0 sec, 0.313323/0 sec, 0.141082/1 sec, 0.140782/0 sec, 0.176971/0 sec, 0.213705/0 sec, 0.235364/0 sec, 0.189847/1 sec, 0.206738/0 sec, 0.165578/0 sec, 0.214613/0 sec, 0.278704/0 sec, 0.174462/1 sec, 0.182655/0 sec )
[LOG] Nr of iterations: 470 (3, 5, 33, 7, 10, 5, 7, 27, 35, 76, 33, 13, 2, 1, 31, 6, 9, 4, 6, 25, 32, 58, 32, 10 )
[LOG] Total clause computation time: 0.493263/1 sec (0.0005/0.0005 sec, 0.00105/0.00105 sec, 0.013652/0.013652 sec, 0.002415/0.002415 sec, 0.002549/0.002549 sec, 0.001553/0.001553 sec, 0.001989/0.001989 sec, 0.027097/0.027097 sec, 0.031581/0.031581 sec, 0.059507/0.059507 sec, 0.034093/0.034093 sec, 0.024782/0.024782 sec, 0.027181/0.027181 sec, 0.02687/0.02687 sec, 0.017384/0.017384 sec, 0.015092/0.015092 sec, 0.017196/0.017196 sec, 0.01435/0.01435 sec, 0.013886/0.013886 sec, 0.034366/0.034366 sec, 0.044933/0.044933 sec, 0.037379/0.037379 sec, 0.027113/0.027113 sec, 0.016745/0.016745 sec )
[LOG] Total clause minimization time: 3.25651/3 sec (0.002382/0.002382 sec, 0.005349/0.005349 sec, 0.035672/0.035672 sec, 0.016016/0.016016 sec, 0.013009/0.013009 sec, 0.01399/0.01399 sec, 0.025397/0.025397 sec, 0.078255/0.078255 sec, 0.092177/0.092177 sec, 0.316928/0.316928 sec, 0.371118/0.371118 sec, 0.284887/0.284887 sec, 0.111951/0.111951 sec, 0.111836/0.111836 sec, 0.157323/0.157323 sec, 0.19646/0.19646 sec, 0.215946/0.215946 sec, 0.173457/0.173457 sec, 0.190781/0.190781 sec, 0.128683/0.128683 sec, 0.167295/0.167295 sec, 0.238761/0.238761 sec, 0.144928/0.144928 sec, 0.163913/0.163913 sec )
[LOG] Total clause size reduction: 51814 --> 1608 (660 --> 4, 1252 --> 15, 8384 --> 84, 1482 --> 7, 2187 --> 14, 876 --> 7, 1332 --> 10, 6344 --> 100, 8024 --> 173, 12975 --> 425, 5504 --> 82, 2052 --> 30, 4 --> 4, 1 --> 1, 80 --> 78, 7 --> 7, 14 --> 14, 7 --> 7, 10 --> 9, 92 --> 84, 153 --> 134, 272 --> 217, 82 --> 82, 20 --> 20 )
[LOG] Average clause size reduction: 110.243 --> 3.42128 (220 --> 1.33333, 250.4 --> 3, 254.061 --> 2.54545, 211.714 --> 1, 218.7 --> 1.4, 175.2 --> 1.4, 190.286 --> 1.42857, 234.963 --> 3.7037, 229.257 --> 4.94286, 170.724 --> 5.59211, 166.788 --> 2.48485, 157.846 --> 2.30769, 2 --> 2, 1 --> 1, 2.58065 --> 2.51613, 1.16667 --> 1.16667, 1.55556 --> 1.55556, 1.75 --> 1.75, 1.66667 --> 1.5, 3.68 --> 3.36, 4.78125 --> 4.1875, 4.68966 --> 3.74138, 2.5625 --> 2.5625, 2 --> 2 )
[LOG] Overall execution time: 3.92867 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.17 sec (Real time) / 4.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.30 sec (Real time) / 5.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1013 9 37 1 957
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 10.9488 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 851 new AND gates.
[LOG] Size before ABC: 1048 AND gates.
[LOG] Size after ABC: 850 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.7386/11 sec (0.009699/0 sec, 0.014295/0 sec, 0.103749/0 sec, 0.030357/0 sec, 0.040436/0 sec, 0.038169/0 sec, 0.048191/0 sec, 0.058691/0 sec, 0.168221/0 sec, 0.282447/1 sec, 0.738298/0 sec, 1.01582/1 sec, 1.09434/1 sec, 0.44178/1 sec, 0.640492/0 sec, 0.521073/1 sec, 0.561459/1 sec, 0.610112/0 sec, 0.603871/1 sec, 0.659399/0 sec, 0.539683/1 sec, 0.502398/0 sec, 0.536955/1 sec, 0.616799/1 sec, 0.482925/0 sec, 0.378993/1 sec )
[LOG] Nr of iterations: 698 (5, 8, 37, 6, 9, 11, 8, 5, 27, 33, 71, 169, 25, 2, 7, 31, 5, 8, 9, 5, 2, 21, 30, 56, 87, 21 )
[LOG] Total clause computation time: 1.5859/2 sec (0.001186/0.001186 sec, 0.001991/0.001991 sec, 0.022509/0.022509 sec, 0.0025/0.0025 sec, 0.003911/0.003911 sec, 0.005655/0.005655 sec, 0.002722/0.002722 sec, 0.002349/0.002349 sec, 0.047771/0.047771 sec, 0.081243/0.081243 sec, 0.102393/0.102393 sec, 0.160066/0.160066 sec, 0.213517/0.213517 sec, 0.053542/0.053542 sec, 0.14818/0.14818 sec, 0.053762/0.053762 sec, 0.028374/0.028374 sec, 0.038973/0.038973 sec, 0.040562/0.040562 sec, 0.073461/0.073461 sec, 0.032091/0.032091 sec, 0.140068/0.140068 sec, 0.103434/0.103434 sec, 0.067534/0.067534 sec, 0.091071/0.091071 sec, 0.067039/0.067039 sec )
[LOG] Total clause minimization time: 9.05122/8 sec (0.00476/0.00476 sec, 0.008977/0.008977 sec, 0.077621/0.077621 sec, 0.024291/0.024291 sec, 0.03309/0.03309 sec, 0.028913/0.028913 sec, 0.041949/0.041949 sec, 0.052739/0.052739 sec, 0.116584/0.116584 sec, 0.196925/0.196925 sec, 0.630893/0.630893 sec, 0.848276/0.848276 sec, 0.874813/0.874813 sec, 0.38484/0.38484 sec, 0.488891/0.488891 sec, 0.463572/0.463572 sec, 0.529778/0.529778 sec, 0.567667/0.567667 sec, 0.559785/0.559785 sec, 0.582557/0.582557 sec, 0.504227/0.504227 sec, 0.358713/0.358713 sec, 0.429811/0.429811 sec, 0.54533/0.54533 sec, 0.387391/0.387391 sec, 0.308825/0.308825 sec )
[LOG] Total clause size reduction: 85391 --> 2955 (1500 --> 8, 2478 --> 22, 10260 --> 120, 1375 --> 8, 2096 --> 16, 2600 --> 19, 1799 --> 11, 984 --> 10, 6162 --> 124, 7328 --> 166, 12810 --> 311, 30576 --> 1183, 4344 --> 67, 2 --> 2, 22 --> 22, 92 --> 89, 8 --> 8, 16 --> 15, 15 --> 15, 7 --> 7, 4 --> 4, 78 --> 73, 146 --> 106, 205 --> 198, 430 --> 297, 54 --> 54 )
[LOG] Average clause size reduction: 122.337 --> 4.23352 (300 --> 1.6, 309.75 --> 2.75, 277.297 --> 3.24324, 229.167 --> 1.33333, 232.889 --> 1.77778, 236.364 --> 1.72727, 224.875 --> 1.375, 196.8 --> 2, 228.222 --> 4.59259, 222.061 --> 5.0303, 180.423 --> 4.38028, 180.923 --> 7, 173.76 --> 2.68, 1 --> 1, 3.14286 --> 3.14286, 2.96774 --> 2.87097, 1.6 --> 1.6, 2 --> 1.875, 1.66667 --> 1.66667, 1.4 --> 1.4, 2 --> 2, 3.71429 --> 3.47619, 4.86667 --> 3.53333, 3.66071 --> 3.53571, 4.94253 --> 3.41379, 2.57143 --> 2.57143 )
[LOG] Overall execution time: 10.9532 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.24 sec (Real time) / 11.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.84 sec (Real time) / 5.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1235 10 40 1 1173
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 12.2989 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1275 new AND gates.
[LOG] Size before ABC: 1605 AND gates.
[LOG] Size after ABC: 1274 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 12.0909/12 sec (0.008019/0 sec, 0.012318/0 sec, 0.068743/0 sec, 0.042841/0 sec, 0.040962/0 sec, 0.04376/0 sec, 0.059096/0 sec, 0.073586/1 sec, 0.233943/0 sec, 0.061019/0 sec, 0.237939/0 sec, 0.665349/1 sec, 0.851101/1 sec, 0.939275/1 sec, 0.593029/0 sec, 0.797096/1 sec, 0.585386/0 sec, 0.509477/1 sec, 0.600366/1 sec, 0.681527/0 sec, 0.671174/1 sec, 0.573299/1 sec, 0.529608/0 sec, 0.500722/1 sec, 0.75161/0 sec, 0.780352/1 sec, 0.704716/1 sec, 0.47456/0 sec )
[LOG] Nr of iterations: 769 (2, 7, 26, 9, 16, 12, 18, 8, 38, 6, 30, 115, 120, 12, 1, 6, 25, 6, 14, 8, 15, 7, 36, 4, 29, 95, 94, 10 )
[LOG] Total clause computation time: 1.87517/3 sec (0.000374/0.000374 sec, 0.001873/0.001873 sec, 0.012625/0.012625 sec, 0.00651/0.00651 sec, 0.005692/0.005692 sec, 0.008929/0.008929 sec, 0.007793/0.007793 sec, 0.00328/0.00328 sec, 0.063811/0.063811 sec, 0.003883/0.003883 sec, 0.084966/0.084966 sec, 0.10314/0.10314 sec, 0.145969/0.145969 sec, 0.167244/0.167244 sec, 0.081399/0.081399 sec, 0.135217/0.135217 sec, 0.04134/0.04134 sec, 0.021974/0.021974 sec, 0.021254/0.021254 sec, 0.027236/0.027236 sec, 0.045824/0.045824 sec, 0.050388/0.050388 sec, 0.111241/0.111241 sec, 0.040388/0.040388 sec, 0.156444/0.156444 sec, 0.171862/0.171862 sec, 0.189305/0.189305 sec, 0.165214/0.165214 sec )
[LOG] Total clause minimization time: 10.106/9 sec (0.004103/0.004103 sec, 0.007189/0.007189 sec, 0.05269/0.05269 sec, 0.032992/0.032992 sec, 0.031847/0.031847 sec, 0.031494/0.031494 sec, 0.047841/0.047841 sec, 0.066808/0.066808 sec, 0.166036/0.166036 sec, 0.053283/0.053283 sec, 0.148628/0.148628 sec, 0.556334/0.556334 sec, 0.698264/0.698264 sec, 0.766075/0.766075 sec, 0.508688/0.508688 sec, 0.658131/0.658131 sec, 0.540292/0.540292 sec, 0.484136/0.484136 sec, 0.575597/0.575597 sec, 0.650675/0.650675 sec, 0.621734/0.621734 sec, 0.519286/0.519286 sec, 0.414601/0.414601 sec, 0.456925/0.456925 sec, 0.591218/0.591218 sec, 0.603915/0.603915 sec, 0.511018/0.511018 sec, 0.306166/0.306166 sec )
[LOG] Total clause size reduction: 95200 --> 3643 (416 --> 1, 2346 --> 19, 7825 --> 73, 2440 --> 17, 4485 --> 35, 3036 --> 23, 4471 --> 33, 1743 --> 11, 9546 --> 218, 1105 --> 7, 7250 --> 152, 22914 --> 780, 23800 --> 786, 2189 --> 39, 1 --> 1, 19 --> 19, 73 --> 71, 10 --> 10, 25 --> 25, 13 --> 13, 27 --> 27, 11 --> 11, 205 --> 162, 5 --> 5, 152 --> 140, 537 --> 466, 524 --> 467, 32 --> 32 )
[LOG] Average clause size reduction: 123.797 --> 4.73732 (208 --> 0.5, 335.143 --> 2.71429, 300.962 --> 2.80769, 271.111 --> 1.88889, 280.312 --> 2.1875, 253 --> 1.91667, 248.389 --> 1.83333, 217.875 --> 1.375, 251.211 --> 5.73684, 184.167 --> 1.16667, 241.667 --> 5.06667, 199.252 --> 6.78261, 198.333 --> 6.55, 182.417 --> 3.25, 1 --> 1, 3.16667 --> 3.16667, 2.92 --> 2.84, 1.66667 --> 1.66667, 1.78571 --> 1.78571, 1.625 --> 1.625, 1.8 --> 1.8, 1.57143 --> 1.57143, 5.69444 --> 4.5, 1.25 --> 1.25, 5.24138 --> 4.82759, 5.65263 --> 4.90526, 5.57447 --> 4.96809, 3.2 --> 3.2 )
[LOG] Overall execution time: 12.3036 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.65 sec (Real time) / 12.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.62 sec (Real time) / 10.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1700 11 43 1 1633
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 13.3834 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1061 new AND gates.
[LOG] Size before ABC: 1266 AND gates.
[LOG] Size after ABC: 1060 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.0859/13 sec (0.009521/0 sec, 0.011625/0 sec, 0.119582/0 sec, 0.088782/0 sec, 0.044364/0 sec, 0.039912/0 sec, 0.075097/0 sec, 0.054049/0 sec, 0.289563/1 sec, 0.080931/0 sec, 0.299805/0 sec, 0.155934/0 sec, 0.523831/1 sec, 0.820935/1 sec, 0.978231/1 sec, 0.588954/0 sec, 0.682378/1 sec, 0.697565/1 sec, 0.540996/0 sec, 0.786184/1 sec, 0.56172/0 sec, 0.637994/1 sec, 0.571554/1 sec, 0.503632/0 sec, 0.448512/1 sec, 0.648516/0 sec, 0.694194/1 sec, 0.689708/1 sec, 0.885959/1 sec, 0.555894/0 sec )
[LOG] Nr of iterations: 774 (4, 5, 51, 6, 11, 8, 7, 9, 34, 5, 37, 11, 90, 91, 56, 1, 2, 41, 4, 6, 7, 6, 6, 32, 4, 35, 10, 67, 82, 46 )
[LOG] Total clause computation time: 1.45643/3 sec (0.000936/0.000936 sec, 0.001723/0.001723 sec, 0.023406/0.023406 sec, 0.00344/0.00344 sec, 0.005885/0.005885 sec, 0.005187/0.005187 sec, 0.003905/0.003905 sec, 0.004152/0.004152 sec, 0.067216/0.067216 sec, 0.002256/0.002256 sec, 0.055377/0.055377 sec, 0.019817/0.019817 sec, 0.079437/0.079437 sec, 0.126012/0.126012 sec, 0.109648/0.109648 sec, 0.073599/0.073599 sec, 0.160507/0.160507 sec, 0.046687/0.046687 sec, 0.019489/0.019489 sec, 0.027775/0.027775 sec, 0.019845/0.019845 sec, 0.039145/0.039145 sec, 0.03336/0.03336 sec, 0.117441/0.117441 sec, 0.020725/0.020725 sec, 0.132295/0.132295 sec, 0.030918/0.030918 sec, 0.050725/0.050725 sec, 0.096551/0.096551 sec, 0.078967/0.078967 sec )
[LOG] Total clause minimization time: 11.4956/10 sec (0.004148/0.004148 sec, 0.006151/0.006151 sec, 0.091887/0.091887 sec, 0.081308/0.081308 sec, 0.034214/0.034214 sec, 0.030381/0.030381 sec, 0.066856/0.066856 sec, 0.045479/0.045479 sec, 0.217495/0.217495 sec, 0.073957/0.073957 sec, 0.239229/0.239229 sec, 0.1316/0.1316 sec, 0.438183/0.438183 sec, 0.68801/0.68801 sec, 0.861515/0.861515 sec, 0.51207/0.51207 sec, 0.518008/0.518008 sec, 0.646578/0.646578 sec, 0.517643/0.517643 sec, 0.754732/0.754732 sec, 0.538027/0.538027 sec, 0.594978/0.594978 sec, 0.534422/0.534422 sec, 0.381935/0.381935 sec, 0.423921/0.423921 sec, 0.511981/0.511981 sec, 0.659377/0.659377 sec, 0.634296/0.634296 sec, 0.784607/0.784607 sec, 0.472577/0.472577 sec )
[LOG] Total clause size reduction: 104791 --> 2690 (1374 --> 5, 1716 --> 6, 17050 --> 164, 1655 --> 8, 3200 --> 17, 2205 --> 11, 1752 --> 10, 2312 --> 13, 10659 --> 180, 1072 --> 7, 9288 --> 182, 2340 --> 18, 18690 --> 425, 18810 --> 392, 11440 --> 168, 1 --> 1, 2 --> 2, 113 --> 111, 5 --> 5, 8 --> 8, 11 --> 11, 10 --> 10, 9 --> 9, 165 --> 125, 7 --> 7, 170 --> 136, 18 --> 18, 248 --> 235, 337 --> 282, 124 --> 124 )
[LOG] Average clause size reduction: 135.389 --> 3.47545 (343.5 --> 1.25, 343.2 --> 1.2, 334.314 --> 3.21569, 275.833 --> 1.33333, 290.909 --> 1.54545, 275.625 --> 1.375, 250.286 --> 1.42857, 256.889 --> 1.44444, 313.5 --> 5.29412, 214.4 --> 1.4, 251.027 --> 4.91892, 212.727 --> 1.63636, 207.667 --> 4.72222, 206.703 --> 4.30769, 204.286 --> 3, 1 --> 1, 1 --> 1, 2.7561 --> 2.70732, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.57143 --> 1.57143, 1.66667 --> 1.66667, 1.5 --> 1.5, 5.15625 --> 3.90625, 1.75 --> 1.75, 4.85714 --> 3.88571, 1.8 --> 1.8, 3.70149 --> 3.50746, 4.10976 --> 3.43902, 2.69565 --> 2.69565 )
[LOG] Overall execution time: 13.3889 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.70 sec (Real time) / 13.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.36 sec (Real time) / 10.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1528 12 46 1 1456
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 30.8863 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 1502 new AND gates.
[LOG] Size before ABC: 1857 AND gates.
[LOG] Size after ABC: 1500 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 30.4161/30 sec (0.012379/0 sec, 0.014833/0 sec, 0.164832/0 sec, 0.071019/0 sec, 0.111651/0 sec, 0.070963/0 sec, 0.067527/0 sec, 0.075341/0 sec, 0.44916/1 sec, 0.129739/0 sec, 0.606522/0 sec, 0.111584/1 sec, 0.158591/0 sec, 3.21904/3 sec, 2.48733/2 sec, 2.48119/3 sec, 2.98776/3 sec, 0.893578/1 sec, 0.977847/1 sec, 0.928561/1 sec, 1.20437/1 sec, 0.979649/1 sec, 0.928082/1 sec, 1.08531/1 sec, 0.897217/1 sec, 1.07704/1 sec, 1.12528/1 sec, 0.873246/1 sec, 1.08356/1 sec, 0.9489/1 sec, 1.08309/1 sec, 0.912703/1 sec, 0.852716/1 sec, 1.34552/1 sec )
[LOG] Nr of iterations: 1071 (3, 4, 39, 14, 14, 16, 8, 5, 53, 6, 47, 4, 13, 168, 103, 80, 24, 1, 1, 28, 13, 6, 12, 7, 4, 48, 5, 43, 3, 7, 106, 97, 72, 17 )
[LOG] Total clause computation time: 2.89349/3 sec (0.000838/0.000838 sec, 0.001248/0.001248 sec, 0.032397/0.032397 sec, 0.005974/0.005974 sec, 0.014146/0.014146 sec, 0.007251/0.007251 sec, 0.004082/0.004082 sec, 0.003472/0.003472 sec, 0.109662/0.109662 sec, 0.002646/0.002646 sec, 0.139139/0.139139 sec, 0.003622/0.003622 sec, 0.008872/0.008872 sec, 0.368007/0.368007 sec, 0.193237/0.193237 sec, 0.198989/0.198989 sec, 0.143521/0.143521 sec, 0.102326/0.102326 sec, 0.269891/0.269891 sec, 0.0474/0.0474 sec, 0.031501/0.031501 sec, 0.044664/0.044664 sec, 0.056201/0.056201 sec, 0.085527/0.085527 sec, 0.04451/0.04451 sec, 0.235176/0.235176 sec, 0.04072/0.04072 sec, 0.160635/0.160635 sec, 0.020329/0.020329 sec, 0.061159/0.061159 sec, 0.175491/0.175491 sec, 0.104952/0.104952 sec, 0.112924/0.112924 sec, 0.062981/0.062981 sec )
[LOG] Total clause minimization time: 27.2945/27 sec (0.005705/0.005705 sec, 0.008395/0.008395 sec, 0.126784/0.126784 sec, 0.059505/0.059505 sec, 0.091782/0.091782 sec, 0.058197/0.058197 sec, 0.05799/0.05799 sec, 0.066157/0.066157 sec, 0.332872/0.332872 sec, 0.120875/0.120875 sec, 0.460051/0.460051 sec, 0.101157/0.101157 sec, 0.142944/0.142944 sec, 2.84043/2.84043 sec, 2.28413/2.28413 sec, 2.27143/2.27143 sec, 2.83423/2.83423 sec, 0.786283/0.786283 sec, 0.701495/0.701495 sec, 0.874574/0.874574 sec, 1.16697/1.16697 sec, 0.929184/0.929184 sec, 0.865854/0.865854 sec, 0.993701/0.993701 sec, 0.846328/0.846328 sec, 0.834329/0.834329 sec, 1.07885/1.07885 sec, 0.705833/0.705833 sec, 1.05684/1.05684 sec, 0.881731/0.881731 sec, 0.899523/0.899523 sec, 0.800334/0.800334 sec, 0.733167/0.733167 sec, 1.27689/1.27689 sec )
[LOG] Total clause size reduction: 158717 --> 4732 (1026 --> 3, 1440 --> 9, 14706 --> 107, 4823 --> 20, 4823 --> 43, 5175 --> 30, 2401 --> 13, 1268 --> 6, 18356 --> 334, 1485 --> 8, 13846 --> 297, 810 --> 4, 3120 --> 25, 37742 --> 1397, 22950 --> 444, 17696 --> 290, 5129 --> 51, 1 --> 1, 1 --> 1, 62 --> 62, 20 --> 18, 7 --> 7, 20 --> 20, 13 --> 12, 6 --> 6, 270 --> 220, 8 --> 7, 255 --> 202, 4 --> 4, 13 --> 11, 578 --> 481, 395 --> 331, 235 --> 235, 33 --> 33 )
[LOG] Average clause size reduction: 148.195 --> 4.4183 (342 --> 1, 360 --> 2.25, 377.077 --> 2.74359, 344.5 --> 1.42857, 344.5 --> 3.07143, 323.438 --> 1.875, 300.125 --> 1.625, 253.6 --> 1.2, 346.34 --> 6.30189, 247.5 --> 1.33333, 294.596 --> 6.31915, 202.5 --> 1, 240 --> 1.92308, 224.655 --> 8.31548, 222.816 --> 4.31068, 221.2 --> 3.625, 213.708 --> 2.125, 1 --> 1, 1 --> 1, 2.21429 --> 2.21429, 1.53846 --> 1.38462, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 1.85714 --> 1.71429, 1.5 --> 1.5, 5.625 --> 4.58333, 1.6 --> 1.4, 5.93023 --> 4.69767, 1.33333 --> 1.33333, 1.85714 --> 1.57143, 5.45283 --> 4.53774, 4.07216 --> 3.41237, 3.26389 --> 3.26389, 1.94118 --> 1.94118 )
[LOG] Overall execution time: 30.8929 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.32 sec (Real time) / 31.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.90 sec (Real time) / 15.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2023 13 50 1 1945
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 19.562 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 888 new AND gates.
[LOG] Size before ABC: 1054 AND gates.
[LOG] Size after ABC: 888 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.9925/20 sec (0.149235/1 sec, 0.140976/0 sec, 0.010945/0 sec, 0.260468/0 sec, 0.265857/0 sec, 0.08793/0 sec, 0.115119/1 sec, 0.087672/0 sec, 0.272249/0 sec, 0.188561/0 sec, 0.122687/0 sec, 0.173072/0 sec, 0.223484/1 sec, 0.246537/0 sec, 0.282981/0 sec, 0.877471/1 sec, 2.00959/2 sec, 1.57794/2 sec, 0.647009/0 sec, 0.605868/1 sec, 0.496474/0 sec, 0.60889/1 sec, 0.517335/1 sec, 0.522894/0 sec, 0.692787/1 sec, 0.587697/0 sec, 0.758475/1 sec, 0.664453/1 sec, 0.583069/0 sec, 0.768533/1 sec, 0.723183/1 sec, 0.625387/0 sec, 0.716414/1 sec, 0.721576/1 sec, 0.989677/1 sec, 0.670026/1 sec )
[LOG] Nr of iterations: 675 (6, 10, 4, 36, 37, 9, 7, 15, 10, 13, 13, 13, 19, 13, 13, 80, 44, 38, 5, 8, 2, 15, 25, 8, 5, 14, 7, 10, 11, 9, 16, 10, 11, 65, 41, 33 )
[LOG] Total clause computation time: 3.2112/3 sec (0.005476/0.005476 sec, 0.09442/0.09442 sec, 0.001123/0.001123 sec, 0.075843/0.075843 sec, 0.056083/0.056083 sec, 0.005828/0.005828 sec, 0.009148/0.009148 sec, 0.007575/0.007575 sec, 0.006865/0.006865 sec, 0.018938/0.018938 sec, 0.028818/0.028818 sec, 0.026451/0.026451 sec, 0.045983/0.045983 sec, 0.022128/0.022128 sec, 0.01544/0.01544 sec, 0.253779/0.253779 sec, 0.158477/0.158477 sec, 0.243933/0.243933 sec, 0.470841/0.470841 sec, 0.498688/0.498688 sec, 0.071762/0.071762 sec, 0.126617/0.126617 sec, 0.11929/0.11929 sec, 0.018602/0.018602 sec, 0.053063/0.053063 sec, 0.025738/0.025738 sec, 0.032442/0.032442 sec, 0.022194/0.022194 sec, 0.028267/0.028267 sec, 0.022759/0.022759 sec, 0.01445/0.01445 sec, 0.0203/0.0203 sec, 0.028476/0.028476 sec, 0.275812/0.275812 sec, 0.200916/0.200916 sec, 0.104676/0.104676 sec )
[LOG] Total clause minimization time: 15.5598/17 sec (0.137794/0.137794 sec, 0.04081/0.04081 sec, 0.003881/0.003881 sec, 0.178105/0.178105 sec, 0.202792/0.202792 sec, 0.075811/0.075811 sec, 0.099459/0.099459 sec, 0.073558/0.073558 sec, 0.258864/0.258864 sec, 0.163089/0.163089 sec, 0.087136/0.087136 sec, 0.139824/0.139824 sec, 0.170385/0.170385 sec, 0.217236/0.217236 sec, 0.259329/0.259329 sec, 0.615245/0.615245 sec, 1.84299/1.84299 sec, 1.32515/1.32515 sec, 0.171477/0.171477 sec, 0.101371/0.101371 sec, 0.418659/0.418659 sec, 0.476597/0.476597 sec, 0.392656/0.392656 sec, 0.499108/0.499108 sec, 0.634642/0.634642 sec, 0.556713/0.556713 sec, 0.721218/0.721218 sec, 0.636974/0.636974 sec, 0.549774/0.549774 sec, 0.740849/0.740849 sec, 0.703343/0.703343 sec, 0.599761/0.599761 sec, 0.681812/0.681812 sec, 0.43966/0.43966 sec, 0.783521/0.783521 sec, 0.560205/0.560205 sec )
[LOG] Total clause size reduction: 117143 --> 2278 (2440 --> 10, 4383 --> 21, 1650 --> 4, 17500 --> 264, 18180 --> 213, 2816 --> 13, 2124 --> 13, 4774 --> 24, 2853 --> 27, 3636 --> 35, 3492 --> 28, 3348 --> 38, 4788 --> 40, 3036 --> 33, 3060 --> 29, 19197 --> 335, 10234 --> 200, 8769 --> 116, 10 --> 10, 17 --> 17, 2 --> 2, 51 --> 47, 88 --> 73, 13 --> 13, 8 --> 8, 24 --> 24, 10 --> 10, 21 --> 21, 23 --> 22, 18 --> 18, 31 --> 31, 23 --> 23, 24 --> 24, 223 --> 223, 185 --> 177, 92 --> 92 )
[LOG] Average clause size reduction: 173.545 --> 3.37481 (406.667 --> 1.66667, 438.3 --> 2.1, 412.5 --> 1, 486.111 --> 7.33333, 491.351 --> 5.75676, 312.889 --> 1.44444, 303.429 --> 1.85714, 318.267 --> 1.6, 285.3 --> 2.7, 279.692 --> 2.69231, 268.615 --> 2.15385, 257.538 --> 2.92308, 252 --> 2.10526, 233.538 --> 2.53846, 235.385 --> 2.23077, 239.963 --> 4.1875, 232.591 --> 4.54545, 230.763 --> 3.05263, 2 --> 2, 2.125 --> 2.125, 1 --> 1, 3.4 --> 3.13333, 3.52 --> 2.92, 1.625 --> 1.625, 1.6 --> 1.6, 1.71429 --> 1.71429, 1.42857 --> 1.42857, 2.1 --> 2.1, 2.09091 --> 2, 2 --> 2, 1.9375 --> 1.9375, 2.3 --> 2.3, 2.18182 --> 2.18182, 3.43077 --> 3.43077, 4.5122 --> 4.31707, 2.78788 --> 2.78788 )
[LOG] Overall execution time: 19.5692 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.88 sec (Real time) / 19.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.63 sec (Real time) / 6.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1448 14 53 1 1363
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 26.7299 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 756 new AND gates.
[LOG] Size before ABC: 915 AND gates.
[LOG] Size after ABC: 755 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.9059/26 sec (0.40506/0 sec, 0.279014/0 sec, 0.016536/0 sec, 0.386298/1 sec, 0.364635/0 sec, 0.101921/0 sec, 0.144197/0 sec, 0.149592/0 sec, 0.095054/1 sec, 0.127781/0 sec, 0.103268/0 sec, 0.213294/0 sec, 0.19557/0 sec, 0.172028/0 sec, 0.304735/1 sec, 0.164516/0 sec, 0.758745/1 sec, 3.19877/3 sec, 2.42813/2 sec, 0.702122/1 sec, 0.775306/1 sec, 0.704605/0 sec, 0.715839/1 sec, 0.751961/1 sec, 0.661145/1 sec, 0.773912/0 sec, 0.768615/1 sec, 0.94549/1 sec, 0.786068/1 sec, 0.916006/1 sec, 1.20895/1 sec, 1.00474/1 sec, 1.0071/1 sec, 0.927941/1 sec, 0.714217/1 sec, 0.890226/1 sec, 1.23662/1 sec, 0.805884/1 sec )
[LOG] Nr of iterations: 673 (11, 2, 4, 31, 35, 7, 13, 9, 10, 15, 9, 16, 8, 22, 18, 14, 70, 58, 48, 7, 1, 1, 14, 18, 6, 12, 5, 8, 13, 7, 14, 7, 21, 17, 12, 54, 20, 36 )
[LOG] Total clause computation time: 4.30733/5 sec (0.143631/0.143631 sec, 0.243621/0.243621 sec, 0.001418/0.001418 sec, 0.101209/0.101209 sec, 0.062302/0.062302 sec, 0.003645/0.003645 sec, 0.019425/0.019425 sec, 0.005774/0.005774 sec, 0.005154/0.005154 sec, 0.01166/0.01166 sec, 0.022466/0.022466 sec, 0.011783/0.011783 sec, 0.035409/0.035409 sec, 0.035916/0.035916 sec, 0.047872/0.047872 sec, 0.04318/0.04318 sec, 0.174625/0.174625 sec, 0.410047/0.410047 sec, 0.231575/0.231575 sec, 0.591197/0.591197 sec, 0.584494/0.584494 sec, 0.079731/0.079731 sec, 0.131592/0.131592 sec, 0.160442/0.160442 sec, 0.028513/0.028513 sec, 0.0262/0.0262 sec, 0.023493/0.023493 sec, 0.02133/0.02133 sec, 0.028899/0.028899 sec, 0.029597/0.029597 sec, 0.052689/0.052689 sec, 0.028319/0.028319 sec, 0.027025/0.027025 sec, 0.037961/0.037961 sec, 0.022095/0.022095 sec, 0.335116/0.335116 sec, 0.253088/0.253088 sec, 0.234835/0.234835 sec )
[LOG] Total clause minimization time: 21.3391/21 sec (0.254309/0.254309 sec, 0.028758/0.028758 sec, 0.008337/0.008337 sec, 0.277938/0.277938 sec, 0.295482/0.295482 sec, 0.091398/0.091398 sec, 0.117703/0.117703 sec, 0.13672/0.13672 sec, 0.082921/0.082921 sec, 0.109189/0.109189 sec, 0.073328/0.073328 sec, 0.194103/0.194103 sec, 0.152789/0.152789 sec, 0.12824/0.12824 sec, 0.249815/0.249815 sec, 0.113474/0.113474 sec, 0.575179/0.575179 sec, 2.7794/2.7794 sec, 2.18494/2.18494 sec, 0.105638/0.105638 sec, 0.185129/0.185129 sec, 0.619095/0.619095 sec, 0.5782/0.5782 sec, 0.584989/0.584989 sec, 0.626904/0.626904 sec, 0.741952/0.741952 sec, 0.739787/0.739787 sec, 0.917861/0.917861 sec, 0.751287/0.751287 sec, 0.880429/0.880429 sec, 1.14932/1.14932 sec, 0.970915/0.970915 sec, 0.974261/0.974261 sec, 0.883722/0.883722 sec, 0.6861/0.6861 sec, 0.548532/0.548532 sec, 0.977857/0.977857 sec, 0.563072/0.563072 sec )
[LOG] Total clause size reduction: 129353 --> 2145 (5220 --> 27, 521 --> 1, 1770 --> 5, 16320 --> 190, 18224 --> 207, 2304 --> 9, 4632 --> 18, 2960 --> 13, 3231 --> 30, 4690 --> 26, 2664 --> 18, 4665 --> 28, 2093 --> 13, 6216 --> 49, 4811 --> 46, 3562 --> 34, 18078 --> 313, 14649 --> 270, 12032 --> 158, 15 --> 14, 1 --> 1, 1 --> 1, 37 --> 36, 63 --> 55, 9 --> 9, 18 --> 18, 7 --> 7, 13 --> 13, 22 --> 22, 13 --> 13, 25 --> 25, 13 --> 13, 49 --> 49, 46 --> 46, 27 --> 27, 191 --> 191, 70 --> 59, 91 --> 91 )
[LOG] Average clause size reduction: 192.204 --> 3.18722 (474.545 --> 2.45455, 260.5 --> 0.5, 442.5 --> 1.25, 526.452 --> 6.12903, 520.686 --> 5.91429, 329.143 --> 1.28571, 356.308 --> 1.38462, 328.889 --> 1.44444, 323.1 --> 3, 312.667 --> 1.73333, 296 --> 2, 291.562 --> 1.75, 261.625 --> 1.625, 282.545 --> 2.22727, 267.278 --> 2.55556, 254.429 --> 2.42857, 258.257 --> 4.47143, 252.569 --> 4.65517, 250.667 --> 3.29167, 2.14286 --> 2, 1 --> 1, 1 --> 1, 2.64286 --> 2.57143, 3.5 --> 3.05556, 1.5 --> 1.5, 1.5 --> 1.5, 1.4 --> 1.4, 1.625 --> 1.625, 1.69231 --> 1.69231, 1.85714 --> 1.85714, 1.78571 --> 1.78571, 1.85714 --> 1.85714, 2.33333 --> 2.33333, 2.70588 --> 2.70588, 2.25 --> 2.25, 3.53704 --> 3.53704, 3.5 --> 2.95, 2.52778 --> 2.52778 )
[LOG] Overall execution time: 26.7379 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.04 sec (Real time) / 26.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.38 sec (Real time) / 4.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1355 15 56 1 1266
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 41.6639 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Final circuit size: 1144 new AND gates.
[LOG] Size before ABC: 1355 AND gates.
[LOG] Size after ABC: 1144 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 40.917/41 sec (0.028279/0 sec, 0.230753/1 sec, 0.019743/0 sec, 0.556099/0 sec, 0.425168/1 sec, 0.146075/0 sec, 0.20174/0 sec, 0.18428/0 sec, 0.278877/0 sec, 0.214844/1 sec, 0.142886/0 sec, 0.307789/0 sec, 0.138736/0 sec, 0.525788/1 sec, 0.302308/0 sec, 0.334051/0 sec, 1.37362/2 sec, 0.532532/0 sec, 3.78851/4 sec, 3.21693/3 sec, 1.32761/2 sec, 0.965413/1 sec, 0.993073/1 sec, 1.32092/1 sec, 1.05405/1 sec, 1.4325/1 sec, 1.63995/2 sec, 1.40687/1 sec, 1.39759/2 sec, 1.17183/1 sec, 1.29348/1 sec, 1.39033/2 sec, 1.42576/1 sec, 1.26994/1 sec, 1.52713/2 sec, 1.38879/1 sec, 1.46934/2 sec, 1.56049/1 sec, 1.48305/2 sec, 2.4499/2 sec )
[LOG] Nr of iterations: 913 (8, 2, 5, 37, 37, 8, 18, 8, 15, 11, 14, 21, 16, 22, 18, 19, 116, 56, 50, 42, 7, 1, 2, 28, 23, 6, 14, 7, 13, 10, 11, 16, 13, 21, 15, 17, 75, 54, 21, 36 )
[LOG] Total clause computation time: 6.96438/7 sec (0.003223/0.003223 sec, 0.21437/0.21437 sec, 0.002083/0.002083 sec, 0.088156/0.088156 sec, 0.10538/0.10538 sec, 0.010842/0.010842 sec, 0.009984/0.009984 sec, 0.007023/0.007023 sec, 0.016055/0.016055 sec, 0.013415/0.013415 sec, 0.025353/0.025353 sec, 0.042798/0.042798 sec, 0.032262/0.032262 sec, 0.042226/0.042226 sec, 0.029381/0.029381 sec, 0.024103/0.024103 sec, 0.270711/0.270711 sec, 0.066791/0.066791 sec, 0.434344/0.434344 sec, 0.556382/0.556382 sec, 1.14649/1.14649 sec, 0.816046/0.816046 sec, 0.123531/0.123531 sec, 0.237154/0.237154 sec, 0.274929/0.274929 sec, 0.040964/0.040964 sec, 0.034118/0.034118 sec, 0.033059/0.033059 sec, 0.0539/0.0539 sec, 0.046418/0.046418 sec, 0.030056/0.030056 sec, 0.054912/0.054912 sec, 0.06193/0.06193 sec, 0.050548/0.050548 sec, 0.052491/0.052491 sec, 0.044077/0.044077 sec, 0.511635/0.511635 sec, 0.05946/0.05946 sec, 0.41771/0.41771 sec, 0.880072/0.880072 sec )
[LOG] Total clause minimization time: 33.625/34 sec (0.017467/0.017467 sec, 0.009258/0.009258 sec, 0.010044/0.010044 sec, 0.459399/0.459399 sec, 0.31092/0.31092 sec, 0.12711/0.12711 sec, 0.183891/0.183891 sec, 0.169076/0.169076 sec, 0.254918/0.254918 sec, 0.192981/0.192981 sec, 0.109061/0.109061 sec, 0.256228/0.256228 sec, 0.097587/0.097587 sec, 0.474495/0.474495 sec, 0.263817/0.263817 sec, 0.300691/0.300691 sec, 1.09148/1.09148 sec, 0.454863/0.454863 sec, 3.34311/3.34311 sec, 2.64817/2.64817 sec, 0.174944/0.174944 sec, 0.142153/0.142153 sec, 0.862439/0.862439 sec, 1.07637/1.07637 sec, 0.771721/0.771721 sec, 1.38455/1.38455 sec, 1.59855/1.59855 sec, 1.36635/1.36635 sec, 1.33631/1.33631 sec, 1.11786/1.11786 sec, 1.25687/1.25687 sec, 1.32788/1.32788 sec, 1.35626/1.35626 sec, 1.21224/1.21224 sec, 1.46714/1.46714 sec, 1.33709/1.33709 sec, 0.948746/0.948746 sec, 1.49315/1.49315 sec, 1.05773/1.05773 sec, 1.56211/1.56211 sec )
[LOG] Total clause size reduction: 174474 --> 3179 (3906 --> 15, 557 --> 1, 2528 --> 7, 20808 --> 304, 20772 --> 235, 2835 --> 12, 6902 --> 32, 2751 --> 12, 5166 --> 21, 3550 --> 18, 4459 --> 30, 6620 --> 56, 4935 --> 41, 6447 --> 44, 4998 --> 39, 5058 --> 46, 32200 --> 572, 14905 --> 181, 13034 --> 243, 10865 --> 170, 15 --> 15, 1 --> 1, 2 --> 2, 167 --> 120, 77 --> 72, 10 --> 10, 23 --> 23, 12 --> 12, 18 --> 18, 18 --> 18, 20 --> 20, 30 --> 30, 24 --> 24, 44 --> 44, 31 --> 31, 39 --> 39, 271 --> 249, 165 --> 165, 76 --> 72, 135 --> 135 )
[LOG] Average clause size reduction: 191.1 --> 3.48193 (488.25 --> 1.875, 278.5 --> 0.5, 505.6 --> 1.4, 562.378 --> 8.21622, 561.405 --> 6.35135, 354.375 --> 1.5, 383.444 --> 1.77778, 343.875 --> 1.5, 344.4 --> 1.4, 322.727 --> 1.63636, 318.5 --> 2.14286, 315.238 --> 2.66667, 308.438 --> 2.5625, 293.045 --> 2, 277.667 --> 2.16667, 266.211 --> 2.42105, 277.586 --> 4.93103, 266.161 --> 3.23214, 260.68 --> 4.86, 258.69 --> 4.04762, 2.14286 --> 2.14286, 1 --> 1, 1 --> 1, 5.96429 --> 4.28571, 3.34783 --> 3.13043, 1.66667 --> 1.66667, 1.64286 --> 1.64286, 1.71429 --> 1.71429, 1.38462 --> 1.38462, 1.8 --> 1.8, 1.81818 --> 1.81818, 1.875 --> 1.875, 1.84615 --> 1.84615, 2.09524 --> 2.09524, 2.06667 --> 2.06667, 2.29412 --> 2.29412, 3.61333 --> 3.32, 3.05556 --> 3.05556, 3.61905 --> 3.42857, 3.75 --> 3.75 )
[LOG] Overall execution time: 41.6723 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 42.06 sec (Real time) / 41.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.59 sec (Real time) / 17.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1786 16 59 1 1691
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 46.7926 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 1159 new AND gates.
[LOG] Size before ABC: 1363 AND gates.
[LOG] Size after ABC: 1159 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 45.8106/46 sec (0.322242/0 sec, 0.118716/0 sec, 0.021286/0 sec, 0.662929/1 sec, 0.56699/0 sec, 0.158179/0 sec, 0.126533/1 sec, 0.331604/0 sec, 0.424348/0 sec, 0.355161/1 sec, 0.173188/0 sec, 0.290452/0 sec, 0.342301/1 sec, 0.427872/0 sec, 0.368344/0 sec, 0.357473/1 sec, 2.3048/2 sec, 0.498064/0 sec, 0.688455/1 sec, 4.878/5 sec, 2.8892/3 sec, 1.6429/2 sec, 1.56779/1 sec, 1.49379/2 sec, 1.03693/1 sec, 1.31778/1 sec, 1.35337/1 sec, 1.21487/2 sec, 1.38923/1 sec, 1.34421/1 sec, 1.16375/2 sec, 1.45334/1 sec, 1.51039/2 sec, 1.776/1 sec, 1.77815/2 sec, 1.27118/1 sec, 1.51095/2 sec, 1.6362/2 sec, 1.37325/1 sec, 1.40778/1 sec, 1.20764/2 sec, 1.055/1 sec )
[LOG] Nr of iterations: 1014 (8, 4, 5, 42, 45, 7, 7, 8, 15, 10, 16, 11, 19, 20, 15, 10, 178, 35, 57, 72, 38, 6, 3, 4, 16, 18, 6, 5, 7, 10, 9, 14, 8, 16, 16, 13, 8, 102, 33, 53, 17, 28 )
[LOG] Total clause computation time: 5.96566/6 sec (0.282361/0.282361 sec, 0.10102/0.10102 sec, 0.002491/0.002491 sec, 0.097156/0.097156 sec, 0.114188/0.114188 sec, 0.00622/0.00622 sec, 0.006351/0.006351 sec, 0.008773/0.008773 sec, 0.065356/0.065356 sec, 0.069278/0.069278 sec, 0.01342/0.01342 sec, 0.010394/0.010394 sec, 0.026993/0.026993 sec, 0.023149/0.023149 sec, 0.032074/0.032074 sec, 0.039653/0.039653 sec, 0.432735/0.432735 sec, 0.057221/0.057221 sec, 0.076069/0.076069 sec, 0.506993/0.506993 sec, 0.340233/0.340233 sec, 0.700093/0.700093 sec, 0.547925/0.547925 sec, 0.210083/0.210083 sec, 0.255239/0.255239 sec, 0.290666/0.290666 sec, 0.03345/0.03345 sec, 0.04326/0.04326 sec, 0.032573/0.032573 sec, 0.037418/0.037418 sec, 0.042267/0.042267 sec, 0.061066/0.061066 sec, 0.038509/0.038509 sec, 0.062767/0.062767 sec, 0.05791/0.05791 sec, 0.038927/0.038927 sec, 0.04572/0.04572 sec, 0.463231/0.463231 sec, 0.057995/0.057995 sec, 0.056087/0.056087 sec, 0.331184/0.331184 sec, 0.247162/0.247162 sec )
[LOG] Total clause minimization time: 39.4179/39 sec (0.030795/0.030795 sec, 0.008703/0.008703 sec, 0.009841/0.009841 sec, 0.555997/0.555997 sec, 0.442568/0.442568 sec, 0.142412/0.142412 sec, 0.111122/0.111122 sec, 0.313469/0.313469 sec, 0.349354/0.349354 sec, 0.275002/0.275002 sec, 0.149586/0.149586 sec, 0.269664/0.269664 sec, 0.30496/0.30496 sec, 0.393936/0.393936 sec, 0.325526/0.325526 sec, 0.30694/0.30694 sec, 1.85676/1.85676 sec, 0.428527/0.428527 sec, 0.598609/0.598609 sec, 4.35615/4.35615 sec, 2.53198/2.53198 sec, 0.933308/0.933308 sec, 1.01031/1.01031 sec, 1.275/1.275 sec, 0.772668/0.772668 sec, 1.01983/1.01983 sec, 1.31136/1.31136 sec, 1.16286/1.16286 sec, 1.34837/1.34837 sec, 1.29606/1.29606 sec, 1.11237/1.11237 sec, 1.38371/1.38371 sec, 1.46076/1.46076 sec, 1.70367/1.70367 sec, 1.71074/1.71074 sec, 1.223/1.223 sec, 1.45605/1.45605 sec, 1.16121/1.16121 sec, 1.3068/1.3068 sec, 1.34155/1.34155 sec, 0.867459/0.867459 sec, 0.798919/0.798919 sec )
[LOG] Total clause size reduction: 221919 --> 3780 (4144 --> 21, 1800 --> 6, 2688 --> 9, 25502 --> 269, 27016 --> 348, 2622 --> 9, 2628 --> 12, 2891 --> 12, 5614 --> 26, 3573 --> 15, 5925 --> 29, 3830 --> 25, 6318 --> 39, 6441 --> 47, 4578 --> 36, 2826 --> 22, 55224 --> 962, 10166 --> 121, 16240 --> 164, 20235 --> 373, 10508 --> 139, 16 --> 16, 6 --> 6, 9 --> 9, 43 --> 42, 57 --> 51, 9 --> 9, 7 --> 7, 12 --> 12, 16 --> 16, 15 --> 15, 24 --> 24, 15 --> 15, 31 --> 31, 35 --> 35, 32 --> 32, 18 --> 18, 418 --> 383, 105 --> 105, 147 --> 147, 61 --> 49, 74 --> 74 )
[LOG] Average clause size reduction: 218.855 --> 3.72781 (518 --> 2.625, 450 --> 1.5, 537.6 --> 1.8, 607.19 --> 6.40476, 600.356 --> 7.73333, 374.571 --> 1.28571, 375.429 --> 1.71429, 361.375 --> 1.5, 374.267 --> 1.73333, 357.3 --> 1.5, 370.312 --> 1.8125, 348.182 --> 2.27273, 332.526 --> 2.05263, 322.05 --> 2.35, 305.2 --> 2.4, 282.6 --> 2.2, 310.247 --> 5.40449, 290.457 --> 3.45714, 284.912 --> 2.87719, 281.042 --> 5.18056, 276.526 --> 3.65789, 2.66667 --> 2.66667, 2 --> 2, 2.25 --> 2.25, 2.6875 --> 2.625, 3.16667 --> 2.83333, 1.5 --> 1.5, 1.4 --> 1.4, 1.71429 --> 1.71429, 1.6 --> 1.6, 1.66667 --> 1.66667, 1.71429 --> 1.71429, 1.875 --> 1.875, 1.9375 --> 1.9375, 2.1875 --> 2.1875, 2.46154 --> 2.46154, 2.25 --> 2.25, 4.09804 --> 3.7549, 3.18182 --> 3.18182, 2.77358 --> 2.77358, 3.58824 --> 2.88235, 2.64286 --> 2.64286 )
[LOG] Overall execution time: 46.8021 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 47.20 sec (Real time) / 46.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.52 sec (Real time) / 14.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 1841 17 62 1 1741
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 79.2767 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 1538 new AND gates.
[LOG] Size before ABC: 1814 AND gates.
[LOG] Size after ABC: 1537 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 77.865/78 sec (0.111188/0 sec, 0.030716/0 sec, 0.035118/0 sec, 1.18977/1 sec, 0.867405/1 sec, 0.167968/0 sec, 0.248948/0 sec, 0.328102/1 sec, 0.565144/0 sec, 0.416038/1 sec, 0.240447/0 sec, 0.275607/0 sec, 0.488058/1 sec, 0.609483/0 sec, 0.426715/1 sec, 0.538505/0 sec, 2.75992/3 sec, 0.690855/1 sec, 2.02334/2 sec, 0.984587/1 sec, 5.68685/5 sec, 6.26078/7 sec, 2.71171/2 sec, 2.601/3 sec, 2.57372/2 sec, 2.59197/3 sec, 1.99929/2 sec, 2.64141/3 sec, 2.52998/2 sec, 2.52619/3 sec, 3.0339/3 sec, 2.29579/2 sec, 2.45501/3 sec, 2.26231/2 sec, 2.57446/2 sec, 2.03298/3 sec, 2.67479/2 sec, 2.124/2 sec, 2.50183/3 sec, 2.72411/3 sec, 2.11334/2 sec, 2.24359/2 sec, 1.67117/2 sec, 2.03694/2 sec )
[LOG] Nr of iterations: 1265 (14, 3, 8, 50, 38, 8, 12, 9, 16, 15, 11, 15, 15, 24, 16, 19, 192, 43, 60, 12, 93, 57, 10, 2, 1, 32, 27, 7, 7, 8, 11, 11, 9, 12, 13, 19, 13, 15, 130, 32, 58, 11, 63, 44 )
[LOG] Total clause computation time: 8.69661/14 sec (0.059853/0.059853 sec, 0.003888/0.003888 sec, 0.004044/0.004044 sec, 0.206572/0.206572 sec, 0.161506/0.161506 sec, 0.006474/0.006474 sec, 0.014501/0.014501 sec, 0.009169/0.009169 sec, 0.05652/0.05652 sec, 0.034318/0.034318 sec, 0.038348/0.038348 sec, 0.059312/0.059312 sec, 0.075507/0.075507 sec, 0.050454/0.050454 sec, 0.057718/0.057718 sec, 0.031954/0.031954 sec, 0.431502/0.431502 sec, 0.068667/0.068667 sec, 0.174705/0.174705 sec, 0.095252/0.095252 sec, 0.500585/0.500585 sec, 1.17225/1.17225 sec, 1.00988/1.00988 sec, 0.814084/0.814084 sec, 0.29488/0.29488 sec, 0.48785/0.48785 sec, 0.416985/0.416985 sec, 0.036256/0.036256 sec, 0.091361/0.091361 sec, 0.032974/0.032974 sec, 0.050177/0.050177 sec, 0.074224/0.074224 sec, 0.064056/0.064056 sec, 0.08383/0.08383 sec, 0.074361/0.074361 sec, 0.073796/0.073796 sec, 0.089025/0.089025 sec, 0.063621/0.063621 sec, 0.591964/0.591964 sec, 0.074769/0.074769 sec, 0.121793/0.121793 sec, 0.046355/0.046355 sec, 0.242756/0.242756 sec, 0.54852/0.54852 sec )
[LOG] Total clause minimization time: 68.5806/63 sec (0.039638/0.039638 sec, 0.015469/0.015469 sec, 0.019049/0.019049 sec, 0.970508/0.970508 sec, 0.691981/0.691981 sec, 0.148767/0.148767 sec, 0.221822/0.221822 sec, 0.306111/0.306111 sec, 0.4958/0.4958 sec, 0.368396/0.368396 sec, 0.188801/0.188801 sec, 0.202914/0.202914 sec, 0.398912/0.398912 sec, 0.544762/0.544762 sec, 0.352406/0.352406 sec, 0.4924/0.4924 sec, 2.30937/2.30937 sec, 0.604929/0.604929 sec, 1.83195/1.83195 sec, 0.871371/0.871371 sec, 5.16586/5.16586 sec, 5.06914/5.06914 sec, 1.69064/1.69064 sec, 1.77451/1.77451 sec, 2.2673/2.2673 sec, 2.09035/2.09035 sec, 1.56989/1.56989 sec, 2.59287/2.59287 sec, 2.42708/2.42708 sec, 2.48174/2.48174 sec, 2.97229/2.97229 sec, 2.20991/2.20991 sec, 2.37874/2.37874 sec, 2.16601/2.16601 sec, 2.48868/2.48868 sec, 1.94781/1.94781 sec, 2.57378/2.57378 sec, 2.04883/2.04883 sec, 1.89471/1.89471 sec, 2.6371/2.6371 sec, 1.97925/1.97925 sec, 2.18648/2.18648 sec, 1.41617/1.41617 sec, 1.47607/1.47607 sec )
[LOG] Total clause size reduction: 266979 --> 4581 (8138 --> 40, 1250 --> 4, 4984 --> 15, 28910 --> 311, 21534 --> 178, 3199 --> 10, 5038 --> 20, 3464 --> 14, 6465 --> 37, 5992 --> 48, 3950 --> 22, 5502 --> 31, 5194 --> 29, 8257 --> 85, 5205 --> 36, 6030 --> 49, 63794 --> 1145, 13482 --> 128, 18172 --> 183, 3289 --> 25, 27048 --> 414, 16408 --> 231, 26 --> 26, 4 --> 4, 1 --> 1, 104 --> 95, 82 --> 73, 10 --> 9, 9 --> 9, 14 --> 14, 18 --> 18, 18 --> 17, 18 --> 17, 21 --> 20, 24 --> 24, 45 --> 44, 28 --> 28, 31 --> 31, 583 --> 476, 75 --> 75, 177 --> 175, 25 --> 24, 216 --> 201, 145 --> 145 )
[LOG] Average clause size reduction: 211.051 --> 3.62134 (581.286 --> 2.85714, 416.667 --> 1.33333, 623 --> 1.875, 578.2 --> 6.22, 566.684 --> 4.68421, 399.875 --> 1.25, 419.833 --> 1.66667, 384.889 --> 1.55556, 404.062 --> 2.3125, 399.467 --> 3.2, 359.091 --> 2, 366.8 --> 2.06667, 346.267 --> 1.93333, 344.042 --> 3.54167, 325.312 --> 2.25, 317.368 --> 2.57895, 332.26 --> 5.96354, 313.535 --> 2.97674, 302.867 --> 3.05, 274.083 --> 2.08333, 290.839 --> 4.45161, 287.86 --> 4.05263, 2.6 --> 2.6, 2 --> 2, 1 --> 1, 3.25 --> 2.96875, 3.03704 --> 2.7037, 1.42857 --> 1.28571, 1.28571 --> 1.28571, 1.75 --> 1.75, 1.63636 --> 1.63636, 1.63636 --> 1.54545, 2 --> 1.88889, 1.75 --> 1.66667, 1.84615 --> 1.84615, 2.36842 --> 2.31579, 2.15385 --> 2.15385, 2.06667 --> 2.06667, 4.48462 --> 3.66154, 2.34375 --> 2.34375, 3.05172 --> 3.01724, 2.27273 --> 2.18182, 3.42857 --> 3.19048, 3.29545 --> 3.29545 )
[LOG] Overall execution time: 79.2879 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 79.80 sec (Real time) / 79.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 61.89 sec (Real time) / 61.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2259 18 65 1 2155
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 145.783 sec CPU time.
[LOG] Relation determinization time: 146 sec real time.
[LOG] Final circuit size: 2882 new AND gates.
[LOG] Size before ABC: 3610 AND gates.
[LOG] Size after ABC: 2882 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 144.276/144 sec (0.039699/0 sec, 0.035798/0 sec, 0.029874/0 sec, 0.98209/1 sec, 0.843622/1 sec, 0.120543/0 sec, 0.513012/0 sec, 0.636356/1 sec, 0.574092/1 sec, 0.355093/0 sec, 0.272206/0 sec, 0.379897/1 sec, 0.309879/0 sec, 0.427613/0 sec, 0.316263/1 sec, 0.336919/0 sec, 2.00204/2 sec, 0.700685/1 sec, 0.918219/1 sec, 0.529494/0 sec, 0.920862/1 sec, 7.87727/8 sec, 11.0505/11 sec, 4.95172/5 sec, 5.61419/6 sec, 3.94361/4 sec, 4.82594/5 sec, 3.89348/3 sec, 5.55847/6 sec, 5.21835/5 sec, 5.74974/6 sec, 4.75806/5 sec, 5.90918/6 sec, 4.91103/5 sec, 5.76575/5 sec, 4.61205/5 sec, 4.27909/4 sec, 6.02607/6 sec, 4.78101/5 sec, 4.10231/4 sec, 5.34781/6 sec, 5.47084/5 sec, 5.59228/6 sec, 5.9506/6 sec, 4.1581/4 sec, 2.68465/2 sec )
[LOG] Nr of iterations: 1866 (8, 5, 5, 39, 57, 9, 9, 13, 12, 19, 9, 9, 18, 15, 15, 15, 108, 47, 53, 18, 22, 450, 98, 5, 3, 2, 14, 21, 6, 8, 11, 11, 17, 8, 7, 14, 11, 14, 11, 76, 43, 49, 17, 15, 362, 88 )
[LOG] Total clause computation time: 15.7129/14 sec (0.004645/0.004645 sec, 0.002751/0.002751 sec, 0.002915/0.002915 sec, 0.190369/0.190369 sec, 0.190641/0.190641 sec, 0.006355/0.006355 sec, 0.018855/0.018855 sec, 0.014737/0.014737 sec, 0.045311/0.045311 sec, 0.029527/0.029527 sec, 0.041559/0.041559 sec, 0.025482/0.025482 sec, 0.045313/0.045313 sec, 0.068185/0.068185 sec, 0.064456/0.064456 sec, 0.046805/0.046805 sec, 0.292272/0.292272 sec, 0.072223/0.072223 sec, 0.085895/0.085895 sec, 0.094393/0.094393 sec, 0.088219/0.088219 sec, 0.937399/0.937399 sec, 2.41875/2.41875 sec, 1.4293/1.4293 sec, 1.34815/1.34815 sec, 0.635731/0.635731 sec, 1.13957/1.13957 sec, 0.932262/0.932262 sec, 0.149966/0.149966 sec, 0.112482/0.112482 sec, 0.241095/0.241095 sec, 0.057723/0.057723 sec, 0.147621/0.147621 sec, 0.09266/0.09266 sec, 0.198295/0.198295 sec, 0.088996/0.088996 sec, 0.136835/0.136835 sec, 0.095486/0.095486 sec, 0.302394/0.302394 sec, 1.46756/1.46756 sec, 0.140378/0.140378 sec, 0.169794/0.169794 sec, 0.123592/0.123592 sec, 0.276264/0.276264 sec, 0.909889/0.909889 sec, 0.729809/0.729809 sec )
[LOG] Total clause minimization time: 127.871/130 sec (0.023685/0.023685 sec, 0.022139/0.022139 sec, 0.016246/0.016246 sec, 0.779349/0.779349 sec, 0.639931/0.639931 sec, 0.101722/0.101722 sec, 0.481488/0.481488 sec, 0.608886/0.608886 sec, 0.515688/0.515688 sec, 0.312451/0.312451 sec, 0.217463/0.217463 sec, 0.341072/0.341072 sec, 0.2509/0.2509 sec, 0.347891/0.347891 sec, 0.238093/0.238093 sec, 0.276251/0.276251 sec, 1.694/1.694 sec, 0.612459/0.612459 sec, 0.816971/0.816971 sec, 0.418874/0.418874 sec, 0.816085/0.816085 sec, 6.90796/6.90796 sec, 8.60454/8.60454 sec, 3.5112/3.5112 sec, 4.25172/4.25172 sec, 3.29413/3.29413 sec, 3.67249/3.67249 sec, 2.94665/2.94665 sec, 5.39506/5.39506 sec, 5.0914/5.0914 sec, 5.49398/5.49398 sec, 4.68501/4.68501 sec, 5.7471/5.7471 sec, 4.80275/4.80275 sec, 5.55262/5.55262 sec, 4.50842/4.50842 sec, 4.12712/4.12712 sec, 5.91576/5.91576 sec, 4.46372/4.46372 sec, 2.61867/2.61867 sec, 5.19093/5.19093 sec, 5.28495/5.28495 sec, 5.45318/5.45318 sec, 5.65939/5.65939 sec, 3.2197/3.2197 sec, 1.94065/1.94065 sec )
[LOG] Total clause size reduction: 391884 --> 9594 (4620 --> 20, 2636 --> 9, 3008 --> 6, 26524 --> 257, 38640 --> 391, 3912 --> 13, 3920 --> 13, 5580 --> 21, 4983 --> 17, 8280 --> 37, 3416 --> 14, 3320 --> 15, 7191 --> 41, 5614 --> 34, 5306 --> 28, 5138 --> 35, 39055 --> 640, 16238 --> 144, 17680 --> 169, 5559 --> 44, 6678 --> 60, 140537 --> 3871, 30264 --> 411, 9 --> 9, 6 --> 6, 2 --> 2, 38 --> 37, 60 --> 57, 8 --> 8, 13 --> 13, 18 --> 18, 17 --> 17, 33 --> 33, 14 --> 14, 11 --> 11, 27 --> 27, 20 --> 20, 28 --> 28, 23 --> 23, 333 --> 317, 114 --> 114, 137 --> 137, 44 --> 41, 35 --> 35, 2458 --> 2000, 337 --> 337 )
[LOG] Average clause size reduction: 210.013 --> 5.14148 (577.5 --> 2.5, 527.2 --> 1.8, 601.6 --> 1.2, 680.103 --> 6.58974, 677.895 --> 6.85965, 434.667 --> 1.44444, 435.556 --> 1.44444, 429.231 --> 1.61538, 415.25 --> 1.41667, 435.789 --> 1.94737, 379.556 --> 1.55556, 368.889 --> 1.66667, 399.5 --> 2.27778, 374.267 --> 2.26667, 353.733 --> 1.86667, 342.533 --> 2.33333, 361.62 --> 5.92593, 345.489 --> 3.06383, 333.585 --> 3.18868, 308.833 --> 2.44444, 303.545 --> 2.72727, 312.304 --> 8.60222, 308.816 --> 4.19388, 1.8 --> 1.8, 2 --> 2, 1 --> 1, 2.71429 --> 2.64286, 2.85714 --> 2.71429, 1.33333 --> 1.33333, 1.625 --> 1.625, 1.63636 --> 1.63636, 1.54545 --> 1.54545, 1.94118 --> 1.94118, 1.75 --> 1.75, 1.57143 --> 1.57143, 1.92857 --> 1.92857, 1.81818 --> 1.81818, 2 --> 2, 2.09091 --> 2.09091, 4.38158 --> 4.17105, 2.65116 --> 2.65116, 2.79592 --> 2.79592, 2.58824 --> 2.41176, 2.33333 --> 2.33333, 6.79006 --> 5.52486, 3.82955 --> 3.82955 )
[LOG] Overall execution time: 145.795 sec CPU time.
[LOG] Overall execution time: 146 sec real time.
Synthesis time: 146.56 sec (Real time) / 146.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.22 sec (Real time) / 1.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 59.62 sec (Real time) / 59.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3644 19 68 1 3534
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 108.721 sec CPU time.
[LOG] Relation determinization time: 109 sec real time.
[LOG] Final circuit size: 1644 new AND gates.
[LOG] Size before ABC: 1941 AND gates.
[LOG] Size after ABC: 1643 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 106.723/107 sec (0.442962/0 sec, 0.067479/0 sec, 0.036817/0 sec, 0.900737/1 sec, 0.852104/1 sec, 0.199477/0 sec, 0.474483/1 sec, 0.568427/0 sec, 0.428079/1 sec, 0.321883/0 sec, 0.28823/0 sec, 0.336963/1 sec, 0.403964/0 sec, 0.346814/1 sec, 0.344044/0 sec, 0.503186/0 sec, 1.56779/2 sec, 0.349462/0 sec, 0.748344/1 sec, 0.519042/1 sec, 0.79659/0 sec, 1.00663/1 sec, 5.80938/6 sec, 3.91869/4 sec, 3.66071/4 sec, 3.8715/4 sec, 2.64121/2 sec, 2.91662/3 sec, 3.12362/3 sec, 4.10094/5 sec, 3.66604/3 sec, 3.89181/4 sec, 3.1951/3 sec, 3.33415/4 sec, 4.68857/4 sec, 3.54068/4 sec, 2.66348/3 sec, 3.90097/3 sec, 3.58906/4 sec, 3.38855/3 sec, 4.73868/5 sec, 3.11061/3 sec, 3.71915/4 sec, 4.10646/4 sec, 3.22749/3 sec, 3.4502/4 sec, 3.70101/4 sec, 3.26515/3 sec )
[LOG] Nr of iterations: 1353 (7, 10, 6, 25, 27, 12, 9, 11, 15, 17, 13, 14, 10, 11, 20, 8, 100, 13, 53, 12, 19, 22, 240, 99, 6, 5, 1, 14, 19, 9, 6, 9, 13, 15, 12, 13, 9, 9, 17, 7, 74, 10, 47, 6, 14, 15, 161, 89 )
[LOG] Total clause computation time: 9.84787/6 sec (0.027703/0.027703 sec, 0.007135/0.007135 sec, 0.004181/0.004181 sec, 0.218128/0.218128 sec, 0.173179/0.173179 sec, 0.011687/0.011687 sec, 0.032638/0.032638 sec, 0.011017/0.011017 sec, 0.0211/0.0211 sec, 0.037485/0.037485 sec, 0.039837/0.039837 sec, 0.089349/0.089349 sec, 0.017884/0.017884 sec, 0.063453/0.063453 sec, 0.065099/0.065099 sec, 0.06027/0.06027 sec, 0.226856/0.226856 sec, 0.043703/0.043703 sec, 0.088279/0.088279 sec, 0.120691/0.120691 sec, 0.109162/0.109162 sec, 0.095662/0.095662 sec, 0.858418/0.858418 sec, 0.655917/0.655917 sec, 0.479848/0.479848 sec, 0.348296/0.348296 sec, 0.552883/0.552883 sec, 0.623232/0.623232 sec, 0.845213/0.845213 sec, 0.119569/0.119569 sec, 0.122323/0.122323 sec, 0.147442/0.147442 sec, 0.134667/0.134667 sec, 0.121314/0.121314 sec, 0.099202/0.099202 sec, 0.170458/0.170458 sec, 0.107917/0.107917 sec, 0.073085/0.073085 sec, 0.102594/0.102594 sec, 0.138143/0.138143 sec, 1.13753/1.13753 sec, 0.076768/0.076768 sec, 0.137574/0.137574 sec, 0.14058/0.14058 sec, 0.12124/0.12124 sec, 0.06527/0.06527 sec, 0.467018/0.467018 sec, 0.436869/0.436869 sec )
[LOG] Total clause minimization time: 96.0957/101 sec (0.401521/0.401521 sec, 0.045157/0.045157 sec, 0.018451/0.018451 sec, 0.667432/0.667432 sec, 0.663355/0.663355 sec, 0.172391/0.172391 sec, 0.426778/0.426778 sec, 0.54207/0.54207 sec, 0.3909/0.3909 sec, 0.26827/0.26827 sec, 0.234031/0.234031 sec, 0.230982/0.230982 sec, 0.370189/0.370189 sec, 0.267083/0.267083 sec, 0.262049/0.262049 sec, 0.426084/0.426084 sec, 1.3198/1.3198 sec, 0.287568/0.287568 sec, 0.641773/0.641773 sec, 0.380637/0.380637 sec, 0.667341/0.667341 sec, 0.891151/0.891151 sec, 4.92492/4.92492 sec, 3.23816/3.23816 sec, 3.16802/3.16802 sec, 3.50802/3.50802 sec, 2.07419/2.07419 sec, 2.27885/2.27885 sec, 2.26453/2.26453 sec, 3.96755/3.96755 sec, 3.52945/3.52945 sec, 3.73105/3.73105 sec, 3.04479/3.04479 sec, 3.19837/3.19837 sec, 4.57514/4.57514 sec, 3.35472/3.35472 sec, 2.53965/2.53965 sec, 3.81265/3.81265 sec, 3.47027/3.47027 sec, 3.23471/3.23471 sec, 3.58367/3.58367 sec, 3.01857/3.01857 sec, 3.56661/3.56661 sec, 3.95032/3.95032 sec, 3.09122/3.09122 sec, 3.37036/3.37036 sec, 3.21237/3.21237 sec, 2.81251/2.81251 sec )
[LOG] Total clause size reduction: 304485 --> 4829 (4164 --> 8, 6237 --> 18, 3960 --> 9, 17664 --> 183, 19110 --> 128, 5665 --> 14, 4032 --> 20, 4910 --> 17, 6846 --> 22, 7440 --> 26, 5436 --> 18, 5863 --> 24, 3951 --> 14, 4270 --> 20, 7885 --> 42, 2891 --> 18, 39897 --> 671, 4668 --> 28, 20124 --> 142, 4004 --> 56, 6138 --> 54, 7413 --> 62, 78153 --> 1295, 31948 --> 315, 8 --> 8, 5 --> 5, 1 --> 1, 46 --> 41, 55 --> 48, 10 --> 10, 11 --> 11, 14 --> 14, 20 --> 20, 22 --> 22, 18 --> 18, 24 --> 24, 14 --> 14, 16 --> 16, 34 --> 34, 18 --> 18, 358 --> 331, 20 --> 20, 117 --> 117, 14 --> 14, 34 --> 34, 32 --> 32, 693 --> 541, 232 --> 232 )
[LOG] Average clause size reduction: 225.044 --> 3.56911 (594.857 --> 1.14286, 623.7 --> 1.8, 660 --> 1.5, 706.56 --> 7.32, 707.778 --> 4.74074, 472.083 --> 1.16667, 448 --> 2.22222, 446.364 --> 1.54545, 456.4 --> 1.46667, 437.647 --> 1.52941, 418.154 --> 1.38462, 418.786 --> 1.71429, 395.1 --> 1.4, 388.182 --> 1.81818, 394.25 --> 2.1, 361.375 --> 2.25, 398.97 --> 6.71, 359.077 --> 2.15385, 379.698 --> 2.67925, 333.667 --> 4.66667, 323.053 --> 2.84211, 336.955 --> 2.81818, 325.637 --> 5.39583, 322.707 --> 3.18182, 1.33333 --> 1.33333, 1 --> 1, 1 --> 1, 3.28571 --> 2.92857, 2.89474 --> 2.52632, 1.11111 --> 1.11111, 1.83333 --> 1.83333, 1.55556 --> 1.55556, 1.53846 --> 1.53846, 1.46667 --> 1.46667, 1.5 --> 1.5, 1.84615 --> 1.84615, 1.55556 --> 1.55556, 1.77778 --> 1.77778, 2 --> 2, 2.57143 --> 2.57143, 4.83784 --> 4.47297, 2 --> 2, 2.48936 --> 2.48936, 2.33333 --> 2.33333, 2.42857 --> 2.42857, 2.13333 --> 2.13333, 4.30435 --> 3.36025, 2.60674 --> 2.60674 )
[LOG] Overall execution time: 108.734 sec CPU time.
[LOG] Overall execution time: 109 sec real time.
Synthesis time: 109.25 sec (Real time) / 108.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.65 sec (Real time) / 19.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2445 20 71 1 2331
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.115583 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 75 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.100734/0 sec (0.007138/0 sec, 0.006183/0 sec, 0.004342/0 sec, 0.012258/0 sec, 0.010938/0 sec, 0.004264/0 sec, 0.009356/0 sec, 0.008966/0 sec, 0.007953/0 sec, 0.011402/0 sec, 0.009352/0 sec, 0.008582/0 sec )
[LOG] Nr of iterations: 81 (11, 11, 4, 2, 11, 10, 6, 10, 2, 1, 5, 8 )
[LOG] Total clause computation time: 0.020743/0 sec (0.002048/0.002048 sec, 0.00219/0.00219 sec, 0.000501/0.000501 sec, 0.00116/0.00116 sec, 0.002924/0.002924 sec, 0.000969/0.000969 sec, 0.002459/0.002459 sec, 0.002646/0.002646 sec, 0.002691/0.002691 sec, 1e-06/1e-06 sec, 0.001748/0.001748 sec, 0.001406/0.001406 sec )
[LOG] Total clause minimization time: 0.071881/0 sec (0.004151/0.004151 sec, 0.003141/0.003141 sec, 0.003002/0.003002 sec, 0.010259/0.010259 sec, 0.007123/0.007123 sec, 0.002376/0.002376 sec, 0.006413/0.006413 sec, 0.005833/0.005833 sec, 0.004802/0.004802 sec, 0.01095/0.01095 sec, 0.007133/0.007133 sec, 0.006698/0.006698 sec )
[LOG] Total clause size reduction: 5085 --> 147 (1330 --> 21, 1250 --> 20, 333 --> 9, 109 --> 0, 1080 --> 23, 927 --> 20, 10 --> 9, 20 --> 19, 3 --> 3, 0 --> 0, 6 --> 6, 17 --> 17 )
[LOG] Average clause size reduction: 62.7778 --> 1.81481 (120.909 --> 1.90909, 113.636 --> 1.81818, 83.25 --> 2.25, 54.5 --> 0, 98.1818 --> 2.09091, 92.7 --> 2, 1.66667 --> 1.5, 2 --> 1.9, 1.5 --> 1.5, 0 --> 0, 1.2 --> 1.2, 2.125 --> 2.125 )
[LOG] Overall execution time: 0.117355 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 245 5 23 1 213
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.465777 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 302 new AND gates.
[LOG] Size before ABC: 337 AND gates.
[LOG] Size after ABC: 302 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.436535/1 sec (0.028404/0 sec, 0.034747/0 sec, 0.011639/0 sec, 0.010527/0 sec, 0.014054/0 sec, 0.060381/0 sec, 0.003701/0 sec, 0.046394/0 sec, 0.041052/0 sec, 0.037704/0 sec, 0.035052/0 sec, 0.030851/0 sec, 0.045712/1 sec, 0.036317/0 sec )
[LOG] Nr of iterations: 191 (27, 29, 4, 4, 6, 29, 4, 19, 27, 3, 3, 5, 28, 3 )
[LOG] Total clause computation time: 0.103212/0 sec (0.007032/0.007032 sec, 0.007198/0.007198 sec, 0.000982/0.000982 sec, 0.000625/0.000625 sec, 0.003887/0.003887 sec, 0.021266/0.021266 sec, 0.000633/0.000633 sec, 0.014032/0.014032 sec, 0.011119/0.011119 sec, 0.00747/0.00747 sec, 0.006958/0.006958 sec, 0.003385/0.003385 sec, 0.012227/0.012227 sec, 0.006398/0.006398 sec )
[LOG] Total clause minimization time: 0.317192/1 sec (0.019861/0.019861 sec, 0.026125/0.026125 sec, 0.0093/0.0093 sec, 0.008526/0.008526 sec, 0.008742/0.008742 sec, 0.037532/0.037532 sec, 0.001537/0.001537 sec, 0.031486/0.031486 sec, 0.029018/0.029018 sec, 0.029439/0.029439 sec, 0.027257/0.027257 sec, 0.026665/0.026665 sec, 0.032587/0.032587 sec, 0.029117/0.029117 sec )
[LOG] Total clause size reduction: 14437 --> 569 (4342 --> 92, 4452 --> 113, 426 --> 5, 417 --> 4, 640 --> 9, 3528 --> 85, 363 --> 7, 53 --> 52, 106 --> 92, 5 --> 5, 4 --> 4, 9 --> 9, 85 --> 85, 7 --> 7 )
[LOG] Average clause size reduction: 75.5864 --> 2.97906 (160.815 --> 3.40741, 153.517 --> 3.89655, 106.5 --> 1.25, 104.25 --> 1, 106.667 --> 1.5, 121.655 --> 2.93103, 90.75 --> 1.75, 2.78947 --> 2.73684, 3.92593 --> 3.40741, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.8 --> 1.8, 3.03571 --> 3.03571, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 0.467845 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.20 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 509 6 26 1 470
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.47916 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 330 new AND gates.
[LOG] Size before ABC: 386 AND gates.
[LOG] Size after ABC: 328 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.41322/2 sec (0.067204/0 sec, 0.080426/0 sec, 0.031894/0 sec, 0.031781/0 sec, 0.028016/0 sec, 0.018448/0 sec, 0.098068/1 sec, 0.104169/0 sec, 0.004063/0 sec, 0.098781/0 sec, 0.102457/0 sec, 0.1111/0 sec, 0.091415/0 sec, 0.102465/0 sec, 0.101767/0 sec, 0.144663/0 sec, 0.127935/1 sec, 0.068573/0 sec )
[LOG] Nr of iterations: 230 (32, 34, 7, 9, 5, 6, 7, 28, 3, 22, 24, 5, 7, 3, 5, 5, 27, 1 )
[LOG] Total clause computation time: 0.320393/1 sec (0.019793/0.019793 sec, 0.01712/0.01712 sec, 0.00159/0.00159 sec, 0.007357/0.007357 sec, 0.001562/0.001562 sec, 0.004495/0.004495 sec, 0.025335/0.025335 sec, 0.038867/0.038867 sec, 0.000812/0.000812 sec, 0.028889/0.028889 sec, 0.024728/0.024728 sec, 0.018184/0.018184 sec, 0.017378/0.017378 sec, 0.01628/0.01628 sec, 0.01854/0.01854 sec, 0.019284/0.019284 sec, 0.047352/0.047352 sec, 0.012827/0.012827 sec )
[LOG] Total clause minimization time: 1.06021/1 sec (0.045155/0.045155 sec, 0.061018/0.061018 sec, 0.028122/0.028122 sec, 0.02224/0.02224 sec, 0.024268/0.024268 sec, 0.011769/0.011769 sec, 0.070469/0.070469 sec, 0.062885/0.062885 sec, 0.001027/0.001027 sec, 0.068585/0.068585 sec, 0.076241/0.076241 sec, 0.091553/0.091553 sec, 0.072642/0.072642 sec, 0.084878/0.084878 sec, 0.081896/0.081896 sec, 0.124012/0.124012 sec, 0.079017/0.079017 sec, 0.054436/0.054436 sec )
[LOG] Total clause size reduction: 21834 --> 709 (6386 --> 136, 6534 --> 140, 1050 --> 9, 1280 --> 15, 604 --> 10, 720 --> 11, 858 --> 11, 3834 --> 91, 274 --> 3, 79 --> 70, 81 --> 79, 7 --> 7, 12 --> 12, 5 --> 5, 11 --> 11, 7 --> 7, 91 --> 91, 1 --> 1 )
[LOG] Average clause size reduction: 94.9304 --> 3.08261 (199.562 --> 4.25, 192.176 --> 4.11765, 150 --> 1.28571, 142.222 --> 1.66667, 120.8 --> 2, 120 --> 1.83333, 122.571 --> 1.57143, 136.929 --> 3.25, 91.3333 --> 1, 3.59091 --> 3.18182, 3.375 --> 3.29167, 1.4 --> 1.4, 1.71429 --> 1.71429, 1.66667 --> 1.66667, 2.2 --> 2.2, 1.4 --> 1.4, 3.37037 --> 3.37037, 1 --> 1 )
[LOG] Overall execution time: 1.48194 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.67 sec (Real time) / 1.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.18 sec (Real time) / 2.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 574 7 30 1 530
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 11.6424 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 838 new AND gates.
[LOG] Size before ABC: 977 AND gates.
[LOG] Size after ABC: 837 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.4475/12 sec (0.009445/0 sec, 0.021344/0 sec, 0.297654/1 sec, 0.15098/0 sec, 0.089058/0 sec, 0.119112/0 sec, 0.544293/1 sec, 0.5346/0 sec, 0.40732/0 sec, 0.599596/1 sec, 0.740744/1 sec, 0.879507/1 sec, 1.00991/1 sec, 0.965203/1 sec, 0.823304/1 sec, 0.876652/0 sec, 0.761179/1 sec, 0.848143/1 sec, 1.05217/1 sec, 0.717324/1 sec )
[LOG] Nr of iterations: 507 (2, 7, 54, 19, 16, 20, 37, 41, 33, 38, 1, 2, 50, 15, 12, 18, 34, 40, 32, 36 )
[LOG] Total clause computation time: 1.82589/1 sec (0.000359/0.000359 sec, 0.003564/0.003564 sec, 0.068774/0.068774 sec, 0.04585/0.04585 sec, 0.021724/0.021724 sec, 0.023745/0.023745 sec, 0.174284/0.174284 sec, 0.16296/0.16296 sec, 0.07925/0.07925 sec, 0.063355/0.063355 sec, 0.10047/0.10047 sec, 0.101119/0.101119 sec, 0.171423/0.171423 sec, 0.120103/0.120103 sec, 0.083456/0.083456 sec, 0.066285/0.066285 sec, 0.220293/0.220293 sec, 0.202766/0.202766 sec, 0.080937/0.080937 sec, 0.035169/0.035169 sec )
[LOG] Total clause minimization time: 9.5468/11 sec (0.005554/0.005554 sec, 0.014621/0.014621 sec, 0.225053/0.225053 sec, 0.101484/0.101484 sec, 0.063503/0.063503 sec, 0.091626/0.091626 sec, 0.365704/0.365704 sec, 0.366833/0.366833 sec, 0.323028/0.323028 sec, 0.531204/0.531204 sec, 0.637563/0.637563 sec, 0.775092/0.775092 sec, 0.834533/0.834533 sec, 0.841785/0.841785 sec, 0.736697/0.736697 sec, 0.807053/0.807053 sec, 0.537414/0.537414 sec, 0.641564/0.641564 sec, 0.967691/0.967691 sec, 0.678801/0.678801 sec )
[LOG] Total clause size reduction: 47868 --> 1856 (276 --> 1, 1578 --> 16, 11607 --> 236, 3762 --> 64, 2940 --> 45, 3553 --> 56, 6084 --> 183, 6440 --> 188, 4992 --> 104, 5735 --> 109, 1 --> 1, 2 --> 2, 210 --> 194, 49 --> 49, 29 --> 28, 50 --> 48, 165 --> 157, 188 --> 173, 104 --> 99, 103 --> 103 )
[LOG] Average clause size reduction: 94.4142 --> 3.66075 (138 --> 0.5, 225.429 --> 2.28571, 214.944 --> 4.37037, 198 --> 3.36842, 183.75 --> 2.8125, 177.65 --> 2.8, 164.432 --> 4.94595, 157.073 --> 4.58537, 151.273 --> 3.15152, 150.921 --> 2.86842, 1 --> 1, 1 --> 1, 4.2 --> 3.88, 3.26667 --> 3.26667, 2.41667 --> 2.33333, 2.77778 --> 2.66667, 4.85294 --> 4.61765, 4.7 --> 4.325, 3.25 --> 3.09375, 2.86111 --> 2.86111 )
[LOG] Overall execution time: 11.6463 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.91 sec (Real time) / 11.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.84 sec (Real time) / 21.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1123 8 33 1 1073
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 81.3548 sec CPU time.
[LOG] Relation determinization time: 82 sec real time.
[LOG] Final circuit size: 1691 new AND gates.
[LOG] Size before ABC: 2042 AND gates.
[LOG] Size after ABC: 1690 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 80.8285/81 sec (0.027127/0 sec, 0.018423/0 sec, 0.940564/1 sec, 0.329294/0 sec, 0.500847/0 sec, 0.338623/1 sec, 0.309172/0 sec, 2.34104/2 sec, 2.22735/3 sec, 7.78088/8 sec, 7.40576/7 sec, 6.21479/6 sec, 3.50255/4 sec, 4.56084/4 sec, 4.20418/5 sec, 4.58064/4 sec, 4.84313/5 sec, 3.41708/3 sec, 4.69942/5 sec, 4.16876/4 sec, 4.82997/5 sec, 4.76283/5 sec, 4.74888/5 sec, 4.07631/4 sec )
[LOG] Nr of iterations: 1033 (3, 2, 73, 28, 29, 21, 44, 74, 71, 156, 41, 15, 2, 1, 66, 25, 25, 18, 40, 72, 64, 114, 39, 10 )
[LOG] Total clause computation time: 11.8772/17 sec (0.00113/0.00113 sec, 0.00161/0.00161 sec, 0.257065/0.257065 sec, 0.051832/0.051832 sec, 0.068939/0.068939 sec, 0.065828/0.065828 sec, 0.087391/0.087391 sec, 0.834061/0.834061 sec, 0.570928/0.570928 sec, 2.04597/2.04597 sec, 0.273028/0.273028 sec, 0.708955/0.708955 sec, 0.721243/0.721243 sec, 0.497497/0.497497 sec, 0.841588/0.841588 sec, 0.391325/0.391325 sec, 0.531235/0.531235 sec, 0.187247/0.187247 sec, 0.372275/0.372275 sec, 0.975543/0.975543 sec, 1.27673/1.27673 sec, 0.545301/0.545301 sec, 0.216069/0.216069 sec, 0.354436/0.354436 sec )
[LOG] Total clause minimization time: 68.745/62 sec (0.019438/0.019438 sec, 0.010697/0.010697 sec, 0.676255/0.676255 sec, 0.270396/0.270396 sec, 0.424407/0.424407 sec, 0.265284/0.265284 sec, 0.213929/0.213929 sec, 1.49817/1.49817 sec, 1.64625/1.64625 sec, 5.72289/5.72289 sec, 7.12099/7.12099 sec, 5.49153/5.49153 sec, 2.77425/2.77425 sec, 4.05538/4.05538 sec, 3.35156/3.35156 sec, 4.18154/4.18154 sec, 4.30421/4.30421 sec, 3.22208/3.22208 sec, 4.32004/4.32004 sec, 3.18444/3.18444 sec, 3.54562/3.54562 sec, 4.20709/4.20709 sec, 4.525/4.525 sec, 3.7136/3.7136 sec )
[LOG] Total clause size reduction: 109723 --> 4621 (640 --> 4, 303 --> 1, 18648 --> 347, 6615 --> 84, 6524 --> 94, 4380 --> 62, 9030 --> 132, 13651 --> 430, 12530 --> 384, 26195 --> 1039, 6720 --> 131, 2338 --> 31, 4 --> 4, 1 --> 1, 297 --> 266, 71 --> 70, 76 --> 74, 53 --> 49, 114 --> 99, 419 --> 389, 328 --> 307, 641 --> 478, 126 --> 126, 19 --> 19 )
[LOG] Average clause size reduction: 106.218 --> 4.47338 (213.333 --> 1.33333, 151.5 --> 0.5, 255.452 --> 4.75342, 236.25 --> 3, 224.966 --> 3.24138, 208.571 --> 2.95238, 205.227 --> 3, 184.473 --> 5.81081, 176.479 --> 5.40845, 167.917 --> 6.66026, 163.902 --> 3.19512, 155.867 --> 2.06667, 2 --> 2, 1 --> 1, 4.5 --> 4.0303, 2.84 --> 2.8, 3.04 --> 2.96, 2.94444 --> 2.72222, 2.85 --> 2.475, 5.81944 --> 5.40278, 5.125 --> 4.79688, 5.62281 --> 4.19298, 3.23077 --> 3.23077, 1.9 --> 1.9 )
[LOG] Overall execution time: 81.361 sec CPU time.
[LOG] Overall execution time: 82 sec real time.
Synthesis time: 81.94 sec (Real time) / 81.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 77.58 sec (Real time) / 77.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2020 9 37 1 1963
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 415.664 sec CPU time.
[LOG] Relation determinization time: 419 sec real time.
[LOG] Final circuit size: 2422 new AND gates.
[LOG] Size before ABC: 2999 AND gates.
[LOG] Size after ABC: 2421 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 414.194/415 sec (0.056038/0 sec, 0.057841/0 sec, 3.91962/4 sec, 1.53625/1 sec, 1.54208/2 sec, 1.93477/2 sec, 1.34663/1 sec, 1.01311/1 sec, 11.7243/12 sec, 11.1868/11 sec, 30.8525/31 sec, 24.4771/25 sec, 24.8539/24 sec, 18.0728/19 sec, 26.995/27 sec, 24.0372/24 sec, 18.9429/19 sec, 21.0094/21 sec, 18.813/19 sec, 28.3518/28 sec, 22.9132/23 sec, 20.0125/20 sec, 28.2738/28 sec, 21.8542/22 sec, 29.1216/30 sec, 21.2956/21 sec )
[LOG] Nr of iterations: 1421 (9, 2, 65, 22, 27, 34, 25, 32, 68, 70, 130, 260, 19, 8, 1, 59, 19, 22, 26, 23, 29, 64, 64, 121, 206, 16 )
[LOG] Total clause computation time: 53.4385/54 sec (0.007482/0.007482 sec, 0.004442/0.004442 sec, 1.30668/1.30668 sec, 0.322234/0.322234 sec, 0.149863/0.149863 sec, 0.261183/0.261183 sec, 0.169613/0.169613 sec, 0.144299/0.144299 sec, 4.49733/4.49733 sec, 3.72803/3.72803 sec, 3.14265/3.14265 sec, 3.28321/3.28321 sec, 2.21933/2.21933 sec, 2.64271/2.64271 sec, 4.82009/4.82009 sec, 3.40021/3.40021 sec, 1.62262/1.62262 sec, 1.58419/1.58419 sec, 1.368/1.368 sec, 1.33216/1.33216 sec, 0.813824/0.813824 sec, 5.39499/5.39499 sec, 5.29853/5.29853 sec, 1.3185/1.3185 sec, 2.9492/2.9492 sec, 1.65711/1.65711 sec )
[LOG] Total clause minimization time: 360.259/360 sec (0.034478/0.034478 sec, 0.039753/0.039753 sec, 2.59745/2.59745 sec, 1.19648/1.19648 sec, 1.37602/1.37602 sec, 1.65693/1.65693 sec, 1.16051/1.16051 sec, 0.85214/0.85214 sec, 7.20857/7.20857 sec, 7.43929/7.43929 sec, 27.6871/27.6871 sec, 21.1656/21.1656 sec, 22.6101/22.6101 sec, 15.4138/15.4138 sec, 22.1541/22.1541 sec, 20.615/20.615 sec, 17.3015/17.3015 sec, 19.4058/19.4058 sec, 17.4272/17.4272 sec, 27.0003/27.0003 sec, 22.0816/22.0816 sec, 14.5972/14.5972 sec, 22.9556/22.9556 sec, 20.5152/20.5152 sec, 26.1471/26.1471 sec, 19.6202/19.6202 sec )
[LOG] Total clause size reduction: 158588 --> 7029 (2896 --> 16, 341 --> 1, 17920 --> 301, 5691 --> 66, 6734 --> 74, 8151 --> 93, 5616 --> 71, 6975 --> 99, 13534 --> 437, 13386 --> 462, 23607 --> 721, 47138 --> 1793, 3258 --> 51, 16 --> 16, 1 --> 1, 256 --> 237, 55 --> 53, 54 --> 54, 61 --> 59, 64 --> 63, 86 --> 82, 403 --> 371, 409 --> 352, 638 --> 563, 1255 --> 950, 43 --> 43 )
[LOG] Average clause size reduction: 111.603 --> 4.94652 (321.778 --> 1.77778, 170.5 --> 0.5, 275.692 --> 4.63077, 258.682 --> 3, 249.407 --> 2.74074, 239.735 --> 2.73529, 224.64 --> 2.84, 217.969 --> 3.09375, 199.029 --> 6.42647, 191.229 --> 6.6, 181.592 --> 5.54615, 181.3 --> 6.89615, 171.474 --> 2.68421, 2 --> 2, 1 --> 1, 4.33898 --> 4.01695, 2.89474 --> 2.78947, 2.45455 --> 2.45455, 2.34615 --> 2.26923, 2.78261 --> 2.73913, 2.96552 --> 2.82759, 6.29688 --> 5.79688, 6.39062 --> 5.5, 5.27273 --> 4.65289, 6.09223 --> 4.61165, 2.6875 --> 2.6875 )
[LOG] Overall execution time: 415.675 sec CPU time.
[LOG] Overall execution time: 419 sec real time.
Synthesis time: 418.99 sec (Real time) / 415.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.88 sec (Real time) / 0.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 177.96 sec (Real time) / 177.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2793 10 40 1 2731
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1247.65 sec CPU time.
[LOG] Relation determinization time: 1251 sec real time.
[LOG] Final circuit size: 3336 new AND gates.
[LOG] Size before ABC: 4299 AND gates.
[LOG] Size after ABC: 3335 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1244.07/1246 sec (0.14655/0 sec, 0.103555/0 sec, 10.7794/11 sec, 4.47203/4 sec, 3.83008/4 sec, 4.44056/4 sec, 6.99607/7 sec, 2.93708/3 sec, 27.057/28 sec, 7.19649/7 sec, 25.8829/26 sec, 46.7207/46 sec, 54.7515/55 sec, 95.1739/96 sec, 49.8891/50 sec, 74.0327/74 sec, 66.0339/66 sec, 70.1974/71 sec, 65.2338/65 sec, 66.6151/67 sec, 89.967/90 sec, 93.0709/93 sec, 56.0516/56 sec, 81.6228/82 sec, 81.0803/81 sec, 55.6364/56 sec, 53.8923/54 sec, 50.2636/50 sec )
[LOG] Nr of iterations: 1821 (6, 3, 68, 27, 33, 23, 36, 33, 63, 31, 76, 273, 305, 10, 5, 1, 63, 26, 28, 22, 29, 31, 62, 30, 65, 220, 243, 9 )
[LOG] Total clause computation time: 165.469/174 sec (0.010897/0.010897 sec, 0.011721/0.011721 sec, 4.07245/4.07245 sec, 0.975627/0.975627 sec, 0.36037/0.36037 sec, 1.16758/1.16758 sec, 1.77226/1.77226 sec, 0.259446/0.259446 sec, 12.9587/12.9587 sec, 1.09125/1.09125 sec, 7.23283/7.23283 sec, 7.655/7.655 sec, 7.67973/7.67973 sec, 17.4281/17.4281 sec, 6.50933/6.50933 sec, 12.494/12.494 sec, 12.7489/12.7489 sec, 5.45363/5.45363 sec, 5.38404/5.38404 sec, 4.34493/4.34493 sec, 6.23914/6.23914 sec, 3.75481/3.75481 sec, 10.6109/10.6109 sec, 3.66262/3.66262 sec, 11.9417/11.9417 sec, 6.63063/6.63063 sec, 7.34516/7.34516 sec, 5.67362/5.67362 sec )
[LOG] Total clause minimization time: 1077.47/1071 sec (0.108433/0.108433 sec, 0.061698/0.061698 sec, 6.67531/6.67531 sec, 3.45988/3.45988 sec, 3.43509/3.43509 sec, 3.24149/3.24149 sec, 5.18948/5.18948 sec, 2.64314/2.64314 sec, 14.0622/14.0622 sec, 6.06595/6.06595 sec, 18.6085/18.6085 sec, 39.0134/39.0134 sec, 47.0214/47.0214 sec, 77.6958/77.6958 sec, 43.3437/43.3437 sec, 61.4949/61.4949 sec, 53.2405/53.2405 sec, 64.7021/64.7021 sec, 59.8076/59.8076 sec, 62.2322/62.2322 sec, 83.6837/83.6837 sec, 89.2777/89.2777 sec, 45.3967/45.3967 sec, 77.9217/77.9217 sec, 69.093/69.093 sec, 48.9546/48.9546 sec, 46.4943/46.4943 sec, 44.5494/44.5494 sec )
[LOG] Total clause size reduction: 219559 --> 10493 (2010 --> 8, 754 --> 8, 20636 --> 330, 7826 --> 80, 9216 --> 108, 6028 --> 63, 9170 --> 122, 7968 --> 102, 14012 --> 505, 6510 --> 93, 15675 --> 533, 53584 --> 2133, 59584 --> 2249, 1755 --> 29, 8 --> 8, 1 --> 1, 289 --> 250, 80 --> 77, 81 --> 79, 63 --> 61, 85 --> 80, 96 --> 92, 505 --> 432, 93 --> 88, 409 --> 385, 1504 --> 1200, 1588 --> 1348, 29 --> 29 )
[LOG] Average clause size reduction: 120.571 --> 5.76222 (335 --> 1.33333, 251.333 --> 2.66667, 303.471 --> 4.85294, 289.852 --> 2.96296, 279.273 --> 3.27273, 262.087 --> 2.73913, 254.722 --> 3.38889, 241.455 --> 3.09091, 222.413 --> 8.01587, 210 --> 3, 206.25 --> 7.01316, 196.278 --> 7.81319, 195.357 --> 7.37377, 175.5 --> 2.9, 1.6 --> 1.6, 1 --> 1, 4.5873 --> 3.96825, 3.07692 --> 2.96154, 2.89286 --> 2.82143, 2.86364 --> 2.77273, 2.93103 --> 2.75862, 3.09677 --> 2.96774, 8.14516 --> 6.96774, 3.1 --> 2.93333, 6.29231 --> 5.92308, 6.83636 --> 5.45455, 6.53498 --> 5.54733, 3.22222 --> 3.22222 )
[LOG] Overall execution time: 1247.67 sec CPU time.
[LOG] Overall execution time: 1251 sec real time.
Synthesis time: 1250.66 sec (Real time) / 1242.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.51 sec (Real time) / 1.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 381.91 sec (Real time) / 380.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3747 11 43 1 3680
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 6227.92 sec CPU time.
[LOG] Relation determinization time: 6241 sec real time.
[LOG] Final circuit size: 2547 new AND gates.
[LOG] Size before ABC: 3062 AND gates.
[LOG] Size after ABC: 2547 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6219.42/6233 sec (0.572732/1 sec, 0.378184/0 sec, 71.7655/72 sec, 40.3791/41 sec, 57.1962/57 sec, 44.9025/45 sec, 32.6429/33 sec, 25.6454/25 sec, 95.4402/96 sec, 33.7947/34 sec, 186.27/186 sec, 20.6337/21 sec, 167.245/168 sec, 182.213/182 sec, 172.098/173 sec, 295.538/296 sec, 399.616/401 sec, 375.373/376 sec, 315.813/316 sec, 344.364/345 sec, 356.222/357 sec, 332.566/333 sec, 268.944/270 sec, 239.643/240 sec, 611.63/613 sec, 275.138/275 sec, 278.627/280 sec, 464.23/465 sec, 276.064/277 sec, 254.471/255 sec )
[LOG] Nr of iterations: 1353 (9, 6, 83, 19, 31, 21, 35, 24, 64, 29, 60, 13, 116, 152, 51, 5, 2, 67, 15, 27, 17, 29, 23, 61, 27, 59, 12, 106, 142, 48 )
[LOG] Total clause computation time: 672.397/661 sec (0.035176/0.035176 sec, 0.024642/0.024642 sec, 25.6239/25.6239 sec, 3.40251/3.40251 sec, 8.46858/8.46858 sec, 5.13039/5.13039 sec, 4.80322/4.80322 sec, 3.13446/3.13446 sec, 32.7329/32.7329 sec, 5.93479/5.93479 sec, 47.203/47.203 sec, 2.80802/2.80802 sec, 38.4781/38.4781 sec, 15.1766/15.1766 sec, 13.2285/13.2285 sec, 46.6298/46.6298 sec, 55.1053/55.1053 sec, 53.9542/53.9542 sec, 35.7023/35.7023 sec, 19.8411/19.8411 sec, 26.7944/26.7944 sec, 25.5287/25.5287 sec, 13.2129/13.2129 sec, 51.784/51.784 sec, 13.5966/13.5966 sec, 73.0664/73.0664 sec, 17.7786/17.7786 sec, 15.8757/15.8757 sec, 12.4879/12.4879 sec, 4.85431/4.85431 sec )
[LOG] Total clause minimization time: 5544.63/5570 sec (0.484214/0.484214 sec, 0.288106/0.288106 sec, 46.0789/46.0789 sec, 36.8986/36.8986 sec, 48.6497/48.6497 sec, 39.6956/39.6956 sec, 27.7646/27.7646 sec, 22.4344/22.4344 sec, 62.6322/62.6322 sec, 27.7809/27.7809 sec, 138.997/138.997 sec, 17.7377/17.7377 sec, 128.683/128.683 sec, 166.937/166.937 sec, 158.775/158.775 sec, 248.835/248.835 sec, 344.429/344.429 sec, 321.338/321.338 sec, 280.032/280.032 sec, 324.443/324.443 sec, 329.354/329.354 sec, 306.949/306.949 sec, 255.652/255.652 sec, 187.783/187.783 sec, 597.956/597.956 sec, 201.983/201.983 sec, 260.77/260.77 sec, 448.267/448.267 sec, 263.474/263.474 sec, 249.53/249.53 sec )
[LOG] Total clause size reduction: 180590 --> 6539 (3584 --> 26, 2095 --> 12, 27470 --> 458, 5868 --> 53, 9480 --> 107, 6040 --> 63, 10200 --> 118, 6601 --> 69, 16065 --> 510, 6776 --> 96, 13806 --> 473, 2700 --> 30, 24380 --> 657, 31861 --> 788, 10500 --> 206, 10 --> 10, 2 --> 2, 300 --> 276, 38 --> 38, 81 --> 75, 50 --> 48, 84 --> 83, 69 --> 68, 482 --> 425, 88 --> 83, 473 --> 449, 30 --> 29, 558 --> 484, 711 --> 615, 188 --> 188 )
[LOG] Average clause size reduction: 133.474 --> 4.83296 (398.222 --> 2.88889, 349.167 --> 2, 330.964 --> 5.51807, 308.842 --> 2.78947, 305.806 --> 3.45161, 287.619 --> 3, 291.429 --> 3.37143, 275.042 --> 2.875, 251.016 --> 7.96875, 233.655 --> 3.31034, 230.1 --> 7.88333, 207.692 --> 2.30769, 210.172 --> 5.66379, 209.612 --> 5.18421, 205.882 --> 4.03922, 2 --> 2, 1 --> 1, 4.47761 --> 4.1194, 2.53333 --> 2.53333, 3 --> 2.77778, 2.94118 --> 2.82353, 2.89655 --> 2.86207, 3 --> 2.95652, 7.90164 --> 6.96721, 3.25926 --> 3.07407, 8.01695 --> 7.61017, 2.5 --> 2.41667, 5.26415 --> 4.56604, 5.00704 --> 4.33099, 3.91667 --> 3.91667 )
[LOG] Overall execution time: 6227.96 sec CPU time.
[LOG] Overall execution time: 6241 sec real time.
Synthesis time: 6240.78 sec (Real time) / 6208.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 570.06 sec (Real time) / 567.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 3005 12 47 1 2931
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9956.97 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.35 sec (Real time) / 9971.44 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 4.58787 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1458 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 1456 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.54509/4 sec (0.006679/0 sec, 0.021366/0 sec, 0.019682/0 sec, 0.006455/0 sec, 0.038909/0 sec, 0.006987/0 sec, 0.630265/1 sec, 0.506706/0 sec, 0.248977/0 sec, 0.270578/1 sec, 0.333032/0 sec, 0.243439/0 sec, 0.462248/1 sec, 0.319752/0 sec, 0.626584/1 sec, 0.803436/0 sec )
[LOG] Nr of iterations: 666 (7, 8, 8, 9, 17, 9, 197, 91, 4, 5, 6, 4, 11, 7, 193, 90 )
[LOG] Total clause computation time: 1.63757/0 sec (0.001229/0.001229 sec, 0.004856/0.004856 sec, 0.003889/0.003889 sec, 0.001328/0.001328 sec, 0.01678/0.01678 sec, 0.001545/0.001545 sec, 0.094926/0.094926 sec, 0.131757/0.131757 sec, 0.140554/0.140554 sec, 0.208448/0.208448 sec, 0.145653/0.145653 sec, 0.101726/0.101726 sec, 0.149844/0.149844 sec, 0.171724/0.171724 sec, 0.172142/0.172142 sec, 0.291169/0.291169 sec )
[LOG] Total clause minimization time: 2.87092/4 sec (0.003603/0.003603 sec, 0.014963/0.014963 sec, 0.014116/0.014116 sec, 0.003636/0.003636 sec, 0.02053/0.02053 sec, 0.003878/0.003878 sec, 0.531328/0.531328 sec, 0.370692/0.370692 sec, 0.106576/0.106576 sec, 0.06039/0.06039 sec, 0.185482/0.185482 sec, 0.139881/0.139881 sec, 0.310337/0.310337 sec, 0.146151/0.146151 sec, 0.450143/0.450143 sec, 0.509219/0.509219 sec )
[LOG] Total clause size reduction: 47069 --> 3606 (1098 --> 19, 1267 --> 22, 1218 --> 17, 1232 --> 19, 2144 --> 44, 1000 --> 22, 26068 --> 1295, 11250 --> 447, 9 --> 9, 12 --> 12, 14 --> 14, 6 --> 6, 24 --> 21, 19 --> 19, 1261 --> 1193, 447 --> 447 )
[LOG] Average clause size reduction: 70.6742 --> 5.41441 (156.857 --> 2.71429, 158.375 --> 2.75, 152.25 --> 2.125, 136.889 --> 2.11111, 126.118 --> 2.58824, 111.111 --> 2.44444, 132.325 --> 6.5736, 123.626 --> 4.91209, 2.25 --> 2.25, 2.4 --> 2.4, 2.33333 --> 2.33333, 1.5 --> 1.5, 2.18182 --> 1.90909, 2.71429 --> 2.71429, 6.53368 --> 6.18135, 4.96667 --> 4.96667 )
[LOG] Overall execution time: 4.5906 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.01 sec (Real time) / 4.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.74 sec (Real time) / 5.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1676 7 28 1 1635
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 23.5498 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 3004 new AND gates.
[LOG] Size before ABC: 3753 AND gates.
[LOG] Size after ABC: 3004 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 23.4115/24 sec (0.009452/0 sec, 0.09818/1 sec, 0.009758/0 sec, 0.522028/0 sec, 0.018841/0 sec, 1.09995/1 sec, 0.986575/1 sec, 1.93318/2 sec, 3.44099/4 sec, 0.930095/1 sec, 1.25118/1 sec, 0.840587/1 sec, 0.977774/1 sec, 2.08269/2 sec, 1.02652/1 sec, 1.51591/1 sec, 1.97325/2 sec, 1.4667/2 sec, 1.96477/2 sec, 1.26311/1 sec )
[LOG] Nr of iterations: 1627 (9, 16, 8, 129, 12, 212, 115, 174, 134, 43, 6, 4, 6, 110, 8, 198, 104, 173, 125, 41 )
[LOG] Total clause computation time: 8.37402/12 sec (0.001872/0.001872 sec, 0.017372/0.017372 sec, 0.002083/0.002083 sec, 0.090631/0.090631 sec, 0.003554/0.003554 sec, 0.162285/0.162285 sec, 0.231154/0.231154 sec, 0.202739/0.202739 sec, 1.23451/1.23451 sec, 0.476192/0.476192 sec, 0.675202/0.675202 sec, 0.620511/0.620511 sec, 0.535208/0.535208 sec, 0.769592/0.769592 sec, 0.491812/0.491812 sec, 0.270422/0.270422 sec, 0.797017/0.797017 sec, 0.176116/0.176116 sec, 0.852949/0.852949 sec, 0.762793/0.762793 sec )
[LOG] Total clause minimization time: 14.9195/12 sec (0.004491/0.004491 sec, 0.077932/0.077932 sec, 0.004943/0.004943 sec, 0.427239/0.427239 sec, 0.011242/0.011242 sec, 0.931249/0.931249 sec, 0.748578/0.748578 sec, 1.72101/1.72101 sec, 2.19686/2.19686 sec, 0.445486/0.445486 sec, 0.571453/0.571453 sec, 0.214079/0.214079 sec, 0.438156/0.438156 sec, 1.30614/1.30614 sec, 0.530276/0.530276 sec, 1.23732/1.23732 sec, 1.16989/1.16989 sec, 1.284/1.284 sec, 1.10418/1.10418 sec, 0.494996/0.494996 sec )
[LOG] Total clause size reduction: 161486 --> 8114 (1976 --> 16, 3675 --> 89, 1414 --> 18, 29952 --> 927, 2057 --> 33, 47053 --> 977, 18696 --> 665, 26469 --> 800, 20216 --> 786, 6048 --> 217, 11 --> 11, 7 --> 7, 13 --> 13, 722 --> 634, 18 --> 18, 869 --> 781, 572 --> 523, 800 --> 720, 710 --> 671, 208 --> 208 )
[LOG] Average clause size reduction: 99.2538 --> 4.98709 (219.556 --> 1.77778, 229.688 --> 5.5625, 176.75 --> 2.25, 232.186 --> 7.18605, 171.417 --> 2.75, 221.948 --> 4.60849, 162.574 --> 5.78261, 152.121 --> 4.5977, 150.866 --> 5.86567, 140.651 --> 5.04651, 1.83333 --> 1.83333, 1.75 --> 1.75, 2.16667 --> 2.16667, 6.56364 --> 5.76364, 2.25 --> 2.25, 4.38889 --> 3.94444, 5.5 --> 5.02885, 4.62428 --> 4.16185, 5.68 --> 5.368, 5.07317 --> 5.07317 )
[LOG] Overall execution time: 23.5536 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.28 sec (Real time) / 24.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.86 sec (Real time) / 1.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.24 sec (Real time) / 29.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3294 9 34 1 3241
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 2051.46 sec CPU time.
[LOG] Relation determinization time: 2062 sec real time.
[LOG] Final circuit size: 20240 new AND gates.
[LOG] Size before ABC: 29082 AND gates.
[LOG] Size after ABC: 20239 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 2051.03/2057 sec (0.010788/0 sec, 0.182151/0 sec, 0.027335/0 sec, 0.265604/1 sec, 0.017574/0 sec, 0.852251/0 sec, 0.072698/1 sec, 11.3884/11 sec, 89.2578/89 sec, 158.191/159 sec, 77.5674/78 sec, 69.0703/69 sec, 60.5659/61 sec, 72.2574/72 sec, 65.0485/66 sec, 79.1477/79 sec, 57.3815/58 sec, 69.4222/69 sec, 246.478/247 sec, 758.736/761 sec, 118.525/119 sec, 116.564/117 sec )
[LOG] Nr of iterations: 8458 (4, 5, 10, 18, 6, 63, 31, 1024, 1715, 1186, 290, 2, 3, 5, 12, 4, 44, 24, 902, 1683, 1138, 289 )
[LOG] Total clause computation time: 608.683/589 sec (0.001776/0.001776 sec, 0.15929/0.15929 sec, 0.003487/0.003487 sec, 0.091887/0.091887 sec, 0.002789/0.002789 sec, 0.195993/0.195993 sec, 0.012844/0.012844 sec, 1.7604/1.7604 sec, 7.82394/7.82394 sec, 39.9311/39.9311 sec, 37.1962/37.1962 sec, 52.5934/52.5934 sec, 52.8562/52.8562 sec, 48.6428/48.6428 sec, 37.0297/37.0297 sec, 48.6217/48.6217 sec, 24.3661/24.3661 sec, 36.3241/36.3241 sec, 31.9013/31.9013 sec, 63.023/63.023 sec, 43.5815/43.5815 sec, 82.563/82.563 sec )
[LOG] Total clause minimization time: 1441.18/1466 sec (0.004146/0.004146 sec, 0.018533/0.018533 sec, 0.019265/0.019265 sec, 0.169325/0.169325 sec, 0.009889/0.009889 sec, 0.650502/0.650502 sec, 0.054323/0.054323 sec, 9.60305/9.60305 sec, 81.3785/81.3785 sec, 118.182/118.182 sec, 40.2957/40.2957 sec, 16.4548/16.4548 sec, 7.67223/7.67223 sec, 23.5738/23.5738 sec, 27.9739/27.9739 sec, 30.4909/30.4909 sec, 32.9661/32.9661 sec, 33.0491/33.0491 sec, 214.455/214.455 sec, 695.447/695.447 sec, 74.7642/74.7642 sec, 33.9512/33.9512 sec )
[LOG] Total clause size reduction: 766829 --> 63564 (882 --> 7, 1156 --> 12, 2070 --> 25, 4692 --> 60, 1065 --> 12, 12772 --> 189, 5730 --> 121, 184140 --> 8017, 282810 --> 13587, 194340 --> 10530, 45084 --> 2063, 4 --> 4, 7 --> 7, 10 --> 10, 29 --> 29, 9 --> 9, 101 --> 70, 88 --> 88, 6682 --> 6064, 13194 --> 11355, 9901 --> 9242, 2063 --> 2063 )
[LOG] Average clause size reduction: 90.6632 --> 7.51525 (220.5 --> 1.75, 231.2 --> 2.4, 207 --> 2.5, 260.667 --> 3.33333, 177.5 --> 2, 202.73 --> 3, 184.839 --> 3.90323, 179.824 --> 7.8291, 164.904 --> 7.92245, 163.862 --> 8.87858, 155.462 --> 7.11379, 2 --> 2, 2.33333 --> 2.33333, 2 --> 2, 2.41667 --> 2.41667, 2.25 --> 2.25, 2.29545 --> 1.59091, 3.66667 --> 3.66667, 7.40798 --> 6.72284, 7.83957 --> 6.74688, 8.70035 --> 8.12127, 7.13841 --> 7.13841 )
[LOG] Overall execution time: 2051.46 sec CPU time.
[LOG] Overall execution time: 2062 sec real time.
Synthesis time: 2062.04 sec (Real time) / 2052.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.69 sec (Real time) / 11.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2061.38 sec (Real time) / 2054.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 20578 11 38 1 20519
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 350.392 sec CPU time.
[LOG] Relation determinization time: 355 sec real time.
[LOG] Final circuit size: 13079 new AND gates.
[LOG] Size before ABC: 16369 AND gates.
[LOG] Size after ABC: 13079 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 349.791/351 sec (5.72315/6 sec, 6.73065/7 sec, 35.7248/36 sec, 2.55365/2 sec, 27.3886/28 sec, 22.8317/23 sec, 23.4174/23 sec, 20.5225/21 sec, 27.3513/27 sec, 0.26108/1 sec, 4.78264/4 sec, 8.21733/9 sec, 0.138903/0 sec, 14.6918/15 sec, 14.4037/14 sec, 33.4602/34 sec, 7.38161/7 sec, 12.7129/13 sec, 16.4437/16 sec, 11.1774/11 sec, 16.6125/17 sec, 9.85786/10 sec, 7.80028/8 sec, 5.73076/6 sec, 7.24299/7 sec, 6.63188/6 sec )
[LOG] Nr of iterations: 7010 (686, 391, 1629, 19, 381, 312, 242, 150, 46, 16, 12, 13, 7, 347, 232, 1397, 12, 374, 307, 218, 141, 42, 11, 10, 10, 5 )
[LOG] Total clause computation time: 92.7507/87 sec (0.680652/0.680652 sec, 0.807093/0.807093 sec, 5.20463/5.20463 sec, 2.04555/2.04555 sec, 2.64095/2.64095 sec, 2.31328/2.31328 sec, 2.08378/2.08378 sec, 3.07704/3.07704 sec, 11.8608/11.8608 sec, 0.05155/0.05155 sec, 4.54866/4.54866 sec, 2.64808/2.64808 sec, 0.01773/0.01773 sec, 6.63311/6.63311 sec, 1.69168/1.69168 sec, 9.34279/9.34279 sec, 5.6979/5.6979 sec, 1.35633/1.35633 sec, 1.65962/1.65962 sec, 1.25625/1.25625 sec, 7.34202/7.34202 sec, 5.8024/5.8024 sec, 3.96567/3.96567 sec, 3.18526/3.18526 sec, 2.99605/2.99605 sec, 3.8418/3.8418 sec )
[LOG] Total clause minimization time: 255.546/263 sec (5.0229/5.0229 sec, 5.90114/5.90114 sec, 30.4588/30.4588 sec, 0.454817/0.454817 sec, 24.6775/24.6775 sec, 20.446/20.446 sec, 21.2589/21.2589 sec, 17.3646/17.3646 sec, 15.4117/15.4117 sec, 0.132106/0.132106 sec, 0.158844/0.158844 sec, 5.49083/5.49083 sec, 0.038722/0.038722 sec, 8.0038/8.0038 sec, 12.6656/12.6656 sec, 23.8866/23.8866 sec, 1.65889/1.65889 sec, 11.3105/11.3105 sec, 14.7423/14.7423 sec, 9.88364/9.88364 sec, 9.23791/9.23791 sec, 4.02828/4.02828 sec, 3.81036/3.81036 sec, 2.51912/2.51912 sec, 4.22124/4.22124 sec, 2.76064/2.76064 sec )
[LOG] Total clause size reduction: 1367314 --> 46535 (262355 --> 7426, 144300 --> 2135, 584452 --> 15367, 5922 --> 54, 120840 --> 1681, 95477 --> 1407, 71336 --> 1014, 40528 --> 989, 12195 --> 248, 3000 --> 34, 2156 --> 29, 2352 --> 28, 1110 --> 13, 3024 --> 2270, 912 --> 808, 12298 --> 8538, 22 --> 21, 1625 --> 1382, 1371 --> 1162, 846 --> 775, 896 --> 858, 220 --> 219, 21 --> 21, 24 --> 24, 22 --> 22, 10 --> 10 )
[LOG] Average clause size reduction: 195.052 --> 6.63837 (382.442 --> 10.8251, 369.054 --> 5.46036, 358.78 --> 9.43339, 311.684 --> 2.84211, 317.165 --> 4.41207, 306.016 --> 4.50962, 294.777 --> 4.19008, 270.187 --> 6.59333, 265.109 --> 5.3913, 187.5 --> 2.125, 179.667 --> 2.41667, 180.923 --> 2.15385, 158.571 --> 1.85714, 8.7147 --> 6.54179, 3.93103 --> 3.48276, 8.80315 --> 6.11167, 1.83333 --> 1.75, 4.34492 --> 3.69519, 4.4658 --> 3.78502, 3.88073 --> 3.55505, 6.35461 --> 6.08511, 5.2381 --> 5.21429, 1.90909 --> 1.90909, 2.4 --> 2.4, 2.2 --> 2.2, 2 --> 2 )
[LOG] Overall execution time: 350.398 sec CPU time.
[LOG] Overall execution time: 355 sec real time.
Synthesis time: 354.97 sec (Real time) / 353.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.00 sec (Real time) / 9.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 553.70 sec (Real time) / 551.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 13493 13 43 1 13424
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 956.026 sec CPU time.
[LOG] Relation determinization time: 968 sec real time.
[LOG] Final circuit size: 26261 new AND gates.
[LOG] Size before ABC: 33952 AND gates.
[LOG] Size after ABC: 26261 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 955.157/959 sec (8.53879/9 sec, 8.60212/9 sec, 96.1699/96 sec, 6.82528/7 sec, 71.0607/71 sec, 79.4213/80 sec, 73.0319/73 sec, 65.7543/66 sec, 43.4869/44 sec, 64.5638/65 sec, 0.420391/0 sec, 0.326478/0 sec, 17.7698/18 sec, 0.222525/0 sec, 43.4826/44 sec, 47.2287/47 sec, 66.0485/67 sec, 17.6882/17 sec, 26.2916/27 sec, 26.7564/27 sec, 39.8512/40 sec, 31.6224/31 sec, 33.2542/34 sec, 18.093/18 sec, 17.3117/17 sec, 17.2707/18 sec, 18.0027/18 sec, 16.0615/16 sec )
[LOG] Nr of iterations: 12371 (918, 395, 3495, 25, 397, 371, 427, 296, 188, 59, 13, 11, 17, 3, 584, 382, 3036, 20, 392, 364, 422, 287, 181, 55, 11, 9, 11, 2 )
[LOG] Total clause computation time: 198.462/206 sec (0.803644/0.803644 sec, 1.51138/1.51138 sec, 14.9562/14.9562 sec, 3.4614/3.4614 sec, 7.53646/7.53646 sec, 5.04609/5.04609 sec, 5.5087/5.5087 sec, 4.40263/4.40263 sec, 8.23342/8.23342 sec, 30.3427/30.3427 sec, 0.070693/0.070693 sec, 0.068308/0.068308 sec, 2.62018/2.62018 sec, 0.038848/0.038848 sec, 16.5198/16.5198 sec, 3.99011/3.99011 sec, 12.5464/12.5464 sec, 13.2688/13.2688 sec, 3.10069/3.10069 sec, 2.88609/2.88609 sec, 3.28776/3.28776 sec, 2.63299/2.63299 sec, 10.134/10.134 sec, 10.5765/10.5765 sec, 8.22182/8.22182 sec, 8.18139/8.18139 sec, 6.86228/6.86228 sec, 11.6523/11.6523 sec )
[LOG] Total clause minimization time: 753.479/751 sec (7.70831/7.70831 sec, 7.06226/7.06226 sec, 81.0997/81.0997 sec, 3.27059/3.27059 sec, 63.3944/63.3944 sec, 74.2444/74.2444 sec, 67.3851/67.3851 sec, 61.2326/61.2326 sec, 35.1323/35.1323 sec, 34.0821/34.0821 sec, 0.2136/0.2136 sec, 0.127394/0.127394 sec, 15.0146/15.0146 sec, 0.042828/0.042828 sec, 26.8568/26.8568 sec, 43.1654/43.1654 sec, 52.6704/52.6704 sec, 4.38059/4.38059 sec, 23.1191/23.1191 sec, 23.8044/23.8044 sec, 36.4833/36.4833 sec, 28.9301/28.9301 sec, 23.0594/23.0594 sec, 7.46664/7.46664 sec, 9.04797/9.04797 sec, 9.03847/9.03847 sec, 11.0856/11.0856 sec, 4.36016/4.36016 sec )
[LOG] Total clause size reduction: 2657363 --> 90675 (399812 --> 10525, 166662 --> 2061, 1432540 --> 36217, 9048 --> 69, 144936 --> 1607, 131350 --> 1637, 146544 --> 1978, 98235 --> 1237, 57035 --> 1256, 17632 --> 325, 2568 --> 34, 2090 --> 21, 3344 --> 47, 400 --> 4, 5758 --> 4446, 1932 --> 1481, 29606 --> 20526, 45 --> 43, 1575 --> 1385, 1588 --> 1408, 1936 --> 1774, 1176 --> 1097, 1181 --> 1127, 296 --> 296, 29 --> 29, 18 --> 18, 23 --> 23, 4 --> 4 )
[LOG] Average clause size reduction: 214.806 --> 7.32964 (435.525 --> 11.4651, 421.929 --> 5.21772, 409.883 --> 10.3625, 361.92 --> 2.76, 365.078 --> 4.04786, 354.043 --> 4.4124, 343.194 --> 4.63232, 331.875 --> 4.17905, 303.378 --> 6.68085, 298.847 --> 5.50847, 197.538 --> 2.61538, 190 --> 1.90909, 196.706 --> 2.76471, 133.333 --> 1.33333, 9.85959 --> 7.61301, 5.05759 --> 3.87696, 9.75165 --> 6.76087, 2.25 --> 2.15, 4.01786 --> 3.53316, 4.36264 --> 3.86813, 4.58768 --> 4.20379, 4.09756 --> 3.8223, 6.52486 --> 6.22652, 5.38182 --> 5.38182, 2.63636 --> 2.63636, 2 --> 2, 2.09091 --> 2.09091, 2 --> 2 )
[LOG] Overall execution time: 956.033 sec CPU time.
[LOG] Overall execution time: 968 sec real time.
Synthesis time: 968.24 sec (Real time) / 962.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.01 sec (Real time) / 12.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1401.85 sec (Real time) / 1397.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 26732 15 47 1 26656
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 2543.89 sec CPU time.
[LOG] Relation determinization time: 2572 sec real time.
[LOG] Final circuit size: 41142 new AND gates.
[LOG] Size before ABC: 54148 AND gates.
[LOG] Size after ABC: 41142 AND gates.
[LOG] Time for optimizing with ABC: 21 seconds.
[LOG] Total time for all control signals: 2542.5/2548 sec (16.7929/17 sec, 15.3018/15 sec, 211.114/212 sec, 32.7622/33 sec, 147.17/147 sec, 145.211/146 sec, 151.584/152 sec, 143.615/144 sec, 142.567/143 sec, 39.4314/39 sec, 219.873/221 sec, 0.794364/1 sec, 0.609221/0 sec, 0.67088/1 sec, 0.282142/0 sec, 101.659/101 sec, 99.8182/101 sec, 333.939/334 sec, 52.8954/53 sec, 62.2067/62 sec, 91.8568/92 sec, 83.4835/84 sec, 110.511/111 sec, 58.918/59 sec, 59.9427/60 sec, 60.0949/60 sec, 39.7999/40 sec, 39.8637/40 sec, 39.0566/39 sec, 40.6706/41 sec )
[LOG] Nr of iterations: 17706 (1221, 406, 5444, 21, 491, 373, 413, 378, 321, 74, 149, 15, 13, 14, 3, 923, 387, 4894, 15, 483, 356, 405, 363, 308, 61, 144, 8, 11, 10, 2 )
[LOG] Total clause computation time: 504.432/478 sec (1.67802/1.67802 sec, 2.55426/2.55426 sec, 27.9992/27.9992 sec, 5.66446/5.66446 sec, 12.3392/12.3392 sec, 8.17345/8.17345 sec, 9.41807/9.41807 sec, 7.99405/7.99405 sec, 9.15353/9.15353 sec, 14.625/14.625 sec, 77.6378/77.6378 sec, 0.139972/0.139972 sec, 0.117394/0.117394 sec, 0.134043/0.134043 sec, 0.026214/0.026214 sec, 36.9749/36.9749 sec, 6.89095/6.89095 sec, 67.1033/67.1033 sec, 40.2786/40.2786 sec, 7.18883/7.18883 sec, 5.87034/5.87034 sec, 6.31236/6.31236 sec, 5.99277/5.99277 sec, 4.53923/4.53923 sec, 23.0988/23.0988 sec, 27.9924/27.9924 sec, 21.5151/21.5151 sec, 19.9231/19.9231 sec, 21.5456/21.5456 sec, 31.5512/31.5512 sec )
[LOG] Total clause minimization time: 2031.85/2065 sec (15.0764/15.0764 sec, 12.7067/12.7067 sec, 182.909/182.909 sec, 26.9523/26.9523 sec, 134.643/134.643 sec, 136.86/136.86 sec, 141.988/141.988 sec, 135.405/135.405 sec, 133.194/133.194 sec, 24.5916/24.5916 sec, 142.005/142.005 sec, 0.449313/0.449313 sec, 0.29773/0.29773 sec, 0.347379/0.347379 sec, 0.061415/0.061415 sec, 64.5024/64.5024 sec, 92.8238/92.8238 sec, 264.627/264.627 sec, 12.5504/12.5504 sec, 54.8984/54.8984 sec, 85.8857/85.8857 sec, 77.0618/77.0618 sec, 104.42/104.42 sec, 54.2787/54.2787 sec, 36.7734/36.7734 sec, 32.0161/32.0161 sec, 18.2107/18.2107 sec, 19.8589/19.8589 sec, 17.4271/17.4271 sec, 9.03406/9.03406 sec )
[LOG] Total clause size reduction: 4288747 --> 140729 (602680 --> 14720, 194805 --> 2105, 2536438 --> 59964, 8620 --> 51, 205800 --> 2091, 152148 --> 1612, 163976 --> 1855, 145899 --> 1660, 120320 --> 1434, 25039 --> 437, 50616 --> 872, 3374 --> 46, 2832 --> 31, 3055 --> 33, 452 --> 4, 9970 --> 8154, 1910 --> 1490, 51429 --> 35809, 26 --> 26, 2025 --> 1738, 1477 --> 1266, 1782 --> 1558, 1532 --> 1380, 1326 --> 1183, 320 --> 314, 829 --> 829, 17 --> 17, 26 --> 26, 20 --> 20, 4 --> 4 )
[LOG] Average clause size reduction: 242.22 --> 7.9481 (493.595 --> 12.0557, 479.815 --> 5.18473, 465.914 --> 11.0147, 410.476 --> 2.42857, 419.145 --> 4.25866, 407.903 --> 4.32172, 397.036 --> 4.49153, 385.976 --> 4.39153, 374.829 --> 4.46729, 338.365 --> 5.90541, 339.705 --> 5.85235, 224.933 --> 3.06667, 217.846 --> 2.38462, 218.214 --> 2.35714, 150.667 --> 1.33333, 10.8017 --> 8.83424, 4.9354 --> 3.85013, 10.5086 --> 7.31692, 1.73333 --> 1.73333, 4.19255 --> 3.59834, 4.14888 --> 3.55618, 4.4 --> 3.84691, 4.22039 --> 3.80165, 4.30519 --> 3.84091, 5.2459 --> 5.14754, 5.75694 --> 5.75694, 2.125 --> 2.125, 2.36364 --> 2.36364, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 2543.9 sec CPU time.
[LOG] Overall execution time: 2572 sec real time.
Synthesis time: 2572.13 sec (Real time) / 2556.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.26 sec (Real time) / 17.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3864.08 sec (Real time) / 3853.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 41675 17 52 1 41591
=====================  amba8c7y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9946.25 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9949.96 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9955.62 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 8.41442 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1741 new AND gates.
[LOG] Size before ABC: 2169 AND gates.
[LOG] Size after ABC: 1740 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.35804/9 sec (0.008919/0 sec, 0.036708/0 sec, 0.027269/0 sec, 0.007094/0 sec, 0.106538/0 sec, 0.015975/0 sec, 0.954562/1 sec, 0.739867/1 sec, 0.4629/1 sec, 0.528354/0 sec, 0.529408/1 sec, 0.531104/0 sec, 0.999706/1 sec, 0.763036/1 sec, 1.73017/2 sec, 0.91643/1 sec )
[LOG] Nr of iterations: 814 (11, 13, 7, 9, 22, 17, 257, 95, 7, 7, 3, 7, 14, 14, 239, 92 )
[LOG] Total clause computation time: 3.3663/5 sec (0.001933/0.001933 sec, 0.007783/0.007783 sec, 0.009126/0.009126 sec, 0.001591/0.001591 sec, 0.037584/0.037584 sec, 0.00323/0.00323 sec, 0.17303/0.17303 sec, 0.163535/0.163535 sec, 0.295528/0.295528 sec, 0.452055/0.452055 sec, 0.235867/0.235867 sec, 0.223455/0.223455 sec, 0.27996/0.27996 sec, 0.412466/0.412466 sec, 0.798691/0.798691 sec, 0.27047/0.27047 sec )
[LOG] Total clause minimization time: 4.94774/4 sec (0.005149/0.005149 sec, 0.02725/0.02725 sec, 0.016428/0.016428 sec, 0.003806/0.003806 sec, 0.067068/0.067068 sec, 0.010819/0.010819 sec, 0.776698/0.776698 sec, 0.571315/0.571315 sec, 0.165003/0.165003 sec, 0.074098/0.074098 sec, 0.291456/0.291456 sec, 0.305478/0.305478 sec, 0.717452/0.717452 sec, 0.348361/0.348361 sec, 0.925228/0.925228 sec, 0.642127/0.642127 sec )
[LOG] Total clause size reduction: 62070 --> 4548 (1980 --> 31, 2352 --> 52, 1122 --> 30, 1232 --> 17, 3003 --> 68, 2144 --> 54, 36352 --> 1742, 11750 --> 484, 16 --> 16, 20 --> 20, 7 --> 7, 14 --> 14, 32 --> 31, 43 --> 43, 1538 --> 1474, 465 --> 465 )
[LOG] Average clause size reduction: 76.2531 --> 5.58722 (180 --> 2.81818, 180.923 --> 4, 160.286 --> 4.28571, 136.889 --> 1.88889, 136.5 --> 3.09091, 126.118 --> 3.17647, 141.447 --> 6.77821, 123.684 --> 5.09474, 2.28571 --> 2.28571, 2.85714 --> 2.85714, 2.33333 --> 2.33333, 2 --> 2, 2.28571 --> 2.21429, 3.07143 --> 3.07143, 6.43515 --> 6.16736, 5.05435 --> 5.05435 )
[LOG] Overall execution time: 8.41714 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.86 sec (Real time) / 8.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.70 sec (Real time) / 6.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1975 7 31 1 1930
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 24.6601 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 3497 new AND gates.
[LOG] Size before ABC: 4574 AND gates.
[LOG] Size after ABC: 3497 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 24.5416/24 sec (0.008925/0 sec, 0.032999/0 sec, 0.011381/0 sec, 0.172454/0 sec, 0.01543/0 sec, 1.21947/1 sec, 0.694871/1 sec, 1.91979/2 sec, 3.71455/4 sec, 1.10604/1 sec, 1.1045/1 sec, 0.925333/1 sec, 1.06268/1 sec, 1.89625/2 sec, 0.823472/0 sec, 2.0645/3 sec, 2.51853/2 sec, 1.82251/2 sec, 2.1458/2 sec, 1.28215/1 sec )
[LOG] Nr of iterations: 1867 (6, 10, 9, 76, 12, 270, 101, 240, 180, 67, 3, 5, 6, 51, 8, 259, 95, 232, 174, 63 )
[LOG] Total clause computation time: 7.82955/12 sec (0.001094/0.001094 sec, 0.019017/0.019017 sec, 0.002471/0.002471 sec, 0.026625/0.026625 sec, 0.003452/0.003452 sec, 0.189101/0.189101 sec, 0.150836/0.150836 sec, 0.202917/0.202917 sec, 1.13251/1.13251 sec, 0.367228/0.367228 sec, 0.56601/0.56601 sec, 0.668247/0.668247 sec, 0.442827/0.442827 sec, 0.641859/0.641859 sec, 0.434034/0.434034 sec, 0.31823/0.31823 sec, 1.04341/1.04341 sec, 0.207184/0.207184 sec, 0.719506/0.719506 sec, 0.692998/0.692998 sec )
[LOG] Total clause minimization time: 16.593/12 sec (0.005273/0.005273 sec, 0.011719/0.011719 sec, 0.006454/0.006454 sec, 0.142674/0.142674 sec, 0.008914/0.008914 sec, 1.02384/1.02384 sec, 0.538188/0.538188 sec, 1.70821/1.70821 sec, 2.57206/2.57206 sec, 0.728968/0.728968 sec, 0.534102/0.534102 sec, 0.252437/0.252437 sec, 0.615022/0.615022 sec, 1.24833/1.24833 sec, 0.384805/0.384805 sec, 1.73656/1.73656 sec, 1.46836/1.46836 sec, 1.60662/1.60662 sec, 1.41739/1.41739 sec, 0.583108/0.583108 sec )
[LOG] Total clause size reduction: 160768 --> 9701 (1215 --> 16, 2286 --> 24, 1544 --> 22, 19650 --> 480, 2002 --> 29, 44923 --> 1355, 15500 --> 561, 34416 --> 1212, 25597 --> 1149, 8910 --> 446, 6 --> 6, 7 --> 7, 12 --> 12, 252 --> 243, 16 --> 16, 1265 --> 1109, 517 --> 465, 1147 --> 1048, 1090 --> 1088, 413 --> 413 )
[LOG] Average clause size reduction: 86.1103 --> 5.19604 (202.5 --> 2.66667, 228.6 --> 2.4, 171.556 --> 2.44444, 258.553 --> 6.31579, 166.833 --> 2.41667, 166.381 --> 5.01852, 153.465 --> 5.55446, 143.4 --> 5.05, 142.206 --> 6.38333, 132.985 --> 6.65672, 2 --> 2, 1.4 --> 1.4, 2 --> 2, 4.94118 --> 4.76471, 2 --> 2, 4.88417 --> 4.28185, 5.44211 --> 4.89474, 4.94397 --> 4.51724, 6.26437 --> 6.25287, 6.55556 --> 6.55556 )
[LOG] Overall execution time: 24.6636 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.45 sec (Real time) / 25.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.38 sec (Real time) / 2.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 39.77 sec (Real time) / 39.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3783 9 36 1 3728
=====================  amba4b9y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9937.20 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 2315.76 sec CPU time.
[LOG] Relation determinization time: 2343 sec real time.
[LOG] Final circuit size: 35336 new AND gates.
[LOG] Size before ABC: 48233 AND gates.
[LOG] Size after ABC: 35336 AND gates.
[LOG] Time for optimizing with ABC: 20 seconds.
[LOG] Total time for all control signals: 2314.82/2321 sec (24.7464/25 sec, 70.0269/70 sec, 272.397/273 sec, 11.4083/11 sec, 227.199/228 sec, 251.623/253 sec, 289.411/290 sec, 119.415/120 sec, 150.817/151 sec, 0.509909/0 sec, 36.733/37 sec, 59.0304/59 sec, 0.334486/1 sec, 142.003/142 sec, 59.4796/60 sec, 123.757/124 sec, 36.9512/37 sec, 73.6709/74 sec, 69.9019/70 sec, 73.5486/74 sec, 44.585/45 sec, 40.4307/40 sec, 30.3493/31 sec, 39.7921/40 sec, 38.7267/38 sec, 27.9776/28 sec )
[LOG] Nr of iterations: 14892 (3399, 518, 2755, 18, 457, 475, 372, 131, 108, 12, 17, 14, 6, 2340, 456, 2322, 14, 437, 456, 347, 104, 98, 10, 10, 12, 4 )
[LOG] Total clause computation time: 400.957/391 sec (2.18651/2.18651 sec, 11.276/11.276 sec, 35.0882/35.0882 sec, 10.2821/10.2821 sec, 13.4981/13.4981 sec, 13.66/13.66 sec, 13.8432/13.8432 sec, 24.5892/24.5892 sec, 56.3352/56.3352 sec, 0.092447/0.092447 sec, 13.2704/13.2704 sec, 19.8086/19.8086 sec, 0.043466/0.043466 sec, 24.5688/24.5688 sec, 6.20217/6.20217 sec, 22.9512/22.9512 sec, 28.5188/28.5188 sec, 6.14543/6.14543 sec, 4.89818/4.89818 sec, 5.88841/5.88841 sec, 13.6056/13.6056 sec, 20.7256/20.7256 sec, 9.20062/9.20062 sec, 16.3824/16.3824 sec, 11.1467/11.1467 sec, 16.7496/16.7496 sec )
[LOG] Total clause minimization time: 1908.96/1921 sec (22.4693/22.4693 sec, 58.6669/58.6669 sec, 237.132/237.132 sec, 0.970944/0.970944 sec, 213.528/213.528 sec, 237.776/237.776 sec, 275.387/275.387 sec, 94.5871/94.5871 sec, 94.3119/94.3119 sec, 0.21191/0.21191 sec, 23.2656/23.2656 sec, 38.9969/38.9969 sec, 0.075922/0.075922 sec, 116.557/116.557 sec, 53.1614/53.1614 sec, 100.082/100.082 sec, 8.35768/8.35768 sec, 67.4146/67.4146 sec, 64.8923/64.8923 sec, 67.5524/67.5524 sec, 30.9051/30.9051 sec, 19.6285/19.6285 sec, 21.0696/21.0696 sec, 23.3248/23.3248 sec, 27.4961/27.4961 sec, 11.144/11.144 sec )
[LOG] Total clause size reduction: 3045222 --> 134037 (1311628 --> 46781, 192841 --> 2804, 996948 --> 28547, 5644 --> 38, 146376 --> 2152, 146940 --> 2286, 110929 --> 1787, 35750 --> 862, 29318 --> 689, 2123 --> 25, 3024 --> 49, 2444 --> 33, 890 --> 9, 28988 --> 22720, 2214 --> 1880, 22182 --> 17112, 19 --> 19, 1981 --> 1706, 2106 --> 1876, 1587 --> 1404, 611 --> 579, 598 --> 598, 20 --> 20, 26 --> 26, 28 --> 28, 7 --> 7 )
[LOG] Average clause size reduction: 204.487 --> 9.0006 (385.886 --> 13.7632, 372.28 --> 5.41313, 361.869 --> 10.3619, 313.556 --> 2.11111, 320.298 --> 4.70897, 309.347 --> 4.81263, 298.196 --> 4.80376, 272.901 --> 6.58015, 271.463 --> 6.37963, 176.917 --> 2.08333, 177.882 --> 2.88235, 174.571 --> 2.35714, 148.333 --> 1.5, 12.388 --> 9.7094, 4.85526 --> 4.12281, 9.55297 --> 7.36951, 1.35714 --> 1.35714, 4.53318 --> 3.90389, 4.61842 --> 4.11404, 4.57349 --> 4.04611, 5.875 --> 5.56731, 6.10204 --> 6.10204, 2 --> 2, 2.6 --> 2.6, 2.33333 --> 2.33333, 1.75 --> 1.75 )
[LOG] Overall execution time: 2315.77 sec CPU time.
[LOG] Overall execution time: 2343 sec real time.
Synthesis time: 2343.08 sec (Real time) / 2327.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.20 sec (Real time) / 16.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2905.46 sec (Real time) / 2895.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 35753 13 47 1 35680
=====================  amba6b5y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9942.20 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9958.26 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 8123.42 sec (Real time) / 8095.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Synthesis time: 10000.50 sec (Real time) / 9972.14 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 6.74604 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1836 new AND gates.
[LOG] Size before ABC: 2151 AND gates.
[LOG] Size after ABC: 1834 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.69382/6 sec (0.00554/0 sec, 0.016335/0 sec, 0.017626/0 sec, 0.004565/0 sec, 0.046705/0 sec, 0.008694/0 sec, 0.592923/0 sec, 0.530655/1 sec, 0.414553/0 sec, 0.350209/1 sec, 0.371348/0 sec, 0.394918/0 sec, 0.531484/1 sec, 0.44552/0 sec, 1.85613/2 sec, 1.10662/1 sec )
[LOG] Nr of iterations: 792 (6, 6, 8, 3, 27, 8, 254, 106, 5, 4, 4, 2, 15, 3, 239, 102 )
[LOG] Total clause computation time: 3.14396/3 sec (0.000963/0.000963 sec, 0.005354/0.005354 sec, 0.002988/0.002988 sec, 0.000677/0.000677 sec, 0.009239/0.009239 sec, 0.0018/0.0018 sec, 0.088207/0.088207 sec, 0.103903/0.103903 sec, 0.196519/0.196519 sec, 0.292787/0.292787 sec, 0.152657/0.152657 sec, 0.201684/0.201684 sec, 0.191639/0.191639 sec, 0.270693/0.270693 sec, 1.1463/1.1463 sec, 0.478555/0.478555 sec )
[LOG] Total clause minimization time: 3.50615/3 sec (0.002734/0.002734 sec, 0.009465/0.009465 sec, 0.013016/0.013016 sec, 0.002296/0.002296 sec, 0.035504/0.035504 sec, 0.00508/0.00508 sec, 0.500477/0.500477 sec, 0.42193/0.42193 sec, 0.216033/0.216033 sec, 0.055194/0.055194 sec, 0.216472/0.216472 sec, 0.191033/0.191033 sec, 0.337589/0.337589 sec, 0.172586/0.172586 sec, 0.702675/0.702675 sec, 0.62407/0.62407 sec )
[LOG] Total clause size reduction: 81627 --> 4300 (950 --> 10, 940 --> 13, 1463 --> 23, 302 --> 4, 5148 --> 84, 1099 --> 19, 49841 --> 1617, 19845 --> 518, 10 --> 10, 7 --> 7, 7 --> 7, 4 --> 4, 33 --> 30, 6 --> 6, 1482 --> 1458, 490 --> 490 )
[LOG] Average clause size reduction: 103.064 --> 5.42929 (158.333 --> 1.66667, 156.667 --> 2.16667, 182.875 --> 2.875, 100.667 --> 1.33333, 190.667 --> 3.11111, 137.375 --> 2.375, 196.224 --> 6.36614, 187.217 --> 4.88679, 2 --> 2, 1.75 --> 1.75, 1.75 --> 1.75, 2 --> 2, 2.2 --> 2, 2 --> 2, 6.20084 --> 6.10042, 4.80392 --> 4.80392 )
[LOG] Overall execution time: 6.74864 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.21 sec (Real time) / 7.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.11 sec (Real time) / 12.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2061 7 31 1 2017
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 216.43 sec CPU time.
[LOG] Relation determinization time: 219 sec real time.
[LOG] Final circuit size: 9083 new AND gates.
[LOG] Size before ABC: 11477 AND gates.
[LOG] Size after ABC: 9083 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 216.11/217 sec (0.033317/0 sec, 0.255451/0 sec, 0.027473/0 sec, 0.842241/1 sec, 0.029789/0 sec, 3.27647/3 sec, 3.22577/4 sec, 9.27357/9 sec, 25.0214/25 sec, 11.766/12 sec, 11.4685/11 sec, 8.37236/9 sec, 7.41398/7 sec, 15.4433/16 sec, 8.81797/9 sec, 10.2579/10 sec, 23.0332/23 sec, 10.8783/11 sec, 43.7651/44 sec, 22.908/23 sec )
[LOG] Nr of iterations: 3864 (12, 8, 12, 39, 8, 431, 170, 481, 588, 234, 8, 3, 5, 23, 5, 406, 153, 461, 587, 230 )
[LOG] Total clause computation time: 90.0468/90 sec (0.00437/0.00437 sec, 0.184072/0.184072 sec, 0.007591/0.007591 sec, 0.130579/0.130579 sec, 0.005611/0.005611 sec, 0.499681/0.499681 sec, 0.558055/0.558055 sec, 1.03122/1.03122 sec, 6.40211/6.40211 sec, 3.63014/3.63014 sec, 5.6923/5.6923 sec, 6.64063/6.64063 sec, 4.28518/4.28518 sec, 6.40784/6.40784 sec, 4.20573/4.20573 sec, 1.84849/1.84849 sec, 10.1945/10.1945 sec, 1.98052/1.98052 sec, 20.7364/20.7364 sec, 15.6017/15.6017 sec )
[LOG] Total clause minimization time: 125.672/126 sec (0.024183/0.024183 sec, 0.066755/0.066755 sec, 0.01532/0.01532 sec, 0.705998/0.705998 sec, 0.018872/0.018872 sec, 2.76495/2.76495 sec, 2.65653/2.65653 sec, 8.22066/8.22066 sec, 18.592/18.592 sec, 8.10859/8.10859 sec, 5.76463/5.76463 sec, 1.71197/1.71197 sec, 3.10886/3.10886 sec, 9.01301/9.01301 sec, 4.59798/4.59798 sec, 8.37504/8.37504 sec, 12.8175/12.8175 sec, 8.85718/8.85718 sec, 22.9722/22.9722 sec, 7.27995/7.27995 sec )
[LOG] Total clause size reduction: 393363 --> 23968 (2662 --> 35, 1771 --> 28, 2178 --> 27, 8702 --> 213, 1281 --> 16, 93740 --> 2666, 34307 --> 1107, 92160 --> 2816, 112117 --> 4002, 32620 --> 1741, 16 --> 16, 3 --> 3, 9 --> 9, 95 --> 94, 10 --> 10, 2426 --> 2260, 936 --> 882, 2625 --> 2359, 4002 --> 3981, 1703 --> 1703 )
[LOG] Average clause size reduction: 101.802 --> 6.2029 (221.833 --> 2.91667, 221.375 --> 3.5, 181.5 --> 2.25, 223.128 --> 5.46154, 160.125 --> 2, 217.494 --> 6.18561, 201.806 --> 6.51176, 191.601 --> 5.85447, 190.675 --> 6.80612, 139.402 --> 7.44017, 2 --> 2, 1 --> 1, 1.8 --> 1.8, 4.13043 --> 4.08696, 2 --> 2, 5.97537 --> 5.5665, 6.11765 --> 5.76471, 5.69414 --> 5.11714, 6.81772 --> 6.78194, 7.40435 --> 7.40435 )
[LOG] Overall execution time: 216.435 sec CPU time.
[LOG] Overall execution time: 219 sec real time.
Synthesis time: 218.81 sec (Real time) / 217.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.43 sec (Real time) / 8.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 427.36 sec (Real time) / 425.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9368 9 37 1 9312
=====================  amba4f25y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9941.58 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9956.85 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9960.04 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.18 sec (Real time) / 9960.43 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007451 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002452/0 sec (0.00185/0 sec, 0.000602/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.000443/0 sec (0.000373/0.000373 sec, 7e-05/7e-05 sec )
[LOG] Total clause minimization time: 0.000555/0 sec (0.000361/0.000361 sec, 0.000194/0.000194 sec )
[LOG] Total clause size reduction: 541 --> 8 (537 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 77.2857 --> 1.14286 (134.25 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.009529 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 351 3 48 1 299
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.049595 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019174/0 sec (0.01234/0 sec, 0.006834/0 sec )
[LOG] Nr of iterations: 18 (10, 8 )
[LOG] Total clause computation time: 0.007415/0 sec (0.004359/0.004359 sec, 0.003056/0.003056 sec )
[LOG] Total clause minimization time: 0.008672/0 sec (0.005655/0.005655 sec, 0.003017/0.003017 sec )
[LOG] Total clause size reduction: 2672 --> 21 (2664 --> 13, 8 --> 8 )
[LOG] Average clause size reduction: 148.444 --> 1.16667 (266.4 --> 1.3, 1 --> 1 )
[LOG] Overall execution time: 0.053481 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 563 3 84 1 475
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.10368 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042044/0 sec (0.030884/0 sec, 0.01116/0 sec )
[LOG] Nr of iterations: 20 (14, 6 )
[LOG] Total clause computation time: 0.015378/0 sec (0.009785/0.009785 sec, 0.005593/0.005593 sec )
[LOG] Total clause minimization time: 0.021573/0 sec (0.017204/0.017204 sec, 0.004369/0.004369 sec )
[LOG] Total clause size reduction: 5963 --> 58 (5954 --> 49, 9 --> 9 )
[LOG] Average clause size reduction: 298.15 --> 2.9 (425.286 --> 3.5, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.110006 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 877 3 133 1 740
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012765 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004069/0 sec (0.002988/0 sec, 0.001081/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.000886/0 sec (0.000642/0.000642 sec, 0.000244/0.000244 sec )
[LOG] Total clause minimization time: 0.001142/0 sec (0.00075/0.00075 sec, 0.000392/0.000392 sec )
[LOG] Total clause size reduction: 998 --> 12 (992 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 110.889 --> 1.33333 (198.4 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.015448 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 440 3 64 1 372
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.109955 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 146 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.045041/0 sec (0.026485/0 sec, 0.018556/0 sec )
[LOG] Nr of iterations: 30 (17, 13 )
[LOG] Total clause computation time: 0.019803/0 sec (0.010817/0.010817 sec, 0.008986/0.008986 sec )
[LOG] Total clause minimization time: 0.020724/0 sec (0.012272/0.012272 sec, 0.008452/0.008452 sec )
[LOG] Total clause size reduction: 6627 --> 48 (6608 --> 29, 19 --> 19 )
[LOG] Average clause size reduction: 220.9 --> 1.6 (388.706 --> 1.70588, 1.46154 --> 1.46154 )
[LOG] Overall execution time: 0.114939 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 749 3 112 1 633
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.142191 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053284/0 sec (0.033424/0 sec, 0.01986/0 sec )
[LOG] Nr of iterations: 25 (14, 11 )
[LOG] Total clause computation time: 0.019837/0 sec (0.01036/0.01036 sec, 0.009477/0.009477 sec )
[LOG] Total clause minimization time: 0.026996/0 sec (0.018092/0.018092 sec, 0.008904/0.008904 sec )
[LOG] Total clause size reduction: 7298 --> 47 (7280 --> 29, 18 --> 18 )
[LOG] Average clause size reduction: 291.92 --> 1.88 (520 --> 2.07143, 1.63636 --> 1.63636 )
[LOG] Overall execution time: 0.150322 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 998 3 161 1 833
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016911 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007291/0 sec (0.005068/0 sec, 0.002223/0 sec )
[LOG] Nr of iterations: 14 (8, 6 )
[LOG] Total clause computation time: 0.00195/0 sec (0.001172/0.001172 sec, 0.000778/0.000778 sec )
[LOG] Total clause minimization time: 0.003432/0 sec (0.002481/0.002481 sec, 0.000951/0.000951 sec )
[LOG] Total clause size reduction: 1425 --> 26 (1414 --> 15, 11 --> 11 )
[LOG] Average clause size reduction: 101.786 --> 1.85714 (176.75 --> 1.875, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.0194 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 397 3 56 1 337
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.073989 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026219/0 sec (0.017245/0 sec, 0.008974/0 sec )
[LOG] Nr of iterations: 33 (17, 16 )
[LOG] Total clause computation time: 0.010725/0 sec (0.006767/0.006767 sec, 0.003958/0.003958 sec )
[LOG] Total clause minimization time: 0.011321/0 sec (0.007333/0.007333 sec, 0.003988/0.003988 sec )
[LOG] Total clause size reduction: 5363 --> 38 (5344 --> 19, 19 --> 19 )
[LOG] Average clause size reduction: 162.515 --> 1.15152 (314.353 --> 1.11765, 1.1875 --> 1.1875 )
[LOG] Overall execution time: 0.078363 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 659 3 98 1 557
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001476 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0003/0 sec (0.000219/0 sec, 8.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00224 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001992 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000504/0 sec (0.000377/0 sec, 0.000127/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.7e-05/0 sec (2.7e-05/2.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002994 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00453 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001606/0 sec (0.001171/0 sec, 0.000435/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.000315/0 sec (0.000253/0.000253 sec, 6.2e-05/6.2e-05 sec )
[LOG] Total clause minimization time: 0.00043/0 sec (0.000293/0.000293 sec, 0.000137/0.000137 sec )
[LOG] Total clause size reduction: 303 --> 6 (300 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 43.2857 --> 0.857143 (75 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.005799 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.011117 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003365/0 sec (0.002368/0 sec, 0.000997/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000503/0 sec (0.000418/0.000418 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause minimization time: 0.001215/0 sec (0.00072/0.00072 sec, 0.000495/0.000495 sec )
[LOG] Total clause size reduction: 334 --> 4 (332 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 66.8 --> 0.8 (110.667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.01326 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.008871 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003925/0 sec (0.001741/0 sec, 0.001293/0 sec, 0.000464/0 sec, 0.000427/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000368/0 sec (0.000239/0.000239 sec, 0.000129/0.000129 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011522 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.017547 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.007029/0 sec (0.00319/0 sec, 0.002288/0 sec, 0.000793/0 sec, 0.000758/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000153/0 sec (0.00015/0.00015 sec, 3e-06/3e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.022105 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004103 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001661/0 sec (0.000703/0 sec, 0.00052/0 sec, 0.00023/0 sec, 0.000208/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.3e-05/4.3e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005514 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.006008 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002809/0 sec (0.001189/0 sec, 0.000899/0 sec, 0.000379/0 sec, 0.000342/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 6.5e-05/0 sec (6.4e-05/6.4e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008247 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001807 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000418/0 sec (0.000308/0 sec, 0.00011/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 7.4e-05/0 sec (6.9e-05/6.9e-05 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 5.7e-05/0 sec (3.6e-05/3.6e-05 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 31 --> 2 (30 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 10.3333 --> 0.666667 (15 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.002656 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002517 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000697/0 sec (0.000547/0 sec, 0.00015/0 sec )
[LOG] Nr of iterations: 4 (3, 1 )
[LOG] Total clause computation time: 0.000119/0 sec (0.000112/0.000112 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 0.000123/0 sec (0.000102/0.000102 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 97 --> 4 (96 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 24.25 --> 1 (32 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.003542 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015614 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011125/0 sec (0.004584/0 sec, 0.003671/0 sec, 0.001681/0 sec, 0.001189/0 sec )
[LOG] Nr of iterations: 34 (13, 7, 8, 6 )
[LOG] Total clause computation time: 0.00269/0 sec (0.001044/0.001044 sec, 0.000902/0.000902 sec, 0.000419/0.000419 sec, 0.000325/0.000325 sec )
[LOG] Total clause minimization time: 0.006304/0 sec (0.002761/0.002761 sec, 0.00199/0.00199 sec, 0.000944/0.000944 sec, 0.000609/0.000609 sec )
[LOG] Total clause size reduction: 2305 --> 80 (1692 --> 38, 582 --> 11, 20 --> 20, 11 --> 11 )
[LOG] Average clause size reduction: 67.7941 --> 2.35294 (130.154 --> 2.92308, 83.1429 --> 1.57143, 2.5 --> 2.5, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.017121 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 221 2 36 1 182
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.028598 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017601/0 sec (0.007599/0 sec, 0.004825/0 sec, 0.003061/0 sec, 0.002116/0 sec )
[LOG] Nr of iterations: 29 (12, 5, 8, 4 )
[LOG] Total clause computation time: 0.004025/0 sec (0.001639/0.001639 sec, 0.001042/0.001042 sec, 0.000773/0.000773 sec, 0.000571/0.000571 sec )
[LOG] Total clause minimization time: 0.009915/0 sec (0.0045/0.0045 sec, 0.00252/0.00252 sec, 0.001798/0.001798 sec, 0.001097/0.001097 sec )
[LOG] Total clause size reduction: 3237 --> 61 (2574 --> 31, 640 --> 7, 16 --> 16, 7 --> 7 )
[LOG] Average clause size reduction: 111.621 --> 2.10345 (214.5 --> 2.58333, 128 --> 1.4, 2 --> 2, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.030928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 354 2 63 1 288
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009075 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005583/0 sec (0.002161/0 sec, 0.001732/0 sec, 0.00101/0 sec, 0.00068/0 sec )
[LOG] Nr of iterations: 24 (9, 6, 6, 3 )
[LOG] Total clause computation time: 0.001253/0 sec (0.000553/0.000553 sec, 0.000329/0.000329 sec, 0.000245/0.000245 sec, 0.000126/0.000126 sec )
[LOG] Total clause minimization time: 0.002605/0 sec (0.000951/0.000951 sec, 0.000791/0.000791 sec, 0.000515/0.000515 sec, 0.000348/0.000348 sec )
[LOG] Total clause size reduction: 1536 --> 35 (1040 --> 15, 485 --> 9, 8 --> 8, 3 --> 3 )
[LOG] Average clause size reduction: 64 --> 1.45833 (115.556 --> 1.66667, 80.8333 --> 1.5, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.0105 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 192 2 28 1 160
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.025512 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016356/0 sec (0.006471/0 sec, 0.003505/0 sec, 0.003438/0 sec, 0.002942/0 sec )
[LOG] Nr of iterations: 33 (15, 4, 12, 2 )
[LOG] Total clause computation time: 0.003407/0 sec (0.001885/0.001885 sec, 0.000426/0.000426 sec, 0.000883/0.000883 sec, 0.000213/0.000213 sec )
[LOG] Total clause minimization time: 0.009782/0 sec (0.003385/0.003385 sec, 0.001918/0.001918 sec, 0.002121/0.002121 sec, 0.002358/0.002358 sec )
[LOG] Total clause size reduction: 3496 --> 48 (2996 --> 24, 480 --> 4, 18 --> 18, 2 --> 2 )
[LOG] Average clause size reduction: 105.939 --> 1.45455 (199.733 --> 1.6, 120 --> 1, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.027597 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 324 2 49 1 271
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.024853 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 93 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019088/0 sec (0.005106/0 sec, 0.004417/0 sec, 0.003016/0 sec, 0.002655/0 sec, 0.00224/0 sec, 0.001654/0 sec )
[LOG] Nr of iterations: 47 (16, 8, 3, 12, 7, 1 )
[LOG] Total clause computation time: 0.003843/0 sec (0.001233/0.001233 sec, 0.001024/0.001024 sec, 0.000357/0.000357 sec, 0.000736/0.000736 sec, 0.000418/0.000418 sec, 7.5e-05/7.5e-05 sec )
[LOG] Total clause minimization time: 0.011597/0 sec (0.002906/0.002906 sec, 0.002503/0.002503 sec, 0.001872/0.001872 sec, 0.001549/0.001549 sec, 0.001496/0.001496 sec, 0.001271/0.001271 sec )
[LOG] Total clause size reduction: 4218 --> 80 (2820 --> 29, 1106 --> 14, 258 --> 3, 19 --> 19, 14 --> 14, 1 --> 1 )
[LOG] Average clause size reduction: 89.7447 --> 1.70213 (176.25 --> 1.8125, 138.25 --> 1.75, 86 --> 1, 1.58333 --> 1.58333, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.026431 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 319 3 36 1 278
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.079804 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 36 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.059226/0 sec (0.011915/0 sec, 0.012364/0 sec, 0.010779/0 sec, 0.007979/0 sec, 0.009418/0 sec, 0.006771/0 sec )
[LOG] Nr of iterations: 58 (17, 12, 3, 14, 10, 2 )
[LOG] Total clause computation time: 0.011275/0 sec (0.00328/0.00328 sec, 0.00259/0.00259 sec, 0.000831/0.000831 sec, 0.001704/0.001704 sec, 0.001747/0.001747 sec, 0.001123/0.001123 sec )
[LOG] Total clause minimization time: 0.040836/0 sec (0.006758/0.006758 sec, 0.008151/0.008151 sec, 0.008267/0.008267 sec, 0.005596/0.005596 sec, 0.007048/0.007048 sec, 0.005016/0.005016 sec )
[LOG] Total clause size reduction: 8253 --> 89 (4928 --> 30, 2860 --> 18, 426 --> 2, 22 --> 22, 15 --> 15, 2 --> 2 )
[LOG] Average clause size reduction: 142.293 --> 1.53448 (289.882 --> 1.76471, 238.333 --> 1.5, 142 --> 0.666667, 1.57143 --> 1.57143, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.082557 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 447 3 63 1 378
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 11.9372 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 259 new AND gates.
[LOG] Size before ABC: 344 AND gates.
[LOG] Size after ABC: 259 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.6043/11 sec (0.385562/0 sec, 0.917328/1 sec, 3.85426/4 sec, 1.64393/1 sec, 2.38377/3 sec, 2.41944/2 sec )
[LOG] Nr of iterations: 199 (17, 40, 57, 7, 37, 41 )
[LOG] Total clause computation time: 2.23552/1 sec (0.211995/0.211995 sec, 0.176485/0.176485 sec, 0.28386/0.28386 sec, 0.517525/0.517525 sec, 0.471894/0.471894 sec, 0.573764/0.573764 sec )
[LOG] Total clause minimization time: 9.32848/10 sec (0.166676/0.166676 sec, 0.733904/0.733904 sec, 3.56141/3.56141 sec, 1.12149/1.12149 sec, 1.90521/1.90521 sec, 1.8398/1.8398 sec )
[LOG] Total clause size reduction: 18428 --> 761 (3536 --> 46, 6513 --> 160, 8064 --> 248, 14 --> 14, 148 --> 140, 153 --> 153 )
[LOG] Average clause size reduction: 92.603 --> 3.82412 (208 --> 2.70588, 162.825 --> 4, 141.474 --> 4.35088, 2 --> 2, 4 --> 3.78378, 3.73171 --> 3.73171 )
[LOG] Overall execution time: 11.9425 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.13 sec (Real time) / 12.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 550 2 52 1 493
=====================  demo-v17_5_REAL.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9966.11 sec (User CPU time)
Timeout: 1
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 14.8137 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 2100 new AND gates.
[LOG] Size before ABC: 2948 AND gates.
[LOG] Size after ABC: 2100 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.0424/15 sec (0.062227/0 sec, 2.20321/3 sec, 2.17912/2 sec, 3.23163/3 sec, 1.1799/1 sec, 2.49449/3 sec, 1.33248/1 sec, 1.3593/2 sec )
[LOG] Nr of iterations: 935 (14, 284, 118, 77, 3, 271, 100, 68 )
[LOG] Total clause computation time: 2.25617/2 sec (0.02026/0.02026 sec, 0.229451/0.229451 sec, 0.178269/0.178269 sec, 0.193739/0.193739 sec, 0.89012/0.89012 sec, 0.478015/0.478015 sec, 0.114315/0.114315 sec, 0.151999/0.151999 sec )
[LOG] Total clause minimization time: 11.696/12 sec (0.033239/0.033239 sec, 1.95897/1.95897 sec, 1.98738/1.98738 sec, 3.02467/3.02467 sec, 0.283126/0.283126 sec, 1.99835/1.99835 sec, 1.21051/1.21051 sec, 1.19976/1.19976 sec )
[LOG] Total clause size reduction: 220421 --> 6435 (7501 --> 46, 135840 --> 2393, 46566 --> 777, 27360 --> 381, 6 --> 6, 2214 --> 1965, 613 --> 546, 321 --> 321 )
[LOG] Average clause size reduction: 235.744 --> 6.88235 (535.786 --> 3.28571, 478.31 --> 8.42606, 394.627 --> 6.58475, 355.325 --> 4.94805, 2 --> 2, 8.16974 --> 7.25092, 6.13 --> 5.46, 4.72059 --> 4.72059 )
[LOG] Overall execution time: 14.8228 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 15.30 sec (Real time) / 15.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.96 sec (Real time) / 0.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.02 sec (Real time) / 2.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2827 3 133 1 2687
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029491 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 129 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022302/0 sec (0.003607/0 sec, 0.010544/0 sec, 0.002121/0 sec, 0.00603/0 sec )
[LOG] Nr of iterations: 57 (7, 23, 5, 22 )
[LOG] Total clause computation time: 0.005552/0 sec (0.001013/0.001013 sec, 0.002218/0.002218 sec, 0.000838/0.000838 sec, 0.001483/0.001483 sec )
[LOG] Total clause minimization time: 0.013762/0 sec (0.001549/0.001549 sec, 0.007246/0.007246 sec, 0.000845/0.000845 sec, 0.004122/0.004122 sec )
[LOG] Total clause size reduction: 3417 --> 164 (984 --> 16, 2354 --> 69, 10 --> 10, 69 --> 69 )
[LOG] Average clause size reduction: 59.9474 --> 2.87719 (140.571 --> 2.28571, 102.348 --> 3, 2 --> 2, 3.13636 --> 3.13636 )
[LOG] Overall execution time: 0.031258 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 326 2 36 1 286
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.182237 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 202 new AND gates.
[LOG] Size before ABC: 301 AND gates.
[LOG] Size after ABC: 202 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.147408/1 sec (0.027805/0 sec, 0.070388/0 sec, 0.010847/0 sec, 0.038368/1 sec )
[LOG] Nr of iterations: 146 (25, 53, 16, 52 )
[LOG] Total clause computation time: 0.034622/1 sec (0.006586/0.006586 sec, 0.01329/0.01329 sec, 0.004118/0.004118 sec, 0.010628/0.010628 sec )
[LOG] Total clause minimization time: 0.106352/0 sec (0.01883/0.01883 sec, 0.054784/0.054784 sec, 0.005895/0.005895 sec, 0.026843/0.026843 sec )
[LOG] Total clause size reduction: 15880 --> 441 (6528 --> 73, 9152 --> 168, 32 --> 32, 168 --> 168 )
[LOG] Average clause size reduction: 108.767 --> 3.02055 (261.12 --> 2.92, 172.679 --> 3.16981, 2 --> 2, 3.23077 --> 3.23077 )
[LOG] Overall execution time: 0.185165 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 591 2 63 1 524
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.069262 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025877/0 sec (0.00503/0 sec, 0.007403/0 sec, 0.007752/0 sec, 0.001237/0 sec, 0.001659/0 sec, 0.002796/0 sec )
[LOG] Nr of iterations: 19 (1, 5, 7, 0, 1, 5 )
[LOG] Total clause computation time: 0.004413/0 sec (0.001214/0.001214 sec, 0.001268/0.001268 sec, 0.001309/0.001309 sec, 0/0 sec, 0.000178/0.000178 sec, 0.000444/0.000444 sec )
[LOG] Total clause minimization time: 0.007079/0 sec (0/0 sec, 0.00228/0.00228 sec, 0.003206/0.003206 sec, 0/0 sec, 0.000358/0.000358 sec, 0.001235/0.001235 sec )
[LOG] Total clause size reduction: 5327 --> 41 (0 --> 0, 2756 --> 9, 2556 --> 17, 0 --> 0, 2 --> 2, 13 --> 13 )
[LOG] Average clause size reduction: 280.368 --> 2.15789 (0 --> 0, 551.2 --> 1.8, 365.143 --> 2.42857, 0 --> 0, 2 --> 2, 2.6 --> 2.6 )
[LOG] Overall execution time: 0.074869 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1126 2 96 1 1027
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.210167 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.041853/0 sec (0.009196/0 sec, 0.010196/0 sec, 0.011938/0 sec, 0.002514/0 sec, 0.00434/0 sec, 0.003669/0 sec )
[LOG] Nr of iterations: 11 (1, 3, 4, 0, 2, 1 )
[LOG] Total clause computation time: 0.005099/0 sec (0.001758/0.001758 sec, 0.001248/0.001248 sec, 0.001599/0.001599 sec, 0/0 sec, 0.000317/0.000317 sec, 0.000177/0.000177 sec )
[LOG] Total clause minimization time: 0.008973/0 sec (0/0 sec, 0.002578/0.002578 sec, 0.003963/0.003963 sec, 0/0 sec, 0.001495/0.001495 sec, 0.000937/0.000937 sec )
[LOG] Total clause size reduction: 4457 --> 21 (0 --> 0, 2308 --> 5, 2142 --> 9, 0 --> 0, 5 --> 5, 2 --> 2 )
[LOG] Average clause size reduction: 405.182 --> 1.90909 (0 --> 0, 769.333 --> 1.66667, 535.5 --> 2.25, 0 --> 0, 2.5 --> 2.5, 2 --> 2 )
[LOG] Overall execution time: 0.221069 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1870 2 168 1 1700
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.043202 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 67 new AND gates.
[LOG] Size before ABC: 85 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032939/0 sec (0.005972/0 sec, 0.005891/0 sec, 0.005566/0 sec, 0.005107/0 sec, 0.002535/0 sec, 0.002046/0 sec, 0.002861/0 sec, 0.002961/0 sec )
[LOG] Nr of iterations: 57 (9, 8, 8, 8, 5, 5, 7, 7 )
[LOG] Total clause computation time: 0.007391/0 sec (0.001456/0.001456 sec, 0.001648/0.001648 sec, 0.001133/0.001133 sec, 0.001311/0.001311 sec, 0.00059/0.00059 sec, 0.000396/0.000396 sec, 0.000429/0.000429 sec, 0.000428/0.000428 sec )
[LOG] Total clause minimization time: 0.019031/0 sec (0.003277/0.003277 sec, 0.003066/0.003066 sec, 0.003227/0.003227 sec, 0.002623/0.002623 sec, 0.001469/0.001469 sec, 0.001238/0.001238 sec, 0.002013/0.002013 sec, 0.002118/0.002118 sec )
[LOG] Total clause size reduction: 7362 --> 72 (2416 --> 16, 1813 --> 9, 1540 --> 10, 1561 --> 8, 9 --> 6, 5 --> 5, 10 --> 10, 8 --> 8 )
[LOG] Average clause size reduction: 129.158 --> 1.26316 (268.444 --> 1.77778, 226.625 --> 1.125, 192.5 --> 1.25, 195.125 --> 1, 1.8 --> 1.2, 1 --> 1, 1.42857 --> 1.42857, 1.14286 --> 1.14286 )
[LOG] Overall execution time: 0.045459 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 461 4 56 1 397
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.950195 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 424 new AND gates.
[LOG] Size before ABC: 522 AND gates.
[LOG] Size after ABC: 424 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.866222/1 sec (0.083302/0 sec, 0.109538/0 sec, 0.160837/1 sec, 0.15345/0 sec, 0.081898/0 sec, 0.090556/0 sec, 0.098992/0 sec, 0.087649/0 sec )
[LOG] Nr of iterations: 320 (40, 36, 51, 46, 30, 33, 44, 40 )
[LOG] Total clause computation time: 0.179308/0 sec (0.045077/0.045077 sec, 0.021503/0.021503 sec, 0.0291/0.0291 sec, 0.026203/0.026203 sec, 0.01385/0.01385 sec, 0.01856/0.01856 sec, 0.014767/0.014767 sec, 0.010248/0.010248 sec )
[LOG] Total clause minimization time: 0.667318/1 sec (0.034966/0.034966 sec, 0.08487/0.08487 sec, 0.128206/0.128206 sec, 0.12356/0.12356 sec, 0.06642/0.06642 sec, 0.070563/0.070563 sec, 0.082792/0.082792 sec, 0.075941/0.075941 sec )
[LOG] Total clause size reduction: 64208 --> 834 (18330 --> 90, 14315 --> 106, 17600 --> 151, 13590 --> 132, 59 --> 53, 92 --> 85, 116 --> 111, 106 --> 106 )
[LOG] Average clause size reduction: 200.65 --> 2.60625 (458.25 --> 2.25, 397.639 --> 2.94444, 345.098 --> 2.96078, 295.435 --> 2.86957, 1.96667 --> 1.76667, 2.78788 --> 2.57576, 2.63636 --> 2.52273, 2.65 --> 2.65 )
[LOG] Overall execution time: 0.954428 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.13 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 1022 4 98 1 916
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.146383 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049188/0 sec (0.030804/0 sec, 0.018384/0 sec )
[LOG] Nr of iterations: 25 (16, 9 )
[LOG] Total clause computation time: 0.009689/0 sec (0.006945/0.006945 sec, 0.002744/0.002744 sec )
[LOG] Total clause minimization time: 0.032861/0 sec (0.018683/0.018683 sec, 0.014178/0.014178 sec )
[LOG] Total clause size reduction: 9129 --> 36 (9120 --> 27, 9 --> 9 )
[LOG] Average clause size reduction: 365.16 --> 1.44 (570 --> 1.6875, 1 --> 1 )
[LOG] Overall execution time: 0.153926 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.649822 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 202 new AND gates.
[LOG] Size before ABC: 204 AND gates.
[LOG] Size after ABC: 202 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.250621/0 sec (0.149959/0 sec, 0.100662/0 sec )
[LOG] Nr of iterations: 34 (22, 12 )
[LOG] Total clause computation time: 0.0417/0 sec (0.02834/0.02834 sec, 0.01336/0.01336 sec )
[LOG] Total clause minimization time: 0.1951/0 sec (0.11131/0.11131 sec, 0.08379/0.08379 sec )
[LOG] Total clause size reduction: 21474 --> 54 (21462 --> 42, 12 --> 12 )
[LOG] Average clause size reduction: 631.588 --> 1.58824 (975.545 --> 1.90909, 1 --> 1 )
[LOG] Overall execution time: 0.668656 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.82 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2307 3 252 1 2051
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006079 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002189/0 sec (0.001564/0 sec, 0.000625/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.0004/0 sec (0.000329/0.000329 sec, 7.1e-05/7.1e-05 sec )
[LOG] Total clause minimization time: 0.000607/0 sec (0.000388/0.000388 sec, 0.000219/0.000219 sec )
[LOG] Total clause size reduction: 222 --> 4 (220 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 44.4 --> 0.8 (73.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.007657 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.022569 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007154/0 sec (0.00421/0 sec, 0.002944/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.001605/0 sec (0.001108/0.001108 sec, 0.000497/0.000497 sec )
[LOG] Total clause minimization time: 0.003382/0 sec (0.00149/0.00149 sec, 0.001892/0.001892 sec )
[LOG] Total clause size reduction: 915 --> 10 (910 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 83.1818 --> 0.909091 (151.667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.025473 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.448847 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 131 new AND gates.
[LOG] Size before ABC: 182 AND gates.
[LOG] Size after ABC: 131 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.268502/1 sec (0.120862/1 sec, 0.063744/0 sec, 0.047372/0 sec, 0.036524/0 sec )
[LOG] Nr of iterations: 91 (40, 12, 29, 10 )
[LOG] Total clause computation time: 0.105314/1 sec (0.055547/0.055547 sec, 0.015983/0.015983 sec, 0.029225/0.029225 sec, 0.004559/0.004559 sec )
[LOG] Total clause minimization time: 0.147221/0 sec (0.058823/0.058823 sec, 0.042145/0.042145 sec, 0.016153/0.016153 sec, 0.0301/0.0301 sec )
[LOG] Total clause size reduction: 30888 --> 186 (24219 --> 95, 6589 --> 28, 56 --> 39, 24 --> 24 )
[LOG] Average clause size reduction: 339.429 --> 2.04396 (605.475 --> 2.375, 549.083 --> 2.33333, 1.93103 --> 1.34483, 2.4 --> 2.4 )
[LOG] Overall execution time: 0.459105 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1502 4 160 1 1334
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 5.52984 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 169 new AND gates.
[LOG] Size before ABC: 274 AND gates.
[LOG] Size after ABC: 169 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.20205/4 sec (1.83844/1 sec, 1.09713/1 sec, 0.592339/1 sec, 0.674148/1 sec )
[LOG] Nr of iterations: 234 (114, 35, 65, 20 )
[LOG] Total clause computation time: 1.74253/1 sec (1.0482/1.0482 sec, 0.257058/0.257058 sec, 0.35032/0.35032 sec, 0.086958/0.086958 sec )
[LOG] Total clause minimization time: 2.405/3 sec (0.77035/0.77035 sec, 0.819994/0.819994 sec, 0.234693/0.234693 sec, 0.579964/0.579964 sec )
[LOG] Total clause size reduction: 152817 --> 560 (118311 --> 303, 34340 --> 123, 121 --> 89, 45 --> 45 )
[LOG] Average clause size reduction: 653.064 --> 2.39316 (1037.82 --> 2.65789, 981.143 --> 3.51429, 1.86154 --> 1.36923, 2.25 --> 2.25 )
[LOG] Overall execution time: 5.55065 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.72 sec (Real time) / 5.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2512 4 280 1 2224
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.233409 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 172 new AND gates.
[LOG] Size before ABC: 205 AND gates.
[LOG] Size after ABC: 170 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.203044/0 sec (0.005765/0 sec, 0.01561/0 sec, 0.046028/0 sec, 0.002155/0 sec, 0.025806/0 sec, 0.010892/0 sec, 0.006751/0 sec, 0.003959/0 sec, 0.015101/0 sec, 0.017979/0 sec, 0.012316/0 sec, 0.000683/0 sec, 0.014084/0 sec, 0.007835/0 sec, 0.00991/0 sec, 0.00817/0 sec )
[LOG] Nr of iterations: 156 (7, 17, 41, 1, 20, 2, 8, 3, 2, 8, 18, 0, 19, 1, 7, 2 )
[LOG] Total clause computation time: 0.052139/0 sec (0.00232/0.00232 sec, 0.003275/0.003275 sec, 0.008712/0.008712 sec, 0.000791/0.000791 sec, 0.006124/0.006124 sec, 0.000153/0.000153 sec, 0.001393/0.001393 sec, 0.00039/0.00039 sec, 0.011202/0.011202 sec, 0.002732/0.002732 sec, 0.005391/0.005391 sec, 0/0 sec, 0.004437/0.004437 sec, 1e-06/1e-06 sec, 0.002504/0.002504 sec, 0.002714/0.002714 sec )
[LOG] Total clause minimization time: 0.133308/0 sec (0.001914/0.001914 sec, 0.01099/0.01099 sec, 0.035731/0.035731 sec, 0/0 sec, 0.018154/0.018154 sec, 0.009226/0.009226 sec, 0.003875/0.003875 sec, 0.002103/0.002103 sec, 0.003134/0.003134 sec, 0.01446/0.01446 sec, 0.006134/0.006134 sec, 0/0 sec, 0.008978/0.008978 sec, 0.007154/0.007154 sec, 0.006693/0.006693 sec, 0.004762/0.004762 sec )
[LOG] Total clause size reduction: 14110 --> 430 (984 --> 11, 2544 --> 46, 6120 --> 208, 0 --> 0, 2850 --> 46, 149 --> 0, 1036 --> 9, 294 --> 2, 2 --> 2, 14 --> 12, 60 --> 42, 0 --> 0, 46 --> 41, 0 --> 0, 9 --> 9, 2 --> 2 )
[LOG] Average clause size reduction: 90.4487 --> 2.75641 (140.571 --> 1.57143, 149.647 --> 2.70588, 149.268 --> 5.07317, 0 --> 0, 142.5 --> 2.3, 74.5 --> 0, 129.5 --> 1.125, 98 --> 0.666667, 1 --> 1, 1.75 --> 1.5, 3.33333 --> 2.33333, 0 --> 0, 2.42105 --> 2.15789, 0 --> 0, 1.28571 --> 1.28571, 1 --> 1 )
[LOG] Overall execution time: 0.23547 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 358 13 23 1 316
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.47466 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 178 new AND gates.
[LOG] Size before ABC: 205 AND gates.
[LOG] Size after ABC: 175 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.387469/0 sec (0.019334/0 sec, 0.013986/0 sec, 0.002171/0 sec, 0.007834/0 sec, 0.002908/0 sec, 0.032124/0 sec, 0.028872/0 sec, 0.014661/0 sec, 0.020762/0 sec, 0.025588/0 sec, 0.023955/0 sec, 0.020682/0 sec, 0.024082/0 sec, 0.020721/0 sec, 0.021714/0 sec, 0.023493/0 sec, 0.023525/0 sec, 0.021264/0 sec, 0.023075/0 sec, 0.016718/0 sec )
[LOG] Nr of iterations: 121 (10, 10, 2, 7, 2, 20, 7, 2, 11, 12, 5, 2, 1, 4, 1, 8, 3, 1, 6, 7 )
[LOG] Total clause computation time: 0.101571/0 sec (0.006043/0.006043 sec, 0.003099/0.003099 sec, 0.000212/0.000212 sec, 0.002043/0.002043 sec, 0.000713/0.000713 sec, 0.005839/0.005839 sec, 0.001865/0.001865 sec, 0.000185/0.000185 sec, 0.006421/0.006421 sec, 0.00472/0.00472 sec, 0.016611/0.016611 sec, 0.004726/0.004726 sec, 1e-06/1e-06 sec, 0.008001/0.008001 sec, 0.009062/0.009062 sec, 0.011191/0.011191 sec, 0.007405/0.007405 sec, 2e-06/2e-06 sec, 0.00769/0.00769 sec, 0.005742/0.005742 sec )
[LOG] Total clause minimization time: 0.256477/0 sec (0.011058/0.011058 sec, 0.008969/0.008969 sec, 7.5e-05/7.5e-05 sec, 0.003862/0.003862 sec, 0.000304/0.000304 sec, 0.024194/0.024194 sec, 0.025212/0.025212 sec, 0.012794/0.012794 sec, 0.01261/0.01261 sec, 0.019063/0.019063 sec, 0.006234/0.006234 sec, 0.014935/0.014935 sec, 0.023148/0.023148 sec, 0.011772/0.011772 sec, 0.011723/0.011723 sec, 0.011312/0.011312 sec, 0.014982/0.014982 sec, 0.020157/0.020157 sec, 0.014184/0.014184 sec, 0.009889/0.009889 sec )
[LOG] Total clause size reduction: 15064 --> 265 (2124 --> 29, 2079 --> 31, 251 --> 0, 1218 --> 15, 200 --> 1, 3743 --> 80, 1164 --> 7, 193 --> 0, 1940 --> 23, 2090 --> 22, 9 --> 9, 2 --> 2, 0 --> 0, 7 --> 5, 1 --> 1, 21 --> 18, 3 --> 3, 0 --> 0, 9 --> 9, 10 --> 10 )
[LOG] Average clause size reduction: 124.496 --> 2.19008 (212.4 --> 2.9, 207.9 --> 3.1, 125.5 --> 0, 174 --> 2.14286, 100 --> 0.5, 187.15 --> 4, 166.286 --> 1, 96.5 --> 0, 176.364 --> 2.09091, 174.167 --> 1.83333, 1.8 --> 1.8, 1 --> 1, 0 --> 0, 1.75 --> 1.25, 1 --> 1, 2.625 --> 2.25, 1 --> 1, 0 --> 0, 1.5 --> 1.5, 1.42857 --> 1.42857 )
[LOG] Overall execution time: 0.477063 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 462 15 27 1 413
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 42.9358 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 979 new AND gates.
[LOG] Size before ABC: 1201 AND gates.
[LOG] Size after ABC: 977 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 42.3404/42 sec (0.554894/0 sec, 2.12573/3 sec, 0.008902/0 sec, 0.805373/0 sec, 0.184935/1 sec, 2.68604/2 sec, 3.40433/4 sec, 2.81827/3 sec, 0.719975/0 sec, 0.812016/1 sec, 3.08854/3 sec, 4.17446/4 sec, 2.92697/3 sec, 3.54112/4 sec, 2.57077/2 sec, 1.97965/2 sec, 3.57411/4 sec, 1.9334/2 sec, 2.2671/2 sec, 2.1638/2 sec )
[LOG] Nr of iterations: 715 (24, 150, 2, 67, 22, 43, 59, 25, 10, 14, 18, 134, 1, 36, 1, 10, 58, 23, 7, 11 )
[LOG] Total clause computation time: 11.2823/13 sec (0.198192/0.198192 sec, 0.438065/0.438065 sec, 0.000686/0.000686 sec, 0.190576/0.190576 sec, 0.016641/0.016641 sec, 0.437434/0.437434 sec, 0.680735/0.680735 sec, 0.362423/0.362423 sec, 0.17185/0.17185 sec, 0.150186/0.150186 sec, 2.03018/2.03018 sec, 1.33236/1.33236 sec, 2e-06/2e-06 sec, 1.04065/1.04065 sec, 0.876297/0.876297 sec, 1.00264/1.00264 sec, 0.840698/0.840698 sec, 0.282432/0.282432 sec, 0.691571/0.691571 sec, 0.53872/0.53872 sec )
[LOG] Total clause minimization time: 30.894/29 sec (0.348736/0.348736 sec, 1.677/1.677 sec, 0.00014/0.00014 sec, 0.606317/0.606317 sec, 0.158037/0.158037 sec, 2.23991/2.23991 sec, 2.71368/2.71368 sec, 2.44625/2.44625 sec, 0.537771/0.537771 sec, 0.652401/0.652401 sec, 1.05222/1.05222 sec, 2.83024/2.83024 sec, 2.92108/2.92108 sec, 2.49069/2.49069 sec, 1.68865/1.68865 sec, 0.970904/0.970904 sec, 2.72632/2.72632 sec, 1.6449/1.6449 sec, 1.56959/1.56959 sec, 1.61913/1.61913 sec )
[LOG] Total clause size reduction: 97509 --> 3142 (6003 --> 94, 38144 --> 914, 253 --> 0, 15048 --> 413, 4725 --> 172, 9324 --> 188, 12702 --> 242, 5232 --> 51, 1944 --> 20, 2782 --> 31, 57 --> 53, 778 --> 534, 0 --> 0, 170 --> 127, 1 --> 1, 22 --> 19, 242 --> 215, 48 --> 34, 12 --> 12, 22 --> 22 )
[LOG] Average clause size reduction: 136.376 --> 4.39441 (250.125 --> 3.91667, 254.293 --> 6.09333, 126.5 --> 0, 224.597 --> 6.16418, 214.773 --> 7.81818, 216.837 --> 4.37209, 215.288 --> 4.10169, 209.28 --> 2.04, 194.4 --> 2, 198.714 --> 2.21429, 3.16667 --> 2.94444, 5.80597 --> 3.98507, 0 --> 0, 4.72222 --> 3.52778, 1 --> 1, 2.2 --> 1.9, 4.17241 --> 3.7069, 2.08696 --> 1.47826, 1.71429 --> 1.71429, 2 --> 2 )
[LOG] Overall execution time: 42.9419 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 43.30 sec (Real time) / 43.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.27 sec (Real time) / 6.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1289 18 30 1 1233
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.064 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026199/0 sec (0.010956/0 sec, 0.007173/0 sec, 0.004303/0 sec, 0.003767/0 sec )
[LOG] Nr of iterations: 18 (7, 4, 4, 3 )
[LOG] Total clause computation time: 0.005609/0 sec (0.002431/0.002431 sec, 0.001696/0.001696 sec, 0.000726/0.000726 sec, 0.000756/0.000756 sec )
[LOG] Total clause minimization time: 0.010554/0 sec (0.004612/0.004612 sec, 0.001978/0.001978 sec, 0.002133/0.002133 sec, 0.001831/0.001831 sec )
[LOG] Total clause size reduction: 3669 --> 23 (2682 --> 12, 978 --> 3, 6 --> 5, 3 --> 3 )
[LOG] Average clause size reduction: 203.833 --> 1.27778 (383.143 --> 1.71429, 244.5 --> 0.75, 1.5 --> 1.25, 1 --> 1 )
[LOG] Overall execution time: 0.070264 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.634067 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 115 new AND gates.
[LOG] Size before ABC: 158 AND gates.
[LOG] Size after ABC: 115 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.366421/0 sec (0.045365/0 sec, 0.044745/0 sec, 0.098961/0 sec, 0.058271/0 sec, 0.058422/0 sec, 0.060657/0 sec )
[LOG] Nr of iterations: 61 (7, 9, 18, 5, 7, 15 )
[LOG] Total clause computation time: 0.082971/0 sec (0.019285/0.019285 sec, 0.010767/0.010767 sec, 0.023005/0.023005 sec, 0.010229/0.010229 sec, 0.009227/0.009227 sec, 0.010458/0.010458 sec )
[LOG] Total clause minimization time: 0.251384/0 sec (0.017484/0.017484 sec, 0.0262/0.0262 sec, 0.067891/0.067891 sec, 0.045413/0.045413 sec, 0.046721/0.046721 sec, 0.047675/0.047675 sec )
[LOG] Total clause size reduction: 16276 --> 118 (4368 --> 8, 4496 --> 19, 7361 --> 41, 6 --> 5, 15 --> 15, 30 --> 30 )
[LOG] Average clause size reduction: 266.82 --> 1.93443 (624 --> 1.14286, 499.556 --> 2.11111, 408.944 --> 2.27778, 1.2 --> 1, 2.14286 --> 2.14286, 2 --> 2 )
[LOG] Overall execution time: 0.64639 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2179 4 140 1 2032
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.353357 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 146 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.216179/1 sec (0.095433/1 sec, 0.050459/0 sec, 0.03635/0 sec, 0.033937/0 sec )
[LOG] Nr of iterations: 79 (28, 15, 22, 14 )
[LOG] Total clause computation time: 0.049974/0 sec (0.020338/0.020338 sec, 0.013521/0.013521 sec, 0.008598/0.008598 sec, 0.007517/0.007517 sec )
[LOG] Total clause minimization time: 0.14837/1 sec (0.067514/0.067514 sec, 0.030616/0.030616 sec, 0.025721/0.025721 sec, 0.024519/0.024519 sec )
[LOG] Total clause size reduction: 21186 --> 160 (14796 --> 67, 6314 --> 31, 45 --> 31, 31 --> 31 )
[LOG] Average clause size reduction: 268.177 --> 2.02532 (528.429 --> 2.39286, 420.933 --> 2.06667, 2.04545 --> 1.40909, 2.21429 --> 2.21429 )
[LOG] Overall execution time: 0.364344 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1751 3 152 1 1594
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.86325 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 87 new AND gates.
[LOG] Size before ABC: 119 AND gates.
[LOG] Size after ABC: 86 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.21501/1 sec (0.310138/0 sec, 0.244405/1 sec, 0.239299/0 sec, 0.14902/0 sec, 0.129684/0 sec, 0.142462/0 sec )
[LOG] Nr of iterations: 96 (29, 18, 13, 12, 14, 10 )
[LOG] Total clause computation time: 0.247491/1 sec (0.064928/0.064928 sec, 0.055357/0.055357 sec, 0.056231/0.056231 sec, 0.019537/0.019537 sec, 0.023821/0.023821 sec, 0.027617/0.027617 sec )
[LOG] Total clause minimization time: 0.896447/0 sec (0.224702/0.224702 sec, 0.169838/0.169838 sec, 0.16631/0.16631 sec, 0.124098/0.124098 sec, 0.101614/0.101614 sec, 0.109885/0.109885 sec )
[LOG] Total clause size reduction: 55828 --> 218 (30408 --> 78, 15555 --> 44, 9792 --> 29, 21 --> 15, 30 --> 30, 22 --> 22 )
[LOG] Average clause size reduction: 581.542 --> 2.27083 (1048.55 --> 2.68966, 864.167 --> 2.44444, 753.231 --> 2.23077, 1.75 --> 1.25, 2.14286 --> 2.14286, 2.2 --> 2.2 )
[LOG] Overall execution time: 1.8944 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.05 sec (Real time) / 2.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.44 sec (Real time) / 1.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.01 sec (Real time) / 0.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3545 4 296 1 3243
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.016318 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004847/0 sec (0.002619/0 sec, 0.002228/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.00186/0 sec (0.001014/0.001014 sec, 0.000846/0.000846 sec )
[LOG] Total clause minimization time: 0.001204/0 sec (0.000306/0.000306 sec, 0.000898/0.000898 sec )
[LOG] Total clause size reduction: 251 --> 2 (250 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 83.6667 --> 0.666667 (125 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.018502 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.043899 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015031/0 sec (0.006504/0 sec, 0.008527/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.006759/0 sec (0.003158/0.003158 sec, 0.003601/0.003601 sec )
[LOG] Total clause minimization time: 0.005448/0 sec (0.001234/0.001234 sec, 0.004214/0.004214 sec )
[LOG] Total clause size reduction: 325 --> 2 (324 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 108.333 --> 0.666667 (162 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.046871 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 8.72531 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 79 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.22703/3 sec (1.19538/1 sec, 2.03166/2 sec )
[LOG] Nr of iterations: 30 (17, 13 )
[LOG] Total clause computation time: 1.2572/0 sec (0.76116/0.76116 sec, 0.496039/0.496039 sec )
[LOG] Total clause minimization time: 1.92982/3 sec (0.404488/0.404488 sec, 1.52533/1.52533 sec )
[LOG] Total clause size reduction: 38719 --> 41 (38704 --> 26, 15 --> 15 )
[LOG] Average clause size reduction: 1290.63 --> 1.36667 (2276.71 --> 1.52941, 1.15385 --> 1.15385 )
[LOG] Overall execution time: 8.77093 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.93 sec (Real time) / 8.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.13 sec (Real time) / 1.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.52 sec (Real time) / 6.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4553 3 363 1 4186
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 66.3969 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 87 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 43.1799/44 sec (18.2744/19 sec, 24.9055/25 sec )
[LOG] Nr of iterations: 36 (24, 12 )
[LOG] Total clause computation time: 9.08749/8 sec (4.38685/4.38685 sec, 4.70065/4.70065 sec )
[LOG] Total clause minimization time: 34.0015/35 sec (13.8285/13.8285 sec, 20.173/20.173 sec )
[LOG] Total clause size reduction: 73037 --> 53 (73025 --> 41, 12 --> 12 )
[LOG] Average clause size reduction: 2028.81 --> 1.47222 (3042.71 --> 1.70833, 1 --> 1 )
[LOG] Overall execution time: 66.4751 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 66.76 sec (Real time) / 66.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.68 sec (Real time) / 1.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.96 sec (Real time) / 14.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 6004 3 484 1 5516
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.034682 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010953/0 sec (0.005183/0 sec, 0.00577/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.00372/0 sec (0.002239/0.002239 sec, 0.001481/0.001481 sec )
[LOG] Total clause minimization time: 0.004583/0 sec (0.00097/0.00097 sec, 0.003613/0.003613 sec )
[LOG] Total clause size reduction: 792 --> 4 (790 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 158.4 --> 0.8 (263.333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.038286 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 576 3 87 1 485
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.11615 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047328/0 sec (0.028332/0 sec, 0.018996/0 sec )
[LOG] Nr of iterations: 14 (9, 5 )
[LOG] Total clause computation time: 0.020992/0 sec (0.0124/0.0124 sec, 0.008592/0.008592 sec )
[LOG] Total clause minimization time: 0.021296/0 sec (0.012019/0.012019 sec, 0.009277/0.009277 sec )
[LOG] Total clause size reduction: 4198 --> 22 (4192 --> 16, 6 --> 6 )
[LOG] Average clause size reduction: 299.857 --> 1.57143 (465.778 --> 1.77778, 1.2 --> 1.2 )
[LOG] Overall execution time: 0.121854 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 756 3 116 1 636
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.03005 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010839/0 sec (0.004991/0 sec, 0.005848/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.004282/0 sec (0.002356/0.002356 sec, 0.001926/0.001926 sec )
[LOG] Total clause minimization time: 0.004416/0 sec (0.001082/0.001082 sec, 0.003334/0.003334 sec )
[LOG] Total clause size reduction: 646 --> 4 (644 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 129.2 --> 0.8 (214.667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.032547 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 453 3 60 1 389
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.190625 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.096488/0 sec (0.047984/0 sec, 0.048504/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.067854/0 sec (0.038579/0.038579 sec, 0.029275/0.029275 sec )
[LOG] Total clause minimization time: 0.023414/0 sec (0.005451/0.005451 sec, 0.017963/0.017963 sec )
[LOG] Total clause size reduction: 2745 --> 10 (2740 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 249.545 --> 0.909091 (456.667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.195071 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 785 4 88 1 692
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.31609 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.142366/0 sec (0.065135/0 sec, 0.077231/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.040308/0 sec (0.025269/0.025269 sec, 0.015039/0.015039 sec )
[LOG] Total clause minimization time: 0.094649/0 sec (0.03429/0.03429 sec, 0.060359/0.060359 sec )
[LOG] Total clause size reduction: 1848 --> 6 (1845 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 264 --> 0.857143 (461.25 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.323145 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 865 4 128 1 732
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 40.5424 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 42 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 42 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.4482/33 sec (7.31355/7 sec, 26.1347/26 sec )
[LOG] Nr of iterations: 30 (16, 14 )
[LOG] Total clause computation time: 5.5856/6 sec (1.18285/1.18285 sec, 4.40274/4.40274 sec )
[LOG] Total clause minimization time: 27.8207/27 sec (6.10445/6.10445 sec, 21.7162/21.7162 sec )
[LOG] Total clause size reduction: 35399 --> 30 (35385 --> 16, 14 --> 14 )
[LOG] Average clause size reduction: 1179.97 --> 1 (2211.56 --> 1, 1 --> 1 )
[LOG] Overall execution time: 40.5754 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 40.82 sec (Real time) / 40.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.69 sec (Real time) / 2.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2856 7 304 1 2544
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.13292 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05519/0 sec (0.03758/0 sec, 0.01761/0 sec )
[LOG] Nr of iterations: 28 (20, 8 )
[LOG] Total clause computation time: 0.018712/0 sec (0.013428/0.013428 sec, 0.005284/0.005284 sec )
[LOG] Total clause minimization time: 0.031948/0 sec (0.020799/0.020799 sec, 0.011149/0.011149 sec )
[LOG] Total clause size reduction: 9508 --> 42 (9500 --> 34, 8 --> 8 )
[LOG] Average clause size reduction: 339.571 --> 1.5 (475 --> 1.7, 1 --> 1 )
[LOG] Overall execution time: 0.137935 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 824 5 108 1 710
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.0058 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002461/0 sec (0.001689/0 sec, 0.000772/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.000526/0 sec (0.000381/0.000381 sec, 0.000145/0.000145 sec )
[LOG] Total clause minimization time: 0.000944/0 sec (0.000596/0.000596 sec, 0.000348/0.000348 sec )
[LOG] Total clause size reduction: 501 --> 6 (498 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 71.5714 --> 0.857143 (124.5 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.007315 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 255 3 44 1 207
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013268 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004205/0 sec (0.002436/0 sec, 0.001769/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.00159/0 sec (0.000749/0.000749 sec, 0.000841/0.000841 sec )
[LOG] Total clause minimization time: 0.001099/0 sec (0.000595/0.000595 sec, 0.000504/0.000504 sec )
[LOG] Total clause size reduction: 473 --> 6 (470 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 94.6 --> 1.2 (156.667 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.015201 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 346 2 52 1 292
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.450858 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.21909/0 sec (0.104222/0 sec, 0.114868/0 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 0.070534/0 sec (0.031804/0.031804 sec, 0.03873/0.03873 sec )
[LOG] Total clause minimization time: 0.141776/0 sec (0.067522/0.067522 sec, 0.074254/0.074254 sec )
[LOG] Total clause size reduction: 8739 --> 34 (8722 --> 17, 17 --> 17 )
[LOG] Average clause size reduction: 301.345 --> 1.17241 (581.467 --> 1.13333, 1.21429 --> 1.21429 )
[LOG] Overall execution time: 0.457282 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1068 2 116 1 949
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.101505 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046658/0 sec (0.034857/0 sec, 0.011801/0 sec )
[LOG] Nr of iterations: 8 (5, 3 )
[LOG] Total clause computation time: 0.008438/0 sec (0.005033/0.005033 sec, 0.003405/0.003405 sec )
[LOG] Total clause minimization time: 0.034564/0 sec (0.027222/0.027222 sec, 0.007342/0.007342 sec )
[LOG] Total clause size reduction: 1175 --> 9 (1172 --> 6, 3 --> 3 )
[LOG] Average clause size reduction: 146.875 --> 1.125 (234.4 --> 1.2, 1 --> 1 )
[LOG] Overall execution time: 0.104723 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 532 2 68 1 462
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.083155 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022215/0 sec (0.013265/0 sec, 0.00895/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.009264/0 sec (0.005307/0.005307 sec, 0.003957/0.003957 sec )
[LOG] Total clause minimization time: 0.008228/0 sec (0.004365/0.004365 sec, 0.003863/0.003863 sec )
[LOG] Total clause size reduction: 3215 --> 10 (3210 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 292.273 --> 0.909091 (535 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.088691 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 928 3 108 1 816
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.03091 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.010864/0 sec (0.006265/0 sec, 0.004599/0 sec )
[LOG] Nr of iterations: 8 (5, 3 )
[LOG] Total clause computation time: 0.00405/0 sec (0.002201/0.002201 sec, 0.001849/0.001849 sec )
[LOG] Total clause minimization time: 0.004755/0 sec (0.002588/0.002588 sec, 0.002167/0.002167 sec )
[LOG] Total clause size reduction: 1219 --> 9 (1216 --> 6, 3 --> 3 )
[LOG] Average clause size reduction: 152.375 --> 1.125 (243.2 --> 1.2, 1 --> 1 )
[LOG] Overall execution time: 0.033314 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 438 3 60 1 374
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.091087 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023509/0 sec (0.01577/0 sec, 0.007739/0 sec )
[LOG] Nr of iterations: 8 (6, 2 )
[LOG] Total clause computation time: 0.009412/0 sec (0.005754/0.005754 sec, 0.003658/0.003658 sec )
[LOG] Total clause minimization time: 0.00931/0 sec (0.006492/0.006492 sec, 0.002818/0.002818 sec )
[LOG] Total clause size reduction: 2962 --> 10 (2960 --> 8, 2 --> 2 )
[LOG] Average clause size reduction: 370.25 --> 1.25 (493.333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.096165 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 958 2 96 1 860
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.35238 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 192 new AND gates.
[LOG] Size before ABC: 232 AND gates.
[LOG] Size after ABC: 192 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.747297/1 sec (0.425748/0 sec, 0.321549/1 sec )
[LOG] Nr of iterations: 69 (39, 30 )
[LOG] Total clause computation time: 0.211784/0 sec (0.101022/0.101022 sec, 0.110762/0.110762 sec )
[LOG] Total clause minimization time: 0.52166/1 sec (0.314473/0.314473 sec, 0.207187/0.207187 sec )
[LOG] Total clause size reduction: 41407 --> 175 (41344 --> 112, 63 --> 63 )
[LOG] Average clause size reduction: 600.101 --> 2.53623 (1060.1 --> 2.87179, 2.1 --> 2.1 )
[LOG] Overall execution time: 1.36547 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.52 sec (Real time) / 1.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1850 2 188 1 1659
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.143155 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041435/0 sec (0.023699/0 sec, 0.017736/0 sec )
[LOG] Nr of iterations: 9 (7, 2 )
[LOG] Total clause computation time: 0.015901/0 sec (0.010397/0.010397 sec, 0.005504/0.005504 sec )
[LOG] Total clause minimization time: 0.019563/0 sec (0.008798/0.008798 sec, 0.010765/0.010765 sec )
[LOG] Total clause size reduction: 4142 --> 12 (4140 --> 10, 2 --> 2 )
[LOG] Average clause size reduction: 460.222 --> 1.33333 (591.429 --> 1.42857, 1 --> 1 )
[LOG] Overall execution time: 0.149032 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1084 3 104 1 976
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.318899 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16055/1 sec (0.079221/1 sec, 0.081329/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.104807/1 sec (0.061943/0.061943 sec, 0.042864/0.042864 sec )
[LOG] Total clause minimization time: 0.050077/0 sec (0.013191/0.013191 sec, 0.036886/0.036886 sec )
[LOG] Total clause size reduction: 1032 --> 4 (1030 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 206.4 --> 0.8 (343.333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.324883 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.209872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060269/0 sec (0.027015/0 sec, 0.033254/0 sec )
[LOG] Nr of iterations: 6 (4, 2 )
[LOG] Total clause computation time: 0.033429/0 sec (0.016619/0.016619 sec, 0.01681/0.01681 sec )
[LOG] Total clause minimization time: 0.019734/0 sec (0.005317/0.005317 sec, 0.014417/0.014417 sec )
[LOG] Total clause size reduction: 2372 --> 6 (2370 --> 4, 2 --> 2 )
[LOG] Average clause size reduction: 395.333 --> 1 (592.5 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.217598 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1187 4 108 1 1074
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.309723 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.195416/0 sec (0.053818/0 sec, 0.079929/0 sec, 0.024224/0 sec, 0.011763/0 sec, 0.016284/0 sec, 0.009398/0 sec )
[LOG] Nr of iterations: 64 (22, 21, 5, 4, 9, 3 )
[LOG] Total clause computation time: 0.03966/0 sec (0.01086/0.01086 sec, 0.017506/0.017506 sec, 0.004359/0.004359 sec, 0.001626/0.001626 sec, 0.003549/0.003549 sec, 0.00176/0.00176 sec )
[LOG] Total clause minimization time: 0.1293/0 sec (0.036701/0.036701 sec, 0.054388/0.054388 sec, 0.01338/0.01338 sec, 0.008061/0.008061 sec, 0.010766/0.010766 sec, 0.006004/0.006004 sec )
[LOG] Total clause size reduction: 29781 --> 163 (15666 --> 54, 12040 --> 77, 2044 --> 7, 6 --> 5, 21 --> 16, 4 --> 4 )
[LOG] Average clause size reduction: 465.328 --> 2.54688 (712.091 --> 2.45455, 573.333 --> 3.66667, 408.8 --> 1.4, 1.5 --> 1.25, 2.33333 --> 1.77778, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.318977 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1310 1 172 1 1135
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027725 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014961/0 sec (0.006834/0 sec, 0.00361/0 sec, 0.002206/0 sec, 0.002311/0 sec )
[LOG] Nr of iterations: 14 (8, 2, 3, 1 )
[LOG] Total clause computation time: 0.004419/0 sec (0.001603/0.001603 sec, 0.001355/0.001355 sec, 0.00088/0.00088 sec, 0.000581/0.000581 sec )
[LOG] Total clause minimization time: 0.006779/0 sec (0.003882/0.003882 sec, 0.000829/0.000829 sec, 0.000775/0.000775 sec, 0.001293/0.001293 sec )
[LOG] Total clause size reduction: 2084 --> 21 (1820 --> 16, 259 --> 1, 4 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 148.857 --> 1.5 (227.5 --> 2, 129.5 --> 0.5, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.029967 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 390 2 60 1 327
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 321.463 sec CPU time.
[LOG] Relation determinization time: 322 sec real time.
[LOG] Final circuit size: 677 new AND gates.
[LOG] Size before ABC: 853 AND gates.
[LOG] Size after ABC: 677 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 310.368/311 sec (35.3355/36 sec, 67.9323/68 sec, 64.0392/64 sec, 57.2935/57 sec, 38.1665/39 sec, 47.6009/47 sec )
[LOG] Nr of iterations: 370 (26, 50, 134, 5, 37, 118 )
[LOG] Total clause computation time: 45.5717/44 sec (2.93279/2.93279 sec, 7.13824/7.13824 sec, 8.62007/8.62007 sec, 17.1561/17.1561 sec, 3.72165/3.72165 sec, 6.00287/6.00287 sec )
[LOG] Total clause minimization time: 264.519/267 sec (32.3657/32.3657 sec, 60.7369/60.7369 sec, 55.3478/55.3478 sec, 40.1092/40.1092 sec, 34.4093/34.4093 sec, 41.5505/41.5505 sec )
[LOG] Total clause size reduction: 222917 --> 1430 (34000 --> 76, 55860 --> 158, 132468 --> 619, 8 --> 6, 95 --> 85, 486 --> 486 )
[LOG] Average clause size reduction: 602.478 --> 3.86486 (1307.69 --> 2.92308, 1117.2 --> 3.16, 988.567 --> 4.6194, 1.6 --> 1.2, 2.56757 --> 2.2973, 4.11864 --> 4.11864 )
[LOG] Overall execution time: 321.5 sec CPU time.
[LOG] Overall execution time: 322 sec real time.
Synthesis time: 322.41 sec (Real time) / 320.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.54 sec (Real time) / 0.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2889 3 280 1 2603
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017152 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010389/0 sec (0.004823/0 sec, 0.003533/0 sec, 0.000898/0 sec, 0.001135/0 sec )
[LOG] Nr of iterations: 18 (9, 5, 2, 2 )
[LOG] Total clause computation time: 0.003065/0 sec (0.001202/0.001202 sec, 0.001295/0.001295 sec, 0.000354/0.000354 sec, 0.000214/0.000214 sec )
[LOG] Total clause minimization time: 0.00478/0 sec (0.002647/0.002647 sec, 0.001362/0.001362 sec, 0.000176/0.000176 sec, 0.000595/0.000595 sec )
[LOG] Total clause size reduction: 2064 --> 29 (1376 --> 19, 684 --> 6, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 114.667 --> 1.61111 (152.889 --> 2.11111, 136.8 --> 1.2, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.018937 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 294 2 48 1 243
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010825 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006833/0 sec (0.004259/0 sec, 0.001551/0 sec, 0.000533/0 sec, 0.00049/0 sec )
[LOG] Nr of iterations: 16 (12, 2, 1, 1 )
[LOG] Total clause computation time: 0.001447/0 sec (0.001053/0.001053 sec, 0.00025/0.00025 sec, 7.8e-05/7.8e-05 sec, 6.6e-05/6.6e-05 sec )
[LOG] Total clause minimization time: 0.00308/0 sec (0.002293/0.002293 sec, 0.000498/0.000498 sec, 0.000138/0.000138 sec, 0.000151/0.000151 sec )
[LOG] Total clause size reduction: 2258 --> 29 (2068 --> 26, 187 --> 1, 2 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 141.125 --> 1.8125 (172.333 --> 2.16667, 93.5 --> 0.5, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.012523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 285 2 52 1 230
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014176 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008514/0 sec (0.003601/0 sec, 0.002501/0 sec, 0.001069/0 sec, 0.001343/0 sec )
[LOG] Nr of iterations: 21 (9, 5, 3, 4 )
[LOG] Total clause computation time: 0.002663/0 sec (0.000927/0.000927 sec, 0.000848/0.000848 sec, 0.000434/0.000434 sec, 0.000454/0.000454 sec )
[LOG] Total clause minimization time: 0.003658/0 sec (0.00183/0.00183 sec, 0.00091/0.00091 sec, 0.00032/0.00032 sec, 0.000598/0.000598 sec )
[LOG] Total clause size reduction: 1948 --> 25 (1296 --> 14, 644 --> 4, 4 --> 3, 4 --> 4 )
[LOG] Average clause size reduction: 92.7619 --> 1.19048 (144 --> 1.55556, 128.8 --> 0.8, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.015728 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 251 3 44 1 202
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.031783 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020044/0 sec (0.010005/0 sec, 0.005206/0 sec, 0.002386/0 sec, 0.002447/0 sec )
[LOG] Nr of iterations: 26 (14, 5, 3, 4 )
[LOG] Total clause computation time: 0.006046/0 sec (0.002411/0.002411 sec, 0.002091/0.002091 sec, 0.000734/0.000734 sec, 0.00081/0.00081 sec )
[LOG] Total clause minimization time: 0.01045/0 sec (0.006194/0.006194 sec, 0.001916/0.001916 sec, 0.001148/0.001148 sec, 0.001192/0.001192 sec )
[LOG] Total clause size reduction: 4493 --> 43 (3432 --> 30, 1052 --> 5, 4 --> 3, 5 --> 5 )
[LOG] Average clause size reduction: 172.808 --> 1.65385 (245.143 --> 2.14286, 210.4 --> 1, 1.33333 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.034034 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 399 3 60 1 335
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.053693 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032576/0 sec (0.012066/0 sec, 0.010154/0 sec, 0.005754/0 sec, 0.004602/0 sec )
[LOG] Nr of iterations: 25 (10, 7, 5, 3 )
[LOG] Total clause computation time: 0.009303/0 sec (0.003145/0.003145 sec, 0.002505/0.002505 sec, 0.002203/0.002203 sec, 0.00145/0.00145 sec )
[LOG] Total clause minimization time: 0.01734/0 sec (0.00632/0.00632 sec, 0.005641/0.005641 sec, 0.002809/0.002809 sec, 0.00257/0.00257 sec )
[LOG] Total clause size reduction: 4162 --> 41 (2493 --> 21, 1656 --> 10, 10 --> 7, 3 --> 3 )
[LOG] Average clause size reduction: 166.48 --> 1.64 (249.3 --> 2.1, 236.571 --> 1.42857, 2 --> 1.4, 1 --> 1 )
[LOG] Overall execution time: 0.056272 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 415 2 68 1 344
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029615 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015927/0 sec (0.004239/0 sec, 0.005695/0 sec, 0.002637/0 sec, 0.003356/0 sec )
[LOG] Nr of iterations: 19 (6, 6, 3, 4 )
[LOG] Total clause computation time: 0.006126/0 sec (0.001319/0.001319 sec, 0.002065/0.002065 sec, 0.001249/0.001249 sec, 0.001493/0.001493 sec )
[LOG] Total clause minimization time: 0.006245/0 sec (0.001503/0.001503 sec, 0.002463/0.002463 sec, 0.000875/0.000875 sec, 0.001404/0.001404 sec )
[LOG] Total clause size reduction: 2663 --> 21 (1330 --> 8, 1325 --> 6, 4 --> 3, 4 --> 4 )
[LOG] Average clause size reduction: 140.158 --> 1.10526 (221.667 --> 1.33333, 220.833 --> 1, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.031909 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 405 3 60 1 340
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.742053 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 230 new AND gates.
[LOG] Size before ABC: 285 AND gates.
[LOG] Size after ABC: 229 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.486775/1 sec (0.087529/1 sec, 0.205011/0 sec, 0.058934/0 sec, 0.040454/0 sec, 0.060548/0 sec, 0.034299/0 sec )
[LOG] Nr of iterations: 88 (18, 38, 5, 4, 19, 4 )
[LOG] Total clause computation time: 0.08937/1 sec (0.022225/0.022225 sec, 0.03285/0.03285 sec, 0.005088/0.005088 sec, 0.004892/0.004892 sec, 0.021049/0.021049 sec, 0.003266/0.003266 sec )
[LOG] Total clause minimization time: 0.36381/0 sec (0.056634/0.056634 sec, 0.162667/0.162667 sec, 0.046045/0.046045 sec, 0.033148/0.033148 sec, 0.03672/0.03672 sec, 0.028596/0.028596 sec )
[LOG] Total clause size reduction: 53860 --> 201 (18071 --> 43, 32634 --> 110, 3100 --> 5, 6 --> 5, 44 --> 33, 5 --> 5 )
[LOG] Average clause size reduction: 612.045 --> 2.28409 (1003.94 --> 2.38889, 858.789 --> 2.89474, 620 --> 1, 1.5 --> 1.25, 2.31579 --> 1.73684, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.756775 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1974 2 236 1 1734
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.049134 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032418/0 sec (0.013038/0 sec, 0.011907/0 sec, 0.00333/0 sec, 0.004143/0 sec )
[LOG] Nr of iterations: 33 (15, 9, 3, 6 )
[LOG] Total clause computation time: 0.008927/0 sec (0.002918/0.002918 sec, 0.003944/0.003944 sec, 0.000758/0.000758 sec, 0.001307/0.001307 sec )
[LOG] Total clause minimization time: 0.019405/0 sec (0.008441/0.008441 sec, 0.006634/0.006634 sec, 0.002003/0.002003 sec, 0.002327/0.002327 sec )
[LOG] Total clause size reduction: 5994 --> 81 (3808 --> 39, 2168 --> 25, 4 --> 3, 14 --> 14 )
[LOG] Average clause size reduction: 181.636 --> 2.45455 (253.867 --> 2.6, 240.889 --> 2.77778, 1.33333 --> 1, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 0.052009 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 428 3 68 1 356
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.04103 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 142 AND gates.
[LOG] Size after ABC: 85 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.79515/1 sec (0.111632/0 sec, 0.17019/0 sec, 0.118689/0 sec, 0.144767/1 sec, 0.055494/0 sec, 0.082923/0 sec, 0.058079/0 sec, 0.053376/0 sec )
[LOG] Nr of iterations: 127 (23, 28, 16, 15, 4, 20, 12, 9 )
[LOG] Total clause computation time: 0.132158/0 sec (0.017564/0.017564 sec, 0.037304/0.037304 sec, 0.015811/0.015811 sec, 0.027944/0.027944 sec, 0.00547/0.00547 sec, 0.014966/0.014966 sec, 0.005884/0.005884 sec, 0.007215/0.007215 sec )
[LOG] Total clause minimization time: 0.613682/1 sec (0.085684/0.085684 sec, 0.123978/0.123978 sec, 0.092929/0.092929 sec, 0.106273/0.106273 sec, 0.047131/0.047131 sec, 0.064805/0.064805 sec, 0.049446/0.049446 sec, 0.043436/0.043436 sec )
[LOG] Total clause size reduction: 69180 --> 294 (23716 --> 54, 23166 --> 80, 11490 --> 39, 10710 --> 34, 6 --> 4, 50 --> 45, 25 --> 21, 17 --> 17 )
[LOG] Average clause size reduction: 544.724 --> 2.31496 (1031.13 --> 2.34783, 827.357 --> 2.85714, 718.125 --> 2.4375, 714 --> 2.26667, 1.5 --> 1, 2.5 --> 2.25, 2.08333 --> 1.75, 1.88889 --> 1.88889 )
[LOG] Overall execution time: 1.05598 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.21 sec (Real time) / 1.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1784 2 228 1 1550
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.47072 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 607 new AND gates.
[LOG] Size before ABC: 806 AND gates.
[LOG] Size after ABC: 607 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.49604/3 sec (0.202711/1 sec, 0.118716/0 sec, 0.651803/0 sec, 0.58229/1 sec, 0.448574/0 sec, 0.49195/1 sec )
[LOG] Nr of iterations: 278 (44, 21, 77, 43, 18, 75 )
[LOG] Total clause computation time: 0.610567/0 sec (0.043432/0.043432 sec, 0.024189/0.024189 sec, 0.1732/0.1732 sec, 0.037484/0.037484 sec, 0.059651/0.059651 sec, 0.272611/0.272611 sec )
[LOG] Total clause minimization time: 1.81845/3 sec (0.142115/0.142115 sec, 0.078483/0.078483 sec, 0.458933/0.458933 sec, 0.539998/0.539998 sec, 0.38442/0.38442 sec, 0.214504/0.214504 sec )
[LOG] Total clause size reduction: 171543 --> 923 (56287 --> 126, 26020 --> 52, 88768 --> 308, 126 --> 110, 44 --> 29, 298 --> 298 )
[LOG] Average clause size reduction: 617.061 --> 3.32014 (1279.25 --> 2.86364, 1239.05 --> 2.47619, 1152.83 --> 4, 2.93023 --> 2.55814, 2.44444 --> 1.61111, 3.97333 --> 3.97333 )
[LOG] Overall execution time: 3.50186 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.70 sec (Real time) / 3.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.37 sec (Real time) / 1.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3458 2 376 1 3077
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.310914 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.194125/0 sec (0.047571/0 sec, 0.077225/0 sec, 0.025859/0 sec, 0.012996/0 sec, 0.019516/0 sec, 0.010958/0 sec )
[LOG] Nr of iterations: 72 (16, 26, 7, 5, 13, 5 )
[LOG] Total clause computation time: 0.042694/0 sec (0.010425/0.010425 sec, 0.014939/0.014939 sec, 0.006351/0.006351 sec, 0.002274/0.002274 sec, 0.005414/0.005414 sec, 0.003291/0.003291 sec )
[LOG] Total clause minimization time: 0.124971/0 sec (0.028803/0.028803 sec, 0.055595/0.055595 sec, 0.013501/0.013501 sec, 0.008888/0.008888 sec, 0.012309/0.012309 sec, 0.005875/0.005875 sec )
[LOG] Total clause size reduction: 38863 --> 156 (15030 --> 34, 19625 --> 78, 4164 --> 9, 6 --> 5, 31 --> 23, 7 --> 7 )
[LOG] Average clause size reduction: 539.764 --> 2.16667 (939.375 --> 2.125, 754.808 --> 3, 594.857 --> 1.28571, 1.2 --> 1, 2.38462 --> 1.76923, 1.4 --> 1.4 )
[LOG] Overall execution time: 0.32286 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1591 1 216 1 1372
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.047164 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 109 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033094/0 sec (0.010047/0 sec, 0.01355/0 sec, 0.003726/0 sec, 0.005771/0 sec )
[LOG] Nr of iterations: 45 (16, 14, 5, 10 )
[LOG] Total clause computation time: 0.009383/0 sec (0.002913/0.002913 sec, 0.003854/0.003854 sec, 0.000906/0.000906 sec, 0.00171/0.00171 sec )
[LOG] Total clause minimization time: 0.019897/0 sec (0.0057/0.0057 sec, 0.00838/0.00838 sec, 0.002264/0.002264 sec, 0.003553/0.003553 sec )
[LOG] Total clause size reduction: 7553 --> 103 (4035 --> 31, 3484 --> 39, 7 --> 6, 27 --> 27 )
[LOG] Average clause size reduction: 167.844 --> 2.28889 (252.188 --> 1.9375, 248.857 --> 2.78571, 1.4 --> 1.2, 2.7 --> 2.7 )
[LOG] Overall execution time: 0.049573 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 480 2 68 1 408
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.099863 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057238/0 sec (0.014299/0 sec, 0.016295/0 sec, 0.009794/0 sec, 0.01685/0 sec )
[LOG] Nr of iterations: 25 (10, 6, 4, 5 )
[LOG] Total clause computation time: 0.022965/0 sec (0.005574/0.005574 sec, 0.005959/0.005959 sec, 0.003369/0.003369 sec, 0.008063/0.008063 sec )
[LOG] Total clause minimization time: 0.028252/0 sec (0.006402/0.006402 sec, 0.008347/0.008347 sec, 0.005564/0.005564 sec, 0.007939/0.007939 sec )
[LOG] Total clause size reduction: 5204 --> 44 (3339 --> 20, 1850 --> 10, 5 --> 4, 10 --> 10 )
[LOG] Average clause size reduction: 208.16 --> 1.76 (333.9 --> 2, 308.333 --> 1.66667, 1.25 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.103903 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 631 3 84 1 542
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 6.9028 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 269 new AND gates.
[LOG] Size before ABC: 371 AND gates.
[LOG] Size after ABC: 269 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.0398/5 sec (0.798536/1 sec, 2.00425/2 sec, 1.00774/1 sec, 1.22927/1 sec )
[LOG] Nr of iterations: 116 (13, 54, 4, 45 )
[LOG] Total clause computation time: 1.86176/3 sec (0.258183/0.258183 sec, 0.863534/0.863534 sec, 0.403539/0.403539 sec, 0.336503/0.336503 sec )
[LOG] Total clause minimization time: 3.12365/2 sec (0.524466/0.524466 sec, 1.11837/1.11837 sec, 0.596573/0.596573 sec, 0.884237/0.884237 sec )
[LOG] Total clause size reduction: 150654 --> 265 (27804 --> 32, 122748 --> 132, 5 --> 4, 97 --> 97 )
[LOG] Average clause size reduction: 1298.74 --> 2.28448 (2138.77 --> 2.46154, 2273.11 --> 2.44444, 1.25 --> 1, 2.15556 --> 2.15556 )
[LOG] Overall execution time: 6.92587 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.12 sec (Real time) / 7.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.82 sec (Real time) / 0.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2942 3 272 1 2665
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 8.91564 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.33004/6 sec (1.57574/2 sec, 1.43464/1 sec, 1.05103/1 sec, 1.26863/2 sec )
[LOG] Nr of iterations: 31 (12, 8, 5, 6 )
[LOG] Total clause computation time: 2.22732/3 sec (1.07829/1.07829 sec, 0.528004/0.528004 sec, 0.314107/0.314107 sec, 0.306915/0.306915 sec )
[LOG] Total clause minimization time: 3.03544/3 sec (0.474837/0.474837 sec, 0.880915/0.880915 sec, 0.726356/0.726356 sec, 0.953333/0.953333 sec )
[LOG] Total clause size reduction: 64878 --> 48 (39644 --> 26, 25221 --> 10, 6 --> 5, 7 --> 7 )
[LOG] Average clause size reduction: 2092.84 --> 1.54839 (3303.67 --> 2.16667, 3152.62 --> 1.25, 1.2 --> 1, 1.16667 --> 1.16667 )
[LOG] Overall execution time: 8.95462 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.11 sec (Real time) / 9.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.32 sec (Real time) / 1.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4232 3 340 1 3887
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 62.0915 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 884 new AND gates.
[LOG] Size before ABC: 942 AND gates.
[LOG] Size after ABC: 884 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 61.0381/62 sec (1.47871/2 sec, 3.82918/4 sec, 1.97297/2 sec, 5.35277/5 sec, 0.03536/0 sec, 12.8048/13 sec, 9.80522/10 sec, 8.34756/8 sec, 11.8985/12 sec, 5.51304/6 sec )
[LOG] Nr of iterations: 401 (34, 85, 26, 54, 7, 29, 84, 24, 53, 5 )
[LOG] Total clause computation time: 16.5892/19 sec (0.344077/0.344077 sec, 0.555991/0.555991 sec, 0.549626/0.549626 sec, 1.10594/1.10594 sec, 0.008687/0.008687 sec, 3.41565/3.41565 sec, 3.43815/3.43815 sec, 1.62663/1.62663 sec, 3.64826/3.64826 sec, 1.89617/1.89617 sec )
[LOG] Total clause minimization time: 44.3295/43 sec (1.12322/1.12322 sec, 3.26078/3.26078 sec, 1.41173/1.41173 sec, 4.23217/4.23217 sec, 0.009094/0.009094 sec, 9.37826/9.37826 sec, 6.35654/6.35654 sec, 6.70906/6.70906 sec, 8.24018/8.24018 sec, 3.60842/3.60842 sec )
[LOG] Total clause size reduction: 67677 --> 1514 (11055 --> 121, 28056 --> 382, 8300 --> 73, 17543 --> 217, 1956 --> 7, 95 --> 86, 382 --> 338, 68 --> 68, 217 --> 217, 5 --> 5 )
[LOG] Average clause size reduction: 168.771 --> 3.77556 (325.147 --> 3.55882, 330.071 --> 4.49412, 319.231 --> 2.80769, 324.87 --> 4.01852, 279.429 --> 1, 3.27586 --> 2.96552, 4.54762 --> 4.02381, 2.83333 --> 2.83333, 4.09434 --> 4.09434, 1 --> 1 )
[LOG] Overall execution time: 62.0991 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 62.47 sec (Real time) / 62.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.18 sec (Real time) / 26.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1226 12 19 1 1190
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 8779.55 sec (Real time) / 8756.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 1.33832 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 124 new AND gates.
[LOG] Size before ABC: 147 AND gates.
[LOG] Size after ABC: 46 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.20618/1 sec (0.019119/0 sec, 0.027966/0 sec, 0.010536/0 sec, 0.012039/0 sec, 0.009504/0 sec, 0.010901/0 sec, 0.011299/0 sec, 0.011343/0 sec, 0.011627/0 sec, 0.012323/0 sec, 0.008736/0 sec, 0.01013/0 sec, 0.009765/0 sec, 0.0095/0 sec, 0.009721/0 sec, 0.010173/0 sec, 0.010756/0 sec, 0.009907/0 sec, 0.011884/0 sec, 0.020918/0 sec, 0.015335/0 sec, 0.009562/0 sec, 0.00981/0 sec, 0.012333/0 sec, 0.012331/0 sec, 0.012256/0 sec, 0.012336/0 sec, 0.012356/0 sec, 0.012388/0 sec, 0.012248/0 sec, 0.012753/0 sec, 0.012418/0 sec, 0.012518/0 sec, 0.011833/0 sec, 0.011848/0 sec, 0.011997/0 sec, 0.011825/0 sec, 0.011876/0 sec, 0.011845/0 sec, 0.012808/0 sec, 0.011755/0 sec, 0.011712/1 sec, 0.011813/0 sec, 0.011779/0 sec, 0.011679/0 sec, 0.011808/0 sec, 0.011857/0 sec, 0.011744/0 sec, 0.011688/0 sec, 0.011687/0 sec, 0.011926/0 sec, 0.011671/0 sec, 0.011608/0 sec, 0.011767/0 sec, 0.011703/0 sec, 0.011584/0 sec, 0.011804/0 sec, 0.011637/0 sec, 0.011774/0 sec, 0.01164/0 sec, 0.011696/0 sec, 0.011619/0 sec, 0.011565/0 sec, 0.011686/0 sec, 0.011938/0 sec, 0.011422/0 sec, 0.011658/0 sec, 0.011604/0 sec, 0.011515/0 sec, 0.011536/0 sec, 0.011588/0 sec, 0.011502/0 sec, 0.011543/0 sec, 0.013484/0 sec, 0.011692/0 sec, 0.013115/0 sec, 0.012971/0 sec, 0.013187/0 sec, 0.013029/0 sec, 0.010477/0 sec, 0.013643/0 sec, 0.006002/0 sec, 0.003655/0 sec, 0.00341/0 sec, 0.003291/0 sec, 0.00234/0 sec, 0.003414/0 sec, 0.003318/0 sec, 0.003398/0 sec, 0.0034/0 sec, 0.002404/0 sec, 0.002345/0 sec, 0.003412/0 sec, 0.003454/0 sec, 0.003509/0 sec, 0.003329/0 sec, 0.003444/0 sec, 0.003406/0 sec, 0.003338/0 sec, 0.0023/0 sec, 0.007639/0 sec, 0.005442/0 sec, 0.003191/0 sec, 0.003761/0 sec, 0.00237/0 sec, 0.002416/0 sec, 0.00242/0 sec, 0.002316/0 sec, 0.002351/0 sec, 0.002262/0 sec, 0.002395/0 sec, 0.002339/0 sec, 0.002393/0 sec, 0.002365/0 sec, 0.002433/0 sec, 0.002275/0 sec, 0.002382/0 sec, 0.002394/0 sec, 0.002347/0 sec, 0.002368/0 sec, 0.002437/0 sec, 0.002315/0 sec, 0.002355/0 sec, 0.002337/0 sec, 0.00236/0 sec, 0.002362/0 sec, 0.002384/0 sec, 0.002339/0 sec, 0.002443/0 sec, 0.00228/0 sec, 0.002424/0 sec, 0.002348/0 sec, 0.00233/0 sec, 0.002309/0 sec, 0.002432/0 sec, 0.002395/0 sec, 0.002419/0 sec, 0.002367/0 sec, 0.002371/0 sec, 0.002368/0 sec, 0.002369/0 sec, 0.002288/0 sec, 0.00226/0 sec, 0.002281/0 sec, 0.002375/0 sec, 0.002345/0 sec, 0.002421/0 sec, 0.002529/0 sec, 0.002544/0 sec, 0.002395/0 sec, 0.0024/0 sec, 0.002353/0 sec, 0.002349/0 sec, 0.002316/0 sec, 0.003906/0 sec, 0.002341/0 sec, 0.003419/0 sec, 0.003423/0 sec, 0.003359/0 sec, 0.003439/0 sec, 0.003361/0 sec, 0.003378/0 sec )
[LOG] Nr of iterations: 157 (4, 8, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 6, 5, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 3, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 5, 4, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.095275/0 sec (0.002716/0.002716 sec, 0.005159/0.005159 sec, 0.001193/0.001193 sec, 0.001445/0.001445 sec, 0.001301/0.001301 sec, 0.001309/0.001309 sec, 0.001342/0.001342 sec, 0.00132/0.00132 sec, 0.001287/0.001287 sec, 0.001611/0.001611 sec, 0.001157/0.001157 sec, 0.001378/0.001378 sec, 0.001125/0.001125 sec, 0.001065/0.001065 sec, 0.001117/0.001117 sec, 0.001353/0.001353 sec, 0.001378/0.001378 sec, 0.001484/0.001484 sec, 0.001043/0.001043 sec, 0.004045/0.004045 sec, 0.003438/0.003438 sec, 0.000725/0.000725 sec, 0.000953/0.000953 sec, 0.000992/0.000992 sec, 0.00104/0.00104 sec, 0.001017/0.001017 sec, 0.001054/0.001054 sec, 0.001/0.001 sec, 0.001063/0.001063 sec, 0.001061/0.001061 sec, 0.001565/0.001565 sec, 0.001441/0.001441 sec, 0.00152/0.00152 sec, 0.000719/0.000719 sec, 0.000712/0.000712 sec, 0.000789/0.000789 sec, 0.000783/0.000783 sec, 0.000754/0.000754 sec, 0.000736/0.000736 sec, 0.001661/0.001661 sec, 0.000778/0.000778 sec, 0.00075/0.00075 sec, 0.000768/0.000768 sec, 0.00077/0.00077 sec, 0.000741/0.000741 sec, 0.00075/0.00075 sec, 0.000753/0.000753 sec, 0.000708/0.000708 sec, 0.000748/0.000748 sec, 0.000707/0.000707 sec, 0.000738/0.000738 sec, 0.000685/0.000685 sec, 0.000737/0.000737 sec, 0.000724/0.000724 sec, 0.000731/0.000731 sec, 0.000748/0.000748 sec, 0.000765/0.000765 sec, 0.000741/0.000741 sec, 0.000712/0.000712 sec, 0.000699/0.000699 sec, 0.000749/0.000749 sec, 0.000703/0.000703 sec, 0.000682/0.000682 sec, 0.000777/0.000777 sec, 0.000733/0.000733 sec, 0.000692/0.000692 sec, 0.000681/0.000681 sec, 0.000754/0.000754 sec, 0.000711/0.000711 sec, 0.000725/0.000725 sec, 0.000743/0.000743 sec, 0.000699/0.000699 sec, 0.000715/0.000715 sec, 0.001205/0.001205 sec, 0.000726/0.000726 sec, 0.001318/0.001318 sec, 0.00114/0.00114 sec, 0.001193/0.001193 sec, 0.001152/0.001152 sec, 0.00163/0.00163 sec, 0.001357/0.001357 sec, 0.000921/0.000921 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.001543/0.001543 sec, 0.001226/0.001226 sec, 1e-06/1e-06 sec, 0.000381/0.000381 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000331/0.000331 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000174/0.000174 sec )
[LOG] Total clause minimization time: 0.093347/0 sec (0.004552/0.004552 sec, 0.014916/0.014916 sec, 0.001587/0.001587 sec, 0.002701/0.002701 sec, 0/0 sec, 0.001177/0.001177 sec, 0.001441/0.001441 sec, 0.001296/0.001296 sec, 0.001501/0.001501 sec, 0/0 sec, 0/0 sec, 0.001241/0.001241 sec, 0.00117/0.00117 sec, 0.001068/0.001068 sec, 0.001145/0.001145 sec, 0.001173/0.001173 sec, 0.001982/0.001982 sec, 0.000967/0.000967 sec, 0/0 sec, 0.009887/0.009887 sec, 0.004477/0.004477 sec, 0.001282/0.001282 sec, 0.00108/0.00108 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001368/0.001368 sec, 0/0 sec, 0.000846/0.000846 sec, 0.00093/0.00093 sec, 0.001054/0.001054 sec, 0.001005/0.001005 sec, 0.000996/0.000996 sec, 0.001351/0.001351 sec, 0.001978/0.001978 sec, 0.001233/0.001233 sec, 0.001006/0.001006 sec, 0.000934/0.000934 sec, 0/0 sec, 0.001041/0.001041 sec, 0.001022/0.001022 sec, 0.00102/0.00102 sec, 0.001045/0.001045 sec, 0/0 sec, 0/0 sec, 0.001032/0.001032 sec, 0.001027/0.001027 sec, 0.001045/0.001045 sec, 0.001003/0.001003 sec, 0.001054/0.001054 sec, 0.001039/0.001039 sec, 0.001007/0.001007 sec, 0/0 sec, 0.003725/0.003725 sec, 0.001836/0.001836 sec, 0.000732/0.000732 sec, 0.000956/0.000956 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001212/0.001212 sec, 0/0 sec, 0.001059/0.001059 sec, 0.001053/0.001053 sec, 0.001036/0.001036 sec, 0.001124/0.001124 sec, 0.001045/0.001045 sec, 0.00089/0.00089 sec )
[LOG] Total clause size reduction: 78834 --> 63 (7308 --> 3, 13769 --> 18, 1967 --> 0, 1970 --> 0, 0 --> 0, 1977 --> 0, 1981 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 0 --> 0, 1914 --> 0, 1918 --> 0, 1926 --> 0, 1934 --> 0, 1942 --> 0, 1950 --> 0, 1958 --> 0, 0 --> 0, 7220 --> 13, 5764 --> 4, 1445 --> 0, 1454 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2408 --> 1, 0 --> 0, 2388 --> 0, 2416 --> 0, 2424 --> 0, 2419 --> 0, 1956 --> 0, 2423 --> 1, 3 --> 3, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 12, 4 --> 4, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 502.127 --> 0.401274 (1827 --> 0.75, 1721.12 --> 2.25, 983.5 --> 0, 985 --> 0, 0 --> 0, 988.5 --> 0, 990.5 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 0 --> 0, 957 --> 0, 959 --> 0, 963 --> 0, 967 --> 0, 971 --> 0, 975 --> 0, 979 --> 0, 0 --> 0, 1203.33 --> 2.16667, 1152.8 --> 0.8, 722.5 --> 0, 727 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1204 --> 0.5, 0 --> 0, 1194 --> 0, 1208 --> 0, 1212 --> 0, 1209.5 --> 0, 978 --> 0, 1211.5 --> 0.5, 1 --> 1, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.6 --> 2.4, 1 --> 1, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 1.35321 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.51 sec (Real time) / 1.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2495 98 327 1 2066
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 1.05129 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 208 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.935151/1 sec (0.024057/0 sec, 0.014659/0 sec, 0.008735/0 sec, 0.00858/0 sec, 0.009222/0 sec, 0.00888/0 sec, 0.008779/0 sec, 0.009068/0 sec, 0.009844/0 sec, 0.007935/0 sec, 0.009527/0 sec, 0.00927/0 sec, 0.009196/0 sec, 0.009431/0 sec, 0.007836/0 sec, 0.011303/0 sec, 0.00789/1 sec, 0.008042/0 sec, 0.008117/0 sec, 0.008104/0 sec, 0.007879/0 sec, 0.007955/0 sec, 0.008025/0 sec, 0.008099/0 sec, 0.008106/0 sec, 0.007978/0 sec, 0.007961/0 sec, 0.008024/0 sec, 0.007996/0 sec, 0.008027/0 sec, 0.007948/0 sec, 0.008035/0 sec, 0.008013/0 sec, 0.008247/0 sec, 0.008226/0 sec, 0.008183/0 sec, 0.007849/0 sec, 0.008074/0 sec, 0.00806/0 sec, 0.008009/0 sec, 0.008109/0 sec, 0.008063/0 sec, 0.008057/0 sec, 0.007991/0 sec, 0.00806/0 sec, 0.008009/0 sec, 0.008074/0 sec, 0.007961/0 sec, 0.008032/0 sec, 0.009322/0 sec, 0.009142/0 sec, 0.008532/0 sec, 0.007834/0 sec, 0.009612/0 sec, 0.009313/0 sec, 0.009723/0 sec, 0.009487/0 sec, 0.008615/0 sec, 0.008139/0 sec, 0.008105/0 sec, 0.00808/0 sec, 0.008069/0 sec, 0.007892/0 sec, 0.007971/0 sec, 0.008155/0 sec, 0.008137/0 sec, 0.008007/0 sec, 0.00802/0 sec, 0.008019/0 sec, 0.008078/0 sec, 0.007925/0 sec, 0.008118/0 sec, 0.007903/0 sec, 0.008025/0 sec, 0.007675/0 sec, 0.008466/0 sec, 0.023404/0 sec, 0.011789/0 sec, 0.007808/0 sec, 0.02023/0 sec, 0.00786/0 sec, 0.003901/0 sec, 0.003205/0 sec, 0.002844/0 sec, 0.003226/0 sec, 0.00323/0 sec, 0.003173/0 sec, 0.003065/0 sec, 0.003075/0 sec, 0.003836/0 sec, 0.002047/0 sec, 0.003093/0 sec, 0.003079/0 sec, 0.003073/0 sec, 0.003015/0 sec, 0.00306/0 sec, 0.003778/0 sec, 0.00205/0 sec, 0.002133/0 sec, 0.002075/0 sec, 0.002068/0 sec, 0.002083/0 sec, 0.002136/0 sec, 0.002098/0 sec, 0.002088/0 sec, 0.002117/0 sec, 0.002096/0 sec, 0.002056/0 sec, 0.002073/0 sec, 0.002055/0 sec, 0.002142/0 sec, 0.002079/0 sec, 0.002053/0 sec, 0.002031/0 sec, 0.002086/0 sec, 0.002044/0 sec, 0.002057/0 sec, 0.00206/0 sec, 0.002057/0 sec, 0.002041/0 sec, 0.002119/0 sec, 0.002084/0 sec, 0.002087/0 sec, 0.002111/0 sec, 0.002085/0 sec, 0.002026/0 sec, 0.00214/0 sec, 0.002105/0 sec, 0.002051/0 sec, 0.00208/0 sec, 0.003026/0 sec, 0.003005/0 sec, 0.003032/0 sec, 0.002103/0 sec, 0.003008/0 sec, 0.003065/0 sec, 0.003081/0 sec, 0.003127/0 sec, 0.00208/0 sec, 0.002065/0 sec, 0.002066/0 sec, 0.002128/0 sec, 0.002083/0 sec, 0.002056/0 sec, 0.002017/0 sec, 0.002077/0 sec, 0.002003/0 sec, 0.002031/0 sec, 0.002061/0 sec, 0.002047/0 sec, 0.002036/0 sec, 0.002103/0 sec, 0.002143/0 sec, 0.002128/0 sec, 0.002132/0 sec, 0.002085/0 sec, 0.002093/0 sec, 0.005664/0 sec, 0.004775/0 sec, 0.0029/0 sec, 0.008551/0 sec, 0.002034/0 sec )
[LOG] Nr of iterations: 167 (6, 5, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 8, 4, 2, 8, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 3, 1, 7, 0 )
[LOG] Total clause computation time: 0.073389/0 sec (0.004197/0.004197 sec, 0.003246/0.003246 sec, 0.000894/0.000894 sec, 0.000947/0.000947 sec, 0.000952/0.000952 sec, 0.000971/0.000971 sec, 0.000972/0.000972 sec, 0.000972/0.000972 sec, 0.000915/0.000915 sec, 0.000497/0.000497 sec, 0.000843/0.000843 sec, 0.000839/0.000839 sec, 0.000847/0.000847 sec, 0.000873/0.000873 sec, 0.000933/0.000933 sec, 0.001597/0.001597 sec, 0.00044/0.00044 sec, 0.00048/0.00048 sec, 0.00047/0.00047 sec, 0.000468/0.000468 sec, 0.000452/0.000452 sec, 0.000476/0.000476 sec, 0.000467/0.000467 sec, 0.00046/0.00046 sec, 0.000467/0.000467 sec, 0.000451/0.000451 sec, 0.000468/0.000468 sec, 0.000474/0.000474 sec, 0.000468/0.000468 sec, 0.000484/0.000484 sec, 0.00046/0.00046 sec, 0.000452/0.000452 sec, 0.000455/0.000455 sec, 0.000464/0.000464 sec, 0.000483/0.000483 sec, 0.000449/0.000449 sec, 0.000466/0.000466 sec, 0.000476/0.000476 sec, 0.000453/0.000453 sec, 0.000471/0.000471 sec, 0.000487/0.000487 sec, 0.000457/0.000457 sec, 0.000465/0.000465 sec, 0.000491/0.000491 sec, 0.000463/0.000463 sec, 0.000502/0.000502 sec, 0.000475/0.000475 sec, 0.000469/0.000469 sec, 0.00048/0.00048 sec, 0.001167/0.001167 sec, 0.001068/0.001068 sec, 0.001073/0.001073 sec, 0.000667/0.000667 sec, 0.001077/0.001077 sec, 0.001076/0.001076 sec, 0.001049/0.001049 sec, 0.001085/0.001085 sec, 0.000909/0.000909 sec, 0.000463/0.000463 sec, 0.000495/0.000495 sec, 0.000474/0.000474 sec, 0.000466/0.000466 sec, 0.000469/0.000469 sec, 0.000483/0.000483 sec, 0.000497/0.000497 sec, 0.000492/0.000492 sec, 0.000484/0.000484 sec, 0.00048/0.00048 sec, 0.000487/0.000487 sec, 0.000474/0.000474 sec, 0.000493/0.000493 sec, 0.000479/0.000479 sec, 0.000476/0.000476 sec, 0.000481/0.000481 sec, 0.001573/0.001573 sec, 0.000951/0.000951 sec, 0.004392/0.004392 sec, 0.002461/0.002461 sec, 0.000676/0.000676 sec, 0.004146/0.004146 sec, 0.001395/0.001395 sec, 0.000707/0.000707 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000156/0.000156 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000341/0.000341 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001085/0.001085 sec, 0.000852/0.000852 sec, 0/0 sec, 0.001843/0.001843 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.102504/0 sec (0.012809/0.012809 sec, 0.005238/0.005238 sec, 0.001553/0.001553 sec, 0.001373/0.001373 sec, 0.001961/0.001961 sec, 0.001376/0.001376 sec, 0.001263/0.001263 sec, 0.001384/0.001384 sec, 0.001548/0.001548 sec, 0/0 sec, 0.001282/0.001282 sec, 0.000929/0.000929 sec, 0.000791/0.000791 sec, 0.000954/0.000954 sec, 0.000963/0.000963 sec, 0.002189/0.002189 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001232/0.001232 sec, 0.001096/0.001096 sec, 0.000789/0.000789 sec, 0/0 sec, 0.001235/0.001235 sec, 0.00098/0.00098 sec, 0.0013/0.0013 sec, 0.000882/0.000882 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.013092/0.013092 sec, 0.003299/0.003299 sec, 0.000935/0.000935 sec, 0.010203/0.010203 sec, 0/0 sec, 0.000695/0.000695 sec, 0.001088/0.001088 sec, 0.000793/0.000793 sec, 0.0011/0.0011 sec, 0.001048/0.001048 sec, 0.001033/0.001033 sec, 0.00098/0.00098 sec, 0.000931/0.000931 sec, 0.001617/0.001617 sec, 0/0 sec, 0.000977/0.000977 sec, 0.000991/0.000991 sec, 0.000979/0.000979 sec, 0.000957/0.000957 sec, 0.000941/0.000941 sec, 0.00137/0.00137 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000906/0.000906 sec, 0.000945/0.000945 sec, 0.000977/0.000977 sec, 0/0 sec, 0.000907/0.000907 sec, 0.000944/0.000944 sec, 0.000922/0.000922 sec, 0.000964/0.000964 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002518/0.002518 sec, 0.001758/0.001758 sec, 0.000881/0.000881 sec, 0.004626/0.004626 sec, 0/0 sec )
[LOG] Total clause size reduction: 76569 --> 100 (8715 --> 20, 6968 --> 5, 1747 --> 0, 1754 --> 0, 1761 --> 0, 1768 --> 0, 1775 --> 0, 1782 --> 0, 2023 --> 2, 0 --> 0, 2030 --> 0, 2030 --> 0, 2030 --> 0, 2030 --> 0, 1742 --> 0, 4060 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1772 --> 0, 1772 --> 0, 1774 --> 0, 0 --> 0, 1778 --> 0, 1780 --> 0, 1782 --> 0, 1784 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 8519 --> 20, 3642 --> 3, 1218 --> 0, 8498 --> 16, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 9, 3 --> 3, 0 --> 0, 16 --> 16, 0 --> 0 )
[LOG] Average clause size reduction: 458.497 --> 0.598802 (1452.5 --> 3.33333, 1393.6 --> 1, 873.5 --> 0, 877 --> 0, 880.5 --> 0, 884 --> 0, 887.5 --> 0, 891 --> 0, 1011.5 --> 1, 0 --> 0, 1015 --> 0, 1015 --> 0, 1015 --> 0, 1015 --> 0, 871 --> 0, 1353.33 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 886 --> 0, 886 --> 0, 887 --> 0, 0 --> 0, 889 --> 0, 890 --> 0, 891 --> 0, 892 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1064.88 --> 2.5, 910.5 --> 0.75, 609 --> 0, 1062.25 --> 2, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.5 --> 2.25, 1 --> 1, 0 --> 0, 2.28571 --> 2.28571, 0 --> 0 )
[LOG] Overall execution time: 1.06334 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.21 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2116 98 241 1 1773
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.107843 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 154 new AND gates.
[LOG] Size before ABC: 238 AND gates.
[LOG] Size after ABC: 131 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.090564/0 sec (0.006202/0 sec, 0.002757/0 sec, 0.00262/0 sec, 0.002903/0 sec, 0.002196/0 sec, 0.00216/0 sec, 0.002141/0 sec, 0.002134/0 sec, 0.002171/0 sec, 0.002267/0 sec, 0.002371/0 sec, 0.00215/0 sec, 0.002187/0 sec, 0.00217/0 sec, 0.002222/0 sec, 0.002186/0 sec, 0.002137/0 sec, 0.002302/0 sec, 0.002534/0 sec, 0.007911/0 sec, 0.002813/0 sec, 0.002568/0 sec, 0.003338/0 sec, 0.00271/0 sec, 0.001495/0 sec, 0.00112/0 sec, 0.001093/0 sec, 0.001393/0 sec, 0.000734/0 sec, 0.000715/0 sec, 0.000708/0 sec, 0.000708/0 sec, 0.000712/0 sec, 0.000709/0 sec, 0.000712/0 sec, 0.000743/0 sec, 0.000716/0 sec, 0.000734/0 sec, 0.000728/0 sec, 0.000732/0 sec, 0.000743/0 sec, 0.000718/0 sec, 0.00072/0 sec, 0.002909/0 sec, 0.001174/0 sec, 0.001172/0 sec, 0.001498/0 sec, 0.000728/0 sec )
[LOG] Nr of iterations: 54 (5, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 7, 2, 2, 3, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 5, 1, 1, 2, 0 )
[LOG] Total clause computation time: 0.011056/0 sec (0.00112/0.00112 sec, 0.000406/0.000406 sec, 0.000346/0.000346 sec, 0.000357/0.000357 sec, 0.000204/0.000204 sec, 0.000169/0.000169 sec, 0.000163/0.000163 sec, 0.000167/0.000167 sec, 0.000168/0.000168 sec, 0.000289/0.000289 sec, 0.000493/0.000493 sec, 0.00017/0.00017 sec, 0.00017/0.00017 sec, 0.000166/0.000166 sec, 0.000169/0.000169 sec, 0.00018/0.00018 sec, 0.000166/0.000166 sec, 0.000308/0.000308 sec, 0.000593/0.000593 sec, 0.001502/0.001502 sec, 0.000356/0.000356 sec, 0.000255/0.000255 sec, 0.000754/0.000754 sec, 0.000769/0.000769 sec, 0.000349/0.000349 sec, 0/0 sec, 0/0 sec, 0.000165/0.000165 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000741/0.000741 sec, 6.8e-05/6.8e-05 sec, 1e-06/1e-06 sec, 0.000292/0.000292 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.014631/0 sec (0.002964/0.002964 sec, 0.000463/0.000463 sec, 0.000331/0.000331 sec, 0.000653/0.000653 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004453/0.004453 sec, 0.000529/0.000529 sec, 0.000332/0.000332 sec, 0.000629/0.000629 sec, 0/0 sec, 0.000332/0.000332 sec, 0.000389/0.000389 sec, 0.000361/0.000361 sec, 0.000464/0.000464 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001429/0.001429 sec, 0.000397/0.000397 sec, 0.000423/0.000423 sec, 0.000482/0.000482 sec, 0/0 sec )
[LOG] Total clause size reduction: 8506 --> 52 (2440 --> 13, 609 --> 0, 614 --> 0, 606 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2520 --> 17, 417 --> 1, 421 --> 0, 860 --> 2, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 12, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Average clause size reduction: 157.519 --> 0.962963 (488 --> 2.6, 304.5 --> 0, 307 --> 0, 303 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 360 --> 2.42857, 208.5 --> 0.5, 210.5 --> 0, 286.667 --> 0.666667, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.6 --> 2.4, 1 --> 1, 0 --> 0, 1 --> 1, 0 --> 0 )
[LOG] Overall execution time: 0.112109 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 851 28 80 1 742
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.08335 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 74 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.070051/0 sec (0.004027/0 sec, 0.002074/0 sec, 0.001992/0 sec, 0.002055/0 sec, 0.001611/0 sec, 0.001573/0 sec, 0.00159/0 sec, 0.001631/0 sec, 0.00162/0 sec, 0.001685/0 sec, 0.001929/0 sec, 0.001665/0 sec, 0.001617/0 sec, 0.001626/0 sec, 0.001636/0 sec, 0.001632/0 sec, 0.001614/0 sec, 0.001705/0 sec, 0.001791/0 sec, 0.004684/0 sec, 0.002766/0 sec, 0.002059/0 sec, 0.002916/0 sec, 0.002076/0 sec, 0.001886/0 sec, 0.001181/0 sec, 0.001079/0 sec, 0.001264/0 sec, 0.000614/0 sec, 0.0006/0 sec, 0.000578/0 sec, 0.000566/0 sec, 0.000568/0 sec, 0.000565/0 sec, 0.000593/0 sec, 0.000587/0 sec, 0.000568/0 sec, 0.000577/0 sec, 0.000597/0 sec, 0.000591/0 sec, 0.000584/0 sec, 0.00057/0 sec, 0.000571/0 sec, 0.001872/0 sec, 0.001292/0 sec, 0.001148/0 sec, 0.001438/0 sec, 0.000588/0 sec )
[LOG] Nr of iterations: 53 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 3, 2, 3, 1, 3, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 2, 1, 2, 0 )
[LOG] Total clause computation time: 0.009095/0 sec (0.000717/0.000717 sec, 0.000344/0.000344 sec, 0.000283/0.000283 sec, 0.000335/0.000335 sec, 0.000167/0.000167 sec, 0.000142/0.000142 sec, 0.00015/0.00015 sec, 0.000144/0.000144 sec, 0.000144/0.000144 sec, 0.000215/0.000215 sec, 0.000451/0.000451 sec, 0.000144/0.000144 sec, 0.000144/0.000144 sec, 0.000146/0.000146 sec, 0.000158/0.000158 sec, 0.000145/0.000145 sec, 0.000147/0.000147 sec, 0.000226/0.000226 sec, 0.000308/0.000308 sec, 0.000975/0.000975 sec, 0.000458/0.000458 sec, 0.000268/0.000268 sec, 0.000624/0.000624 sec, 0.000662/0.000662 sec, 0.000361/0.000361 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000202/0.000202 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000457/0.000457 sec, 0.000232/0.000232 sec, 0/0 sec, 0.000345/0.000345 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.011642/0 sec (0.001795/0.001795 sec, 0.000336/0.000336 sec, 0.00028/0.00028 sec, 0.000335/0.000335 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002292/0.002292 sec, 0.000759/0.000759 sec, 0.000283/0.000283 sec, 0.000795/0.000795 sec, 0/0 sec, 0.000871/0.000871 sec, 0.000586/0.000586 sec, 0.000488/0.000488 sec, 0.00047/0.00047 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000828/0.000828 sec, 0.00048/0.00048 sec, 0.000555/0.000555 sec, 0.000489/0.000489 sec, 0/0 sec )
[LOG] Total clause size reduction: 5765 --> 49 (1398 --> 9, 465 --> 0, 470 --> 0, 462 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1304 --> 13, 644 --> 2, 327 --> 0, 672 --> 3, 0 --> 0, 9 --> 7, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 8 --> 8, 2 --> 2, 0 --> 0, 3 --> 3, 0 --> 0 )
[LOG] Average clause size reduction: 108.774 --> 0.924528 (349.5 --> 2.25, 232.5 --> 0, 235 --> 0, 231 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 260.8 --> 2.6, 214.667 --> 0.666667, 163.5 --> 0, 224 --> 1, 0 --> 0, 3 --> 2.33333, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.66667 --> 2.66667, 1 --> 1, 0 --> 0, 1.5 --> 1.5, 0 --> 0 )
[LOG] Overall execution time: 0.08668 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 573 16 56 1 499
