<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <endaddress preferredWidth="113" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols/Ethernet/Reference Design Components,Library/Basic Functions/Simulation; Debug and Verification,Library/University Program/Audio &amp; Video/Video,Library/Qsys Interconnect/Memory-Mapped Alpha,Project,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Basic Functions/Bridges and Adaptors/Clock,Library/University Program/Audio &amp; Video,Library/DSP/Video and Image Processing,Library/Basic Functions/Clocks; PLLs and Resets,Library/University Program/Clock,Library/Qsys Interconnect/Interrupt,Library/University Program,Library/Basic Functions/Configuration and Programming,Library/Interface Protocols,Library/DSP,Library,Library/Qsys Interconnect,Library/Basic Functions/On Chip Memory,Library/Basic Functions,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/Basic Functions/Bridges and Adaptors,Library/Interface Protocols/Audio &amp; Video,Library/Interface Protocols/Ethernet" />
 <window width="1920" height="1020" x="0" y="0" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" />
</preferences>
