# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab9.srcs/sources_1/new/ALU.v" \
"../../../../../lab 7/lab 7.srcs/sources_1/new/BinaryCounter.v" \
"../../../../lab9.srcs/sources_1/new/RF.v" \
"../../../../lab9.srcs/sources_1/new/ROM.v" \
"../../../../lab9.srcs/sources_1/new/top.v" \
"../../../../lab9.srcs/sim_1/new/top_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
