<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/cpu/x86/c1_LIRGenerator_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_LIRAssembler_x86.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_Runtime1_x86.cpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/c1_LIRGenerator_x86.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 1,7 ***</span>
  /*
<span class="line-modified">!  * Copyright (c) 2005, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   *
   * This code is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License version 2 only, as
   * published by the Free Software Foundation.
<span class="line-new-header">--- 1,7 ---</span>
  /*
<span class="line-modified">!  * Copyright (c) 2005, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   *
   * This code is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License version 2 only, as
   * published by the Free Software Foundation.
</pre>
<hr />
<pre>
<span class="line-old-header">*** 91,13 ***</span>
    LIR_Opr opr;
    switch (type-&gt;tag()) {
      case intTag:     opr = FrameMap::rax_opr;          break;
      case objectTag:  opr = FrameMap::rax_oop_opr;      break;
      case longTag:    opr = FrameMap::long0_opr;        break;
      case floatTag:   opr = UseSSE &gt;= 1 ? FrameMap::xmm0_float_opr  : FrameMap::fpu0_float_opr;  break;
      case doubleTag:  opr = UseSSE &gt;= 2 ? FrameMap::xmm0_double_opr : FrameMap::fpu0_double_opr;  break;
<span class="line-modified">! </span>
      case addressTag:
      default: ShouldNotReachHere(); return LIR_OprFact::illegalOpr;
    }
  
    assert(opr-&gt;type_field() == as_OprType(as_BasicType(type)), &quot;type mismatch&quot;);
<span class="line-new-header">--- 91,17 ---</span>
    LIR_Opr opr;
    switch (type-&gt;tag()) {
      case intTag:     opr = FrameMap::rax_opr;          break;
      case objectTag:  opr = FrameMap::rax_oop_opr;      break;
      case longTag:    opr = FrameMap::long0_opr;        break;
<span class="line-added">+ #ifdef _LP64</span>
<span class="line-added">+     case floatTag:   opr = FrameMap::xmm0_float_opr;   break;</span>
<span class="line-added">+     case doubleTag:  opr = FrameMap::xmm0_double_opr;  break;</span>
<span class="line-added">+ #else</span>
      case floatTag:   opr = UseSSE &gt;= 1 ? FrameMap::xmm0_float_opr  : FrameMap::fpu0_float_opr;  break;
      case doubleTag:  opr = UseSSE &gt;= 2 ? FrameMap::xmm0_double_opr : FrameMap::fpu0_double_opr;  break;
<span class="line-modified">! #endif // _LP64</span>
      case addressTag:
      default: ShouldNotReachHere(); return LIR_OprFact::illegalOpr;
    }
  
    assert(opr-&gt;type_field() == as_OprType(as_BasicType(type)), &quot;type mismatch&quot;);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 143,11 ***</span>
    return c-&gt;type() != T_OBJECT || c-&gt;as_jobject() == NULL;
  }
  
  
  LIR_Opr LIRGenerator::safepoint_poll_register() {
<span class="line-modified">!   NOT_LP64( if (SafepointMechanism::uses_thread_local_poll()) { return new_register(T_ADDRESS); } )</span>
    return LIR_OprFact::illegalOpr;
  }
  
  
  LIR_Address* LIRGenerator::generate_address(LIR_Opr base, LIR_Opr index,
<span class="line-new-header">--- 147,11 ---</span>
    return c-&gt;type() != T_OBJECT || c-&gt;as_jobject() == NULL;
  }
  
  
  LIR_Opr LIRGenerator::safepoint_poll_register() {
<span class="line-modified">!   NOT_LP64( return new_register(T_ADDRESS); )</span>
    return LIR_OprFact::illegalOpr;
  }
  
  
  LIR_Address* LIRGenerator::generate_address(LIR_Opr base, LIR_Opr index,
</pre>
<hr />
<pre>
<span class="line-old-header">*** 354,10 ***</span>
<span class="line-new-header">--- 358,11 ---</span>
      left.load_item();
    } else {
      left.dont_load_item();
    }
  
<span class="line-added">+ #ifndef _LP64</span>
    // do not load right operand if it is a constant.  only 0 and 1 are
    // loaded because there are special instructions for loading them
    // without memory access (not needed for SSE2 instructions)
    bool must_load_right = false;
    if (right.is_constant()) {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 369,17 ***</span>
        must_load_right = UseSSE &lt; 1 &amp;&amp; (c-&gt;is_one_float() || c-&gt;is_zero_float());
      } else {
        must_load_right = UseSSE &lt; 2 &amp;&amp; (c-&gt;is_one_double() || c-&gt;is_zero_double());
      }
    }
  
    if (must_load_both) {
      // frem and drem destroy also right operand, so move it to a new register
      right.set_destroys_register();
      right.load_item();
<span class="line-modified">!   } else if (right.is_register() || must_load_right) {</span>
      right.load_item();
    } else {
      right.dont_load_item();
    }
    LIR_Opr reg = rlock(x);
    LIR_Opr tmp = LIR_OprFact::illegalOpr;
<span class="line-new-header">--- 374,22 ---</span>
        must_load_right = UseSSE &lt; 1 &amp;&amp; (c-&gt;is_one_float() || c-&gt;is_zero_float());
      } else {
        must_load_right = UseSSE &lt; 2 &amp;&amp; (c-&gt;is_one_double() || c-&gt;is_zero_double());
      }
    }
<span class="line-added">+ #endif // !LP64</span>
  
    if (must_load_both) {
      // frem and drem destroy also right operand, so move it to a new register
      right.set_destroys_register();
      right.load_item();
<span class="line-modified">!   } else if (right.is_register()) {</span>
      right.load_item();
<span class="line-added">+ #ifndef _LP64</span>
<span class="line-added">+   } else if (must_load_right) {</span>
<span class="line-added">+     right.load_item();</span>
<span class="line-added">+ #endif // !LP64</span>
    } else {
      right.dont_load_item();
    }
    LIR_Opr reg = rlock(x);
    LIR_Opr tmp = LIR_OprFact::illegalOpr;
</pre>
<hr />
<pre>
<span class="line-old-header">*** 786,13 ***</span>
<span class="line-new-header">--- 796,15 ---</span>
    }
  
    LIRItem value(x-&gt;argument_at(0), this);
  
    bool use_fpu = false;
<span class="line-added">+ #ifndef _LP64</span>
    if (UseSSE &lt; 2) {
      value.set_destroys_register();
    }
<span class="line-added">+ #endif // !LP64</span>
    value.load_item();
  
    LIR_Opr calc_input = value.result();
    LIR_Opr calc_result = rlock_result(x);
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1550,13 ***</span>
<span class="line-new-header">--- 1562,15 ---</span>
      // SSE0 and SSE1 mode it has to be moved through spill slot but in
      // SSE2+ mode it can be moved directly.
      LIR_Opr temp_double = new_register(T_DOUBLE);
      __ volatile_move(LIR_OprFact::address(address), temp_double, T_LONG, info);
      __ volatile_move(temp_double, result, T_LONG);
<span class="line-added">+ #ifndef _LP64</span>
      if (UseSSE &lt; 2) {
        // no spill slot needed in SSE2 mode because xmm-&gt;cpu register move is possible
        set_vreg_flag(result, must_start_in_memory);
      }
<span class="line-added">+ #endif // !LP64</span>
    } else {
      __ load(address, result, info);
    }
  }
</pre>
<center><a href="c1_LIRAssembler_x86.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_Runtime1_x86.cpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>