{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682449481985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682449481985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 16:04:41 2023 " "Processing started: Tue Apr 25 16:04:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682449481985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682449481985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off barrelshifter -c barrelshifter " "Command: quartus_map --read_settings_files=on --write_settings_files=off barrelshifter -c barrelshifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682449481985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682449482245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682449482245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelshifter-arq " "Found design unit 1: barrelshifter-arq" {  } { { "barrelshifter.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Trab2logica/TRAB2lOGICA/barrelshifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682449489547 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelshifter " "Found entity 1: barrelshifter" {  } { { "barrelshifter.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Trab2logica/TRAB2lOGICA/barrelshifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682449489547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682449489547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_barrelshifter-tb_arq " "Found design unit 1: tb_barrelshifter-tb_arq" {  } { { "tb_barrelshifter.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Trab2logica/TRAB2lOGICA/tb_barrelshifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682449489549 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_barrelshifter " "Found entity 1: tb_barrelshifter" {  } { { "tb_barrelshifter.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Trab2logica/TRAB2lOGICA/tb_barrelshifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682449489549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682449489549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "barrelshifter " "Elaborating entity \"barrelshifter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682449489569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aux7segm2\[5\] GND " "Pin \"aux7segm2\[5\]\" is stuck at GND" {  } { { "barrelshifter.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Trab2logica/TRAB2lOGICA/barrelshifter.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682449489882 "|barrelshifter|aux7segm2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux7segm2\[4\] GND " "Pin \"aux7segm2\[4\]\" is stuck at GND" {  } { { "barrelshifter.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Trab2logica/TRAB2lOGICA/barrelshifter.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682449489882 "|barrelshifter|aux7segm2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux7segm2\[0\] GND " "Pin \"aux7segm2\[0\]\" is stuck at GND" {  } { { "barrelshifter.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Trab2logica/TRAB2lOGICA/barrelshifter.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682449489882 "|barrelshifter|aux7segm2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682449489882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682449489944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682449490248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682449490248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682449490275 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682449490275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682449490275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682449490275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682449490291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 16:04:50 2023 " "Processing ended: Tue Apr 25 16:04:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682449490291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682449490291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682449490291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682449490291 ""}
