\doxysubsection{I²C Communication Pins}
\hypertarget{group___p_i_n___i2_c}{}\label{group___p_i_n___i2_c}\index{I²C Communication Pins@{I²C Communication Pins}}


GPIO pins assigned for I²C communication.  


\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_i_n___i2_c_gae0daf9824065bac09748eabf1a9523e9}{\+\_\+\+PIN\+\_\+\+I2\+C\+\_\+\+SDA}}~8
\begin{DoxyCompactList}\small\item\em GPIO pin for I²C SDA (data line) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_i_n___i2_c_gab534e39d9b5744e5a4020717dd501eb5}{\+\_\+\+PIN\+\_\+\+I2\+C\+\_\+\+SCL}}~9
\begin{DoxyCompactList}\small\item\em GPIO pin for I²C SCL (clock line) \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
GPIO pins assigned for I²C communication. 



\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___p_i_n___i2_c_gab534e39d9b5744e5a4020717dd501eb5}\index{I²C Communication Pins@{I²C Communication Pins}!\_PIN\_I2C\_SCL@{\_PIN\_I2C\_SCL}}
\index{\_PIN\_I2C\_SCL@{\_PIN\_I2C\_SCL}!I²C Communication Pins@{I²C Communication Pins}}
\doxysubsubsubsection{\texorpdfstring{\_PIN\_I2C\_SCL}{\_PIN\_I2C\_SCL}}
{\footnotesize\ttfamily \label{group___p_i_n___i2_c_gab534e39d9b5744e5a4020717dd501eb5} 
\#define \+\_\+\+PIN\+\_\+\+I2\+C\+\_\+\+SCL~9}



GPIO pin for I²C SCL (clock line) 

\Hypertarget{group___p_i_n___i2_c_gae0daf9824065bac09748eabf1a9523e9}\index{I²C Communication Pins@{I²C Communication Pins}!\_PIN\_I2C\_SDA@{\_PIN\_I2C\_SDA}}
\index{\_PIN\_I2C\_SDA@{\_PIN\_I2C\_SDA}!I²C Communication Pins@{I²C Communication Pins}}
\doxysubsubsubsection{\texorpdfstring{\_PIN\_I2C\_SDA}{\_PIN\_I2C\_SDA}}
{\footnotesize\ttfamily \label{group___p_i_n___i2_c_gae0daf9824065bac09748eabf1a9523e9} 
\#define \+\_\+\+PIN\+\_\+\+I2\+C\+\_\+\+SDA~8}



GPIO pin for I²C SDA (data line) 

