ISim log file
Running: H:\BUAA_workshop\verilog\CPU-Single\mips_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb H:/BUAA_workshop/verilog/CPU-Single/mips_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
@00003000: $ 1 <= 00000001
@00003004: $ 2 <= 00000002
@00003008: $ 3 <= 00000003
@0000300c: $ 4 <= 00000004
@00003010: $ 5 <= 00000005
@00003014: $ 6 <= 00000006
@00003018: $ 7 <= 00000007
@0000301c: $ 8 <= 00000008
@00003020: $ 9 <= 00000009
@00003024: $10 <= 0000000a
@00003028: $11 <= 0000000b
@0000302c: $12 <= 0000000c
@00003030: $13 <= 0000000d
@00003034: $14 <= 0000000e
@00003038: $15 <= 0000000f
@0000303c: $16 <= 00000010
@00003040: $17 <= 00000011
@00003044: $18 <= 00000012
@00003048: $19 <= 00000013
@0000304c: $20 <= 00000014
@00003050: $21 <= 00000015
@00003054: $22 <= 00000016
@00003058: $23 <= 00000017
@0000305c: $24 <= 00000018
@00003060: $25 <= 00000019
@00003064: $26 <= 0000001a
@00003068: $27 <= 0000001b
@0000306c: $28 <= 0000001c
@00003070: $29 <= 0000001d
@00003074: $30 <= 0000001e
@00003078: $31 <= 0000001f
