// Seed: 1707492657
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  integer id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output wor id_6,
    input supply0 id_7,
    input wand id_8,
    input wand id_9
);
  wire id_11;
  wire id_12;
  not (id_6, id_1);
  module_0(
      id_11, id_11, id_11, id_12, id_12, id_12
  );
endmodule
