// Seed: 2955597601
module module_0 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2
    , id_6,
    input tri1 id_3,
    input tri id_4
);
  assign id_2 = id_6;
  module_2 modCall_1 (id_3);
  assign modCall_1.type_0 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd28
) (
    output uwire id_0,
    input  tri0  id_1,
    input  wor   _id_2
);
  assign id_0 = -1;
  wire [-1 'b0 : id_2] id_4;
  parameter id_5 = 1;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  always begin : LABEL_0
    return id_1;
  end
endmodule
module module_2 (
    input supply0 id_0
);
  always cover (-1);
endmodule
