Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Feb 15 17:29:34 2025
| Host         : 2dd0a4f57aa3 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_Unit_timing_summary_routed.rpt -pb UART_Unit_timing_summary_routed.pb -rpx UART_Unit_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Unit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    36          
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: RECE/PRES/clk_prescaled_intern_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SEND/PRES/clk_prescaled_intern_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.779        0.000                      0                  156        0.152        0.000                      0                  156       41.160        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.779        0.000                      0                  156        0.152        0.000                      0                  156       41.160        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.779ns  (required time - arrival time)
  Source:                 RECE/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.316ns (26.597%)  route 3.632ns (73.403%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.614     5.158    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  RECE/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  RECE/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.103    RECE/PRES/counter_reg[27]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.227 r  RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.227    RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.777 r  RECE/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.957     8.734    RECE/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.247    10.106    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492    88.186    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[0]/C
                         clock pessimism              0.257    88.444    
                         clock uncertainty           -0.035    88.408    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.524    87.884    RECE/PRES/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         87.884    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                 77.779    

Slack (MET) :             77.779ns  (required time - arrival time)
  Source:                 RECE/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.316ns (26.597%)  route 3.632ns (73.403%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.614     5.158    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  RECE/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  RECE/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.103    RECE/PRES/counter_reg[27]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.227 r  RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.227    RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.777 r  RECE/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.957     8.734    RECE/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.247    10.106    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492    88.186    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[1]/C
                         clock pessimism              0.257    88.444    
                         clock uncertainty           -0.035    88.408    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.524    87.884    RECE/PRES/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         87.884    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                 77.779    

Slack (MET) :             77.779ns  (required time - arrival time)
  Source:                 RECE/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.316ns (26.597%)  route 3.632ns (73.403%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.614     5.158    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  RECE/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  RECE/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.103    RECE/PRES/counter_reg[27]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.227 r  RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.227    RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.777 r  RECE/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.957     8.734    RECE/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.247    10.106    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492    88.186    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[2]/C
                         clock pessimism              0.257    88.444    
                         clock uncertainty           -0.035    88.408    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.524    87.884    RECE/PRES/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         87.884    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                 77.779    

Slack (MET) :             77.779ns  (required time - arrival time)
  Source:                 RECE/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.316ns (26.597%)  route 3.632ns (73.403%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.614     5.158    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  RECE/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  RECE/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.103    RECE/PRES/counter_reg[27]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.227 r  RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.227    RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.777 r  RECE/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.957     8.734    RECE/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.247    10.106    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492    88.186    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[3]/C
                         clock pessimism              0.257    88.444    
                         clock uncertainty           -0.035    88.408    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.524    87.884    RECE/PRES/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         87.884    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                 77.779    

Slack (MET) :             77.961ns  (required time - arrival time)
  Source:                 RECE/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.316ns (27.533%)  route 3.464ns (72.467%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.614     5.158    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  RECE/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  RECE/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.103    RECE/PRES/counter_reg[27]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.227 r  RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.227    RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.777 r  RECE/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.957     8.734    RECE/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.079     9.937    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492    88.186    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[4]/C
                         clock pessimism              0.271    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X64Y75         FDRE (Setup_fdre_C_R)       -0.524    87.898    RECE/PRES/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         87.898    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                 77.961    

Slack (MET) :             77.961ns  (required time - arrival time)
  Source:                 RECE/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.316ns (27.533%)  route 3.464ns (72.467%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.614     5.158    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  RECE/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  RECE/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.103    RECE/PRES/counter_reg[27]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.227 r  RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.227    RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.777 r  RECE/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.957     8.734    RECE/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.079     9.937    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492    88.186    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[5]/C
                         clock pessimism              0.271    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X64Y75         FDRE (Setup_fdre_C_R)       -0.524    87.898    RECE/PRES/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         87.898    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                 77.961    

Slack (MET) :             77.961ns  (required time - arrival time)
  Source:                 RECE/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.316ns (27.533%)  route 3.464ns (72.467%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.614     5.158    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  RECE/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  RECE/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.103    RECE/PRES/counter_reg[27]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.227 r  RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.227    RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.777 r  RECE/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.957     8.734    RECE/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.079     9.937    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492    88.186    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[6]/C
                         clock pessimism              0.271    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X64Y75         FDRE (Setup_fdre_C_R)       -0.524    87.898    RECE/PRES/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         87.898    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                 77.961    

Slack (MET) :             77.961ns  (required time - arrival time)
  Source:                 RECE/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.316ns (27.533%)  route 3.464ns (72.467%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.614     5.158    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  RECE/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  RECE/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.103    RECE/PRES/counter_reg[27]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.227 r  RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.227    RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.777 r  RECE/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.957     8.734    RECE/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.079     9.937    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492    88.186    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[7]/C
                         clock pessimism              0.271    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X64Y75         FDRE (Setup_fdre_C_R)       -0.524    87.898    RECE/PRES/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         87.898    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                 77.961    

Slack (MET) :             77.983ns  (required time - arrival time)
  Source:                 RECE/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.316ns (27.619%)  route 3.449ns (72.381%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.614     5.158    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  RECE/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  RECE/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.103    RECE/PRES/counter_reg[27]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.227 r  RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.227    RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.777 r  RECE/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.957     8.734    RECE/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.064     9.922    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y81         FDRE                                         r  RECE/PRES/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.499    88.193    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  RECE/PRES/counter_reg[28]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X64Y81         FDRE (Setup_fdre_C_R)       -0.524    87.905    RECE/PRES/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         87.905    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                 77.983    

Slack (MET) :             77.983ns  (required time - arrival time)
  Source:                 RECE/PRES/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.316ns (27.619%)  route 3.449ns (72.381%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.614     5.158    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  RECE/PRES/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  RECE/PRES/counter_reg[27]/Q
                         net (fo=3, routed)           1.428     7.103    RECE/PRES/counter_reg[27]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     7.227 r  RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     7.227    RECE/PRES/clk_prescaled_intern0_carry__2_i_7__0_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.777 r  RECE/PRES/clk_prescaled_intern0_carry__2/CO[3]
                         net (fo=2, routed)           0.957     8.734    RECE/PRES/clk_prescaled_intern0_carry__2_n_0
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.064     9.922    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y81         FDRE                                         r  RECE/PRES/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.499    88.193    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  RECE/PRES/counter_reg[29]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X64Y81         FDRE (Setup_fdre_C_R)       -0.524    87.905    RECE/PRES/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         87.905    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                 77.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SEND/BRSER/data_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/BRSER/data_out_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X61Y87         FDPE                                         r  SEND/BRSER/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.634 r  SEND/BRSER/data_reg[4]/Q
                         net (fo=2, routed)           0.099     1.733    SEND/BRSER/data[4]
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  SEND/BRSER/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.778    SEND/BRSER/data_out[4]
    SLICE_X60Y87         FDPE                                         r  SEND/BRSER/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     2.007    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X60Y87         FDPE                                         r  SEND/BRSER/data_out_reg[4]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X60Y87         FDPE (Hold_fdpe_C_D)         0.120     1.626    SEND/BRSER/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 SEND/BRSER/shift_reg_data_ready_change_detected_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/BRSER/data_out_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X61Y87         FDPE                                         r  SEND/BRSER/shift_reg_data_ready_change_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.634 r  SEND/BRSER/shift_reg_data_ready_change_detected_reg/Q
                         net (fo=9, routed)           0.101     1.734    SEND/BRSER/shift_reg_data_ready_change_detected
    SLICE_X60Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.779 r  SEND/BRSER/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.779    SEND/BRSER/data_out[6]
    SLICE_X60Y87         FDPE                                         r  SEND/BRSER/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     2.007    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X60Y87         FDPE                                         r  SEND/BRSER/data_out_reg[6]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X60Y87         FDPE (Hold_fdpe_C_D)         0.121     1.627    SEND/BRSER/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 SEND/BRSER/shift_reg_data_ready_change_detected_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/BRSER/data_out_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.191%)  route 0.185ns (49.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X61Y87         FDPE                                         r  SEND/BRSER/shift_reg_data_ready_change_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.634 r  SEND/BRSER/shift_reg_data_ready_change_detected_reg/Q
                         net (fo=9, routed)           0.185     1.818    SEND/BRSER/shift_reg_data_ready_change_detected
    SLICE_X60Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.863 r  SEND/BRSER/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.863    SEND/BRSER/data_out[7]
    SLICE_X60Y87         FDPE                                         r  SEND/BRSER/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     2.007    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X60Y87         FDPE                                         r  SEND/BRSER/data_out_reg[7]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X60Y87         FDPE (Hold_fdpe_C_D)         0.121     1.627    SEND/BRSER/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SEND/BRSER/data_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/BRSER/data_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.226ns (62.756%)  route 0.134ns (37.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.494    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X62Y87         FDPE                                         r  SEND/BRSER/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDPE (Prop_fdpe_C_Q)         0.128     1.622 r  SEND/BRSER/data_reg[3]/Q
                         net (fo=2, routed)           0.134     1.756    SEND/BRSER/data[3]
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.098     1.854 r  SEND/BRSER/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    SEND/BRSER/data_out[3]
    SLICE_X62Y88         FDPE                                         r  SEND/BRSER/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.011    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X62Y88         FDPE                                         r  SEND/BRSER/data_out_reg[3]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X62Y88         FDPE (Hold_fdpe_C_D)         0.092     1.603    SEND/BRSER/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 RECE/PRES/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.580     1.484    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  RECE/PRES/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.773    RECE/PRES/counter_reg[6]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  RECE/PRES/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.883    RECE/PRES/counter_reg[4]_i_1__0_n_5
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.997    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[6]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.134     1.618    RECE/PRES/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 RECE/PRES/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.581     1.485    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  RECE/PRES/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  RECE/PRES/counter_reg[10]/Q
                         net (fo=3, routed)           0.126     1.775    RECE/PRES/counter_reg[10]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  RECE/PRES/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.885    RECE/PRES/counter_reg[8]_i_1__0_n_5
    SLICE_X64Y76         FDRE                                         r  RECE/PRES/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.848     1.998    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  RECE/PRES/counter_reg[10]/C
                         clock pessimism             -0.513     1.485    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.134     1.619    RECE/PRES/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RECE/PRES/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.583     1.487    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  RECE/PRES/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  RECE/PRES/counter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.777    RECE/PRES/counter_reg[14]
    SLICE_X64Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  RECE/PRES/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.887    RECE/PRES/counter_reg[12]_i_1__0_n_5
    SLICE_X64Y77         FDRE                                         r  RECE/PRES/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.850     2.000    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  RECE/PRES/counter_reg[14]/C
                         clock pessimism             -0.513     1.487    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.134     1.621    RECE/PRES/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RECE/PRES/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.583     1.487    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  RECE/PRES/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  RECE/PRES/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.777    RECE/PRES/counter_reg[18]
    SLICE_X64Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  RECE/PRES/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.887    RECE/PRES/counter_reg[16]_i_1__0_n_5
    SLICE_X64Y78         FDRE                                         r  RECE/PRES/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.851     2.001    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  RECE/PRES/counter_reg[18]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.134     1.621    RECE/PRES/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RECE/PRES/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.580     1.484    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  RECE/PRES/counter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.774    RECE/PRES/counter_reg[2]
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  RECE/PRES/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.884    RECE/PRES/counter_reg[0]_i_2__0_n_5
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.997    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[2]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.134     1.618    RECE/PRES/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RECE/PRES/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RECE/PRES/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.488    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  RECE/PRES/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  RECE/PRES/counter_reg[22]/Q
                         net (fo=3, routed)           0.127     1.778    RECE/PRES/counter_reg[22]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  RECE/PRES/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.888    RECE/PRES/counter_reg[20]_i_1__0_n_5
    SLICE_X64Y79         FDRE                                         r  RECE/PRES/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.852     2.002    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  RECE/PRES/counter_reg[22]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.134     1.622    RECE/PRES/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y73   RECE/BRDESER/new_data_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X63Y74   RECE/BRDESER/parallel_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X63Y74   RECE/BRDESER/parallel_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y74   RECE/BRDESER/parallel_out_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y74   RECE/BRDESER/parallel_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y73   RECE/BRDESER/new_data_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y73   RECE/BRDESER/new_data_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X63Y74   RECE/BRDESER/parallel_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X63Y74   RECE/BRDESER/parallel_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X63Y74   RECE/BRDESER/parallel_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X63Y74   RECE/BRDESER/parallel_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y73   RECE/BRDESER/new_data_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y73   RECE/BRDESER/new_data_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X63Y74   RECE/BRDESER/parallel_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X63Y74   RECE/BRDESER/parallel_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X63Y74   RECE/BRDESER/parallel_out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X63Y74   RECE/BRDESER/parallel_out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y74   RECE/BRDESER/parallel_out_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/DESER/parallel_out_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 1.463ns (20.818%)  route 5.564ns (79.182%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=68, routed)          5.564     7.027    RECE/DESER/rst_IBUF
    SLICE_X60Y73         FDCE                                         f  RECE/DESER/parallel_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/DESER/reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 1.463ns (20.818%)  route 5.564ns (79.182%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=68, routed)          5.564     7.027    RECE/DESER/rst_IBUF
    SLICE_X61Y73         FDCE                                         f  RECE/DESER/reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/DESER/reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 1.463ns (20.818%)  route 5.564ns (79.182%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=68, routed)          5.564     7.027    RECE/DESER/rst_IBUF
    SLICE_X61Y73         FDCE                                         f  RECE/DESER/reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/DESER/reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 1.463ns (20.818%)  route 5.564ns (79.182%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=68, routed)          5.564     7.027    RECE/DESER/rst_IBUF
    SLICE_X60Y73         FDCE                                         f  RECE/DESER/reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/DESER/reg_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 1.463ns (20.818%)  route 5.564ns (79.182%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=68, routed)          5.564     7.027    RECE/DESER/rst_IBUF
    SLICE_X60Y73         FDCE                                         f  RECE/DESER/reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/DESER/reg_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 1.463ns (20.818%)  route 5.564ns (79.182%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=68, routed)          5.564     7.027    RECE/DESER/rst_IBUF
    SLICE_X60Y73         FDCE                                         f  RECE/DESER/reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/DESER/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 1.463ns (21.704%)  route 5.278ns (78.296%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=68, routed)          5.278     6.741    RECE/DESER/rst_IBUF
    SLICE_X61Y74         FDCE                                         f  RECE/DESER/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/DESER/counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 1.463ns (21.704%)  route 5.278ns (78.296%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=68, routed)          5.278     6.741    RECE/DESER/rst_IBUF
    SLICE_X61Y74         FDCE                                         f  RECE/DESER/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/DESER/counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 1.463ns (21.704%)  route 5.278ns (78.296%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=68, routed)          5.278     6.741    RECE/DESER/rst_IBUF
    SLICE_X60Y74         FDCE                                         f  RECE/DESER/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/DESER/counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 1.463ns (21.704%)  route 5.278ns (78.296%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=68, routed)          5.278     6.741    RECE/DESER/rst_IBUF
    SLICE_X61Y74         FDCE                                         f  RECE/DESER/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEND/SER/reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEND/SER/serial_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDPE                         0.000     0.000 r  SEND/SER/reg_reg[0]/C
    SLICE_X61Y88         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  SEND/SER/reg_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    SEND/SER/reg_reg_n_0_[0]
    SLICE_X61Y88         FDPE                                         r  SEND/SER/serial_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/DESER/reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/DESER/parallel_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE                         0.000     0.000 r  RECE/DESER/reg_reg[2]/C
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECE/DESER/reg_reg[2]/Q
                         net (fo=1, routed)           0.087     0.228    RECE/DESER/reg[2]
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.045     0.273 r  RECE/DESER/parallel_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    RECE/DESER/parallel_out[0]_i_1_n_0
    SLICE_X60Y73         FDCE                                         r  RECE/DESER/parallel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/SER/reg_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEND/SER/reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDPE                         0.000     0.000 r  SEND/SER/reg_reg[1]/C
    SLICE_X64Y88         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  SEND/SER/reg_reg[1]/Q
                         net (fo=1, routed)           0.114     0.278    SEND/SER/reg_reg_n_0_[1]
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.045     0.323 r  SEND/SER/reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.323    SEND/SER/p_0_in[0]
    SLICE_X61Y88         FDPE                                         r  SEND/SER/reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/DESER/reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/DESER/reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.783%)  route 0.189ns (57.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE                         0.000     0.000 r  RECE/DESER/reg_reg[3]/C
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECE/DESER/reg_reg[3]/Q
                         net (fo=2, routed)           0.189     0.330    RECE/DESER/reg[3]
    SLICE_X61Y73         FDCE                                         r  RECE/DESER/reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/DESER/reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/DESER/reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.148ns (43.656%)  route 0.191ns (56.344%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE                         0.000     0.000 r  RECE/DESER/reg_reg[8]/C
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  RECE/DESER/reg_reg[8]/Q
                         net (fo=2, routed)           0.191     0.339    RECE/DESER/reg[8]
    SLICE_X60Y74         FDCE                                         r  RECE/DESER/reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/DESER/reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/DESER/reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.148ns (43.505%)  route 0.192ns (56.495%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE                         0.000     0.000 r  RECE/DESER/reg_reg[7]/C
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  RECE/DESER/reg_reg[7]/Q
                         net (fo=2, routed)           0.192     0.340    RECE/DESER/reg[7]
    SLICE_X60Y73         FDCE                                         r  RECE/DESER/reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/SER/reg_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEND/SER/reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.385%)  route 0.156ns (45.615%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDPE                         0.000     0.000 r  SEND/SER/reg_reg[4]/C
    SLICE_X61Y88         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  SEND/SER/reg_reg[4]/Q
                         net (fo=1, routed)           0.156     0.297    SEND/BRSER/Q[2]
    SLICE_X64Y87         LUT4 (Prop_lut4_I3_O)        0.045     0.342 r  SEND/BRSER/reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.342    SEND/SER/D[2]
    SLICE_X64Y87         FDPE                                         r  SEND/SER/reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/DESER/reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/DESER/parallel_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.375%)  route 0.156ns (45.625%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE                         0.000     0.000 r  RECE/DESER/reg_reg[3]/C
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECE/DESER/reg_reg[3]/Q
                         net (fo=2, routed)           0.156     0.297    RECE/DESER/reg[3]
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.045     0.342 r  RECE/DESER/parallel_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    RECE/DESER/parallel_out[1]_i_1_n_0
    SLICE_X60Y74         FDCE                                         r  RECE/DESER/parallel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/SER/reg_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEND/SER/reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDPE                         0.000     0.000 r  SEND/SER/reg_reg[2]/C
    SLICE_X64Y87         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  SEND/SER/reg_reg[2]/Q
                         net (fo=1, routed)           0.143     0.307    SEND/BRSER/Q[0]
    SLICE_X64Y88         LUT4 (Prop_lut4_I3_O)        0.045     0.352 r  SEND/BRSER/reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    SEND/SER/D[0]
    SLICE_X64Y88         FDPE                                         r  SEND/SER/reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/DESER/reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/DESER/reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.164ns (46.516%)  route 0.189ns (53.484%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE                         0.000     0.000 r  RECE/DESER/reg_reg[6]/C
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECE/DESER/reg_reg[6]/Q
                         net (fo=2, routed)           0.189     0.353    RECE/DESER/reg[6]
    SLICE_X60Y73         FDCE                                         r  RECE/DESER/reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RECE/BRDESER/parallel_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.666ns  (logic 3.975ns (59.625%)  route 2.691ns (40.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.150    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  RECE/BRDESER/parallel_out_reg[6]/Q
                         net (fo=1, routed)           2.691     8.297    received_data_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.519    11.816 r  received_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.816    received_data[6]
    R3                                                                r  received_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/BRDESER/new_data_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            new_data_received
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 3.966ns (59.719%)  route 2.675ns (40.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.608     5.152    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X65Y73         FDCE                                         r  RECE/BRDESER/new_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDCE (Prop_fdce_C_Q)         0.456     5.608 r  RECE/BRDESER/new_data_reg/Q
                         net (fo=1, routed)           2.675     8.283    new_data_received_OBUF
    T1                   OBUF (Prop_obuf_I_O)         3.510    11.793 r  new_data_received_OBUF_inst/O
                         net (fo=0)                   0.000    11.793    new_data_received
    T1                                                                r  new_data_received (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/BRDESER/parallel_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.499ns  (logic 3.963ns (60.981%)  route 2.536ns (39.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.150    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X65Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  RECE/BRDESER/parallel_out_reg[7]/Q
                         net (fo=1, routed)           2.536     8.141    received_data_OBUF[7]
    T3                   OBUF (Prop_obuf_I_O)         3.507    11.648 r  received_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.648    received_data[7]
    T3                                                                r  received_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/BRSER/full_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 4.099ns (63.620%)  route 2.344ns (36.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.621     5.165    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  SEND/BRSER/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.419     5.584 r  SEND/BRSER/full_reg/Q
                         net (fo=13, routed)          2.344     7.927    full_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.680    11.607 r  full_OBUF_inst/O
                         net (fo=0)                   0.000    11.607    full
    K2                                                                r  full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/BRDESER/parallel_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 3.971ns (65.329%)  route 2.108ns (34.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.150    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  RECE/BRDESER/parallel_out_reg[5]/Q
                         net (fo=1, routed)           2.108     7.713    received_data_OBUF[5]
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.229 r  received_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.229    received_data[5]
    P1                                                                r  received_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/BRDESER/parallel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.068ns  (logic 3.967ns (65.377%)  route 2.101ns (34.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.150    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  RECE/BRDESER/parallel_out_reg[2]/Q
                         net (fo=1, routed)           2.101     7.707    received_data_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         3.511    11.218 r  received_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.218    received_data[2]
    M2                                                                r  received_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/BRDESER/parallel_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 3.965ns (67.725%)  route 1.890ns (32.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.150    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X65Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  RECE/BRDESER/parallel_out_reg[4]/Q
                         net (fo=1, routed)           1.890     7.495    received_data_OBUF[4]
    N2                   OBUF (Prop_obuf_I_O)         3.509    11.004 r  received_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.004    received_data[4]
    N2                                                                r  received_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/BRDESER/parallel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 3.963ns (68.146%)  route 1.853ns (31.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.150    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  RECE/BRDESER/parallel_out_reg[0]/Q
                         net (fo=1, routed)           1.853     7.458    received_data_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507    10.966 r  received_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.966    received_data[0]
    N3                                                                r  received_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/BRDESER/parallel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 3.966ns (69.363%)  route 1.752ns (30.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.150    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  RECE/BRDESER/parallel_out_reg[3]/Q
                         net (fo=1, routed)           1.752     7.357    received_data_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.510    10.867 r  received_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.867    received_data[3]
    N1                                                                r  received_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECE/BRDESER/parallel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            received_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.974ns (70.042%)  route 1.700ns (29.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.606     5.150    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  RECE/BRDESER/parallel_out_reg[1]/Q
                         net (fo=1, routed)           1.700     7.305    received_data_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         3.518    10.823 r  received_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.823    received_data[1]
    P3                                                                r  received_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEND/BRSER/data_out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/SER/reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.528%)  route 0.111ns (37.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X62Y88         FDPE                                         r  SEND/BRSER/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  SEND/BRSER/data_out_reg[5]/Q
                         net (fo=1, routed)           0.111     1.747    SEND/BRSER/data_out_reg_n_0_[5]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.792 r  SEND/BRSER/reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    SEND/SER/D[5]
    SLICE_X61Y88         FDPE                                         r  SEND/SER/reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/BRSER/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/SER/reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.128%)  route 0.113ns (37.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X62Y88         FDPE                                         r  SEND/BRSER/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  SEND/BRSER/data_out_reg[3]/Q
                         net (fo=1, routed)           0.113     1.749    SEND/BRSER/data_out_reg_n_0_[3]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.794 r  SEND/BRSER/reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    SEND/SER/D[3]
    SLICE_X61Y88         FDPE                                         r  SEND/SER/reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/BRSER/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/SER/reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.409%)  route 0.138ns (42.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.495    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X62Y88         FDPE                                         r  SEND/BRSER/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  SEND/BRSER/data_out_reg[2]/Q
                         net (fo=1, routed)           0.138     1.774    SEND/BRSER/data_out_reg_n_0_[2]
    SLICE_X64Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.819 r  SEND/BRSER/reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    SEND/SER/D[2]
    SLICE_X64Y87         FDPE                                         r  SEND/SER/reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/BRSER/data_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/SER/reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.028%)  route 0.139ns (39.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X60Y87         FDPE                                         r  SEND/BRSER/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.657 r  SEND/BRSER/data_out_reg[4]/Q
                         net (fo=1, routed)           0.139     1.796    SEND/BRSER/data_out_reg_n_0_[4]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  SEND/BRSER/reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    SEND/SER/D[4]
    SLICE_X61Y88         FDPE                                         r  SEND/SER/reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/BRSER/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/SER/reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.494    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X63Y87         FDPE                                         r  SEND/BRSER/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  SEND/BRSER/data_out_reg[1]/Q
                         net (fo=1, routed)           0.186     1.821    SEND/BRSER/data_out_reg_n_0_[1]
    SLICE_X64Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.866 r  SEND/BRSER/reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    SEND/SER/D[1]
    SLICE_X64Y87         FDPE                                         r  SEND/SER/reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/BRSER/data_out_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/SER/reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.209ns (53.981%)  route 0.178ns (46.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X60Y87         FDPE                                         r  SEND/BRSER/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.657 r  SEND/BRSER/data_out_reg[7]/Q
                         net (fo=1, routed)           0.178     1.835    SEND/SER/reg_reg[8]_0[0]
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  SEND/SER/reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.880    SEND/SER/reg[8]_i_1_n_0
    SLICE_X60Y88         FDPE                                         r  SEND/SER/reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/BRSER/data_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/SER/reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.209ns (51.583%)  route 0.196ns (48.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X60Y87         FDPE                                         r  SEND/BRSER/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.657 r  SEND/BRSER/data_out_reg[6]/Q
                         net (fo=1, routed)           0.196     1.853    SEND/BRSER/data_out_reg_n_0_[6]
    SLICE_X60Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.898 r  SEND/BRSER/reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.898    SEND/SER/D[6]
    SLICE_X60Y88         FDPE                                         r  SEND/SER/reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/BRSER/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/SER/reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.113%)  route 0.266ns (58.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.494    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X63Y87         FDPE                                         r  SEND/BRSER/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  SEND/BRSER/data_out_reg[0]/Q
                         net (fo=1, routed)           0.266     1.901    SEND/BRSER/data_out_reg_n_0_[0]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.946 r  SEND/BRSER/reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.946    SEND/SER/D[0]
    SLICE_X64Y88         FDPE                                         r  SEND/SER/reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/BRSER/full_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/SER/reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.226ns (45.012%)  route 0.276ns (54.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  SEND/BRSER/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.128     1.621 f  SEND/BRSER/full_reg/Q
                         net (fo=13, routed)          0.276     1.897    SEND/SER/reg_reg[0]_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.098     1.995 r  SEND/SER/reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.995    SEND/SER/p_0_in[0]
    SLICE_X61Y88         FDPE                                         r  SEND/SER/reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEND/BRSER/full_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SEND/SER/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.226ns (40.639%)  route 0.330ns (59.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.493    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  SEND/BRSER/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.128     1.621 f  SEND/BRSER/full_reg/Q
                         net (fo=13, routed)          0.330     1.951    SEND/SER/reg_reg[0]_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.098     2.049 r  SEND/SER/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.049    SEND/SER/p_0_in__0[0]
    SLICE_X60Y88         FDCE                                         r  SEND/SER/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/PRES/clk_prescaled_intern_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.233ns  (logic 1.587ns (21.941%)  route 5.646ns (78.059%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=68, routed)          5.646     7.109    RECE/PRES/rst_IBUF
    SLICE_X61Y76         LUT3 (Prop_lut3_I2_O)        0.124     7.233 r  RECE/PRES/clk_prescaled_intern_i_1__0/O
                         net (fo=1, routed)           0.000     7.233    RECE/PRES/clk_prescaled_intern_i_1__0_n_0
    SLICE_X61Y76         FDRE                                         r  RECE/PRES/clk_prescaled_intern_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.493     4.857    RECE/PRES/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  RECE/PRES/clk_prescaled_intern_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/PRES/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.587ns (22.424%)  route 5.490ns (77.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=68, routed)          4.243     5.706    RECE/PRES/rst_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.830 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.247     7.077    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492     4.856    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/PRES/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.587ns (22.424%)  route 5.490ns (77.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=68, routed)          4.243     5.706    RECE/PRES/rst_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.830 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.247     7.077    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492     4.856    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/PRES/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.587ns (22.424%)  route 5.490ns (77.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=68, routed)          4.243     5.706    RECE/PRES/rst_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.830 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.247     7.077    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492     4.856    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/PRES/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.587ns (22.424%)  route 5.490ns (77.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=68, routed)          4.243     5.706    RECE/PRES/rst_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.830 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.247     7.077    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492     4.856    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  RECE/PRES/counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/PRES/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.909ns  (logic 1.587ns (22.970%)  route 5.322ns (77.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=68, routed)          4.243     5.706    RECE/PRES/rst_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.830 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.079     6.909    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492     4.856    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/PRES/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.909ns  (logic 1.587ns (22.970%)  route 5.322ns (77.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=68, routed)          4.243     5.706    RECE/PRES/rst_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.830 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.079     6.909    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492     4.856    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/PRES/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.909ns  (logic 1.587ns (22.970%)  route 5.322ns (77.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=68, routed)          4.243     5.706    RECE/PRES/rst_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.830 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.079     6.909    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492     4.856    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/PRES/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.909ns  (logic 1.587ns (22.970%)  route 5.322ns (77.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=68, routed)          4.243     5.706    RECE/PRES/rst_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.830 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.079     6.909    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.492     4.856    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  RECE/PRES/counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RECE/PRES/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.894ns  (logic 1.587ns (23.020%)  route 5.307ns (76.980%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=68, routed)          4.243     5.706    RECE/PRES/rst_IBUF
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.830 r  RECE/PRES/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.064     6.894    RECE/PRES/counter[0]_i_1__0_n_0
    SLICE_X64Y81         FDRE                                         r  RECE/PRES/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.499     4.863    RECE/PRES/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  RECE/PRES/counter_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RECE/DESER/parallel_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/BRDESER/parallel_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE                         0.000     0.000 r  RECE/DESER/parallel_out_reg[3]/C
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECE/DESER/parallel_out_reg[3]/Q
                         net (fo=1, routed)           0.113     0.277    RECE/BRDESER/Q[3]
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.997    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[3]/C

Slack:                    inf
  Source:                 RECE/DESER/parallel_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/BRDESER/parallel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.956%)  route 0.114ns (41.044%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE                         0.000     0.000 r  RECE/DESER/parallel_out_reg[0]/C
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECE/DESER/parallel_out_reg[0]/Q
                         net (fo=1, routed)           0.114     0.278    RECE/BRDESER/Q[0]
    SLICE_X63Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.997    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[0]/C

Slack:                    inf
  Source:                 RECE/DESER/parallel_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/BRDESER/parallel_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.221%)  route 0.175ns (57.779%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE                         0.000     0.000 r  RECE/DESER/parallel_out_reg[6]/C
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  RECE/DESER/parallel_out_reg[6]/Q
                         net (fo=1, routed)           0.175     0.303    RECE/BRDESER/Q[6]
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.997    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[6]/C

Slack:                    inf
  Source:                 RECE/DESER/parallel_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/BRDESER/parallel_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.520%)  route 0.180ns (58.480%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE                         0.000     0.000 r  RECE/DESER/parallel_out_reg[7]/C
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  RECE/DESER/parallel_out_reg[7]/Q
                         net (fo=1, routed)           0.180     0.308    RECE/BRDESER/Q[7]
    SLICE_X65Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.997    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X65Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[7]/C

Slack:                    inf
  Source:                 RECE/DESER/parallel_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/BRDESER/parallel_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.344%)  route 0.165ns (52.656%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE                         0.000     0.000 r  RECE/DESER/parallel_out_reg[5]/C
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  RECE/DESER/parallel_out_reg[5]/Q
                         net (fo=1, routed)           0.165     0.313    RECE/BRDESER/Q[5]
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.997    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[5]/C

Slack:                    inf
  Source:                 RECE/DESER/parallel_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/BRDESER/parallel_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.413%)  route 0.176ns (55.587%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE                         0.000     0.000 r  RECE/DESER/parallel_out_reg[2]/C
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECE/DESER/parallel_out_reg[2]/Q
                         net (fo=1, routed)           0.176     0.317    RECE/BRDESER/Q[2]
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.997    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[2]/C

Slack:                    inf
  Source:                 RECE/DESER/parallel_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/BRDESER/parallel_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.254%)  route 0.169ns (50.746%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDCE                         0.000     0.000 r  RECE/DESER/parallel_out_reg[1]/C
    SLICE_X60Y74         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECE/DESER/parallel_out_reg[1]/Q
                         net (fo=1, routed)           0.169     0.333    RECE/BRDESER/Q[1]
    SLICE_X63Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.997    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[1]/C

Slack:                    inf
  Source:                 SEND/SER/read_successfully_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            SEND/BRSER/last_shift_reg_data_ready_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.647%)  route 0.241ns (65.353%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDPE                         0.000     0.000 r  SEND/SER/read_successfully_reg/C
    SLICE_X61Y88         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  SEND/SER/read_successfully_reg/Q
                         net (fo=10, routed)          0.241     0.369    SEND/BRSER/read_successfully_intern
    SLICE_X60Y87         FDPE                                         r  SEND/BRSER/last_shift_reg_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     2.007    SEND/BRSER/clk_IBUF_BUFG
    SLICE_X60Y87         FDPE                                         r  SEND/BRSER/last_shift_reg_data_ready_reg/C

Slack:                    inf
  Source:                 RECE/DESER/data_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/BRDESER/parallel_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.991%)  route 0.240ns (63.009%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE                         0.000     0.000 r  RECE/DESER/data_valid_reg/C
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECE/DESER/data_valid_reg/Q
                         net (fo=9, routed)           0.240     0.381    RECE/BRDESER/data_valid
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.997    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[2]/C

Slack:                    inf
  Source:                 RECE/DESER/data_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECE/BRDESER/parallel_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.991%)  route 0.240ns (63.009%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE                         0.000     0.000 r  RECE/DESER/data_valid_reg/C
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECE/DESER/data_valid_reg/Q
                         net (fo=9, routed)           0.240     0.381    RECE/BRDESER/data_valid
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.847     1.997    RECE/BRDESER/clk_IBUF_BUFG
    SLICE_X62Y74         FDCE                                         r  RECE/BRDESER/parallel_out_reg[3]/C





