Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon May 28 10:35:07 2018
| Host         : 310-2-30 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -rpx design_2_wrapper_timing_summary_routed.rpx
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.018        0.000                      0                30574        0.016        0.000                      0                30574        7.000        0.000                       0                 21424  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                   ------------       ----------      --------------
clk_fpga_0                                                              {0.000 10.000}     20.000          50.000          
design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                    {10.000 20.000}    20.000          50.000          
  clkfbout_clk_wiz_0                                                    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                    8.230        0.000                      0                30411        0.016        0.000                      0                30411        9.020        0.000                       0                 21410  
design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                                                     17.424        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_fpga_0                4.066        0.000                      0                  323        9.188        0.000                      0                  323  
clk_fpga_0          clk_out1_clk_wiz_0        2.018        0.000                      0                  144       10.016        0.000                      0                  144  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.494ns  (logic 3.301ns (28.719%)  route 8.193ns (71.281%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 22.777 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     5.442 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DOBDO[0]
                         net (fo=1, routed)           0.517     5.960    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/gdout[16]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp_i_5/O
                         net (fo=64, routed)          7.676    13.760    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/s_axis_a_tdata[6]
    SLICE_X104Y78        LUT2 (Prop_lut2_I0_O)        0.124    13.884 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/mul_exp_no_inc_raw_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.884    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay_n_20
    SLICE_X104Y78        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.264 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.264    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.483 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__1/O[0]
                         net (fo=1, routed)           0.000    14.483    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/peram_reg[8]
    SLICE_X104Y79        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.598    22.777    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/aclk
    SLICE_X104Y79        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.129    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X104Y79        FDRE (Setup_fdre_C_D)        0.109    22.713    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         22.713    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.476ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 3.054ns (27.154%)  route 8.193ns (72.846%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 22.776 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     5.442 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DOBDO[0]
                         net (fo=1, routed)           0.517     5.960    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/gdout[16]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp_i_5/O
                         net (fo=64, routed)          7.676    13.760    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/s_axis_a_tdata[6]
    SLICE_X104Y78        LUT2 (Prop_lut2_I0_O)        0.124    13.884 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/mul_exp_no_inc_raw_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.884    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay_n_20
    SLICE_X104Y78        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.236 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.236    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/peram_reg[7]
    SLICE_X104Y78        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.597    22.776    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/aclk
    SLICE_X104Y78        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.129    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X104Y78        FDRE (Setup_fdre_C_D)        0.109    22.712    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         22.712    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                  8.476    

Slack (MET) :             8.518ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.122ns  (logic 2.702ns (24.295%)  route 8.420ns (75.705%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     5.442 f  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DOBDO[0]
                         net (fo=1, routed)           0.517     5.960    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/gdout[16]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.084 f  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp_i_5/O
                         net (fo=64, routed)          7.902    13.986    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/s_axis_a_tdata[6]
    SLICE_X91Y77         LUT5 (Prop_lut5_I2_O)        0.124    14.110 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__9/O
                         net (fo=1, routed)           0.000    14.110    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip
    SLICE_X91Y77         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.591    22.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/aclk
    SLICE_X91Y77         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.129    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X91Y77         FDRE (Setup_fdre_C_D)        0.031    22.628    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.628    
                         arrival time                         -14.110    
  -------------------------------------------------------------------
                         slack                                  8.518    

Slack (MET) :             8.577ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.099ns  (logic 3.475ns (31.309%)  route 7.624ns (68.691%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 22.776 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     5.442 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DOADO[15]
                         net (fo=1, routed)           0.507     5.950    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/gdout[15]
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.074 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp_i_6/O
                         net (fo=64, routed)          7.117    13.191    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/s_axis_a_tdata[5]
    SLICE_X101Y69        LUT2 (Prop_lut2_I0_O)        0.124    13.315 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/mul_exp_no_inc_raw_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.315    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay_n_21
    SLICE_X101Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.865 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.865    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.088 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__1/O[0]
                         net (fo=1, routed)           0.000    14.088    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/peram_reg[8]
    SLICE_X101Y70        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.597    22.776    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/aclk
    SLICE_X101Y70        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.129    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X101Y70        FDRE (Setup_fdre_C_D)        0.062    22.665    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         22.665    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  8.577    

Slack (MET) :             8.578ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 2.952ns (26.487%)  route 8.193ns (73.513%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 22.776 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     5.442 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DOBDO[0]
                         net (fo=1, routed)           0.517     5.960    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/gdout[16]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp_i_5/O
                         net (fo=64, routed)          7.676    13.760    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/s_axis_a_tdata[6]
    SLICE_X104Y78        LUT2 (Prop_lut2_I0_O)        0.124    13.884 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/mul_exp_no_inc_raw_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.884    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay_n_20
    SLICE_X104Y78        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.134 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/O[2]
                         net (fo=1, routed)           0.000    14.134    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/peram_reg[6]
    SLICE_X104Y78        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.597    22.776    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/aclk
    SLICE_X104Y78        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.129    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X104Y78        FDRE (Setup_fdre_C_D)        0.109    22.712    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         22.712    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  8.578    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.754ns  (logic 3.103ns (28.854%)  route 7.651ns (71.146%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     5.442 f  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DOADO[8]
                         net (fo=1, routed)           0.776     6.218    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/gdout[8]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.342 f  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp_i_13/O
                         net (fo=32, routed)          6.875    13.218    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/MANT_CARRY.MANT_ALL_ZERO_DET/s_axis_a_tdata[21]
    SLICE_X91Y75         LUT5 (Prop_lut5_I0_O)        0.124    13.342 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/MANT_CARRY.MANT_ALL_ZERO_DET/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    13.342    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/A[3]
    SLICE_X91Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.743 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.743    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/carry_4
    SLICE_X91Y75         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.588    22.767    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/aclk
    SLICE_X91Y75         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.129    22.896    
                         clock uncertainty           -0.302    22.594    
    SLICE_X91Y75         FDRE (Setup_fdre_C_D)       -0.198    22.396    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         22.396    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.966ns  (logic 3.342ns (30.476%)  route 7.624ns (69.524%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 22.776 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     5.442 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DOADO[15]
                         net (fo=1, routed)           0.507     5.950    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/gdout[15]
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.074 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp_i_6/O
                         net (fo=64, routed)          7.117    13.191    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/s_axis_a_tdata[5]
    SLICE_X101Y69        LUT2 (Prop_lut2_I0_O)        0.124    13.315 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/mul_exp_no_inc_raw_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.315    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay_n_21
    SLICE_X101Y69        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.955 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/O[3]
                         net (fo=1, routed)           0.000    13.955    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/peram_reg[7]
    SLICE_X101Y69        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.597    22.776    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/aclk
    SLICE_X101Y69        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.129    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X101Y69        FDRE (Setup_fdre_C_D)        0.062    22.665    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         22.665    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.906ns  (logic 3.282ns (30.093%)  route 7.624ns (69.907%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 22.776 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     5.442 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DOADO[15]
                         net (fo=1, routed)           0.507     5.950    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/gdout[15]
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.074 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp_i_6/O
                         net (fo=64, routed)          7.117    13.191    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/s_axis_a_tdata[5]
    SLICE_X101Y69        LUT2 (Prop_lut2_I0_O)        0.124    13.315 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/mul_exp_no_inc_raw_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.315    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay_n_21
    SLICE_X101Y69        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.895 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/O[2]
                         net (fo=1, routed)           0.000    13.895    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/peram_reg[6]
    SLICE_X101Y69        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.597    22.776    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/aclk
    SLICE_X101Y69        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.129    22.905    
                         clock uncertainty           -0.302    22.603    
    SLICE_X101Y69        FDRE (Setup_fdre_C_D)        0.062    22.665    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         22.665    
                         arrival time                         -13.895    
  -------------------------------------------------------------------
                         slack                                  8.770    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 2.702ns (24.770%)  route 8.206ns (75.230%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     5.442 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DOBDO[0]
                         net (fo=1, routed)           0.517     5.960    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/gdout[16]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp_i_5/O
                         net (fo=64, routed)          7.689    13.773    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/s_axis_a_tdata[6]
    SLICE_X92Y74         LUT5 (Prop_lut5_I2_O)        0.124    13.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__10/O
                         net (fo=1, routed)           0.000    13.897    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip
    SLICE_X92Y74         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.589    22.768    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X92Y74         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.129    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X92Y74         FDRE (Setup_fdre_C_D)        0.077    22.672    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[4].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/special_detect/detector_a/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.672    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.912ns  (logic 3.434ns (31.471%)  route 7.478ns (68.529%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 22.806 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.442 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DOADO[14]
                         net (fo=1, routed)           0.516     5.959    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/gdout[14]
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.083 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp_i_7/O
                         net (fo=64, routed)          6.962    13.044    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/s_axis_a_tdata[4]
    SLICE_X104Y44        LUT2 (Prop_lut2_I0_O)        0.124    13.168 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/mul_exp_no_inc_raw_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.168    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay_n_22
    SLICE_X104Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.681 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.681    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.900 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__1/O[0]
                         net (fo=1, routed)           0.000    13.900    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/peram_reg[8]
    SLICE_X104Y45        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.626    22.806    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/aclk
    SLICE_X104Y45        FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.115    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X104Y45        FDRE (Setup_fdre_C_D)        0.109    22.727    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_dbl_bias_delay/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         22.727    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  8.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.437%)  route 0.208ns (59.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.547     0.883    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X49Y80         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/Q
                         net (fo=1, routed)           0.208     1.231    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/round_mant[5]
    SLICE_X51Y78         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.808     1.174    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X51Y78         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.076     1.215    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.226ns (56.733%)  route 0.172ns (43.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.545     0.881    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/aclk
    SLICE_X48Y77         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.172     1.181    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/exp_op[6]
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.098     1.279 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/i___9/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, routed)           0.000     1.279    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/exp_pre_op[7]
    SLICE_X50Y77         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.807     1.173    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X50Y77         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.121     1.259    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.038%)  route 0.203ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.553     0.889    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/aclk
    SLICE_X52Y52         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.203     1.232    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[6]
    SLICE_X48Y51         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.825     1.191    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/aclk
    SLICE_X48Y51         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.047     1.203    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.279ns (63.882%)  route 0.158ns (36.118%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.557     0.893    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X38Y50         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=4, routed)           0.158     1.214    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/MANT_RND2_DEL_n_5
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.259 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/p_0_in[7]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.329 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.329    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/p_4_out
    SLICE_X38Y49         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.830     1.196    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X38Y49         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.134     1.300    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.645%)  route 0.224ns (61.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.560     0.896    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X49Y42         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[12]/Q
                         net (fo=4, routed)           0.224     1.260    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/P[12]
    SLICE_X52Y40         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.824     1.190    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/aclk
    SLICE_X52Y40         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.075     1.230    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.247ns (57.665%)  route 0.181ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.609     0.945    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/aclk
    SLICE_X98Y50         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.148     1.093 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=3, routed)           0.181     1.274    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A_SEL_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[23][4]
    SLICE_X96Y49         LUT4 (Prop_lut4_I1_O)        0.099     1.373 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/A_SEL_IP_DELAY/i_pipe/opt_has_pipe.first_q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.373    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_18
    SLICE_X96Y49         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.884     1.250    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/aclk
    SLICE_X96Y49         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X96Y49         FDRE (Hold_fdre_C_D)         0.121     1.341    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[6].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genresvar[11].result_reg[11][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.694%)  route 0.223ns (61.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.543     0.879    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X48Y73         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[16]/Q
                         net (fo=2, routed)           0.223     1.243    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/dout[11]_10[16]
    SLICE_X51Y71         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genresvar[11].result_reg[11][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.808     1.174    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X51Y71         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genresvar[11].result_reg[11][16]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.070     1.209    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genresvar[11].result_reg[11][16]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genresvar[5].result_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.178%)  route 0.201ns (58.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.551     0.887    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X49Y65         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[14]/Q
                         net (fo=2, routed)           0.201     1.229    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/dout[5]_14[14]
    SLICE_X53Y63         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genresvar[5].result_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.815     1.181    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X53Y63         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genresvar[5].result_reg[5][14]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.047     1.193    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genresvar[5].result_reg[5][14]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.937%)  route 0.161ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.557     0.893    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X38Y50         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/Q
                         net (fo=1, routed)           0.161     1.201    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/round_mant[1]
    SLICE_X42Y49         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.830     1.196    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X42Y49         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)        -0.001     1.165    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[8].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.896%)  route 0.222ns (61.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.549     0.885    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X49Y82         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.222     1.247    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/round_mant[21]
    SLICE_X52Y79         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.809     1.175    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X52Y79         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.070     1.210    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[7].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y20  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/peram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y20  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[10].u_pe/peram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y6   design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[2].u_pe/peram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y6   design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[2].u_pe/peram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X5Y30  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/peram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X5Y30  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/peram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y16  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[1].u_pe/peram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y16  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[1].u_pe/peram_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y47  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[3].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][24]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y47  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[3].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y48  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[3].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y48  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[3].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y48  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[3].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y48  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[3].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y48  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[3].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][4]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y48  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[3].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][5]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y48  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[3].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][6]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y48  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[3].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][7]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y79  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y79  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y79  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y79  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y79  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y79  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y79  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y79  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[11].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y34  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[0].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_sign_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y43  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[1].u_pe/u_float_dsp/U0/i_synth/FMA_OP.OP/mul_sign_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
  To Clock:  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y17     design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y18     design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15     design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y16     design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16     design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y17     design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y18     design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.667ns  (logic 1.035ns (18.263%)  route 4.632ns (81.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 22.845 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.980    11.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.689    11.689    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    12.571 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           1.922    14.494    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/m00_bram_rddata[9]
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.153    14.647 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/peram_reg_i_6/O
                         net (fo=16, routed)          2.710    17.357    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/din[1]
    RAMB18_X5Y14         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.666    22.845    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/s00_axi_aclk
    RAMB18_X5Y14         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/CLKARDCLK
                         clock pessimism              0.000    22.845    
                         clock uncertainty           -0.482    22.363    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.940    21.423    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                         -17.357    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.639ns  (logic 1.035ns (18.356%)  route 4.604ns (81.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.980    11.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.689    11.689    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    12.571 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           1.922    14.494    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/m00_bram_rddata[9]
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.153    14.647 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/peram_reg_i_6/O
                         net (fo=16, routed)          2.681    17.328    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/din[1]
    RAMB18_X4Y9          RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.650    22.829    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/s00_axi_aclk
    RAMB18_X4Y9          RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg/CLKARDCLK
                         clock pessimism              0.000    22.829    
                         clock uncertainty           -0.482    22.347    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.940    21.407    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                         -17.328    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.814ns  (logic 1.006ns (17.304%)  route 4.808ns (82.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 22.843 - 20.000 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 11.680 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.980    11.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.680    11.680    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    12.562 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=2, routed)           1.379    13.941    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/m00_bram_rddata[5]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.124    14.065 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/peram_reg_i_11/O
                         net (fo=16, routed)          3.429    17.494    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/din[13]
    RAMB18_X5Y14         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.664    22.843    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/s00_axi_aclk
    RAMB18_X5Y14         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.843    
                         clock uncertainty           -0.482    22.361    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    21.624    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.624    
                         arrival time                         -17.494    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.573ns  (logic 1.031ns (18.500%)  route 4.542ns (81.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 22.843 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.980    11.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.689    11.689    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    12.571 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=2, routed)           1.879    14.451    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/m00_bram_rddata[13]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.149    14.600 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/peram_reg_i_19/O
                         net (fo=16, routed)          2.663    17.262    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/din[5]
    RAMB18_X5Y14         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.664    22.843    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/s00_axi_aclk
    RAMB18_X5Y14         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.843    
                         clock uncertainty           -0.482    22.361    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.968    21.393    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.560ns  (logic 1.031ns (18.544%)  route 4.529ns (81.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.980    11.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.689    11.689    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    12.571 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=2, routed)           1.879    14.451    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/m00_bram_rddata[13]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.149    14.600 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/peram_reg_i_19/O
                         net (fo=16, routed)          2.650    17.249    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/din[5]
    RAMB18_X4Y9          RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.653    22.832    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/s00_axi_aclk
    RAMB18_X4Y9          RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.832    
                         clock uncertainty           -0.482    22.350    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.968    21.382    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.382    
                         arrival time                         -17.249    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[12].u_pe/peram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.562ns  (logic 1.035ns (18.610%)  route 4.527ns (81.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.980    11.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.689    11.689    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    12.571 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           1.922    14.494    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/m00_bram_rddata[9]
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.153    14.647 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/peram_reg_i_6/O
                         net (fo=16, routed)          2.604    17.251    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[12].u_pe/din[1]
    RAMB18_X4Y10         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[12].u_pe/peram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.653    22.832    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[12].u_pe/s00_axi_aclk
    RAMB18_X4Y10         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[12].u_pe/peram_reg/CLKARDCLK
                         clock pessimism              0.000    22.832    
                         clock uncertainty           -0.482    22.350    
    RAMB18_X4Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.940    21.410    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[12].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.410    
                         arrival time                         -17.251    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.750ns  (logic 1.006ns (17.496%)  route 4.744ns (82.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 11.680 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.980    11.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.680    11.680    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    12.562 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=2, routed)           1.379    13.941    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/m00_bram_rddata[5]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.124    14.065 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/peram_reg_i_11/O
                         net (fo=16, routed)          3.365    17.430    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/din[13]
    RAMB18_X4Y9          RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.653    22.832    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/s00_axi_aclk
    RAMB18_X4Y9          RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.832    
                         clock uncertainty           -0.482    22.350    
    RAMB18_X4Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    21.613    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[13].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.613    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.702ns  (logic 1.006ns (17.644%)  route 4.696ns (82.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 22.843 - 20.000 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 11.680 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.980    11.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.680    11.680    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882    12.562 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=2, routed)           1.400    13.962    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/m00_bram_rddata[2]
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    14.086 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/peram_reg_i_14/O
                         net (fo=16, routed)          3.296    17.382    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/din[10]
    RAMB18_X5Y14         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.664    22.843    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/s00_axi_aclk
    RAMB18_X5Y14         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.843    
                         clock uncertainty           -0.482    22.361    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.737    21.624    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.624    
                         arrival time                         -17.382    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.693ns  (logic 1.006ns (17.671%)  route 4.687ns (82.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 22.843 - 20.000 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 11.680 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.980    11.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.680    11.680    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882    12.562 f  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=4, routed)           1.081    13.644    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[0].u_pe/m00_bram_rddata[0]
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124    13.768 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[0].u_pe/peram_reg_i_10/O
                         net (fo=48, routed)          3.606    17.373    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/din[14]
    RAMB18_X5Y14         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.664    22.843    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/s00_axi_aclk
    RAMB18_X5Y14         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.843    
                         clock uncertainty           -0.482    22.361    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.737    21.624    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[14].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.624    
                         arrival time                         -17.373    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/peram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.398ns  (logic 1.031ns (19.100%)  route 4.367ns (80.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 22.815 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.980    11.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.689    11.689    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    12.571 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=2, routed)           1.879    14.451    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/m00_bram_rddata[13]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.149    14.600 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/peram_reg_i_19/O
                         net (fo=16, routed)          2.488    17.087    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/din[5]
    RAMB18_X5Y30         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/peram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.636    22.815    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/s00_axi_aclk
    RAMB18_X5Y30         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.815    
                         clock uncertainty           -0.482    22.333    
    RAMB18_X5Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.968    21.365    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[9].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.365    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                  4.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.188ns  (arrival time - required time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.561ns  (logic 0.468ns (29.986%)  route 1.093ns (70.014%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.504ns = ( 11.504 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.468    11.972 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=2, routed)           1.093    13.065    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_rddata[4]
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.695     2.989    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKBWRCLK
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.482     3.471    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.405     3.876    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                          13.065    
  -------------------------------------------------------------------
                         slack                                  9.188    

Slack (MET) :             9.279ns  (arrival time - required time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.745ns  (logic 0.562ns (32.208%)  route 1.183ns (67.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    1.504ns = ( 11.504 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.468    11.972 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=4, routed)           0.880    12.852    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/m00_bram_rddata[6]
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.094    12.946 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/peram_reg_i_9/O
                         net (fo=16, routed)          0.303    13.249    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/din[15]
    RAMB18_X2Y22         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     2.988    
                         clock uncertainty            0.482     3.470    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.499     3.969    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -3.969    
                         arrival time                          13.249    
  -------------------------------------------------------------------
                         slack                                  9.279    

Slack (MET) :             9.280ns  (arrival time - required time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.914ns  (logic 0.568ns (29.683%)  route 1.346ns (70.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    1.504ns = ( 11.504 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.468    11.972 f  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=4, routed)           0.917    12.889    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[0].u_pe/m00_bram_rddata[0]
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.100    12.989 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[0].u_pe/peram_reg_i_10/O
                         net (fo=48, routed)          0.428    13.418    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/din[14]
    RAMB18_X2Y22         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     2.988    
                         clock uncertainty            0.482     3.470    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.667     4.137    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -4.137    
                         arrival time                          13.418    
  -------------------------------------------------------------------
                         slack                                  9.280    

Slack (MET) :             9.298ns  (arrival time - required time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.670ns  (logic 0.468ns (28.024%)  route 1.202ns (71.976%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.504ns = ( 11.504 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.468    11.972 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=2, routed)           1.202    13.174    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_rddata[7]
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.695     2.989    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKBWRCLK
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.482     3.471    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.405     3.876    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                          13.174    
  -------------------------------------------------------------------
                         slack                                  9.298    

Slack (MET) :             9.308ns  (arrival time - required time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.681ns  (logic 0.468ns (27.847%)  route 1.213ns (72.153%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.504ns = ( 11.504 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.468    11.972 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=2, routed)           1.213    13.185    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_rddata[5]
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.695     2.989    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKBWRCLK
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.482     3.471    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.405     3.876    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                          13.185    
  -------------------------------------------------------------------
                         slack                                  9.308    

Slack (MET) :             9.316ns  (arrival time - required time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.689ns  (logic 0.468ns (27.714%)  route 1.221ns (72.286%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.504ns = ( 11.504 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.468    11.972 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=2, routed)           1.221    13.193    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_rddata[0]
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.695     2.989    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKBWRCLK
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.482     3.471    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.405     3.876    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                          13.193    
  -------------------------------------------------------------------
                         slack                                  9.316    

Slack (MET) :             9.334ns  (arrival time - required time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.706ns  (logic 0.468ns (27.425%)  route 1.238ns (72.575%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.504ns = ( 11.504 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.468    11.972 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=2, routed)           1.238    13.210    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_rddata[1]
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.695     2.989    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKBWRCLK
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.482     3.471    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.405     3.876    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                          13.210    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.360ns  (arrival time - required time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.993ns  (logic 0.568ns (28.493%)  route 1.425ns (71.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    1.504ns = ( 11.504 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.468    11.972 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=2, routed)           0.996    12.968    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/m00_bram_rddata[0]
    SLICE_X33Y57         LUT2 (Prop_lut2_I1_O)        0.100    13.068 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[15].u_pe/peram_reg_i_16/O
                         net (fo=16, routed)          0.430    13.497    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/din[8]
    RAMB18_X2Y22         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     2.988    
                         clock uncertainty            0.482     3.470    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.667     4.137    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -4.137    
                         arrival time                          13.497    
  -------------------------------------------------------------------
                         slack                                  9.360    

Slack (MET) :             9.444ns  (arrival time - required time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.817ns  (logic 0.468ns (25.763%)  route 1.349ns (74.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.504ns = ( 11.504 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.468    11.972 r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=4, routed)           1.349    13.321    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_rddata[6]
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.695     2.989    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg/CLKBWRCLK
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.482     3.471    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.405     3.876    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/globalmem_reg
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                          13.321    
  -------------------------------------------------------------------
                         slack                                  9.444    

Slack (MET) :             9.450ns  (arrival time - required time)
  Source:                 design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        2.084ns  (logic 0.568ns (27.262%)  route 1.516ns (72.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    1.504ns = ( 11.504 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.468    11.972 f  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=4, routed)           0.917    12.889    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[0].u_pe/m00_bram_rddata[0]
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.100    12.989 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[0].u_pe/peram_reg_i_10/O
                         net (fo=48, routed)          0.598    13.588    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/din[14]
    RAMB18_X2Y22         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.694     2.988    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     2.988    
                         clock uncertainty            0.482     3.470    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.667     4.137    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/genpe[5].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -4.137    
                         arrival time                          13.588    
  -------------------------------------------------------------------
                         slack                                  9.450    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 0.919ns (18.017%)  route 4.182ns (81.983%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.686     2.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X28Y70         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/Q
                         net (fo=137, routed)         2.217     5.653    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg_n_0_[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.777 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[30]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.777    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[30]_INST_0_i_3_n_0
    SLICE_X54Y52         MUXF7 (Prop_muxf7_I0_O)      0.241     6.018 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.018    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[30]_INST_0_i_1_n_0
    SLICE_X54Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     6.116 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[30]_INST_0/O
                         net (fo=2, routed)           1.965     8.081    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X2Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.513    11.513    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.513    
                         clock uncertainty           -0.482    11.031    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                     -0.932    10.099    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.891ns (17.654%)  route 4.156ns (82.346%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.686     2.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X28Y70         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/Q
                         net (fo=137, routed)         2.352     5.788    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg_n_0_[0]
    SLICE_X56Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.912 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[17]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.912    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[17]_INST_0_i_6_n_0
    SLICE_X56Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     6.129 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.129    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[17]_INST_0_i_2_n_0
    SLICE_X56Y49         MUXF8 (Prop_muxf8_I1_O)      0.094     6.223 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[17]_INST_0/O
                         net (fo=2, routed)           1.805     8.027    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y16         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.482    11.022    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                     -0.929    10.093    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.093    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.877ns (17.516%)  route 4.130ns (82.484%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.686     2.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X28Y70         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/Q
                         net (fo=137, routed)         2.297     5.733    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg_n_0_[0]
    SLICE_X54Y53         LUT6 (Prop_lut6_I4_O)        0.124     5.857 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[28]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.857    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[28]_INST_0_i_5_n_0
    SLICE_X54Y53         MUXF7 (Prop_muxf7_I0_O)      0.209     6.066 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.066    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[28]_INST_0_i_2_n_0
    SLICE_X54Y53         MUXF8 (Prop_muxf8_I1_O)      0.088     6.154 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[28]_INST_0/O
                         net (fo=2, routed)           1.833     7.987    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X2Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.513    11.513    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.513    
                         clock uncertainty           -0.482    11.031    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                     -0.932    10.099    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.919ns (18.370%)  route 4.084ns (81.630%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 11.510 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.687     2.981    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X29Y69         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/Q
                         net (fo=135, routed)         2.276     5.713    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg_n_0_[1]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.837 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[24]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.837    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[24]_INST_0_i_3_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.241     6.078 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.078    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[24]_INST_0_i_1_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     6.176 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[24]_INST_0/O
                         net (fo=2, routed)           1.808     7.984    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.510    11.510    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.510    
                         clock uncertainty           -0.482    11.028    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.932    10.096    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 0.877ns (17.678%)  route 4.084ns (82.322%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.687     2.981    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X29Y69         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/Q
                         net (fo=135, routed)         2.206     5.643    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg_n_0_[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     5.767 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.767    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[31]_INST_0_i_5_n_0
    SLICE_X54Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     5.976 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.976    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[31]_INST_0_i_2_n_0
    SLICE_X54Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     6.064 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[31]_INST_0/O
                         net (fo=2, routed)           1.878     7.942    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.513    11.513    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.513    
                         clock uncertainty           -0.482    11.031    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.932    10.099    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.877ns (17.484%)  route 4.139ns (82.516%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.687     2.981    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X29Y69         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/Q
                         net (fo=135, routed)         2.230     5.667    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg_n_0_[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.791 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.791    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[0]_INST_0_i_5_n_0
    SLICE_X54Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     6.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.000    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[0]_INST_0_i_2_n_0
    SLICE_X54Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     6.088 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[0]_INST_0/O
                         net (fo=2, routed)           1.909     7.997    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X3Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.570    11.570    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.570    
                         clock uncertainty           -0.482    11.088    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.932    10.156    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.156    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.922ns (18.637%)  route 4.025ns (81.363%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.686     2.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X28Y70         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/Q
                         net (fo=137, routed)         2.326     5.762    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg_n_0_[0]
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.886 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.886    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[20]_INST_0_i_3_n_0
    SLICE_X57Y51         MUXF7 (Prop_muxf7_I0_O)      0.238     6.124 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.124    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[20]_INST_0_i_1_n_0
    SLICE_X57Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     6.228 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[20]_INST_0/O
                         net (fo=2, routed)           1.699     7.927    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X2Y16         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.504    11.504    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.482    11.022    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                     -0.929    10.093    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.093    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 0.877ns (17.734%)  route 4.068ns (82.266%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 11.510 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.686     2.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X28Y70         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/Q
                         net (fo=137, routed)         2.297     5.733    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg_n_0_[0]
    SLICE_X54Y53         LUT6 (Prop_lut6_I4_O)        0.124     5.857 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[28]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.857    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[28]_INST_0_i_5_n_0
    SLICE_X54Y53         MUXF7 (Prop_muxf7_I0_O)      0.209     6.066 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.066    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[28]_INST_0_i_2_n_0
    SLICE_X54Y53         MUXF8 (Prop_muxf8_I1_O)      0.088     6.154 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[28]_INST_0/O
                         net (fo=2, routed)           1.772     7.925    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.510    11.510    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.510    
                         clock uncertainty           -0.482    11.028    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                     -0.932    10.096    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 0.929ns (18.805%)  route 4.011ns (81.195%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.686     2.980    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X28Y70         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[0]/Q
                         net (fo=137, routed)         2.228     5.664    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg_n_0_[0]
    SLICE_X53Y53         LUT6 (Prop_lut6_I4_O)        0.124     5.788 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[29]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.788    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[29]_INST_0_i_4_n_0
    SLICE_X53Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     6.033 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.033    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[29]_INST_0_i_1_n_0
    SLICE_X53Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     6.137 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[29]_INST_0/O
                         net (fo=2, routed)           1.783     7.920    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.513    11.513    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.513    
                         clock uncertainty           -0.482    11.031    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.929    10.102    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.102    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.919ns (18.718%)  route 3.991ns (81.282%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.687     2.981    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X29Y69         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[1]/Q
                         net (fo=135, routed)         2.276     5.713    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg_n_0_[1]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.837 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[24]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.837    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[24]_INST_0_i_3_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.241     6.078 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.078    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[24]_INST_0_i_1_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     6.176 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_wrdata[24]_INST_0/O
                         net (fo=2, routed)           1.715     7.891    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       1.770    11.770    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           1.513    11.513    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.513    
                         clock uncertainty           -0.482    11.031    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.932    10.099    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  2.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.016ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.497%)  route 0.467ns (71.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 20.884 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.548    20.884    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X33Y72         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    21.025 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/Q
                         net (fo=52, routed)          0.230    21.255    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state[0]
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.045    21.300 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_addr[8]_INST_0/O
                         net (fo=8, routed)           0.237    21.536    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.945    10.945    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           0.855    10.855    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    11.520    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.520    
                         arrival time                          21.536    
  -------------------------------------------------------------------
                         slack                                 10.016    

Slack (MET) :             10.019ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.347%)  route 0.470ns (71.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 20.884 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.548    20.884    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X33Y72         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    21.025 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/Q
                         net (fo=52, routed)          0.216    21.241    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state[0]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.045    21.286 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_addr[6]_INST_0/O
                         net (fo=8, routed)           0.254    21.540    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.945    10.945    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           0.855    10.855    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    11.520    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.520    
                         arrival time                          21.540    
  -------------------------------------------------------------------
                         slack                                 10.019    

Slack (MET) :             10.044ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.090%)  route 0.476ns (71.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 20.903 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.567    20.903    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X28Y70         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141    21.044 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/counter_reg[9]/Q
                         net (fo=8, routed)           0.278    21.321    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/p_0_in34_in
    SLICE_X33Y70         LUT4 (Prop_lut4_I3_O)        0.045    21.366 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_addr[10]_INST_0/O
                         net (fo=8, routed)           0.198    21.565    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.945    10.945    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           0.855    10.855    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    11.520    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.520    
                         arrival time                          21.565    
  -------------------------------------------------------------------
                         slack                                 10.044    

Slack (MET) :             10.049ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.126%)  route 0.500ns (72.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 20.884 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.548    20.884    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X33Y72         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    21.025 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/Q
                         net (fo=52, routed)          0.256    21.281    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state[0]
    SLICE_X33Y70         LUT5 (Prop_lut5_I3_O)        0.045    21.326 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_addr[3]_INST_0/O
                         net (fo=8, routed)           0.244    21.569    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.945    10.945    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           0.855    10.855    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    11.520    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.520    
                         arrival time                          21.569    
  -------------------------------------------------------------------
                         slack                                 10.049    

Slack (MET) :             10.052ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.622ns  (logic 0.184ns (29.569%)  route 0.438ns (70.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 20.884 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.548    20.884    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X33Y72         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    21.025 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/Q
                         net (fo=52, routed)          0.230    21.255    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state[0]
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.043    21.298 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_addr[9]_INST_0/O
                         net (fo=8, routed)           0.208    21.506    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.945    10.945    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           0.855    10.855    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.116    11.453    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.453    
                         arrival time                          21.506    
  -------------------------------------------------------------------
                         slack                                 10.052    

Slack (MET) :             10.088ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.675%)  route 0.538ns (74.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 20.884 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.548    20.884    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X33Y72         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    21.025 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/Q
                         net (fo=52, routed)          0.241    21.266    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state[0]
    SLICE_X33Y70         LUT5 (Prop_lut5_I3_O)        0.045    21.311 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_addr[2]_INST_0/O
                         net (fo=8, routed)           0.298    21.608    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.945    10.945    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           0.855    10.855    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    11.520    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.520    
                         arrival time                          21.608    
  -------------------------------------------------------------------
                         slack                                 10.088    

Slack (MET) :             10.102ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.162%)  route 0.553ns (74.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 20.884 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.548    20.884    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X33Y72         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    21.025 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/Q
                         net (fo=52, routed)          0.322    21.347    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state[0]
    SLICE_X32Y70         LUT5 (Prop_lut5_I3_O)        0.045    21.392 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_addr[5]_INST_0/O
                         net (fo=8, routed)           0.231    21.623    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.945    10.945    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           0.855    10.855    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    11.520    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.520    
                         arrival time                          21.623    
  -------------------------------------------------------------------
                         slack                                 10.102    

Slack (MET) :             10.127ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.702ns  (logic 0.189ns (26.927%)  route 0.513ns (73.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 20.884 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.548    20.884    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X33Y72         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    21.025 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/Q
                         net (fo=52, routed)          0.216    21.241    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state[0]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.048    21.289 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_addr[7]_INST_0/O
                         net (fo=8, routed)           0.297    21.586    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.945    10.945    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           0.855    10.855    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.121    11.458    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.458    
                         arrival time                          21.586    
  -------------------------------------------------------------------
                         slack                                 10.127    

Slack (MET) :             10.147ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.914%)  route 0.533ns (79.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 20.900 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.564    20.900    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X28Y73         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.141    21.041 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/done_flag_reg/Q
                         net (fo=23, routed)          0.533    21.574    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/web[0]
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.945    10.945    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           0.855    10.855    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.089    11.426    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.426    
                         arrival time                          21.574    
  -------------------------------------------------------------------
                         slack                                 10.147    

Slack (MET) :             10.148ns  (arrival time - required time)
  Source:                 design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.597%)  route 0.602ns (76.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 10.858 - 10.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 20.884 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.548    20.884    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/s00_axi_aclk
    SLICE_X33Y72         FDRE                                         r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    21.025 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state_reg[0]/Q
                         net (fo=52, routed)          0.216    21.241    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/state[0]
    SLICE_X33Y71         LUT4 (Prop_lut4_I2_O)        0.045    21.286 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/m00_bram_addr[6]_INST_0/O
                         net (fo=8, routed)           0.386    21.672    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y16         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21411, routed)       0.945    10.945    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkout1_buf/O
                         net (fo=8, routed)           0.858    10.858    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    10.858    
                         clock uncertainty            0.482    11.340    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    11.523    design_2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.523    
                         arrival time                          21.672    
  -------------------------------------------------------------------
                         slack                                 10.148    





