<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス CheckerCPU</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス CheckerCPU</h1><!-- doxytag: class="CheckerCPU" --><!-- doxytag: inherits="BaseCPU" -->
<p><code>#include &lt;<a class="el" href="checker_2cpu_8hh_source.html">cpu.hh</a>&gt;</code></p>
<div class="dynheader">
CheckerCPUに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classCheckerCPU.gif" usemap="#CheckerCPU_map" alt=""/>
  <map id="CheckerCPU_map" name="CheckerCPU_map">
<area href="classBaseCPU.html" alt="BaseCPU" shape="rect" coords="730,0,1085,24"/>
<area href="classChecker.html" alt="Checker&lt; Impl &gt;" shape="rect" coords="0,112,355,136"/>
<area href="classChecker.html" alt="Checker&lt; DynInstPtr &gt;" shape="rect" coords="365,112,720,136"/>
<area href="classChecker.html" alt="Checker&lt; O3CPUImpl &gt;" shape="rect" coords="730,112,1085,136"/>
<area href="classChecker.html" alt="Checker&lt; RefCountingPtr&lt; OzoneDynInst&lt; OzoneImpl &gt; &gt; &gt;" shape="rect" coords="1095,112,1450,136"/>
<area href="classDummyChecker.html" alt="DummyChecker" shape="rect" coords="1460,112,1815,136"/>
<area href="classO3Checker.html" alt="O3Checker" shape="rect" coords="730,168,1085,192"/>
<area href="classOzoneChecker.html" alt="OzoneChecker" shape="rect" coords="1095,168,1450,192"/>
</map>
 </div>
</div>

<p><a href="classCheckerCPU-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU_1_1CheckerCPU.html">CheckerCPU</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionCheckerCPU_1_1Result.html">Result</a></td></tr>
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef CheckerCPUParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a56bf98a1e02b979e88cbf64420995961">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a02fd73d861ef2e4aabb38c0c9ff82947">init</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a35dbdd3a266a1df157875f0f7c5b5f66">CheckerCPU</a> (<a class="el" href="classCheckerCPU.html#a56bf98a1e02b979e88cbf64420995961">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ac259e064f2f0d74835ec2b38dd175ef4">~CheckerCPU</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a87165dd3c0f61d17b5decfdd925b3fcd">setSystem</a> (<a class="el" href="classSystem.html">System</a> *<a class="el" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744">system</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a925d02a64d6c947d4ba3bb96bef728ff">setIcachePort</a> (<a class="el" href="classMasterPort.html">MasterPort</a> *<a class="el" href="classBaseCPU.html#ada744b98d4371502b5cb7c4f036f1344">icache_port</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a8d77cc755c7a424f4eb80130fb627012">setDcachePort</a> (<a class="el" href="classMasterPort.html">MasterPort</a> *<a class="el" href="classBaseCPU.html#a9c199cadc0aca1c84868beea5d4402e7">dcache_port</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMasterPort.html">MasterPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a041a57fcad534c1bed3702a0f8f3a6b1">getDataPort</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMasterPort.html">MasterPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ab8ce6baf7cb0aaaf4ca346896a86fa03">getInstPort</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::TLB *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a95b7e95d0558cd03d69613142fff9137">getITBPtr</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::TLB *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a2fe6a07c44bc2a4d83b86bea605ba971">getDTBPtr</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#abdcc0de01ff3d8d22a40e0b966acb463">totalInsts</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#adfb528b512cf037ade8dc8e22bf8a7bd">totalOps</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ad6272f80ae37e8331e3969b3f072a801">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#af100c4e9feabf3cd918619c88c718387">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a2f9742f8d2bcf6a31ebfc121fd9d5fbc">setEA</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> EA)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a840be0f7fe0a7a50b37b0552fe6ca506">getEA</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a9e7b0a4d5373c48902425c9456b19e7e">readIntRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCheckerCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a717c88c8c56d79c9ed554ba5992bd8c3">readFloatRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCheckerCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a39d93624e4481f4a210f2c46ea6b15b0">readFloatRegOperandBits</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a25532f176443f0ec538a3b833c55f4a0">readCCRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#accfdfc918ee73975e86b08cf8a528479">setResult</a> (T t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a654e99f2be7cd298378462ce9651bb44">setIntRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, uint64_t val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#addc8b4b6511725bf8ff48bd09ef22892">setFloatRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="classCheckerCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a80a516966713c873cf964af7538dbd37">setFloatRegOperandBits</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="classCheckerCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#afeb2b876cf6b29215cf9d6d56ba8863b">setCCRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, uint64_t val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a254cecc48d457ea298b08a8bb009f9cf">readPredicate</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a137a8c6cced89c2ff8387900439436b4">setPredicate</a> (bool val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a827fb3454585cf4c620f4fd341966317">pcState</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a5e9cfc754c9ef9b7db875ce89871944e">pcState</a> (const TheISA::PCState &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#aceec6e28772f91b3cc921c0e3927b0c2">nextInstAddr</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a1a21696f33a7d38f251687ae0b5e9718">microPC</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a7b5ac6af9c2c19d7c1b442b8a3aebbc6">readMiscRegNoEffect</a> (int misc_reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a5a8c6c487e8da143d26188258b04f1cc">readMiscReg</a> (int misc_reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a763517aaea2f3decbc1ef9d064216b6f">setMiscRegNoEffect</a> (int misc_reg, const <a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a1877dde4f3eb17a8b7d33ea40176c148">setMiscReg</a> (int misc_reg, const <a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ac6d0dc1a63cede82f4242d43236a98db">readMiscRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a6cfad8f780bab7feb893941cb0d46160">setMiscRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const <a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a77cf978e7a92e33083fcc62cb7ead74d">readRegOtherThread</a> (int misc_reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#af05ac53fdafd8a612ca89f90b0c12910">setRegOtherThread</a> (int misc_reg, const TheISA::MiscReg &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a24cf06d21848d1a0b10efd6f1571d729">recordPCChange</a> (const TheISA::PCState &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a2d698ff909513b48a1263f8a5440e067">demapPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ac8a36d45a839b07f50b73f1eee119615">demapInstPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a26789603cc94992d18f8ddedfff96acf">demapDataPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a66191b2d8a45050b7df3c3efa7bb07c6">readMem</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, uint8_t *data, unsigned size, unsigned flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ad46c5edeb1ee9b60445f3e26364e2c5e">writeMem</a> (uint8_t *data, unsigned size, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, unsigned flags, uint64_t *res)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#abbe779fa43c72cd485ddb736ab17ff61">setStCondFailures</a> (unsigned sc_failures)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a5f42e07ae335dff417664e91518c7f1e">hwrei</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a461205960be9d52e9beda48a77e9c600">simPalCheck</a> (int palFunc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">wakeup</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a3ef5bd684f938b4a925d4a9e7e1d4f94">syscall</a> (uint64_t callnum)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a70b275e63748ddd6da7d2171c540ccff">handleError</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ab6e89553924f128af246935e240b11a4">checkFlags</a> (<a class="el" href="classRequest.html">Request</a> *unverified_req, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vAddr, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pAddr, int flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a516e77319e399949d9137957cd9970d0">dumpAndExit</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ad33756f3e96ee445dca8d69b1dd8709c">tcBase</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSimpleThread.html">SimpleThread</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#aed48fbbf4ee8e6fbb3ea13b1bbc23e2d">threadBase</a> ()</td></tr>
<tr><td colspan="2"><h2>Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSimpleThread.html">SimpleThread</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">numLoad</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#abc2dac603f413be8cd5f63b5c0b2d48d">startNumLoad</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionCheckerCPU_1_1Result.html">Result</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ae44d4afdef854be5de937985e00e162c">unverifiedResult</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRequest.html">Request</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a6840f1942d66e27328010652fcc83cc4">unverifiedMemData</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ab07cf1e394193718234cec904fc62402">changedPC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a4f3f7f9c8e8331d34afcddc9d9cf1db7">willChangePC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a0881ee85f2e8edfb21d616268ddbc181">newPCState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a69729b3e0649fedb790e5fa822712b63">exitOnError</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a5c4b1a378d5b47717f50008b307ed1fb">updateOnError</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#af590e28bcadd292986518887f8ba3498">warnOnlyOnLoadError</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a258f3535e74a3e37e7c1afe9611266d2">youngestSN</a></td></tr>
<tr><td colspan="2"><h2>Protected 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::MachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a4617f528417b8f55f809ae0988284c9b">MachInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::FloatReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::FloatRegBits&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::MiscReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a></td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a7e2d118d430dcbebd896ba39811ef03b">dbg_vtophys</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a96ec6a422ac492d05f8b3edc5b58532b">masterId</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classProcess.html">Process</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a9b2cb3a230c37a5bb09eca1375e1a5bf">workload</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSystem.html">System</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a200e57ff6183b27a87839eda56674e28">systemPtr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMasterPort.html">MasterPort</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ad3e6f54baa0db8d477f7d4fe986dbc3c">icachePort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMasterPort.html">MasterPort</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a2bbddd281625b8b4d716708925673445">dcachePort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::TLB *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::TLB *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78">dtb</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">choose inline that I chose dtb,itb is Data and Instructino TLB.  <a href="#ad2fd039621f87592c4b344d4f8948e78"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::queue&lt; <a class="el" href="unionCheckerCPU_1_1Result.html">Result</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a54109cef8003daf3b366cc9890001d80">result</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">startNumInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::queue&lt; int &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCheckerCPU.html#a7abed4832bdda0e4a4770ac6946d9e24">miscRegIdxs</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>説明</h2>
<p><a class="el" href="classCheckerCPU.html">CheckerCPU</a> class. Dynamically verifies instructions as they are completed by making sure that the instruction and its results match the independent execution of the benchmark inside the checker. The checker verifies instructions in order, regardless of the order in which instructions complete. There are certain results that can not be verified, specifically the result of a store conditional or the values of uncached accesses. In these cases, and with instructions marked as "IsUnverifiable", the checker assumes that the value from the main CPU's execution is correct and simply copies that value. It provides a <a class="el" href="classCheckerThreadContext.html">CheckerThreadContext</a> (see <a class="el" href="checker_2thread__context_8hh.html">checker/thread_context.hh</a>) that provides hooks for updating the Checker's state through any <a class="el" href="classThreadContext.html">ThreadContext</a> accesses. This allows the checker to be able to correctly verify instructions, even with external accesses to the <a class="el" href="classThreadContext.html">ThreadContext</a> that change state. </p>
<hr/><h2>型定義</h2>
<a class="anchor" id="a75484259f1855aabc8d74c6eb1cfe186"></a><!-- doxytag: member="CheckerCPU::FloatReg" ref="a75484259f1855aabc8d74c6eb1cfe186" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::FloatReg <a class="el" href="classCheckerCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aab5eeae86499f9bfe15ef79360eccc64"></a><!-- doxytag: member="CheckerCPU::FloatRegBits" ref="aab5eeae86499f9bfe15ef79360eccc64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::FloatRegBits <a class="el" href="classCheckerCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4617f528417b8f55f809ae0988284c9b"></a><!-- doxytag: member="CheckerCPU::MachInst" ref="a4617f528417b8f55f809ae0988284c9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::MachInst <a class="el" href="classCheckerCPU.html#a4617f528417b8f55f809ae0988284c9b">MachInst</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf5f073a387db0556d1db4bcc45428bc"></a><!-- doxytag: member="CheckerCPU::MiscReg" ref="aaf5f073a387db0556d1db4bcc45428bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::MiscReg <a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a56bf98a1e02b979e88cbf64420995961"></a><!-- doxytag: member="CheckerCPU::Params" ref="a56bf98a1e02b979e88cbf64420995961" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef CheckerCPUParams <a class="el" href="classCheckerCPU.html#a56bf98a1e02b979e88cbf64420995961">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a35dbdd3a266a1df157875f0f7c5b5f66"></a><!-- doxytag: member="CheckerCPU::CheckerCPU" ref="a35dbdd3a266a1df157875f0f7c5b5f66" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCheckerCPU_1_1CheckerCPU.html">CheckerCPU</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckerCPU.html#a56bf98a1e02b979e88cbf64420995961">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00068"></a>00068     : <a class="code" href="classBaseCPU.html">BaseCPU</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>, <span class="keyword">true</span>), <a class="code" href="classCheckerCPU.html#a200e57ff6183b27a87839eda56674e28">systemPtr</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="classCheckerCPU.html#ad3e6f54baa0db8d477f7d4fe986dbc3c">icachePort</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="classCheckerCPU.html#a2bbddd281625b8b4d716708925673445">dcachePort</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>),
<a name="l00069"></a>00069       <a class="code" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>)
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00072"></a>00072     <a class="code" href="classCheckerCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00073"></a>00073     <a class="code" href="classCheckerCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00074"></a>00074 
<a name="l00075"></a>00075     <a class="code" href="classCheckerCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a> = 0;
<a name="l00076"></a>00076     <a class="code" href="classCheckerCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">startNumInst</a> = 0;
<a name="l00077"></a>00077     <a class="code" href="classCheckerCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">numLoad</a> = 0;
<a name="l00078"></a>00078     <a class="code" href="classCheckerCPU.html#abc2dac603f413be8cd5f63b5c0b2d48d">startNumLoad</a> = 0;
<a name="l00079"></a>00079     <a class="code" href="classCheckerCPU.html#a258f3535e74a3e37e7c1afe9611266d2">youngestSN</a> = 0;
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     <a class="code" href="classCheckerCPU.html#ab07cf1e394193718234cec904fc62402">changedPC</a> = <a class="code" href="classCheckerCPU.html#a4f3f7f9c8e8331d34afcddc9d9cf1db7">willChangePC</a> = <span class="keyword">false</span>;
<a name="l00082"></a>00082 
<a name="l00083"></a>00083     <a class="code" href="classCheckerCPU.html#a69729b3e0649fedb790e5fa822712b63">exitOnError</a> = <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;exitOnError;
<a name="l00084"></a>00084     <a class="code" href="classCheckerCPU.html#af590e28bcadd292986518887f8ba3498">warnOnlyOnLoadError</a> = <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;warnOnlyOnLoadError;
<a name="l00085"></a>00085     <a class="code" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a> = <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;itb;
<a name="l00086"></a>00086     <a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a> = <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;dtb;
<a name="l00087"></a>00087     <a class="code" href="classCheckerCPU.html#a9b2cb3a230c37a5bb09eca1375e1a5bf">workload</a> = <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;workload;
<a name="l00088"></a>00088 
<a name="l00089"></a>00089     <a class="code" href="classCheckerCPU.html#a5c4b1a378d5b47717f50008b307ed1fb">updateOnError</a> = <span class="keyword">true</span>;
<a name="l00090"></a>00090 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac259e064f2f0d74835ec2b38dd175ef4"></a><!-- doxytag: member="CheckerCPU::~CheckerCPU" ref="ac259e064f2f0d74835ec2b38dd175ef4" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">~<a class="el" href="classCheckerCPU_1_1CheckerCPU.html">CheckerCPU</a> </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00093"></a>00093 {
<a name="l00094"></a>00094 }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="ab6e89553924f128af246935e240b11a4"></a><!-- doxytag: member="CheckerCPU::checkFlags" ref="ab6e89553924f128af246935e240b11a4" args="(Request *unverified_req, Addr vAddr, Addr pAddr, int flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool checkFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">Request</a> *&nbsp;</td>
          <td class="paramname"> <em>unverified_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>pAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Checks if the flags set by the <a class="el" href="classChecker.html">Checker</a> and Checkee match. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00333"></a>00333 {
<a name="l00334"></a>00334     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> unverifiedVAddr = unverified_req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>();
<a name="l00335"></a>00335     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> unverifiedPAddr = unverified_req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>();
<a name="l00336"></a>00336     <span class="keywordtype">int</span> unverifiedFlags = unverified_req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>();
<a name="l00337"></a>00337 
<a name="l00338"></a>00338     <span class="keywordflow">if</span> (unverifiedVAddr != vAddr ||
<a name="l00339"></a>00339         unverifiedPAddr != pAddr ||
<a name="l00340"></a>00340         unverifiedFlags != <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>) {
<a name="l00341"></a>00341         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00342"></a>00342     }
<a name="l00343"></a>00343 
<a name="l00344"></a>00344     <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00345"></a>00345 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7e2d118d430dcbebd896ba39811ef03b"></a><!-- doxytag: member="CheckerCPU::dbg_vtophys" ref="a7e2d118d430dcbebd896ba39811ef03b" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> dbg_vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00323"></a>00323 {
<a name="l00324"></a>00324     <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#a3828815371ad2b0a1be60abdcb405cf9">vtophys</a>(<a class="code" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>, <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00325"></a>00325 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a26789603cc94992d18f8ddedfff96acf"></a><!-- doxytag: member="CheckerCPU::demapDataPage" ref="a26789603cc94992d18f8ddedfff96acf" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void demapDataPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00357"></a>00357     {
<a name="l00358"></a>00358         this-&gt;<a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>-&gt;demapPage(<a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, asn);
<a name="l00359"></a>00359     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac8a36d45a839b07f50b73f1eee119615"></a><!-- doxytag: member="CheckerCPU::demapInstPage" ref="ac8a36d45a839b07f50b73f1eee119615" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void demapInstPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00352"></a>00352     {
<a name="l00353"></a>00353         this-&gt;<a class="code" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a>-&gt;demapPage(<a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, asn);
<a name="l00354"></a>00354     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2d698ff909513b48a1263f8a5440e067"></a><!-- doxytag: member="CheckerCPU::demapPage" ref="a2d698ff909513b48a1263f8a5440e067" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void demapPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00346"></a>00346     {
<a name="l00347"></a>00347         this-&gt;<a class="code" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a>-&gt;demapPage(<a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, asn);
<a name="l00348"></a>00348         this-&gt;<a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>-&gt;demapPage(<a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>, asn);
<a name="l00349"></a>00349     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a516e77319e399949d9137957cd9970d0"></a><!-- doxytag: member="CheckerCPU::dumpAndExit" ref="a516e77319e399949d9137957cd9970d0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dumpAndExit </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00349"></a>00349 {
<a name="l00350"></a>00350     <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%lli: Checker PC:%s&quot;</span>,
<a name="l00351"></a>00351          <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>(), <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>());
<a name="l00352"></a>00352     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Checker found an error!&quot;</span>);
<a name="l00353"></a>00353 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a041a57fcad534c1bed3702a0f8f3a6b1"></a><!-- doxytag: member="CheckerCPU::getDataPort" ref="a041a57fcad534c1bed3702a0f8f3a6b1" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMasterPort.html">MasterPort</a>&amp; getDataPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00113"></a>00113     {
<a name="l00114"></a>00114         <span class="comment">// the checker does not have ports on its own so return the</span>
<a name="l00115"></a>00115         <span class="comment">// data port of the actual CPU core</span>
<a name="l00116"></a>00116         assert(<a class="code" href="classCheckerCPU.html#a2bbddd281625b8b4d716708925673445">dcachePort</a>);
<a name="l00117"></a>00117         <span class="keywordflow">return</span> *<a class="code" href="classCheckerCPU.html#a2bbddd281625b8b4d716708925673445">dcachePort</a>;
<a name="l00118"></a>00118     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2fe6a07c44bc2a4d83b86bea605ba971"></a><!-- doxytag: member="CheckerCPU::getDTBPtr" ref="a2fe6a07c44bc2a4d83b86bea605ba971" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::TLB* getDTBPtr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00175"></a>00175 { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a840be0f7fe0a7a50b37b0552fe6ca506"></a><!-- doxytag: member="CheckerCPU::getEA" ref="a840be0f7fe0a7a50b37b0552fe6ca506" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> getEA </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00197"></a>00197 { <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;SimpleCPU::getEA() not implemented\n&quot;</span>); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab8ce6baf7cb0aaaf4ca346896a86fa03"></a><!-- doxytag: member="CheckerCPU::getInstPort" ref="ab8ce6baf7cb0aaaf4ca346896a86fa03" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMasterPort.html">MasterPort</a>&amp; getInstPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00121"></a>00121     {
<a name="l00122"></a>00122         <span class="comment">// the checker does not have ports on its own so return the</span>
<a name="l00123"></a>00123         <span class="comment">// data port of the actual CPU core</span>
<a name="l00124"></a>00124         assert(<a class="code" href="classCheckerCPU.html#ad3e6f54baa0db8d477f7d4fe986dbc3c">icachePort</a>);
<a name="l00125"></a>00125         <span class="keywordflow">return</span> *<a class="code" href="classCheckerCPU.html#ad3e6f54baa0db8d477f7d4fe986dbc3c">icachePort</a>;
<a name="l00126"></a>00126     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a95b7e95d0558cd03d69613142fff9137"></a><!-- doxytag: member="CheckerCPU::getITBPtr" ref="a95b7e95d0558cd03d69613142fff9137" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::TLB* getITBPtr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00174"></a>00174 { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a70b275e63748ddd6da7d2171c540ccff"></a><!-- doxytag: member="CheckerCPU::handleError" ref="a70b275e63748ddd6da7d2171c540ccff" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void handleError </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00377"></a>00377     {
<a name="l00378"></a>00378         <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#a69729b3e0649fedb790e5fa822712b63">exitOnError</a>)
<a name="l00379"></a>00379             <a class="code" href="classCheckerCPU.html#a516e77319e399949d9137957cd9970d0">dumpAndExit</a>();
<a name="l00380"></a>00380     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5f42e07ae335dff417664e91518c7f1e"></a><!-- doxytag: member="CheckerCPU::hwrei" ref="a5f42e07ae335dff417664e91518c7f1e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> hwrei </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00369"></a>00369 { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a5f42e07ae335dff417664e91518c7f1e">hwrei</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a02fd73d861ef2e4aabb38c0c9ff82947"></a><!-- doxytag: member="CheckerCPU::init" ref="a02fd73d861ef2e4aabb38c0c9ff82947" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00063"></a>00063 {
<a name="l00064"></a>00064     <a class="code" href="classCheckerCPU.html#a96ec6a422ac492d05f8b3edc5b58532b">masterId</a> = <a class="code" href="classCheckerCPU.html#a200e57ff6183b27a87839eda56674e28">systemPtr</a>-&gt;<a class="code" href="classSystem.html#a906e073613d8d8e76e11c1bf9310a25c">getMasterId</a>(<a class="code" href="trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>());
<a name="l00065"></a>00065 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a53c92716db281ae16ffb693c6d7803c7"></a><!-- doxytag: member="CheckerCPU::instAddr" ref="a53c92716db281ae16ffb693c6d7803c7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> instAddr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00282"></a>00282 { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1a21696f33a7d38f251687ae0b5e9718"></a><!-- doxytag: member="CheckerCPU::microPC" ref="a1a21696f33a7d38f251687ae0b5e9718" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> microPC </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00284"></a>00284 { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a1a21696f33a7d38f251687ae0b5e9718">microPC</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aceec6e28772f91b3cc921c0e3927b0c2"></a><!-- doxytag: member="CheckerCPU::nextInstAddr" ref="aceec6e28772f91b3cc921c0e3927b0c2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> nextInstAddr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00283"></a>00283 { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#aceec6e28772f91b3cc921c0e3927b0c2">nextInstAddr</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5e9cfc754c9ef9b7db875ce89871944e"></a><!-- doxytag: member="CheckerCPU::pcState" ref="a5e9cfc754c9ef9b7db875ce89871944e" args="(const TheISA::PCState &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pcState </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00277"></a>00277     {
<a name="l00278"></a>00278         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classChecker.html">Checker</a>, <span class="stringliteral">&quot;Changing PC to %s, old PC %s.\n&quot;</span>,
<a name="l00279"></a>00279                          <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>());
<a name="l00280"></a>00280         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00281"></a>00281     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a827fb3454585cf4c620f4fd341966317"></a><!-- doxytag: member="CheckerCPU::pcState" ref="a827fb3454585cf4c620f4fd341966317" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState pcState </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00275"></a>00275 { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a25532f176443f0ec538a3b833c55f4a0"></a><!-- doxytag: member="CheckerCPU::readCCRegOperand" ref="a25532f176443f0ec538a3b833c55f4a0" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t readCCRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00228"></a>00228     {
<a name="l00229"></a>00229         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322">TheISA::CC_Reg_Base</a>;
<a name="l00230"></a>00230         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ac3d147c535052bfb1f8e8fe0697168d7">readCCReg</a>(reg_idx);
<a name="l00231"></a>00231     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a717c88c8c56d79c9ed554ba5992bd8c3"></a><!-- doxytag: member="CheckerCPU::readFloatRegOperand" ref="a717c88c8c56d79c9ed554ba5992bd8c3" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCheckerCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> readFloatRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00216"></a>00216     {
<a name="l00217"></a>00217         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00218"></a>00218         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a2f97d83baef4fbda00b7f7f62779752f">readFloatReg</a>(reg_idx);
<a name="l00219"></a>00219     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a39d93624e4481f4a210f2c46ea6b15b0"></a><!-- doxytag: member="CheckerCPU::readFloatRegOperandBits" ref="a39d93624e4481f4a210f2c46ea6b15b0" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCheckerCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> readFloatRegOperandBits </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00222"></a>00222     {
<a name="l00223"></a>00223         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00224"></a>00224         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a4998e6615f835676762af364eff198e3">readFloatRegBits</a>(reg_idx);
<a name="l00225"></a>00225     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9e7b0a4d5373c48902425c9456b19e7e"></a><!-- doxytag: member="CheckerCPU::readIntRegOperand" ref="a9e7b0a4d5373c48902425c9456b19e7e" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t readIntRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00211"></a>00211     {
<a name="l00212"></a>00212         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a21c850cd41ab977a2cf3450fe66ec25a">readIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx));
<a name="l00213"></a>00213     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a66191b2d8a45050b7df3c3efa7bb07c6"></a><!-- doxytag: member="CheckerCPU::readMem" ref="a66191b2d8a45050b7df3c3efa7bb07c6" args="(Addr addr, uint8_t *data, unsigned size, unsigned flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> readMem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00143"></a>00143 {
<a name="l00144"></a>00144     <a class="code" href="classRefCountingPtr.html">Fault</a> fault = <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00145"></a>00145     <span class="keywordtype">int</span> fullSize = size;
<a name="l00146"></a>00146     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> secondAddr = <a class="code" href="intmath_8hh.html#a343c19b0ae885d5f3c7960987096e9d5">roundDown</a>(<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> + size - 1, cacheLineSize());
<a name="l00147"></a>00147     <span class="keywordtype">bool</span> checked_flags = <span class="keyword">false</span>;
<a name="l00148"></a>00148     <span class="keywordtype">bool</span> flags_match = <span class="keyword">true</span>;
<a name="l00149"></a>00149     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pAddr = 0x0;
<a name="l00150"></a>00150 
<a name="l00151"></a>00151 
<a name="l00152"></a>00152     <span class="keywordflow">if</span> (secondAddr &gt; <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>)
<a name="l00153"></a>00153        size = secondAddr - <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>;
<a name="l00154"></a>00154 
<a name="l00155"></a>00155     <span class="comment">// Need to account for multiple accesses like the Atomic and TimingSimple</span>
<a name="l00156"></a>00156     <span class="keywordflow">while</span> (1) {
<a name="l00157"></a>00157         <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>();
<a name="l00158"></a>00158         <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a63cbf386080363fe7c7b364bb2fe3b3e">setVirt</a>(0, addr, size, <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>, <a class="code" href="classCheckerCPU.html#a96ec6a422ac492d05f8b3edc5b58532b">masterId</a>, <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>().instAddr());
<a name="l00159"></a>00159 
<a name="l00160"></a>00160         <span class="comment">// translate to physical address</span>
<a name="l00161"></a>00161         fault = <a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>-&gt;translateFunctional(<a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>, <a class="code" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>, <a class="code" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911a809abe96853e69894bbf8e5730b31348">BaseTLB::Read</a>);
<a name="l00162"></a>00162 
<a name="l00163"></a>00163         <span class="keywordflow">if</span> (!checked_flags &amp;&amp; fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a> &amp;&amp; <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>) {
<a name="l00164"></a>00164             flags_match = <a class="code" href="classCheckerCPU.html#ab6e89553924f128af246935e240b11a4">checkFlags</a>(<a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>, <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(),
<a name="l00165"></a>00165                                      <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>(), <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>());
<a name="l00166"></a>00166             pAddr = <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>();
<a name="l00167"></a>00167             checked_flags = <span class="keyword">true</span>;
<a name="l00168"></a>00168         }
<a name="l00169"></a>00169 
<a name="l00170"></a>00170         <span class="comment">// Now do the access</span>
<a name="l00171"></a>00171         <span class="keywordflow">if</span> (fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a> &amp;&amp;
<a name="l00172"></a>00172             !<a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>().<a class="code" href="classFlags.html#ac976964169b81aaba1d4cbb422f559ca">isSet</a>(<a class="code" href="classRequest.html#ab305c2952b5ae966870f325f2bef006c">Request::NO_ACCESS</a>)) {
<a name="l00173"></a>00173             <a class="code" href="classPacket.html">PacketPtr</a> pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html">Packet</a>(<a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>,
<a name="l00174"></a>00174                                        <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a8965874e960faf91ad4b6af8dbf31875">isLLSC</a>() ?
<a name="l00175"></a>00175                                        <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a1c703221ee751b9d3d635fe33ea8e350">MemCmd::LoadLockedReq</a> :
<a name="l00176"></a>00176                                        <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a96120c772a9cb695fe62ca81ec93a53b">MemCmd::ReadReq</a>);
<a name="l00177"></a>00177 
<a name="l00178"></a>00178             pkt-&gt;<a class="code" href="classPacket.html#a60621b00d6ecd49b3e336087aca2eda0">dataStatic</a>(data);
<a name="l00179"></a>00179 
<a name="l00180"></a>00180             <span class="keywordflow">if</span> (!(<a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a70c74b2809417ea8701dd6ba9e34312d">isUncacheable</a>() || <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#aad621c262e009350dd86ad5715c50f7a">isMmappedIpr</a>())) {
<a name="l00181"></a>00181                 <span class="comment">// Access memory to see if we have the same data</span>
<a name="l00182"></a>00182                 <a class="code" href="classCheckerCPU.html#a2bbddd281625b8b4d716708925673445">dcachePort</a>-&gt;<a class="code" href="classMasterPort.html#aef8a57d30c0da6a2d2a599a14a9b8751">sendFunctional</a>(pkt);
<a name="l00183"></a>00183             } <span class="keywordflow">else</span> {
<a name="l00184"></a>00184                 <span class="comment">// Assume the data is correct if it&apos;s an uncached access</span>
<a name="l00185"></a>00185                 memcpy(data, <a class="code" href="classCheckerCPU.html#a6840f1942d66e27328010652fcc83cc4">unverifiedMemData</a>, size);
<a name="l00186"></a>00186             }
<a name="l00187"></a>00187 
<a name="l00188"></a>00188             <span class="keyword">delete</span> <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l00189"></a>00189             <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00190"></a>00190             <span class="keyword">delete</span> pkt;
<a name="l00191"></a>00191         }
<a name="l00192"></a>00192 
<a name="l00193"></a>00193         <span class="keywordflow">if</span> (fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00194"></a>00194             <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a1eef1bb814a1f77346aba1648fb6d1c9">isPrefetch</a>()) {
<a name="l00195"></a>00195                 fault = <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00196"></a>00196             }
<a name="l00197"></a>00197             <span class="keyword">delete</span> <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l00198"></a>00198             <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00199"></a>00199             <span class="keywordflow">break</span>;
<a name="l00200"></a>00200         }
<a name="l00201"></a>00201 
<a name="l00202"></a>00202         <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> != <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>) {
<a name="l00203"></a>00203             <span class="keyword">delete</span> <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l00204"></a>00204         }
<a name="l00205"></a>00205 
<a name="l00206"></a>00206         <span class="comment">//If we don&apos;t need to access a second cache line, stop now.</span>
<a name="l00207"></a>00207         <span class="keywordflow">if</span> (secondAddr &lt;= addr)
<a name="l00208"></a>00208         {
<a name="l00209"></a>00209             <span class="keywordflow">break</span>;
<a name="l00210"></a>00210         }
<a name="l00211"></a>00211 
<a name="l00212"></a>00212         <span class="comment">// Setup for accessing next cache line</span>
<a name="l00213"></a>00213         data += size;
<a name="l00214"></a>00214         <a class="code" href="classCheckerCPU.html#a6840f1942d66e27328010652fcc83cc4">unverifiedMemData</a> += size;
<a name="l00215"></a>00215         size = addr + fullSize - secondAddr;
<a name="l00216"></a>00216         addr = secondAddr;
<a name="l00217"></a>00217     }
<a name="l00218"></a>00218 
<a name="l00219"></a>00219     <span class="keywordflow">if</span> (!flags_match) {
<a name="l00220"></a>00220         <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%lli: Flags do not match CPU:%#x %#x %#x Checker:%#x %#x %#x\n&quot;</span>,
<a name="l00221"></a>00221              <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>(), <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>(),
<a name="l00222"></a>00222              <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>(), addr, pAddr, <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>);
<a name="l00223"></a>00223         <a class="code" href="classCheckerCPU.html#a70b275e63748ddd6da7d2171c540ccff">handleError</a>();
<a name="l00224"></a>00224     }
<a name="l00225"></a>00225 
<a name="l00226"></a>00226     <span class="keywordflow">return</span> fault;
<a name="l00227"></a>00227 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5a8c6c487e8da143d26188258b04f1cc"></a><!-- doxytag: member="CheckerCPU::readMiscReg" ref="a5a8c6c487e8da143d26188258b04f1cc" args="(int misc_reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00293"></a>00293     {
<a name="l00294"></a>00294         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a71d44ee14eeab530a09bc7d68d97ece2">readMiscReg</a>(misc_reg);
<a name="l00295"></a>00295     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7b5ac6af9c2c19d7c1b442b8a3aebbc6"></a><!-- doxytag: member="CheckerCPU::readMiscRegNoEffect" ref="a7b5ac6af9c2c19d7c1b442b8a3aebbc6" args="(int misc_reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00288"></a>00288     {
<a name="l00289"></a>00289         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(misc_reg);
<a name="l00290"></a>00290     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac6d0dc1a63cede82f4242d43236a98db"></a><!-- doxytag: member="CheckerCPU::readMiscRegOperand" ref="ac6d0dc1a63cede82f4242d43236a98db" args="(const StaticInst *si, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> readMiscRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00312"></a>00312     {
<a name="l00313"></a>00313         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#a9353aea3dfe673b88a4a96163d58759f">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>;
<a name="l00314"></a>00314         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a71d44ee14eeab530a09bc7d68d97ece2">readMiscReg</a>(reg_idx);
<a name="l00315"></a>00315     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a254cecc48d457ea298b08a8bb009f9cf"></a><!-- doxytag: member="CheckerCPU::readPredicate" ref="a254cecc48d457ea298b08a8bb009f9cf" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool readPredicate </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00269"></a>00269 { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a254cecc48d457ea298b08a8bb009f9cf">readPredicate</a>(); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a77cf978e7a92e33083fcc62cb7ead74d"></a><!-- doxytag: member="CheckerCPU::readRegOtherThread" ref="a77cf978e7a92e33083fcc62cb7ead74d" args="(int misc_reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t readRegOtherThread </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00326"></a>00326     {
<a name="l00327"></a>00327         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MIPS MT not defined for CheckerCPU.\n&quot;</span>);
<a name="l00328"></a>00328         <span class="keywordflow">return</span> 0;
<a name="l00329"></a>00329     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a24cf06d21848d1a0b10efd6f1571d729"></a><!-- doxytag: member="CheckerCPU::recordPCChange" ref="a24cf06d21848d1a0b10efd6f1571d729" args="(const TheISA::PCState &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void recordPCChange </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00340"></a>00340     {
<a name="l00341"></a>00341        <a class="code" href="classCheckerCPU.html#ab07cf1e394193718234cec904fc62402">changedPC</a> = <span class="keyword">true</span>;
<a name="l00342"></a>00342        <a class="code" href="classCheckerCPU.html#a0881ee85f2e8edfb21d616268ddbc181">newPCState</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00343"></a>00343     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad6272f80ae37e8331e3969b3f072a801"></a><!-- doxytag: member="CheckerCPU::serialize" ref="ad6272f80ae37e8331e3969b3f072a801" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afeb2b876cf6b29215cf9d6d56ba8863b"></a><!-- doxytag: member="CheckerCPU::setCCRegOperand" ref="afeb2b876cf6b29215cf9d6d56ba8863b" args="(const StaticInst *si, int idx, uint64_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setCCRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00263"></a>00263     {
<a name="l00264"></a>00264         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322">TheISA::CC_Reg_Base</a>;
<a name="l00265"></a>00265         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#afd6c42b1888ad21a4382078ca7a86d09">setCCReg</a>(reg_idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00266"></a>00266         setResult&lt;uint64_t&gt;(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00267"></a>00267     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8d77cc755c7a424f4eb80130fb627012"></a><!-- doxytag: member="CheckerCPU::setDcachePort" ref="a8d77cc755c7a424f4eb80130fb627012" args="(MasterPort *dcache_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setDcachePort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classMasterPort.html">MasterPort</a> *&nbsp;</td>
          <td class="paramname"> <em>dcache_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <a class="code" href="classCheckerCPU.html#a2bbddd281625b8b4d716708925673445">dcachePort</a> = dcache_port;
<a name="l00129"></a>00129 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2f9742f8d2bcf6a31ebfc121fd9d5fbc"></a><!-- doxytag: member="CheckerCPU::setEA" ref="a2f9742f8d2bcf6a31ebfc121fd9d5fbc" args="(Addr EA)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setEA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>EA</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00196"></a>00196 { <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;SimpleCPU::setEA() not implemented\n&quot;</span>); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="addc8b4b6511725bf8ff48bd09ef22892"></a><!-- doxytag: member="CheckerCPU::setFloatRegOperand" ref="addc8b4b6511725bf8ff48bd09ef22892" args="(const StaticInst *si, int idx, FloatReg val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setFloatRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCheckerCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00248"></a>00248     {
<a name="l00249"></a>00249         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00250"></a>00250         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ab6fd8e55b81c173f448ec0c42bc28b99">setFloatReg</a>(reg_idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00251"></a>00251         setResult&lt;double&gt;(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00252"></a>00252     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a80a516966713c873cf964af7538dbd37"></a><!-- doxytag: member="CheckerCPU::setFloatRegOperandBits" ref="a80a516966713c873cf964af7538dbd37" args="(const StaticInst *si, int idx, FloatRegBits val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setFloatRegOperandBits </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCheckerCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00256"></a>00256     {
<a name="l00257"></a>00257         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4">TheISA::FP_Reg_Base</a>;
<a name="l00258"></a>00258         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a618651078f08ecd328dfe3312f0f2ea7">setFloatRegBits</a>(reg_idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00259"></a>00259         setResult&lt;uint64_t&gt;(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00260"></a>00260     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a925d02a64d6c947d4ba3bb96bef728ff"></a><!-- doxytag: member="CheckerCPU::setIcachePort" ref="a925d02a64d6c947d4ba3bb96bef728ff" args="(MasterPort *icache_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setIcachePort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classMasterPort.html">MasterPort</a> *&nbsp;</td>
          <td class="paramname"> <em>icache_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00121"></a>00121 {
<a name="l00122"></a>00122     <a class="code" href="classCheckerCPU.html#ad3e6f54baa0db8d477f7d4fe986dbc3c">icachePort</a> = icache_port;
<a name="l00123"></a>00123 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a654e99f2be7cd298378462ce9651bb44"></a><!-- doxytag: member="CheckerCPU::setIntRegOperand" ref="a654e99f2be7cd298378462ce9651bb44" args="(const StaticInst *si, int idx, uint64_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setIntRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00242"></a>00242     {
<a name="l00243"></a>00243         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#abc264e8ee37c6bd7d7b5759b97c34356">setIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx), <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00244"></a>00244         setResult&lt;uint64_t&gt;(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00245"></a>00245     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1877dde4f3eb17a8b7d33ea40176c148"></a><!-- doxytag: member="CheckerCPU::setMiscReg" ref="a1877dde4f3eb17a8b7d33ea40176c148" args="(int misc_reg, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00305"></a>00305     {
<a name="l00306"></a>00306         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classChecker.html">Checker</a>, <span class="stringliteral">&quot;Setting misc reg %d with effect to check later\n&quot;</span>, misc_reg);
<a name="l00307"></a>00307         <a class="code" href="classCheckerCPU.html#a7abed4832bdda0e4a4770ac6946d9e24">miscRegIdxs</a>.push(misc_reg);
<a name="l00308"></a>00308         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a9b618db833e56fbb32246fe25716846f">setMiscReg</a>(misc_reg, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00309"></a>00309     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a763517aaea2f3decbc1ef9d064216b6f"></a><!-- doxytag: member="CheckerCPU::setMiscRegNoEffect" ref="a763517aaea2f3decbc1ef9d064216b6f" args="(int misc_reg, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00298"></a>00298     {
<a name="l00299"></a>00299         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classChecker.html">Checker</a>, <span class="stringliteral">&quot;Setting misc reg %d with no effect to check later\n&quot;</span>, misc_reg);
<a name="l00300"></a>00300         <a class="code" href="classCheckerCPU.html#a7abed4832bdda0e4a4770ac6946d9e24">miscRegIdxs</a>.push(misc_reg);
<a name="l00301"></a>00301         <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(misc_reg, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00302"></a>00302     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a6cfad8f780bab7feb893941cb0d46160"></a><!-- doxytag: member="CheckerCPU::setMiscRegOperand" ref="a6cfad8f780bab7feb893941cb0d46160" args="(const StaticInst *si, int idx, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&nbsp;</td>
          <td class="paramname"> <em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classCheckerCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00319"></a>00319     {
<a name="l00320"></a>00320         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae5a1a6d72f40f715253b91e32b3caad2">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803">TheISA::Misc_Reg_Base</a>;
<a name="l00321"></a>00321         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classCheckerCPU.html#a1877dde4f3eb17a8b7d33ea40176c148">setMiscReg</a>(reg_idx, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00322"></a>00322     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a137a8c6cced89c2ff8387900439436b4"></a><!-- doxytag: member="CheckerCPU::setPredicate" ref="a137a8c6cced89c2ff8387900439436b4" args="(bool val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setPredicate </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00271"></a>00271     {
<a name="l00272"></a>00272         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a137a8c6cced89c2ff8387900439436b4">setPredicate</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00273"></a>00273     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af05ac53fdafd8a612ca89f90b0c12910"></a><!-- doxytag: member="CheckerCPU::setRegOtherThread" ref="af05ac53fdafd8a612ca89f90b0c12910" args="(int misc_reg, const TheISA::MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setRegOtherThread </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const TheISA::MiscReg &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00332"></a>00332     {
<a name="l00333"></a>00333         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MIPS MT not defined for CheckerCPU.\n&quot;</span>);
<a name="l00334"></a>00334     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="accfdfc918ee73975e86b08cf8a528479"></a><!-- doxytag: member="CheckerCPU::setResult" ref="accfdfc918ee73975e86b08cf8a528479" args="(T t)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setResult </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>t</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00235"></a>00235     {
<a name="l00236"></a>00236         <a class="code" href="namespaceStats.html#ad874d2cfd4b4a29ebd480bb2e67f20ae">Result</a> instRes;
<a name="l00237"></a>00237         instRes.set(<a class="code" href="namespaceArmISA.html#af5dfd7e551f8c5b461816e813dab252f">t</a>);
<a name="l00238"></a>00238         <a class="code" href="classCheckerCPU.html#a54109cef8003daf3b366cc9890001d80">result</a>.push(instRes);
<a name="l00239"></a>00239     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="abbe779fa43c72cd485ddb736ab17ff61"></a><!-- doxytag: member="CheckerCPU::setStCondFailures" ref="abbe779fa43c72cd485ddb736ab17ff61" args="(unsigned sc_failures)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setStCondFailures </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>sc_failures</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00366"></a>00366     {}
</pre></div></p>

</div>
</div>
<a class="anchor" id="a87165dd3c0f61d17b5decfdd925b3fcd"></a><!-- doxytag: member="CheckerCPU::setSystem" ref="a87165dd3c0f61d17b5decfdd925b3fcd" args="(System *system)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setSystem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSystem.html">System</a> *&nbsp;</td>
          <td class="paramname"> <em>system</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00098"></a>00098 {
<a name="l00099"></a>00099     <span class="keyword">const</span> <a class="code" href="classCheckerCPU.html#a56bf98a1e02b979e88cbf64420995961">Params</a> *<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>(dynamic_cast&lt;const Params *&gt;(_params));
<a name="l00100"></a>00100 
<a name="l00101"></a>00101     <a class="code" href="classCheckerCPU.html#a200e57ff6183b27a87839eda56674e28">systemPtr</a> = system;
<a name="l00102"></a>00102 
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {
<a name="l00104"></a>00104         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a> = <span class="keyword">new</span> <a class="code" href="classSimpleThread.html">SimpleThread</a>(<span class="keyword">this</span>, 0, <a class="code" href="classCheckerCPU.html#a200e57ff6183b27a87839eda56674e28">systemPtr</a>, <a class="code" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a>, <a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>,
<a name="l00105"></a>00105                                   <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;isa[0], <span class="keyword">false</span>);
<a name="l00106"></a>00106     } <span class="keywordflow">else</span> {
<a name="l00107"></a>00107         <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a> = <span class="keyword">new</span> <a class="code" href="classSimpleThread.html">SimpleThread</a>(<span class="keyword">this</span>, 0, <a class="code" href="classCheckerCPU.html#a200e57ff6183b27a87839eda56674e28">systemPtr</a>,
<a name="l00108"></a>00108                                   <a class="code" href="classCheckerCPU.html#a9b2cb3a230c37a5bb09eca1375e1a5bf">workload</a>.size() ? <a class="code" href="classCheckerCPU.html#a9b2cb3a230c37a5bb09eca1375e1a5bf">workload</a>[0] : <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>,
<a name="l00109"></a>00109                                   <a class="code" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a>, <a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>, <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;isa[0]);
<a name="l00110"></a>00110     }
<a name="l00111"></a>00111 
<a name="l00112"></a>00112     <a class="code" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a> = <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a81894d15db5190d5364449a4915b76f5">getTC</a>();
<a name="l00113"></a>00113     threadContexts.push_back(<a class="code" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>);
<a name="l00114"></a>00114     <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="structThreadState.html#af94097bd19d2f3145ab6aececf25815c">kernelStats</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00115"></a>00115     <span class="comment">// Thread should never be null after this</span>
<a name="l00116"></a>00116     assert(<a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a> != <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00117"></a>00117 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a461205960be9d52e9beda48a77e9c600"></a><!-- doxytag: member="CheckerCPU::simPalCheck" ref="a461205960be9d52e9beda48a77e9c600" args="(int palFunc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool simPalCheck </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>palFunc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00370"></a>00370 { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a461205960be9d52e9beda48a77e9c600">simPalCheck</a>(palFunc); }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3ef5bd684f938b4a925d4a9e7e1d4f94"></a><!-- doxytag: member="CheckerCPU::syscall" ref="a3ef5bd684f938b4a925d4a9e7e1d4f94" args="(uint64_t callnum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void syscall </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>callnum</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00374"></a>00374 { }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad33756f3e96ee445dca8d69b1dd8709c"></a><!-- doxytag: member="CheckerCPU::tcBase" ref="ad33756f3e96ee445dca8d69b1dd8709c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classThreadContext.html">ThreadContext</a>* tcBase </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00387"></a>00387 { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aed48fbbf4ee8e6fbb3ea13b1bbc23e2d"></a><!-- doxytag: member="CheckerCPU::threadBase" ref="aed48fbbf4ee8e6fbb3ea13b1bbc23e2d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSimpleThread.html">SimpleThread</a>* threadBase </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00388"></a>00388 { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="abdcc0de01ff3d8d22a40e0b966acb463"></a><!-- doxytag: member="CheckerCPU::totalInsts" ref="abdcc0de01ff3d8d22a40e0b966acb463" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> totalInsts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00178"></a>00178     {
<a name="l00179"></a>00179         <span class="keywordflow">return</span> 0;
<a name="l00180"></a>00180     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="adfb528b512cf037ade8dc8e22bf8a7bd"></a><!-- doxytag: member="CheckerCPU::totalOps" ref="adfb528b512cf037ade8dc8e22bf8a7bd" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> totalOps </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00183"></a>00183     {
<a name="l00184"></a>00184         <span class="keywordflow">return</span> 0;
<a name="l00185"></a>00185     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af100c4e9feabf3cd918619c88c718387"></a><!-- doxytag: member="CheckerCPU::unserialize" ref="af100c4e9feabf3cd918619c88c718387" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae674290a26ecbd622c5160e38e8a4fe9"></a><!-- doxytag: member="CheckerCPU::wakeup" ref="ae674290a26ecbd622c5160e38e8a4fe9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void wakeup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBaseCPU.html#a75101f8aee74078c8c3c1d1f3617f7cc">BaseCPU</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00371"></a>00371 { }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad46c5edeb1ee9b60445f3e26364e2c5e"></a><!-- doxytag: member="CheckerCPU::writeMem" ref="ad46c5edeb1ee9b60445f3e26364e2c5e" args="(uint8_t *data, unsigned size, Addr addr, unsigned flags, uint64_t *res)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> writeMem </td>
          <td>(</td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>res</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00232"></a>00232 {
<a name="l00233"></a>00233     <a class="code" href="classRefCountingPtr.html">Fault</a> fault = <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00234"></a>00234     <span class="keywordtype">bool</span> checked_flags = <span class="keyword">false</span>;
<a name="l00235"></a>00235     <span class="keywordtype">bool</span> flags_match = <span class="keyword">true</span>;
<a name="l00236"></a>00236     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pAddr = 0x0;
<a name="l00237"></a>00237 
<a name="l00238"></a>00238     <span class="keywordtype">int</span> fullSize = size;
<a name="l00239"></a>00239 
<a name="l00240"></a>00240     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> secondAddr = <a class="code" href="intmath_8hh.html#a343c19b0ae885d5f3c7960987096e9d5">roundDown</a>(<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> + size - 1, cacheLineSize());
<a name="l00241"></a>00241 
<a name="l00242"></a>00242     <span class="keywordflow">if</span> (secondAddr &gt; <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>)
<a name="l00243"></a>00243         size = secondAddr - <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>;
<a name="l00244"></a>00244 
<a name="l00245"></a>00245     <span class="comment">// Need to account for a multiple access like Atomic and Timing CPUs</span>
<a name="l00246"></a>00246     <span class="keywordflow">while</span> (1) {
<a name="l00247"></a>00247         <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>();
<a name="l00248"></a>00248         <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a63cbf386080363fe7c7b364bb2fe3b3e">setVirt</a>(0, addr, size, <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>, <a class="code" href="classCheckerCPU.html#a96ec6a422ac492d05f8b3edc5b58532b">masterId</a>, <a class="code" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a827fb3454585cf4c620f4fd341966317">pcState</a>().instAddr());
<a name="l00249"></a>00249 
<a name="l00250"></a>00250         <span class="comment">// translate to physical address</span>
<a name="l00251"></a>00251         fault = <a class="code" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78" title="choose inline that I chose dtb,itb is Data and Instructino TLB.">dtb</a>-&gt;translateFunctional(<a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>, <a class="code" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a>, <a class="code" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911aa56670174817e3fed92bfd8182d7c0d1">BaseTLB::Write</a>);
<a name="l00252"></a>00252 
<a name="l00253"></a>00253         <span class="keywordflow">if</span> (!checked_flags &amp;&amp; fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a> &amp;&amp; <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>) {
<a name="l00254"></a>00254            flags_match = <a class="code" href="classCheckerCPU.html#ab6e89553924f128af246935e240b11a4">checkFlags</a>(<a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>, <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(),
<a name="l00255"></a>00255                                     <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>(), <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>());
<a name="l00256"></a>00256            pAddr = <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>();
<a name="l00257"></a>00257            checked_flags = <span class="keyword">true</span>;
<a name="l00258"></a>00258         }
<a name="l00259"></a>00259 
<a name="l00260"></a>00260         <span class="comment">/*</span>
<a name="l00261"></a>00261 <span class="comment">         * We don&apos;t actually check memory for the store because there</span>
<a name="l00262"></a>00262 <span class="comment">         * is no guarantee it has left the lsq yet, and therefore we</span>
<a name="l00263"></a>00263 <span class="comment">         * can&apos;t verify the memory on stores without lsq snooping</span>
<a name="l00264"></a>00264 <span class="comment">         * enabled.  This is left as future work for the Checker: LSQ snooping</span>
<a name="l00265"></a>00265 <span class="comment">         * and memory validation after stores have committed.</span>
<a name="l00266"></a>00266 <span class="comment">         */</span>
<a name="l00267"></a>00267         <span class="keywordtype">bool</span> was_prefetch = <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a1eef1bb814a1f77346aba1648fb6d1c9">isPrefetch</a>();
<a name="l00268"></a>00268 
<a name="l00269"></a>00269         <span class="keyword">delete</span> <a class="code" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l00270"></a>00270 
<a name="l00271"></a>00271         <span class="comment">//If we don&apos;t need to access a second cache line, stop now.</span>
<a name="l00272"></a>00272         <span class="keywordflow">if</span> (fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a> || secondAddr &lt;= addr)
<a name="l00273"></a>00273         {
<a name="l00274"></a>00274             <span class="keywordflow">if</span> (fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a> &amp;&amp; was_prefetch) {
<a name="l00275"></a>00275               fault = <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00276"></a>00276             }
<a name="l00277"></a>00277             <span class="keywordflow">break</span>;
<a name="l00278"></a>00278         }
<a name="l00279"></a>00279 
<a name="l00280"></a>00280         <span class="comment">//Update size and access address</span>
<a name="l00281"></a>00281         size = addr + fullSize - secondAddr;
<a name="l00282"></a>00282         <span class="comment">//And access the right address.</span>
<a name="l00283"></a>00283         addr = secondAddr;
<a name="l00284"></a>00284    }
<a name="l00285"></a>00285 
<a name="l00286"></a>00286    <span class="keywordflow">if</span> (!flags_match) {
<a name="l00287"></a>00287        <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%lli: Flags do not match CPU:%#x %#x Checker:%#x %#x %#x\n&quot;</span>,
<a name="l00288"></a>00288             <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>(), <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>(),
<a name="l00289"></a>00289             <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>(), addr, pAddr, <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>);
<a name="l00290"></a>00290        <a class="code" href="classCheckerCPU.html#a70b275e63748ddd6da7d2171c540ccff">handleError</a>();
<a name="l00291"></a>00291    }
<a name="l00292"></a>00292 
<a name="l00293"></a>00293    <span class="comment">// Assume the result was the same as the one passed in.  This checker</span>
<a name="l00294"></a>00294    <span class="comment">// doesn&apos;t check if the SC should succeed or fail, it just checks the</span>
<a name="l00295"></a>00295    <span class="comment">// value.</span>
<a name="l00296"></a>00296    <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a> &amp;&amp; res &amp;&amp; <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>-&gt;<a class="code" href="classRequest.html#a6ef1621224aaaeb6f49afe60522f48ab">extraDataValid</a>())
<a name="l00297"></a>00297        *res = <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>-&gt;<a class="code" href="classRequest.html#af848a06a731668855b203d679077623d">getExtraData</a>();
<a name="l00298"></a>00298 
<a name="l00299"></a>00299    <span class="comment">// Entire purpose here is to make sure we are getting the</span>
<a name="l00300"></a>00300    <span class="comment">// same data to send to the mem system as the CPU did.</span>
<a name="l00301"></a>00301    <span class="comment">// Cannot check this is actually what went to memory because</span>
<a name="l00302"></a>00302    <span class="comment">// there stores can be in ld/st queue or coherent operations</span>
<a name="l00303"></a>00303    <span class="comment">// overwriting values.</span>
<a name="l00304"></a>00304    <span class="keywordtype">bool</span> extraData;
<a name="l00305"></a>00305    <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>) {
<a name="l00306"></a>00306        extraData = <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>-&gt;<a class="code" href="classRequest.html#a6ef1621224aaaeb6f49afe60522f48ab">extraDataValid</a>() ?
<a name="l00307"></a>00307                         <a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a>-&gt;<a class="code" href="classRequest.html#af848a06a731668855b203d679077623d">getExtraData</a>() : 1;
<a name="l00308"></a>00308    }
<a name="l00309"></a>00309 
<a name="l00310"></a>00310    <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a> &amp;&amp; <a class="code" href="classCheckerCPU.html#a6840f1942d66e27328010652fcc83cc4">unverifiedMemData</a> &amp;&amp;
<a name="l00311"></a>00311        memcmp(data, <a class="code" href="classCheckerCPU.html#a6840f1942d66e27328010652fcc83cc4">unverifiedMemData</a>, fullSize) &amp;&amp; extraData) {
<a name="l00312"></a>00312            <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%lli: Store value does not match value sent to memory!\</span>
<a name="l00313"></a>00313 <span class="stringliteral">                  data: %#x inst_data: %#x&quot;</span>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>(), data,
<a name="l00314"></a>00314                   <a class="code" href="classCheckerCPU.html#a6840f1942d66e27328010652fcc83cc4">unverifiedMemData</a>);
<a name="l00315"></a>00315        <a class="code" href="classCheckerCPU.html#a70b275e63748ddd6da7d2171c540ccff">handleError</a>();
<a name="l00316"></a>00316    }
<a name="l00317"></a>00317 
<a name="l00318"></a>00318    <span class="keywordflow">return</span> fault;
<a name="l00319"></a>00319 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="ab07cf1e394193718234cec904fc62402"></a><!-- doxytag: member="CheckerCPU::changedPC" ref="ab07cf1e394193718234cec904fc62402" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classCheckerCPU.html#ab07cf1e394193718234cec904fc62402">changedPC</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a52d6d2514fb5ccecad4788d57738f544"></a><!-- doxytag: member="CheckerCPU::curMacroStaticInst" ref="a52d6d2514fb5ccecad4788d57738f544" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="el" href="classCheckerCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abd80e0d70258dae9a743c9930a385163"></a><!-- doxytag: member="CheckerCPU::curStaticInst" ref="abd80e0d70258dae9a743c9930a385163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="el" href="classCheckerCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bbddd281625b8b4d716708925673445"></a><!-- doxytag: member="CheckerCPU::dcachePort" ref="a2bbddd281625b8b4d716708925673445" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMasterPort.html">MasterPort</a>* <a class="el" href="classCheckerCPU.html#a2bbddd281625b8b4d716708925673445">dcachePort</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2fd039621f87592c4b344d4f8948e78"></a><!-- doxytag: member="CheckerCPU::dtb" ref="ad2fd039621f87592c4b344d4f8948e78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::TLB* <a class="el" href="classCheckerCPU.html#ad2fd039621f87592c4b344d4f8948e78">dtb</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>choose inline that I chose dtb,itb is Data and Instructino TLB. </p>

<p><a class="el" href="classBaseCPU.html#a6be3ef152e982fb57e224c4a32a431b7">BaseCPU</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a69729b3e0649fedb790e5fa822712b63"></a><!-- doxytag: member="CheckerCPU::exitOnError" ref="a69729b3e0649fedb790e5fa822712b63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classCheckerCPU.html#a69729b3e0649fedb790e5fa822712b63">exitOnError</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3e6f54baa0db8d477f7d4fe986dbc3c"></a><!-- doxytag: member="CheckerCPU::icachePort" ref="ad3e6f54baa0db8d477f7d4fe986dbc3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMasterPort.html">MasterPort</a>* <a class="el" href="classCheckerCPU.html#ad3e6f54baa0db8d477f7d4fe986dbc3c">icachePort</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abcb37ddc11515555d8484702697bc4bb"></a><!-- doxytag: member="CheckerCPU::itb" ref="abcb37ddc11515555d8484702697bc4bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::TLB* <a class="el" href="classCheckerCPU.html#abcb37ddc11515555d8484702697bc4bb">itb</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBaseCPU.html#a05093b507c1f741f2150103b12ac7056">BaseCPU</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a96ec6a422ac492d05f8b3edc5b58532b"></a><!-- doxytag: member="CheckerCPU::masterId" ref="a96ec6a422ac492d05f8b3edc5b58532b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a> <a class="el" href="classCheckerCPU.html#a96ec6a422ac492d05f8b3edc5b58532b">masterId</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>id attached to all issued requests </p>

</div>
</div>
<a class="anchor" id="a5520eb2f7c2cf4b0e109d6ffd6d2d053"></a><!-- doxytag: member="CheckerCPU::memReq" ref="a5520eb2f7c2cf4b0e109d6ffd6d2d053" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRequest.html">RequestPtr</a> <a class="el" href="classCheckerCPU.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7abed4832bdda0e4a4770ac6946d9e24"></a><!-- doxytag: member="CheckerCPU::miscRegIdxs" ref="a7abed4832bdda0e4a4770ac6946d9e24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::queue&lt;int&gt; <a class="el" href="classCheckerCPU.html#a7abed4832bdda0e4a4770ac6946d9e24">miscRegIdxs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0881ee85f2e8edfb21d616268ddbc181"></a><!-- doxytag: member="CheckerCPU::newPCState" ref="a0881ee85f2e8edfb21d616268ddbc181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState <a class="el" href="classCheckerCPU.html#a0881ee85f2e8edfb21d616268ddbc181">newPCState</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1431f3f73435dd9b1c68e7e3a303ada0"></a><!-- doxytag: member="CheckerCPU::numInst" ref="a1431f3f73435dd9b1c68e7e3a303ada0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classCheckerCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c78b70028e5df92b15a6fd9c56e5acf"></a><!-- doxytag: member="CheckerCPU::numLoad" ref="a9c78b70028e5df92b15a6fd9c56e5acf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classCheckerCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">numLoad</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a54109cef8003daf3b366cc9890001d80"></a><!-- doxytag: member="CheckerCPU::result" ref="a54109cef8003daf3b366cc9890001d80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::queue&lt;<a class="el" href="unionCheckerCPU_1_1Result.html">Result</a>&gt; <a class="el" href="classCheckerCPU.html#a54109cef8003daf3b366cc9890001d80">result</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="add074e8bdc5b62781b8ef02d666dc6b1"></a><!-- doxytag: member="CheckerCPU::startNumInst" ref="add074e8bdc5b62781b8ef02d666dc6b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classCheckerCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">startNumInst</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abc2dac603f413be8cd5f63b5c0b2d48d"></a><!-- doxytag: member="CheckerCPU::startNumLoad" ref="abc2dac603f413be8cd5f63b5c0b2d48d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classCheckerCPU.html#abc2dac603f413be8cd5f63b5c0b2d48d">startNumLoad</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a200e57ff6183b27a87839eda56674e28"></a><!-- doxytag: member="CheckerCPU::systemPtr" ref="a200e57ff6183b27a87839eda56674e28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSystem.html">System</a>* <a class="el" href="classCheckerCPU.html#a200e57ff6183b27a87839eda56674e28">systemPtr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4455a4759e69e5ebe68ae7298cbcc37d"></a><!-- doxytag: member="CheckerCPU::tc" ref="a4455a4759e69e5ebe68ae7298cbcc37d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classThreadContext.html">ThreadContext</a>* <a class="el" href="classCheckerCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af9572fa907cd21b54cb14bd626010d39"></a><!-- doxytag: member="CheckerCPU::thread" ref="af9572fa907cd21b54cb14bd626010d39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSimpleThread.html">SimpleThread</a>* <a class="el" href="classCheckerCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6840f1942d66e27328010652fcc83cc4"></a><!-- doxytag: member="CheckerCPU::unverifiedMemData" ref="a6840f1942d66e27328010652fcc83cc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t* <a class="el" href="classCheckerCPU.html#a6840f1942d66e27328010652fcc83cc4">unverifiedMemData</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a398733bcf03e60981cf4b3cc79f339cb"></a><!-- doxytag: member="CheckerCPU::unverifiedReq" ref="a398733bcf03e60981cf4b3cc79f339cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRequest.html">Request</a>* <a class="el" href="classCheckerCPU.html#a398733bcf03e60981cf4b3cc79f339cb">unverifiedReq</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae44d4afdef854be5de937985e00e162c"></a><!-- doxytag: member="CheckerCPU::unverifiedResult" ref="ae44d4afdef854be5de937985e00e162c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionCheckerCPU_1_1Result.html">Result</a> <a class="el" href="classCheckerCPU.html#ae44d4afdef854be5de937985e00e162c">unverifiedResult</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c4b1a378d5b47717f50008b307ed1fb"></a><!-- doxytag: member="CheckerCPU::updateOnError" ref="a5c4b1a378d5b47717f50008b307ed1fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classCheckerCPU.html#a5c4b1a378d5b47717f50008b307ed1fb">updateOnError</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af590e28bcadd292986518887f8ba3498"></a><!-- doxytag: member="CheckerCPU::warnOnlyOnLoadError" ref="af590e28bcadd292986518887f8ba3498" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classCheckerCPU.html#af590e28bcadd292986518887f8ba3498">warnOnlyOnLoadError</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f3f7f9c8e8331d34afcddc9d9cf1db7"></a><!-- doxytag: member="CheckerCPU::willChangePC" ref="a4f3f7f9c8e8331d34afcddc9d9cf1db7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classCheckerCPU.html#a4f3f7f9c8e8331d34afcddc9d9cf1db7">willChangePC</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b2cb3a230c37a5bb09eca1375e1a5bf"></a><!-- doxytag: member="CheckerCPU::workload" ref="a9b2cb3a230c37a5bb09eca1375e1a5bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classProcess.html">Process</a>*&gt; <a class="el" href="classCheckerCPU.html#a9b2cb3a230c37a5bb09eca1375e1a5bf">workload</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBaseCPU.html#a73d872f4e6fdf59531004dac33e2cd93">BaseCPU</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a258f3535e74a3e37e7c1afe9611266d2"></a><!-- doxytag: member="CheckerCPU::youngestSN" ref="a258f3535e74a3e37e7c1afe9611266d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="el" href="classCheckerCPU.html#a258f3535e74a3e37e7c1afe9611266d2">youngestSN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>cpu/checker/<a class="el" href="checker_2cpu_8hh_source.html">cpu.hh</a></li>
<li>cpu/checker/<a class="el" href="checker_2cpu_8cc.html">cpu.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
