Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Mon Jan 11 14:23:29 2016
| Host         : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc
-----------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
           Max violations: <unlimited>
         Violations found: 31

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#5 Warning
Input Buffer Connections  
Input buffer u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#6 Warning
Input Buffer Connections  
Input buffer u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#7 Warning
Input Buffer Connections  
Input buffer u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

BUFC-1#8 Warning
Input Buffer Connections  
Input buffer u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out on the u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

XDCB-3#1 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: iserdes_clkdiv_10
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks iserdes_clk_10] -group [get_clocks -include_generated_clocks iserdes_clkdiv_10]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 256)
Related violations: <none>

XDCB-3#2 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: iserdes_clkdiv_11
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks iserdes_clk_11] -group [get_clocks -include_generated_clocks iserdes_clkdiv_11]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 258)
Related violations: <none>

XDCB-3#3 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: iserdes_clkdiv_12
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks iserdes_clk_12] -group [get_clocks -include_generated_clocks iserdes_clkdiv_12]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 263)
Related violations: <none>

XDCB-3#4 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: iserdes_clkdiv_13
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks iserdes_clk_13] -group [get_clocks -include_generated_clocks iserdes_clkdiv_13]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 265)
Related violations: <none>

XDCB-3#5 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: iserdes_clkdiv_14
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks iserdes_clk_14] -group [get_clocks -include_generated_clocks iserdes_clkdiv_14]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 267)
Related violations: <none>

XDCB-3#6 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: iserdes_clkdiv_15
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks iserdes_clk_15] -group [get_clocks -include_generated_clocks iserdes_clkdiv_15]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 269)
Related violations: <none>

XDCB-3#7 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: iserdes_clkdiv_8
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks iserdes_clk_8] -group [get_clocks -include_generated_clocks iserdes_clkdiv_8]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 252)
Related violations: <none>

XDCB-3#8 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: iserdes_clkdiv_9
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks iserdes_clk_9] -group [get_clocks -include_generated_clocks iserdes_clkdiv_9]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 254)
Related violations: <none>

XDCB-3#9 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: oserdes_clkdiv_11
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks oserdes_clk_11] -group [get_clocks -include_generated_clocks oserdes_clkdiv_11]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 253)
Related violations: <none>

XDCB-3#10 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: oserdes_clkdiv_12
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks oserdes_clk_12] -group [get_clocks -include_generated_clocks oserdes_clkdiv_12]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 255)
Related violations: <none>

XDCB-3#11 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: oserdes_clkdiv_13
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks oserdes_clk_13] -group [get_clocks -include_generated_clocks oserdes_clkdiv_13]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 257)
Related violations: <none>

XDCB-3#12 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: oserdes_clkdiv_14
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks oserdes_clk_14] -group [get_clocks -include_generated_clocks oserdes_clkdiv_14]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 259)
Related violations: <none>

XDCB-3#13 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: oserdes_clkdiv_15
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks oserdes_clk_15] -group [get_clocks -include_generated_clocks oserdes_clkdiv_15]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 260)
Related violations: <none>

XDCB-3#14 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: oserdes_clkdiv_16
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks oserdes_clk_16] -group [get_clocks -include_generated_clocks oserdes_clkdiv_16]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 261)
Related violations: <none>

XDCB-3#15 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: oserdes_clkdiv_17
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks oserdes_clk_17] -group [get_clocks -include_generated_clocks oserdes_clkdiv_17]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 262)
Related violations: <none>

XDCB-3#16 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: oserdes_clkdiv_18
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks oserdes_clk_18] -group [get_clocks -include_generated_clocks oserdes_clkdiv_18]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 264)
Related violations: <none>

XDCB-3#17 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: oserdes_clkdiv_19
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks oserdes_clk_19] -group [get_clocks -include_generated_clocks oserdes_clkdiv_19]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 266)
Related violations: <none>

XDCB-3#18 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: oserdes_clkdiv_20
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks oserdes_clk_20] -group [get_clocks -include_generated_clocks oserdes_clkdiv_20]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 268)
Related violations: <none>

XDCB-3#19 Warning
Same clock mentioned in multiple groups in the same set_clock_groups command  
The same clock(s) mentioned in more than one group within the same set_clock_groups constraint: oserdes_clkdiv_21
This is not a valid scenario and should be corrected.
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks oserdes_clk_21] -group [get_clocks -include_generated_clocks oserdes_clkdiv_21]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 270)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'mdio' relative to clock clkout1 for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of [get_pins example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1]] 5.000 [get_ports mdio]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 140)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'mdc' relative to clock clkout1 for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of [get_pins example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1]] 1.000 [get_ports mdc]
D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc (Line: 157)
Related violations: <none>


