==39426== Cachegrind, a cache and branch-prediction profiler
==39426== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39426== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39426== Command: ./sift .
==39426== 
--39426-- warning: L3 cache found, using its data for the LL simulation.
--39426-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39426-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39426== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39426== (see section Limitations in user manual)
==39426== NOTE: further instances of this message will not be shown
==39426== 
==39426== I   refs:      3,167,698,658
==39426== I1  misses:        2,567,332
==39426== LLi misses:            2,680
==39426== I1  miss rate:          0.08%
==39426== LLi miss rate:          0.00%
==39426== 
==39426== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39426== D1  misses:      159,268,081  (140,753,791 rd   +  18,514,290 wr)
==39426== LLd misses:        3,703,997  (  1,931,960 rd   +   1,772,037 wr)
==39426== D1  miss rate:          16.3% (       20.8%     +         6.2%  )
==39426== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39426== 
==39426== LL refs:         161,835,413  (143,321,123 rd   +  18,514,290 wr)
==39426== LL misses:         3,706,677  (  1,934,640 rd   +   1,772,037 wr)
==39426== LL miss rate:            0.1% (        0.1%     +         0.6%  )
