
Airost_Week2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000441c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08004528  08004528  00005528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004598  08004598  00006064  2**0
                  CONTENTS
  4 .ARM          00000000  08004598  08004598  00006064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004598  08004598  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004598  08004598  00005598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800459c  0800459c  0000559c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080045a0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  20000064  08004604  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08004604  000062ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd9a  00000000  00000000  0000608d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001be8  00000000  00000000  00011e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  00013a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000099d  00000000  00000000  00014650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017995  00000000  00000000  00014fed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ddbe  00000000  00000000  0002c982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a572  00000000  00000000  0003a740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c4cb2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003850  00000000  00000000  000c4cf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000c8548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08004510 	.word	0x08004510

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08004510 	.word	0x08004510

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b590      	push	{r4, r7, lr}
 800014e:	b08f      	sub	sp, #60	@ 0x3c
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f001 f8a9 	bl	80012a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 fb51 	bl	80007fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 fce1 	bl	8000b20 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800015e:	f000 fcb5 	bl	8000acc <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000162:	f000 fb91 	bl	8000888 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000166:	f000 fc2f 	bl	80009c8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 800016a:	2201      	movs	r2, #1
 800016c:	49ab      	ldr	r1, [pc, #684]	@ (800041c <main+0x2d0>)
 800016e:	48ac      	ldr	r0, [pc, #688]	@ (8000420 <main+0x2d4>)
 8000170:	f002 ff8e 	bl	8003090 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // motor
 8000174:	2100      	movs	r1, #0
 8000176:	48ab      	ldr	r0, [pc, #684]	@ (8000424 <main+0x2d8>)
 8000178:	f002 f924 	bl	80023c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); // motor
 800017c:	2100      	movs	r1, #0
 800017e:	48aa      	ldr	r0, [pc, #680]	@ (8000428 <main+0x2dc>)
 8000180:	f002 f920 	bl	80023c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // servo
 8000184:	210c      	movs	r1, #12
 8000186:	48a8      	ldr	r0, [pc, #672]	@ (8000428 <main+0x2dc>)
 8000188:	f002 f91c 	bl	80023c4 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 24);
 800018c:	4ba6      	ldr	r3, [pc, #664]	@ (8000428 <main+0x2dc>)
 800018e:	681b      	ldr	r3, [r3, #0]
 8000190:	2218      	movs	r2, #24
 8000192:	641a      	str	r2, [r3, #64]	@ 0x40
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	uint8_t buttonNow = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 8000194:	2104      	movs	r1, #4
 8000196:	48a5      	ldr	r0, [pc, #660]	@ (800042c <main+0x2e0>)
 8000198:	f001 fc2c 	bl	80019f4 <HAL_GPIO_ReadPin>
 800019c:	4603      	mov	r3, r0
 800019e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	if (buttonPrev == 1 && buttonNow == 0)
 80001a2:	4ba3      	ldr	r3, [pc, #652]	@ (8000430 <main+0x2e4>)
 80001a4:	781b      	ldrb	r3, [r3, #0]
 80001a6:	2b01      	cmp	r3, #1
 80001a8:	d11f      	bne.n	80001ea <main+0x9e>
 80001aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80001ae:	2b00      	cmp	r3, #0
 80001b0:	d11b      	bne.n	80001ea <main+0x9e>
	{
	    if (HAL_GetTick() - buttonDebounce > 10)
 80001b2:	f001 f8d1 	bl	8001358 <HAL_GetTick>
 80001b6:	4602      	mov	r2, r0
 80001b8:	4b9e      	ldr	r3, [pc, #632]	@ (8000434 <main+0x2e8>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	1ad3      	subs	r3, r2, r3
 80001be:	2b0a      	cmp	r3, #10
 80001c0:	d913      	bls.n	80001ea <main+0x9e>
	    {
	        mode++;
 80001c2:	4b9d      	ldr	r3, [pc, #628]	@ (8000438 <main+0x2ec>)
 80001c4:	781b      	ldrb	r3, [r3, #0]
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	3301      	adds	r3, #1
 80001ca:	b2da      	uxtb	r2, r3
 80001cc:	4b9a      	ldr	r3, [pc, #616]	@ (8000438 <main+0x2ec>)
 80001ce:	701a      	strb	r2, [r3, #0]
	        if (mode > 4)
 80001d0:	4b99      	ldr	r3, [pc, #612]	@ (8000438 <main+0x2ec>)
 80001d2:	781b      	ldrb	r3, [r3, #0]
 80001d4:	b2db      	uxtb	r3, r3
 80001d6:	2b04      	cmp	r3, #4
 80001d8:	d902      	bls.n	80001e0 <main+0x94>
	        	mode = 1;
 80001da:	4b97      	ldr	r3, [pc, #604]	@ (8000438 <main+0x2ec>)
 80001dc:	2201      	movs	r2, #1
 80001de:	701a      	strb	r2, [r3, #0]
	        buttonDebounce = HAL_GetTick();
 80001e0:	f001 f8ba 	bl	8001358 <HAL_GetTick>
 80001e4:	4603      	mov	r3, r0
 80001e6:	4a93      	ldr	r2, [pc, #588]	@ (8000434 <main+0x2e8>)
 80001e8:	6013      	str	r3, [r2, #0]
	    }
	}

	buttonPrev = buttonNow;
 80001ea:	4a91      	ldr	r2, [pc, #580]	@ (8000430 <main+0x2e4>)
 80001ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80001f0:	7013      	strb	r3, [r2, #0]

	irValue =  (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) << 3)|(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) << 2)|
 80001f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001f6:	4891      	ldr	r0, [pc, #580]	@ (800043c <main+0x2f0>)
 80001f8:	f001 fbfc 	bl	80019f4 <HAL_GPIO_ReadPin>
 80001fc:	4603      	mov	r3, r0
 80001fe:	00db      	lsls	r3, r3, #3
 8000200:	b25c      	sxtb	r4, r3
 8000202:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000206:	488d      	ldr	r0, [pc, #564]	@ (800043c <main+0x2f0>)
 8000208:	f001 fbf4 	bl	80019f4 <HAL_GPIO_ReadPin>
 800020c:	4603      	mov	r3, r0
 800020e:	009b      	lsls	r3, r3, #2
 8000210:	b25b      	sxtb	r3, r3
 8000212:	4323      	orrs	r3, r4
 8000214:	b25c      	sxtb	r4, r3
			(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) << 1)|HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 8000216:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800021a:	4888      	ldr	r0, [pc, #544]	@ (800043c <main+0x2f0>)
 800021c:	f001 fbea 	bl	80019f4 <HAL_GPIO_ReadPin>
 8000220:	4603      	mov	r3, r0
 8000222:	005b      	lsls	r3, r3, #1
	irValue =  (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) << 3)|(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) << 2)|
 8000224:	b25b      	sxtb	r3, r3
 8000226:	4323      	orrs	r3, r4
 8000228:	b25c      	sxtb	r4, r3
			(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) << 1)|HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 800022a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800022e:	4883      	ldr	r0, [pc, #524]	@ (800043c <main+0x2f0>)
 8000230:	f001 fbe0 	bl	80019f4 <HAL_GPIO_ReadPin>
 8000234:	4603      	mov	r3, r0
 8000236:	b25b      	sxtb	r3, r3
 8000238:	4323      	orrs	r3, r4
 800023a:	b25b      	sxtb	r3, r3
 800023c:	b2da      	uxtb	r2, r3
	irValue =  (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) << 3)|(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) << 2)|
 800023e:	4b80      	ldr	r3, [pc, #512]	@ (8000440 <main+0x2f4>)
 8000240:	701a      	strb	r2, [r3, #0]

	if (mode != prev_mode)
 8000242:	4b7d      	ldr	r3, [pc, #500]	@ (8000438 <main+0x2ec>)
 8000244:	781b      	ldrb	r3, [r3, #0]
 8000246:	b2da      	uxtb	r2, r3
 8000248:	4b7e      	ldr	r3, [pc, #504]	@ (8000444 <main+0x2f8>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	429a      	cmp	r2, r3
 800024e:	d00d      	beq.n	800026c <main+0x120>
	{
		case2_triggered = 0;
 8000250:	4b7d      	ldr	r3, [pc, #500]	@ (8000448 <main+0x2fc>)
 8000252:	2200      	movs	r2, #0
 8000254:	701a      	strb	r2, [r3, #0]
		prev_mode = mode;
 8000256:	4b78      	ldr	r3, [pc, #480]	@ (8000438 <main+0x2ec>)
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	b2da      	uxtb	r2, r3
 800025c:	4b79      	ldr	r3, [pc, #484]	@ (8000444 <main+0x2f8>)
 800025e:	701a      	strb	r2, [r3, #0]
		ModeLED(mode);
 8000260:	4b75      	ldr	r3, [pc, #468]	@ (8000438 <main+0x2ec>)
 8000262:	781b      	ldrb	r3, [r3, #0]
 8000264:	b2db      	uxtb	r3, r3
 8000266:	4618      	mov	r0, r3
 8000268:	f000 fd6a 	bl	8000d40 <ModeLED>
	}

	switch(mode)
 800026c:	4b72      	ldr	r3, [pc, #456]	@ (8000438 <main+0x2ec>)
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	b2db      	uxtb	r3, r3
 8000272:	2b01      	cmp	r3, #1
 8000274:	d007      	beq.n	8000286 <main+0x13a>
 8000276:	2b00      	cmp	r3, #0
 8000278:	f340 82b1 	ble.w	80007de <main+0x692>
 800027c:	3b02      	subs	r3, #2
 800027e:	2b02      	cmp	r3, #2
 8000280:	f200 82ad 	bhi.w	80007de <main+0x692>
 8000284:	e04d      	b.n	8000322 <main+0x1d6>
	{
		case 1:
		  switch(control)
 8000286:	4b71      	ldr	r3, [pc, #452]	@ (800044c <main+0x300>)
 8000288:	781b      	ldrb	r3, [r3, #0]
 800028a:	b2db      	uxtb	r3, r3
 800028c:	3b62      	subs	r3, #98	@ 0x62
 800028e:	2b11      	cmp	r3, #17
 8000290:	d835      	bhi.n	80002fe <main+0x1b2>
 8000292:	a201      	add	r2, pc, #4	@ (adr r2, 8000298 <main+0x14c>)
 8000294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000298:	080002e7 	.word	0x080002e7
 800029c:	080002ff 	.word	0x080002ff
 80002a0:	080002ff 	.word	0x080002ff
 80002a4:	080002ff 	.word	0x080002ff
 80002a8:	080002e1 	.word	0x080002e1
 80002ac:	080002ff 	.word	0x080002ff
 80002b0:	080002ff 	.word	0x080002ff
 80002b4:	080002ff 	.word	0x080002ff
 80002b8:	080002ff 	.word	0x080002ff
 80002bc:	080002ff 	.word	0x080002ff
 80002c0:	080002ed 	.word	0x080002ed
 80002c4:	080002ff 	.word	0x080002ff
 80002c8:	080002ff 	.word	0x080002ff
 80002cc:	080002ff 	.word	0x080002ff
 80002d0:	080002ff 	.word	0x080002ff
 80002d4:	080002ff 	.word	0x080002ff
 80002d8:	080002f3 	.word	0x080002f3
 80002dc:	080002f9 	.word	0x080002f9
		  {
			  case 'f': Forward(); break;
 80002e0:	f000 fd58 	bl	8000d94 <Forward>
 80002e4:	e00e      	b.n	8000304 <main+0x1b8>
			  case 'b': Backward(); break;
 80002e6:	f000 fd7f 	bl	8000de8 <Backward>
 80002ea:	e00b      	b.n	8000304 <main+0x1b8>
			  case 'l': Left(); break;
 80002ec:	f000 fda6 	bl	8000e3c <Left>
 80002f0:	e008      	b.n	8000304 <main+0x1b8>
			  case 'r': Right(); break;
 80002f2:	f000 fdcd 	bl	8000e90 <Right>
 80002f6:	e005      	b.n	8000304 <main+0x1b8>
			  case 's': Stop(); break;
 80002f8:	f000 fdf4 	bl	8000ee4 <Stop>
 80002fc:	e002      	b.n	8000304 <main+0x1b8>
			  default: Stop(); break;
 80002fe:	f000 fdf1 	bl	8000ee4 <Stop>
 8000302:	bf00      	nop
		  }
		  switch(servo)
 8000304:	4b52      	ldr	r3, [pc, #328]	@ (8000450 <main+0x304>)
 8000306:	781b      	ldrb	r3, [r3, #0]
 8000308:	b2db      	uxtb	r3, r3
 800030a:	2b47      	cmp	r3, #71	@ 0x47
 800030c:	d002      	beq.n	8000314 <main+0x1c8>
 800030e:	2b52      	cmp	r3, #82	@ 0x52
 8000310:	d003      	beq.n	800031a <main+0x1ce>
		  {
			  case 'G': Grip(); break;
			  case 'R': Release(); break;
		  }
		  break;
 8000312:	e267      	b.n	80007e4 <main+0x698>
			  case 'G': Grip(); break;
 8000314:	f000 fe04 	bl	8000f20 <Grip>
 8000318:	e002      	b.n	8000320 <main+0x1d4>
			  case 'R': Release(); break;
 800031a:	f000 fe0d 	bl	8000f38 <Release>
 800031e:	bf00      	nop
		  break;
 8000320:	e260      	b.n	80007e4 <main+0x698>
		case 2:
		case 3:
		case 4:
			if(!case2_triggered && (irValue == 0x0))
 8000322:	4b49      	ldr	r3, [pc, #292]	@ (8000448 <main+0x2fc>)
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	2b00      	cmp	r3, #0
 8000328:	d116      	bne.n	8000358 <main+0x20c>
 800032a:	4b45      	ldr	r3, [pc, #276]	@ (8000440 <main+0x2f4>)
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	2b00      	cmp	r3, #0
 8000330:	d112      	bne.n	8000358 <main+0x20c>
			{
				Forward();
 8000332:	f000 fd2f 	bl	8000d94 <Forward>
				case2_triggered = 1;
 8000336:	4b44      	ldr	r3, [pc, #272]	@ (8000448 <main+0x2fc>)
 8000338:	2201      	movs	r2, #1
 800033a:	701a      	strb	r2, [r3, #0]
				case2_startTick = HAL_GetTick();
 800033c:	f001 f80c 	bl	8001358 <HAL_GetTick>
 8000340:	4603      	mov	r3, r0
 8000342:	4a44      	ldr	r2, [pc, #272]	@ (8000454 <main+0x308>)
 8000344:	6013      	str	r3, [r2, #0]
				junctionStartTime = 0;
 8000346:	4b44      	ldr	r3, [pc, #272]	@ (8000458 <main+0x30c>)
 8000348:	2200      	movs	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
				junction2StartTime = 0;
 800034c:	4b43      	ldr	r3, [pc, #268]	@ (800045c <main+0x310>)
 800034e:	2200      	movs	r2, #0
 8000350:	601a      	str	r2, [r3, #0]
				RotateStartTime =0;
 8000352:	4b43      	ldr	r3, [pc, #268]	@ (8000460 <main+0x314>)
 8000354:	2200      	movs	r2, #0
 8000356:	601a      	str	r2, [r3, #0]
			}

			if(case2_triggered && !j2StopTrigger)
 8000358:	4b3b      	ldr	r3, [pc, #236]	@ (8000448 <main+0x2fc>)
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	2b00      	cmp	r3, #0
 800035e:	f000 81c3 	beq.w	80006e8 <main+0x59c>
 8000362:	4b40      	ldr	r3, [pc, #256]	@ (8000464 <main+0x318>)
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	2b00      	cmp	r3, #0
 8000368:	f040 81be 	bne.w	80006e8 <main+0x59c>
			{
				if(HAL_GetTick() - case2_startTick >= 1000)
 800036c:	f000 fff4 	bl	8001358 <HAL_GetTick>
 8000370:	4602      	mov	r2, r0
 8000372:	4b38      	ldr	r3, [pc, #224]	@ (8000454 <main+0x308>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	1ad3      	subs	r3, r2, r3
 8000378:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800037c:	f0c0 822d 	bcc.w	80007da <main+0x68e>
				{
					if ((mode == 3 && junctionCounter >= 2 && junction2Counter <= 1) ||
 8000380:	4b2d      	ldr	r3, [pc, #180]	@ (8000438 <main+0x2ec>)
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	b2db      	uxtb	r3, r3
 8000386:	2b03      	cmp	r3, #3
 8000388:	d107      	bne.n	800039a <main+0x24e>
 800038a:	4b37      	ldr	r3, [pc, #220]	@ (8000468 <main+0x31c>)
 800038c:	881b      	ldrh	r3, [r3, #0]
 800038e:	2b01      	cmp	r3, #1
 8000390:	d903      	bls.n	800039a <main+0x24e>
 8000392:	4b36      	ldr	r3, [pc, #216]	@ (800046c <main+0x320>)
 8000394:	881b      	ldrh	r3, [r3, #0]
 8000396:	2b01      	cmp	r3, #1
 8000398:	d90c      	bls.n	80003b4 <main+0x268>
							(mode == 4 && junctionCounter >= 2 && junction2Counter <= 2))
 800039a:	4b27      	ldr	r3, [pc, #156]	@ (8000438 <main+0x2ec>)
 800039c:	781b      	ldrb	r3, [r3, #0]
 800039e:	b2db      	uxtb	r3, r3
					if ((mode == 3 && junctionCounter >= 2 && junction2Counter <= 1) ||
 80003a0:	2b04      	cmp	r3, #4
 80003a2:	d169      	bne.n	8000478 <main+0x32c>
							(mode == 4 && junctionCounter >= 2 && junction2Counter <= 2))
 80003a4:	4b30      	ldr	r3, [pc, #192]	@ (8000468 <main+0x31c>)
 80003a6:	881b      	ldrh	r3, [r3, #0]
 80003a8:	2b01      	cmp	r3, #1
 80003aa:	d965      	bls.n	8000478 <main+0x32c>
 80003ac:	4b2f      	ldr	r3, [pc, #188]	@ (800046c <main+0x320>)
 80003ae:	881b      	ldrh	r3, [r3, #0]
 80003b0:	2b02      	cmp	r3, #2
 80003b2:	d861      	bhi.n	8000478 <main+0x32c>
					{
						switch(irValue)
 80003b4:	4b22      	ldr	r3, [pc, #136]	@ (8000440 <main+0x2f4>)
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	2b0f      	cmp	r3, #15
 80003ba:	bf8c      	ite	hi
 80003bc:	2201      	movhi	r2, #1
 80003be:	2200      	movls	r2, #0
 80003c0:	b2d2      	uxtb	r2, r2
 80003c2:	2a00      	cmp	r2, #0
 80003c4:	d154      	bne.n	8000470 <main+0x324>
 80003c6:	2201      	movs	r2, #1
 80003c8:	fa02 f303 	lsl.w	r3, r2, r3
 80003cc:	f248 028f 	movw	r2, #32911	@ 0x808f
 80003d0:	401a      	ands	r2, r3
 80003d2:	2a00      	cmp	r2, #0
 80003d4:	bf14      	ite	ne
 80003d6:	2201      	movne	r2, #1
 80003d8:	2200      	moveq	r2, #0
 80003da:	b2d2      	uxtb	r2, r2
 80003dc:	2a00      	cmp	r2, #0
 80003de:	d119      	bne.n	8000414 <main+0x2c8>
 80003e0:	f241 1210 	movw	r2, #4368	@ 0x1110
 80003e4:	401a      	ands	r2, r3
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	bf14      	ite	ne
 80003ea:	2201      	movne	r2, #1
 80003ec:	2200      	moveq	r2, #0
 80003ee:	b2d2      	uxtb	r2, r2
 80003f0:	2a00      	cmp	r2, #0
 80003f2:	d10c      	bne.n	800040e <main+0x2c2>
 80003f4:	f244 0240 	movw	r2, #16448	@ 0x4040
 80003f8:	401a      	ands	r2, r3
 80003fa:	2a00      	cmp	r2, #0
 80003fc:	bf14      	ite	ne
 80003fe:	2301      	movne	r3, #1
 8000400:	2300      	moveq	r3, #0
 8000402:	b2db      	uxtb	r3, r3
 8000404:	2b00      	cmp	r3, #0
 8000406:	d033      	beq.n	8000470 <main+0x324>
						{
							case 0b0110:case 0b1110:
								Forward();
 8000408:	f000 fcc4 	bl	8000d94 <Forward>
								break;
 800040c:	e033      	b.n	8000476 <main+0x32a>
							case 0b0100:case 0b1000:case 0b1100:
								Left();
 800040e:	f000 fd15 	bl	8000e3c <Left>
								break;
 8000412:	e030      	b.n	8000476 <main+0x32a>
							case 0b0010:case 0b0001:case 0b0011:case 0b0111:case 0b0000:case 0b1111:
								Right();
 8000414:	f000 fd3c 	bl	8000e90 <Right>
								break;
 8000418:	e02d      	b.n	8000476 <main+0x32a>
 800041a:	bf00      	nop
 800041c:	20000158 	.word	0x20000158
 8000420:	20000110 	.word	0x20000110
 8000424:	20000080 	.word	0x20000080
 8000428:	200000c8 	.word	0x200000c8
 800042c:	40010800 	.word	0x40010800
 8000430:	20000000 	.word	0x20000000
 8000434:	2000015c 	.word	0x2000015c
 8000438:	20000001 	.word	0x20000001
 800043c:	40010c00 	.word	0x40010c00
 8000440:	20000160 	.word	0x20000160
 8000444:	20000002 	.word	0x20000002
 8000448:	20000161 	.word	0x20000161
 800044c:	20000003 	.word	0x20000003
 8000450:	20000004 	.word	0x20000004
 8000454:	20000164 	.word	0x20000164
 8000458:	20000174 	.word	0x20000174
 800045c:	20000184 	.word	0x20000184
 8000460:	20000190 	.word	0x20000190
 8000464:	20000189 	.word	0x20000189
 8000468:	20000170 	.word	0x20000170
 800046c:	20000180 	.word	0x20000180
							default:
								Stop();
 8000470:	f000 fd38 	bl	8000ee4 <Stop>
								break;
 8000474:	bf00      	nop
						switch(irValue)
 8000476:	e034      	b.n	80004e2 <main+0x396>
						}
					}
					else
					{
						switch(irValue)
 8000478:	4b89      	ldr	r3, [pc, #548]	@ (80006a0 <main+0x554>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	2b0f      	cmp	r3, #15
 800047e:	bf8c      	ite	hi
 8000480:	2201      	movhi	r2, #1
 8000482:	2200      	movls	r2, #0
 8000484:	b2d2      	uxtb	r2, r2
 8000486:	2a00      	cmp	r2, #0
 8000488:	d128      	bne.n	80004dc <main+0x390>
 800048a:	2201      	movs	r2, #1
 800048c:	fa02 f303 	lsl.w	r3, r2, r3
 8000490:	f248 028f 	movw	r2, #32911	@ 0x808f
 8000494:	401a      	ands	r2, r3
 8000496:	2a00      	cmp	r2, #0
 8000498:	bf14      	ite	ne
 800049a:	2201      	movne	r2, #1
 800049c:	2200      	moveq	r2, #0
 800049e:	b2d2      	uxtb	r2, r2
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	d118      	bne.n	80004d6 <main+0x38a>
 80004a4:	f245 1210 	movw	r2, #20752	@ 0x5110
 80004a8:	401a      	ands	r2, r3
 80004aa:	2a00      	cmp	r2, #0
 80004ac:	bf14      	ite	ne
 80004ae:	2201      	movne	r2, #1
 80004b0:	2200      	moveq	r2, #0
 80004b2:	b2d2      	uxtb	r2, r2
 80004b4:	2a00      	cmp	r2, #0
 80004b6:	d10b      	bne.n	80004d0 <main+0x384>
 80004b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80004bc:	2b00      	cmp	r3, #0
 80004be:	bf14      	ite	ne
 80004c0:	2301      	movne	r3, #1
 80004c2:	2300      	moveq	r3, #0
 80004c4:	b2db      	uxtb	r3, r3
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d008      	beq.n	80004dc <main+0x390>
						{
							case 0b0110:
								Forward();
 80004ca:	f000 fc63 	bl	8000d94 <Forward>
								break;
 80004ce:	e008      	b.n	80004e2 <main+0x396>
							case 0b0100:case 0b1110:case 0b1000:case 0b1100:
								Left();
 80004d0:	f000 fcb4 	bl	8000e3c <Left>
								break;
 80004d4:	e005      	b.n	80004e2 <main+0x396>
							case 0b0010:case 0b0001:case 0b0011:case 0b0111:case 0b0000:case 0b1111:
								Right();
 80004d6:	f000 fcdb 	bl	8000e90 <Right>
								break;
 80004da:	e002      	b.n	80004e2 <main+0x396>
							default:
								Stop();
 80004dc:	f000 fd02 	bl	8000ee4 <Stop>
								break;
 80004e0:	bf00      	nop
						}
					}

			        if(HAL_GetTick() - case2_startTick >= 4000)
 80004e2:	f000 ff39 	bl	8001358 <HAL_GetTick>
 80004e6:	4602      	mov	r2, r0
 80004e8:	4b6e      	ldr	r3, [pc, #440]	@ (80006a4 <main+0x558>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	1ad3      	subs	r3, r2, r3
 80004ee:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80004f2:	d355      	bcc.n	80005a0 <main+0x454>
			        {
						if (irValue == 0b0111)
 80004f4:	4b6a      	ldr	r3, [pc, #424]	@ (80006a0 <main+0x554>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	2b07      	cmp	r3, #7
 80004fa:	d12d      	bne.n	8000558 <main+0x40c>
						{
		                    if(junctionStartTime == 0)
 80004fc:	4b6a      	ldr	r3, [pc, #424]	@ (80006a8 <main+0x55c>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	2b00      	cmp	r3, #0
 8000502:	d105      	bne.n	8000510 <main+0x3c4>
		                        junctionStartTime = HAL_GetTick();
 8000504:	f000 ff28 	bl	8001358 <HAL_GetTick>
 8000508:	4603      	mov	r3, r0
 800050a:	4a67      	ldr	r2, [pc, #412]	@ (80006a8 <main+0x55c>)
 800050c:	6013      	str	r3, [r2, #0]
 800050e:	e029      	b.n	8000564 <main+0x418>
		                    else if(HAL_GetTick() - junctionStartTime >= 120)
 8000510:	f000 ff22 	bl	8001358 <HAL_GetTick>
 8000514:	4602      	mov	r2, r0
 8000516:	4b64      	ldr	r3, [pc, #400]	@ (80006a8 <main+0x55c>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	1ad3      	subs	r3, r2, r3
 800051c:	2b77      	cmp	r3, #119	@ 0x77
 800051e:	d921      	bls.n	8000564 <main+0x418>
		                    {
		                        if(!junctionDetected && (HAL_GetTick() - cooldown1 >= 2000))
 8000520:	4b62      	ldr	r3, [pc, #392]	@ (80006ac <main+0x560>)
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	2b00      	cmp	r3, #0
 8000526:	d11d      	bne.n	8000564 <main+0x418>
 8000528:	f000 ff16 	bl	8001358 <HAL_GetTick>
 800052c:	4602      	mov	r2, r0
 800052e:	4b60      	ldr	r3, [pc, #384]	@ (80006b0 <main+0x564>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	1ad3      	subs	r3, r2, r3
 8000534:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000538:	d314      	bcc.n	8000564 <main+0x418>
		                        {
		                            junctionCounter++;
 800053a:	4b5e      	ldr	r3, [pc, #376]	@ (80006b4 <main+0x568>)
 800053c:	881b      	ldrh	r3, [r3, #0]
 800053e:	3301      	adds	r3, #1
 8000540:	b29a      	uxth	r2, r3
 8000542:	4b5c      	ldr	r3, [pc, #368]	@ (80006b4 <main+0x568>)
 8000544:	801a      	strh	r2, [r3, #0]
		                            junctionDetected = 1;
 8000546:	4b59      	ldr	r3, [pc, #356]	@ (80006ac <main+0x560>)
 8000548:	2201      	movs	r2, #1
 800054a:	701a      	strb	r2, [r3, #0]
		                            cooldown1 = HAL_GetTick();
 800054c:	f000 ff04 	bl	8001358 <HAL_GetTick>
 8000550:	4603      	mov	r3, r0
 8000552:	4a57      	ldr	r2, [pc, #348]	@ (80006b0 <main+0x564>)
 8000554:	6013      	str	r3, [r2, #0]
 8000556:	e005      	b.n	8000564 <main+0x418>
		                    }
						}

		                else
		                {
		                    junctionStartTime = 0;
 8000558:	4b53      	ldr	r3, [pc, #332]	@ (80006a8 <main+0x55c>)
 800055a:	2200      	movs	r2, #0
 800055c:	601a      	str	r2, [r3, #0]
		                    junctionDetected = 0;
 800055e:	4b53      	ldr	r3, [pc, #332]	@ (80006ac <main+0x560>)
 8000560:	2200      	movs	r2, #0
 8000562:	701a      	strb	r2, [r3, #0]
		                }

						if (junctionCounter != lastSent)
 8000564:	4b54      	ldr	r3, [pc, #336]	@ (80006b8 <main+0x56c>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	461a      	mov	r2, r3
 800056a:	4b52      	ldr	r3, [pc, #328]	@ (80006b4 <main+0x568>)
 800056c:	881b      	ldrh	r3, [r3, #0]
 800056e:	429a      	cmp	r2, r3
 8000570:	d016      	beq.n	80005a0 <main+0x454>
						{
							char msg[20];
							int len = sprintf(msg, "J:%d\n", junctionCounter);
 8000572:	4b50      	ldr	r3, [pc, #320]	@ (80006b4 <main+0x568>)
 8000574:	881b      	ldrh	r3, [r3, #0]
 8000576:	461a      	mov	r2, r3
 8000578:	f107 0318 	add.w	r3, r7, #24
 800057c:	494f      	ldr	r1, [pc, #316]	@ (80006bc <main+0x570>)
 800057e:	4618      	mov	r0, r3
 8000580:	f003 fb16 	bl	8003bb0 <siprintf>
 8000584:	6338      	str	r0, [r7, #48]	@ 0x30
							HAL_UART_Transmit(&huart1, (uint16_t*)msg, len, 10);
 8000586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000588:	b29a      	uxth	r2, r3
 800058a:	f107 0118 	add.w	r1, r7, #24
 800058e:	230a      	movs	r3, #10
 8000590:	484b      	ldr	r0, [pc, #300]	@ (80006c0 <main+0x574>)
 8000592:	f002 fcf2 	bl	8002f7a <HAL_UART_Transmit>
							lastSent = junctionCounter;
 8000596:	4b47      	ldr	r3, [pc, #284]	@ (80006b4 <main+0x568>)
 8000598:	881b      	ldrh	r3, [r3, #0]
 800059a:	b2da      	uxtb	r2, r3
 800059c:	4b46      	ldr	r3, [pc, #280]	@ (80006b8 <main+0x56c>)
 800059e:	701a      	strb	r2, [r3, #0]
						}
			        }

			        if(junctionCounter >= 2)
 80005a0:	4b44      	ldr	r3, [pc, #272]	@ (80006b4 <main+0x568>)
 80005a2:	881b      	ldrh	r3, [r3, #0]
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d977      	bls.n	8000698 <main+0x54c>
					{
			            if(j2StartTick == 0)
 80005a8:	4b46      	ldr	r3, [pc, #280]	@ (80006c4 <main+0x578>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d104      	bne.n	80005ba <main+0x46e>
			            	j2StartTick = HAL_GetTick();
 80005b0:	f000 fed2 	bl	8001358 <HAL_GetTick>
 80005b4:	4603      	mov	r3, r0
 80005b6:	4a43      	ldr	r2, [pc, #268]	@ (80006c4 <main+0x578>)
 80005b8:	6013      	str	r3, [r2, #0]

			            if(HAL_GetTick() - j2StartTick >= 750)
 80005ba:	f000 fecd 	bl	8001358 <HAL_GetTick>
 80005be:	4602      	mov	r2, r0
 80005c0:	4b40      	ldr	r3, [pc, #256]	@ (80006c4 <main+0x578>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	1ad3      	subs	r3, r2, r3
 80005c6:	f240 22ed 	movw	r2, #749	@ 0x2ed
 80005ca:	4293      	cmp	r3, r2
 80005cc:	f240 8105 	bls.w	80007da <main+0x68e>
			            {
			            	if(irValue == 0b1110)
 80005d0:	4b33      	ldr	r3, [pc, #204]	@ (80006a0 <main+0x554>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	2b0e      	cmp	r3, #14
 80005d6:	d13b      	bne.n	8000650 <main+0x504>
			            	{
								if(junction2StartTime == 0)
 80005d8:	4b3b      	ldr	r3, [pc, #236]	@ (80006c8 <main+0x57c>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d105      	bne.n	80005ec <main+0x4a0>
									junction2StartTime = HAL_GetTick();
 80005e0:	f000 feba 	bl	8001358 <HAL_GetTick>
 80005e4:	4603      	mov	r3, r0
 80005e6:	4a38      	ldr	r2, [pc, #224]	@ (80006c8 <main+0x57c>)
 80005e8:	6013      	str	r3, [r2, #0]
 80005ea:	e037      	b.n	800065c <main+0x510>
								else if(HAL_GetTick() - junction2StartTime >= 50)
 80005ec:	f000 feb4 	bl	8001358 <HAL_GetTick>
 80005f0:	4602      	mov	r2, r0
 80005f2:	4b35      	ldr	r3, [pc, #212]	@ (80006c8 <main+0x57c>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	1ad3      	subs	r3, r2, r3
 80005f8:	2b31      	cmp	r3, #49	@ 0x31
 80005fa:	d92f      	bls.n	800065c <main+0x510>
								{
									if(!junction2Detected && (HAL_GetTick()-cooldown2 >= 350))
 80005fc:	4b33      	ldr	r3, [pc, #204]	@ (80006cc <main+0x580>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d12b      	bne.n	800065c <main+0x510>
 8000604:	f000 fea8 	bl	8001358 <HAL_GetTick>
 8000608:	4602      	mov	r2, r0
 800060a:	4b31      	ldr	r3, [pc, #196]	@ (80006d0 <main+0x584>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	1ad3      	subs	r3, r2, r3
 8000610:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8000614:	d322      	bcc.n	800065c <main+0x510>
									{
										junction2Counter++;
 8000616:	4b2f      	ldr	r3, [pc, #188]	@ (80006d4 <main+0x588>)
 8000618:	881b      	ldrh	r3, [r3, #0]
 800061a:	3301      	adds	r3, #1
 800061c:	b29a      	uxth	r2, r3
 800061e:	4b2d      	ldr	r3, [pc, #180]	@ (80006d4 <main+0x588>)
 8000620:	801a      	strh	r2, [r3, #0]
										junction2Detected = 1;
 8000622:	4b2a      	ldr	r3, [pc, #168]	@ (80006cc <main+0x580>)
 8000624:	2201      	movs	r2, #1
 8000626:	701a      	strb	r2, [r3, #0]
										cooldown2 = HAL_GetTick();
 8000628:	f000 fe96 	bl	8001358 <HAL_GetTick>
 800062c:	4603      	mov	r3, r0
 800062e:	4a28      	ldr	r2, [pc, #160]	@ (80006d0 <main+0x584>)
 8000630:	6013      	str	r3, [r2, #0]
										if(junction2Counter >= mode-1)
 8000632:	4b28      	ldr	r3, [pc, #160]	@ (80006d4 <main+0x588>)
 8000634:	881b      	ldrh	r3, [r3, #0]
 8000636:	461a      	mov	r2, r3
 8000638:	4b27      	ldr	r3, [pc, #156]	@ (80006d8 <main+0x58c>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	b2db      	uxtb	r3, r3
 800063e:	3b01      	subs	r3, #1
 8000640:	429a      	cmp	r2, r3
 8000642:	db0b      	blt.n	800065c <main+0x510>
										{
											j2StopTrigger = 1;
 8000644:	4b25      	ldr	r3, [pc, #148]	@ (80006dc <main+0x590>)
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
											Stop();
 800064a:	f000 fc4b 	bl	8000ee4 <Stop>
 800064e:	e005      	b.n	800065c <main+0x510>
									}
								}
			            	}
			            	else
			            	{
			            		junction2StartTime = 0;
 8000650:	4b1d      	ldr	r3, [pc, #116]	@ (80006c8 <main+0x57c>)
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
								junction2Detected = 0;
 8000656:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <main+0x580>)
 8000658:	2200      	movs	r2, #0
 800065a:	701a      	strb	r2, [r3, #0]
			            	}
			            	if(junction2Counter != lastSentJ2)
 800065c:	4b20      	ldr	r3, [pc, #128]	@ (80006e0 <main+0x594>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	461a      	mov	r2, r3
 8000662:	4b1c      	ldr	r3, [pc, #112]	@ (80006d4 <main+0x588>)
 8000664:	881b      	ldrh	r3, [r3, #0]
 8000666:	429a      	cmp	r2, r3
 8000668:	f000 80b7 	beq.w	80007da <main+0x68e>
			            	{
								char msg2[20];
								int len2 = sprintf(msg2, "J2:%d\n", junction2Counter);
 800066c:	4b19      	ldr	r3, [pc, #100]	@ (80006d4 <main+0x588>)
 800066e:	881b      	ldrh	r3, [r3, #0]
 8000670:	461a      	mov	r2, r3
 8000672:	1d3b      	adds	r3, r7, #4
 8000674:	491b      	ldr	r1, [pc, #108]	@ (80006e4 <main+0x598>)
 8000676:	4618      	mov	r0, r3
 8000678:	f003 fa9a 	bl	8003bb0 <siprintf>
 800067c:	62f8      	str	r0, [r7, #44]	@ 0x2c
								HAL_UART_Transmit(&huart1, (uint8_t*)msg2, len2, 10);
 800067e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000680:	b29a      	uxth	r2, r3
 8000682:	1d39      	adds	r1, r7, #4
 8000684:	230a      	movs	r3, #10
 8000686:	480e      	ldr	r0, [pc, #56]	@ (80006c0 <main+0x574>)
 8000688:	f002 fc77 	bl	8002f7a <HAL_UART_Transmit>
								lastSentJ2 = junction2Counter;
 800068c:	4b11      	ldr	r3, [pc, #68]	@ (80006d4 <main+0x588>)
 800068e:	881b      	ldrh	r3, [r3, #0]
 8000690:	b2da      	uxtb	r2, r3
 8000692:	4b13      	ldr	r3, [pc, #76]	@ (80006e0 <main+0x594>)
 8000694:	701a      	strb	r2, [r3, #0]
				if(HAL_GetTick() - case2_startTick >= 1000)
 8000696:	e0a0      	b.n	80007da <main+0x68e>
			            	}
			            }
					}
			        else
			        {
			        	j2StartTick = 0;
 8000698:	4b0a      	ldr	r3, [pc, #40]	@ (80006c4 <main+0x578>)
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
				if(HAL_GetTick() - case2_startTick >= 1000)
 800069e:	e09c      	b.n	80007da <main+0x68e>
 80006a0:	20000160 	.word	0x20000160
 80006a4:	20000164 	.word	0x20000164
 80006a8:	20000174 	.word	0x20000174
 80006ac:	20000168 	.word	0x20000168
 80006b0:	2000016c 	.word	0x2000016c
 80006b4:	20000170 	.word	0x20000170
 80006b8:	20000178 	.word	0x20000178
 80006bc:	08004528 	.word	0x08004528
 80006c0:	20000110 	.word	0x20000110
 80006c4:	2000018c 	.word	0x2000018c
 80006c8:	20000184 	.word	0x20000184
 80006cc:	20000179 	.word	0x20000179
 80006d0:	2000017c 	.word	0x2000017c
 80006d4:	20000180 	.word	0x20000180
 80006d8:	20000001 	.word	0x20000001
 80006dc:	20000189 	.word	0x20000189
 80006e0:	20000188 	.word	0x20000188
 80006e4:	08004530 	.word	0x08004530
			        }
				}
			}
			else if (j2StopTrigger==1)
 80006e8:	4b3f      	ldr	r3, [pc, #252]	@ (80007e8 <main+0x69c>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d16d      	bne.n	80007cc <main+0x680>
			{
			    if (RotateStartTime == 0)
 80006f0:	4b3e      	ldr	r3, [pc, #248]	@ (80007ec <main+0x6a0>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d106      	bne.n	8000706 <main+0x5ba>
			    {
			    	Left();
 80006f8:	f000 fba0 	bl	8000e3c <Left>
			    	RotateStartTime = HAL_GetTick();
 80006fc:	f000 fe2c 	bl	8001358 <HAL_GetTick>
 8000700:	4603      	mov	r3, r0
 8000702:	4a3a      	ldr	r2, [pc, #232]	@ (80007ec <main+0x6a0>)
 8000704:	6013      	str	r3, [r2, #0]
			    }

			    if (!rotated && (HAL_GetTick() - RotateStartTime >= 500))
 8000706:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <main+0x6a4>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d116      	bne.n	800073c <main+0x5f0>
 800070e:	f000 fe23 	bl	8001358 <HAL_GetTick>
 8000712:	4602      	mov	r2, r0
 8000714:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <main+0x6a0>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	1ad3      	subs	r3, r2, r3
 800071a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800071e:	d30d      	bcc.n	800073c <main+0x5f0>
			    {
			        if (irValue == 0b0110)
 8000720:	4b34      	ldr	r3, [pc, #208]	@ (80007f4 <main+0x6a8>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2b06      	cmp	r3, #6
 8000726:	d109      	bne.n	800073c <main+0x5f0>
			        {
			        	rotated = 1;
 8000728:	4b31      	ldr	r3, [pc, #196]	@ (80007f0 <main+0x6a4>)
 800072a:	2201      	movs	r2, #1
 800072c:	701a      	strb	r2, [r3, #0]
			        	settleStart = HAL_GetTick();
 800072e:	f000 fe13 	bl	8001358 <HAL_GetTick>
 8000732:	4603      	mov	r3, r0
 8000734:	4a30      	ldr	r2, [pc, #192]	@ (80007f8 <main+0x6ac>)
 8000736:	6013      	str	r3, [r2, #0]
			            Stop();
 8000738:	f000 fbd4 	bl	8000ee4 <Stop>
			        }
			    }

			    if (rotated)
 800073c:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <main+0x6a4>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d04e      	beq.n	80007e2 <main+0x696>
				{
			        if (HAL_GetTick() - settleStart < 100)
 8000744:	f000 fe08 	bl	8001358 <HAL_GetTick>
 8000748:	4602      	mov	r2, r0
 800074a:	4b2b      	ldr	r3, [pc, #172]	@ (80007f8 <main+0x6ac>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	1ad3      	subs	r3, r2, r3
 8000750:	2b63      	cmp	r3, #99	@ 0x63
 8000752:	d802      	bhi.n	800075a <main+0x60e>
			        {
			            Stop();
 8000754:	f000 fbc6 	bl	8000ee4 <Stop>
			}
			else if(j2StopTrigger==2)
			{
				Stop();
			}
			break;
 8000758:	e043      	b.n	80007e2 <main+0x696>
			        	switch(irValue)
 800075a:	4b26      	ldr	r3, [pc, #152]	@ (80007f4 <main+0x6a8>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2b0f      	cmp	r3, #15
 8000760:	d831      	bhi.n	80007c6 <main+0x67a>
 8000762:	a201      	add	r2, pc, #4	@ (adr r2, 8000768 <main+0x61c>)
 8000764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000768:	080007af 	.word	0x080007af
 800076c:	080007b5 	.word	0x080007b5
 8000770:	080007b5 	.word	0x080007b5
 8000774:	080007b5 	.word	0x080007b5
 8000778:	080007af 	.word	0x080007af
 800077c:	080007c7 	.word	0x080007c7
 8000780:	080007a9 	.word	0x080007a9
 8000784:	080007b5 	.word	0x080007b5
 8000788:	080007af 	.word	0x080007af
 800078c:	080007c7 	.word	0x080007c7
 8000790:	080007c7 	.word	0x080007c7
 8000794:	080007c7 	.word	0x080007c7
 8000798:	080007af 	.word	0x080007af
 800079c:	080007c7 	.word	0x080007c7
 80007a0:	080007af 	.word	0x080007af
 80007a4:	080007bb 	.word	0x080007bb
								Forward();
 80007a8:	f000 faf4 	bl	8000d94 <Forward>
								break;
 80007ac:	e016      	b.n	80007dc <main+0x690>
								Left();
 80007ae:	f000 fb45 	bl	8000e3c <Left>
								break;
 80007b2:	e013      	b.n	80007dc <main+0x690>
								Right();
 80007b4:	f000 fb6c 	bl	8000e90 <Right>
								break;
 80007b8:	e010      	b.n	80007dc <main+0x690>
								j2StopTrigger=2;
 80007ba:	4b0b      	ldr	r3, [pc, #44]	@ (80007e8 <main+0x69c>)
 80007bc:	2202      	movs	r2, #2
 80007be:	701a      	strb	r2, [r3, #0]
								Grip();
 80007c0:	f000 fbae 	bl	8000f20 <Grip>
								break;
 80007c4:	e00a      	b.n	80007dc <main+0x690>
								Stop();
 80007c6:	f000 fb8d 	bl	8000ee4 <Stop>
								break;
 80007ca:	e007      	b.n	80007dc <main+0x690>
			else if(j2StopTrigger==2)
 80007cc:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <main+0x69c>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	2b02      	cmp	r3, #2
 80007d2:	d106      	bne.n	80007e2 <main+0x696>
				Stop();
 80007d4:	f000 fb86 	bl	8000ee4 <Stop>
			break;
 80007d8:	e003      	b.n	80007e2 <main+0x696>
				if(HAL_GetTick() - case2_startTick >= 1000)
 80007da:	bf00      	nop
			break;
 80007dc:	e001      	b.n	80007e2 <main+0x696>
		default:
			break;
 80007de:	bf00      	nop
 80007e0:	e4d8      	b.n	8000194 <main+0x48>
			break;
 80007e2:	bf00      	nop
  {
 80007e4:	e4d6      	b.n	8000194 <main+0x48>
 80007e6:	bf00      	nop
 80007e8:	20000189 	.word	0x20000189
 80007ec:	20000190 	.word	0x20000190
 80007f0:	20000194 	.word	0x20000194
 80007f4:	20000160 	.word	0x20000160
 80007f8:	20000198 	.word	0x20000198

080007fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b090      	sub	sp, #64	@ 0x40
 8000800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000802:	f107 0318 	add.w	r3, r7, #24
 8000806:	2228      	movs	r2, #40	@ 0x28
 8000808:	2100      	movs	r1, #0
 800080a:	4618      	mov	r0, r3
 800080c:	f003 f9f0 	bl	8003bf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000810:	1d3b      	adds	r3, r7, #4
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	605a      	str	r2, [r3, #4]
 8000818:	609a      	str	r2, [r3, #8]
 800081a:	60da      	str	r2, [r3, #12]
 800081c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800081e:	2301      	movs	r3, #1
 8000820:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000822:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000826:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800082c:	2301      	movs	r3, #1
 800082e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000830:	2302      	movs	r3, #2
 8000832:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000834:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000838:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800083a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800083e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000840:	f107 0318 	add.w	r3, r7, #24
 8000844:	4618      	mov	r0, r3
 8000846:	f001 f905 	bl	8001a54 <HAL_RCC_OscConfig>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000850:	f000 fb7e 	bl	8000f50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000854:	230f      	movs	r3, #15
 8000856:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000858:	2302      	movs	r3, #2
 800085a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800085c:	2300      	movs	r3, #0
 800085e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000860:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000864:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000866:	2300      	movs	r3, #0
 8000868:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	2102      	movs	r1, #2
 800086e:	4618      	mov	r0, r3
 8000870:	f001 fb72 	bl	8001f58 <HAL_RCC_ClockConfig>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800087a:	f000 fb69 	bl	8000f50 <Error_Handler>
  }
}
 800087e:	bf00      	nop
 8000880:	3740      	adds	r7, #64	@ 0x40
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
	...

08000888 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b096      	sub	sp, #88	@ 0x58
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800088e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	605a      	str	r2, [r3, #4]
 8000898:	609a      	str	r2, [r3, #8]
 800089a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800089c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]
 80008b6:	615a      	str	r2, [r3, #20]
 80008b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	2220      	movs	r2, #32
 80008be:	2100      	movs	r1, #0
 80008c0:	4618      	mov	r0, r3
 80008c2:	f003 f995 	bl	8003bf0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80008c6:	4b3e      	ldr	r3, [pc, #248]	@ (80009c0 <MX_TIM1_Init+0x138>)
 80008c8:	4a3e      	ldr	r2, [pc, #248]	@ (80009c4 <MX_TIM1_Init+0x13c>)
 80008ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 80008cc:	4b3c      	ldr	r3, [pc, #240]	@ (80009c0 <MX_TIM1_Init+0x138>)
 80008ce:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80008d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d4:	4b3a      	ldr	r3, [pc, #232]	@ (80009c0 <MX_TIM1_Init+0x138>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 199;
 80008da:	4b39      	ldr	r3, [pc, #228]	@ (80009c0 <MX_TIM1_Init+0x138>)
 80008dc:	22c7      	movs	r2, #199	@ 0xc7
 80008de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008e0:	4b37      	ldr	r3, [pc, #220]	@ (80009c0 <MX_TIM1_Init+0x138>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80008e6:	4b36      	ldr	r3, [pc, #216]	@ (80009c0 <MX_TIM1_Init+0x138>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ec:	4b34      	ldr	r3, [pc, #208]	@ (80009c0 <MX_TIM1_Init+0x138>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80008f2:	4833      	ldr	r0, [pc, #204]	@ (80009c0 <MX_TIM1_Init+0x138>)
 80008f4:	f001 fcbe 	bl	8002274 <HAL_TIM_Base_Init>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80008fe:	f000 fb27 	bl	8000f50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000902:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000906:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000908:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800090c:	4619      	mov	r1, r3
 800090e:	482c      	ldr	r0, [pc, #176]	@ (80009c0 <MX_TIM1_Init+0x138>)
 8000910:	f001 febc 	bl	800268c <HAL_TIM_ConfigClockSource>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800091a:	f000 fb19 	bl	8000f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800091e:	4828      	ldr	r0, [pc, #160]	@ (80009c0 <MX_TIM1_Init+0x138>)
 8000920:	f001 fcf7 	bl	8002312 <HAL_TIM_PWM_Init>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800092a:	f000 fb11 	bl	8000f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800092e:	2300      	movs	r3, #0
 8000930:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000932:	2300      	movs	r3, #0
 8000934:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000936:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800093a:	4619      	mov	r1, r3
 800093c:	4820      	ldr	r0, [pc, #128]	@ (80009c0 <MX_TIM1_Init+0x138>)
 800093e:	f002 fa1d 	bl	8002d7c <HAL_TIMEx_MasterConfigSynchronization>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000948:	f000 fb02 	bl	8000f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800094c:	2360      	movs	r3, #96	@ 0x60
 800094e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000950:	2300      	movs	r3, #0
 8000952:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000954:	2300      	movs	r3, #0
 8000956:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000958:	2300      	movs	r3, #0
 800095a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800095c:	2300      	movs	r3, #0
 800095e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000960:	2300      	movs	r3, #0
 8000962:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000964:	2300      	movs	r3, #0
 8000966:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800096c:	2200      	movs	r2, #0
 800096e:	4619      	mov	r1, r3
 8000970:	4813      	ldr	r0, [pc, #76]	@ (80009c0 <MX_TIM1_Init+0x138>)
 8000972:	f001 fdc9 	bl	8002508 <HAL_TIM_PWM_ConfigChannel>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800097c:	f000 fae8 	bl	8000f50 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000980:	2300      	movs	r3, #0
 8000982:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000984:	2300      	movs	r3, #0
 8000986:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000988:	2300      	movs	r3, #0
 800098a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800098c:	2300      	movs	r3, #0
 800098e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000990:	2300      	movs	r3, #0
 8000992:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000994:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000998:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800099a:	2300      	movs	r3, #0
 800099c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	4619      	mov	r1, r3
 80009a2:	4807      	ldr	r0, [pc, #28]	@ (80009c0 <MX_TIM1_Init+0x138>)
 80009a4:	f002 fa48 	bl	8002e38 <HAL_TIMEx_ConfigBreakDeadTime>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80009ae:	f000 facf 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80009b2:	4803      	ldr	r0, [pc, #12]	@ (80009c0 <MX_TIM1_Init+0x138>)
 80009b4:	f000 fb36 	bl	8001024 <HAL_TIM_MspPostInit>

}
 80009b8:	bf00      	nop
 80009ba:	3758      	adds	r7, #88	@ 0x58
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	20000080 	.word	0x20000080
 80009c4:	40012c00 	.word	0x40012c00

080009c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08e      	sub	sp, #56	@ 0x38
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009dc:	f107 0320 	add.w	r3, r7, #32
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009e6:	1d3b      	adds	r3, r7, #4
 80009e8:	2200      	movs	r2, #0
 80009ea:	601a      	str	r2, [r3, #0]
 80009ec:	605a      	str	r2, [r3, #4]
 80009ee:	609a      	str	r2, [r3, #8]
 80009f0:	60da      	str	r2, [r3, #12]
 80009f2:	611a      	str	r2, [r3, #16]
 80009f4:	615a      	str	r2, [r3, #20]
 80009f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80009f8:	4b32      	ldr	r3, [pc, #200]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 80009fa:	4a33      	ldr	r2, [pc, #204]	@ (8000ac8 <MX_TIM4_Init+0x100>)
 80009fc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7199;
 80009fe:	4b31      	ldr	r3, [pc, #196]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000a00:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000a04:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a06:	4b2f      	ldr	r3, [pc, #188]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 199;
 8000a0c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000a0e:	22c7      	movs	r2, #199	@ 0xc7
 8000a10:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a12:	4b2c      	ldr	r3, [pc, #176]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a18:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000a1e:	4829      	ldr	r0, [pc, #164]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000a20:	f001 fc28 	bl	8002274 <HAL_TIM_Base_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000a2a:	f000 fa91 	bl	8000f50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a32:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000a34:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4822      	ldr	r0, [pc, #136]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000a3c:	f001 fe26 	bl	800268c <HAL_TIM_ConfigClockSource>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000a46:	f000 fa83 	bl	8000f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000a4a:	481e      	ldr	r0, [pc, #120]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000a4c:	f001 fc61 	bl	8002312 <HAL_TIM_PWM_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000a56:	f000 fa7b 	bl	8000f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000a62:	f107 0320 	add.w	r3, r7, #32
 8000a66:	4619      	mov	r1, r3
 8000a68:	4816      	ldr	r0, [pc, #88]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000a6a:	f002 f987 	bl	8002d7c <HAL_TIMEx_MasterConfigSynchronization>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000a74:	f000 fa6c 	bl	8000f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a78:	2360      	movs	r3, #96	@ 0x60
 8000a7a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a80:	2300      	movs	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a84:	2300      	movs	r3, #0
 8000a86:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	480d      	ldr	r0, [pc, #52]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000a90:	f001 fd3a 	bl	8002508 <HAL_TIM_PWM_ConfigChannel>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000a9a:	f000 fa59 	bl	8000f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a9e:	1d3b      	adds	r3, r7, #4
 8000aa0:	220c      	movs	r2, #12
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4807      	ldr	r0, [pc, #28]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000aa6:	f001 fd2f 	bl	8002508 <HAL_TIM_PWM_ConfigChannel>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8000ab0:	f000 fa4e 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000ab4:	4803      	ldr	r0, [pc, #12]	@ (8000ac4 <MX_TIM4_Init+0xfc>)
 8000ab6:	f000 fab5 	bl	8001024 <HAL_TIM_MspPostInit>

}
 8000aba:	bf00      	nop
 8000abc:	3738      	adds	r7, #56	@ 0x38
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	200000c8 	.word	0x200000c8
 8000ac8:	40000800 	.word	0x40000800

08000acc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ad0:	4b11      	ldr	r3, [pc, #68]	@ (8000b18 <MX_USART1_UART_Init+0x4c>)
 8000ad2:	4a12      	ldr	r2, [pc, #72]	@ (8000b1c <MX_USART1_UART_Init+0x50>)
 8000ad4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000ad6:	4b10      	ldr	r3, [pc, #64]	@ (8000b18 <MX_USART1_UART_Init+0x4c>)
 8000ad8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000adc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ade:	4b0e      	ldr	r3, [pc, #56]	@ (8000b18 <MX_USART1_UART_Init+0x4c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b18 <MX_USART1_UART_Init+0x4c>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000aea:	4b0b      	ldr	r3, [pc, #44]	@ (8000b18 <MX_USART1_UART_Init+0x4c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000af0:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <MX_USART1_UART_Init+0x4c>)
 8000af2:	220c      	movs	r2, #12
 8000af4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af6:	4b08      	ldr	r3, [pc, #32]	@ (8000b18 <MX_USART1_UART_Init+0x4c>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000afc:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <MX_USART1_UART_Init+0x4c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b02:	4805      	ldr	r0, [pc, #20]	@ (8000b18 <MX_USART1_UART_Init+0x4c>)
 8000b04:	f002 f9e9 	bl	8002eda <HAL_UART_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b0e:	f000 fa1f 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000110 	.word	0x20000110
 8000b1c:	40013800 	.word	0x40013800

08000b20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b088      	sub	sp, #32
 8000b24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b26:	f107 0310 	add.w	r3, r7, #16
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b34:	4b44      	ldr	r3, [pc, #272]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	4a43      	ldr	r2, [pc, #268]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b3a:	f043 0310 	orr.w	r3, r3, #16
 8000b3e:	6193      	str	r3, [r2, #24]
 8000b40:	4b41      	ldr	r3, [pc, #260]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	f003 0310 	and.w	r3, r3, #16
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b4c:	4b3e      	ldr	r3, [pc, #248]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	4a3d      	ldr	r2, [pc, #244]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b52:	f043 0320 	orr.w	r3, r3, #32
 8000b56:	6193      	str	r3, [r2, #24]
 8000b58:	4b3b      	ldr	r3, [pc, #236]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	f003 0320 	and.w	r3, r3, #32
 8000b60:	60bb      	str	r3, [r7, #8]
 8000b62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b64:	4b38      	ldr	r3, [pc, #224]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	4a37      	ldr	r2, [pc, #220]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b6a:	f043 0304 	orr.w	r3, r3, #4
 8000b6e:	6193      	str	r3, [r2, #24]
 8000b70:	4b35      	ldr	r3, [pc, #212]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b72:	699b      	ldr	r3, [r3, #24]
 8000b74:	f003 0304 	and.w	r3, r3, #4
 8000b78:	607b      	str	r3, [r7, #4]
 8000b7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b7c:	4b32      	ldr	r3, [pc, #200]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	4a31      	ldr	r2, [pc, #196]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b82:	f043 0308 	orr.w	r3, r3, #8
 8000b86:	6193      	str	r3, [r2, #24]
 8000b88:	4b2f      	ldr	r3, [pc, #188]	@ (8000c48 <MX_GPIO_Init+0x128>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	f003 0308 	and.w	r3, r3, #8
 8000b90:	603b      	str	r3, [r7, #0]
 8000b92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b9a:	482c      	ldr	r0, [pc, #176]	@ (8000c4c <MX_GPIO_Init+0x12c>)
 8000b9c:	f000 ff41 	bl	8001a22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	f44f 51c7 	mov.w	r1, #6368	@ 0x18e0
 8000ba6:	482a      	ldr	r0, [pc, #168]	@ (8000c50 <MX_GPIO_Init+0x130>)
 8000ba8:	f000 ff3b 	bl	8001a22 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 8000bac:	2200      	movs	r2, #0
 8000bae:	21a0      	movs	r1, #160	@ 0xa0
 8000bb0:	4828      	ldr	r0, [pc, #160]	@ (8000c54 <MX_GPIO_Init+0x134>)
 8000bb2:	f000 ff36 	bl	8001a22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000bb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bc8:	f107 0310 	add.w	r3, r7, #16
 8000bcc:	4619      	mov	r1, r3
 8000bce:	481f      	ldr	r0, [pc, #124]	@ (8000c4c <MX_GPIO_Init+0x12c>)
 8000bd0:	f000 fd8c 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000bd4:	2304      	movs	r3, #4
 8000bd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be0:	f107 0310 	add.w	r3, r7, #16
 8000be4:	4619      	mov	r1, r3
 8000be6:	481a      	ldr	r0, [pc, #104]	@ (8000c50 <MX_GPIO_Init+0x130>)
 8000be8:	f000 fd80 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11
 8000bec:	f44f 53c7 	mov.w	r3, #6368	@ 0x18e0
 8000bf0:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfe:	f107 0310 	add.w	r3, r7, #16
 8000c02:	4619      	mov	r1, r3
 8000c04:	4812      	ldr	r0, [pc, #72]	@ (8000c50 <MX_GPIO_Init+0x130>)
 8000c06:	f000 fd71 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000c0a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000c0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c10:	2300      	movs	r3, #0
 8000c12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	2300      	movs	r3, #0
 8000c16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c18:	f107 0310 	add.w	r3, r7, #16
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	480d      	ldr	r0, [pc, #52]	@ (8000c54 <MX_GPIO_Init+0x134>)
 8000c20:	f000 fd64 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000c24:	23a0      	movs	r3, #160	@ 0xa0
 8000c26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c30:	2302      	movs	r3, #2
 8000c32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c34:	f107 0310 	add.w	r3, r7, #16
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4806      	ldr	r0, [pc, #24]	@ (8000c54 <MX_GPIO_Init+0x134>)
 8000c3c:	f000 fd56 	bl	80016ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c40:	bf00      	nop
 8000c42:	3720      	adds	r7, #32
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	40011000 	.word	0x40011000
 8000c50:	40010800 	.word	0x40010800
 8000c54:	40010c00 	.word	0x40010c00

08000c58 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a2f      	ldr	r2, [pc, #188]	@ (8000d24 <HAL_UART_RxCpltCallback+0xcc>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d158      	bne.n	8000d1c <HAL_UART_RxCpltCallback+0xc4>
    {
        switch(rxByte)
 8000c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8000d28 <HAL_UART_RxCpltCallback+0xd0>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	2b73      	cmp	r3, #115	@ 0x73
 8000c70:	dc39      	bgt.n	8000ce6 <HAL_UART_RxCpltCallback+0x8e>
 8000c72:	2b62      	cmp	r3, #98	@ 0x62
 8000c74:	da08      	bge.n	8000c88 <HAL_UART_RxCpltCallback+0x30>
 8000c76:	2b33      	cmp	r3, #51	@ 0x33
 8000c78:	d027      	beq.n	8000cca <HAL_UART_RxCpltCallback+0x72>
 8000c7a:	2b33      	cmp	r3, #51	@ 0x33
 8000c7c:	dc33      	bgt.n	8000ce6 <HAL_UART_RxCpltCallback+0x8e>
 8000c7e:	2b31      	cmp	r3, #49	@ 0x31
 8000c80:	d01b      	beq.n	8000cba <HAL_UART_RxCpltCallback+0x62>
 8000c82:	2b32      	cmp	r3, #50	@ 0x32
 8000c84:	d01d      	beq.n	8000cc2 <HAL_UART_RxCpltCallback+0x6a>
            case 's':
            	if (mode == 1)
            		control = rxByte;
            	break;
            default:
                break;
 8000c86:	e02e      	b.n	8000ce6 <HAL_UART_RxCpltCallback+0x8e>
        switch(rxByte)
 8000c88:	3b62      	subs	r3, #98	@ 0x62
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	409a      	lsls	r2, r3
 8000c8e:	4b27      	ldr	r3, [pc, #156]	@ (8000d2c <HAL_UART_RxCpltCallback+0xd4>)
 8000c90:	4013      	ands	r3, r2
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	bf14      	ite	ne
 8000c96:	2301      	movne	r3, #1
 8000c98:	2300      	moveq	r3, #0
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d118      	bne.n	8000cd2 <HAL_UART_RxCpltCallback+0x7a>
 8000ca0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	bf14      	ite	ne
 8000ca8:	2301      	movne	r3, #1
 8000caa:	2300      	moveq	r3, #0
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d019      	beq.n	8000ce6 <HAL_UART_RxCpltCallback+0x8e>
                mode = 1;
 8000cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d30 <HAL_UART_RxCpltCallback+0xd8>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	701a      	strb	r2, [r3, #0]
                break;
 8000cb8:	e018      	b.n	8000cec <HAL_UART_RxCpltCallback+0x94>
                mode = 2;
 8000cba:	4b1d      	ldr	r3, [pc, #116]	@ (8000d30 <HAL_UART_RxCpltCallback+0xd8>)
 8000cbc:	2202      	movs	r2, #2
 8000cbe:	701a      	strb	r2, [r3, #0]
                break;
 8000cc0:	e014      	b.n	8000cec <HAL_UART_RxCpltCallback+0x94>
                mode = 3;
 8000cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d30 <HAL_UART_RxCpltCallback+0xd8>)
 8000cc4:	2203      	movs	r2, #3
 8000cc6:	701a      	strb	r2, [r3, #0]
                break;
 8000cc8:	e010      	b.n	8000cec <HAL_UART_RxCpltCallback+0x94>
                mode = 4;
 8000cca:	4b19      	ldr	r3, [pc, #100]	@ (8000d30 <HAL_UART_RxCpltCallback+0xd8>)
 8000ccc:	2204      	movs	r2, #4
 8000cce:	701a      	strb	r2, [r3, #0]
                break;
 8000cd0:	e00c      	b.n	8000cec <HAL_UART_RxCpltCallback+0x94>
            	if (mode == 1)
 8000cd2:	4b17      	ldr	r3, [pc, #92]	@ (8000d30 <HAL_UART_RxCpltCallback+0xd8>)
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d106      	bne.n	8000cea <HAL_UART_RxCpltCallback+0x92>
            		control = rxByte;
 8000cdc:	4b12      	ldr	r3, [pc, #72]	@ (8000d28 <HAL_UART_RxCpltCallback+0xd0>)
 8000cde:	781a      	ldrb	r2, [r3, #0]
 8000ce0:	4b14      	ldr	r3, [pc, #80]	@ (8000d34 <HAL_UART_RxCpltCallback+0xdc>)
 8000ce2:	701a      	strb	r2, [r3, #0]
            	break;
 8000ce4:	e001      	b.n	8000cea <HAL_UART_RxCpltCallback+0x92>
                break;
 8000ce6:	bf00      	nop
 8000ce8:	e000      	b.n	8000cec <HAL_UART_RxCpltCallback+0x94>
            	break;
 8000cea:	bf00      	nop
        }
        switch(rxByte)
 8000cec:	4b0e      	ldr	r3, [pc, #56]	@ (8000d28 <HAL_UART_RxCpltCallback+0xd0>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b47      	cmp	r3, #71	@ 0x47
 8000cf2:	d001      	beq.n	8000cf8 <HAL_UART_RxCpltCallback+0xa0>
 8000cf4:	2b52      	cmp	r3, #82	@ 0x52
 8000cf6:	d109      	bne.n	8000d0c <HAL_UART_RxCpltCallback+0xb4>
        {
            case 'G':
            case 'R':
            	if (mode == 1)
 8000cf8:	4b0d      	ldr	r3, [pc, #52]	@ (8000d30 <HAL_UART_RxCpltCallback+0xd8>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d106      	bne.n	8000d10 <HAL_UART_RxCpltCallback+0xb8>
            		servo = rxByte;
 8000d02:	4b09      	ldr	r3, [pc, #36]	@ (8000d28 <HAL_UART_RxCpltCallback+0xd0>)
 8000d04:	781a      	ldrb	r2, [r3, #0]
 8000d06:	4b0c      	ldr	r3, [pc, #48]	@ (8000d38 <HAL_UART_RxCpltCallback+0xe0>)
 8000d08:	701a      	strb	r2, [r3, #0]
            	break;
 8000d0a:	e001      	b.n	8000d10 <HAL_UART_RxCpltCallback+0xb8>
            default:
                break;
 8000d0c:	bf00      	nop
 8000d0e:	e000      	b.n	8000d12 <HAL_UART_RxCpltCallback+0xba>
            	break;
 8000d10:	bf00      	nop
        }

        HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8000d12:	2201      	movs	r2, #1
 8000d14:	4904      	ldr	r1, [pc, #16]	@ (8000d28 <HAL_UART_RxCpltCallback+0xd0>)
 8000d16:	4809      	ldr	r0, [pc, #36]	@ (8000d3c <HAL_UART_RxCpltCallback+0xe4>)
 8000d18:	f002 f9ba 	bl	8003090 <HAL_UART_Receive_IT>
    }
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	40013800 	.word	0x40013800
 8000d28:	20000158 	.word	0x20000158
 8000d2c:	00030411 	.word	0x00030411
 8000d30:	20000001 	.word	0x20000001
 8000d34:	20000003 	.word	0x20000003
 8000d38:	20000004 	.word	0x20000004
 8000d3c:	20000110 	.word	0x20000110

08000d40 <ModeLED>:

void ModeLED(uint8_t mode)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, (mode & 0x01) ? 1 : 0);
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	f003 0301 	and.w	r3, r3, #1
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	461a      	mov	r2, r3
 8000d54:	2120      	movs	r1, #32
 8000d56:	480e      	ldr	r0, [pc, #56]	@ (8000d90 <ModeLED+0x50>)
 8000d58:	f000 fe63 	bl	8001a22 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, (mode & 0x02) ? 1 : 0);
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	105b      	asrs	r3, r3, #1
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	461a      	mov	r2, r3
 8000d6a:	2140      	movs	r1, #64	@ 0x40
 8000d6c:	4808      	ldr	r0, [pc, #32]	@ (8000d90 <ModeLED+0x50>)
 8000d6e:	f000 fe58 	bl	8001a22 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, (mode & 0x04) ? 1 : 0);
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	109b      	asrs	r3, r3, #2
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	f003 0301 	and.w	r3, r3, #1
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	461a      	mov	r2, r3
 8000d80:	2180      	movs	r1, #128	@ 0x80
 8000d82:	4803      	ldr	r0, [pc, #12]	@ (8000d90 <ModeLED+0x50>)
 8000d84:	f000 fe4d 	bl	8001a22 <HAL_GPIO_WritePin>
}
 8000d88:	bf00      	nop
 8000d8a:	3708      	adds	r7, #8
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40010800 	.word	0x40010800

08000d94 <Forward>:


void Forward(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 59);
 8000d98:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd8 <Forward+0x44>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	223b      	movs	r2, #59	@ 0x3b
 8000d9e:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 59);
 8000da0:	4b0e      	ldr	r3, [pc, #56]	@ (8000ddc <Forward+0x48>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	223b      	movs	r2, #59	@ 0x3b
 8000da6:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8000da8:	2201      	movs	r2, #1
 8000daa:	2120      	movs	r1, #32
 8000dac:	480c      	ldr	r0, [pc, #48]	@ (8000de0 <Forward+0x4c>)
 8000dae:	f000 fe38 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8000db2:	2201      	movs	r2, #1
 8000db4:	2180      	movs	r1, #128	@ 0x80
 8000db6:	480a      	ldr	r0, [pc, #40]	@ (8000de0 <Forward+0x4c>)
 8000db8:	f000 fe33 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000dc2:	4808      	ldr	r0, [pc, #32]	@ (8000de4 <Forward+0x50>)
 8000dc4:	f000 fe2d 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dce:	4805      	ldr	r0, [pc, #20]	@ (8000de4 <Forward+0x50>)
 8000dd0:	f000 fe27 	bl	8001a22 <HAL_GPIO_WritePin>
}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20000080 	.word	0x20000080
 8000ddc:	200000c8 	.word	0x200000c8
 8000de0:	40010c00 	.word	0x40010c00
 8000de4:	40010800 	.word	0x40010800

08000de8 <Backward>:

void Backward(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 59);
 8000dec:	4b0f      	ldr	r3, [pc, #60]	@ (8000e2c <Backward+0x44>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	223b      	movs	r2, #59	@ 0x3b
 8000df2:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 59);
 8000df4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <Backward+0x48>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	223b      	movs	r2, #59	@ 0x3b
 8000dfa:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	2120      	movs	r1, #32
 8000e00:	480c      	ldr	r0, [pc, #48]	@ (8000e34 <Backward+0x4c>)
 8000e02:	f000 fe0e 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2180      	movs	r1, #128	@ 0x80
 8000e0a:	480a      	ldr	r0, [pc, #40]	@ (8000e34 <Backward+0x4c>)
 8000e0c:	f000 fe09 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8000e10:	2201      	movs	r2, #1
 8000e12:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e16:	4808      	ldr	r0, [pc, #32]	@ (8000e38 <Backward+0x50>)
 8000e18:	f000 fe03 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e22:	4805      	ldr	r0, [pc, #20]	@ (8000e38 <Backward+0x50>)
 8000e24:	f000 fdfd 	bl	8001a22 <HAL_GPIO_WritePin>
}
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	20000080 	.word	0x20000080
 8000e30:	200000c8 	.word	0x200000c8
 8000e34:	40010c00 	.word	0x40010c00
 8000e38:	40010800 	.word	0x40010800

08000e3c <Left>:

void Left(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 49);
 8000e40:	4b0f      	ldr	r3, [pc, #60]	@ (8000e80 <Left+0x44>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2231      	movs	r2, #49	@ 0x31
 8000e46:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 49);
 8000e48:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <Left+0x48>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2231      	movs	r2, #49	@ 0x31
 8000e4e:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8000e50:	2200      	movs	r2, #0
 8000e52:	2120      	movs	r1, #32
 8000e54:	480c      	ldr	r0, [pc, #48]	@ (8000e88 <Left+0x4c>)
 8000e56:	f000 fde4 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	2180      	movs	r1, #128	@ 0x80
 8000e5e:	480a      	ldr	r0, [pc, #40]	@ (8000e88 <Left+0x4c>)
 8000e60:	f000 fddf 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8000e64:	2200      	movs	r2, #0
 8000e66:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e6a:	4808      	ldr	r0, [pc, #32]	@ (8000e8c <Left+0x50>)
 8000e6c:	f000 fdd9 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 8000e70:	2201      	movs	r2, #1
 8000e72:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e76:	4805      	ldr	r0, [pc, #20]	@ (8000e8c <Left+0x50>)
 8000e78:	f000 fdd3 	bl	8001a22 <HAL_GPIO_WritePin>
}
 8000e7c:	bf00      	nop
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000080 	.word	0x20000080
 8000e84:	200000c8 	.word	0x200000c8
 8000e88:	40010c00 	.word	0x40010c00
 8000e8c:	40010800 	.word	0x40010800

08000e90 <Right>:

void Right(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 49);
 8000e94:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <Right+0x44>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2231      	movs	r2, #49	@ 0x31
 8000e9a:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 49);
 8000e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed8 <Right+0x48>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2231      	movs	r2, #49	@ 0x31
 8000ea2:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	2120      	movs	r1, #32
 8000ea8:	480c      	ldr	r0, [pc, #48]	@ (8000edc <Right+0x4c>)
 8000eaa:	f000 fdba 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2180      	movs	r1, #128	@ 0x80
 8000eb2:	480a      	ldr	r0, [pc, #40]	@ (8000edc <Right+0x4c>)
 8000eb4:	f000 fdb5 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ebe:	4808      	ldr	r0, [pc, #32]	@ (8000ee0 <Right+0x50>)
 8000ec0:	f000 fdaf 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000eca:	4805      	ldr	r0, [pc, #20]	@ (8000ee0 <Right+0x50>)
 8000ecc:	f000 fda9 	bl	8001a22 <HAL_GPIO_WritePin>
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	20000080 	.word	0x20000080
 8000ed8:	200000c8 	.word	0x200000c8
 8000edc:	40010c00 	.word	0x40010c00
 8000ee0:	40010800 	.word	0x40010800

08000ee4 <Stop>:

void Stop(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2120      	movs	r1, #32
 8000eec:	480a      	ldr	r0, [pc, #40]	@ (8000f18 <Stop+0x34>)
 8000eee:	f000 fd98 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2180      	movs	r1, #128	@ 0x80
 8000ef6:	4808      	ldr	r0, [pc, #32]	@ (8000f18 <Stop+0x34>)
 8000ef8:	f000 fd93 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8000efc:	2200      	movs	r2, #0
 8000efe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f02:	4806      	ldr	r0, [pc, #24]	@ (8000f1c <Stop+0x38>)
 8000f04:	f000 fd8d 	bl	8001a22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f0e:	4803      	ldr	r0, [pc, #12]	@ (8000f1c <Stop+0x38>)
 8000f10:	f000 fd87 	bl	8001a22 <HAL_GPIO_WritePin>
}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40010c00 	.word	0x40010c00
 8000f1c:	40010800 	.word	0x40010800

08000f20 <Grip>:

void Grip(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 18);
 8000f24:	4b03      	ldr	r3, [pc, #12]	@ (8000f34 <Grip+0x14>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2212      	movs	r2, #18
 8000f2a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr
 8000f34:	200000c8 	.word	0x200000c8

08000f38 <Release>:

void Release(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 24);
 8000f3c:	4b03      	ldr	r3, [pc, #12]	@ (8000f4c <Release+0x14>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2218      	movs	r2, #24
 8000f42:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr
 8000f4c:	200000c8 	.word	0x200000c8

08000f50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f54:	b672      	cpsid	i
}
 8000f56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f58:	bf00      	nop
 8000f5a:	e7fd      	b.n	8000f58 <Error_Handler+0x8>

08000f5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b085      	sub	sp, #20
 8000f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f62:	4b15      	ldr	r3, [pc, #84]	@ (8000fb8 <HAL_MspInit+0x5c>)
 8000f64:	699b      	ldr	r3, [r3, #24]
 8000f66:	4a14      	ldr	r2, [pc, #80]	@ (8000fb8 <HAL_MspInit+0x5c>)
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	6193      	str	r3, [r2, #24]
 8000f6e:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <HAL_MspInit+0x5c>)
 8000f70:	699b      	ldr	r3, [r3, #24]
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	60bb      	str	r3, [r7, #8]
 8000f78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb8 <HAL_MspInit+0x5c>)
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb8 <HAL_MspInit+0x5c>)
 8000f80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f84:	61d3      	str	r3, [r2, #28]
 8000f86:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <HAL_MspInit+0x5c>)
 8000f88:	69db      	ldr	r3, [r3, #28]
 8000f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f8e:	607b      	str	r3, [r7, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f92:	4b0a      	ldr	r3, [pc, #40]	@ (8000fbc <HAL_MspInit+0x60>)
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	4a04      	ldr	r2, [pc, #16]	@ (8000fbc <HAL_MspInit+0x60>)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	3714      	adds	r7, #20
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	40010000 	.word	0x40010000

08000fc0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a12      	ldr	r2, [pc, #72]	@ (8001018 <HAL_TIM_Base_MspInit+0x58>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d10c      	bne.n	8000fec <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fd2:	4b12      	ldr	r3, [pc, #72]	@ (800101c <HAL_TIM_Base_MspInit+0x5c>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	4a11      	ldr	r2, [pc, #68]	@ (800101c <HAL_TIM_Base_MspInit+0x5c>)
 8000fd8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fdc:	6193      	str	r3, [r2, #24]
 8000fde:	4b0f      	ldr	r3, [pc, #60]	@ (800101c <HAL_TIM_Base_MspInit+0x5c>)
 8000fe0:	699b      	ldr	r3, [r3, #24]
 8000fe2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000fea:	e010      	b.n	800100e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a0b      	ldr	r2, [pc, #44]	@ (8001020 <HAL_TIM_Base_MspInit+0x60>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d10b      	bne.n	800100e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000ff6:	4b09      	ldr	r3, [pc, #36]	@ (800101c <HAL_TIM_Base_MspInit+0x5c>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	4a08      	ldr	r2, [pc, #32]	@ (800101c <HAL_TIM_Base_MspInit+0x5c>)
 8000ffc:	f043 0304 	orr.w	r3, r3, #4
 8001000:	61d3      	str	r3, [r2, #28]
 8001002:	4b06      	ldr	r3, [pc, #24]	@ (800101c <HAL_TIM_Base_MspInit+0x5c>)
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	f003 0304 	and.w	r3, r3, #4
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	68bb      	ldr	r3, [r7, #8]
}
 800100e:	bf00      	nop
 8001010:	3714      	adds	r7, #20
 8001012:	46bd      	mov	sp, r7
 8001014:	bc80      	pop	{r7}
 8001016:	4770      	bx	lr
 8001018:	40012c00 	.word	0x40012c00
 800101c:	40021000 	.word	0x40021000
 8001020:	40000800 	.word	0x40000800

08001024 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 0310 	add.w	r3, r7, #16
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a1f      	ldr	r2, [pc, #124]	@ (80010bc <HAL_TIM_MspPostInit+0x98>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d119      	bne.n	8001078 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001044:	4b1e      	ldr	r3, [pc, #120]	@ (80010c0 <HAL_TIM_MspPostInit+0x9c>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a1d      	ldr	r2, [pc, #116]	@ (80010c0 <HAL_TIM_MspPostInit+0x9c>)
 800104a:	f043 0304 	orr.w	r3, r3, #4
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b1b      	ldr	r3, [pc, #108]	@ (80010c0 <HAL_TIM_MspPostInit+0x9c>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0304 	and.w	r3, r3, #4
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800105c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001060:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001062:	2302      	movs	r3, #2
 8001064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001066:	2302      	movs	r3, #2
 8001068:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106a:	f107 0310 	add.w	r3, r7, #16
 800106e:	4619      	mov	r1, r3
 8001070:	4814      	ldr	r0, [pc, #80]	@ (80010c4 <HAL_TIM_MspPostInit+0xa0>)
 8001072:	f000 fb3b 	bl	80016ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001076:	e01d      	b.n	80010b4 <HAL_TIM_MspPostInit+0x90>
  else if(htim->Instance==TIM4)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a12      	ldr	r2, [pc, #72]	@ (80010c8 <HAL_TIM_MspPostInit+0xa4>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d118      	bne.n	80010b4 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001082:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <HAL_TIM_MspPostInit+0x9c>)
 8001084:	699b      	ldr	r3, [r3, #24]
 8001086:	4a0e      	ldr	r2, [pc, #56]	@ (80010c0 <HAL_TIM_MspPostInit+0x9c>)
 8001088:	f043 0308 	orr.w	r3, r3, #8
 800108c:	6193      	str	r3, [r2, #24]
 800108e:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <HAL_TIM_MspPostInit+0x9c>)
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800109a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800109e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a0:	2302      	movs	r3, #2
 80010a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a4:	2302      	movs	r3, #2
 80010a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	4619      	mov	r1, r3
 80010ae:	4807      	ldr	r0, [pc, #28]	@ (80010cc <HAL_TIM_MspPostInit+0xa8>)
 80010b0:	f000 fb1c 	bl	80016ec <HAL_GPIO_Init>
}
 80010b4:	bf00      	nop
 80010b6:	3720      	adds	r7, #32
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40012c00 	.word	0x40012c00
 80010c0:	40021000 	.word	0x40021000
 80010c4:	40010800 	.word	0x40010800
 80010c8:	40000800 	.word	0x40000800
 80010cc:	40010c00 	.word	0x40010c00

080010d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 0310 	add.w	r3, r7, #16
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a20      	ldr	r2, [pc, #128]	@ (800116c <HAL_UART_MspInit+0x9c>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d139      	bne.n	8001164 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001170 <HAL_UART_MspInit+0xa0>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a1e      	ldr	r2, [pc, #120]	@ (8001170 <HAL_UART_MspInit+0xa0>)
 80010f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001170 <HAL_UART_MspInit+0xa0>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001108:	4b19      	ldr	r3, [pc, #100]	@ (8001170 <HAL_UART_MspInit+0xa0>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	4a18      	ldr	r2, [pc, #96]	@ (8001170 <HAL_UART_MspInit+0xa0>)
 800110e:	f043 0304 	orr.w	r3, r3, #4
 8001112:	6193      	str	r3, [r2, #24]
 8001114:	4b16      	ldr	r3, [pc, #88]	@ (8001170 <HAL_UART_MspInit+0xa0>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001120:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001124:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001126:	2302      	movs	r3, #2
 8001128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800112a:	2303      	movs	r3, #3
 800112c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112e:	f107 0310 	add.w	r3, r7, #16
 8001132:	4619      	mov	r1, r3
 8001134:	480f      	ldr	r0, [pc, #60]	@ (8001174 <HAL_UART_MspInit+0xa4>)
 8001136:	f000 fad9 	bl	80016ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800113a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800113e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001140:	2300      	movs	r3, #0
 8001142:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001148:	f107 0310 	add.w	r3, r7, #16
 800114c:	4619      	mov	r1, r3
 800114e:	4809      	ldr	r0, [pc, #36]	@ (8001174 <HAL_UART_MspInit+0xa4>)
 8001150:	f000 facc 	bl	80016ec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001154:	2200      	movs	r2, #0
 8001156:	2100      	movs	r1, #0
 8001158:	2025      	movs	r0, #37	@ 0x25
 800115a:	f000 f9de 	bl	800151a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800115e:	2025      	movs	r0, #37	@ 0x25
 8001160:	f000 f9f7 	bl	8001552 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001164:	bf00      	nop
 8001166:	3720      	adds	r7, #32
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40013800 	.word	0x40013800
 8001170:	40021000 	.word	0x40021000
 8001174:	40010800 	.word	0x40010800

08001178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <NMI_Handler+0x4>

08001180 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <HardFault_Handler+0x4>

08001188 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <MemManage_Handler+0x4>

08001190 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <BusFault_Handler+0x4>

08001198 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <UsageFault_Handler+0x4>

080011a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr

080011ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr

080011b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr

080011c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011c8:	f000 f8b4 	bl	8001334 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011cc:	bf00      	nop
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011d4:	4802      	ldr	r0, [pc, #8]	@ (80011e0 <USART1_IRQHandler+0x10>)
 80011d6:	f001 ff81 	bl	80030dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000110 	.word	0x20000110

080011e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ec:	4a14      	ldr	r2, [pc, #80]	@ (8001240 <_sbrk+0x5c>)
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <_sbrk+0x60>)
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f8:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <_sbrk+0x64>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d102      	bne.n	8001206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001200:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <_sbrk+0x64>)
 8001202:	4a12      	ldr	r2, [pc, #72]	@ (800124c <_sbrk+0x68>)
 8001204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001206:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <_sbrk+0x64>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4413      	add	r3, r2
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	429a      	cmp	r2, r3
 8001212:	d207      	bcs.n	8001224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001214:	f002 fcf4 	bl	8003c00 <__errno>
 8001218:	4603      	mov	r3, r0
 800121a:	220c      	movs	r2, #12
 800121c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800121e:	f04f 33ff 	mov.w	r3, #4294967295
 8001222:	e009      	b.n	8001238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001224:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <_sbrk+0x64>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800122a:	4b07      	ldr	r3, [pc, #28]	@ (8001248 <_sbrk+0x64>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	4a05      	ldr	r2, [pc, #20]	@ (8001248 <_sbrk+0x64>)
 8001234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20005000 	.word	0x20005000
 8001244:	00000400 	.word	0x00000400
 8001248:	2000019c 	.word	0x2000019c
 800124c:	200002f0 	.word	0x200002f0

08001250 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr

0800125c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800125c:	f7ff fff8 	bl	8001250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001260:	480b      	ldr	r0, [pc, #44]	@ (8001290 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001262:	490c      	ldr	r1, [pc, #48]	@ (8001294 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001264:	4a0c      	ldr	r2, [pc, #48]	@ (8001298 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001266:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001268:	e002      	b.n	8001270 <LoopCopyDataInit>

0800126a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800126a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800126c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800126e:	3304      	adds	r3, #4

08001270 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001270:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001272:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001274:	d3f9      	bcc.n	800126a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001276:	4a09      	ldr	r2, [pc, #36]	@ (800129c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001278:	4c09      	ldr	r4, [pc, #36]	@ (80012a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800127a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800127c:	e001      	b.n	8001282 <LoopFillZerobss>

0800127e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800127e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001280:	3204      	adds	r2, #4

08001282 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001282:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001284:	d3fb      	bcc.n	800127e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001286:	f002 fcc1 	bl	8003c0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800128a:	f7fe ff5f 	bl	800014c <main>
  bx lr
 800128e:	4770      	bx	lr
  ldr r0, =_sdata
 8001290:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001294:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001298:	080045a0 	.word	0x080045a0
  ldr r2, =_sbss
 800129c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80012a0:	200002ec 	.word	0x200002ec

080012a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012a4:	e7fe      	b.n	80012a4 <ADC1_2_IRQHandler>
	...

080012a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012ac:	4b08      	ldr	r3, [pc, #32]	@ (80012d0 <HAL_Init+0x28>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a07      	ldr	r2, [pc, #28]	@ (80012d0 <HAL_Init+0x28>)
 80012b2:	f043 0310 	orr.w	r3, r3, #16
 80012b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b8:	2003      	movs	r0, #3
 80012ba:	f000 f923 	bl	8001504 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012be:	200f      	movs	r0, #15
 80012c0:	f000 f808 	bl	80012d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012c4:	f7ff fe4a 	bl	8000f5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40022000 	.word	0x40022000

080012d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012dc:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <HAL_InitTick+0x54>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	4b12      	ldr	r3, [pc, #72]	@ (800132c <HAL_InitTick+0x58>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	4619      	mov	r1, r3
 80012e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 f93b 	bl	800156e <HAL_SYSTICK_Config>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e00e      	b.n	8001320 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2b0f      	cmp	r3, #15
 8001306:	d80a      	bhi.n	800131e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001308:	2200      	movs	r2, #0
 800130a:	6879      	ldr	r1, [r7, #4]
 800130c:	f04f 30ff 	mov.w	r0, #4294967295
 8001310:	f000 f903 	bl	800151a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001314:	4a06      	ldr	r2, [pc, #24]	@ (8001330 <HAL_InitTick+0x5c>)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800131a:	2300      	movs	r3, #0
 800131c:	e000      	b.n	8001320 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
}
 8001320:	4618      	mov	r0, r3
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000008 	.word	0x20000008
 800132c:	20000010 	.word	0x20000010
 8001330:	2000000c 	.word	0x2000000c

08001334 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001338:	4b05      	ldr	r3, [pc, #20]	@ (8001350 <HAL_IncTick+0x1c>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	461a      	mov	r2, r3
 800133e:	4b05      	ldr	r3, [pc, #20]	@ (8001354 <HAL_IncTick+0x20>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4413      	add	r3, r2
 8001344:	4a03      	ldr	r2, [pc, #12]	@ (8001354 <HAL_IncTick+0x20>)
 8001346:	6013      	str	r3, [r2, #0]
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr
 8001350:	20000010 	.word	0x20000010
 8001354:	200001a0 	.word	0x200001a0

08001358 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  return uwTick;
 800135c:	4b02      	ldr	r3, [pc, #8]	@ (8001368 <HAL_GetTick+0x10>)
 800135e:	681b      	ldr	r3, [r3, #0]
}
 8001360:	4618      	mov	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr
 8001368:	200001a0 	.word	0x200001a0

0800136c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f003 0307 	and.w	r3, r3, #7
 800137a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800137c:	4b0c      	ldr	r3, [pc, #48]	@ (80013b0 <__NVIC_SetPriorityGrouping+0x44>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001382:	68ba      	ldr	r2, [r7, #8]
 8001384:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001388:	4013      	ands	r3, r2
 800138a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001394:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001398:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800139c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800139e:	4a04      	ldr	r2, [pc, #16]	@ (80013b0 <__NVIC_SetPriorityGrouping+0x44>)
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	60d3      	str	r3, [r2, #12]
}
 80013a4:	bf00      	nop
 80013a6:	3714      	adds	r7, #20
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bc80      	pop	{r7}
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	e000ed00 	.word	0xe000ed00

080013b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b8:	4b04      	ldr	r3, [pc, #16]	@ (80013cc <__NVIC_GetPriorityGrouping+0x18>)
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	0a1b      	lsrs	r3, r3, #8
 80013be:	f003 0307 	and.w	r3, r3, #7
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	e000ed00 	.word	0xe000ed00

080013d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	db0b      	blt.n	80013fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	f003 021f 	and.w	r2, r3, #31
 80013e8:	4906      	ldr	r1, [pc, #24]	@ (8001404 <__NVIC_EnableIRQ+0x34>)
 80013ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ee:	095b      	lsrs	r3, r3, #5
 80013f0:	2001      	movs	r0, #1
 80013f2:	fa00 f202 	lsl.w	r2, r0, r2
 80013f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr
 8001404:	e000e100 	.word	0xe000e100

08001408 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	6039      	str	r1, [r7, #0]
 8001412:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001418:	2b00      	cmp	r3, #0
 800141a:	db0a      	blt.n	8001432 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	b2da      	uxtb	r2, r3
 8001420:	490c      	ldr	r1, [pc, #48]	@ (8001454 <__NVIC_SetPriority+0x4c>)
 8001422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001426:	0112      	lsls	r2, r2, #4
 8001428:	b2d2      	uxtb	r2, r2
 800142a:	440b      	add	r3, r1
 800142c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001430:	e00a      	b.n	8001448 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	b2da      	uxtb	r2, r3
 8001436:	4908      	ldr	r1, [pc, #32]	@ (8001458 <__NVIC_SetPriority+0x50>)
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	f003 030f 	and.w	r3, r3, #15
 800143e:	3b04      	subs	r3, #4
 8001440:	0112      	lsls	r2, r2, #4
 8001442:	b2d2      	uxtb	r2, r2
 8001444:	440b      	add	r3, r1
 8001446:	761a      	strb	r2, [r3, #24]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	e000e100 	.word	0xe000e100
 8001458:	e000ed00 	.word	0xe000ed00

0800145c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800145c:	b480      	push	{r7}
 800145e:	b089      	sub	sp, #36	@ 0x24
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	f1c3 0307 	rsb	r3, r3, #7
 8001476:	2b04      	cmp	r3, #4
 8001478:	bf28      	it	cs
 800147a:	2304      	movcs	r3, #4
 800147c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	3304      	adds	r3, #4
 8001482:	2b06      	cmp	r3, #6
 8001484:	d902      	bls.n	800148c <NVIC_EncodePriority+0x30>
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	3b03      	subs	r3, #3
 800148a:	e000      	b.n	800148e <NVIC_EncodePriority+0x32>
 800148c:	2300      	movs	r3, #0
 800148e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001490:	f04f 32ff 	mov.w	r2, #4294967295
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	43da      	mvns	r2, r3
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	401a      	ands	r2, r3
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014a4:	f04f 31ff 	mov.w	r1, #4294967295
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	fa01 f303 	lsl.w	r3, r1, r3
 80014ae:	43d9      	mvns	r1, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b4:	4313      	orrs	r3, r2
         );
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3724      	adds	r7, #36	@ 0x24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr

080014c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	3b01      	subs	r3, #1
 80014cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014d0:	d301      	bcc.n	80014d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014d2:	2301      	movs	r3, #1
 80014d4:	e00f      	b.n	80014f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001500 <SysTick_Config+0x40>)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	3b01      	subs	r3, #1
 80014dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014de:	210f      	movs	r1, #15
 80014e0:	f04f 30ff 	mov.w	r0, #4294967295
 80014e4:	f7ff ff90 	bl	8001408 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e8:	4b05      	ldr	r3, [pc, #20]	@ (8001500 <SysTick_Config+0x40>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ee:	4b04      	ldr	r3, [pc, #16]	@ (8001500 <SysTick_Config+0x40>)
 80014f0:	2207      	movs	r2, #7
 80014f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	e000e010 	.word	0xe000e010

08001504 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff ff2d 	bl	800136c <__NVIC_SetPriorityGrouping>
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800151a:	b580      	push	{r7, lr}
 800151c:	b086      	sub	sp, #24
 800151e:	af00      	add	r7, sp, #0
 8001520:	4603      	mov	r3, r0
 8001522:	60b9      	str	r1, [r7, #8]
 8001524:	607a      	str	r2, [r7, #4]
 8001526:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800152c:	f7ff ff42 	bl	80013b4 <__NVIC_GetPriorityGrouping>
 8001530:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	68b9      	ldr	r1, [r7, #8]
 8001536:	6978      	ldr	r0, [r7, #20]
 8001538:	f7ff ff90 	bl	800145c <NVIC_EncodePriority>
 800153c:	4602      	mov	r2, r0
 800153e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001542:	4611      	mov	r1, r2
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff ff5f 	bl	8001408 <__NVIC_SetPriority>
}
 800154a:	bf00      	nop
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b082      	sub	sp, #8
 8001556:	af00      	add	r7, sp, #0
 8001558:	4603      	mov	r3, r0
 800155a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800155c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff ff35 	bl	80013d0 <__NVIC_EnableIRQ>
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b082      	sub	sp, #8
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7ff ffa2 	bl	80014c0 <SysTick_Config>
 800157c:	4603      	mov	r3, r0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001586:	b480      	push	{r7}
 8001588:	b085      	sub	sp, #20
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800158e:	2300      	movs	r3, #0
 8001590:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001598:	b2db      	uxtb	r3, r3
 800159a:	2b02      	cmp	r3, #2
 800159c:	d008      	beq.n	80015b0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2204      	movs	r2, #4
 80015a2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e020      	b.n	80015f2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f022 020e 	bic.w	r2, r2, #14
 80015be:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f022 0201 	bic.w	r2, r2, #1
 80015ce:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015d8:	2101      	movs	r1, #1
 80015da:	fa01 f202 	lsl.w	r2, r1, r2
 80015de:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2201      	movs	r2, #1
 80015e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2200      	movs	r2, #0
 80015ec:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3714      	adds	r7, #20
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001604:	2300      	movs	r3, #0
 8001606:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800160e:	b2db      	uxtb	r3, r3
 8001610:	2b02      	cmp	r3, #2
 8001612:	d005      	beq.n	8001620 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2204      	movs	r2, #4
 8001618:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	73fb      	strb	r3, [r7, #15]
 800161e:	e051      	b.n	80016c4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f022 020e 	bic.w	r2, r2, #14
 800162e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f022 0201 	bic.w	r2, r2, #1
 800163e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a22      	ldr	r2, [pc, #136]	@ (80016d0 <HAL_DMA_Abort_IT+0xd4>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d029      	beq.n	800169e <HAL_DMA_Abort_IT+0xa2>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a21      	ldr	r2, [pc, #132]	@ (80016d4 <HAL_DMA_Abort_IT+0xd8>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d022      	beq.n	800169a <HAL_DMA_Abort_IT+0x9e>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a1f      	ldr	r2, [pc, #124]	@ (80016d8 <HAL_DMA_Abort_IT+0xdc>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d01a      	beq.n	8001694 <HAL_DMA_Abort_IT+0x98>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a1e      	ldr	r2, [pc, #120]	@ (80016dc <HAL_DMA_Abort_IT+0xe0>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d012      	beq.n	800168e <HAL_DMA_Abort_IT+0x92>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a1c      	ldr	r2, [pc, #112]	@ (80016e0 <HAL_DMA_Abort_IT+0xe4>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d00a      	beq.n	8001688 <HAL_DMA_Abort_IT+0x8c>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a1b      	ldr	r2, [pc, #108]	@ (80016e4 <HAL_DMA_Abort_IT+0xe8>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d102      	bne.n	8001682 <HAL_DMA_Abort_IT+0x86>
 800167c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001680:	e00e      	b.n	80016a0 <HAL_DMA_Abort_IT+0xa4>
 8001682:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001686:	e00b      	b.n	80016a0 <HAL_DMA_Abort_IT+0xa4>
 8001688:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800168c:	e008      	b.n	80016a0 <HAL_DMA_Abort_IT+0xa4>
 800168e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001692:	e005      	b.n	80016a0 <HAL_DMA_Abort_IT+0xa4>
 8001694:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001698:	e002      	b.n	80016a0 <HAL_DMA_Abort_IT+0xa4>
 800169a:	2310      	movs	r3, #16
 800169c:	e000      	b.n	80016a0 <HAL_DMA_Abort_IT+0xa4>
 800169e:	2301      	movs	r3, #1
 80016a0:	4a11      	ldr	r2, [pc, #68]	@ (80016e8 <HAL_DMA_Abort_IT+0xec>)
 80016a2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2201      	movs	r2, #1
 80016a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2200      	movs	r2, #0
 80016b0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d003      	beq.n	80016c4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	4798      	blx	r3
    } 
  }
  return status;
 80016c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40020008 	.word	0x40020008
 80016d4:	4002001c 	.word	0x4002001c
 80016d8:	40020030 	.word	0x40020030
 80016dc:	40020044 	.word	0x40020044
 80016e0:	40020058 	.word	0x40020058
 80016e4:	4002006c 	.word	0x4002006c
 80016e8:	40020000 	.word	0x40020000

080016ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b08b      	sub	sp, #44	@ 0x2c
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016f6:	2300      	movs	r3, #0
 80016f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016fa:	2300      	movs	r3, #0
 80016fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016fe:	e169      	b.n	80019d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001700:	2201      	movs	r2, #1
 8001702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	69fa      	ldr	r2, [r7, #28]
 8001710:	4013      	ands	r3, r2
 8001712:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	429a      	cmp	r2, r3
 800171a:	f040 8158 	bne.w	80019ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	4a9a      	ldr	r2, [pc, #616]	@ (800198c <HAL_GPIO_Init+0x2a0>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d05e      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
 8001728:	4a98      	ldr	r2, [pc, #608]	@ (800198c <HAL_GPIO_Init+0x2a0>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d875      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 800172e:	4a98      	ldr	r2, [pc, #608]	@ (8001990 <HAL_GPIO_Init+0x2a4>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d058      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
 8001734:	4a96      	ldr	r2, [pc, #600]	@ (8001990 <HAL_GPIO_Init+0x2a4>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d86f      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 800173a:	4a96      	ldr	r2, [pc, #600]	@ (8001994 <HAL_GPIO_Init+0x2a8>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d052      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
 8001740:	4a94      	ldr	r2, [pc, #592]	@ (8001994 <HAL_GPIO_Init+0x2a8>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d869      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 8001746:	4a94      	ldr	r2, [pc, #592]	@ (8001998 <HAL_GPIO_Init+0x2ac>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d04c      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
 800174c:	4a92      	ldr	r2, [pc, #584]	@ (8001998 <HAL_GPIO_Init+0x2ac>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d863      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 8001752:	4a92      	ldr	r2, [pc, #584]	@ (800199c <HAL_GPIO_Init+0x2b0>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d046      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
 8001758:	4a90      	ldr	r2, [pc, #576]	@ (800199c <HAL_GPIO_Init+0x2b0>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d85d      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 800175e:	2b12      	cmp	r3, #18
 8001760:	d82a      	bhi.n	80017b8 <HAL_GPIO_Init+0xcc>
 8001762:	2b12      	cmp	r3, #18
 8001764:	d859      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 8001766:	a201      	add	r2, pc, #4	@ (adr r2, 800176c <HAL_GPIO_Init+0x80>)
 8001768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800176c:	080017e7 	.word	0x080017e7
 8001770:	080017c1 	.word	0x080017c1
 8001774:	080017d3 	.word	0x080017d3
 8001778:	08001815 	.word	0x08001815
 800177c:	0800181b 	.word	0x0800181b
 8001780:	0800181b 	.word	0x0800181b
 8001784:	0800181b 	.word	0x0800181b
 8001788:	0800181b 	.word	0x0800181b
 800178c:	0800181b 	.word	0x0800181b
 8001790:	0800181b 	.word	0x0800181b
 8001794:	0800181b 	.word	0x0800181b
 8001798:	0800181b 	.word	0x0800181b
 800179c:	0800181b 	.word	0x0800181b
 80017a0:	0800181b 	.word	0x0800181b
 80017a4:	0800181b 	.word	0x0800181b
 80017a8:	0800181b 	.word	0x0800181b
 80017ac:	0800181b 	.word	0x0800181b
 80017b0:	080017c9 	.word	0x080017c9
 80017b4:	080017dd 	.word	0x080017dd
 80017b8:	4a79      	ldr	r2, [pc, #484]	@ (80019a0 <HAL_GPIO_Init+0x2b4>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d013      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017be:	e02c      	b.n	800181a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	623b      	str	r3, [r7, #32]
          break;
 80017c6:	e029      	b.n	800181c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	3304      	adds	r3, #4
 80017ce:	623b      	str	r3, [r7, #32]
          break;
 80017d0:	e024      	b.n	800181c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	3308      	adds	r3, #8
 80017d8:	623b      	str	r3, [r7, #32]
          break;
 80017da:	e01f      	b.n	800181c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	330c      	adds	r3, #12
 80017e2:	623b      	str	r3, [r7, #32]
          break;
 80017e4:	e01a      	b.n	800181c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d102      	bne.n	80017f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017ee:	2304      	movs	r3, #4
 80017f0:	623b      	str	r3, [r7, #32]
          break;
 80017f2:	e013      	b.n	800181c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d105      	bne.n	8001808 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017fc:	2308      	movs	r3, #8
 80017fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	69fa      	ldr	r2, [r7, #28]
 8001804:	611a      	str	r2, [r3, #16]
          break;
 8001806:	e009      	b.n	800181c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001808:	2308      	movs	r3, #8
 800180a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	69fa      	ldr	r2, [r7, #28]
 8001810:	615a      	str	r2, [r3, #20]
          break;
 8001812:	e003      	b.n	800181c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001814:	2300      	movs	r3, #0
 8001816:	623b      	str	r3, [r7, #32]
          break;
 8001818:	e000      	b.n	800181c <HAL_GPIO_Init+0x130>
          break;
 800181a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	2bff      	cmp	r3, #255	@ 0xff
 8001820:	d801      	bhi.n	8001826 <HAL_GPIO_Init+0x13a>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	e001      	b.n	800182a <HAL_GPIO_Init+0x13e>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	3304      	adds	r3, #4
 800182a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	2bff      	cmp	r3, #255	@ 0xff
 8001830:	d802      	bhi.n	8001838 <HAL_GPIO_Init+0x14c>
 8001832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	e002      	b.n	800183e <HAL_GPIO_Init+0x152>
 8001838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183a:	3b08      	subs	r3, #8
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	210f      	movs	r1, #15
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	fa01 f303 	lsl.w	r3, r1, r3
 800184c:	43db      	mvns	r3, r3
 800184e:	401a      	ands	r2, r3
 8001850:	6a39      	ldr	r1, [r7, #32]
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	fa01 f303 	lsl.w	r3, r1, r3
 8001858:	431a      	orrs	r2, r3
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 80b1 	beq.w	80019ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800186c:	4b4d      	ldr	r3, [pc, #308]	@ (80019a4 <HAL_GPIO_Init+0x2b8>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	4a4c      	ldr	r2, [pc, #304]	@ (80019a4 <HAL_GPIO_Init+0x2b8>)
 8001872:	f043 0301 	orr.w	r3, r3, #1
 8001876:	6193      	str	r3, [r2, #24]
 8001878:	4b4a      	ldr	r3, [pc, #296]	@ (80019a4 <HAL_GPIO_Init+0x2b8>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	60bb      	str	r3, [r7, #8]
 8001882:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001884:	4a48      	ldr	r2, [pc, #288]	@ (80019a8 <HAL_GPIO_Init+0x2bc>)
 8001886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001888:	089b      	lsrs	r3, r3, #2
 800188a:	3302      	adds	r3, #2
 800188c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001890:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001894:	f003 0303 	and.w	r3, r3, #3
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	220f      	movs	r2, #15
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	4013      	ands	r3, r2
 80018a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4a40      	ldr	r2, [pc, #256]	@ (80019ac <HAL_GPIO_Init+0x2c0>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d013      	beq.n	80018d8 <HAL_GPIO_Init+0x1ec>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a3f      	ldr	r2, [pc, #252]	@ (80019b0 <HAL_GPIO_Init+0x2c4>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d00d      	beq.n	80018d4 <HAL_GPIO_Init+0x1e8>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a3e      	ldr	r2, [pc, #248]	@ (80019b4 <HAL_GPIO_Init+0x2c8>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d007      	beq.n	80018d0 <HAL_GPIO_Init+0x1e4>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4a3d      	ldr	r2, [pc, #244]	@ (80019b8 <HAL_GPIO_Init+0x2cc>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d101      	bne.n	80018cc <HAL_GPIO_Init+0x1e0>
 80018c8:	2303      	movs	r3, #3
 80018ca:	e006      	b.n	80018da <HAL_GPIO_Init+0x1ee>
 80018cc:	2304      	movs	r3, #4
 80018ce:	e004      	b.n	80018da <HAL_GPIO_Init+0x1ee>
 80018d0:	2302      	movs	r3, #2
 80018d2:	e002      	b.n	80018da <HAL_GPIO_Init+0x1ee>
 80018d4:	2301      	movs	r3, #1
 80018d6:	e000      	b.n	80018da <HAL_GPIO_Init+0x1ee>
 80018d8:	2300      	movs	r3, #0
 80018da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018dc:	f002 0203 	and.w	r2, r2, #3
 80018e0:	0092      	lsls	r2, r2, #2
 80018e2:	4093      	lsls	r3, r2
 80018e4:	68fa      	ldr	r2, [r7, #12]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018ea:	492f      	ldr	r1, [pc, #188]	@ (80019a8 <HAL_GPIO_Init+0x2bc>)
 80018ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ee:	089b      	lsrs	r3, r3, #2
 80018f0:	3302      	adds	r3, #2
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d006      	beq.n	8001912 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001904:	4b2d      	ldr	r3, [pc, #180]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	492c      	ldr	r1, [pc, #176]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	4313      	orrs	r3, r2
 800190e:	608b      	str	r3, [r1, #8]
 8001910:	e006      	b.n	8001920 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001912:	4b2a      	ldr	r3, [pc, #168]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 8001914:	689a      	ldr	r2, [r3, #8]
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	43db      	mvns	r3, r3
 800191a:	4928      	ldr	r1, [pc, #160]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 800191c:	4013      	ands	r3, r2
 800191e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d006      	beq.n	800193a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800192c:	4b23      	ldr	r3, [pc, #140]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 800192e:	68da      	ldr	r2, [r3, #12]
 8001930:	4922      	ldr	r1, [pc, #136]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	4313      	orrs	r3, r2
 8001936:	60cb      	str	r3, [r1, #12]
 8001938:	e006      	b.n	8001948 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800193a:	4b20      	ldr	r3, [pc, #128]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 800193c:	68da      	ldr	r2, [r3, #12]
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	43db      	mvns	r3, r3
 8001942:	491e      	ldr	r1, [pc, #120]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 8001944:	4013      	ands	r3, r2
 8001946:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d006      	beq.n	8001962 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001954:	4b19      	ldr	r3, [pc, #100]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	4918      	ldr	r1, [pc, #96]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	4313      	orrs	r3, r2
 800195e:	604b      	str	r3, [r1, #4]
 8001960:	e006      	b.n	8001970 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001962:	4b16      	ldr	r3, [pc, #88]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 8001964:	685a      	ldr	r2, [r3, #4]
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	43db      	mvns	r3, r3
 800196a:	4914      	ldr	r1, [pc, #80]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 800196c:	4013      	ands	r3, r2
 800196e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d021      	beq.n	80019c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800197c:	4b0f      	ldr	r3, [pc, #60]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	490e      	ldr	r1, [pc, #56]	@ (80019bc <HAL_GPIO_Init+0x2d0>)
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	4313      	orrs	r3, r2
 8001986:	600b      	str	r3, [r1, #0]
 8001988:	e021      	b.n	80019ce <HAL_GPIO_Init+0x2e2>
 800198a:	bf00      	nop
 800198c:	10320000 	.word	0x10320000
 8001990:	10310000 	.word	0x10310000
 8001994:	10220000 	.word	0x10220000
 8001998:	10210000 	.word	0x10210000
 800199c:	10120000 	.word	0x10120000
 80019a0:	10110000 	.word	0x10110000
 80019a4:	40021000 	.word	0x40021000
 80019a8:	40010000 	.word	0x40010000
 80019ac:	40010800 	.word	0x40010800
 80019b0:	40010c00 	.word	0x40010c00
 80019b4:	40011000 	.word	0x40011000
 80019b8:	40011400 	.word	0x40011400
 80019bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019c0:	4b0b      	ldr	r3, [pc, #44]	@ (80019f0 <HAL_GPIO_Init+0x304>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	43db      	mvns	r3, r3
 80019c8:	4909      	ldr	r1, [pc, #36]	@ (80019f0 <HAL_GPIO_Init+0x304>)
 80019ca:	4013      	ands	r3, r2
 80019cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d0:	3301      	adds	r3, #1
 80019d2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019da:	fa22 f303 	lsr.w	r3, r2, r3
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f47f ae8e 	bne.w	8001700 <HAL_GPIO_Init+0x14>
  }
}
 80019e4:	bf00      	nop
 80019e6:	bf00      	nop
 80019e8:	372c      	adds	r7, #44	@ 0x2c
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr
 80019f0:	40010400 	.word	0x40010400

080019f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	460b      	mov	r3, r1
 80019fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689a      	ldr	r2, [r3, #8]
 8001a04:	887b      	ldrh	r3, [r7, #2]
 8001a06:	4013      	ands	r3, r2
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d002      	beq.n	8001a12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	73fb      	strb	r3, [r7, #15]
 8001a10:	e001      	b.n	8001a16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a12:	2300      	movs	r3, #0
 8001a14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr

08001a22 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b083      	sub	sp, #12
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	807b      	strh	r3, [r7, #2]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a32:	787b      	ldrb	r3, [r7, #1]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d003      	beq.n	8001a40 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a38:	887a      	ldrh	r2, [r7, #2]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a3e:	e003      	b.n	8001a48 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a40:	887b      	ldrh	r3, [r7, #2]
 8001a42:	041a      	lsls	r2, r3, #16
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	611a      	str	r2, [r3, #16]
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
	...

08001a54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d101      	bne.n	8001a66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e272      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 8087 	beq.w	8001b82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a74:	4b92      	ldr	r3, [pc, #584]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f003 030c 	and.w	r3, r3, #12
 8001a7c:	2b04      	cmp	r3, #4
 8001a7e:	d00c      	beq.n	8001a9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a80:	4b8f      	ldr	r3, [pc, #572]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f003 030c 	and.w	r3, r3, #12
 8001a88:	2b08      	cmp	r3, #8
 8001a8a:	d112      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x5e>
 8001a8c:	4b8c      	ldr	r3, [pc, #560]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a98:	d10b      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a9a:	4b89      	ldr	r3, [pc, #548]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d06c      	beq.n	8001b80 <HAL_RCC_OscConfig+0x12c>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d168      	bne.n	8001b80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e24c      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001aba:	d106      	bne.n	8001aca <HAL_RCC_OscConfig+0x76>
 8001abc:	4b80      	ldr	r3, [pc, #512]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a7f      	ldr	r2, [pc, #508]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ac2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ac6:	6013      	str	r3, [r2, #0]
 8001ac8:	e02e      	b.n	8001b28 <HAL_RCC_OscConfig+0xd4>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d10c      	bne.n	8001aec <HAL_RCC_OscConfig+0x98>
 8001ad2:	4b7b      	ldr	r3, [pc, #492]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a7a      	ldr	r2, [pc, #488]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ad8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001adc:	6013      	str	r3, [r2, #0]
 8001ade:	4b78      	ldr	r3, [pc, #480]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a77      	ldr	r2, [pc, #476]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ae4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ae8:	6013      	str	r3, [r2, #0]
 8001aea:	e01d      	b.n	8001b28 <HAL_RCC_OscConfig+0xd4>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001af4:	d10c      	bne.n	8001b10 <HAL_RCC_OscConfig+0xbc>
 8001af6:	4b72      	ldr	r3, [pc, #456]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a71      	ldr	r2, [pc, #452]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001afc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b00:	6013      	str	r3, [r2, #0]
 8001b02:	4b6f      	ldr	r3, [pc, #444]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a6e      	ldr	r2, [pc, #440]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	e00b      	b.n	8001b28 <HAL_RCC_OscConfig+0xd4>
 8001b10:	4b6b      	ldr	r3, [pc, #428]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a6a      	ldr	r2, [pc, #424]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b1a:	6013      	str	r3, [r2, #0]
 8001b1c:	4b68      	ldr	r3, [pc, #416]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a67      	ldr	r2, [pc, #412]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d013      	beq.n	8001b58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b30:	f7ff fc12 	bl	8001358 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b36:	e008      	b.n	8001b4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b38:	f7ff fc0e 	bl	8001358 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b64      	cmp	r3, #100	@ 0x64
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e200      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b4a:	4b5d      	ldr	r3, [pc, #372]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d0f0      	beq.n	8001b38 <HAL_RCC_OscConfig+0xe4>
 8001b56:	e014      	b.n	8001b82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b58:	f7ff fbfe 	bl	8001358 <HAL_GetTick>
 8001b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b60:	f7ff fbfa 	bl	8001358 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b64      	cmp	r3, #100	@ 0x64
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e1ec      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b72:	4b53      	ldr	r3, [pc, #332]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1f0      	bne.n	8001b60 <HAL_RCC_OscConfig+0x10c>
 8001b7e:	e000      	b.n	8001b82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d063      	beq.n	8001c56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b8e:	4b4c      	ldr	r3, [pc, #304]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f003 030c 	and.w	r3, r3, #12
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00b      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b9a:	4b49      	ldr	r3, [pc, #292]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f003 030c 	and.w	r3, r3, #12
 8001ba2:	2b08      	cmp	r3, #8
 8001ba4:	d11c      	bne.n	8001be0 <HAL_RCC_OscConfig+0x18c>
 8001ba6:	4b46      	ldr	r3, [pc, #280]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d116      	bne.n	8001be0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bb2:	4b43      	ldr	r3, [pc, #268]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d005      	beq.n	8001bca <HAL_RCC_OscConfig+0x176>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	691b      	ldr	r3, [r3, #16]
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d001      	beq.n	8001bca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e1c0      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bca:	4b3d      	ldr	r3, [pc, #244]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	00db      	lsls	r3, r3, #3
 8001bd8:	4939      	ldr	r1, [pc, #228]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bde:	e03a      	b.n	8001c56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	691b      	ldr	r3, [r3, #16]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d020      	beq.n	8001c2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001be8:	4b36      	ldr	r3, [pc, #216]	@ (8001cc4 <HAL_RCC_OscConfig+0x270>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bee:	f7ff fbb3 	bl	8001358 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bf6:	f7ff fbaf 	bl	8001358 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e1a1      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c08:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d0f0      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c14:	4b2a      	ldr	r3, [pc, #168]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	4927      	ldr	r1, [pc, #156]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	600b      	str	r3, [r1, #0]
 8001c28:	e015      	b.n	8001c56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c2a:	4b26      	ldr	r3, [pc, #152]	@ (8001cc4 <HAL_RCC_OscConfig+0x270>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c30:	f7ff fb92 	bl	8001358 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c38:	f7ff fb8e 	bl	8001358 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e180      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c4a:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0302 	and.w	r3, r3, #2
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1f0      	bne.n	8001c38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0308 	and.w	r3, r3, #8
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d03a      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d019      	beq.n	8001c9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c6a:	4b17      	ldr	r3, [pc, #92]	@ (8001cc8 <HAL_RCC_OscConfig+0x274>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c70:	f7ff fb72 	bl	8001358 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c78:	f7ff fb6e 	bl	8001358 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e160      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d0f0      	beq.n	8001c78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c96:	2001      	movs	r0, #1
 8001c98:	f000 face 	bl	8002238 <RCC_Delay>
 8001c9c:	e01c      	b.n	8001cd8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <HAL_RCC_OscConfig+0x274>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ca4:	f7ff fb58 	bl	8001358 <HAL_GetTick>
 8001ca8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001caa:	e00f      	b.n	8001ccc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cac:	f7ff fb54 	bl	8001358 <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d908      	bls.n	8001ccc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e146      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
 8001cbe:	bf00      	nop
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	42420000 	.word	0x42420000
 8001cc8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ccc:	4b92      	ldr	r3, [pc, #584]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1e9      	bne.n	8001cac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0304 	and.w	r3, r3, #4
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	f000 80a6 	beq.w	8001e32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cea:	4b8b      	ldr	r3, [pc, #556]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d10d      	bne.n	8001d12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cf6:	4b88      	ldr	r3, [pc, #544]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	4a87      	ldr	r2, [pc, #540]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001cfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d00:	61d3      	str	r3, [r2, #28]
 8001d02:	4b85      	ldr	r3, [pc, #532]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d12:	4b82      	ldr	r3, [pc, #520]	@ (8001f1c <HAL_RCC_OscConfig+0x4c8>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d118      	bne.n	8001d50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d1e:	4b7f      	ldr	r3, [pc, #508]	@ (8001f1c <HAL_RCC_OscConfig+0x4c8>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a7e      	ldr	r2, [pc, #504]	@ (8001f1c <HAL_RCC_OscConfig+0x4c8>)
 8001d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d2a:	f7ff fb15 	bl	8001358 <HAL_GetTick>
 8001d2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d30:	e008      	b.n	8001d44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d32:	f7ff fb11 	bl	8001358 <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b64      	cmp	r3, #100	@ 0x64
 8001d3e:	d901      	bls.n	8001d44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	e103      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d44:	4b75      	ldr	r3, [pc, #468]	@ (8001f1c <HAL_RCC_OscConfig+0x4c8>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d0f0      	beq.n	8001d32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d106      	bne.n	8001d66 <HAL_RCC_OscConfig+0x312>
 8001d58:	4b6f      	ldr	r3, [pc, #444]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001d5a:	6a1b      	ldr	r3, [r3, #32]
 8001d5c:	4a6e      	ldr	r2, [pc, #440]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001d5e:	f043 0301 	orr.w	r3, r3, #1
 8001d62:	6213      	str	r3, [r2, #32]
 8001d64:	e02d      	b.n	8001dc2 <HAL_RCC_OscConfig+0x36e>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d10c      	bne.n	8001d88 <HAL_RCC_OscConfig+0x334>
 8001d6e:	4b6a      	ldr	r3, [pc, #424]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	4a69      	ldr	r2, [pc, #420]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001d74:	f023 0301 	bic.w	r3, r3, #1
 8001d78:	6213      	str	r3, [r2, #32]
 8001d7a:	4b67      	ldr	r3, [pc, #412]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001d7c:	6a1b      	ldr	r3, [r3, #32]
 8001d7e:	4a66      	ldr	r2, [pc, #408]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001d80:	f023 0304 	bic.w	r3, r3, #4
 8001d84:	6213      	str	r3, [r2, #32]
 8001d86:	e01c      	b.n	8001dc2 <HAL_RCC_OscConfig+0x36e>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	2b05      	cmp	r3, #5
 8001d8e:	d10c      	bne.n	8001daa <HAL_RCC_OscConfig+0x356>
 8001d90:	4b61      	ldr	r3, [pc, #388]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001d92:	6a1b      	ldr	r3, [r3, #32]
 8001d94:	4a60      	ldr	r2, [pc, #384]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001d96:	f043 0304 	orr.w	r3, r3, #4
 8001d9a:	6213      	str	r3, [r2, #32]
 8001d9c:	4b5e      	ldr	r3, [pc, #376]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001d9e:	6a1b      	ldr	r3, [r3, #32]
 8001da0:	4a5d      	ldr	r2, [pc, #372]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001da2:	f043 0301 	orr.w	r3, r3, #1
 8001da6:	6213      	str	r3, [r2, #32]
 8001da8:	e00b      	b.n	8001dc2 <HAL_RCC_OscConfig+0x36e>
 8001daa:	4b5b      	ldr	r3, [pc, #364]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001dac:	6a1b      	ldr	r3, [r3, #32]
 8001dae:	4a5a      	ldr	r2, [pc, #360]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001db0:	f023 0301 	bic.w	r3, r3, #1
 8001db4:	6213      	str	r3, [r2, #32]
 8001db6:	4b58      	ldr	r3, [pc, #352]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001db8:	6a1b      	ldr	r3, [r3, #32]
 8001dba:	4a57      	ldr	r2, [pc, #348]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001dbc:	f023 0304 	bic.w	r3, r3, #4
 8001dc0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d015      	beq.n	8001df6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dca:	f7ff fac5 	bl	8001358 <HAL_GetTick>
 8001dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dd0:	e00a      	b.n	8001de8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dd2:	f7ff fac1 	bl	8001358 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e0b1      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001de8:	4b4b      	ldr	r3, [pc, #300]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d0ee      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x37e>
 8001df4:	e014      	b.n	8001e20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001df6:	f7ff faaf 	bl	8001358 <HAL_GetTick>
 8001dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dfc:	e00a      	b.n	8001e14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dfe:	f7ff faab 	bl	8001358 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e09b      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e14:	4b40      	ldr	r3, [pc, #256]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	f003 0302 	and.w	r3, r3, #2
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d1ee      	bne.n	8001dfe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e20:	7dfb      	ldrb	r3, [r7, #23]
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d105      	bne.n	8001e32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e26:	4b3c      	ldr	r3, [pc, #240]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	4a3b      	ldr	r2, [pc, #236]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001e2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f000 8087 	beq.w	8001f4a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e3c:	4b36      	ldr	r3, [pc, #216]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 030c 	and.w	r3, r3, #12
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d061      	beq.n	8001f0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	69db      	ldr	r3, [r3, #28]
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d146      	bne.n	8001ede <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e50:	4b33      	ldr	r3, [pc, #204]	@ (8001f20 <HAL_RCC_OscConfig+0x4cc>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e56:	f7ff fa7f 	bl	8001358 <HAL_GetTick>
 8001e5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e5c:	e008      	b.n	8001e70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e5e:	f7ff fa7b 	bl	8001358 <HAL_GetTick>
 8001e62:	4602      	mov	r2, r0
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	d901      	bls.n	8001e70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e06d      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e70:	4b29      	ldr	r3, [pc, #164]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d1f0      	bne.n	8001e5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6a1b      	ldr	r3, [r3, #32]
 8001e80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e84:	d108      	bne.n	8001e98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e86:	4b24      	ldr	r3, [pc, #144]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	4921      	ldr	r1, [pc, #132]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e98:	4b1f      	ldr	r3, [pc, #124]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a19      	ldr	r1, [r3, #32]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea8:	430b      	orrs	r3, r1
 8001eaa:	491b      	ldr	r1, [pc, #108]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f20 <HAL_RCC_OscConfig+0x4cc>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb6:	f7ff fa4f 	bl	8001358 <HAL_GetTick>
 8001eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ebc:	e008      	b.n	8001ed0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ebe:	f7ff fa4b 	bl	8001358 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e03d      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ed0:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f0      	beq.n	8001ebe <HAL_RCC_OscConfig+0x46a>
 8001edc:	e035      	b.n	8001f4a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ede:	4b10      	ldr	r3, [pc, #64]	@ (8001f20 <HAL_RCC_OscConfig+0x4cc>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee4:	f7ff fa38 	bl	8001358 <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eec:	f7ff fa34 	bl	8001358 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e026      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001efe:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <HAL_RCC_OscConfig+0x4c4>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1f0      	bne.n	8001eec <HAL_RCC_OscConfig+0x498>
 8001f0a:	e01e      	b.n	8001f4a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	69db      	ldr	r3, [r3, #28]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d107      	bne.n	8001f24 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e019      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	40007000 	.word	0x40007000
 8001f20:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f24:	4b0b      	ldr	r3, [pc, #44]	@ (8001f54 <HAL_RCC_OscConfig+0x500>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6a1b      	ldr	r3, [r3, #32]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d106      	bne.n	8001f46 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d001      	beq.n	8001f4a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e000      	b.n	8001f4c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001f4a:	2300      	movs	r3, #0
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3718      	adds	r7, #24
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40021000 	.word	0x40021000

08001f58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d101      	bne.n	8001f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e0d0      	b.n	800210e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f6c:	4b6a      	ldr	r3, [pc, #424]	@ (8002118 <HAL_RCC_ClockConfig+0x1c0>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d910      	bls.n	8001f9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f7a:	4b67      	ldr	r3, [pc, #412]	@ (8002118 <HAL_RCC_ClockConfig+0x1c0>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f023 0207 	bic.w	r2, r3, #7
 8001f82:	4965      	ldr	r1, [pc, #404]	@ (8002118 <HAL_RCC_ClockConfig+0x1c0>)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f8a:	4b63      	ldr	r3, [pc, #396]	@ (8002118 <HAL_RCC_ClockConfig+0x1c0>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0307 	and.w	r3, r3, #7
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d001      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e0b8      	b.n	800210e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d020      	beq.n	8001fea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d005      	beq.n	8001fc0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fb4:	4b59      	ldr	r3, [pc, #356]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	4a58      	ldr	r2, [pc, #352]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8001fba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001fbe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0308 	and.w	r3, r3, #8
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d005      	beq.n	8001fd8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fcc:	4b53      	ldr	r3, [pc, #332]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	4a52      	ldr	r2, [pc, #328]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8001fd2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001fd6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fd8:	4b50      	ldr	r3, [pc, #320]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	494d      	ldr	r1, [pc, #308]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d040      	beq.n	8002078 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d107      	bne.n	800200e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ffe:	4b47      	ldr	r3, [pc, #284]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d115      	bne.n	8002036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e07f      	b.n	800210e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2b02      	cmp	r3, #2
 8002014:	d107      	bne.n	8002026 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002016:	4b41      	ldr	r3, [pc, #260]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d109      	bne.n	8002036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e073      	b.n	800210e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002026:	4b3d      	ldr	r3, [pc, #244]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b00      	cmp	r3, #0
 8002030:	d101      	bne.n	8002036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e06b      	b.n	800210e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002036:	4b39      	ldr	r3, [pc, #228]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f023 0203 	bic.w	r2, r3, #3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	4936      	ldr	r1, [pc, #216]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8002044:	4313      	orrs	r3, r2
 8002046:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002048:	f7ff f986 	bl	8001358 <HAL_GetTick>
 800204c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204e:	e00a      	b.n	8002066 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002050:	f7ff f982 	bl	8001358 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800205e:	4293      	cmp	r3, r2
 8002060:	d901      	bls.n	8002066 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e053      	b.n	800210e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002066:	4b2d      	ldr	r3, [pc, #180]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f003 020c 	and.w	r2, r3, #12
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	429a      	cmp	r2, r3
 8002076:	d1eb      	bne.n	8002050 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002078:	4b27      	ldr	r3, [pc, #156]	@ (8002118 <HAL_RCC_ClockConfig+0x1c0>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0307 	and.w	r3, r3, #7
 8002080:	683a      	ldr	r2, [r7, #0]
 8002082:	429a      	cmp	r2, r3
 8002084:	d210      	bcs.n	80020a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002086:	4b24      	ldr	r3, [pc, #144]	@ (8002118 <HAL_RCC_ClockConfig+0x1c0>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f023 0207 	bic.w	r2, r3, #7
 800208e:	4922      	ldr	r1, [pc, #136]	@ (8002118 <HAL_RCC_ClockConfig+0x1c0>)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	4313      	orrs	r3, r2
 8002094:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002096:	4b20      	ldr	r3, [pc, #128]	@ (8002118 <HAL_RCC_ClockConfig+0x1c0>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0307 	and.w	r3, r3, #7
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d001      	beq.n	80020a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e032      	b.n	800210e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0304 	and.w	r3, r3, #4
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d008      	beq.n	80020c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020b4:	4b19      	ldr	r3, [pc, #100]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	4916      	ldr	r1, [pc, #88]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0308 	and.w	r3, r3, #8
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d009      	beq.n	80020e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020d2:	4b12      	ldr	r3, [pc, #72]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	00db      	lsls	r3, r3, #3
 80020e0:	490e      	ldr	r1, [pc, #56]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 80020e2:	4313      	orrs	r3, r2
 80020e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020e6:	f000 f821 	bl	800212c <HAL_RCC_GetSysClockFreq>
 80020ea:	4602      	mov	r2, r0
 80020ec:	4b0b      	ldr	r3, [pc, #44]	@ (800211c <HAL_RCC_ClockConfig+0x1c4>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	091b      	lsrs	r3, r3, #4
 80020f2:	f003 030f 	and.w	r3, r3, #15
 80020f6:	490a      	ldr	r1, [pc, #40]	@ (8002120 <HAL_RCC_ClockConfig+0x1c8>)
 80020f8:	5ccb      	ldrb	r3, [r1, r3]
 80020fa:	fa22 f303 	lsr.w	r3, r2, r3
 80020fe:	4a09      	ldr	r2, [pc, #36]	@ (8002124 <HAL_RCC_ClockConfig+0x1cc>)
 8002100:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002102:	4b09      	ldr	r3, [pc, #36]	@ (8002128 <HAL_RCC_ClockConfig+0x1d0>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff f8e4 	bl	80012d4 <HAL_InitTick>

  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40022000 	.word	0x40022000
 800211c:	40021000 	.word	0x40021000
 8002120:	08004538 	.word	0x08004538
 8002124:	20000008 	.word	0x20000008
 8002128:	2000000c 	.word	0x2000000c

0800212c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800212c:	b480      	push	{r7}
 800212e:	b087      	sub	sp, #28
 8002130:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	2300      	movs	r3, #0
 8002138:	60bb      	str	r3, [r7, #8]
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]
 800213e:	2300      	movs	r3, #0
 8002140:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002142:	2300      	movs	r3, #0
 8002144:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002146:	4b1e      	ldr	r3, [pc, #120]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	f003 030c 	and.w	r3, r3, #12
 8002152:	2b04      	cmp	r3, #4
 8002154:	d002      	beq.n	800215c <HAL_RCC_GetSysClockFreq+0x30>
 8002156:	2b08      	cmp	r3, #8
 8002158:	d003      	beq.n	8002162 <HAL_RCC_GetSysClockFreq+0x36>
 800215a:	e027      	b.n	80021ac <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800215c:	4b19      	ldr	r3, [pc, #100]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800215e:	613b      	str	r3, [r7, #16]
      break;
 8002160:	e027      	b.n	80021b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	0c9b      	lsrs	r3, r3, #18
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	4a17      	ldr	r2, [pc, #92]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800216c:	5cd3      	ldrb	r3, [r2, r3]
 800216e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d010      	beq.n	800219c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800217a:	4b11      	ldr	r3, [pc, #68]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x94>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	0c5b      	lsrs	r3, r3, #17
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	4a11      	ldr	r2, [pc, #68]	@ (80021cc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002186:	5cd3      	ldrb	r3, [r2, r3]
 8002188:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a0d      	ldr	r2, [pc, #52]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800218e:	fb03 f202 	mul.w	r2, r3, r2
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	fbb2 f3f3 	udiv	r3, r2, r3
 8002198:	617b      	str	r3, [r7, #20]
 800219a:	e004      	b.n	80021a6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a0c      	ldr	r2, [pc, #48]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021a0:	fb02 f303 	mul.w	r3, r2, r3
 80021a4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	613b      	str	r3, [r7, #16]
      break;
 80021aa:	e002      	b.n	80021b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021ac:	4b05      	ldr	r3, [pc, #20]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x98>)
 80021ae:	613b      	str	r3, [r7, #16]
      break;
 80021b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021b2:	693b      	ldr	r3, [r7, #16]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	371c      	adds	r7, #28
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bc80      	pop	{r7}
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	40021000 	.word	0x40021000
 80021c4:	007a1200 	.word	0x007a1200
 80021c8:	08004550 	.word	0x08004550
 80021cc:	08004560 	.word	0x08004560
 80021d0:	003d0900 	.word	0x003d0900

080021d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021d8:	4b02      	ldr	r3, [pc, #8]	@ (80021e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80021da:	681b      	ldr	r3, [r3, #0]
}
 80021dc:	4618      	mov	r0, r3
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr
 80021e4:	20000008 	.word	0x20000008

080021e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021ec:	f7ff fff2 	bl	80021d4 <HAL_RCC_GetHCLKFreq>
 80021f0:	4602      	mov	r2, r0
 80021f2:	4b05      	ldr	r3, [pc, #20]	@ (8002208 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	0a1b      	lsrs	r3, r3, #8
 80021f8:	f003 0307 	and.w	r3, r3, #7
 80021fc:	4903      	ldr	r1, [pc, #12]	@ (800220c <HAL_RCC_GetPCLK1Freq+0x24>)
 80021fe:	5ccb      	ldrb	r3, [r1, r3]
 8002200:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002204:	4618      	mov	r0, r3
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40021000 	.word	0x40021000
 800220c:	08004548 	.word	0x08004548

08002210 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002214:	f7ff ffde 	bl	80021d4 <HAL_RCC_GetHCLKFreq>
 8002218:	4602      	mov	r2, r0
 800221a:	4b05      	ldr	r3, [pc, #20]	@ (8002230 <HAL_RCC_GetPCLK2Freq+0x20>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	0adb      	lsrs	r3, r3, #11
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	4903      	ldr	r1, [pc, #12]	@ (8002234 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002226:	5ccb      	ldrb	r3, [r1, r3]
 8002228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800222c:	4618      	mov	r0, r3
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40021000 	.word	0x40021000
 8002234:	08004548 	.word	0x08004548

08002238 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002240:	4b0a      	ldr	r3, [pc, #40]	@ (800226c <RCC_Delay+0x34>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a0a      	ldr	r2, [pc, #40]	@ (8002270 <RCC_Delay+0x38>)
 8002246:	fba2 2303 	umull	r2, r3, r2, r3
 800224a:	0a5b      	lsrs	r3, r3, #9
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	fb02 f303 	mul.w	r3, r2, r3
 8002252:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002254:	bf00      	nop
  }
  while (Delay --);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	1e5a      	subs	r2, r3, #1
 800225a:	60fa      	str	r2, [r7, #12]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1f9      	bne.n	8002254 <RCC_Delay+0x1c>
}
 8002260:	bf00      	nop
 8002262:	bf00      	nop
 8002264:	3714      	adds	r7, #20
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr
 800226c:	20000008 	.word	0x20000008
 8002270:	10624dd3 	.word	0x10624dd3

08002274 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e041      	b.n	800230a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b00      	cmp	r3, #0
 8002290:	d106      	bne.n	80022a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7fe fe90 	bl	8000fc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2202      	movs	r2, #2
 80022a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3304      	adds	r3, #4
 80022b0:	4619      	mov	r1, r3
 80022b2:	4610      	mov	r0, r2
 80022b4:	f000 fab2 	bl	800281c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d101      	bne.n	8002324 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e041      	b.n	80023a8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800232a:	b2db      	uxtb	r3, r3
 800232c:	2b00      	cmp	r3, #0
 800232e:	d106      	bne.n	800233e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f000 f839 	bl	80023b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2202      	movs	r2, #2
 8002342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	3304      	adds	r3, #4
 800234e:	4619      	mov	r1, r3
 8002350:	4610      	mov	r0, r2
 8002352:	f000 fa63 	bl	800281c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2201      	movs	r2, #1
 8002362:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2201      	movs	r2, #1
 800236a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2201      	movs	r2, #1
 8002372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2201      	movs	r2, #1
 800237a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2201      	movs	r2, #1
 8002382:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2201      	movs	r2, #1
 800238a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2201      	movs	r2, #1
 8002392:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2201      	movs	r2, #1
 800239a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	bc80      	pop	{r7}
 80023c0:	4770      	bx	lr
	...

080023c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d109      	bne.n	80023e8 <HAL_TIM_PWM_Start+0x24>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	2b01      	cmp	r3, #1
 80023de:	bf14      	ite	ne
 80023e0:	2301      	movne	r3, #1
 80023e2:	2300      	moveq	r3, #0
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	e022      	b.n	800242e <HAL_TIM_PWM_Start+0x6a>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	2b04      	cmp	r3, #4
 80023ec:	d109      	bne.n	8002402 <HAL_TIM_PWM_Start+0x3e>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	bf14      	ite	ne
 80023fa:	2301      	movne	r3, #1
 80023fc:	2300      	moveq	r3, #0
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	e015      	b.n	800242e <HAL_TIM_PWM_Start+0x6a>
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	2b08      	cmp	r3, #8
 8002406:	d109      	bne.n	800241c <HAL_TIM_PWM_Start+0x58>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800240e:	b2db      	uxtb	r3, r3
 8002410:	2b01      	cmp	r3, #1
 8002412:	bf14      	ite	ne
 8002414:	2301      	movne	r3, #1
 8002416:	2300      	moveq	r3, #0
 8002418:	b2db      	uxtb	r3, r3
 800241a:	e008      	b.n	800242e <HAL_TIM_PWM_Start+0x6a>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002422:	b2db      	uxtb	r3, r3
 8002424:	2b01      	cmp	r3, #1
 8002426:	bf14      	ite	ne
 8002428:	2301      	movne	r3, #1
 800242a:	2300      	moveq	r3, #0
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e05e      	b.n	80024f4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d104      	bne.n	8002446 <HAL_TIM_PWM_Start+0x82>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2202      	movs	r2, #2
 8002440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002444:	e013      	b.n	800246e <HAL_TIM_PWM_Start+0xaa>
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	2b04      	cmp	r3, #4
 800244a:	d104      	bne.n	8002456 <HAL_TIM_PWM_Start+0x92>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2202      	movs	r2, #2
 8002450:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002454:	e00b      	b.n	800246e <HAL_TIM_PWM_Start+0xaa>
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	2b08      	cmp	r3, #8
 800245a:	d104      	bne.n	8002466 <HAL_TIM_PWM_Start+0xa2>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2202      	movs	r2, #2
 8002460:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002464:	e003      	b.n	800246e <HAL_TIM_PWM_Start+0xaa>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2202      	movs	r2, #2
 800246a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2201      	movs	r2, #1
 8002474:	6839      	ldr	r1, [r7, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f000 fc5c 	bl	8002d34 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a1e      	ldr	r2, [pc, #120]	@ (80024fc <HAL_TIM_PWM_Start+0x138>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d107      	bne.n	8002496 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002494:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a18      	ldr	r2, [pc, #96]	@ (80024fc <HAL_TIM_PWM_Start+0x138>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d00e      	beq.n	80024be <HAL_TIM_PWM_Start+0xfa>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024a8:	d009      	beq.n	80024be <HAL_TIM_PWM_Start+0xfa>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a14      	ldr	r2, [pc, #80]	@ (8002500 <HAL_TIM_PWM_Start+0x13c>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d004      	beq.n	80024be <HAL_TIM_PWM_Start+0xfa>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a12      	ldr	r2, [pc, #72]	@ (8002504 <HAL_TIM_PWM_Start+0x140>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d111      	bne.n	80024e2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f003 0307 	and.w	r3, r3, #7
 80024c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2b06      	cmp	r3, #6
 80024ce:	d010      	beq.n	80024f2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f042 0201 	orr.w	r2, r2, #1
 80024de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024e0:	e007      	b.n	80024f2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f042 0201 	orr.w	r2, r2, #1
 80024f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3710      	adds	r7, #16
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40012c00 	.word	0x40012c00
 8002500:	40000400 	.word	0x40000400
 8002504:	40000800 	.word	0x40000800

08002508 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b086      	sub	sp, #24
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800251e:	2b01      	cmp	r3, #1
 8002520:	d101      	bne.n	8002526 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002522:	2302      	movs	r3, #2
 8002524:	e0ae      	b.n	8002684 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b0c      	cmp	r3, #12
 8002532:	f200 809f 	bhi.w	8002674 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002536:	a201      	add	r2, pc, #4	@ (adr r2, 800253c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800253c:	08002571 	.word	0x08002571
 8002540:	08002675 	.word	0x08002675
 8002544:	08002675 	.word	0x08002675
 8002548:	08002675 	.word	0x08002675
 800254c:	080025b1 	.word	0x080025b1
 8002550:	08002675 	.word	0x08002675
 8002554:	08002675 	.word	0x08002675
 8002558:	08002675 	.word	0x08002675
 800255c:	080025f3 	.word	0x080025f3
 8002560:	08002675 	.word	0x08002675
 8002564:	08002675 	.word	0x08002675
 8002568:	08002675 	.word	0x08002675
 800256c:	08002633 	.word	0x08002633
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68b9      	ldr	r1, [r7, #8]
 8002576:	4618      	mov	r0, r3
 8002578:	f000 f9be 	bl	80028f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	699a      	ldr	r2, [r3, #24]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0208 	orr.w	r2, r2, #8
 800258a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	699a      	ldr	r2, [r3, #24]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 0204 	bic.w	r2, r2, #4
 800259a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6999      	ldr	r1, [r3, #24]
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	691a      	ldr	r2, [r3, #16]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	619a      	str	r2, [r3, #24]
      break;
 80025ae:	e064      	b.n	800267a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68b9      	ldr	r1, [r7, #8]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f000 fa04 	bl	80029c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	699a      	ldr	r2, [r3, #24]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	699a      	ldr	r2, [r3, #24]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6999      	ldr	r1, [r3, #24]
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	021a      	lsls	r2, r3, #8
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	430a      	orrs	r2, r1
 80025ee:	619a      	str	r2, [r3, #24]
      break;
 80025f0:	e043      	b.n	800267a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68b9      	ldr	r1, [r7, #8]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f000 fa4d 	bl	8002a98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	69da      	ldr	r2, [r3, #28]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f042 0208 	orr.w	r2, r2, #8
 800260c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	69da      	ldr	r2, [r3, #28]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 0204 	bic.w	r2, r2, #4
 800261c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	69d9      	ldr	r1, [r3, #28]
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	691a      	ldr	r2, [r3, #16]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	61da      	str	r2, [r3, #28]
      break;
 8002630:	e023      	b.n	800267a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68b9      	ldr	r1, [r7, #8]
 8002638:	4618      	mov	r0, r3
 800263a:	f000 fa97 	bl	8002b6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	69da      	ldr	r2, [r3, #28]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800264c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	69da      	ldr	r2, [r3, #28]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800265c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	69d9      	ldr	r1, [r3, #28]
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	021a      	lsls	r2, r3, #8
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	61da      	str	r2, [r3, #28]
      break;
 8002672:	e002      	b.n	800267a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	75fb      	strb	r3, [r7, #23]
      break;
 8002678:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002682:	7dfb      	ldrb	r3, [r7, #23]
}
 8002684:	4618      	mov	r0, r3
 8002686:	3718      	adds	r7, #24
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}

0800268c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002696:	2300      	movs	r3, #0
 8002698:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d101      	bne.n	80026a8 <HAL_TIM_ConfigClockSource+0x1c>
 80026a4:	2302      	movs	r3, #2
 80026a6:	e0b4      	b.n	8002812 <HAL_TIM_ConfigClockSource+0x186>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2202      	movs	r2, #2
 80026b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80026c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80026ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68ba      	ldr	r2, [r7, #8]
 80026d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026e0:	d03e      	beq.n	8002760 <HAL_TIM_ConfigClockSource+0xd4>
 80026e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026e6:	f200 8087 	bhi.w	80027f8 <HAL_TIM_ConfigClockSource+0x16c>
 80026ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026ee:	f000 8086 	beq.w	80027fe <HAL_TIM_ConfigClockSource+0x172>
 80026f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026f6:	d87f      	bhi.n	80027f8 <HAL_TIM_ConfigClockSource+0x16c>
 80026f8:	2b70      	cmp	r3, #112	@ 0x70
 80026fa:	d01a      	beq.n	8002732 <HAL_TIM_ConfigClockSource+0xa6>
 80026fc:	2b70      	cmp	r3, #112	@ 0x70
 80026fe:	d87b      	bhi.n	80027f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002700:	2b60      	cmp	r3, #96	@ 0x60
 8002702:	d050      	beq.n	80027a6 <HAL_TIM_ConfigClockSource+0x11a>
 8002704:	2b60      	cmp	r3, #96	@ 0x60
 8002706:	d877      	bhi.n	80027f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002708:	2b50      	cmp	r3, #80	@ 0x50
 800270a:	d03c      	beq.n	8002786 <HAL_TIM_ConfigClockSource+0xfa>
 800270c:	2b50      	cmp	r3, #80	@ 0x50
 800270e:	d873      	bhi.n	80027f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002710:	2b40      	cmp	r3, #64	@ 0x40
 8002712:	d058      	beq.n	80027c6 <HAL_TIM_ConfigClockSource+0x13a>
 8002714:	2b40      	cmp	r3, #64	@ 0x40
 8002716:	d86f      	bhi.n	80027f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002718:	2b30      	cmp	r3, #48	@ 0x30
 800271a:	d064      	beq.n	80027e6 <HAL_TIM_ConfigClockSource+0x15a>
 800271c:	2b30      	cmp	r3, #48	@ 0x30
 800271e:	d86b      	bhi.n	80027f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002720:	2b20      	cmp	r3, #32
 8002722:	d060      	beq.n	80027e6 <HAL_TIM_ConfigClockSource+0x15a>
 8002724:	2b20      	cmp	r3, #32
 8002726:	d867      	bhi.n	80027f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002728:	2b00      	cmp	r3, #0
 800272a:	d05c      	beq.n	80027e6 <HAL_TIM_ConfigClockSource+0x15a>
 800272c:	2b10      	cmp	r3, #16
 800272e:	d05a      	beq.n	80027e6 <HAL_TIM_ConfigClockSource+0x15a>
 8002730:	e062      	b.n	80027f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002742:	f000 fad8 	bl	8002cf6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002754:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68ba      	ldr	r2, [r7, #8]
 800275c:	609a      	str	r2, [r3, #8]
      break;
 800275e:	e04f      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002770:	f000 fac1 	bl	8002cf6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	689a      	ldr	r2, [r3, #8]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002782:	609a      	str	r2, [r3, #8]
      break;
 8002784:	e03c      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002792:	461a      	mov	r2, r3
 8002794:	f000 fa38 	bl	8002c08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2150      	movs	r1, #80	@ 0x50
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 fa8f 	bl	8002cc2 <TIM_ITRx_SetConfig>
      break;
 80027a4:	e02c      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80027b2:	461a      	mov	r2, r3
 80027b4:	f000 fa56 	bl	8002c64 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2160      	movs	r1, #96	@ 0x60
 80027be:	4618      	mov	r0, r3
 80027c0:	f000 fa7f 	bl	8002cc2 <TIM_ITRx_SetConfig>
      break;
 80027c4:	e01c      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027d2:	461a      	mov	r2, r3
 80027d4:	f000 fa18 	bl	8002c08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2140      	movs	r1, #64	@ 0x40
 80027de:	4618      	mov	r0, r3
 80027e0:	f000 fa6f 	bl	8002cc2 <TIM_ITRx_SetConfig>
      break;
 80027e4:	e00c      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4619      	mov	r1, r3
 80027f0:	4610      	mov	r0, r2
 80027f2:	f000 fa66 	bl	8002cc2 <TIM_ITRx_SetConfig>
      break;
 80027f6:	e003      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	73fb      	strb	r3, [r7, #15]
      break;
 80027fc:	e000      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80027fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002810:	7bfb      	ldrb	r3, [r7, #15]
}
 8002812:	4618      	mov	r0, r3
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a2f      	ldr	r2, [pc, #188]	@ (80028ec <TIM_Base_SetConfig+0xd0>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d00b      	beq.n	800284c <TIM_Base_SetConfig+0x30>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800283a:	d007      	beq.n	800284c <TIM_Base_SetConfig+0x30>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a2c      	ldr	r2, [pc, #176]	@ (80028f0 <TIM_Base_SetConfig+0xd4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d003      	beq.n	800284c <TIM_Base_SetConfig+0x30>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a2b      	ldr	r2, [pc, #172]	@ (80028f4 <TIM_Base_SetConfig+0xd8>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d108      	bne.n	800285e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	4313      	orrs	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a22      	ldr	r2, [pc, #136]	@ (80028ec <TIM_Base_SetConfig+0xd0>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d00b      	beq.n	800287e <TIM_Base_SetConfig+0x62>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800286c:	d007      	beq.n	800287e <TIM_Base_SetConfig+0x62>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a1f      	ldr	r2, [pc, #124]	@ (80028f0 <TIM_Base_SetConfig+0xd4>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d003      	beq.n	800287e <TIM_Base_SetConfig+0x62>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a1e      	ldr	r2, [pc, #120]	@ (80028f4 <TIM_Base_SetConfig+0xd8>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d108      	bne.n	8002890 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002884:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	4313      	orrs	r3, r2
 800288e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	4313      	orrs	r3, r2
 800289c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	68fa      	ldr	r2, [r7, #12]
 80028a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a0d      	ldr	r2, [pc, #52]	@ (80028ec <TIM_Base_SetConfig+0xd0>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d103      	bne.n	80028c4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	691a      	ldr	r2, [r3, #16]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2201      	movs	r2, #1
 80028c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	691b      	ldr	r3, [r3, #16]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d005      	beq.n	80028e2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	f023 0201 	bic.w	r2, r3, #1
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	611a      	str	r2, [r3, #16]
  }
}
 80028e2:	bf00      	nop
 80028e4:	3714      	adds	r7, #20
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bc80      	pop	{r7}
 80028ea:	4770      	bx	lr
 80028ec:	40012c00 	.word	0x40012c00
 80028f0:	40000400 	.word	0x40000400
 80028f4:	40000800 	.word	0x40000800

080028f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b087      	sub	sp, #28
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	f023 0201 	bic.w	r2, r3, #1
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f023 0303 	bic.w	r3, r3, #3
 800292e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	68fa      	ldr	r2, [r7, #12]
 8002936:	4313      	orrs	r3, r2
 8002938:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	f023 0302 	bic.w	r3, r3, #2
 8002940:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	4313      	orrs	r3, r2
 800294a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a1c      	ldr	r2, [pc, #112]	@ (80029c0 <TIM_OC1_SetConfig+0xc8>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d10c      	bne.n	800296e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	f023 0308 	bic.w	r3, r3, #8
 800295a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	697a      	ldr	r2, [r7, #20]
 8002962:	4313      	orrs	r3, r2
 8002964:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	f023 0304 	bic.w	r3, r3, #4
 800296c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a13      	ldr	r2, [pc, #76]	@ (80029c0 <TIM_OC1_SetConfig+0xc8>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d111      	bne.n	800299a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800297c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002984:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	4313      	orrs	r3, r2
 800298e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	693a      	ldr	r2, [r7, #16]
 8002996:	4313      	orrs	r3, r2
 8002998:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685a      	ldr	r2, [r3, #4]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	697a      	ldr	r2, [r7, #20]
 80029b2:	621a      	str	r2, [r3, #32]
}
 80029b4:	bf00      	nop
 80029b6:	371c      	adds	r7, #28
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	40012c00 	.word	0x40012c00

080029c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b087      	sub	sp, #28
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a1b      	ldr	r3, [r3, #32]
 80029d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	f023 0210 	bic.w	r2, r3, #16
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80029f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	021b      	lsls	r3, r3, #8
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	f023 0320 	bic.w	r3, r3, #32
 8002a0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a1d      	ldr	r2, [pc, #116]	@ (8002a94 <TIM_OC2_SetConfig+0xd0>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d10d      	bne.n	8002a40 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	011b      	lsls	r3, r3, #4
 8002a32:	697a      	ldr	r2, [r7, #20]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4a14      	ldr	r2, [pc, #80]	@ (8002a94 <TIM_OC2_SetConfig+0xd0>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d113      	bne.n	8002a70 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002a4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002a56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	621a      	str	r2, [r3, #32]
}
 8002a8a:	bf00      	nop
 8002a8c:	371c      	adds	r7, #28
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr
 8002a94:	40012c00 	.word	0x40012c00

08002a98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b087      	sub	sp, #28
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a1b      	ldr	r3, [r3, #32]
 8002aa6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a1b      	ldr	r3, [r3, #32]
 8002aac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f023 0303 	bic.w	r3, r3, #3
 8002ace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002ae0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	021b      	lsls	r3, r3, #8
 8002ae8:	697a      	ldr	r2, [r7, #20]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a1d      	ldr	r2, [pc, #116]	@ (8002b68 <TIM_OC3_SetConfig+0xd0>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d10d      	bne.n	8002b12 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002afc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	021b      	lsls	r3, r3, #8
 8002b04:	697a      	ldr	r2, [r7, #20]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a14      	ldr	r2, [pc, #80]	@ (8002b68 <TIM_OC3_SetConfig+0xd0>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d113      	bne.n	8002b42 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002b20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002b28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	695b      	ldr	r3, [r3, #20]
 8002b2e:	011b      	lsls	r3, r3, #4
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	011b      	lsls	r3, r3, #4
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	693a      	ldr	r2, [r7, #16]
 8002b46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685a      	ldr	r2, [r3, #4]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	697a      	ldr	r2, [r7, #20]
 8002b5a:	621a      	str	r2, [r3, #32]
}
 8002b5c:	bf00      	nop
 8002b5e:	371c      	adds	r7, #28
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	40012c00 	.word	0x40012c00

08002b6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b087      	sub	sp, #28
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a1b      	ldr	r3, [r3, #32]
 8002b7a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ba2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	021b      	lsls	r3, r3, #8
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002bb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	031b      	lsls	r3, r3, #12
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4a0f      	ldr	r2, [pc, #60]	@ (8002c04 <TIM_OC4_SetConfig+0x98>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d109      	bne.n	8002be0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	695b      	ldr	r3, [r3, #20]
 8002bd8:	019b      	lsls	r3, r3, #6
 8002bda:	697a      	ldr	r2, [r7, #20]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	621a      	str	r2, [r3, #32]
}
 8002bfa:	bf00      	nop
 8002bfc:	371c      	adds	r7, #28
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr
 8002c04:	40012c00 	.word	0x40012c00

08002c08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b087      	sub	sp, #28
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6a1b      	ldr	r3, [r3, #32]
 8002c1e:	f023 0201 	bic.w	r2, r3, #1
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f023 030a 	bic.w	r3, r3, #10
 8002c44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	621a      	str	r2, [r3, #32]
}
 8002c5a:	bf00      	nop
 8002c5c:	371c      	adds	r7, #28
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bc80      	pop	{r7}
 8002c62:	4770      	bx	lr

08002c64 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b087      	sub	sp, #28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6a1b      	ldr	r3, [r3, #32]
 8002c7a:	f023 0210 	bic.w	r2, r3, #16
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002c8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	031b      	lsls	r3, r3, #12
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002ca0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	011b      	lsls	r3, r3, #4
 8002ca6:	697a      	ldr	r2, [r7, #20]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	697a      	ldr	r2, [r7, #20]
 8002cb6:	621a      	str	r2, [r3, #32]
}
 8002cb8:	bf00      	nop
 8002cba:	371c      	adds	r7, #28
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr

08002cc2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b085      	sub	sp, #20
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
 8002cca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cd8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	f043 0307 	orr.w	r3, r3, #7
 8002ce4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	68fa      	ldr	r2, [r7, #12]
 8002cea:	609a      	str	r2, [r3, #8]
}
 8002cec:	bf00      	nop
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr

08002cf6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b087      	sub	sp, #28
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	60f8      	str	r0, [r7, #12]
 8002cfe:	60b9      	str	r1, [r7, #8]
 8002d00:	607a      	str	r2, [r7, #4]
 8002d02:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d10:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	021a      	lsls	r2, r3, #8
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	697a      	ldr	r2, [r7, #20]
 8002d28:	609a      	str	r2, [r3, #8]
}
 8002d2a:	bf00      	nop
 8002d2c:	371c      	adds	r7, #28
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr

08002d34 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b087      	sub	sp, #28
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	f003 031f 	and.w	r3, r3, #31
 8002d46:	2201      	movs	r2, #1
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6a1a      	ldr	r2, [r3, #32]
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	43db      	mvns	r3, r3
 8002d56:	401a      	ands	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6a1a      	ldr	r2, [r3, #32]
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	f003 031f 	and.w	r3, r3, #31
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	621a      	str	r2, [r3, #32]
}
 8002d72:	bf00      	nop
 8002d74:	371c      	adds	r7, #28
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr

08002d7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d101      	bne.n	8002d94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d90:	2302      	movs	r3, #2
 8002d92:	e046      	b.n	8002e22 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68fa      	ldr	r2, [r7, #12]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a16      	ldr	r2, [pc, #88]	@ (8002e2c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d00e      	beq.n	8002df6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002de0:	d009      	beq.n	8002df6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a12      	ldr	r2, [pc, #72]	@ (8002e30 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d004      	beq.n	8002df6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a10      	ldr	r2, [pc, #64]	@ (8002e34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d10c      	bne.n	8002e10 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002dfc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	68ba      	ldr	r2, [r7, #8]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68ba      	ldr	r2, [r7, #8]
 8002e0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3714      	adds	r7, #20
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr
 8002e2c:	40012c00 	.word	0x40012c00
 8002e30:	40000400 	.word	0x40000400
 8002e34:	40000800 	.word	0x40000800

08002e38 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002e42:	2300      	movs	r3, #0
 8002e44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d101      	bne.n	8002e54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002e50:	2302      	movs	r3, #2
 8002e52:	e03d      	b.n	8002ed0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	695b      	ldr	r3, [r3, #20]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3714      	adds	r7, #20
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bc80      	pop	{r7}
 8002ed8:	4770      	bx	lr

08002eda <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b082      	sub	sp, #8
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e042      	b.n	8002f72 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d106      	bne.n	8002f06 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f7fe f8e5 	bl	80010d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2224      	movs	r2, #36	@ 0x24
 8002f0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68da      	ldr	r2, [r3, #12]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f1c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f000 fdb8 	bl	8003a94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f32:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	695a      	ldr	r2, [r3, #20]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f42:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68da      	ldr	r2, [r3, #12]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f52:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2220      	movs	r2, #32
 8002f5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2220      	movs	r2, #32
 8002f66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b08a      	sub	sp, #40	@ 0x28
 8002f7e:	af02      	add	r7, sp, #8
 8002f80:	60f8      	str	r0, [r7, #12]
 8002f82:	60b9      	str	r1, [r7, #8]
 8002f84:	603b      	str	r3, [r7, #0]
 8002f86:	4613      	mov	r3, r2
 8002f88:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b20      	cmp	r3, #32
 8002f98:	d175      	bne.n	8003086 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d002      	beq.n	8002fa6 <HAL_UART_Transmit+0x2c>
 8002fa0:	88fb      	ldrh	r3, [r7, #6]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e06e      	b.n	8003088 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2200      	movs	r2, #0
 8002fae:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2221      	movs	r2, #33	@ 0x21
 8002fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fb8:	f7fe f9ce 	bl	8001358 <HAL_GetTick>
 8002fbc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	88fa      	ldrh	r2, [r7, #6]
 8002fc2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	88fa      	ldrh	r2, [r7, #6]
 8002fc8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fd2:	d108      	bne.n	8002fe6 <HAL_UART_Transmit+0x6c>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d104      	bne.n	8002fe6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	61bb      	str	r3, [r7, #24]
 8002fe4:	e003      	b.n	8002fee <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002fee:	e02e      	b.n	800304e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	2180      	movs	r1, #128	@ 0x80
 8002ffa:	68f8      	ldr	r0, [r7, #12]
 8002ffc:	f000 fb1d 	bl	800363a <UART_WaitOnFlagUntilTimeout>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d005      	beq.n	8003012 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2220      	movs	r2, #32
 800300a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e03a      	b.n	8003088 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d10b      	bne.n	8003030 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	881b      	ldrh	r3, [r3, #0]
 800301c:	461a      	mov	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003026:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	3302      	adds	r3, #2
 800302c:	61bb      	str	r3, [r7, #24]
 800302e:	e007      	b.n	8003040 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	781a      	ldrb	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	3301      	adds	r3, #1
 800303e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003044:	b29b      	uxth	r3, r3
 8003046:	3b01      	subs	r3, #1
 8003048:	b29a      	uxth	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003052:	b29b      	uxth	r3, r3
 8003054:	2b00      	cmp	r3, #0
 8003056:	d1cb      	bne.n	8002ff0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	2200      	movs	r2, #0
 8003060:	2140      	movs	r1, #64	@ 0x40
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f000 fae9 	bl	800363a <UART_WaitOnFlagUntilTimeout>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d005      	beq.n	800307a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2220      	movs	r2, #32
 8003072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e006      	b.n	8003088 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2220      	movs	r2, #32
 800307e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003082:	2300      	movs	r3, #0
 8003084:	e000      	b.n	8003088 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003086:	2302      	movs	r3, #2
  }
}
 8003088:	4618      	mov	r0, r3
 800308a:	3720      	adds	r7, #32
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	4613      	mov	r3, r2
 800309c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b20      	cmp	r3, #32
 80030a8:	d112      	bne.n	80030d0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d002      	beq.n	80030b6 <HAL_UART_Receive_IT+0x26>
 80030b0:	88fb      	ldrh	r3, [r7, #6]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e00b      	b.n	80030d2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80030c0:	88fb      	ldrh	r3, [r7, #6]
 80030c2:	461a      	mov	r2, r3
 80030c4:	68b9      	ldr	r1, [r7, #8]
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 fb10 	bl	80036ec <UART_Start_Receive_IT>
 80030cc:	4603      	mov	r3, r0
 80030ce:	e000      	b.n	80030d2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80030d0:	2302      	movs	r3, #2
  }
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
	...

080030dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b0ba      	sub	sp, #232	@ 0xe8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003102:	2300      	movs	r3, #0
 8003104:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003108:	2300      	movs	r3, #0
 800310a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800310e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003112:	f003 030f 	and.w	r3, r3, #15
 8003116:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800311a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10f      	bne.n	8003142 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003126:	f003 0320 	and.w	r3, r3, #32
 800312a:	2b00      	cmp	r3, #0
 800312c:	d009      	beq.n	8003142 <HAL_UART_IRQHandler+0x66>
 800312e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003132:	f003 0320 	and.w	r3, r3, #32
 8003136:	2b00      	cmp	r3, #0
 8003138:	d003      	beq.n	8003142 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f000 fbec 	bl	8003918 <UART_Receive_IT>
      return;
 8003140:	e25b      	b.n	80035fa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003142:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003146:	2b00      	cmp	r3, #0
 8003148:	f000 80de 	beq.w	8003308 <HAL_UART_IRQHandler+0x22c>
 800314c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	2b00      	cmp	r3, #0
 8003156:	d106      	bne.n	8003166 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800315c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 80d1 	beq.w	8003308 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00b      	beq.n	800318a <HAL_UART_IRQHandler+0xae>
 8003172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800317a:	2b00      	cmp	r3, #0
 800317c:	d005      	beq.n	800318a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003182:	f043 0201 	orr.w	r2, r3, #1
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800318a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800318e:	f003 0304 	and.w	r3, r3, #4
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00b      	beq.n	80031ae <HAL_UART_IRQHandler+0xd2>
 8003196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800319a:	f003 0301 	and.w	r3, r3, #1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d005      	beq.n	80031ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a6:	f043 0202 	orr.w	r2, r3, #2
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031b2:	f003 0302 	and.w	r3, r3, #2
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00b      	beq.n	80031d2 <HAL_UART_IRQHandler+0xf6>
 80031ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031be:	f003 0301 	and.w	r3, r3, #1
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d005      	beq.n	80031d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ca:	f043 0204 	orr.w	r2, r3, #4
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80031d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031d6:	f003 0308 	and.w	r3, r3, #8
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d011      	beq.n	8003202 <HAL_UART_IRQHandler+0x126>
 80031de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031e2:	f003 0320 	and.w	r3, r3, #32
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d105      	bne.n	80031f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80031ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d005      	beq.n	8003202 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fa:	f043 0208 	orr.w	r2, r3, #8
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003206:	2b00      	cmp	r3, #0
 8003208:	f000 81f2 	beq.w	80035f0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800320c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003210:	f003 0320 	and.w	r3, r3, #32
 8003214:	2b00      	cmp	r3, #0
 8003216:	d008      	beq.n	800322a <HAL_UART_IRQHandler+0x14e>
 8003218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800321c:	f003 0320 	and.w	r3, r3, #32
 8003220:	2b00      	cmp	r3, #0
 8003222:	d002      	beq.n	800322a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f000 fb77 	bl	8003918 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003234:	2b00      	cmp	r3, #0
 8003236:	bf14      	ite	ne
 8003238:	2301      	movne	r3, #1
 800323a:	2300      	moveq	r3, #0
 800323c:	b2db      	uxtb	r3, r3
 800323e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	2b00      	cmp	r3, #0
 800324c:	d103      	bne.n	8003256 <HAL_UART_IRQHandler+0x17a>
 800324e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003252:	2b00      	cmp	r3, #0
 8003254:	d04f      	beq.n	80032f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 fa81 	bl	800375e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003266:	2b00      	cmp	r3, #0
 8003268:	d041      	beq.n	80032ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	3314      	adds	r3, #20
 8003270:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003274:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003278:	e853 3f00 	ldrex	r3, [r3]
 800327c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003280:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003284:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003288:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	3314      	adds	r3, #20
 8003292:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003296:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800329a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800329e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80032a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80032a6:	e841 2300 	strex	r3, r2, [r1]
 80032aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80032ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1d9      	bne.n	800326a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d013      	beq.n	80032e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c2:	4a7e      	ldr	r2, [pc, #504]	@ (80034bc <HAL_UART_IRQHandler+0x3e0>)
 80032c4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7fe f996 	bl	80015fc <HAL_DMA_Abort_IT>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d016      	beq.n	8003304 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80032e0:	4610      	mov	r0, r2
 80032e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e4:	e00e      	b.n	8003304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f000 f993 	bl	8003612 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032ec:	e00a      	b.n	8003304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 f98f 	bl	8003612 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032f4:	e006      	b.n	8003304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 f98b 	bl	8003612 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003302:	e175      	b.n	80035f0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003304:	bf00      	nop
    return;
 8003306:	e173      	b.n	80035f0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330c:	2b01      	cmp	r3, #1
 800330e:	f040 814f 	bne.w	80035b0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003316:	f003 0310 	and.w	r3, r3, #16
 800331a:	2b00      	cmp	r3, #0
 800331c:	f000 8148 	beq.w	80035b0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003324:	f003 0310 	and.w	r3, r3, #16
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 8141 	beq.w	80035b0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800332e:	2300      	movs	r3, #0
 8003330:	60bb      	str	r3, [r7, #8]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	60bb      	str	r3, [r7, #8]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	60bb      	str	r3, [r7, #8]
 8003342:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800334e:	2b00      	cmp	r3, #0
 8003350:	f000 80b6 	beq.w	80034c0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003360:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003364:	2b00      	cmp	r3, #0
 8003366:	f000 8145 	beq.w	80035f4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800336e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003372:	429a      	cmp	r2, r3
 8003374:	f080 813e 	bcs.w	80035f4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800337e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	2b20      	cmp	r3, #32
 8003388:	f000 8088 	beq.w	800349c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	330c      	adds	r3, #12
 8003392:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003396:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800339a:	e853 3f00 	ldrex	r3, [r3]
 800339e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80033a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	330c      	adds	r3, #12
 80033b4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80033b8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80033bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033c0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80033c4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80033c8:	e841 2300 	strex	r3, r2, [r1]
 80033cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80033d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d1d9      	bne.n	800338c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	3314      	adds	r3, #20
 80033de:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033e2:	e853 3f00 	ldrex	r3, [r3]
 80033e6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80033e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033ea:	f023 0301 	bic.w	r3, r3, #1
 80033ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	3314      	adds	r3, #20
 80033f8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80033fc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003400:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003402:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003404:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003408:	e841 2300 	strex	r3, r2, [r1]
 800340c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800340e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1e1      	bne.n	80033d8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	3314      	adds	r3, #20
 800341a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800341c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800341e:	e853 3f00 	ldrex	r3, [r3]
 8003422:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003424:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003426:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800342a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	3314      	adds	r3, #20
 8003434:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003438:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800343a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800343c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800343e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003440:	e841 2300 	strex	r3, r2, [r1]
 8003444:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003446:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1e3      	bne.n	8003414 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2220      	movs	r2, #32
 8003450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	330c      	adds	r3, #12
 8003460:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003462:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003464:	e853 3f00 	ldrex	r3, [r3]
 8003468:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800346a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800346c:	f023 0310 	bic.w	r3, r3, #16
 8003470:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	330c      	adds	r3, #12
 800347a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800347e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003480:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003482:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003484:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003486:	e841 2300 	strex	r3, r2, [r1]
 800348a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800348c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1e3      	bne.n	800345a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003496:	4618      	mov	r0, r3
 8003498:	f7fe f875 	bl	8001586 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2202      	movs	r2, #2
 80034a0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	4619      	mov	r1, r3
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f8b6 	bl	8003624 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80034b8:	e09c      	b.n	80035f4 <HAL_UART_IRQHandler+0x518>
 80034ba:	bf00      	nop
 80034bc:	08003823 	.word	0x08003823
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 808e 	beq.w	80035f8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80034dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f000 8089 	beq.w	80035f8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	330c      	adds	r3, #12
 80034ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034f0:	e853 3f00 	ldrex	r3, [r3]
 80034f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80034f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	330c      	adds	r3, #12
 8003506:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800350a:	647a      	str	r2, [r7, #68]	@ 0x44
 800350c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800350e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003510:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003512:	e841 2300 	strex	r3, r2, [r1]
 8003516:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1e3      	bne.n	80034e6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	3314      	adds	r3, #20
 8003524:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003528:	e853 3f00 	ldrex	r3, [r3]
 800352c:	623b      	str	r3, [r7, #32]
   return(result);
 800352e:	6a3b      	ldr	r3, [r7, #32]
 8003530:	f023 0301 	bic.w	r3, r3, #1
 8003534:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	3314      	adds	r3, #20
 800353e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003542:	633a      	str	r2, [r7, #48]	@ 0x30
 8003544:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003546:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003548:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800354a:	e841 2300 	strex	r3, r2, [r1]
 800354e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1e3      	bne.n	800351e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2220      	movs	r2, #32
 800355a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	330c      	adds	r3, #12
 800356a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	e853 3f00 	ldrex	r3, [r3]
 8003572:	60fb      	str	r3, [r7, #12]
   return(result);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f023 0310 	bic.w	r3, r3, #16
 800357a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	330c      	adds	r3, #12
 8003584:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003588:	61fa      	str	r2, [r7, #28]
 800358a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800358c:	69b9      	ldr	r1, [r7, #24]
 800358e:	69fa      	ldr	r2, [r7, #28]
 8003590:	e841 2300 	strex	r3, r2, [r1]
 8003594:	617b      	str	r3, [r7, #20]
   return(result);
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d1e3      	bne.n	8003564 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2202      	movs	r2, #2
 80035a0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80035a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80035a6:	4619      	mov	r1, r3
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 f83b 	bl	8003624 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80035ae:	e023      	b.n	80035f8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80035b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d009      	beq.n	80035d0 <HAL_UART_IRQHandler+0x4f4>
 80035bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d003      	beq.n	80035d0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 f93e 	bl	800384a <UART_Transmit_IT>
    return;
 80035ce:	e014      	b.n	80035fa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80035d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d00e      	beq.n	80035fa <HAL_UART_IRQHandler+0x51e>
 80035dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d008      	beq.n	80035fa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 f97d 	bl	80038e8 <UART_EndTransmit_IT>
    return;
 80035ee:	e004      	b.n	80035fa <HAL_UART_IRQHandler+0x51e>
    return;
 80035f0:	bf00      	nop
 80035f2:	e002      	b.n	80035fa <HAL_UART_IRQHandler+0x51e>
      return;
 80035f4:	bf00      	nop
 80035f6:	e000      	b.n	80035fa <HAL_UART_IRQHandler+0x51e>
      return;
 80035f8:	bf00      	nop
  }
}
 80035fa:	37e8      	adds	r7, #232	@ 0xe8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003608:	bf00      	nop
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	bc80      	pop	{r7}
 8003610:	4770      	bx	lr

08003612 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003612:	b480      	push	{r7}
 8003614:	b083      	sub	sp, #12
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800361a:	bf00      	nop
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	bc80      	pop	{r7}
 8003622:	4770      	bx	lr

08003624 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	460b      	mov	r3, r1
 800362e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	bc80      	pop	{r7}
 8003638:	4770      	bx	lr

0800363a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b086      	sub	sp, #24
 800363e:	af00      	add	r7, sp, #0
 8003640:	60f8      	str	r0, [r7, #12]
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	603b      	str	r3, [r7, #0]
 8003646:	4613      	mov	r3, r2
 8003648:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800364a:	e03b      	b.n	80036c4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800364c:	6a3b      	ldr	r3, [r7, #32]
 800364e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003652:	d037      	beq.n	80036c4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003654:	f7fd fe80 	bl	8001358 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	6a3a      	ldr	r2, [r7, #32]
 8003660:	429a      	cmp	r2, r3
 8003662:	d302      	bcc.n	800366a <UART_WaitOnFlagUntilTimeout+0x30>
 8003664:	6a3b      	ldr	r3, [r7, #32]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d101      	bne.n	800366e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e03a      	b.n	80036e4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d023      	beq.n	80036c4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	2b80      	cmp	r3, #128	@ 0x80
 8003680:	d020      	beq.n	80036c4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	2b40      	cmp	r3, #64	@ 0x40
 8003686:	d01d      	beq.n	80036c4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0308 	and.w	r3, r3, #8
 8003692:	2b08      	cmp	r3, #8
 8003694:	d116      	bne.n	80036c4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	617b      	str	r3, [r7, #20]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	617b      	str	r3, [r7, #20]
 80036aa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f000 f856 	bl	800375e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2208      	movs	r2, #8
 80036b6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e00f      	b.n	80036e4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	4013      	ands	r3, r2
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	bf0c      	ite	eq
 80036d4:	2301      	moveq	r3, #1
 80036d6:	2300      	movne	r3, #0
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	461a      	mov	r2, r3
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d0b4      	beq.n	800364c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3718      	adds	r7, #24
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	4613      	mov	r3, r2
 80036f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	88fa      	ldrh	r2, [r7, #6]
 8003704:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	88fa      	ldrh	r2, [r7, #6]
 800370a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2200      	movs	r2, #0
 8003710:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2222      	movs	r2, #34	@ 0x22
 8003716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d007      	beq.n	8003732 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68da      	ldr	r2, [r3, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003730:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	695a      	ldr	r2, [r3, #20]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f042 0201 	orr.w	r2, r2, #1
 8003740:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68da      	ldr	r2, [r3, #12]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f042 0220 	orr.w	r2, r2, #32
 8003750:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3714      	adds	r7, #20
 8003758:	46bd      	mov	sp, r7
 800375a:	bc80      	pop	{r7}
 800375c:	4770      	bx	lr

0800375e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800375e:	b480      	push	{r7}
 8003760:	b095      	sub	sp, #84	@ 0x54
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	330c      	adds	r3, #12
 800376c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800376e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003770:	e853 3f00 	ldrex	r3, [r3]
 8003774:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003778:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800377c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	330c      	adds	r3, #12
 8003784:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003786:	643a      	str	r2, [r7, #64]	@ 0x40
 8003788:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800378a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800378c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800378e:	e841 2300 	strex	r3, r2, [r1]
 8003792:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1e5      	bne.n	8003766 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	3314      	adds	r3, #20
 80037a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a2:	6a3b      	ldr	r3, [r7, #32]
 80037a4:	e853 3f00 	ldrex	r3, [r3]
 80037a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	f023 0301 	bic.w	r3, r3, #1
 80037b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	3314      	adds	r3, #20
 80037b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037c2:	e841 2300 	strex	r3, r2, [r1]
 80037c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1e5      	bne.n	800379a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d119      	bne.n	800380a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	330c      	adds	r3, #12
 80037dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	e853 3f00 	ldrex	r3, [r3]
 80037e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	f023 0310 	bic.w	r3, r3, #16
 80037ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	330c      	adds	r3, #12
 80037f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037f6:	61ba      	str	r2, [r7, #24]
 80037f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037fa:	6979      	ldr	r1, [r7, #20]
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	e841 2300 	strex	r3, r2, [r1]
 8003802:	613b      	str	r3, [r7, #16]
   return(result);
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1e5      	bne.n	80037d6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2220      	movs	r2, #32
 800380e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003818:	bf00      	nop
 800381a:	3754      	adds	r7, #84	@ 0x54
 800381c:	46bd      	mov	sp, r7
 800381e:	bc80      	pop	{r7}
 8003820:	4770      	bx	lr

08003822 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003822:	b580      	push	{r7, lr}
 8003824:	b084      	sub	sp, #16
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800383c:	68f8      	ldr	r0, [r7, #12]
 800383e:	f7ff fee8 	bl	8003612 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003842:	bf00      	nop
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800384a:	b480      	push	{r7}
 800384c:	b085      	sub	sp, #20
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b21      	cmp	r3, #33	@ 0x21
 800385c:	d13e      	bne.n	80038dc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003866:	d114      	bne.n	8003892 <UART_Transmit_IT+0x48>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d110      	bne.n	8003892 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a1b      	ldr	r3, [r3, #32]
 8003874:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	461a      	mov	r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003884:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a1b      	ldr	r3, [r3, #32]
 800388a:	1c9a      	adds	r2, r3, #2
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	621a      	str	r2, [r3, #32]
 8003890:	e008      	b.n	80038a4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a1b      	ldr	r3, [r3, #32]
 8003896:	1c59      	adds	r1, r3, #1
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	6211      	str	r1, [r2, #32]
 800389c:	781a      	ldrb	r2, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	3b01      	subs	r3, #1
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	4619      	mov	r1, r3
 80038b2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d10f      	bne.n	80038d8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68da      	ldr	r2, [r3, #12]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68da      	ldr	r2, [r3, #12]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038d8:	2300      	movs	r3, #0
 80038da:	e000      	b.n	80038de <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80038dc:	2302      	movs	r3, #2
  }
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3714      	adds	r7, #20
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr

080038e8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68da      	ldr	r2, [r3, #12]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038fe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2220      	movs	r2, #32
 8003904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f7ff fe79 	bl	8003600 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	3708      	adds	r7, #8
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b08c      	sub	sp, #48	@ 0x30
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003926:	b2db      	uxtb	r3, r3
 8003928:	2b22      	cmp	r3, #34	@ 0x22
 800392a:	f040 80ae 	bne.w	8003a8a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003936:	d117      	bne.n	8003968 <UART_Receive_IT+0x50>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	691b      	ldr	r3, [r3, #16]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d113      	bne.n	8003968 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003940:	2300      	movs	r3, #0
 8003942:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003948:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	b29b      	uxth	r3, r3
 8003952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003956:	b29a      	uxth	r2, r3
 8003958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800395a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003960:	1c9a      	adds	r2, r3, #2
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	629a      	str	r2, [r3, #40]	@ 0x28
 8003966:	e026      	b.n	80039b6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800396c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800396e:	2300      	movs	r3, #0
 8003970:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800397a:	d007      	beq.n	800398c <UART_Receive_IT+0x74>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10a      	bne.n	800399a <UART_Receive_IT+0x82>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	691b      	ldr	r3, [r3, #16]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d106      	bne.n	800399a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	b2da      	uxtb	r2, r3
 8003994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003996:	701a      	strb	r2, [r3, #0]
 8003998:	e008      	b.n	80039ac <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039a6:	b2da      	uxtb	r2, r3
 80039a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039aa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b0:	1c5a      	adds	r2, r3, #1
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	3b01      	subs	r3, #1
 80039be:	b29b      	uxth	r3, r3
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	4619      	mov	r1, r3
 80039c4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d15d      	bne.n	8003a86 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68da      	ldr	r2, [r3, #12]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 0220 	bic.w	r2, r2, #32
 80039d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68da      	ldr	r2, [r3, #12]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	695a      	ldr	r2, [r3, #20]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 0201 	bic.w	r2, r2, #1
 80039f8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2220      	movs	r2, #32
 80039fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d135      	bne.n	8003a7c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	330c      	adds	r3, #12
 8003a1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	e853 3f00 	ldrex	r3, [r3]
 8003a24:	613b      	str	r3, [r7, #16]
   return(result);
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	f023 0310 	bic.w	r3, r3, #16
 8003a2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	330c      	adds	r3, #12
 8003a34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a36:	623a      	str	r2, [r7, #32]
 8003a38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a3a:	69f9      	ldr	r1, [r7, #28]
 8003a3c:	6a3a      	ldr	r2, [r7, #32]
 8003a3e:	e841 2300 	strex	r3, r2, [r1]
 8003a42:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1e5      	bne.n	8003a16 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0310 	and.w	r3, r3, #16
 8003a54:	2b10      	cmp	r3, #16
 8003a56:	d10a      	bne.n	8003a6e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a58:	2300      	movs	r3, #0
 8003a5a:	60fb      	str	r3, [r7, #12]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	60fb      	str	r3, [r7, #12]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a72:	4619      	mov	r1, r3
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f7ff fdd5 	bl	8003624 <HAL_UARTEx_RxEventCallback>
 8003a7a:	e002      	b.n	8003a82 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f7fd f8eb 	bl	8000c58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003a82:	2300      	movs	r3, #0
 8003a84:	e002      	b.n	8003a8c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003a86:	2300      	movs	r3, #0
 8003a88:	e000      	b.n	8003a8c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003a8a:	2302      	movs	r3, #2
  }
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3730      	adds	r7, #48	@ 0x30
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	68da      	ldr	r2, [r3, #12]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	431a      	orrs	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	695b      	ldr	r3, [r3, #20]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003ace:	f023 030c 	bic.w	r3, r3, #12
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	6812      	ldr	r2, [r2, #0]
 8003ad6:	68b9      	ldr	r1, [r7, #8]
 8003ad8:	430b      	orrs	r3, r1
 8003ada:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	699a      	ldr	r2, [r3, #24]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a2c      	ldr	r2, [pc, #176]	@ (8003ba8 <UART_SetConfig+0x114>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d103      	bne.n	8003b04 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003afc:	f7fe fb88 	bl	8002210 <HAL_RCC_GetPCLK2Freq>
 8003b00:	60f8      	str	r0, [r7, #12]
 8003b02:	e002      	b.n	8003b0a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003b04:	f7fe fb70 	bl	80021e8 <HAL_RCC_GetPCLK1Freq>
 8003b08:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	4413      	add	r3, r2
 8003b12:	009a      	lsls	r2, r3, #2
 8003b14:	441a      	add	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b20:	4a22      	ldr	r2, [pc, #136]	@ (8003bac <UART_SetConfig+0x118>)
 8003b22:	fba2 2303 	umull	r2, r3, r2, r3
 8003b26:	095b      	lsrs	r3, r3, #5
 8003b28:	0119      	lsls	r1, r3, #4
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	4413      	add	r3, r2
 8003b32:	009a      	lsls	r2, r3, #2
 8003b34:	441a      	add	r2, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b40:	4b1a      	ldr	r3, [pc, #104]	@ (8003bac <UART_SetConfig+0x118>)
 8003b42:	fba3 0302 	umull	r0, r3, r3, r2
 8003b46:	095b      	lsrs	r3, r3, #5
 8003b48:	2064      	movs	r0, #100	@ 0x64
 8003b4a:	fb00 f303 	mul.w	r3, r0, r3
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	011b      	lsls	r3, r3, #4
 8003b52:	3332      	adds	r3, #50	@ 0x32
 8003b54:	4a15      	ldr	r2, [pc, #84]	@ (8003bac <UART_SetConfig+0x118>)
 8003b56:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5a:	095b      	lsrs	r3, r3, #5
 8003b5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b60:	4419      	add	r1, r3
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	4613      	mov	r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	4413      	add	r3, r2
 8003b6a:	009a      	lsls	r2, r3, #2
 8003b6c:	441a      	add	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b78:	4b0c      	ldr	r3, [pc, #48]	@ (8003bac <UART_SetConfig+0x118>)
 8003b7a:	fba3 0302 	umull	r0, r3, r3, r2
 8003b7e:	095b      	lsrs	r3, r3, #5
 8003b80:	2064      	movs	r0, #100	@ 0x64
 8003b82:	fb00 f303 	mul.w	r3, r0, r3
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	011b      	lsls	r3, r3, #4
 8003b8a:	3332      	adds	r3, #50	@ 0x32
 8003b8c:	4a07      	ldr	r2, [pc, #28]	@ (8003bac <UART_SetConfig+0x118>)
 8003b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b92:	095b      	lsrs	r3, r3, #5
 8003b94:	f003 020f 	and.w	r2, r3, #15
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	440a      	add	r2, r1
 8003b9e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003ba0:	bf00      	nop
 8003ba2:	3710      	adds	r7, #16
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	40013800 	.word	0x40013800
 8003bac:	51eb851f 	.word	0x51eb851f

08003bb0 <siprintf>:
 8003bb0:	b40e      	push	{r1, r2, r3}
 8003bb2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003bb6:	b500      	push	{lr}
 8003bb8:	b09c      	sub	sp, #112	@ 0x70
 8003bba:	ab1d      	add	r3, sp, #116	@ 0x74
 8003bbc:	9002      	str	r0, [sp, #8]
 8003bbe:	9006      	str	r0, [sp, #24]
 8003bc0:	9107      	str	r1, [sp, #28]
 8003bc2:	9104      	str	r1, [sp, #16]
 8003bc4:	4808      	ldr	r0, [pc, #32]	@ (8003be8 <siprintf+0x38>)
 8003bc6:	4909      	ldr	r1, [pc, #36]	@ (8003bec <siprintf+0x3c>)
 8003bc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bcc:	9105      	str	r1, [sp, #20]
 8003bce:	6800      	ldr	r0, [r0, #0]
 8003bd0:	a902      	add	r1, sp, #8
 8003bd2:	9301      	str	r3, [sp, #4]
 8003bd4:	f000 f992 	bl	8003efc <_svfiprintf_r>
 8003bd8:	2200      	movs	r2, #0
 8003bda:	9b02      	ldr	r3, [sp, #8]
 8003bdc:	701a      	strb	r2, [r3, #0]
 8003bde:	b01c      	add	sp, #112	@ 0x70
 8003be0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003be4:	b003      	add	sp, #12
 8003be6:	4770      	bx	lr
 8003be8:	20000014 	.word	0x20000014
 8003bec:	ffff0208 	.word	0xffff0208

08003bf0 <memset>:
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	4402      	add	r2, r0
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d100      	bne.n	8003bfa <memset+0xa>
 8003bf8:	4770      	bx	lr
 8003bfa:	f803 1b01 	strb.w	r1, [r3], #1
 8003bfe:	e7f9      	b.n	8003bf4 <memset+0x4>

08003c00 <__errno>:
 8003c00:	4b01      	ldr	r3, [pc, #4]	@ (8003c08 <__errno+0x8>)
 8003c02:	6818      	ldr	r0, [r3, #0]
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	20000014 	.word	0x20000014

08003c0c <__libc_init_array>:
 8003c0c:	b570      	push	{r4, r5, r6, lr}
 8003c0e:	2600      	movs	r6, #0
 8003c10:	4d0c      	ldr	r5, [pc, #48]	@ (8003c44 <__libc_init_array+0x38>)
 8003c12:	4c0d      	ldr	r4, [pc, #52]	@ (8003c48 <__libc_init_array+0x3c>)
 8003c14:	1b64      	subs	r4, r4, r5
 8003c16:	10a4      	asrs	r4, r4, #2
 8003c18:	42a6      	cmp	r6, r4
 8003c1a:	d109      	bne.n	8003c30 <__libc_init_array+0x24>
 8003c1c:	f000 fc78 	bl	8004510 <_init>
 8003c20:	2600      	movs	r6, #0
 8003c22:	4d0a      	ldr	r5, [pc, #40]	@ (8003c4c <__libc_init_array+0x40>)
 8003c24:	4c0a      	ldr	r4, [pc, #40]	@ (8003c50 <__libc_init_array+0x44>)
 8003c26:	1b64      	subs	r4, r4, r5
 8003c28:	10a4      	asrs	r4, r4, #2
 8003c2a:	42a6      	cmp	r6, r4
 8003c2c:	d105      	bne.n	8003c3a <__libc_init_array+0x2e>
 8003c2e:	bd70      	pop	{r4, r5, r6, pc}
 8003c30:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c34:	4798      	blx	r3
 8003c36:	3601      	adds	r6, #1
 8003c38:	e7ee      	b.n	8003c18 <__libc_init_array+0xc>
 8003c3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c3e:	4798      	blx	r3
 8003c40:	3601      	adds	r6, #1
 8003c42:	e7f2      	b.n	8003c2a <__libc_init_array+0x1e>
 8003c44:	08004598 	.word	0x08004598
 8003c48:	08004598 	.word	0x08004598
 8003c4c:	08004598 	.word	0x08004598
 8003c50:	0800459c 	.word	0x0800459c

08003c54 <__retarget_lock_acquire_recursive>:
 8003c54:	4770      	bx	lr

08003c56 <__retarget_lock_release_recursive>:
 8003c56:	4770      	bx	lr

08003c58 <_free_r>:
 8003c58:	b538      	push	{r3, r4, r5, lr}
 8003c5a:	4605      	mov	r5, r0
 8003c5c:	2900      	cmp	r1, #0
 8003c5e:	d040      	beq.n	8003ce2 <_free_r+0x8a>
 8003c60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c64:	1f0c      	subs	r4, r1, #4
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	bfb8      	it	lt
 8003c6a:	18e4      	addlt	r4, r4, r3
 8003c6c:	f000 f8de 	bl	8003e2c <__malloc_lock>
 8003c70:	4a1c      	ldr	r2, [pc, #112]	@ (8003ce4 <_free_r+0x8c>)
 8003c72:	6813      	ldr	r3, [r2, #0]
 8003c74:	b933      	cbnz	r3, 8003c84 <_free_r+0x2c>
 8003c76:	6063      	str	r3, [r4, #4]
 8003c78:	6014      	str	r4, [r2, #0]
 8003c7a:	4628      	mov	r0, r5
 8003c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c80:	f000 b8da 	b.w	8003e38 <__malloc_unlock>
 8003c84:	42a3      	cmp	r3, r4
 8003c86:	d908      	bls.n	8003c9a <_free_r+0x42>
 8003c88:	6820      	ldr	r0, [r4, #0]
 8003c8a:	1821      	adds	r1, r4, r0
 8003c8c:	428b      	cmp	r3, r1
 8003c8e:	bf01      	itttt	eq
 8003c90:	6819      	ldreq	r1, [r3, #0]
 8003c92:	685b      	ldreq	r3, [r3, #4]
 8003c94:	1809      	addeq	r1, r1, r0
 8003c96:	6021      	streq	r1, [r4, #0]
 8003c98:	e7ed      	b.n	8003c76 <_free_r+0x1e>
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	b10b      	cbz	r3, 8003ca4 <_free_r+0x4c>
 8003ca0:	42a3      	cmp	r3, r4
 8003ca2:	d9fa      	bls.n	8003c9a <_free_r+0x42>
 8003ca4:	6811      	ldr	r1, [r2, #0]
 8003ca6:	1850      	adds	r0, r2, r1
 8003ca8:	42a0      	cmp	r0, r4
 8003caa:	d10b      	bne.n	8003cc4 <_free_r+0x6c>
 8003cac:	6820      	ldr	r0, [r4, #0]
 8003cae:	4401      	add	r1, r0
 8003cb0:	1850      	adds	r0, r2, r1
 8003cb2:	4283      	cmp	r3, r0
 8003cb4:	6011      	str	r1, [r2, #0]
 8003cb6:	d1e0      	bne.n	8003c7a <_free_r+0x22>
 8003cb8:	6818      	ldr	r0, [r3, #0]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	4408      	add	r0, r1
 8003cbe:	6010      	str	r0, [r2, #0]
 8003cc0:	6053      	str	r3, [r2, #4]
 8003cc2:	e7da      	b.n	8003c7a <_free_r+0x22>
 8003cc4:	d902      	bls.n	8003ccc <_free_r+0x74>
 8003cc6:	230c      	movs	r3, #12
 8003cc8:	602b      	str	r3, [r5, #0]
 8003cca:	e7d6      	b.n	8003c7a <_free_r+0x22>
 8003ccc:	6820      	ldr	r0, [r4, #0]
 8003cce:	1821      	adds	r1, r4, r0
 8003cd0:	428b      	cmp	r3, r1
 8003cd2:	bf01      	itttt	eq
 8003cd4:	6819      	ldreq	r1, [r3, #0]
 8003cd6:	685b      	ldreq	r3, [r3, #4]
 8003cd8:	1809      	addeq	r1, r1, r0
 8003cda:	6021      	streq	r1, [r4, #0]
 8003cdc:	6063      	str	r3, [r4, #4]
 8003cde:	6054      	str	r4, [r2, #4]
 8003ce0:	e7cb      	b.n	8003c7a <_free_r+0x22>
 8003ce2:	bd38      	pop	{r3, r4, r5, pc}
 8003ce4:	200002e8 	.word	0x200002e8

08003ce8 <sbrk_aligned>:
 8003ce8:	b570      	push	{r4, r5, r6, lr}
 8003cea:	4e0f      	ldr	r6, [pc, #60]	@ (8003d28 <sbrk_aligned+0x40>)
 8003cec:	460c      	mov	r4, r1
 8003cee:	6831      	ldr	r1, [r6, #0]
 8003cf0:	4605      	mov	r5, r0
 8003cf2:	b911      	cbnz	r1, 8003cfa <sbrk_aligned+0x12>
 8003cf4:	f000 fbaa 	bl	800444c <_sbrk_r>
 8003cf8:	6030      	str	r0, [r6, #0]
 8003cfa:	4621      	mov	r1, r4
 8003cfc:	4628      	mov	r0, r5
 8003cfe:	f000 fba5 	bl	800444c <_sbrk_r>
 8003d02:	1c43      	adds	r3, r0, #1
 8003d04:	d103      	bne.n	8003d0e <sbrk_aligned+0x26>
 8003d06:	f04f 34ff 	mov.w	r4, #4294967295
 8003d0a:	4620      	mov	r0, r4
 8003d0c:	bd70      	pop	{r4, r5, r6, pc}
 8003d0e:	1cc4      	adds	r4, r0, #3
 8003d10:	f024 0403 	bic.w	r4, r4, #3
 8003d14:	42a0      	cmp	r0, r4
 8003d16:	d0f8      	beq.n	8003d0a <sbrk_aligned+0x22>
 8003d18:	1a21      	subs	r1, r4, r0
 8003d1a:	4628      	mov	r0, r5
 8003d1c:	f000 fb96 	bl	800444c <_sbrk_r>
 8003d20:	3001      	adds	r0, #1
 8003d22:	d1f2      	bne.n	8003d0a <sbrk_aligned+0x22>
 8003d24:	e7ef      	b.n	8003d06 <sbrk_aligned+0x1e>
 8003d26:	bf00      	nop
 8003d28:	200002e4 	.word	0x200002e4

08003d2c <_malloc_r>:
 8003d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d30:	1ccd      	adds	r5, r1, #3
 8003d32:	f025 0503 	bic.w	r5, r5, #3
 8003d36:	3508      	adds	r5, #8
 8003d38:	2d0c      	cmp	r5, #12
 8003d3a:	bf38      	it	cc
 8003d3c:	250c      	movcc	r5, #12
 8003d3e:	2d00      	cmp	r5, #0
 8003d40:	4606      	mov	r6, r0
 8003d42:	db01      	blt.n	8003d48 <_malloc_r+0x1c>
 8003d44:	42a9      	cmp	r1, r5
 8003d46:	d904      	bls.n	8003d52 <_malloc_r+0x26>
 8003d48:	230c      	movs	r3, #12
 8003d4a:	6033      	str	r3, [r6, #0]
 8003d4c:	2000      	movs	r0, #0
 8003d4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d52:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e28 <_malloc_r+0xfc>
 8003d56:	f000 f869 	bl	8003e2c <__malloc_lock>
 8003d5a:	f8d8 3000 	ldr.w	r3, [r8]
 8003d5e:	461c      	mov	r4, r3
 8003d60:	bb44      	cbnz	r4, 8003db4 <_malloc_r+0x88>
 8003d62:	4629      	mov	r1, r5
 8003d64:	4630      	mov	r0, r6
 8003d66:	f7ff ffbf 	bl	8003ce8 <sbrk_aligned>
 8003d6a:	1c43      	adds	r3, r0, #1
 8003d6c:	4604      	mov	r4, r0
 8003d6e:	d158      	bne.n	8003e22 <_malloc_r+0xf6>
 8003d70:	f8d8 4000 	ldr.w	r4, [r8]
 8003d74:	4627      	mov	r7, r4
 8003d76:	2f00      	cmp	r7, #0
 8003d78:	d143      	bne.n	8003e02 <_malloc_r+0xd6>
 8003d7a:	2c00      	cmp	r4, #0
 8003d7c:	d04b      	beq.n	8003e16 <_malloc_r+0xea>
 8003d7e:	6823      	ldr	r3, [r4, #0]
 8003d80:	4639      	mov	r1, r7
 8003d82:	4630      	mov	r0, r6
 8003d84:	eb04 0903 	add.w	r9, r4, r3
 8003d88:	f000 fb60 	bl	800444c <_sbrk_r>
 8003d8c:	4581      	cmp	r9, r0
 8003d8e:	d142      	bne.n	8003e16 <_malloc_r+0xea>
 8003d90:	6821      	ldr	r1, [r4, #0]
 8003d92:	4630      	mov	r0, r6
 8003d94:	1a6d      	subs	r5, r5, r1
 8003d96:	4629      	mov	r1, r5
 8003d98:	f7ff ffa6 	bl	8003ce8 <sbrk_aligned>
 8003d9c:	3001      	adds	r0, #1
 8003d9e:	d03a      	beq.n	8003e16 <_malloc_r+0xea>
 8003da0:	6823      	ldr	r3, [r4, #0]
 8003da2:	442b      	add	r3, r5
 8003da4:	6023      	str	r3, [r4, #0]
 8003da6:	f8d8 3000 	ldr.w	r3, [r8]
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	bb62      	cbnz	r2, 8003e08 <_malloc_r+0xdc>
 8003dae:	f8c8 7000 	str.w	r7, [r8]
 8003db2:	e00f      	b.n	8003dd4 <_malloc_r+0xa8>
 8003db4:	6822      	ldr	r2, [r4, #0]
 8003db6:	1b52      	subs	r2, r2, r5
 8003db8:	d420      	bmi.n	8003dfc <_malloc_r+0xd0>
 8003dba:	2a0b      	cmp	r2, #11
 8003dbc:	d917      	bls.n	8003dee <_malloc_r+0xc2>
 8003dbe:	1961      	adds	r1, r4, r5
 8003dc0:	42a3      	cmp	r3, r4
 8003dc2:	6025      	str	r5, [r4, #0]
 8003dc4:	bf18      	it	ne
 8003dc6:	6059      	strne	r1, [r3, #4]
 8003dc8:	6863      	ldr	r3, [r4, #4]
 8003dca:	bf08      	it	eq
 8003dcc:	f8c8 1000 	streq.w	r1, [r8]
 8003dd0:	5162      	str	r2, [r4, r5]
 8003dd2:	604b      	str	r3, [r1, #4]
 8003dd4:	4630      	mov	r0, r6
 8003dd6:	f000 f82f 	bl	8003e38 <__malloc_unlock>
 8003dda:	f104 000b 	add.w	r0, r4, #11
 8003dde:	1d23      	adds	r3, r4, #4
 8003de0:	f020 0007 	bic.w	r0, r0, #7
 8003de4:	1ac2      	subs	r2, r0, r3
 8003de6:	bf1c      	itt	ne
 8003de8:	1a1b      	subne	r3, r3, r0
 8003dea:	50a3      	strne	r3, [r4, r2]
 8003dec:	e7af      	b.n	8003d4e <_malloc_r+0x22>
 8003dee:	6862      	ldr	r2, [r4, #4]
 8003df0:	42a3      	cmp	r3, r4
 8003df2:	bf0c      	ite	eq
 8003df4:	f8c8 2000 	streq.w	r2, [r8]
 8003df8:	605a      	strne	r2, [r3, #4]
 8003dfa:	e7eb      	b.n	8003dd4 <_malloc_r+0xa8>
 8003dfc:	4623      	mov	r3, r4
 8003dfe:	6864      	ldr	r4, [r4, #4]
 8003e00:	e7ae      	b.n	8003d60 <_malloc_r+0x34>
 8003e02:	463c      	mov	r4, r7
 8003e04:	687f      	ldr	r7, [r7, #4]
 8003e06:	e7b6      	b.n	8003d76 <_malloc_r+0x4a>
 8003e08:	461a      	mov	r2, r3
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	42a3      	cmp	r3, r4
 8003e0e:	d1fb      	bne.n	8003e08 <_malloc_r+0xdc>
 8003e10:	2300      	movs	r3, #0
 8003e12:	6053      	str	r3, [r2, #4]
 8003e14:	e7de      	b.n	8003dd4 <_malloc_r+0xa8>
 8003e16:	230c      	movs	r3, #12
 8003e18:	4630      	mov	r0, r6
 8003e1a:	6033      	str	r3, [r6, #0]
 8003e1c:	f000 f80c 	bl	8003e38 <__malloc_unlock>
 8003e20:	e794      	b.n	8003d4c <_malloc_r+0x20>
 8003e22:	6005      	str	r5, [r0, #0]
 8003e24:	e7d6      	b.n	8003dd4 <_malloc_r+0xa8>
 8003e26:	bf00      	nop
 8003e28:	200002e8 	.word	0x200002e8

08003e2c <__malloc_lock>:
 8003e2c:	4801      	ldr	r0, [pc, #4]	@ (8003e34 <__malloc_lock+0x8>)
 8003e2e:	f7ff bf11 	b.w	8003c54 <__retarget_lock_acquire_recursive>
 8003e32:	bf00      	nop
 8003e34:	200002e0 	.word	0x200002e0

08003e38 <__malloc_unlock>:
 8003e38:	4801      	ldr	r0, [pc, #4]	@ (8003e40 <__malloc_unlock+0x8>)
 8003e3a:	f7ff bf0c 	b.w	8003c56 <__retarget_lock_release_recursive>
 8003e3e:	bf00      	nop
 8003e40:	200002e0 	.word	0x200002e0

08003e44 <__ssputs_r>:
 8003e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e48:	461f      	mov	r7, r3
 8003e4a:	688e      	ldr	r6, [r1, #8]
 8003e4c:	4682      	mov	sl, r0
 8003e4e:	42be      	cmp	r6, r7
 8003e50:	460c      	mov	r4, r1
 8003e52:	4690      	mov	r8, r2
 8003e54:	680b      	ldr	r3, [r1, #0]
 8003e56:	d82d      	bhi.n	8003eb4 <__ssputs_r+0x70>
 8003e58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003e5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003e60:	d026      	beq.n	8003eb0 <__ssputs_r+0x6c>
 8003e62:	6965      	ldr	r5, [r4, #20]
 8003e64:	6909      	ldr	r1, [r1, #16]
 8003e66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e6a:	eba3 0901 	sub.w	r9, r3, r1
 8003e6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e72:	1c7b      	adds	r3, r7, #1
 8003e74:	444b      	add	r3, r9
 8003e76:	106d      	asrs	r5, r5, #1
 8003e78:	429d      	cmp	r5, r3
 8003e7a:	bf38      	it	cc
 8003e7c:	461d      	movcc	r5, r3
 8003e7e:	0553      	lsls	r3, r2, #21
 8003e80:	d527      	bpl.n	8003ed2 <__ssputs_r+0x8e>
 8003e82:	4629      	mov	r1, r5
 8003e84:	f7ff ff52 	bl	8003d2c <_malloc_r>
 8003e88:	4606      	mov	r6, r0
 8003e8a:	b360      	cbz	r0, 8003ee6 <__ssputs_r+0xa2>
 8003e8c:	464a      	mov	r2, r9
 8003e8e:	6921      	ldr	r1, [r4, #16]
 8003e90:	f000 fafa 	bl	8004488 <memcpy>
 8003e94:	89a3      	ldrh	r3, [r4, #12]
 8003e96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e9e:	81a3      	strh	r3, [r4, #12]
 8003ea0:	6126      	str	r6, [r4, #16]
 8003ea2:	444e      	add	r6, r9
 8003ea4:	6026      	str	r6, [r4, #0]
 8003ea6:	463e      	mov	r6, r7
 8003ea8:	6165      	str	r5, [r4, #20]
 8003eaa:	eba5 0509 	sub.w	r5, r5, r9
 8003eae:	60a5      	str	r5, [r4, #8]
 8003eb0:	42be      	cmp	r6, r7
 8003eb2:	d900      	bls.n	8003eb6 <__ssputs_r+0x72>
 8003eb4:	463e      	mov	r6, r7
 8003eb6:	4632      	mov	r2, r6
 8003eb8:	4641      	mov	r1, r8
 8003eba:	6820      	ldr	r0, [r4, #0]
 8003ebc:	f000 faac 	bl	8004418 <memmove>
 8003ec0:	2000      	movs	r0, #0
 8003ec2:	68a3      	ldr	r3, [r4, #8]
 8003ec4:	1b9b      	subs	r3, r3, r6
 8003ec6:	60a3      	str	r3, [r4, #8]
 8003ec8:	6823      	ldr	r3, [r4, #0]
 8003eca:	4433      	add	r3, r6
 8003ecc:	6023      	str	r3, [r4, #0]
 8003ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ed2:	462a      	mov	r2, r5
 8003ed4:	f000 fae6 	bl	80044a4 <_realloc_r>
 8003ed8:	4606      	mov	r6, r0
 8003eda:	2800      	cmp	r0, #0
 8003edc:	d1e0      	bne.n	8003ea0 <__ssputs_r+0x5c>
 8003ede:	4650      	mov	r0, sl
 8003ee0:	6921      	ldr	r1, [r4, #16]
 8003ee2:	f7ff feb9 	bl	8003c58 <_free_r>
 8003ee6:	230c      	movs	r3, #12
 8003ee8:	f8ca 3000 	str.w	r3, [sl]
 8003eec:	89a3      	ldrh	r3, [r4, #12]
 8003eee:	f04f 30ff 	mov.w	r0, #4294967295
 8003ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ef6:	81a3      	strh	r3, [r4, #12]
 8003ef8:	e7e9      	b.n	8003ece <__ssputs_r+0x8a>
	...

08003efc <_svfiprintf_r>:
 8003efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f00:	4698      	mov	r8, r3
 8003f02:	898b      	ldrh	r3, [r1, #12]
 8003f04:	4607      	mov	r7, r0
 8003f06:	061b      	lsls	r3, r3, #24
 8003f08:	460d      	mov	r5, r1
 8003f0a:	4614      	mov	r4, r2
 8003f0c:	b09d      	sub	sp, #116	@ 0x74
 8003f0e:	d510      	bpl.n	8003f32 <_svfiprintf_r+0x36>
 8003f10:	690b      	ldr	r3, [r1, #16]
 8003f12:	b973      	cbnz	r3, 8003f32 <_svfiprintf_r+0x36>
 8003f14:	2140      	movs	r1, #64	@ 0x40
 8003f16:	f7ff ff09 	bl	8003d2c <_malloc_r>
 8003f1a:	6028      	str	r0, [r5, #0]
 8003f1c:	6128      	str	r0, [r5, #16]
 8003f1e:	b930      	cbnz	r0, 8003f2e <_svfiprintf_r+0x32>
 8003f20:	230c      	movs	r3, #12
 8003f22:	603b      	str	r3, [r7, #0]
 8003f24:	f04f 30ff 	mov.w	r0, #4294967295
 8003f28:	b01d      	add	sp, #116	@ 0x74
 8003f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f2e:	2340      	movs	r3, #64	@ 0x40
 8003f30:	616b      	str	r3, [r5, #20]
 8003f32:	2300      	movs	r3, #0
 8003f34:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f36:	2320      	movs	r3, #32
 8003f38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f3c:	2330      	movs	r3, #48	@ 0x30
 8003f3e:	f04f 0901 	mov.w	r9, #1
 8003f42:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f46:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80040e0 <_svfiprintf_r+0x1e4>
 8003f4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003f4e:	4623      	mov	r3, r4
 8003f50:	469a      	mov	sl, r3
 8003f52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f56:	b10a      	cbz	r2, 8003f5c <_svfiprintf_r+0x60>
 8003f58:	2a25      	cmp	r2, #37	@ 0x25
 8003f5a:	d1f9      	bne.n	8003f50 <_svfiprintf_r+0x54>
 8003f5c:	ebba 0b04 	subs.w	fp, sl, r4
 8003f60:	d00b      	beq.n	8003f7a <_svfiprintf_r+0x7e>
 8003f62:	465b      	mov	r3, fp
 8003f64:	4622      	mov	r2, r4
 8003f66:	4629      	mov	r1, r5
 8003f68:	4638      	mov	r0, r7
 8003f6a:	f7ff ff6b 	bl	8003e44 <__ssputs_r>
 8003f6e:	3001      	adds	r0, #1
 8003f70:	f000 80a7 	beq.w	80040c2 <_svfiprintf_r+0x1c6>
 8003f74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f76:	445a      	add	r2, fp
 8003f78:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f000 809f 	beq.w	80040c2 <_svfiprintf_r+0x1c6>
 8003f84:	2300      	movs	r3, #0
 8003f86:	f04f 32ff 	mov.w	r2, #4294967295
 8003f8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f8e:	f10a 0a01 	add.w	sl, sl, #1
 8003f92:	9304      	str	r3, [sp, #16]
 8003f94:	9307      	str	r3, [sp, #28]
 8003f96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f9a:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f9c:	4654      	mov	r4, sl
 8003f9e:	2205      	movs	r2, #5
 8003fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fa4:	484e      	ldr	r0, [pc, #312]	@ (80040e0 <_svfiprintf_r+0x1e4>)
 8003fa6:	f000 fa61 	bl	800446c <memchr>
 8003faa:	9a04      	ldr	r2, [sp, #16]
 8003fac:	b9d8      	cbnz	r0, 8003fe6 <_svfiprintf_r+0xea>
 8003fae:	06d0      	lsls	r0, r2, #27
 8003fb0:	bf44      	itt	mi
 8003fb2:	2320      	movmi	r3, #32
 8003fb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fb8:	0711      	lsls	r1, r2, #28
 8003fba:	bf44      	itt	mi
 8003fbc:	232b      	movmi	r3, #43	@ 0x2b
 8003fbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fc2:	f89a 3000 	ldrb.w	r3, [sl]
 8003fc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fc8:	d015      	beq.n	8003ff6 <_svfiprintf_r+0xfa>
 8003fca:	4654      	mov	r4, sl
 8003fcc:	2000      	movs	r0, #0
 8003fce:	f04f 0c0a 	mov.w	ip, #10
 8003fd2:	9a07      	ldr	r2, [sp, #28]
 8003fd4:	4621      	mov	r1, r4
 8003fd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fda:	3b30      	subs	r3, #48	@ 0x30
 8003fdc:	2b09      	cmp	r3, #9
 8003fde:	d94b      	bls.n	8004078 <_svfiprintf_r+0x17c>
 8003fe0:	b1b0      	cbz	r0, 8004010 <_svfiprintf_r+0x114>
 8003fe2:	9207      	str	r2, [sp, #28]
 8003fe4:	e014      	b.n	8004010 <_svfiprintf_r+0x114>
 8003fe6:	eba0 0308 	sub.w	r3, r0, r8
 8003fea:	fa09 f303 	lsl.w	r3, r9, r3
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	46a2      	mov	sl, r4
 8003ff2:	9304      	str	r3, [sp, #16]
 8003ff4:	e7d2      	b.n	8003f9c <_svfiprintf_r+0xa0>
 8003ff6:	9b03      	ldr	r3, [sp, #12]
 8003ff8:	1d19      	adds	r1, r3, #4
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	9103      	str	r1, [sp, #12]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	bfbb      	ittet	lt
 8004002:	425b      	neglt	r3, r3
 8004004:	f042 0202 	orrlt.w	r2, r2, #2
 8004008:	9307      	strge	r3, [sp, #28]
 800400a:	9307      	strlt	r3, [sp, #28]
 800400c:	bfb8      	it	lt
 800400e:	9204      	strlt	r2, [sp, #16]
 8004010:	7823      	ldrb	r3, [r4, #0]
 8004012:	2b2e      	cmp	r3, #46	@ 0x2e
 8004014:	d10a      	bne.n	800402c <_svfiprintf_r+0x130>
 8004016:	7863      	ldrb	r3, [r4, #1]
 8004018:	2b2a      	cmp	r3, #42	@ 0x2a
 800401a:	d132      	bne.n	8004082 <_svfiprintf_r+0x186>
 800401c:	9b03      	ldr	r3, [sp, #12]
 800401e:	3402      	adds	r4, #2
 8004020:	1d1a      	adds	r2, r3, #4
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	9203      	str	r2, [sp, #12]
 8004026:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800402a:	9305      	str	r3, [sp, #20]
 800402c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80040e4 <_svfiprintf_r+0x1e8>
 8004030:	2203      	movs	r2, #3
 8004032:	4650      	mov	r0, sl
 8004034:	7821      	ldrb	r1, [r4, #0]
 8004036:	f000 fa19 	bl	800446c <memchr>
 800403a:	b138      	cbz	r0, 800404c <_svfiprintf_r+0x150>
 800403c:	2240      	movs	r2, #64	@ 0x40
 800403e:	9b04      	ldr	r3, [sp, #16]
 8004040:	eba0 000a 	sub.w	r0, r0, sl
 8004044:	4082      	lsls	r2, r0
 8004046:	4313      	orrs	r3, r2
 8004048:	3401      	adds	r4, #1
 800404a:	9304      	str	r3, [sp, #16]
 800404c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004050:	2206      	movs	r2, #6
 8004052:	4825      	ldr	r0, [pc, #148]	@ (80040e8 <_svfiprintf_r+0x1ec>)
 8004054:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004058:	f000 fa08 	bl	800446c <memchr>
 800405c:	2800      	cmp	r0, #0
 800405e:	d036      	beq.n	80040ce <_svfiprintf_r+0x1d2>
 8004060:	4b22      	ldr	r3, [pc, #136]	@ (80040ec <_svfiprintf_r+0x1f0>)
 8004062:	bb1b      	cbnz	r3, 80040ac <_svfiprintf_r+0x1b0>
 8004064:	9b03      	ldr	r3, [sp, #12]
 8004066:	3307      	adds	r3, #7
 8004068:	f023 0307 	bic.w	r3, r3, #7
 800406c:	3308      	adds	r3, #8
 800406e:	9303      	str	r3, [sp, #12]
 8004070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004072:	4433      	add	r3, r6
 8004074:	9309      	str	r3, [sp, #36]	@ 0x24
 8004076:	e76a      	b.n	8003f4e <_svfiprintf_r+0x52>
 8004078:	460c      	mov	r4, r1
 800407a:	2001      	movs	r0, #1
 800407c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004080:	e7a8      	b.n	8003fd4 <_svfiprintf_r+0xd8>
 8004082:	2300      	movs	r3, #0
 8004084:	f04f 0c0a 	mov.w	ip, #10
 8004088:	4619      	mov	r1, r3
 800408a:	3401      	adds	r4, #1
 800408c:	9305      	str	r3, [sp, #20]
 800408e:	4620      	mov	r0, r4
 8004090:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004094:	3a30      	subs	r2, #48	@ 0x30
 8004096:	2a09      	cmp	r2, #9
 8004098:	d903      	bls.n	80040a2 <_svfiprintf_r+0x1a6>
 800409a:	2b00      	cmp	r3, #0
 800409c:	d0c6      	beq.n	800402c <_svfiprintf_r+0x130>
 800409e:	9105      	str	r1, [sp, #20]
 80040a0:	e7c4      	b.n	800402c <_svfiprintf_r+0x130>
 80040a2:	4604      	mov	r4, r0
 80040a4:	2301      	movs	r3, #1
 80040a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80040aa:	e7f0      	b.n	800408e <_svfiprintf_r+0x192>
 80040ac:	ab03      	add	r3, sp, #12
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	462a      	mov	r2, r5
 80040b2:	4638      	mov	r0, r7
 80040b4:	4b0e      	ldr	r3, [pc, #56]	@ (80040f0 <_svfiprintf_r+0x1f4>)
 80040b6:	a904      	add	r1, sp, #16
 80040b8:	f3af 8000 	nop.w
 80040bc:	1c42      	adds	r2, r0, #1
 80040be:	4606      	mov	r6, r0
 80040c0:	d1d6      	bne.n	8004070 <_svfiprintf_r+0x174>
 80040c2:	89ab      	ldrh	r3, [r5, #12]
 80040c4:	065b      	lsls	r3, r3, #25
 80040c6:	f53f af2d 	bmi.w	8003f24 <_svfiprintf_r+0x28>
 80040ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80040cc:	e72c      	b.n	8003f28 <_svfiprintf_r+0x2c>
 80040ce:	ab03      	add	r3, sp, #12
 80040d0:	9300      	str	r3, [sp, #0]
 80040d2:	462a      	mov	r2, r5
 80040d4:	4638      	mov	r0, r7
 80040d6:	4b06      	ldr	r3, [pc, #24]	@ (80040f0 <_svfiprintf_r+0x1f4>)
 80040d8:	a904      	add	r1, sp, #16
 80040da:	f000 f87d 	bl	80041d8 <_printf_i>
 80040de:	e7ed      	b.n	80040bc <_svfiprintf_r+0x1c0>
 80040e0:	08004562 	.word	0x08004562
 80040e4:	08004568 	.word	0x08004568
 80040e8:	0800456c 	.word	0x0800456c
 80040ec:	00000000 	.word	0x00000000
 80040f0:	08003e45 	.word	0x08003e45

080040f4 <_printf_common>:
 80040f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040f8:	4616      	mov	r6, r2
 80040fa:	4698      	mov	r8, r3
 80040fc:	688a      	ldr	r2, [r1, #8]
 80040fe:	690b      	ldr	r3, [r1, #16]
 8004100:	4607      	mov	r7, r0
 8004102:	4293      	cmp	r3, r2
 8004104:	bfb8      	it	lt
 8004106:	4613      	movlt	r3, r2
 8004108:	6033      	str	r3, [r6, #0]
 800410a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800410e:	460c      	mov	r4, r1
 8004110:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004114:	b10a      	cbz	r2, 800411a <_printf_common+0x26>
 8004116:	3301      	adds	r3, #1
 8004118:	6033      	str	r3, [r6, #0]
 800411a:	6823      	ldr	r3, [r4, #0]
 800411c:	0699      	lsls	r1, r3, #26
 800411e:	bf42      	ittt	mi
 8004120:	6833      	ldrmi	r3, [r6, #0]
 8004122:	3302      	addmi	r3, #2
 8004124:	6033      	strmi	r3, [r6, #0]
 8004126:	6825      	ldr	r5, [r4, #0]
 8004128:	f015 0506 	ands.w	r5, r5, #6
 800412c:	d106      	bne.n	800413c <_printf_common+0x48>
 800412e:	f104 0a19 	add.w	sl, r4, #25
 8004132:	68e3      	ldr	r3, [r4, #12]
 8004134:	6832      	ldr	r2, [r6, #0]
 8004136:	1a9b      	subs	r3, r3, r2
 8004138:	42ab      	cmp	r3, r5
 800413a:	dc2b      	bgt.n	8004194 <_printf_common+0xa0>
 800413c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004140:	6822      	ldr	r2, [r4, #0]
 8004142:	3b00      	subs	r3, #0
 8004144:	bf18      	it	ne
 8004146:	2301      	movne	r3, #1
 8004148:	0692      	lsls	r2, r2, #26
 800414a:	d430      	bmi.n	80041ae <_printf_common+0xba>
 800414c:	4641      	mov	r1, r8
 800414e:	4638      	mov	r0, r7
 8004150:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004154:	47c8      	blx	r9
 8004156:	3001      	adds	r0, #1
 8004158:	d023      	beq.n	80041a2 <_printf_common+0xae>
 800415a:	6823      	ldr	r3, [r4, #0]
 800415c:	6922      	ldr	r2, [r4, #16]
 800415e:	f003 0306 	and.w	r3, r3, #6
 8004162:	2b04      	cmp	r3, #4
 8004164:	bf14      	ite	ne
 8004166:	2500      	movne	r5, #0
 8004168:	6833      	ldreq	r3, [r6, #0]
 800416a:	f04f 0600 	mov.w	r6, #0
 800416e:	bf08      	it	eq
 8004170:	68e5      	ldreq	r5, [r4, #12]
 8004172:	f104 041a 	add.w	r4, r4, #26
 8004176:	bf08      	it	eq
 8004178:	1aed      	subeq	r5, r5, r3
 800417a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800417e:	bf08      	it	eq
 8004180:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004184:	4293      	cmp	r3, r2
 8004186:	bfc4      	itt	gt
 8004188:	1a9b      	subgt	r3, r3, r2
 800418a:	18ed      	addgt	r5, r5, r3
 800418c:	42b5      	cmp	r5, r6
 800418e:	d11a      	bne.n	80041c6 <_printf_common+0xd2>
 8004190:	2000      	movs	r0, #0
 8004192:	e008      	b.n	80041a6 <_printf_common+0xb2>
 8004194:	2301      	movs	r3, #1
 8004196:	4652      	mov	r2, sl
 8004198:	4641      	mov	r1, r8
 800419a:	4638      	mov	r0, r7
 800419c:	47c8      	blx	r9
 800419e:	3001      	adds	r0, #1
 80041a0:	d103      	bne.n	80041aa <_printf_common+0xb6>
 80041a2:	f04f 30ff 	mov.w	r0, #4294967295
 80041a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041aa:	3501      	adds	r5, #1
 80041ac:	e7c1      	b.n	8004132 <_printf_common+0x3e>
 80041ae:	2030      	movs	r0, #48	@ 0x30
 80041b0:	18e1      	adds	r1, r4, r3
 80041b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80041b6:	1c5a      	adds	r2, r3, #1
 80041b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80041bc:	4422      	add	r2, r4
 80041be:	3302      	adds	r3, #2
 80041c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80041c4:	e7c2      	b.n	800414c <_printf_common+0x58>
 80041c6:	2301      	movs	r3, #1
 80041c8:	4622      	mov	r2, r4
 80041ca:	4641      	mov	r1, r8
 80041cc:	4638      	mov	r0, r7
 80041ce:	47c8      	blx	r9
 80041d0:	3001      	adds	r0, #1
 80041d2:	d0e6      	beq.n	80041a2 <_printf_common+0xae>
 80041d4:	3601      	adds	r6, #1
 80041d6:	e7d9      	b.n	800418c <_printf_common+0x98>

080041d8 <_printf_i>:
 80041d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041dc:	7e0f      	ldrb	r7, [r1, #24]
 80041de:	4691      	mov	r9, r2
 80041e0:	2f78      	cmp	r7, #120	@ 0x78
 80041e2:	4680      	mov	r8, r0
 80041e4:	460c      	mov	r4, r1
 80041e6:	469a      	mov	sl, r3
 80041e8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80041ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80041ee:	d807      	bhi.n	8004200 <_printf_i+0x28>
 80041f0:	2f62      	cmp	r7, #98	@ 0x62
 80041f2:	d80a      	bhi.n	800420a <_printf_i+0x32>
 80041f4:	2f00      	cmp	r7, #0
 80041f6:	f000 80d3 	beq.w	80043a0 <_printf_i+0x1c8>
 80041fa:	2f58      	cmp	r7, #88	@ 0x58
 80041fc:	f000 80ba 	beq.w	8004374 <_printf_i+0x19c>
 8004200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004204:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004208:	e03a      	b.n	8004280 <_printf_i+0xa8>
 800420a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800420e:	2b15      	cmp	r3, #21
 8004210:	d8f6      	bhi.n	8004200 <_printf_i+0x28>
 8004212:	a101      	add	r1, pc, #4	@ (adr r1, 8004218 <_printf_i+0x40>)
 8004214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004218:	08004271 	.word	0x08004271
 800421c:	08004285 	.word	0x08004285
 8004220:	08004201 	.word	0x08004201
 8004224:	08004201 	.word	0x08004201
 8004228:	08004201 	.word	0x08004201
 800422c:	08004201 	.word	0x08004201
 8004230:	08004285 	.word	0x08004285
 8004234:	08004201 	.word	0x08004201
 8004238:	08004201 	.word	0x08004201
 800423c:	08004201 	.word	0x08004201
 8004240:	08004201 	.word	0x08004201
 8004244:	08004387 	.word	0x08004387
 8004248:	080042af 	.word	0x080042af
 800424c:	08004341 	.word	0x08004341
 8004250:	08004201 	.word	0x08004201
 8004254:	08004201 	.word	0x08004201
 8004258:	080043a9 	.word	0x080043a9
 800425c:	08004201 	.word	0x08004201
 8004260:	080042af 	.word	0x080042af
 8004264:	08004201 	.word	0x08004201
 8004268:	08004201 	.word	0x08004201
 800426c:	08004349 	.word	0x08004349
 8004270:	6833      	ldr	r3, [r6, #0]
 8004272:	1d1a      	adds	r2, r3, #4
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6032      	str	r2, [r6, #0]
 8004278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800427c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004280:	2301      	movs	r3, #1
 8004282:	e09e      	b.n	80043c2 <_printf_i+0x1ea>
 8004284:	6833      	ldr	r3, [r6, #0]
 8004286:	6820      	ldr	r0, [r4, #0]
 8004288:	1d19      	adds	r1, r3, #4
 800428a:	6031      	str	r1, [r6, #0]
 800428c:	0606      	lsls	r6, r0, #24
 800428e:	d501      	bpl.n	8004294 <_printf_i+0xbc>
 8004290:	681d      	ldr	r5, [r3, #0]
 8004292:	e003      	b.n	800429c <_printf_i+0xc4>
 8004294:	0645      	lsls	r5, r0, #25
 8004296:	d5fb      	bpl.n	8004290 <_printf_i+0xb8>
 8004298:	f9b3 5000 	ldrsh.w	r5, [r3]
 800429c:	2d00      	cmp	r5, #0
 800429e:	da03      	bge.n	80042a8 <_printf_i+0xd0>
 80042a0:	232d      	movs	r3, #45	@ 0x2d
 80042a2:	426d      	negs	r5, r5
 80042a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042a8:	230a      	movs	r3, #10
 80042aa:	4859      	ldr	r0, [pc, #356]	@ (8004410 <_printf_i+0x238>)
 80042ac:	e011      	b.n	80042d2 <_printf_i+0xfa>
 80042ae:	6821      	ldr	r1, [r4, #0]
 80042b0:	6833      	ldr	r3, [r6, #0]
 80042b2:	0608      	lsls	r0, r1, #24
 80042b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80042b8:	d402      	bmi.n	80042c0 <_printf_i+0xe8>
 80042ba:	0649      	lsls	r1, r1, #25
 80042bc:	bf48      	it	mi
 80042be:	b2ad      	uxthmi	r5, r5
 80042c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80042c2:	6033      	str	r3, [r6, #0]
 80042c4:	bf14      	ite	ne
 80042c6:	230a      	movne	r3, #10
 80042c8:	2308      	moveq	r3, #8
 80042ca:	4851      	ldr	r0, [pc, #324]	@ (8004410 <_printf_i+0x238>)
 80042cc:	2100      	movs	r1, #0
 80042ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80042d2:	6866      	ldr	r6, [r4, #4]
 80042d4:	2e00      	cmp	r6, #0
 80042d6:	bfa8      	it	ge
 80042d8:	6821      	ldrge	r1, [r4, #0]
 80042da:	60a6      	str	r6, [r4, #8]
 80042dc:	bfa4      	itt	ge
 80042de:	f021 0104 	bicge.w	r1, r1, #4
 80042e2:	6021      	strge	r1, [r4, #0]
 80042e4:	b90d      	cbnz	r5, 80042ea <_printf_i+0x112>
 80042e6:	2e00      	cmp	r6, #0
 80042e8:	d04b      	beq.n	8004382 <_printf_i+0x1aa>
 80042ea:	4616      	mov	r6, r2
 80042ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80042f0:	fb03 5711 	mls	r7, r3, r1, r5
 80042f4:	5dc7      	ldrb	r7, [r0, r7]
 80042f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80042fa:	462f      	mov	r7, r5
 80042fc:	42bb      	cmp	r3, r7
 80042fe:	460d      	mov	r5, r1
 8004300:	d9f4      	bls.n	80042ec <_printf_i+0x114>
 8004302:	2b08      	cmp	r3, #8
 8004304:	d10b      	bne.n	800431e <_printf_i+0x146>
 8004306:	6823      	ldr	r3, [r4, #0]
 8004308:	07df      	lsls	r7, r3, #31
 800430a:	d508      	bpl.n	800431e <_printf_i+0x146>
 800430c:	6923      	ldr	r3, [r4, #16]
 800430e:	6861      	ldr	r1, [r4, #4]
 8004310:	4299      	cmp	r1, r3
 8004312:	bfde      	ittt	le
 8004314:	2330      	movle	r3, #48	@ 0x30
 8004316:	f806 3c01 	strble.w	r3, [r6, #-1]
 800431a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800431e:	1b92      	subs	r2, r2, r6
 8004320:	6122      	str	r2, [r4, #16]
 8004322:	464b      	mov	r3, r9
 8004324:	4621      	mov	r1, r4
 8004326:	4640      	mov	r0, r8
 8004328:	f8cd a000 	str.w	sl, [sp]
 800432c:	aa03      	add	r2, sp, #12
 800432e:	f7ff fee1 	bl	80040f4 <_printf_common>
 8004332:	3001      	adds	r0, #1
 8004334:	d14a      	bne.n	80043cc <_printf_i+0x1f4>
 8004336:	f04f 30ff 	mov.w	r0, #4294967295
 800433a:	b004      	add	sp, #16
 800433c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004340:	6823      	ldr	r3, [r4, #0]
 8004342:	f043 0320 	orr.w	r3, r3, #32
 8004346:	6023      	str	r3, [r4, #0]
 8004348:	2778      	movs	r7, #120	@ 0x78
 800434a:	4832      	ldr	r0, [pc, #200]	@ (8004414 <_printf_i+0x23c>)
 800434c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004350:	6823      	ldr	r3, [r4, #0]
 8004352:	6831      	ldr	r1, [r6, #0]
 8004354:	061f      	lsls	r7, r3, #24
 8004356:	f851 5b04 	ldr.w	r5, [r1], #4
 800435a:	d402      	bmi.n	8004362 <_printf_i+0x18a>
 800435c:	065f      	lsls	r7, r3, #25
 800435e:	bf48      	it	mi
 8004360:	b2ad      	uxthmi	r5, r5
 8004362:	6031      	str	r1, [r6, #0]
 8004364:	07d9      	lsls	r1, r3, #31
 8004366:	bf44      	itt	mi
 8004368:	f043 0320 	orrmi.w	r3, r3, #32
 800436c:	6023      	strmi	r3, [r4, #0]
 800436e:	b11d      	cbz	r5, 8004378 <_printf_i+0x1a0>
 8004370:	2310      	movs	r3, #16
 8004372:	e7ab      	b.n	80042cc <_printf_i+0xf4>
 8004374:	4826      	ldr	r0, [pc, #152]	@ (8004410 <_printf_i+0x238>)
 8004376:	e7e9      	b.n	800434c <_printf_i+0x174>
 8004378:	6823      	ldr	r3, [r4, #0]
 800437a:	f023 0320 	bic.w	r3, r3, #32
 800437e:	6023      	str	r3, [r4, #0]
 8004380:	e7f6      	b.n	8004370 <_printf_i+0x198>
 8004382:	4616      	mov	r6, r2
 8004384:	e7bd      	b.n	8004302 <_printf_i+0x12a>
 8004386:	6833      	ldr	r3, [r6, #0]
 8004388:	6825      	ldr	r5, [r4, #0]
 800438a:	1d18      	adds	r0, r3, #4
 800438c:	6961      	ldr	r1, [r4, #20]
 800438e:	6030      	str	r0, [r6, #0]
 8004390:	062e      	lsls	r6, r5, #24
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	d501      	bpl.n	800439a <_printf_i+0x1c2>
 8004396:	6019      	str	r1, [r3, #0]
 8004398:	e002      	b.n	80043a0 <_printf_i+0x1c8>
 800439a:	0668      	lsls	r0, r5, #25
 800439c:	d5fb      	bpl.n	8004396 <_printf_i+0x1be>
 800439e:	8019      	strh	r1, [r3, #0]
 80043a0:	2300      	movs	r3, #0
 80043a2:	4616      	mov	r6, r2
 80043a4:	6123      	str	r3, [r4, #16]
 80043a6:	e7bc      	b.n	8004322 <_printf_i+0x14a>
 80043a8:	6833      	ldr	r3, [r6, #0]
 80043aa:	2100      	movs	r1, #0
 80043ac:	1d1a      	adds	r2, r3, #4
 80043ae:	6032      	str	r2, [r6, #0]
 80043b0:	681e      	ldr	r6, [r3, #0]
 80043b2:	6862      	ldr	r2, [r4, #4]
 80043b4:	4630      	mov	r0, r6
 80043b6:	f000 f859 	bl	800446c <memchr>
 80043ba:	b108      	cbz	r0, 80043c0 <_printf_i+0x1e8>
 80043bc:	1b80      	subs	r0, r0, r6
 80043be:	6060      	str	r0, [r4, #4]
 80043c0:	6863      	ldr	r3, [r4, #4]
 80043c2:	6123      	str	r3, [r4, #16]
 80043c4:	2300      	movs	r3, #0
 80043c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043ca:	e7aa      	b.n	8004322 <_printf_i+0x14a>
 80043cc:	4632      	mov	r2, r6
 80043ce:	4649      	mov	r1, r9
 80043d0:	4640      	mov	r0, r8
 80043d2:	6923      	ldr	r3, [r4, #16]
 80043d4:	47d0      	blx	sl
 80043d6:	3001      	adds	r0, #1
 80043d8:	d0ad      	beq.n	8004336 <_printf_i+0x15e>
 80043da:	6823      	ldr	r3, [r4, #0]
 80043dc:	079b      	lsls	r3, r3, #30
 80043de:	d413      	bmi.n	8004408 <_printf_i+0x230>
 80043e0:	68e0      	ldr	r0, [r4, #12]
 80043e2:	9b03      	ldr	r3, [sp, #12]
 80043e4:	4298      	cmp	r0, r3
 80043e6:	bfb8      	it	lt
 80043e8:	4618      	movlt	r0, r3
 80043ea:	e7a6      	b.n	800433a <_printf_i+0x162>
 80043ec:	2301      	movs	r3, #1
 80043ee:	4632      	mov	r2, r6
 80043f0:	4649      	mov	r1, r9
 80043f2:	4640      	mov	r0, r8
 80043f4:	47d0      	blx	sl
 80043f6:	3001      	adds	r0, #1
 80043f8:	d09d      	beq.n	8004336 <_printf_i+0x15e>
 80043fa:	3501      	adds	r5, #1
 80043fc:	68e3      	ldr	r3, [r4, #12]
 80043fe:	9903      	ldr	r1, [sp, #12]
 8004400:	1a5b      	subs	r3, r3, r1
 8004402:	42ab      	cmp	r3, r5
 8004404:	dcf2      	bgt.n	80043ec <_printf_i+0x214>
 8004406:	e7eb      	b.n	80043e0 <_printf_i+0x208>
 8004408:	2500      	movs	r5, #0
 800440a:	f104 0619 	add.w	r6, r4, #25
 800440e:	e7f5      	b.n	80043fc <_printf_i+0x224>
 8004410:	08004573 	.word	0x08004573
 8004414:	08004584 	.word	0x08004584

08004418 <memmove>:
 8004418:	4288      	cmp	r0, r1
 800441a:	b510      	push	{r4, lr}
 800441c:	eb01 0402 	add.w	r4, r1, r2
 8004420:	d902      	bls.n	8004428 <memmove+0x10>
 8004422:	4284      	cmp	r4, r0
 8004424:	4623      	mov	r3, r4
 8004426:	d807      	bhi.n	8004438 <memmove+0x20>
 8004428:	1e43      	subs	r3, r0, #1
 800442a:	42a1      	cmp	r1, r4
 800442c:	d008      	beq.n	8004440 <memmove+0x28>
 800442e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004432:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004436:	e7f8      	b.n	800442a <memmove+0x12>
 8004438:	4601      	mov	r1, r0
 800443a:	4402      	add	r2, r0
 800443c:	428a      	cmp	r2, r1
 800443e:	d100      	bne.n	8004442 <memmove+0x2a>
 8004440:	bd10      	pop	{r4, pc}
 8004442:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004446:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800444a:	e7f7      	b.n	800443c <memmove+0x24>

0800444c <_sbrk_r>:
 800444c:	b538      	push	{r3, r4, r5, lr}
 800444e:	2300      	movs	r3, #0
 8004450:	4d05      	ldr	r5, [pc, #20]	@ (8004468 <_sbrk_r+0x1c>)
 8004452:	4604      	mov	r4, r0
 8004454:	4608      	mov	r0, r1
 8004456:	602b      	str	r3, [r5, #0]
 8004458:	f7fc fec4 	bl	80011e4 <_sbrk>
 800445c:	1c43      	adds	r3, r0, #1
 800445e:	d102      	bne.n	8004466 <_sbrk_r+0x1a>
 8004460:	682b      	ldr	r3, [r5, #0]
 8004462:	b103      	cbz	r3, 8004466 <_sbrk_r+0x1a>
 8004464:	6023      	str	r3, [r4, #0]
 8004466:	bd38      	pop	{r3, r4, r5, pc}
 8004468:	200002dc 	.word	0x200002dc

0800446c <memchr>:
 800446c:	4603      	mov	r3, r0
 800446e:	b510      	push	{r4, lr}
 8004470:	b2c9      	uxtb	r1, r1
 8004472:	4402      	add	r2, r0
 8004474:	4293      	cmp	r3, r2
 8004476:	4618      	mov	r0, r3
 8004478:	d101      	bne.n	800447e <memchr+0x12>
 800447a:	2000      	movs	r0, #0
 800447c:	e003      	b.n	8004486 <memchr+0x1a>
 800447e:	7804      	ldrb	r4, [r0, #0]
 8004480:	3301      	adds	r3, #1
 8004482:	428c      	cmp	r4, r1
 8004484:	d1f6      	bne.n	8004474 <memchr+0x8>
 8004486:	bd10      	pop	{r4, pc}

08004488 <memcpy>:
 8004488:	440a      	add	r2, r1
 800448a:	4291      	cmp	r1, r2
 800448c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004490:	d100      	bne.n	8004494 <memcpy+0xc>
 8004492:	4770      	bx	lr
 8004494:	b510      	push	{r4, lr}
 8004496:	f811 4b01 	ldrb.w	r4, [r1], #1
 800449a:	4291      	cmp	r1, r2
 800449c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80044a0:	d1f9      	bne.n	8004496 <memcpy+0xe>
 80044a2:	bd10      	pop	{r4, pc}

080044a4 <_realloc_r>:
 80044a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044a8:	4680      	mov	r8, r0
 80044aa:	4615      	mov	r5, r2
 80044ac:	460c      	mov	r4, r1
 80044ae:	b921      	cbnz	r1, 80044ba <_realloc_r+0x16>
 80044b0:	4611      	mov	r1, r2
 80044b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044b6:	f7ff bc39 	b.w	8003d2c <_malloc_r>
 80044ba:	b92a      	cbnz	r2, 80044c8 <_realloc_r+0x24>
 80044bc:	f7ff fbcc 	bl	8003c58 <_free_r>
 80044c0:	2400      	movs	r4, #0
 80044c2:	4620      	mov	r0, r4
 80044c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044c8:	f000 f81a 	bl	8004500 <_malloc_usable_size_r>
 80044cc:	4285      	cmp	r5, r0
 80044ce:	4606      	mov	r6, r0
 80044d0:	d802      	bhi.n	80044d8 <_realloc_r+0x34>
 80044d2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80044d6:	d8f4      	bhi.n	80044c2 <_realloc_r+0x1e>
 80044d8:	4629      	mov	r1, r5
 80044da:	4640      	mov	r0, r8
 80044dc:	f7ff fc26 	bl	8003d2c <_malloc_r>
 80044e0:	4607      	mov	r7, r0
 80044e2:	2800      	cmp	r0, #0
 80044e4:	d0ec      	beq.n	80044c0 <_realloc_r+0x1c>
 80044e6:	42b5      	cmp	r5, r6
 80044e8:	462a      	mov	r2, r5
 80044ea:	4621      	mov	r1, r4
 80044ec:	bf28      	it	cs
 80044ee:	4632      	movcs	r2, r6
 80044f0:	f7ff ffca 	bl	8004488 <memcpy>
 80044f4:	4621      	mov	r1, r4
 80044f6:	4640      	mov	r0, r8
 80044f8:	f7ff fbae 	bl	8003c58 <_free_r>
 80044fc:	463c      	mov	r4, r7
 80044fe:	e7e0      	b.n	80044c2 <_realloc_r+0x1e>

08004500 <_malloc_usable_size_r>:
 8004500:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004504:	1f18      	subs	r0, r3, #4
 8004506:	2b00      	cmp	r3, #0
 8004508:	bfbc      	itt	lt
 800450a:	580b      	ldrlt	r3, [r1, r0]
 800450c:	18c0      	addlt	r0, r0, r3
 800450e:	4770      	bx	lr

08004510 <_init>:
 8004510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004512:	bf00      	nop
 8004514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004516:	bc08      	pop	{r3}
 8004518:	469e      	mov	lr, r3
 800451a:	4770      	bx	lr

0800451c <_fini>:
 800451c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800451e:	bf00      	nop
 8004520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004522:	bc08      	pop	{r3}
 8004524:	469e      	mov	lr, r3
 8004526:	4770      	bx	lr
