 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : fsm_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:39:02 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/Q (DFFR_X1)                 0.03      0.12       0.12 r
  state[1] (net)                 5                   0.00       0.12 r
  U96/ZN (OAI22_X1)                        0.01      0.04       0.16 f
  n75 (net)                      1                   0.00       0.16 f
  U97/ZN (OAI33_X1)                        0.06      0.07       0.23 r
  next_state[1] (net)            1                   0.00       0.23 r
  state_reg_1_/D (DFFR_X1)                 0.06      0.01       0.24 r
  data arrival time                                             0.24

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_1_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.19


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/QN (DFFR_X1)                0.02      0.08       0.08 r
  n62 (net)                      3                   0.00       0.08 r
  U75/Z (BUF_X1)                           0.01      0.04       0.12 r
  n53 (net)                      3                   0.00       0.12 r
  U92/ZN (NAND3_X1)                        0.01      0.04       0.16 f
  n72 (net)                      1                   0.00       0.16 f
  U93/ZN (OAI33_X1)                        0.06      0.07       0.23 r
  next_state[3] (net)            1                   0.00       0.23 r
  state_reg_3_/D (DFFR_X1)                 0.06      0.01       0.24 r
  data arrival time                                             0.24

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_3_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.18


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/QN (DFFR_X1)                0.01      0.07       0.07 f
  n64 (net)                      3                   0.00       0.07 f
  U57/Z (BUF_X1)                           0.01      0.04       0.11 f
  n50 (net)                      1                   0.00       0.11 f
  U100/ZN (AOI22_X1)                       0.03      0.05       0.16 r
  n78 (net)                      1                   0.00       0.16 r
  U101/ZN (OAI211_X1)                      0.01      0.04       0.21 f
  n80 (net)                      1                   0.00       0.21 f
  U102/ZN (NOR2_X1)                        0.01      0.04       0.24 r
  next_state[0] (net)            1                   0.00       0.24 r
  state_reg_0_/D (DFFR_X1)                 0.01      0.01       0.25 r
  data arrival time                                             0.25

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_0_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.25
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.18


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/Q (DFFR_X1)                 0.03      0.12       0.12 r
  state[1] (net)                 5                   0.00       0.12 r
  U86/ZN (OAI21_X1)                        0.01      0.04       0.16 f
  n66 (net)                      1                   0.00       0.16 f
  U82/ZN (AND2_X1)                         0.01      0.04       0.19 f
  n63 (net)                      1                   0.00       0.19 f
  U77/ZN (NOR2_X1)                         0.01      0.03       0.22 r
  next_state[2] (net)            1                   0.00       0.22 r
  state_reg_2_/D (DFFR_X1)                 0.01      0.01       0.23 r
  data arrival time                                             0.23

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_2_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.23
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.17


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[6]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[2] (net)                 4                   0.00       0.11 r
  U80/ZN (XNOR2_X1)                        0.03      0.07       0.19 r
  n86 (net)                      2                   0.00       0.19 r
  U73/ZN (NAND2_X1)                        0.02      0.05       0.23 f
  n52 (net)                      6                   0.00       0.23 f
  U129/Z (MUX2_X1)                         0.01      0.07       0.31 f
  n105 (net)                     1                   0.00       0.31 f
  U131/ZN (NAND2_X1)                       0.01      0.02       0.33 r
  data_out[6] (net)              1                   0.00       0.33 r
  data_out[6] (out)                        0.01      0.00       0.34 r
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[2] (net)                 4                   0.00       0.11 r
  U80/ZN (XNOR2_X1)                        0.03      0.07       0.19 r
  n86 (net)                      2                   0.00       0.19 r
  U73/ZN (NAND2_X1)                        0.02      0.05       0.23 f
  n52 (net)                      6                   0.00       0.23 f
  U126/Z (MUX2_X1)                         0.01      0.07       0.31 f
  n103 (net)                     1                   0.00       0.31 f
  U128/ZN (NAND2_X1)                       0.01      0.02       0.33 r
  data_out[5] (net)              1                   0.00       0.33 r
  data_out[5] (out)                        0.01      0.00       0.34 r
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[3]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[2] (net)                 4                   0.00       0.11 r
  U80/ZN (XNOR2_X1)                        0.03      0.07       0.19 r
  n86 (net)                      2                   0.00       0.19 r
  U73/ZN (NAND2_X1)                        0.02      0.05       0.23 f
  n52 (net)                      6                   0.00       0.23 f
  U121/Z (MUX2_X1)                         0.01      0.07       0.31 f
  n98 (net)                      1                   0.00       0.31 f
  U123/ZN (NAND2_X1)                       0.01      0.02       0.33 r
  data_out[3] (net)              1                   0.00       0.33 r
  data_out[3] (out)                        0.01      0.00       0.34 r
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[2]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[2] (net)                 4                   0.00       0.11 r
  U80/ZN (XNOR2_X1)                        0.03      0.07       0.19 r
  n86 (net)                      2                   0.00       0.19 r
  U73/ZN (NAND2_X1)                        0.02      0.05       0.23 f
  n52 (net)                      6                   0.00       0.23 f
  U118/Z (MUX2_X1)                         0.01      0.07       0.31 f
  n96 (net)                      1                   0.00       0.31 f
  U120/ZN (NAND2_X1)                       0.01      0.02       0.33 r
  data_out[2] (net)              1                   0.00       0.33 r
  data_out[2] (out)                        0.01      0.00       0.34 r
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[1]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[2] (net)                 4                   0.00       0.11 r
  U80/ZN (XNOR2_X1)                        0.03      0.07       0.19 r
  n86 (net)                      2                   0.00       0.19 r
  U73/ZN (NAND2_X1)                        0.02      0.05       0.23 f
  n52 (net)                      6                   0.00       0.23 f
  U113/Z (MUX2_X1)                         0.01      0.07       0.31 f
  n94 (net)                      1                   0.00       0.31 f
  U117/ZN (NAND2_X1)                       0.01      0.02       0.33 r
  data_out[1] (net)              1                   0.00       0.33 r
  data_out[1] (out)                        0.01      0.00       0.34 r
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[2] (net)                 4                   0.00       0.11 r
  U80/ZN (XNOR2_X1)                        0.03      0.07       0.19 r
  n86 (net)                      2                   0.00       0.19 r
  U73/ZN (NAND2_X1)                        0.02      0.05       0.23 f
  n52 (net)                      6                   0.00       0.23 f
  U124/Z (MUX2_X1)                         0.01      0.07       0.31 f
  n100 (net)                     1                   0.00       0.31 f
  U125/ZN (NAND3_X1)                       0.01      0.02       0.33 r
  data_out[4] (net)              1                   0.00       0.33 r
  data_out[4] (out)                        0.01      0.00       0.34 r
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[0]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/QN (DFFR_X1)                0.02      0.08       0.08 r
  n62 (net)                      3                   0.00       0.08 r
  U79/ZN (INV_X1)                          0.01      0.03       0.11 f
  n59 (net)                      4                   0.00       0.11 f
  U103/ZN (NAND2_X1)                       0.01      0.04       0.15 r
  n85 (net)                      2                   0.00       0.15 r
  U68/ZN (INV_X1)                          0.01      0.03       0.17 f
  n87 (net)                      2                   0.00       0.17 f
  U74/ZN (NAND2_X1)                        0.01      0.03       0.21 r
  n106 (net)                     2                   0.00       0.21 r
  U110/ZN (INV_X1)                         0.01      0.02       0.23 f
  n88 (net)                      1                   0.00       0.23 f
  U111/ZN (OAI33_X1)                       0.06      0.09       0.32 r
  n90 (net)                      1                   0.00       0.32 r
  U112/ZN (INV_X1)                         0.01      0.02       0.33 f
  data_out[0] (net)              1                   0.00       0.33 f
  data_out[0] (out)                        0.01      0.00       0.34 f
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/QN (DFFR_X1)                0.02      0.08       0.08 r
  n62 (net)                      3                   0.00       0.08 r
  U79/ZN (INV_X1)                          0.01      0.03       0.11 f
  n59 (net)                      4                   0.00       0.11 f
  U63/Z (BUF_X1)                           0.01      0.04       0.15 f
  n45 (net)                      2                   0.00       0.15 f
  U65/ZN (AND4_X1)                         0.02      0.06       0.21 f
  n47 (net)                      5                   0.00       0.21 f
  U133/ZN (AOI221_X1)                      0.04      0.10       0.31 r
  n109 (net)                     1                   0.00       0.31 r
  U134/ZN (NAND2_X1)                       0.01      0.02       0.33 f
  data_out[7] (net)              1                   0.00       0.33 f
  data_out[7] (out)                        0.01      0.00       0.33 f
  data arrival time                                             0.33

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.33
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.23


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: done (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_dsr            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/QN (DFFR_X1)                0.01      0.07       0.07 f
  n60 (net)                      2                   0.00       0.07 f
  U78/ZN (INV_X1)                          0.02      0.05       0.12 r
  n58 (net)                      5                   0.00       0.12 r
  U104/ZN (NAND2_X1)                       0.01      0.04       0.15 f
  n82 (net)                      2                   0.00       0.15 f
  U105/ZN (NOR2_X1)                        0.01      0.04       0.19 r
  done (net)                     1                   0.00       0.19 r
  done (out)                               0.01      0.00       0.19 r
  data arrival time                                             0.19

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.09


1
