INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
