Project Information                             d:\5201\pld_aes_spg\avsync.rpt

MAX+plus II Compiler Report File
Version 9.5 2/8/2000
Compiled: 05/04/2000 10:45:41

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


Untitled


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

avsync    EPF6010ATC100-1  16       4        0       61          6  %

User Pins:                 16       4        0  



Device-Specific Information:                    d:\5201\pld_aes_spg\avsync.rpt
avsync

***** Logic for device 'avsync' compiled without errors.




Device: EPF6010ATC100-1

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF

                                                                   
                                                                   
                R R     R R R R R R R         R R R R R R R R R R  
                E E T T E E E E E E E         E E E E E E E E E E  
                S S I I S S S S S S S       ^ S S S S S S S S S S  
                E E M M E E E E E E E ^     D E E E E E E E E E E  
                R R I I R R R R R R R D     A R R R R R R R R R R  
                V V N N V V V V V V V C V G T V V V V V V V V V V  
                E E G G E E E E E E E L C N A E E E E E E E E E E  
                D D 6 5 D D D D D D D K C D 0 D D D D D D D D D D  
              ----------------------------------------------------_ 
             / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
            /     99  97  95  93  91  89  87  85  83  81  79  77    | 
  RESERVED |  1                                                    75 | RESERVED 
  RESERVED |  2                                                    74 | RESERVED 
      N.C. |  3                                                    73 | RESERVED 
      ^nCE |  4                                                    72 | ^CONF_DONE 
       GND |  5                                                    71 | VCC 
       VCC |  6                                                    70 | GND 
      N.C. |  7                                                    69 | RESERVED 
  SYNC_OFF |  8                                                    68 | N.C. 
      F8_G |  9                                                    67 | AUD_RESET 
    &XZPRE | 10                                                    66 | VIDLOCK 
        XX | 11                                                    65 | RESERVED 
    CLK27M | 12                                                    64 | RESERVED 
      FF_M | 13                  EPF6010ATC100-1                   63 | TIMING2 
   TIMING3 | 14                                                    62 | TIMING1 
   TIMING7 | 15                                                    61 | TIMING8 
   TIMING0 | 16                                                    60 | TIMING9 
   TIMING4 | 17                                                    59 | YY 
  RESERVED | 18                                                    58 | RESERVED 
      N.C. | 19                                                    57 | RESERVED 
       GND | 20                                                    56 | N.C. 
       VCC | 21                                                    55 | N.C. 
     ^MSEL | 22                                                    54 | VCC 
  RESERVED | 23                                                    53 | GND 
  RESERVED | 24                                                    52 | N.C. 
  RESERVED | 25                                                    51 | RESERVED 
           |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
            \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
             \----------------------------------------------------- 
                R R R N R R R R R R ^ G V ^ R R R R R R R R R R R  
                E E E T E E E E E E n N C n E E E E E E E E E E E  
                S S S S S S S S S S C D C S S S S S S S S S S S S  
                E E E C E E E E E E O     T E E E E E E E E E E E  
                R R R _ R R R R R R N     A R R R R R R R R R R R  
                V V V P V V V V V V F     T V V V V V V V V V V V  
                E E E H E E E E E E I     U E E E E E E E E E E E  
                D D D A D D D D D D G     S D D D D D D D D D D D  
                      S                                            
                      E                                            


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                    d:\5201\pld_aes_spg\avsync.rpt
avsync

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
B1      10/10(100%)   7/10( 70%)   0/10(  0%)    1/2    1/2      0/1     0/1      3/22( 13%)    4/22( 18%)      1/4
B3       4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      0/4
B4       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
B5       5/10( 50%)   0/10(  0%)   0/10(  0%)    1/2    2/2      0/1     0/1      5/22( 22%)    2/22(  9%)      2/4
B7       1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    2/22(  9%)      1/4
B8       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    0/22(  0%)      0/4
B9       1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    2/22(  9%)      1/4
B11      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    1/22(  4%)      1/4
B13      4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    0/22(  0%)      0/4
C2       9/10( 90%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      8/22( 36%)   10/22( 45%)      0/4
C4       9/10( 90%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      7/22( 31%)    9/22( 40%)      0/4
C6      10/10(100%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      6/22( 27%)   10/22( 45%)      0/4
C8       3/10( 30%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      3/22( 13%)    5/22( 22%)      0/4
C10      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
C11      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            16/67     ( 23%)
Total logic cells used:                         61/880    (  6%)
Average fan-in:                                 3.55/4    ( 88%)
Total fan-in:                                 217/3520    (  6%)

Total input pins required:                      16
Total output pins required:                      4
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     61
Total flipflops required:                       19
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                        21/ 880   (  2%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 B:     10   0   4   1   5   0   1   1   1   0   1   0   4   0   0   0   0   0   0   0   0   0     28
 C:      0   9   0   9   0  10   0   3   0   1   1   0   0   0   0   0   0   0   0   0   0   0     33
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0

Total:  10   9   4  10   5  10   1   4   1   1   2   0   4   0   0   0   0   0   0   0   0   0     61



Device-Specific Information:                    d:\5201\pld_aes_spg\avsync.rpt
avsync

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  12      -    -    --      INPUT  G            0    0    0    0  CLK27M
  13      -    -    --      INPUT  G            0    0    0    0  FF_M
   9      -    B    --      INPUT               0    0    0    1  F8_G
  29      -    -    02      INPUT               0    0    0    4  NTSC_PHASE
   8      -    B    --      INPUT               0    0    0    1  SYNC_OFF
  16      -    C    --      INPUT               0    0    0    5  TIMING0
  62      -    -    --      INPUT               0    0    0    9  TIMING1
  63      -    -    --      INPUT               0    0    0    8  TIMING2
  14      -    C    --      INPUT               0    0    0    6  TIMING3
  17      -    C    --      INPUT               0    0    0    7  TIMING4
  97      -    -    02      INPUT               0    0    0    8  TIMING5
  98      -    -    01      INPUT               0    0    0    6  TIMING6
  15      -    C    --      INPUT               0    0    0    6  TIMING7
  61      -    C    --      INPUT               0    0    0    5  TIMING8
  60      -    C    --      INPUT               0    0    0    3  TIMING9
  10      -    B    --      INPUT               0    0    0    1  XZPRE


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                    d:\5201\pld_aes_spg\avsync.rpt
avsync

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  67      -    B    --     OUTPUT               0    1    0    0  AUD_RESET
  66      -    B    --     OUTPUT               0    1    0    0  VIDLOCK
  11      -    B    --     OUTPUT               0    1    0    0  XX
  59      -    C    --     OUTPUT               0    1    0    0  YY


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:                    d:\5201\pld_aes_spg\avsync.rpt
avsync

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      4    C    02        OR2              0    4    1    1  CHECK
   -      7    B    13        DFF   +          0    3    0    4  m_count0
   -      1    B    13        DFF   +          0    2    0    4  m_count1
   -      6    B    13        DFF   +          0    3    0    3  m_count2
   -      6    B    11        DFF   +          0    4    0    6  p_count0
   -      7    B    07        DFF   +          0    5    0    6  p_count1
   -      8    B    09        DFF   +          0    5    0    5  p_count2
   -      8    B    01        DFF   +          0    4    0    6  p_count3
   -      2    B    01        DFF   +          0    5    0    5  p_count4
   -      9    B    01        DFF   +          0    4    0    6  p_count5
   -      4    B    01        DFF   +          0    5    0    5  p_count6
   -      7    B    01        DFF   +          0    5    0    6  p_count7
   -      3    B    01        DFF   +          0    5    0    9  p_count8
   -      6    B    01        DFF   +          0    5    0    9  p_count9
   -      6    B    05        DFF   +          1    3    0    2  phff
   -      2    B    05        DFF   +          0    3    0    3  q1ff
   -      7    B    05        DFF   +          0    3    0    2  q2ff
   -      8    B    05        DFF   +          0    1    0    1  q3ff
   -      1    B    03        DFF   +          0    4    0    1  q4ff
   -      2    B    04        DFF   +          2    1    1   10  resff
   -      2    B    08        OR2              0    2    0    5  :89
   -     10    B    01       AND2              0    3    0    3  :100
   -      1    B    01       AND2              0    3    0    3  :108
   -      5    B    01       AND2              0    3    0    3  :116
   -      2    B    13       AND2        !     0    3    0    2  :134
   -      3    B    05        OR2              2    2    1    0  :168
   -      9    C    04        OR2              4    0    0    1  :182
   -      5    C    04        OR2              4    0    0    4  :184
   -      8    C    04        OR2              3    1    0    1  :194
   -      3    C    04       AND2              3    1    0    3  :196
   -      9    C    02        OR2              2    1    0    1  :202
   -      3    C    08        OR2              3    1    0    1  :206
   -      7    C    04        OR2    s         2    2    0    1  ~268~1
   -      4    C    04        OR2    s         0    4    0    1  ~268~2
   -      1    C    04        OR2    s         0    4    0    1  ~268~3
   -      5    C    02        OR2    s         2    2    0    1  ~268~4
   -      8    C    02        OR2    s         3    1    0    1  ~268~5
   -      2    C    02        OR2    s         0    4    0    1  ~268~6
   -      6    C    04        OR2    s         2    2    0    1  ~268~7
   -      2    C    04        OR2    s         1    3    0    1  ~268~8
   -      6    C    02        OR2              3    0    0    1  :280
   -      2    C    06        OR2              4    0    0    1  :284
   -      8    C    06        OR2              4    0    0    4  :286
   -      7    C    06        OR2              2    1    0    1  :292
   -      1    C    06        OR2              3    1    0    1  :296
   -      6    C    06       AND2              3    1    0    2  :298
   -      1    C    02        OR2    s         2    2    0    1  ~367~1
   -      3    C    06        OR2    s         1    2    0    1  ~367~2
   -      4    C    06        OR2    s         1    3    0    1  ~367~3
   -      9    C    06        OR2    s         2    2    0    1  ~367~4
   -     10    C    06        OR2    s         0    4    0    1  ~367~5
   -      5    C    06        OR2    s         0    4    0    1  ~367~6
   -      7    C    02        OR2    s         0    4    0    1  ~367~7
   -      3    C    02       AND2              1    3    0    1  :367
   -      2    C    11        OR2    s         1    1    0    2  ~427~1
   -      6    C    08        OR2    s         2    2    0    1  ~427~2
   -      2    C    08        OR2    s         1    3    0    2  ~427~3
   -      3    B    03        OR2    s         2    2    0    2  ~427~4
   -      2    C    10        OR2    s         2    2    0    2  ~427~5
   -      6    B    03        OR2    s         2    2    0    2  ~427~6
   -      2    B    03       AND2        !     0    4    1    1  :427


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:                    d:\5201\pld_aes_spg\avsync.rpt
avsync

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
B:       3/ 96(  3%)    21/ 48( 43%)     0/ 48(  0%)    3/20( 15%)      3/20( 15%)     0/20(  0%)
C:       3/ 96(  3%)    25/ 48( 52%)     0/ 48(  0%)    6/20( 30%)      1/20(  5%)     0/20(  0%)
D:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      8/20( 40%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      3/20( 15%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
03:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                    d:\5201\pld_aes_spg\avsync.rpt
avsync

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       16         CLK27M
INPUT        3         FF_M


Device-Specific Information:                    d:\5201\pld_aes_spg\avsync.rpt
avsync

** CLEAR SIGNALS **

Type     Fan-out       Name
DFF         11         resff
LCELL        2         :134
DFF          1         q3ff


Device-Specific Information:                    d:\5201\pld_aes_spg\avsync.rpt
avsync

** EQUATIONS **

CLK27M   : INPUT;
FF_M     : INPUT;
F8_G     : INPUT;
NTSC_PHASE : INPUT;
SYNC_OFF : INPUT;
TIMING0  : INPUT;
TIMING1  : INPUT;
TIMING2  : INPUT;
TIMING3  : INPUT;
TIMING4  : INPUT;
TIMING5  : INPUT;
TIMING6  : INPUT;
TIMING7  : INPUT;
TIMING8  : INPUT;
TIMING9  : INPUT;
XZPRE    : INPUT;

-- Node name is 'AUD_RESET' from file "avsync.tdf" line 97, column 3
-- Equation name is 'AUD_RESET', type is output 
AUD_RESET =  _LC3_B5;

-- Node name is 'CHECK' from file "avsync.tdf" line 104, column 9
-- Equation name is 'CHECK', location is LC4_C2, type is buried.
CHECK    = LCELL( _EQ001);
  _EQ001 =  _LC1_C4 &  _LC2_C2 &  _LC2_C4
         #  _LC3_C2;

-- Node name is 'm_count0' from file "avsync.tdf" line 26, column 8
-- Equation name is 'm_count0', location is LC7_B13, type is buried.
m_count0 = DFF( _EQ002, GLOBAL( FF_M),  VCC,  VCC);
  _EQ002 = !m_count0 & !m_count2
         # !m_count0 &  m_count1;

-- Node name is 'm_count1' from file "avsync.tdf" line 26, column 8
-- Equation name is 'm_count1', location is LC1_B13, type is buried.
m_count1 = DFF( _EQ003, GLOBAL( FF_M),  VCC,  VCC);
  _EQ003 = !m_count0 &  m_count1
         #  m_count0 & !m_count1;

-- Node name is 'm_count2' from file "avsync.tdf" line 26, column 8
-- Equation name is 'm_count2', location is LC6_B13, type is buried.
m_count2 = DFF( _EQ004, GLOBAL( FF_M),  VCC,  VCC);
  _EQ004 =  m_count0 &  m_count1 & !m_count2
         # !m_count0 &  m_count1 &  m_count2
         #  m_count0 & !m_count1 &  m_count2;

-- Node name is 'p_count0' from file "avsync.tdf" line 25, column 8
-- Equation name is 'p_count0', location is LC6_B11, type is buried.
p_count0 = DFF( _EQ005, GLOBAL( CLK27M),  resff,  VCC);
  _EQ005 = !p_count0 & !p_count8
         # !p_count0 & !p_count9
         #  p_count0 &  p_count8 &  p_count9;

-- Node name is 'p_count1' from file "avsync.tdf" line 25, column 8
-- Equation name is 'p_count1', location is LC7_B7, type is buried.
p_count1 = DFF( _EQ006, GLOBAL( CLK27M),  resff,  VCC);
  _EQ006 =  p_count0 & !p_count1 & !p_count8
         # !p_count0 &  p_count1 & !p_count8
         #  p_count0 & !p_count1 & !p_count9
         # !p_count0 &  p_count1 & !p_count9
         #  p_count1 &  p_count8 &  p_count9;

-- Node name is 'p_count2' from file "avsync.tdf" line 25, column 8
-- Equation name is 'p_count2', location is LC8_B9, type is buried.
p_count2 = DFF( _EQ007, GLOBAL( CLK27M),  resff,  VCC);
  _EQ007 = !_LC2_B8 &  p_count2
         # !p_count0 &  p_count2
         # !p_count1 &  p_count2
         #  _LC2_B8 &  p_count0 &  p_count1 & !p_count2;

-- Node name is 'p_count3' from file "avsync.tdf" line 25, column 8
-- Equation name is 'p_count3', location is LC8_B1, type is buried.
p_count3 = DFF( _EQ008, GLOBAL( CLK27M),  resff,  VCC);
  _EQ008 = !_LC2_B8 &  p_count3
         # !_LC10_B1 &  p_count3
         #  _LC2_B8 &  _LC10_B1 & !p_count3;

-- Node name is 'p_count4' from file "avsync.tdf" line 25, column 8
-- Equation name is 'p_count4', location is LC2_B1, type is buried.
p_count4 = DFF( _EQ009, GLOBAL( CLK27M),  resff,  VCC);
  _EQ009 = !_LC2_B8 &  p_count4
         # !p_count3 &  p_count4
         # !_LC10_B1 &  p_count4
         #  _LC2_B8 &  _LC10_B1 &  p_count3 & !p_count4;

-- Node name is 'p_count5' from file "avsync.tdf" line 25, column 8
-- Equation name is 'p_count5', location is LC9_B1, type is buried.
p_count5 = DFF( _EQ010, GLOBAL( CLK27M),  resff,  VCC);
  _EQ010 = !_LC2_B8 &  p_count5
         # !_LC1_B1 &  p_count5
         #  _LC1_B1 &  _LC2_B8 & !p_count5;

-- Node name is 'p_count6' from file "avsync.tdf" line 25, column 8
-- Equation name is 'p_count6', location is LC4_B1, type is buried.
p_count6 = DFF( _EQ011, GLOBAL( CLK27M),  resff,  VCC);
  _EQ011 = !_LC2_B8 &  p_count6
         # !p_count5 &  p_count6
         # !_LC1_B1 &  p_count6
         #  _LC1_B1 &  _LC2_B8 &  p_count5 & !p_count6;

-- Node name is 'p_count7' from file "avsync.tdf" line 25, column 8
-- Equation name is 'p_count7', location is LC7_B1, type is buried.
p_count7 = DFF( _EQ012, GLOBAL( CLK27M),  resff,  VCC);
  _EQ012 =  p_count7 &  p_count8 &  p_count9
         # !_LC5_B1 &  p_count7 & !p_count8
         #  _LC5_B1 & !p_count7 & !p_count8
         # !_LC5_B1 &  p_count7 & !p_count9
         #  _LC5_B1 & !p_count7 & !p_count9;

-- Node name is 'p_count8' from file "avsync.tdf" line 25, column 8
-- Equation name is 'p_count8', location is LC3_B1, type is buried.
p_count8 = DFF( _EQ013, GLOBAL( CLK27M),  resff,  VCC);
  _EQ013 =  p_count8 &  p_count9
         #  _LC5_B1 &  p_count7 & !p_count8
         # !p_count7 &  p_count8
         # !_LC5_B1 &  p_count8;

-- Node name is 'p_count9' from file "avsync.tdf" line 25, column 8
-- Equation name is 'p_count9', location is LC6_B1, type is buried.
p_count9 = DFF( _EQ014, GLOBAL( CLK27M),  resff,  VCC);
  _EQ014 =  p_count9
         #  _LC5_B1 &  p_count7 &  p_count8;

-- Node name is 'phff' from file "avsync.tdf" line 30, column 1
-- Equation name is 'phff', location is LC6_B5, type is buried.
phff     = DFF( _EQ015, GLOBAL( CLK27M), !_LC2_B13,  VCC);
  _EQ015 = !CHECK &  phff
         #  CHECK & !XZPRE;

-- Node name is 'q1ff' from file "avsync.tdf" line 31, column 1
-- Equation name is 'q1ff', location is LC2_B5, type is buried.
q1ff     = DFF( _EQ016, GLOBAL( CLK27M),  VCC,  VCC);
  _EQ016 =  q1ff & !q2ff
         # !_LC2_B3 &  q2ff;

-- Node name is 'q2ff' from file "avsync.tdf" line 32, column 1
-- Equation name is 'q2ff', location is LC7_B5, type is buried.
q2ff     = DFF( _EQ017, GLOBAL( CLK27M), !q3ff,  VCC);
  _EQ017 =  q2ff
         #  phff;

-- Node name is 'q3ff' from file "avsync.tdf" line 28, column 1
-- Equation name is 'q3ff', location is LC8_B5, type is buried.
q3ff     = DFF( q1ff, GLOBAL( CLK27M),  VCC,  VCC);

-- Node name is 'q4ff' from file "avsync.tdf" line 29, column 1
-- Equation name is 'q4ff', location is LC1_B3, type is buried.
q4ff     = DFF( _EQ018, GLOBAL( CLK27M),  VCC,  VCC);
  _EQ018 =  _LC2_C8 &  _LC2_C10 &  _LC3_B3 &  _LC6_B3;

-- Node name is 'resff' from file "avsync.tdf" line 27, column 1
-- Equation name is 'resff', location is LC2_B4, type is buried.
resff    = DFF( _EQ019, GLOBAL( CLK27M),  VCC,  VCC);
  _EQ019 =  F8_G & !NTSC_PHASE
         # !_LC2_B13 &  NTSC_PHASE;

-- Node name is 'VIDLOCK' from file "avsync.tdf" line 117, column 1
-- Equation name is 'VIDLOCK', type is output 
VIDLOCK  = !_LC2_B3;

-- Node name is 'XX' from file "avsync.tdf" line 116, column 1
-- Equation name is 'XX', type is output 
XX       =  resff;

-- Node name is 'YY' from file "avsync.tdf" line 119, column 1
-- Equation name is 'YY', type is output 
YY       =  CHECK;

-- Node name is ':89' from file "avsync.tdf" line 45, column 28
-- Equation name is '_LC2_B8', type is buried 
_LC2_B8  = LCELL( _EQ020);
  _EQ020 = !p_count8
         # !p_count9;

-- Node name is ':100' from file "avsync.tdf" line 46, column 23
-- Equation name is '_LC10_B1', type is buried 
_LC10_B1 = LCELL( _EQ021);
  _EQ021 =  p_count0 &  p_count1 &  p_count2;

-- Node name is ':108' from file "avsync.tdf" line 46, column 23
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = LCELL( _EQ022);
  _EQ022 =  _LC10_B1 &  p_count3 &  p_count4;

-- Node name is ':116' from file "avsync.tdf" line 46, column 23
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = LCELL( _EQ023);
  _EQ023 =  _LC1_B1 &  p_count5 &  p_count6;

-- Node name is ':134' from file "avsync.tdf" line 51, column 17
-- Equation name is '_LC2_B13', type is buried 
!_LC2_B13 = _LC2_B13~NOT;
_LC2_B13~NOT = LCELL( _EQ024);
  _EQ024 = !m_count0 & !m_count1 & !m_count2;

-- Node name is ':168' from file "avsync.tdf" line 97, column 13
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = LCELL( _EQ025);
  _EQ025 = !NTSC_PHASE &  q4ff & !SYNC_OFF
         #  NTSC_PHASE &  q1ff & !SYNC_OFF;

-- Node name is ':182' from file "avsync.tdf" line 102, column 22
-- Equation name is '_LC9_C4', type is buried 
_LC9_C4  = LCELL( _EQ026);
  _EQ026 = !TIMING2 & !TIMING3
         # !TIMING0 & !TIMING3
         # !TIMING1 & !TIMING3
         #  TIMING0 &  TIMING1 &  TIMING2 &  TIMING3;

-- Node name is ':184' from file "avsync.tdf" line 102, column 22
-- Equation name is '_LC5_C4', type is buried 
_LC5_C4  = LCELL( _EQ027);
  _EQ027 =  TIMING3
         #  TIMING0 &  TIMING1 &  TIMING2;

-- Node name is ':194' from file "avsync.tdf" line 102, column 22
-- Equation name is '_LC8_C4', type is buried 
_LC8_C4  = LCELL( _EQ028);
  _EQ028 = !TIMING5 &  TIMING6
         # !TIMING4 &  TIMING6
         # !_LC5_C4 &  TIMING6
         #  _LC5_C4 &  TIMING4 &  TIMING5 & !TIMING6;

-- Node name is ':196' from file "avsync.tdf" line 102, column 22
-- Equation name is '_LC3_C4', type is buried 
_LC3_C4  = LCELL( _EQ029);
  _EQ029 =  _LC5_C4 &  TIMING4 &  TIMING5 &  TIMING6;

-- Node name is ':202' from file "avsync.tdf" line 102, column 22
-- Equation name is '_LC9_C2', type is buried 
_LC9_C2  = LCELL( _EQ030);
  _EQ030 = !TIMING7 &  TIMING8
         # !_LC3_C4 &  TIMING8
         #  _LC3_C4 &  TIMING7 & !TIMING8;

-- Node name is ':206' from file "avsync.tdf" line 102, column 22
-- Equation name is '_LC3_C8', type is buried 
_LC3_C8  = LCELL( _EQ031);
  _EQ031 = !TIMING8 &  TIMING9
         # !TIMING7 &  TIMING9
         # !_LC3_C4 &  TIMING9
         #  _LC3_C4 &  TIMING7 &  TIMING8 & !TIMING9;

-- Node name is '~268~1' from file "avsync.tdf" line 102, column 9
-- Equation name is '~268~1', location is LC7_C4, type is buried.
-- synthesized logic cell 
_LC7_C4  = LCELL( _EQ032);
  _EQ032 =  _LC5_C4 & !p_count5 &  TIMING4 &  TIMING5
         # !p_count5 & !TIMING4 & !TIMING5
         # !_LC5_C4 & !p_count5 & !TIMING5
         #  p_count5 & !TIMING4 &  TIMING5
         # !_LC5_C4 &  p_count5 &  TIMING5
         #  _LC5_C4 &  p_count5 &  TIMING4 & !TIMING5;

-- Node name is '~268~2' from file "avsync.tdf" line 102, column 9
-- Equation name is '~268~2', location is LC4_C4, type is buried.
-- synthesized logic cell 
_LC4_C4  = LCELL( _EQ033);
  _EQ033 = !_LC8_C4 & !_LC9_C4 & !p_count3 & !p_count6
         #  _LC8_C4 & !_LC9_C4 & !p_count3 &  p_count6
         # !_LC8_C4 &  _LC9_C4 &  p_count3 & !p_count6
         #  _LC8_C4 &  _LC9_C4 &  p_count3 &  p_count6;

-- Node name is '~268~3' from file "avsync.tdf" line 102, column 9
-- Equation name is '~268~3', location is LC1_C4, type is buried.
-- synthesized logic cell 
_LC1_C4  = LCELL( _EQ034);
  _EQ034 = !_LC3_C8 &  _LC4_C4 &  _LC7_C4 & !p_count9
         #  _LC3_C8 &  _LC4_C4 &  _LC7_C4 &  p_count9;

-- Node name is '~268~4' from file "avsync.tdf" line 102, column 9
-- Equation name is '~268~4', location is LC5_C2, type is buried.
-- synthesized logic cell 
_LC5_C2  = LCELL( _EQ035);
  _EQ035 =  p_count0 & !p_count1 & !TIMING0 & !TIMING1
         # !p_count0 & !p_count1 &  TIMING0 &  TIMING1
         # !p_count0 &  p_count1 &  TIMING0 & !TIMING1
         #  p_count0 &  p_count1 & !TIMING0 &  TIMING1;

-- Node name is '~268~5' from file "avsync.tdf" line 102, column 9
-- Equation name is '~268~5', location is LC8_C2, type is buried.
-- synthesized logic cell 
_LC8_C2  = LCELL( _EQ036);
  _EQ036 = !p_count2 &  TIMING0 &  TIMING1 &  TIMING2
         # !p_count2 & !TIMING0 & !TIMING2
         # !p_count2 & !TIMING1 & !TIMING2
         #  p_count2 & !TIMING0 &  TIMING2
         #  p_count2 & !TIMING1 &  TIMING2
         #  p_count2 &  TIMING0 &  TIMING1 & !TIMING2;

-- Node name is '~268~6' from file "avsync.tdf" line 102, column 9
-- Equation name is '~268~6', location is LC2_C2, type is buried.
-- synthesized logic cell 
_LC2_C2  = LCELL( _EQ037);
  _EQ037 =  _LC5_C2 &  _LC8_C2 & !_LC9_C2 & !p_count8
         #  _LC5_C2 &  _LC8_C2 &  _LC9_C2 &  p_count8;

-- Node name is '~268~7' from file "avsync.tdf" line 102, column 9
-- Equation name is '~268~7', location is LC6_C4, type is buried.
-- synthesized logic cell 
_LC6_C4  = LCELL( _EQ038);
  _EQ038 =  _LC5_C4 &  NTSC_PHASE & !p_count4 &  TIMING4
         # !_LC5_C4 &  NTSC_PHASE & !p_count4 & !TIMING4
         # !_LC5_C4 &  NTSC_PHASE &  p_count4 &  TIMING4
         #  _LC5_C4 &  NTSC_PHASE &  p_count4 & !TIMING4;

-- Node name is '~268~8' from file "avsync.tdf" line 102, column 9
-- Equation name is '~268~8', location is LC2_C4, type is buried.
-- synthesized logic cell 
_LC2_C4  = LCELL( _EQ039);
  _EQ039 =  _LC3_C4 &  _LC6_C4 & !p_count7 &  TIMING7
         # !_LC3_C4 &  _LC6_C4 & !p_count7 & !TIMING7
         # !_LC3_C4 &  _LC6_C4 &  p_count7 &  TIMING7
         #  _LC3_C4 &  _LC6_C4 &  p_count7 & !TIMING7;

-- Node name is ':280' from file "avsync.tdf" line 104, column 22
-- Equation name is '_LC6_C2', type is buried 
_LC6_C2  = LCELL( _EQ040);
  _EQ040 = !TIMING2 & !TIMING3
         # !TIMING1 & !TIMING3
         #  TIMING1 &  TIMING2 &  TIMING3;

-- Node name is ':284' from file "avsync.tdf" line 104, column 22
-- Equation name is '_LC2_C6', type is buried 
_LC2_C6  = LCELL( _EQ041);
  _EQ041 = !TIMING2 & !TIMING3 &  TIMING4
         # !TIMING1 & !TIMING3 &  TIMING4
         #  TIMING3 & !TIMING4
         #  TIMING1 &  TIMING2 & !TIMING4;

-- Node name is ':286' from file "avsync.tdf" line 104, column 22
-- Equation name is '_LC8_C6', type is buried 
_LC8_C6  = LCELL( _EQ042);
  _EQ042 =  TIMING3 &  TIMING4
         #  TIMING1 &  TIMING2 &  TIMING4;

-- Node name is ':292' from file "avsync.tdf" line 104, column 22
-- Equation name is '_LC7_C6', type is buried 
_LC7_C6  = LCELL( _EQ043);
  _EQ043 = !TIMING5 &  TIMING6
         # !_LC8_C6 &  TIMING6
         #  _LC8_C6 &  TIMING5 & !TIMING6;

-- Node name is ':296' from file "avsync.tdf" line 104, column 22
-- Equation name is '_LC1_C6', type is buried 
_LC1_C6  = LCELL( _EQ044);
  _EQ044 = !TIMING6 &  TIMING7
         # !TIMING5 &  TIMING7
         # !_LC8_C6 &  TIMING7
         #  _LC8_C6 &  TIMING5 &  TIMING6 & !TIMING7;

-- Node name is ':298' from file "avsync.tdf" line 104, column 22
-- Equation name is '_LC6_C6', type is buried 
_LC6_C6  = LCELL( _EQ045);
  _EQ045 =  _LC8_C6 &  TIMING5 &  TIMING6 &  TIMING7;

-- Node name is '~367~1' from file "avsync.tdf" line 104, column 9
-- Equation name is '~367~1', location is LC1_C2, type is buried.
-- synthesized logic cell 
_LC1_C2  = LCELL( _EQ046);
  _EQ046 = !p_count1 & !p_count2 &  TIMING1 &  TIMING2
         #  p_count1 & !p_count2 & !TIMING1 & !TIMING2
         #  p_count1 &  p_count2 & !TIMING1 &  TIMING2
         # !p_count1 &  p_count2 &  TIMING1 & !TIMING2;

-- Node name is '~367~2' from file "avsync.tdf" line 104, column 9
-- Equation name is '~367~2', location is LC3_C6, type is buried.
-- synthesized logic cell 
_LC3_C6  = LCELL( _EQ047);
  _EQ047 =  _LC8_C6 & !p_count5 &  TIMING5
         # !_LC8_C6 & !p_count5 & !TIMING5
         # !_LC8_C6 &  p_count5 &  TIMING5
         #  _LC8_C6 &  p_count5 & !TIMING5;

-- Node name is '~367~3' from file "avsync.tdf" line 104, column 9
-- Equation name is '~367~3', location is LC4_C6, type is buried.
-- synthesized logic cell 
_LC4_C6  = LCELL( _EQ048);
  _EQ048 =  _LC3_C6 &  _LC6_C6 & !p_count8 &  TIMING8
         #  _LC3_C6 & !_LC6_C6 & !p_count8 & !TIMING8
         #  _LC3_C6 & !_LC6_C6 &  p_count8 &  TIMING8
         #  _LC3_C6 &  _LC6_C6 &  p_count8 & !TIMING8;

-- Node name is '~367~4' from file "avsync.tdf" line 104, column 9
-- Equation name is '~367~4', location is LC9_C6, type is buried.
-- synthesized logic cell 
_LC9_C6  = LCELL( _EQ049);
  _EQ049 =  _LC6_C6 & !p_count9 &  TIMING8 &  TIMING9
         # !p_count9 & !TIMING8 & !TIMING9
         # !_LC6_C6 & !p_count9 & !TIMING9
         #  p_count9 & !TIMING8 &  TIMING9
         # !_LC6_C6 &  p_count9 &  TIMING9
         #  _LC6_C6 &  p_count9 &  TIMING8 & !TIMING9;

-- Node name is '~367~5' from file "avsync.tdf" line 104, column 9
-- Equation name is '~367~5', location is LC10_C6, type is buried.
-- synthesized logic cell 
_LC10_C6 = LCELL( _EQ050);
  _EQ050 = !_LC1_C6 & !_LC2_C6 & !p_count4 & !p_count7
         #  _LC1_C6 & !_LC2_C6 & !p_count4 &  p_count7
         # !_LC1_C6 &  _LC2_C6 &  p_count4 & !p_count7
         #  _LC1_C6 &  _LC2_C6 &  p_count4 &  p_count7;

-- Node name is '~367~6' from file "avsync.tdf" line 104, column 9
-- Equation name is '~367~6', location is LC5_C6, type is buried.
-- synthesized logic cell 
_LC5_C6  = LCELL( _EQ051);
  _EQ051 = !_LC7_C6 &  _LC9_C6 &  _LC10_C6 & !p_count6
         #  _LC7_C6 &  _LC9_C6 &  _LC10_C6 &  p_count6;

-- Node name is '~367~7' from file "avsync.tdf" line 104, column 9
-- Equation name is '~367~7', location is LC7_C2, type is buried.
-- synthesized logic cell 
_LC7_C2  = LCELL( _EQ052);
  _EQ052 =  _LC4_C6 &  _LC5_C6 & !_LC6_C2 & !p_count3
         #  _LC4_C6 &  _LC5_C6 &  _LC6_C2 &  p_count3;

-- Node name is ':367' from file "avsync.tdf" line 104, column 9
-- Equation name is '_LC3_C2', type is buried 
_LC3_C2  = LCELL( _EQ053);
  _EQ053 =  _LC1_C2 &  _LC2_C11 &  _LC7_C2 & !NTSC_PHASE;

-- Node name is '~427~1' from file "avsync.tdf" line 107, column 14
-- Equation name is '~427~1', location is LC2_C11, type is buried.
-- synthesized logic cell 
_LC2_C11 = LCELL( _EQ054);
  _EQ054 =  p_count0 &  TIMING0
         # !p_count0 & !TIMING0;

-- Node name is '~427~2' from file "avsync.tdf" line 107, column 14
-- Equation name is '~427~2', location is LC6_C8, type is buried.
-- synthesized logic cell 
_LC6_C8  = LCELL( _EQ055);
  _EQ055 =  p_count7 &  p_count9 &  TIMING7 &  TIMING9
         # !p_count7 &  p_count9 & !TIMING7 &  TIMING9
         #  p_count7 & !p_count9 &  TIMING7 & !TIMING9
         # !p_count7 & !p_count9 & !TIMING7 & !TIMING9;

-- Node name is '~427~3' from file "avsync.tdf" line 107, column 14
-- Equation name is '~427~3', location is LC2_C8, type is buried.
-- synthesized logic cell 
_LC2_C8  = LCELL( _EQ056);
  _EQ056 =  _LC2_C11 &  _LC6_C8 &  p_count8 &  TIMING8
         #  _LC2_C11 &  _LC6_C8 & !p_count8 & !TIMING8;

-- Node name is '~427~4' from file "avsync.tdf" line 107, column 14
-- Equation name is '~427~4', location is LC3_B3, type is buried.
-- synthesized logic cell 
_LC3_B3  = LCELL( _EQ057);
  _EQ057 =  p_count1 &  p_count2 &  TIMING1 &  TIMING2
         #  p_count1 & !p_count2 &  TIMING1 & !TIMING2
         # !p_count1 &  p_count2 & !TIMING1 &  TIMING2
         # !p_count1 & !p_count2 & !TIMING1 & !TIMING2;

-- Node name is '~427~5' from file "avsync.tdf" line 107, column 14
-- Equation name is '~427~5', location is LC2_C10, type is buried.
-- synthesized logic cell 
_LC2_C10 = LCELL( _EQ058);
  _EQ058 =  p_count3 &  p_count4 &  TIMING3 &  TIMING4
         #  p_count3 & !p_count4 &  TIMING3 & !TIMING4
         # !p_count3 &  p_count4 & !TIMING3 &  TIMING4
         # !p_count3 & !p_count4 & !TIMING3 & !TIMING4;

-- Node name is '~427~6' from file "avsync.tdf" line 107, column 14
-- Equation name is '~427~6', location is LC6_B3, type is buried.
-- synthesized logic cell 
_LC6_B3  = LCELL( _EQ059);
  _EQ059 =  p_count5 &  p_count6 &  TIMING5 &  TIMING6
         #  p_count5 & !p_count6 &  TIMING5 & !TIMING6
         # !p_count5 &  p_count6 & !TIMING5 &  TIMING6
         # !p_count5 & !p_count6 & !TIMING5 & !TIMING6;

-- Node name is ':427' from file "avsync.tdf" line 107, column 14
-- Equation name is '_LC2_B3', type is buried 
!_LC2_B3 = _LC2_B3~NOT;
_LC2_B3~NOT = LCELL( _EQ060);
  _EQ060 =  _LC2_C8 &  _LC2_C10 &  _LC3_B3 &  _LC6_B3;



Project Information                             d:\5201\pld_aes_spg\avsync.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = off
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:01:37
   Partitioner                            00:00:02
   Fitter                                 00:00:14
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:03
   --------------------------             --------
   Total Time                             00:01:57


Memory Allocated
-----------------

Peak memory allocated during compilation  = 16,463K
