{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752859032137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752859032140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 19 01:17:11 2025 " "Processing started: Sat Jul 19 01:17:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752859032140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1752859032140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT " "Command: quartus_sta ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1752859032141 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1752859032418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1752859032559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859032592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859032592 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "354 " "The Timing Analyzer is analyzing 354 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1752859032729 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vve1 " "Entity dcfifo_vve1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752859032786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752859032786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1752859032786 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1752859032786 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ZUOLAN_FPGA_OBJECT.sdc " "Synopsys Design Constraints File file not found: 'ZUOLAN_FPGA_OBJECT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1752859032794 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859032794 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1752859032795 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1752859032795 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752859032795 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859032795 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " "create_clock -period 1.000 -name DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752859032796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CS_NEL FPGA_CS_NEL " "create_clock -period 1.000 -name FPGA_CS_NEL FPGA_CS_NEL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752859032796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AD2_INPUT_CLK AD2_INPUT_CLK " "create_clock -period 1.000 -name AD2_INPUT_CLK AD2_INPUT_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752859032796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AD1_INPUT_CLK AD1_INPUT_CLK " "create_clock -period 1.000 -name AD1_INPUT_CLK AD1_INPUT_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752859032796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FREQ_DEV:u_AD2_DEV\|FREQ_OUT FREQ_DEV:u_AD2_DEV\|FREQ_OUT " "create_clock -period 1.000 -name FREQ_DEV:u_AD2_DEV\|FREQ_OUT FREQ_DEV:u_AD2_DEV\|FREQ_OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752859032796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FREQ_DEV:u_AD1_DEV\|FREQ_OUT FREQ_DEV:u_AD1_DEV\|FREQ_OUT " "create_clock -period 1.000 -name FREQ_DEV:u_AD1_DEV\|FREQ_OUT FREQ_DEV:u_AD1_DEV\|FREQ_OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752859032796 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752859032796 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1752859032807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752859032808 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1752859032809 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752859032818 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752859032932 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752859032932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -96.419 " "Worst-case setup slack is -96.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -96.419           -3108.888 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "  -96.419           -3108.888 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.405           -3938.254 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -11.405           -3938.254 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.140           -1708.623 FPGA_CS_NEL  " "   -7.140           -1708.623 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.340            -144.973 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -4.340            -144.973 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.931            -131.074 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -3.931            -131.074 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.235             -70.344 AD1_INPUT_CLK  " "   -3.235             -70.344 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210             -75.704 AD2_INPUT_CLK  " "   -3.210             -75.704 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859032934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.768 " "Worst-case hold slack is -4.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.768            -223.526 FPGA_CS_NEL  " "   -4.768            -223.526 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "    0.351               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "    0.416               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "    0.433               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.464               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 AD1_INPUT_CLK  " "    0.497               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 AD2_INPUT_CLK  " "    0.497               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859032947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.525 " "Worst-case recovery slack is -6.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.525            -402.255 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.525            -402.255 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.492             -79.616 AD1_INPUT_CLK  " "   -2.492             -79.616 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.962             -62.144 AD2_INPUT_CLK  " "   -1.962             -62.144 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859032949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.194 " "Worst-case removal slack is 2.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.194               0.000 AD2_INPUT_CLK  " "    2.194               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.740               0.000 AD1_INPUT_CLK  " "    2.740               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.919               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.919               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859032951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -341.202 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "   -4.000            -341.202 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -531.445 FPGA_CS_NEL  " "   -3.201            -531.445 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -106.939 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -3.201            -106.939 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -106.939 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -3.201            -106.939 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 AD1_INPUT_CLK  " "   -3.000             -52.071 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 AD2_INPUT_CLK  " "   -3.000             -52.071 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.048               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.048               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 CLK  " "    9.934               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859032953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859032953 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752859033535 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752859033535 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752859033540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752859033555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752859033892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752859034012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752859034037 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752859034037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -87.765 " "Worst-case setup slack is -87.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -87.765           -2843.257 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "  -87.765           -2843.257 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.778           -3658.115 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.778           -3658.115 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.015           -1687.381 FPGA_CS_NEL  " "   -7.015           -1687.381 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.053            -134.776 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -4.053            -134.776 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.623            -120.686 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -3.623            -120.686 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.791             -60.873 AD1_INPUT_CLK  " "   -2.791             -60.873 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.771             -67.184 AD2_INPUT_CLK  " "   -2.771             -67.184 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859034042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.285 " "Worst-case hold slack is -4.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.285            -201.808 FPGA_CS_NEL  " "   -4.285            -201.808 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "    0.337               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "    0.383               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "    0.383               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.415               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 AD1_INPUT_CLK  " "    0.445               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 AD2_INPUT_CLK  " "    0.445               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859034056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.954 " "Worst-case recovery slack is -5.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.954            -367.214 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.954            -367.214 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196             -70.144 AD1_INPUT_CLK  " "   -2.196             -70.144 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736             -54.800 AD2_INPUT_CLK  " "   -1.736             -54.800 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859034060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.929 " "Worst-case removal slack is 1.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.929               0.000 AD2_INPUT_CLK  " "    1.929               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.425               0.000 AD1_INPUT_CLK  " "    2.425               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.414               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.414               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859034063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -341.734 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "   -4.000            -341.734 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -493.834 FPGA_CS_NEL  " "   -3.201            -493.834 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -106.939 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -3.201            -106.939 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -106.939 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -3.201            -106.939 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 AD1_INPUT_CLK  " "   -3.000             -52.071 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 AD2_INPUT_CLK  " "   -3.000             -52.071 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.047               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.047               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 CLK  " "    9.943               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859034067 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752859034633 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752859034633 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752859034640 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752859034745 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752859034755 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752859034755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.490 " "Worst-case setup slack is -42.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.490           -1291.782 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "  -42.490           -1291.782 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.252           -1782.512 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.252           -1782.512 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.367            -687.616 FPGA_CS_NEL  " "   -3.367            -687.616 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378             -37.980 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -1.378             -37.980 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164             -31.181 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -1.164             -31.181 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868             -11.722 AD1_INPUT_CLK  " "   -0.868             -11.722 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861             -14.474 AD2_INPUT_CLK  " "   -0.861             -14.474 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859034763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.358 " "Worst-case hold slack is -2.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.358            -109.317 FPGA_CS_NEL  " "   -2.358            -109.317 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "    0.112               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "    0.137               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "    0.158               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.193               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 AD1_INPUT_CLK  " "    0.208               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 AD2_INPUT_CLK  " "    0.208               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859034780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.028 " "Worst-case recovery slack is -3.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.028            -186.942 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.028            -186.942 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605             -19.296 AD1_INPUT_CLK  " "   -0.605             -19.296 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332             -10.160 AD2_INPUT_CLK  " "   -0.332             -10.160 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859034786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.944 " "Worst-case removal slack is 0.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 AD2_INPUT_CLK  " "    0.944               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.199               0.000 AD1_INPUT_CLK  " "    1.199               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.158               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.158               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859034792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -211.127 FPGA_CS_NEL  " "   -3.000            -211.127 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.984 AD2_INPUT_CLK  " "   -3.000             -40.984 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.871 AD1_INPUT_CLK  " "   -3.000             -40.871 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -166.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "   -1.000            -166.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -65.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -1.000             -65.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -65.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -1.000             -65.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.128               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.128               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 CLK  " "    9.594               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752859034798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752859034798 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752859035503 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752859035503 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752859035766 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752859035767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752859035861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 19 01:17:15 2025 " "Processing ended: Sat Jul 19 01:17:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752859035861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752859035861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752859035861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1752859035861 ""}
