<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>SPMCFGR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">SPMCFGR_EL1, System Performance Monitors Configuration Register</h1><p>The SPMCFGR_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Describes the capabilities of System PMU &lt;s&gt;.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_SPMU is implemented. Otherwise, direct accesses to SPMCFGR_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>SPMCFGR_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">NCG</a></td><td class="lr" colspan="3"><a href="#fieldset_0-27_25">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24">HDBG</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_23">TRO</a></td><td class="lr" colspan="1"><a href="#fieldset_0-22_22">SS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-21_21">FZO</a></td><td class="lr" colspan="1"><a href="#fieldset_0-20_20">MSI</a></td><td class="lr" colspan="1"><a href="#fieldset_0-19_19">RAO</a></td><td class="lr" colspan="1"><a href="#fieldset_0-18_18">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_17">NA</a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16">EX</a></td><td class="lr" colspan="2"><a href="#fieldset_0-15_14">RAZ</a></td><td class="lr" colspan="6"><a href="#fieldset_0-13_8">SIZE</a></td><td class="lr" colspan="8"><a href="#fieldset_0-7_0">N</a></td></tr></tbody></table><h4 id="fieldset_0-63_32">Bits [63:32]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-31_28">NCG, bits [31:28]</h4><div class="field"><p>Counter Groups.</p>
<p>Defines the number of counter groups implemented by System PMU &lt;s&gt;, minus one.</p>
<p>If this field is zero, then one counter group is implemented and <a href="AArch64-spmcgcrn_el1.html">SPMCGCR&lt;n&gt;_EL1</a> read-as-zero.</p>
<p>Otherwise, for each counter group &lt;m&gt;, SPMCGCR&lt;m DIV 8&gt;_EL1.N&lt;m MOD 8&gt; defines the number of counters in the group.</p>
<p>Locating the first counter in each group depends on the number of implemented groups. Each counter group starts with counter:</p>
<ul>
<li>SPMEVTYPER&lt;m×32&gt;_EL0, meaning there are at most 32 counters per group, if there are 2 counter groups.
</li><li>SPMEVTYPER&lt;m×16&gt;_EL0, meaning there are at most 16 counters per group, if there are 3 or 4 counter groups.
</li><li>SPMEVTYPER&lt;m×8&gt;_EL0, meaning there are at most 8 counters per group, if there are between 5 and 8 counter groups.
</li><li>SPMEVTYPER&lt;m×4&gt;_EL0, meaning there are at most 4 counters per group, if there are more than 8 counter groups.
</li></ul>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-27_25">Bits [27:25]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-24_24">HDBG, bit [24]</h4><div class="field">
      <p>Halt-on-debug supported. For more information on this field, see 'CoreSight PMU Architecture'.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_23">TRO, bit [23]</h4><div class="field">
      <p>Trace output supported. For more information on this field, see 'CoreSight PMU Architecture'.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-22_22">SS, bit [22]</h4><div class="field">
      <p>Snapshot supported. For more information on this field, see 'CoreSight PMU Architecture'.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-21_21">FZO, bit [21]</h4><div class="field">
      <p>Freeze-on-overflow supported. For more information on this field, see 'CoreSight PMU Architecture'.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-20_20">MSI, bit [20]</h4><div class="field">
      <p>Message-signaled interrupts supported. For more information on this field, see 'CoreSight PMU Architecture'.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-19_19">Bit [19]</h4><div class="field">
      <p>Reserved, RAO.</p>
    </div><h4 id="fieldset_0-18_18">Bit [18]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-17_17">NA, bit [17]</h4><div class="field">
      <p>No write access when running. For more information on this field, see 'CoreSight PMU Architecture'.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-16_16">EX, bit [16]</h4><div class="field">
      <p>Export supported. For more information on this field, see 'CoreSight PMU Architecture'.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_14">Bits [15:14]</h4><div class="field">
      <p>Reserved, RAZ.</p>
    </div><h4 id="fieldset_0-13_8">SIZE, bits [13:8]</h4><div class="field">
      <p>Counter size. The size of the largest counter implemented by System PMU &lt;s&gt;. Defined values are:</p>
    <table class="valuetable"><tr><th>SIZE</th><th>Meaning</th></tr><tr><td class="bitfield">0b000111</td><td>
          <p>8-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b001001</td><td>
          <p>10-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b001011</td><td>
          <p>12-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b001111</td><td>
          <p>16-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b010011</td><td>
          <p>20-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b010111</td><td>
          <p>24-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b011111</td><td>
          <p>32-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b100011</td><td>
          <p>36-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b100111</td><td>
          <p>40-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b101011</td><td>
          <p>44-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b101111</td><td>
          <p>48-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b110011</td><td>
          <p>52-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b110111</td><td>
          <p>56-bit counters.</p>
        </td></tr><tr><td class="bitfield">0b111111</td><td>
          <p>64-bit counters.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>Not all counters must be this size. For example, a System PMU might include a mix of 32-bit and 64-bit counters.</p></div><h4 id="fieldset_0-7_0">N, bits [7:0]</h4><div class="field">
      <p>Number of event counters implemented by System PMU &lt;s&gt;, minus 1. Defined values are:</p>
    <table class="valuetable"><tr><th>N</th><th>Meaning</th></tr><tr><td class="bitfield">0x00..0x3F</td><td>
          <p>Number of event counters implemented by System PMU &lt;s&gt;, minus 1.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    </div><div class="access_mechanisms"><h2>Accessing SPMCFGR_EL1</h2>
        <p>To access SPMCFGR_EL1 for System PMU &lt;s&gt;, set <a href="AArch64-spmselr_el0.html">SPMSELR_EL0</a>.SYSPMUSEL to s.</p>

      
        <p>SPMCFGR_EL1 reads-as-zero if System PMU &lt;s&gt; is not implemented.</p>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, SPMCFGR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b000</td><td>0b1001</td><td>0b1101</td><td>0b111</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.EnPM2 == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SPMACCESSR_EL3&lt;(UInt(SPMSELR_EL0.SYSPMUSEL) * 2) + 1:UInt(SPMSELR_EL0.SYSPMUSEL) * 2&gt; == '00' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; HDFGRTR2_EL2.nSPMID == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.EnSPM == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; SPMACCESSR_EL2&lt;(UInt(SPMSELR_EL0.SYSPMUSEL) * 2) + 1:UInt(SPMSELR_EL0.SYSPMUSEL) * 2&gt; == '00' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.EnPM2 == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SPMACCESSR_EL3&lt;(UInt(SPMSELR_EL0.SYSPMUSEL) * 2) + 1:UInt(SPMSELR_EL0.SYSPMUSEL) * 2&gt; == '00' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = SPMCFGR_EL1[UInt(SPMSELR_EL0.SYSPMUSEL)];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.EnPM2 == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SPMACCESSR_EL3&lt;(UInt(SPMSELR_EL0.SYSPMUSEL) * 2) + 1:UInt(SPMSELR_EL0.SYSPMUSEL) * 2&gt; == '00' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.EnPM2 == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SPMACCESSR_EL3&lt;(UInt(SPMSELR_EL0.SYSPMUSEL) * 2) + 1:UInt(SPMSELR_EL0.SYSPMUSEL) * 2&gt; == '00' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = SPMCFGR_EL1[UInt(SPMSELR_EL0.SYSPMUSEL)];
elsif PSTATE.EL == EL3 then
    X[t, 64] = SPMCFGR_EL1[UInt(SPMSELR_EL0.SYSPMUSEL)];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
