Release 14.7 Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vsx475tff1759-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementati
on 

Using Flow File:
/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementati
on/fpga.flw 
Using Option File(s): 
 /home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vsx475tff1759-1 -nt timestamp -sd ../pcores -uc system.ucf
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system.ngc" system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vsx475tff1759-1 -nt timestamp -sd ../pcores -uc system.ucf
/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementati
on/system.ngc system.ngd

Reading NGO file
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system.ngc" ...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_epb_opb_bridge_inst_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_infrastructure_inst_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_epb_infrastructure_inst_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_opb0_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_reset_block_inst_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_sys_block_inst_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_roach2_tut_intro_xsg_core_config_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_roach2_tut_intro_a_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_roach2_tut_intro_b_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_roach2_tut_intro_counter_ctrl_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_roach2_tut_intro_counter_value_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_roach2_tut_intro_gpio_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_roach2_tut_intro_gpio1_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_roach2_tut_intro_gpio2_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_roach2_tut_intro_gpio3_wrapper.ngc"...
Loading design module
"/home/ulloaroach2/design/tut_intro/roach2_tut_intro/XPS_ROACH2_base/implementat
ion/system_roach2_tut_intro_sum_a_b_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_n', used in period specification
   'TS_sys_clk_n', was traced into MMCM_ADV instance
   infrastructure_inst/MMCM_BASE_sys_clk. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_infrastructure_inst_infrastructure_inst_sys_clk_mmcm =
   PERIOD "infrastructure_inst_infrastructure_inst_sys_clk_mmcm" TS_sys_clk_n
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_n', used in period specification
   'TS_sys_clk_n', was traced into MMCM_ADV instance
   infrastructure_inst/MMCM_BASE_sys_clk. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_infrastructure_inst_infrastructure_inst_clk_200_mmcm =
   PERIOD "infrastructure_inst_infrastructure_inst_clk_200_mmcm" TS_sys_clk_n *
   2 HIGH 50%>

Done...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/default_cl
   ock_driver_roach2_tut_intro_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[
   1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N59' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  33

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  6 sec
Total CPU time to NGDBUILD completion:   6 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -timing -detail -ol high -xe n -mt 2 -register_duplication -o
system_map.ncd -w -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vsx475tff1759-1".
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal epb_addr<24> connected to top level port
   epb_addr<24> has been removed.
WARNING:MapLib:701 - Signal epb_addr<25> connected to top level port
   epb_addr<25> has been removed.
WARNING:MapLib:701 - Signal aux_clk_p connected to top level port aux_clk_p has
   been removed.
WARNING:MapLib:701 - Signal aux_clk_n connected to top level port aux_clk_n has
   been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 9 secs 
Total CPU  time at the beginning of Placer: 1 mins 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1746abfa) REAL time: 1 mins 40 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1746abfa) REAL time: 1 mins 41 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1c802921) REAL time: 1 mins 41 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:1c802921) REAL time: 1 mins 41 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:d506a433) REAL time: 1 mins 50 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:d506a433) REAL time: 1 mins 50 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:d506a433) REAL time: 1 mins 50 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:d506a433) REAL time: 1 mins 51 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:d506a433) REAL time: 1 mins 51 secs 

Phase 10.8  Global Placement
....................................................
.................................................................
.................................................................
.........................................
Phase 10.8  Global Placement (Checksum:199ebb6f) REAL time: 2 mins 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:199ebb6f) REAL time: 2 mins 1 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:f1731149) REAL time: 2 mins 10 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:f1731149) REAL time: 2 mins 10 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:8527b473) REAL time: 2 mins 10 secs 

Total REAL time to Placer completion: 2 mins 10 secs 
Total CPU  time to Placer completion: 2 mins 11 secs 
Running physical synthesis...

Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                   618 out of 595,200    1%
    Number used as Flip Flops:                 617
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        672 out of 297,600    1%
    Number used as logic:                      652 out of 297,600    1%
      Number using O6 output only:             303
      Number using O5 output only:             151
      Number using O5 and O6:                  198
      Number used as ROM:                        0
    Number used as Memory:                      10 out of 122,240    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            10
        Number using O6 output only:            10
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     10
      Number with same-slice register load:      4
      Number with same-slice carry load:         6
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   280 out of  74,400    1%
  Number of LUT Flip Flop pairs used:          806
    Number with an unused Flip Flop:           194 out of     806   24%
    Number with an unused LUT:                 134 out of     806   16%
    Number of fully used LUT-FF pairs:         478 out of     806   59%
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:             108 out of 595,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     840    8%
    Number of LOCed IOBs:                       72 out of      72  100%
    IOB Flip Flops:                             97

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of   1,064    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of   2,128    0%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                61 out of   1,080    5%
    Number used as ILOGICE1s:                   61
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                36 out of   1,080    3%
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               0 out of      54    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of   2,016    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      36    0%
  Number of IBUFDS_GTXE1s:                       0 out of      18    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      27    0%
  Number of IODELAYE1s:                          0 out of   1,080    0%
  Number of MMCM_ADVs:                           1 out of      18    5%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                2.59

Peak Memory Usage:  1467 MB
Total REAL time to MAP completion:  2 mins 25 secs 
Total CPU time to MAP completion (all processors):   2 mins 26 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -mt 4 system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vsx475t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vsx475t, package ff1759, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                   618 out of 595,200    1%
    Number used as Flip Flops:                 617
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        672 out of 297,600    1%
    Number used as logic:                      652 out of 297,600    1%
      Number using O6 output only:             303
      Number using O5 output only:             151
      Number using O5 and O6:                  198
      Number used as ROM:                        0
    Number used as Memory:                      10 out of 122,240    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            10
        Number using O6 output only:            10
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     10
      Number with same-slice register load:      4
      Number with same-slice carry load:         6
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   280 out of  74,400    1%
  Number of LUT Flip Flop pairs used:          806
    Number with an unused Flip Flop:           194 out of     806   24%
    Number with an unused LUT:                 134 out of     806   16%
    Number of fully used LUT-FF pairs:         478 out of     806   59%
    Number of slice register sites lost
      to control set restrictions:               0 out of 595,200    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     840    8%
    Number of LOCed IOBs:                       72 out of      72  100%
    IOB Flip Flops:                             97

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of   1,064    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of   2,128    0%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                61 out of   1,080    5%
    Number used as ILOGICE1s:                   61
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                36 out of   1,080    3%
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               0 out of      54    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of   2,016    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      36    0%
  Number of IBUFDS_GTXE1s:                       0 out of      18    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      27    0%
  Number of IODELAYE1s:                          0 out of   1,080    0%
  Number of MMCM_ADVs:                           1 out of      18    5%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal infrastructure_inst/clk_200 has no load.  PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 12975 unrouted;      REAL time: 50 secs 

Phase  2  : 11629 unrouted;      REAL time: 54 secs 

Phase  3  : 1228 unrouted;      REAL time: 1 mins 6 secs 

Phase  4  : 1228 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 29 secs 
Total REAL time to Router completion: 1 mins 29 secs 
Total CPU time to Router completion (all processors): 1 mins 39 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             epb_clk |BUFGCTRL_X0Y31| No   |  200 |  0.381     |  2.399      |
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk | BUFGCTRL_X0Y2| No   |  100 |  0.452     |  2.455      |
+---------------------+--------------+------+------+------------+-------------+
|infrastructure_inst/ |              |      |      |            |             |
|infrastructure_inst/ |              |      |      |            |             |
|MMCM_BASE_sys_clk_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  1.866      |
+---------------------+--------------+------+------+------------+-------------+
|infrastructure_inst/ |              |      |      |            |             |
|infrastructure_inst/ |              |      |      |            |             |
|MMCM_BASE_sys_clk_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.497      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_4_ML_NEW_ |              |      |      |            |             |
|                 CLK |         Local|      |    3 |  0.128     |  0.471      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_infrastructure_inst_infrastructure_ins | MINPERIOD   |     3.571ns|     1.429ns|       0|           0
  t_clk_200_mmcm = PERIOD TIMEGRP         " |             |            |            |        |            
  infrastructure_inst_infrastructure_inst_c |             |            |            |        |            
  lk_200_mmcm" TS_sys_clk_n *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_n = PERIOD TIMEGRP "sys_clk_n" | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
   100 MHz HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_infrastructure_inst_infrastructure_ins | SETUP       |     5.529ns|     4.471ns|       0|           0
  t_sys_clk_mmcm = PERIOD TIMEGRP         " | HOLD        |     0.042ns|            |       0|           0
  infrastructure_inst_infrastructure_inst_s |             |            |            |        |            
  ys_clk_mmcm" TS_sys_clk_n         HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_epb_clk_in = PERIOD TIMEGRP "epb_clk_i | SETUP       |     6.662ns|     8.263ns|       0|           0
  n" 67 MHz HIGH 50%                        | HOLD        |     0.025ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk = PERIOD TIMEGRP "TNM_sys_clk" | MINLOWPULSE |     8.300ns|     1.700ns|       0|           0
   100 MHz HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_n                   |     10.000ns|      4.000ns|      4.471ns|            0|            0|            0|         7552|
| TS_infrastructure_inst_infrast|     10.000ns|      4.471ns|          N/A|            0|            0|         7552|            0|
| ructure_inst_sys_clk_mmcm     |             |             |             |             |             |             |             |
| TS_infrastructure_inst_infrast|      5.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ructure_inst_clk_200_mmcm     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 52 secs 
Total CPU time to PAR completion (all processors): 2 mins 2 secs 

Peak Memory Usage:  1746 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 200 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vsx475t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vsx475t, package ff1759, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 200 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vsx475t,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             error report, limited to 200 items per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 18490 paths, 0 nets, and 2670 connections

Design statistics:
   Minimum period:   8.263ns (Maximum frequency: 121.021MHz)


Analysis completed Tue Aug 27 16:41:20 2019
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 28 secs 


