$date
	Tue Aug 30 10:06:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module exercise2_1_tb $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var wire 1 # f $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$scope module test $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 # f $end
$var wire 1 " g $end
$var wire 1 ! h $end
$var wire 1 ' x1 $end
$var wire 1 ( x2 $end
$var wire 1 ) x3 $end
$var wire 1 * x4 $end
$var wire 1 + y1 $end
$var wire 1 , y2 $end
$var wire 1 - y3 $end
$var wire 1 . z1 $end
$var wire 1 / z2 $end
$var wire 1 0 z3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
1/
1.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1&
#20
1*
0&
1%
#30
1#
1(
1"
1!
1'
1,
0/
1&
#40
0#
0"
0!
0'
0*
0,
1/
0&
0%
1$
#50
1#
1*
1"
1!
1)
1-
00
1&
#60
0)
0-
10
1+
0.
0&
1%
#70
1'
1)
1,
1-
0/
00
1&
#80
