# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.xdc

# IP: ip/convolve_ap_sitofp_4_no_dsp_32/convolve_ap_sitofp_4_no_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==convolve_ap_sitofp_4_no_dsp_32 || ORIG_REF_NAME==convolve_ap_sitofp_4_no_dsp_32}]

# IP: ip/convolve_ap_fmul_2_max_dsp_32/convolve_ap_fmul_2_max_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==convolve_ap_fmul_2_max_dsp_32 || ORIG_REF_NAME==convolve_ap_fmul_2_max_dsp_32}]

# IP: ip/convolve_ap_fadd_5_full_dsp_32/convolve_ap_fadd_5_full_dsp_32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==convolve_ap_fadd_5_full_dsp_32 || ORIG_REF_NAME==convolve_ap_fadd_5_full_dsp_32}]
