$date
	Sat May 10 21:40:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux4_1_usingMux2_tb $end
$var wire 1 ! y $end
$var reg 4 " i [3:0] $end
$var reg 2 # s [1:0] $end
$scope module mux $end
$var wire 4 $ i [3:0] $end
$var wire 2 % s [1:0] $end
$var wire 1 & y1 $end
$var wire 1 ' y0 $end
$var wire 1 ! y $end
$scope module m1 $end
$var wire 2 ( i [1:0] $end
$var wire 1 ) s $end
$var wire 1 ' y $end
$upscope $end
$scope module m2 $end
$var wire 2 * i [1:0] $end
$var wire 1 + s $end
$var wire 1 & y $end
$upscope $end
$scope module m3 $end
$var wire 2 , i [1:0] $end
$var wire 1 - s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
b0 ,
0+
b0 *
0)
b0 (
0'
0&
b0 %
b0 $
b0 #
b0 "
0!
$end
#1000
1!
b1 ,
1'
b1 (
b1 "
b1 $
#2000
0!
b0 ,
0'
b10 (
b10 "
b10 $
#3000
1!
b1 ,
1'
b11 (
b11 "
b11 $
#4000
0!
0'
b0 (
b10 ,
1&
b1 *
b100 "
b100 $
#5000
1!
b11 ,
1'
b1 (
b101 "
b101 $
#6000
0!
b10 ,
0'
b10 (
b110 "
b110 $
#7000
1!
b11 ,
1'
b11 (
b111 "
b111 $
#8000
0!
0'
b0 (
b0 ,
0&
b10 *
b1000 "
b1000 $
#9000
1!
b1 ,
1'
b1 (
b1001 "
b1001 $
#10000
0!
b0 ,
0'
b10 (
b1010 "
b1010 $
#11000
1!
b1 ,
1'
b11 (
b1011 "
b1011 $
#12000
0!
0'
b0 (
b10 ,
1&
b11 *
b1100 "
b1100 $
#13000
1!
b11 ,
1'
b1 (
b1101 "
b1101 $
#14000
0!
b10 ,
0'
b10 (
b1110 "
b1110 $
#15000
1!
b11 ,
1'
b11 (
b1111 "
b1111 $
#16000
0!
0'
b0 (
b0 ,
0&
b0 *
1)
1+
b0 "
b0 $
b1 #
b1 %
#17000
b1 (
b1 "
b1 $
#18000
1!
b1 ,
1'
b10 (
b10 "
b10 $
#19000
b11 (
b11 "
b11 $
#20000
0!
b0 ,
0'
b0 (
b1 *
b100 "
b100 $
#21000
b1 (
b101 "
b101 $
#22000
1!
b1 ,
1'
b10 (
b110 "
b110 $
#23000
b11 (
b111 "
b111 $
#24000
0!
0'
b0 (
b10 ,
1&
b10 *
b1000 "
b1000 $
#25000
b1 (
b1001 "
b1001 $
#26000
1!
b11 ,
1'
b10 (
b1010 "
b1010 $
#27000
b11 (
b1011 "
b1011 $
#28000
0!
b10 ,
0'
b0 (
b11 *
b1100 "
b1100 $
#29000
b1 (
b1101 "
b1101 $
#30000
1!
b11 ,
1'
b10 (
b1110 "
b1110 $
#31000
b11 (
b1111 "
b1111 $
#32000
0'
b0 (
0!
b0 ,
0&
b0 *
0)
0+
1-
b0 "
b0 $
b10 #
b10 %
#33000
b1 ,
1'
b1 (
b1 "
b1 $
#34000
b0 ,
0'
b10 (
b10 "
b10 $
#35000
b1 ,
1'
b11 (
b11 "
b11 $
#36000
0'
b0 (
1!
b10 ,
1&
b1 *
b100 "
b100 $
#37000
b11 ,
1'
b1 (
b101 "
b101 $
#38000
b10 ,
0'
b10 (
b110 "
b110 $
#39000
b11 ,
1'
b11 (
b111 "
b111 $
#40000
0'
b0 (
0!
b0 ,
0&
b10 *
b1000 "
b1000 $
#41000
b1 ,
1'
b1 (
b1001 "
b1001 $
#42000
b0 ,
0'
b10 (
b1010 "
b1010 $
#43000
b1 ,
1'
b11 (
b1011 "
b1011 $
#44000
0'
b0 (
1!
b10 ,
1&
b11 *
b1100 "
b1100 $
#45000
b11 ,
1'
b1 (
b1101 "
b1101 $
#46000
b10 ,
0'
b10 (
b1110 "
b1110 $
#47000
b11 ,
1'
b11 (
b1111 "
b1111 $
#48000
0'
b0 (
0!
b0 ,
0&
b0 *
1)
1+
b0 "
b0 $
b11 #
b11 %
#49000
b1 (
b1 "
b1 $
#50000
b1 ,
1'
b10 (
b10 "
b10 $
#51000
b11 (
b11 "
b11 $
#52000
b0 ,
0'
b0 (
b1 *
b100 "
b100 $
#53000
b1 (
b101 "
b101 $
#54000
b1 ,
1'
b10 (
b110 "
b110 $
#55000
b11 (
b111 "
b111 $
#56000
0'
b0 (
1!
b10 ,
1&
b10 *
b1000 "
b1000 $
#57000
b1 (
b1001 "
b1001 $
#58000
b11 ,
1'
b10 (
b1010 "
b1010 $
#59000
b11 (
b1011 "
b1011 $
#60000
b10 ,
0'
b0 (
b11 *
b1100 "
b1100 $
#61000
b1 (
b1101 "
b1101 $
#62000
b11 ,
1'
b10 (
b1110 "
b1110 $
#63000
b11 (
b1111 "
b1111 $
#64000
0!
0'
b0 (
b0 ,
0&
b0 *
0)
0+
0-
b0 "
b0 $
b0 #
b0 %
