

================================================================
== Vitis HLS Report for 'adpcm_main'
================================================================
* Date:           Sun May 25 00:34:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.214 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15203|    15303|  0.122 ms|  0.122 ms|  15204|  15304|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- reset_label4        |        6|        6|          1|          -|          -|     6|        no|
        |- reset_label5        |        6|        6|          1|          -|          -|     6|        no|
        |- reset_label6        |       24|       24|          1|          -|          -|    24|        no|
        |- reset_label7        |       11|       11|          1|          -|          -|    11|        no|
        |- adpcm_main_label12  |     9800|     9900|  196 ~ 198|          -|          -|    50|        no|
        |- adpcm_main_label13  |     5350|     5350|        107|          -|          -|    50|        no|
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 4 5 
5 --> 5 6 
6 --> 7 9 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln207 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [data/benchmarks/adpcm/adpcm.c:207]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_data, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_data"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %encoded, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %encoded"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %decoded, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %decoded"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln419 = store i15 32, i15 %dec_detl" [data/benchmarks/adpcm/adpcm.c:419->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 21 'store' 'store_ln419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln419 = store i15 32, i15 %detl" [data/benchmarks/adpcm/adpcm.c:419->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 22 'store' 'store_ln419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln420 = store i15 8, i15 %dec_deth" [data/benchmarks/adpcm/adpcm.c:420->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 23 'store' 'store_ln420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln420 = store i15 8, i15 %deth" [data/benchmarks/adpcm/adpcm.c:420->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 24 'store' 'store_ln420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln421 = store i31 0, i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:421->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 25 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln421 = store i31 0, i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:421->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 26 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln421 = store i32 0, i32 %plt2" [data/benchmarks/adpcm/adpcm.c:421->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 27 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln421 = store i32 0, i32 %plt1" [data/benchmarks/adpcm/adpcm.c:421->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 28 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln421 = store i15 0, i15 %al2" [data/benchmarks/adpcm/adpcm.c:421->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 29 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln421 = store i16 0, i16 %al1" [data/benchmarks/adpcm/adpcm.c:421->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 30 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln421 = store i15 0, i15 %nbl" [data/benchmarks/adpcm/adpcm.c:421->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 31 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln422 = store i31 0, i31 %rh2" [data/benchmarks/adpcm/adpcm.c:422->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 32 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln422 = store i31 0, i31 %rh1" [data/benchmarks/adpcm/adpcm.c:422->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 33 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln422 = store i32 0, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:422->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 34 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln422 = store i32 0, i32 %ph1" [data/benchmarks/adpcm/adpcm.c:422->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 35 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln422 = store i15 0, i15 %ah2" [data/benchmarks/adpcm/adpcm.c:422->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 36 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln422 = store i16 0, i16 %ah1" [data/benchmarks/adpcm/adpcm.c:422->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 37 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln422 = store i15 0, i15 %nbh" [data/benchmarks/adpcm/adpcm.c:422->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 38 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln423 = store i31 0, i31 %dec_rlt2" [data/benchmarks/adpcm/adpcm.c:423->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 39 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln423 = store i31 0, i31 %dec_rlt1" [data/benchmarks/adpcm/adpcm.c:423->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 40 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln423 = store i32 0, i32 %dec_plt2" [data/benchmarks/adpcm/adpcm.c:423->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 41 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln423 = store i32 0, i32 %dec_plt1" [data/benchmarks/adpcm/adpcm.c:423->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 42 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln423 = store i15 0, i15 %dec_al2" [data/benchmarks/adpcm/adpcm.c:423->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 43 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln423 = store i16 0, i16 %dec_al1" [data/benchmarks/adpcm/adpcm.c:423->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 44 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln423 = store i15 0, i15 %dec_nbl" [data/benchmarks/adpcm/adpcm.c:423->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 45 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln424 = store i31 0, i31 %dec_rh2" [data/benchmarks/adpcm/adpcm.c:424->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 46 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln424 = store i31 0, i31 %dec_rh1" [data/benchmarks/adpcm/adpcm.c:424->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 47 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln424 = store i32 0, i32 %dec_ph2" [data/benchmarks/adpcm/adpcm.c:424->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 48 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln424 = store i32 0, i32 %dec_ph1" [data/benchmarks/adpcm/adpcm.c:424->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 49 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln424 = store i15 0, i15 %dec_ah2" [data/benchmarks/adpcm/adpcm.c:424->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 50 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln424 = store i16 0, i16 %dec_ah1" [data/benchmarks/adpcm/adpcm.c:424->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 51 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln424 = store i15 0, i15 %dec_nbh" [data/benchmarks/adpcm/adpcm.c:424->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 52 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 0, i3 %i" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 53 'store' 'store_ln417' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln427 = br void %for.inc.i" [data/benchmarks/adpcm/adpcm.c:427->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 54 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%i_34 = load i3 %i" [data/benchmarks/adpcm/adpcm.c:427->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 55 'load' 'i_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.57ns)   --->   "%icmp_ln427 = icmp_eq  i3 %i_34, i3 6" [data/benchmarks/adpcm/adpcm.c:427->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 56 'icmp' 'icmp_ln427' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.57ns)   --->   "%add_ln427 = add i3 %i_34, i3 1" [data/benchmarks/adpcm/adpcm.c:427->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 57 'add' 'add_ln427' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln427 = br i1 %icmp_ln427, void %for.inc.i.split, void %for.inc18.i.preheader" [data/benchmarks/adpcm/adpcm.c:427->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 58 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i3 %i_34" [data/benchmarks/adpcm/adpcm.c:427->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 59 'zext' 'zext_ln427' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln428 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:428->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln428' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [data/benchmarks/adpcm/adpcm.c:433->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 61 'specloopname' 'specloopname_ln433' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%delay_dltx_addr = getelementptr i16 %delay_dltx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:429->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 62 'getelementptr' 'delay_dltx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.68ns)   --->   "%store_ln429 = store i16 0, i3 %delay_dltx_addr" [data/benchmarks/adpcm/adpcm.c:429->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 63 'store' 'store_ln429' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%delay_dhx_addr = getelementptr i14 %delay_dhx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:430->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 64 'getelementptr' 'delay_dhx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.68ns)   --->   "%store_ln430 = store i14 0, i3 %delay_dhx_addr" [data/benchmarks/adpcm/adpcm.c:430->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 65 'store' 'store_ln430' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%dec_del_dltx_addr = getelementptr i16 %dec_del_dltx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:431->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 66 'getelementptr' 'dec_del_dltx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.68ns)   --->   "%store_ln431 = store i16 0, i3 %dec_del_dltx_addr" [data/benchmarks/adpcm/adpcm.c:431->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 67 'store' 'store_ln431' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%dec_del_dhx_addr = getelementptr i14 %dec_del_dhx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:432->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 68 'getelementptr' 'dec_del_dhx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.68ns)   --->   "%store_ln432 = store i14 0, i3 %dec_del_dhx_addr" [data/benchmarks/adpcm/adpcm.c:432->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 69 'store' 'store_ln432' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 %add_ln427, i3 %i" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 70 'store' 'store_ln417' <Predicate = (!icmp_ln427)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln427 = br void %for.inc.i" [data/benchmarks/adpcm/adpcm.c:427->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 71 'br' 'br_ln427' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i_22 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 72 'alloca' 'i_22' <Predicate = (icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 0, i3 %i_22" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 73 'store' 'store_ln417' <Predicate = (icmp_ln427)> <Delay = 0.38>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln436 = br void %for.inc18.i" [data/benchmarks/adpcm/adpcm.c:436->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 74 'br' 'br_ln436' <Predicate = (icmp_ln427)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.27>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%i_35 = load i3 %i_22" [data/benchmarks/adpcm/adpcm.c:436->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 75 'load' 'i_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.57ns)   --->   "%icmp_ln436 = icmp_eq  i3 %i_35, i3 6" [data/benchmarks/adpcm/adpcm.c:436->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 76 'icmp' 'icmp_ln436' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.57ns)   --->   "%add_ln436 = add i3 %i_35, i3 1" [data/benchmarks/adpcm/adpcm.c:436->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 77 'add' 'add_ln436' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %icmp_ln436, void %for.inc18.i.split, void %for.inc26.i.preheader" [data/benchmarks/adpcm/adpcm.c:436->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 78 'br' 'br_ln436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i3 %i_35" [data/benchmarks/adpcm/adpcm.c:436->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 79 'zext' 'zext_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln437 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:437->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln437' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln442 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [data/benchmarks/adpcm/adpcm.c:442->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 81 'specloopname' 'specloopname_ln442' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%delay_bpl_addr = getelementptr i32 %delay_bpl, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:438->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 82 'getelementptr' 'delay_bpl_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.69ns)   --->   "%store_ln438 = store i32 0, i3 %delay_bpl_addr" [data/benchmarks/adpcm/adpcm.c:438->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 83 'store' 'store_ln438' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%delay_bph_addr = getelementptr i32 %delay_bph, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:439->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 84 'getelementptr' 'delay_bph_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.69ns)   --->   "%store_ln439 = store i32 0, i3 %delay_bph_addr" [data/benchmarks/adpcm/adpcm.c:439->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 85 'store' 'store_ln439' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%dec_del_bpl_addr = getelementptr i32 %dec_del_bpl, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:440->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 86 'getelementptr' 'dec_del_bpl_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.69ns)   --->   "%store_ln440 = store i32 0, i3 %dec_del_bpl_addr" [data/benchmarks/adpcm/adpcm.c:440->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 87 'store' 'store_ln440' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%dec_del_bph_addr = getelementptr i32 %dec_del_bph, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:441->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 88 'getelementptr' 'dec_del_bph_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.69ns)   --->   "%store_ln441 = store i32 0, i3 %dec_del_bph_addr" [data/benchmarks/adpcm/adpcm.c:441->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 89 'store' 'store_ln441' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 %add_ln436, i3 %i_22" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 90 'store' 'store_ln417' <Predicate = (!icmp_ln436)> <Delay = 0.38>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln436 = br void %for.inc18.i" [data/benchmarks/adpcm/adpcm.c:436->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 91 'br' 'br_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%i_23 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 92 'alloca' 'i_23' <Predicate = (icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln417 = store i5 0, i5 %i_23" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 93 'store' 'store_ln417' <Predicate = (icmp_ln436)> <Delay = 0.38>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln445 = br void %for.inc26.i" [data/benchmarks/adpcm/adpcm.c:445->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 94 'br' 'br_ln445' <Predicate = (icmp_ln436)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%i_36 = load i5 %i_23" [data/benchmarks/adpcm/adpcm.c:445->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 95 'load' 'i_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.70ns)   --->   "%icmp_ln445 = icmp_eq  i5 %i_36, i5 24" [data/benchmarks/adpcm/adpcm.c:445->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 96 'icmp' 'icmp_ln445' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln445 = add i5 %i_36, i5 1" [data/benchmarks/adpcm/adpcm.c:445->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 97 'add' 'add_ln445' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln445 = br i1 %icmp_ln445, void %for.inc26.i.split, void %for.inc36.i.preheader" [data/benchmarks/adpcm/adpcm.c:445->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 98 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln445 = zext i5 %i_36" [data/benchmarks/adpcm/adpcm.c:445->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 99 'zext' 'zext_ln445' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln446 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [data/benchmarks/adpcm/adpcm.c:446->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln446' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [data/benchmarks/adpcm/adpcm.c:448->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 101 'specloopname' 'specloopname_ln448' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tqmf_addr = getelementptr i32 %tqmf, i64 0, i64 %zext_ln445" [data/benchmarks/adpcm/adpcm.c:447->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 102 'getelementptr' 'tqmf_addr' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.69ns)   --->   "%store_ln447 = store i32 0, i5 %tqmf_addr" [data/benchmarks/adpcm/adpcm.c:447->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 103 'store' 'store_ln447' <Predicate = (!icmp_ln445)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln417 = store i5 %add_ln445, i5 %i_23" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 104 'store' 'store_ln417' <Predicate = (!icmp_ln445)> <Delay = 0.38>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln445 = br void %for.inc26.i" [data/benchmarks/adpcm/adpcm.c:445->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 105 'br' 'br_ln445' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%i_24 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 106 'alloca' 'i_24' <Predicate = (icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.38ns)   --->   "%store_ln417 = store i4 0, i4 %i_24" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 107 'store' 'store_ln417' <Predicate = (icmp_ln445)> <Delay = 0.38>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln451 = br void %for.inc36.i" [data/benchmarks/adpcm/adpcm.c:451->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 108 'br' 'br_ln451' <Predicate = (icmp_ln445)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%i_37 = load i4 %i_24" [data/benchmarks/adpcm/adpcm.c:451->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 109 'load' 'i_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.70ns)   --->   "%icmp_ln451 = icmp_eq  i4 %i_37, i4 11" [data/benchmarks/adpcm/adpcm.c:451->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 110 'icmp' 'icmp_ln451' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.70ns)   --->   "%add_ln451 = add i4 %i_37, i4 1" [data/benchmarks/adpcm/adpcm.c:451->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 111 'add' 'add_ln451' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln451 = br i1 %icmp_ln451, void %for.inc36.i.split, void %for.inc.preheader" [data/benchmarks/adpcm/adpcm.c:451->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 112 'br' 'br_ln451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln451 = zext i4 %i_37" [data/benchmarks/adpcm/adpcm.c:451->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 113 'zext' 'zext_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln452 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11" [data/benchmarks/adpcm/adpcm.c:452->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln452' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln455 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [data/benchmarks/adpcm/adpcm.c:455->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 115 'specloopname' 'specloopname_ln455' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%accumc_addr = getelementptr i32 %accumc, i64 0, i64 %zext_ln451" [data/benchmarks/adpcm/adpcm.c:453->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 116 'getelementptr' 'accumc_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.69ns)   --->   "%store_ln453 = store i32 0, i4 %accumc_addr" [data/benchmarks/adpcm/adpcm.c:453->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 117 'store' 'store_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%accumd_addr = getelementptr i32 %accumd, i64 0, i64 %zext_ln451" [data/benchmarks/adpcm/adpcm.c:454->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 118 'getelementptr' 'accumd_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.69ns)   --->   "%store_ln454 = store i32 0, i4 %accumd_addr" [data/benchmarks/adpcm/adpcm.c:454->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 119 'store' 'store_ln454' <Predicate = (!icmp_ln451)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 120 [1/1] (0.38ns)   --->   "%store_ln417 = store i4 %add_ln451, i4 %i_24" [data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 120 'store' 'store_ln417' <Predicate = (!icmp_ln451)> <Delay = 0.38>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln451 = br void %for.inc36.i" [data/benchmarks/adpcm/adpcm.c:451->data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 121 'br' 'br_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%i_25 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 122 'alloca' 'i_25' <Predicate = (icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 0, i6 %i_25" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 123 'store' 'store_ln212' <Predicate = (icmp_ln451)> <Delay = 0.38>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 124 'br' 'br_ln217' <Predicate = (icmp_ln451)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.09>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%i_38 = load i6 %i_25" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 125 'load' 'i_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.70ns)   --->   "%icmp_ln217 = icmp_eq  i6 %i_38, i6 50" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 126 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.70ns)   --->   "%add_ln217 = add i6 %i_38, i6 1" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 127 'add' 'add_ln217' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %for.inc.split, void %for.inc18.preheader" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 128 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_38, i1 0" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 129 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i7 %shl_ln" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 130 'zext' 'zext_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr i32 %in_data, i64 0, i64 %zext_ln219" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 131 'getelementptr' 'in_data_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_6 : Operation 132 [2/2] (0.60ns)   --->   "%in_data_load = load i7 %in_data_addr" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 132 'load' 'in_data_load' <Predicate = (!icmp_ln217)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln219 = or i7 %shl_ln, i7 1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 133 'or' 'or_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i7 %or_ln219" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 134 'zext' 'zext_ln219_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%in_data_addr_1 = getelementptr i32 %in_data, i64 0, i64 %zext_ln219_1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 135 'getelementptr' 'in_data_addr_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_6 : Operation 136 [2/2] (0.60ns)   --->   "%in_data_load_1 = load i7 %in_data_addr_1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 136 'load' 'in_data_load_1' <Predicate = (!icmp_ln217)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 %add_ln217, i6 %i_25" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 137 'store' 'store_ln212' <Predicate = (!icmp_ln217)> <Delay = 0.38>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%i_26 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 138 'alloca' 'i_26' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 0, i6 %i_26" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 139 'store' 'store_ln212' <Predicate = (icmp_ln217)> <Delay = 0.38>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln223 = br void %for.inc18" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 140 'br' 'br_ln223' <Predicate = (icmp_ln217)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.60>
ST_7 : Operation 141 [1/2] (0.60ns)   --->   "%in_data_load = load i7 %in_data_addr" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 141 'load' 'in_data_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 142 [1/2] (0.60ns)   --->   "%in_data_load_1 = load i7 %in_data_addr_1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 142 'load' 'in_data_load_1' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 143 [2/2] (0.00ns)   --->   "%tmp = call i8 @encode, i32 %in_data_load, i32 %in_data_load_1, i32 %tqmf, i15 %h, i32 %delay_bpl, i16 %delay_dltx, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i32 %delay_bph, i14 %delay_dhx, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 143 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i6 %i_38" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 144 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln218 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [data/benchmarks/adpcm/adpcm.c:218]   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln218' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [data/benchmarks/adpcm/adpcm.c:220]   --->   Operation 146 'specloopname' 'specloopname_ln220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/2] (0.00ns)   --->   "%tmp = call i8 @encode, i32 %in_data_load, i32 %in_data_load_1, i32 %tqmf, i15 %h, i32 %delay_bpl, i16 %delay_dltx, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i32 %delay_bph, i14 %delay_dhx, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 147 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln219_2 = zext i8 %tmp" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 148 'zext' 'zext_ln219_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%encoded_addr = getelementptr i32 %encoded, i64 0, i64 %zext_ln217" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 149 'getelementptr' 'encoded_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.69ns)   --->   "%store_ln219 = store i32 %zext_ln219_2, i6 %encoded_addr" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 150 'store' 'store_ln219' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 151 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.09>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%i_39 = load i6 %i_26" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 152 'load' 'i_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.70ns)   --->   "%icmp_ln223 = icmp_eq  i6 %i_39, i6 50" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 153 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.70ns)   --->   "%add_ln223 = add i6 %i_39, i6 1" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 154 'add' 'add_ln223' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %for.inc18.split, void %for.end20" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 155 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i6 %i_39" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 156 'zext' 'zext_ln223' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%encoded_addr_1 = getelementptr i32 %encoded, i64 0, i64 %zext_ln223" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 157 'getelementptr' 'encoded_addr_1' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_9 : Operation 158 [2/2] (0.69ns)   --->   "%encoded_load = load i6 %encoded_addr_1" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 158 'load' 'encoded_load' <Predicate = (!icmp_ln223)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_9 : Operation 159 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 %add_ln223, i6 %i_26" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 159 'store' 'store_ln212' <Predicate = (!icmp_ln223)> <Delay = 0.38>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [data/benchmarks/adpcm/adpcm.c:229]   --->   Operation 160 'ret' 'ret_ln229' <Predicate = (icmp_ln223)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.69>
ST_10 : Operation 161 [1/2] (0.69ns)   --->   "%encoded_load = load i6 %encoded_addr_1" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 161 'load' 'encoded_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i32 %encoded_load" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 162 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [2/2] (0.00ns)   --->   "%call_ln225 = call void @decode, i8 %trunc_ln225, i32 %dec_del_bpl, i16 %dec_del_dltx, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i32 %dec_del_bph, i14 %dec_del_dhx, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %accumc, i15 %h, i32 %accumd, i32 %xout1, i32 %xout2" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 163 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln225 = call void @decode, i8 %trunc_ln225, i32 %dec_del_bpl, i16 %dec_del_dltx, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i32 %dec_del_bph, i14 %dec_del_dhx, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %accumc, i15 %h, i32 %accumd, i32 %xout1, i32 %xout2" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 164 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.60>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln224 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [data/benchmarks/adpcm/adpcm.c:224]   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln224' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [data/benchmarks/adpcm/adpcm.c:228]   --->   Operation 166 'specloopname' 'specloopname_ln228' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%xout1_load = load i32 %xout1" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 167 'load' 'xout1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_39, i1 0" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 168 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i7 %shl_ln8" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 169 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%decoded_addr = getelementptr i32 %decoded, i64 0, i64 %zext_ln226" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 170 'getelementptr' 'decoded_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.60ns)   --->   "%store_ln226 = store i32 %xout1_load, i7 %decoded_addr" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 171 'store' 'store_ln226' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%xout2_load = load i32 %xout2" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 172 'load' 'xout2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln227 = or i7 %shl_ln8, i7 1" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 173 'or' 'or_ln227' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i7 %or_ln227" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 174 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%decoded_addr_1 = getelementptr i32 %decoded, i64 0, i64 %zext_ln227" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 175 'getelementptr' 'decoded_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.60ns)   --->   "%store_ln227 = store i32 %xout2_load, i7 %decoded_addr_1" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 176 'store' 'store_ln227' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln223 = br void %for.inc18" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 177 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 3 bit ('i', data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214) [58]  (0.000 ns)
	'store' operation 0 bit ('store_ln417', data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214) of constant 0 on local variable 'i', data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214 [98]  (0.387 ns)

 <State 2>: 1.255ns
The critical path consists of the following:
	'load' operation 3 bit ('i', data/benchmarks/adpcm/adpcm.c:427->data/benchmarks/adpcm/adpcm.c:214) on local variable 'i', data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214 [101]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln427', data/benchmarks/adpcm/adpcm.c:427->data/benchmarks/adpcm/adpcm.c:214) [102]  (0.572 ns)
	'store' operation 0 bit ('store_ln429', data/benchmarks/adpcm/adpcm.c:429->data/benchmarks/adpcm/adpcm.c:214) of constant 0 on array 'delay_dltx' [110]  (0.683 ns)

 <State 3>: 1.271ns
The critical path consists of the following:
	'load' operation 3 bit ('i', data/benchmarks/adpcm/adpcm.c:436->data/benchmarks/adpcm/adpcm.c:214) on local variable 'i', data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214 [124]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln436', data/benchmarks/adpcm/adpcm.c:436->data/benchmarks/adpcm/adpcm.c:214) [125]  (0.572 ns)
	'store' operation 0 bit ('store_ln438', data/benchmarks/adpcm/adpcm.c:438->data/benchmarks/adpcm/adpcm.c:214) of constant 0 on array 'delay_bpl' [133]  (0.699 ns)

 <State 4>: 1.406ns
The critical path consists of the following:
	'load' operation 5 bit ('i', data/benchmarks/adpcm/adpcm.c:445->data/benchmarks/adpcm/adpcm.c:214) on local variable 'i', data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214 [147]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln445', data/benchmarks/adpcm/adpcm.c:445->data/benchmarks/adpcm/adpcm.c:214) [148]  (0.707 ns)
	'store' operation 0 bit ('store_ln447', data/benchmarks/adpcm/adpcm.c:447->data/benchmarks/adpcm/adpcm.c:214) of constant 0 on array 'tqmf' [156]  (0.699 ns)

 <State 5>: 1.407ns
The critical path consists of the following:
	'load' operation 4 bit ('i', data/benchmarks/adpcm/adpcm.c:451->data/benchmarks/adpcm/adpcm.c:214) on local variable 'i', data/benchmarks/adpcm/adpcm.c:417->data/benchmarks/adpcm/adpcm.c:214 [164]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln451', data/benchmarks/adpcm/adpcm.c:451->data/benchmarks/adpcm/adpcm.c:214) [165]  (0.708 ns)
	'store' operation 0 bit ('store_ln453', data/benchmarks/adpcm/adpcm.c:453->data/benchmarks/adpcm/adpcm.c:214) of constant 0 on array 'accumc' [173]  (0.699 ns)

 <State 6>: 1.093ns
The critical path consists of the following:
	'load' operation 6 bit ('i', data/benchmarks/adpcm/adpcm.c:217) on local variable 'i', data/benchmarks/adpcm/adpcm.c:212 [183]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln217', data/benchmarks/adpcm/adpcm.c:217) [184]  (0.706 ns)
	'store' operation 0 bit ('store_ln212', data/benchmarks/adpcm/adpcm.c:212) of constant 0 on local variable 'i', data/benchmarks/adpcm/adpcm.c:212 [207]  (0.387 ns)

 <State 7>: 0.600ns
The critical path consists of the following:
	'load' operation 32 bit ('in_data_load', data/benchmarks/adpcm/adpcm.c:219) on array 'in_data' [194]  (0.600 ns)

 <State 8>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('encoded_addr', data/benchmarks/adpcm/adpcm.c:219) [201]  (0.000 ns)
	'store' operation 0 bit ('store_ln219', data/benchmarks/adpcm/adpcm.c:219) of variable 'zext_ln219_2', data/benchmarks/adpcm/adpcm.c:219 on array 'encoded' [202]  (0.699 ns)

 <State 9>: 1.093ns
The critical path consists of the following:
	'load' operation 6 bit ('i', data/benchmarks/adpcm/adpcm.c:223) on local variable 'i', data/benchmarks/adpcm/adpcm.c:212 [210]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln223', data/benchmarks/adpcm/adpcm.c:223) [211]  (0.706 ns)
	'store' operation 0 bit ('store_ln212', data/benchmarks/adpcm/adpcm.c:212) of variable 'add_ln223', data/benchmarks/adpcm/adpcm.c:223 on local variable 'i', data/benchmarks/adpcm/adpcm.c:212 [232]  (0.387 ns)

 <State 10>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('encoded_load', data/benchmarks/adpcm/adpcm.c:225) on array 'encoded' [219]  (0.699 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.600ns
The critical path consists of the following:
	'load' operation 32 bit ('xout1_load', data/benchmarks/adpcm/adpcm.c:226) on static variable 'xout1' [222]  (0.000 ns)
	'store' operation 0 bit ('store_ln226', data/benchmarks/adpcm/adpcm.c:226) of variable 'xout1_load', data/benchmarks/adpcm/adpcm.c:226 on array 'decoded' [226]  (0.600 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
