c5bf89d2684ee16b8837e4a770c2275c96bce902
Add debug info. [perf test]
diff --git a/src/cache/dcache.sv b/src/cache/dcache.sv
index 9b222db..00adf39 100644
--- a/src/cache/dcache.sv
+++ b/src/cache/dcache.sv
@@ -485,4 +485,10 @@ dcache_fifo #(
     .written (fifo_written)
 );
 
+// debug info
+logic debug_uncache_access, debug_cache_miss;
+assign debug_uncache_access = (pipe_read | pipe_write) & (state == IDLE);
+assign debug_cache_miss = state_d == WAIT_AXI_READY;
+
+
 endmodule