{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706866308542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706866308542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  2 15:01:48 2024 " "Processing started: Fri Feb  2 15:01:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706866308542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866308542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Astrotinker_main -c Astrotinker_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Astrotinker_main -c Astrotinker_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866308542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706866308681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706866308681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/t2b_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/t2b_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t2b_riscv_cpu " "Found entity 1: t2b_riscv_cpu" {  } { { "Verilog_codes/t2b_riscv_cpu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "Verilog_codes/riscv_cpu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314329 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator1.v(43) " "Verilog HDL information at pwm_generator1.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1706866314330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_a motor_A pwm_generator1.v(23) " "Verilog HDL Declaration information at pwm_generator1.v(23): object \"motor_a\" differs only in case from object \"motor_A\" in the same scope" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706866314330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_b motor_B pwm_generator1.v(23) " "Verilog HDL Declaration information at pwm_generator1.v(23): object \"motor_b\" differs only in case from object \"motor_B\" in the same scope" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706866314330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/pwm_generator1.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/pwm_generator1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314330 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(26) " "Verilog HDL warning at path_1.v(26): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(27) " "Verilog HDL warning at path_1.v(27): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(28) " "Verilog HDL warning at path_1.v(28): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(29) " "Verilog HDL warning at path_1.v(29): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(30) " "Verilog HDL warning at path_1.v(30): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(31) " "Verilog HDL warning at path_1.v(31): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(32) " "Verilog HDL warning at path_1.v(32): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(33) " "Verilog HDL warning at path_1.v(33): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(35) " "Verilog HDL warning at path_1.v(35): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(36) " "Verilog HDL warning at path_1.v(36): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(37) " "Verilog HDL warning at path_1.v(37): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(38) " "Verilog HDL warning at path_1.v(38): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(39) " "Verilog HDL warning at path_1.v(39): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(40) " "Verilog HDL warning at path_1.v(40): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(41) " "Verilog HDL warning at path_1.v(41): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(42) " "Verilog HDL warning at path_1.v(42): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(43) " "Verilog HDL warning at path_1.v(43): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(44) " "Verilog HDL warning at path_1.v(44): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(45) " "Verilog HDL warning at path_1.v(45): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(47) " "Verilog HDL warning at path_1.v(47): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(48) " "Verilog HDL warning at path_1.v(48): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(49) " "Verilog HDL warning at path_1.v(49): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(50) " "Verilog HDL warning at path_1.v(50): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(51) " "Verilog HDL warning at path_1.v(51): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(52) " "Verilog HDL warning at path_1.v(52): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(53) " "Verilog HDL warning at path_1.v(53): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(54) " "Verilog HDL warning at path_1.v(54): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(55) " "Verilog HDL warning at path_1.v(55): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(92) " "Verilog HDL warning at path_1.v(92): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/path_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/path_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 path_mapping " "Found entity 1: path_mapping" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/main_module.v 0 0 " "Found 0 design units, including 0 entities, in source file Verilog_codes/main_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/Line_Following.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/Line_Following.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Following " "Found entity 1: Line_Following" {  } { { "Verilog_codes/Line_Following.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/LED_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/LED_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_driver " "Found entity 1: LED_driver" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "Verilog_codes/instr_mem.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaling " "Found entity 1: frequency_scaling" {  } { { "Verilog_codes/frequency_scaling.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/frequency_scaling.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/Fault_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/Fault_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fault_detection " "Found entity 1: Fault_detection" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/demux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/demux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "Verilog_codes/demux_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/demux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "Verilog_codes/data_mem.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Verilog_codes/alu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "Verilog_codes/adc_controller.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/adc_controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/Astrotinker_main.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/Astrotinker_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Astrotinker_main " "Found entity 1: Astrotinker_main" {  } { { "Verilog_codes/Astrotinker_main.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314339 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPU_driver.v(85) " "Verilog HDL warning at CPU_driver.v(85): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/CPU_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706866314339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/CPU_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/CPU_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_driver " "Found entity 1: CPU_driver" {  } { { "Verilog_codes/CPU_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/clock_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/clock_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_clock " "Found entity 1: tb_clock" {  } { { "simulation/modelsim/clock_tb.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/simulation/modelsim/clock_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866314340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Astrotinker_main " "Elaborating entity \"Astrotinker_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706866314373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t2b_riscv_cpu t2b_riscv_cpu:b2v_inst0 " "Elaborating entity \"t2b_riscv_cpu\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst0" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t2b_riscv_cpu.v(36) " "Verilog HDL assignment warning at t2b_riscv_cpu.v(36): truncated value with size 32 to match size of target (1)" {  } { { "Verilog_codes/t2b_riscv_cpu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314375 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle " "Elaborating entity \"riscv_cpu\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\"" {  } { { "Verilog_codes/t2b_riscv_cpu.v" "rvsingle" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst " "Elaborating entity \"PC\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\"" {  } { { "Verilog_codes/riscv_cpu.v" "b2v_inst" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|alu:b2v_inst1 " "Elaborating entity \"alu\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|alu:b2v_inst1\"" {  } { { "Verilog_codes/riscv_cpu.v" "b2v_inst1" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 alu.v(17) " "Verilog HDL assignment warning at alu.v(17): truncated value with size 72 to match size of target (32)" {  } { { "Verilog_codes/alu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/alu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314378 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|alu:b2v_inst1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alu.v(20) " "Verilog HDL Case Statement warning at alu.v(20): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Verilog_codes/alu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/alu.v" 20 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1706866314378 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|alu:b2v_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu.v(20) " "Verilog HDL Case Statement information at alu.v(20): all case item expressions in this case statement are onehot" {  } { { "Verilog_codes/alu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/alu.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706866314378 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|alu:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2 " "Elaborating entity \"control_unit\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\"" {  } { { "Verilog_codes/riscv_cpu.v" "b2v_inst2" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314378 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp control_unit.v(22) " "Verilog HDL or VHDL warning at control_unit.v(22): object \"temp\" assigned a value but never read" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706866314380 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(40) " "Verilog HDL assignment warning at control_unit.v(40): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(46) " "Verilog HDL assignment warning at control_unit.v(46): truncated value with size 32 to match size of target (2)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(57) " "Verilog HDL Case Statement warning at control_unit.v(57): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(72) " "Verilog HDL Case Statement warning at control_unit.v(72): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(47) " "Verilog HDL Case Statement warning at control_unit.v(47): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 47 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(47) " "Verilog HDL Case Statement warning at control_unit.v(47): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(47) " "Verilog HDL Case Statement information at control_unit.v(47): all case item expressions in this case statement are onehot" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(83) " "Verilog HDL assignment warning at control_unit.v(83): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(84) " "Verilog HDL assignment warning at control_unit.v(84): truncated value with size 32 to match size of target (2)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(95) " "Verilog HDL Case Statement warning at control_unit.v(95): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(85) " "Verilog HDL Case Statement warning at control_unit.v(85): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 85 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(85) " "Verilog HDL Case Statement warning at control_unit.v(85): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(85) " "Verilog HDL Case Statement information at control_unit.v(85): all case item expressions in this case statement are onehot" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(108) " "Verilog HDL assignment warning at control_unit.v(108): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(109) " "Verilog HDL assignment warning at control_unit.v(109): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(112) " "Verilog HDL assignment warning at control_unit.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(118) " "Verilog HDL assignment warning at control_unit.v(118): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(119) " "Verilog HDL assignment warning at control_unit.v(119): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(122) " "Verilog HDL assignment warning at control_unit.v(122): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(128) " "Verilog HDL assignment warning at control_unit.v(128): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(129) " "Verilog HDL assignment warning at control_unit.v(129): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(132) " "Verilog HDL assignment warning at control_unit.v(132): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(138) " "Verilog HDL assignment warning at control_unit.v(138): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(139) " "Verilog HDL assignment warning at control_unit.v(139): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(142) " "Verilog HDL assignment warning at control_unit.v(142): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(148) " "Verilog HDL assignment warning at control_unit.v(148): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(149) " "Verilog HDL assignment warning at control_unit.v(149): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(152) " "Verilog HDL assignment warning at control_unit.v(152): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(158) " "Verilog HDL assignment warning at control_unit.v(158): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(159) " "Verilog HDL assignment warning at control_unit.v(159): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(162) " "Verilog HDL assignment warning at control_unit.v(162): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(105) " "Verilog HDL Case Statement warning at control_unit.v(105): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 105 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(105) " "Verilog HDL Case Statement warning at control_unit.v(105): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 105 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(105) " "Verilog HDL Case Statement information at control_unit.v(105): all case item expressions in this case statement are onehot" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(171) " "Verilog HDL assignment warning at control_unit.v(171): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(179) " "Verilog HDL assignment warning at control_unit.v(179): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(36) " "Verilog HDL Case Statement warning at control_unit.v(36): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j_signal control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"j_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_output control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"final_output\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"wr_en\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instructions control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"instructions\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en_rf control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"wr_en_rf\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_count control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"mem_count\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"mem_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[0\] control_unit.v(36) " "Inferred latch for \"mem_write\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[1\] control_unit.v(36) " "Inferred latch for \"mem_write\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[2\] control_unit.v(36) " "Inferred latch for \"mem_write\[2\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[3\] control_unit.v(36) " "Inferred latch for \"mem_write\[3\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[4\] control_unit.v(36) " "Inferred latch for \"mem_write\[4\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[5\] control_unit.v(36) " "Inferred latch for \"mem_write\[5\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[6\] control_unit.v(36) " "Inferred latch for \"mem_write\[6\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[7\] control_unit.v(36) " "Inferred latch for \"mem_write\[7\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[8\] control_unit.v(36) " "Inferred latch for \"mem_write\[8\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[9\] control_unit.v(36) " "Inferred latch for \"mem_write\[9\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[10\] control_unit.v(36) " "Inferred latch for \"mem_write\[10\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[11\] control_unit.v(36) " "Inferred latch for \"mem_write\[11\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[12\] control_unit.v(36) " "Inferred latch for \"mem_write\[12\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[13\] control_unit.v(36) " "Inferred latch for \"mem_write\[13\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[14\] control_unit.v(36) " "Inferred latch for \"mem_write\[14\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[15\] control_unit.v(36) " "Inferred latch for \"mem_write\[15\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[16\] control_unit.v(36) " "Inferred latch for \"mem_write\[16\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[17\] control_unit.v(36) " "Inferred latch for \"mem_write\[17\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[18\] control_unit.v(36) " "Inferred latch for \"mem_write\[18\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[19\] control_unit.v(36) " "Inferred latch for \"mem_write\[19\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[20\] control_unit.v(36) " "Inferred latch for \"mem_write\[20\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[21\] control_unit.v(36) " "Inferred latch for \"mem_write\[21\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[22\] control_unit.v(36) " "Inferred latch for \"mem_write\[22\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[23\] control_unit.v(36) " "Inferred latch for \"mem_write\[23\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[24\] control_unit.v(36) " "Inferred latch for \"mem_write\[24\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[25\] control_unit.v(36) " "Inferred latch for \"mem_write\[25\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314381 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[26\] control_unit.v(36) " "Inferred latch for \"mem_write\[26\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[27\] control_unit.v(36) " "Inferred latch for \"mem_write\[27\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[28\] control_unit.v(36) " "Inferred latch for \"mem_write\[28\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[29\] control_unit.v(36) " "Inferred latch for \"mem_write\[29\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[30\] control_unit.v(36) " "Inferred latch for \"mem_write\[30\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[31\] control_unit.v(36) " "Inferred latch for \"mem_write\[31\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_count\[0\] control_unit.v(36) " "Inferred latch for \"mem_count\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_count\[1\] control_unit.v(36) " "Inferred latch for \"mem_count\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] control_unit.v(36) " "Inferred latch for \"addr\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] control_unit.v(36) " "Inferred latch for \"addr\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] control_unit.v(36) " "Inferred latch for \"addr\[2\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] control_unit.v(36) " "Inferred latch for \"addr\[3\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] control_unit.v(36) " "Inferred latch for \"addr\[4\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] control_unit.v(36) " "Inferred latch for \"addr\[5\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] control_unit.v(36) " "Inferred latch for \"addr\[6\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] control_unit.v(36) " "Inferred latch for \"addr\[7\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] control_unit.v(36) " "Inferred latch for \"addr\[8\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] control_unit.v(36) " "Inferred latch for \"addr\[9\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] control_unit.v(36) " "Inferred latch for \"addr\[10\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] control_unit.v(36) " "Inferred latch for \"addr\[11\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] control_unit.v(36) " "Inferred latch for \"addr\[12\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] control_unit.v(36) " "Inferred latch for \"addr\[13\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] control_unit.v(36) " "Inferred latch for \"addr\[14\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] control_unit.v(36) " "Inferred latch for \"addr\[15\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[16\] control_unit.v(36) " "Inferred latch for \"addr\[16\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[17\] control_unit.v(36) " "Inferred latch for \"addr\[17\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[18\] control_unit.v(36) " "Inferred latch for \"addr\[18\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[19\] control_unit.v(36) " "Inferred latch for \"addr\[19\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[20\] control_unit.v(36) " "Inferred latch for \"addr\[20\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[21\] control_unit.v(36) " "Inferred latch for \"addr\[21\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[22\] control_unit.v(36) " "Inferred latch for \"addr\[22\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[23\] control_unit.v(36) " "Inferred latch for \"addr\[23\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[24\] control_unit.v(36) " "Inferred latch for \"addr\[24\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[25\] control_unit.v(36) " "Inferred latch for \"addr\[25\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[26\] control_unit.v(36) " "Inferred latch for \"addr\[26\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[27\] control_unit.v(36) " "Inferred latch for \"addr\[27\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[28\] control_unit.v(36) " "Inferred latch for \"addr\[28\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[29\] control_unit.v(36) " "Inferred latch for \"addr\[29\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[30\] control_unit.v(36) " "Inferred latch for \"addr\[30\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[31\] control_unit.v(36) " "Inferred latch for \"addr\[31\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en_rf control_unit.v(36) " "Inferred latch for \"wr_en_rf\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[0\] control_unit.v(36) " "Inferred latch for \"instructions\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[1\] control_unit.v(36) " "Inferred latch for \"instructions\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[2\] control_unit.v(36) " "Inferred latch for \"instructions\[2\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[3\] control_unit.v(36) " "Inferred latch for \"instructions\[3\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[4\] control_unit.v(36) " "Inferred latch for \"instructions\[4\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[5\] control_unit.v(36) " "Inferred latch for \"instructions\[5\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[6\] control_unit.v(36) " "Inferred latch for \"instructions\[6\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[7\] control_unit.v(36) " "Inferred latch for \"instructions\[7\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[8\] control_unit.v(36) " "Inferred latch for \"instructions\[8\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[9\] control_unit.v(36) " "Inferred latch for \"instructions\[9\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[10\] control_unit.v(36) " "Inferred latch for \"instructions\[10\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[11\] control_unit.v(36) " "Inferred latch for \"instructions\[11\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[12\] control_unit.v(36) " "Inferred latch for \"instructions\[12\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[13\] control_unit.v(36) " "Inferred latch for \"instructions\[13\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[14\] control_unit.v(36) " "Inferred latch for \"instructions\[14\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[15\] control_unit.v(36) " "Inferred latch for \"instructions\[15\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[16\] control_unit.v(36) " "Inferred latch for \"instructions\[16\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[17\] control_unit.v(36) " "Inferred latch for \"instructions\[17\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[18\] control_unit.v(36) " "Inferred latch for \"instructions\[18\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[19\] control_unit.v(36) " "Inferred latch for \"instructions\[19\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[20\] control_unit.v(36) " "Inferred latch for \"instructions\[20\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[21\] control_unit.v(36) " "Inferred latch for \"instructions\[21\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[22\] control_unit.v(36) " "Inferred latch for \"instructions\[22\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[23\] control_unit.v(36) " "Inferred latch for \"instructions\[23\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[24\] control_unit.v(36) " "Inferred latch for \"instructions\[24\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[25\] control_unit.v(36) " "Inferred latch for \"instructions\[25\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[26\] control_unit.v(36) " "Inferred latch for \"instructions\[26\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[27\] control_unit.v(36) " "Inferred latch for \"instructions\[27\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[28\] control_unit.v(36) " "Inferred latch for \"instructions\[28\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[29\] control_unit.v(36) " "Inferred latch for \"instructions\[29\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[30\] control_unit.v(36) " "Inferred latch for \"instructions\[30\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[31\] control_unit.v(36) " "Inferred latch for \"instructions\[31\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[32\] control_unit.v(36) " "Inferred latch for \"instructions\[32\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[33\] control_unit.v(36) " "Inferred latch for \"instructions\[33\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[34\] control_unit.v(36) " "Inferred latch for \"instructions\[34\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[35\] control_unit.v(36) " "Inferred latch for \"instructions\[35\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[36\] control_unit.v(36) " "Inferred latch for \"instructions\[36\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en control_unit.v(36) " "Inferred latch for \"wr_en\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[0\] control_unit.v(36) " "Inferred latch for \"final_output\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[1\] control_unit.v(36) " "Inferred latch for \"final_output\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[2\] control_unit.v(36) " "Inferred latch for \"final_output\[2\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[3\] control_unit.v(36) " "Inferred latch for \"final_output\[3\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[4\] control_unit.v(36) " "Inferred latch for \"final_output\[4\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[5\] control_unit.v(36) " "Inferred latch for \"final_output\[5\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[6\] control_unit.v(36) " "Inferred latch for \"final_output\[6\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[7\] control_unit.v(36) " "Inferred latch for \"final_output\[7\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[8\] control_unit.v(36) " "Inferred latch for \"final_output\[8\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[9\] control_unit.v(36) " "Inferred latch for \"final_output\[9\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[10\] control_unit.v(36) " "Inferred latch for \"final_output\[10\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[11\] control_unit.v(36) " "Inferred latch for \"final_output\[11\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314382 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[12\] control_unit.v(36) " "Inferred latch for \"final_output\[12\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[13\] control_unit.v(36) " "Inferred latch for \"final_output\[13\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[14\] control_unit.v(36) " "Inferred latch for \"final_output\[14\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[15\] control_unit.v(36) " "Inferred latch for \"final_output\[15\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[16\] control_unit.v(36) " "Inferred latch for \"final_output\[16\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[17\] control_unit.v(36) " "Inferred latch for \"final_output\[17\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[18\] control_unit.v(36) " "Inferred latch for \"final_output\[18\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[19\] control_unit.v(36) " "Inferred latch for \"final_output\[19\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[20\] control_unit.v(36) " "Inferred latch for \"final_output\[20\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[21\] control_unit.v(36) " "Inferred latch for \"final_output\[21\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[22\] control_unit.v(36) " "Inferred latch for \"final_output\[22\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[23\] control_unit.v(36) " "Inferred latch for \"final_output\[23\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[24\] control_unit.v(36) " "Inferred latch for \"final_output\[24\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[25\] control_unit.v(36) " "Inferred latch for \"final_output\[25\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[26\] control_unit.v(36) " "Inferred latch for \"final_output\[26\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[27\] control_unit.v(36) " "Inferred latch for \"final_output\[27\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[28\] control_unit.v(36) " "Inferred latch for \"final_output\[28\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[29\] control_unit.v(36) " "Inferred latch for \"final_output\[29\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[30\] control_unit.v(36) " "Inferred latch for \"final_output\[30\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[31\] control_unit.v(36) " "Inferred latch for \"final_output\[31\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_signal control_unit.v(36) " "Inferred latch for \"j_signal\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[0\] control_unit.v(36) " "Inferred latch for \"jump\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[1\] control_unit.v(36) " "Inferred latch for \"jump\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[2\] control_unit.v(36) " "Inferred latch for \"jump\[2\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[3\] control_unit.v(36) " "Inferred latch for \"jump\[3\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[4\] control_unit.v(36) " "Inferred latch for \"jump\[4\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[5\] control_unit.v(36) " "Inferred latch for \"jump\[5\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[6\] control_unit.v(36) " "Inferred latch for \"jump\[6\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[7\] control_unit.v(36) " "Inferred latch for \"jump\[7\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[8\] control_unit.v(36) " "Inferred latch for \"jump\[8\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[9\] control_unit.v(36) " "Inferred latch for \"jump\[9\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[10\] control_unit.v(36) " "Inferred latch for \"jump\[10\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[11\] control_unit.v(36) " "Inferred latch for \"jump\[11\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[12\] control_unit.v(36) " "Inferred latch for \"jump\[12\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[13\] control_unit.v(36) " "Inferred latch for \"jump\[13\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[14\] control_unit.v(36) " "Inferred latch for \"jump\[14\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[15\] control_unit.v(36) " "Inferred latch for \"jump\[15\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[16\] control_unit.v(36) " "Inferred latch for \"jump\[16\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[17\] control_unit.v(36) " "Inferred latch for \"jump\[17\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[18\] control_unit.v(36) " "Inferred latch for \"jump\[18\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[19\] control_unit.v(36) " "Inferred latch for \"jump\[19\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[20\] control_unit.v(36) " "Inferred latch for \"jump\[20\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[21\] control_unit.v(36) " "Inferred latch for \"jump\[21\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[22\] control_unit.v(36) " "Inferred latch for \"jump\[22\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[23\] control_unit.v(36) " "Inferred latch for \"jump\[23\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[24\] control_unit.v(36) " "Inferred latch for \"jump\[24\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[25\] control_unit.v(36) " "Inferred latch for \"jump\[25\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[26\] control_unit.v(36) " "Inferred latch for \"jump\[26\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[27\] control_unit.v(36) " "Inferred latch for \"jump\[27\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[28\] control_unit.v(36) " "Inferred latch for \"jump\[28\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[29\] control_unit.v(36) " "Inferred latch for \"jump\[29\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[30\] control_unit.v(36) " "Inferred latch for \"jump\[30\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[31\] control_unit.v(36) " "Inferred latch for \"jump\[31\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3 " "Elaborating entity \"decoder\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\"" {  } { { "Verilog_codes/riscv_cpu.v" "b2v_inst3" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decoder.v(29) " "Verilog HDL assignment warning at decoder.v(29): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314384 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decoder.v(30) " "Verilog HDL assignment warning at decoder.v(30): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314384 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decoder.v(32) " "Verilog HDL assignment warning at decoder.v(32): truncated value with size 32 to match size of target (3)" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314384 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 decoder.v(33) " "Verilog HDL assignment warning at decoder.v(33): truncated value with size 32 to match size of target (7)" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314384 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 decoder.v(42) " "Verilog HDL assignment warning at decoder.v(42): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314384 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4 " "Elaborating entity \"registerfile\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\"" {  } { { "Verilog_codes/riscv_cpu.v" "b2v_inst4" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314384 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1_value registerfile.v(53) " "Verilog HDL Always Construct warning at registerfile.v(53): inferring latch(es) for variable \"rs1_value\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2_value registerfile.v(53) " "Verilog HDL Always Construct warning at registerfile.v(53): inferring latch(es) for variable \"rs2_value\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[0\] registerfile.v(53) " "Inferred latch for \"rs2_value\[0\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[1\] registerfile.v(53) " "Inferred latch for \"rs2_value\[1\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[2\] registerfile.v(53) " "Inferred latch for \"rs2_value\[2\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[3\] registerfile.v(53) " "Inferred latch for \"rs2_value\[3\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[4\] registerfile.v(53) " "Inferred latch for \"rs2_value\[4\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[5\] registerfile.v(53) " "Inferred latch for \"rs2_value\[5\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[6\] registerfile.v(53) " "Inferred latch for \"rs2_value\[6\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[7\] registerfile.v(53) " "Inferred latch for \"rs2_value\[7\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[8\] registerfile.v(53) " "Inferred latch for \"rs2_value\[8\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[9\] registerfile.v(53) " "Inferred latch for \"rs2_value\[9\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[10\] registerfile.v(53) " "Inferred latch for \"rs2_value\[10\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[11\] registerfile.v(53) " "Inferred latch for \"rs2_value\[11\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[12\] registerfile.v(53) " "Inferred latch for \"rs2_value\[12\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[13\] registerfile.v(53) " "Inferred latch for \"rs2_value\[13\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[14\] registerfile.v(53) " "Inferred latch for \"rs2_value\[14\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[15\] registerfile.v(53) " "Inferred latch for \"rs2_value\[15\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[16\] registerfile.v(53) " "Inferred latch for \"rs2_value\[16\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[17\] registerfile.v(53) " "Inferred latch for \"rs2_value\[17\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[18\] registerfile.v(53) " "Inferred latch for \"rs2_value\[18\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[19\] registerfile.v(53) " "Inferred latch for \"rs2_value\[19\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[20\] registerfile.v(53) " "Inferred latch for \"rs2_value\[20\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[21\] registerfile.v(53) " "Inferred latch for \"rs2_value\[21\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[22\] registerfile.v(53) " "Inferred latch for \"rs2_value\[22\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[23\] registerfile.v(53) " "Inferred latch for \"rs2_value\[23\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[24\] registerfile.v(53) " "Inferred latch for \"rs2_value\[24\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[25\] registerfile.v(53) " "Inferred latch for \"rs2_value\[25\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[26\] registerfile.v(53) " "Inferred latch for \"rs2_value\[26\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[27\] registerfile.v(53) " "Inferred latch for \"rs2_value\[27\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[28\] registerfile.v(53) " "Inferred latch for \"rs2_value\[28\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[29\] registerfile.v(53) " "Inferred latch for \"rs2_value\[29\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[30\] registerfile.v(53) " "Inferred latch for \"rs2_value\[30\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314389 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[31\] registerfile.v(53) " "Inferred latch for \"rs2_value\[31\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[0\] registerfile.v(53) " "Inferred latch for \"rs1_value\[0\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[1\] registerfile.v(53) " "Inferred latch for \"rs1_value\[1\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[2\] registerfile.v(53) " "Inferred latch for \"rs1_value\[2\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[3\] registerfile.v(53) " "Inferred latch for \"rs1_value\[3\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[4\] registerfile.v(53) " "Inferred latch for \"rs1_value\[4\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[5\] registerfile.v(53) " "Inferred latch for \"rs1_value\[5\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[6\] registerfile.v(53) " "Inferred latch for \"rs1_value\[6\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[7\] registerfile.v(53) " "Inferred latch for \"rs1_value\[7\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[8\] registerfile.v(53) " "Inferred latch for \"rs1_value\[8\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[9\] registerfile.v(53) " "Inferred latch for \"rs1_value\[9\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[10\] registerfile.v(53) " "Inferred latch for \"rs1_value\[10\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[11\] registerfile.v(53) " "Inferred latch for \"rs1_value\[11\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[12\] registerfile.v(53) " "Inferred latch for \"rs1_value\[12\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[13\] registerfile.v(53) " "Inferred latch for \"rs1_value\[13\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[14\] registerfile.v(53) " "Inferred latch for \"rs1_value\[14\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[15\] registerfile.v(53) " "Inferred latch for \"rs1_value\[15\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[16\] registerfile.v(53) " "Inferred latch for \"rs1_value\[16\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[17\] registerfile.v(53) " "Inferred latch for \"rs1_value\[17\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[18\] registerfile.v(53) " "Inferred latch for \"rs1_value\[18\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[19\] registerfile.v(53) " "Inferred latch for \"rs1_value\[19\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[20\] registerfile.v(53) " "Inferred latch for \"rs1_value\[20\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[21\] registerfile.v(53) " "Inferred latch for \"rs1_value\[21\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[22\] registerfile.v(53) " "Inferred latch for \"rs1_value\[22\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[23\] registerfile.v(53) " "Inferred latch for \"rs1_value\[23\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[24\] registerfile.v(53) " "Inferred latch for \"rs1_value\[24\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[25\] registerfile.v(53) " "Inferred latch for \"rs1_value\[25\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[26\] registerfile.v(53) " "Inferred latch for \"rs1_value\[26\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[27\] registerfile.v(53) " "Inferred latch for \"rs1_value\[27\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[28\] registerfile.v(53) " "Inferred latch for \"rs1_value\[28\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[29\] registerfile.v(53) " "Inferred latch for \"rs1_value\[29\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[30\] registerfile.v(53) " "Inferred latch for \"rs1_value\[30\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[31\] registerfile.v(53) " "Inferred latch for \"rs1_value\[31\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem t2b_riscv_cpu:b2v_inst0\|instr_mem:imem " "Elaborating entity \"instr_mem\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|instr_mem:imem\"" {  } { { "Verilog_codes/t2b_riscv_cpu.v" "imem" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314390 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/instr_mem.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314391 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/instr_mem.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314391 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/instr_mem.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314391 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|instr_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem t2b_riscv_cpu:b2v_inst0\|data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|data_mem:dmem\"" {  } { { "Verilog_codes/t2b_riscv_cpu.v" "dmem" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_driver CPU_driver:b2v_inst1 " "Elaborating entity \"CPU_driver\" for hierarchy \"CPU_driver:b2v_inst1\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst1" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CPU_driver.v(75) " "Verilog HDL assignment warning at CPU_driver.v(75): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/CPU_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314392 "|Astrotinker_main|CPU_driver:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU_driver.v(76) " "Verilog HDL assignment warning at CPU_driver.v(76): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_codes/CPU_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314392 "|Astrotinker_main|CPU_driver:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU_driver.v(91) " "Verilog HDL assignment warning at CPU_driver.v(91): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_codes/CPU_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314392 "|Astrotinker_main|CPU_driver:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Controller:b2v_inst2 " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Controller:b2v_inst2\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst2" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Following Line_Following:b2v_inst3 " "Elaborating entity \"Line_Following\" for hierarchy \"Line_Following:b2v_inst3\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst3" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314393 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "node_delay Line_Following.v(23) " "Verilog HDL or VHDL warning at Line_Following.v(23): object \"node_delay\" assigned a value but never read" {  } { { "Verilog_codes/Line_Following.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706866314394 "|Astrotinker_main|Line_Following:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "all_white Line_Following.v(24) " "Verilog HDL or VHDL warning at Line_Following.v(24): object \"all_white\" assigned a value but never read" {  } { { "Verilog_codes/Line_Following.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706866314394 "|Astrotinker_main|Line_Following:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Line_Following.v(122) " "Verilog HDL assignment warning at Line_Following.v(122): truncated value with size 32 to match size of target (8)" {  } { { "Verilog_codes/Line_Following.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314395 "|Astrotinker_main|Line_Following:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaling frequency_scaling:b2v_inst4 " "Elaborating entity \"frequency_scaling\" for hierarchy \"frequency_scaling:b2v_inst4\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst4" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:b2v_inst5 " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:b2v_inst5\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst5" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_generator1.v(49) " "Verilog HDL assignment warning at pwm_generator1.v(49): truncated value with size 32 to match size of target (1)" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314403 "|Astrotinker_main|pwm_generator:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_generator1.v(50) " "Verilog HDL assignment warning at pwm_generator1.v(50): truncated value with size 32 to match size of target (1)" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314403 "|Astrotinker_main|pwm_generator:b2v_inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fault_detection Fault_detection:b2v_inst7 " "Elaborating entity \"Fault_detection\" for hierarchy \"Fault_detection:b2v_inst7\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst7" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag Fault_detection.v(17) " "Verilog HDL or VHDL warning at Fault_detection.v(17): object \"flag\" assigned a value but never read" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706866314405 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(47) " "Verilog HDL assignment warning at Fault_detection.v(47): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314405 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(69) " "Verilog HDL assignment warning at Fault_detection.v(69): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314406 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fault_detection.v(78) " "Verilog HDL assignment warning at Fault_detection.v(78): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314406 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(83) " "Verilog HDL assignment warning at Fault_detection.v(83): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314406 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.data_a 0 Fault_detection.v(12) " "Net \"msg_contain.data_a\" at Fault_detection.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314406 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.waddr_a 0 Fault_detection.v(12) " "Net \"msg_contain.waddr_a\" at Fault_detection.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314406 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.we_a 0 Fault_detection.v(12) " "Net \"msg_contain.we_a\" at Fault_detection.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314406 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_driver LED_driver:b2v_inst8 " "Elaborating entity \"LED_driver\" for hierarchy \"LED_driver:b2v_inst8\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst8" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314411 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "glow_flag LED_driver.v(35) " "Verilog HDL Always Construct warning at LED_driver.v(35): inferring latch(es) for variable \"glow_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706866314412 "|Astrotinker_main|LED_driver:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "glow_flag.11 LED_driver.v(35) " "Inferred latch for \"glow_flag.11\" at LED_driver.v(35)" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314412 "|Astrotinker_main|LED_driver:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "glow_flag.10 LED_driver.v(35) " "Inferred latch for \"glow_flag.10\" at LED_driver.v(35)" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314412 "|Astrotinker_main|LED_driver:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "glow_flag.01 LED_driver.v(35) " "Inferred latch for \"glow_flag.01\" at LED_driver.v(35)" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314412 "|Astrotinker_main|LED_driver:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "glow_flag.00 LED_driver.v(35) " "Inferred latch for \"glow_flag.00\" at LED_driver.v(35)" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866314412 "|Astrotinker_main|LED_driver:b2v_inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:b2v_inst9 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:b2v_inst9\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst9" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 uart_tx.v(45) " "Verilog HDL assignment warning at uart_tx.v(45): truncated value with size 4 to match size of target (3)" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314414 "|Astrotinker_main|uart_tx:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(53) " "Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314415 "|Astrotinker_main|uart_tx:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(64) " "Verilog HDL assignment warning at uart_tx.v(64): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314415 "|Astrotinker_main|uart_tx:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(70) " "Verilog HDL assignment warning at uart_tx.v(70): truncated value with size 32 to match size of target (3)" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314415 "|Astrotinker_main|uart_tx:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(82) " "Verilog HDL assignment warning at uart_tx.v(82): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314415 "|Astrotinker_main|uart_tx:b2v_inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:b2v_inst10 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:b2v_inst10\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst10" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(61) " "Verilog HDL assignment warning at uart_rx.v(61): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314417 "|Astrotinker_main|uart_rx:b2v_inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(68) " "Verilog HDL assignment warning at uart_rx.v(68): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314417 "|Astrotinker_main|uart_rx:b2v_inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(73) " "Verilog HDL assignment warning at uart_rx.v(73): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314418 "|Astrotinker_main|uart_rx:b2v_inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(74) " "Verilog HDL assignment warning at uart_rx.v(74): truncated value with size 32 to match size of target (3)" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314418 "|Astrotinker_main|uart_rx:b2v_inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(93) " "Verilog HDL assignment warning at uart_rx.v(93): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314418 "|Astrotinker_main|uart_rx:b2v_inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path_mapping path_mapping:b2v_inst11 " "Elaborating entity \"path_mapping\" for hierarchy \"path_mapping:b2v_inst11\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst11" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866314421 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "curr_node path_1.v(16) " "Verilog HDL or VHDL warning at path_1.v(16): object \"curr_node\" assigned a value but never read" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706866314421 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idx path_1.v(19) " "Verilog HDL or VHDL warning at path_1.v(19): object \"idx\" assigned a value but never read" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706866314422 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "node_det path_1.v(21) " "Verilog HDL or VHDL warning at path_1.v(21): object \"node_det\" assigned a value but never read" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706866314422 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 path_1.v(86) " "Verilog HDL assignment warning at path_1.v(86): truncated value with size 32 to match size of target (1)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314422 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 path_1.v(87) " "Verilog HDL assignment warning at path_1.v(87): truncated value with size 32 to match size of target (1)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314422 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_1.v(93) " "Verilog HDL assignment warning at path_1.v(93): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314423 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_1.v(111) " "Verilog HDL assignment warning at path_1.v(111): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314423 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_1.v(112) " "Verilog HDL assignment warning at path_1.v(112): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706866314423 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "node_rel.data_a 0 path_1.v(13) " "Net \"node_rel.data_a\" at path_1.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314423 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "node_rel.waddr_a 0 path_1.v(13) " "Net \"node_rel.waddr_a\" at path_1.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314423 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "path_planned_array.data_a 0 path_1.v(14) " "Net \"path_planned_array.data_a\" at path_1.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314424 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "path_planned_array.waddr_a 0 path_1.v(14) " "Net \"path_planned_array.waddr_a\" at path_1.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314424 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "node_rel.we_a 0 path_1.v(13) " "Net \"node_rel.we_a\" at path_1.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314424 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "path_planned_array.we_a 0 path_1.v(14) " "Net \"path_planned_array.we_a\" at path_1.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706866314424 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f824 " "Found entity 1: altsyncram_f824" {  } { { "db/altsyncram_f824.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/altsyncram_f824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866315554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866315554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/mux_0tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866315634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866315634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866315658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866315658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aii " "Found entity 1: cntr_aii" {  } { { "db/cntr_aii.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cntr_aii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866315698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866315698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866315718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866315718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cntr_h6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866315744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866315744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cntr_kgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866315780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866315780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866315802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866315802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866315830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866315830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866315852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866315852 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866316175 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706866316265 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.02.15:01:58 Progress: Loading sld4cb053a0/alt_sld_fab_wrapper_hw.tcl " "2024.02.02.15:01:58 Progress: Loading sld4cb053a0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866318364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866319480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866319551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866320067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866320145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866320223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866320353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866320356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866320356 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706866321015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4cb053a0/alt_sld_fab.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866321236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866321236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866321290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866321290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866321290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866321290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866321337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866321337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866321397 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866321397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866321397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706866321446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866321446 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "path_mapping:b2v_inst11\|node_rel " "RAM logic \"path_mapping:b2v_inst11\|node_rel\" is uninferred due to inappropriate RAM size" {  } { { "Verilog_codes/path_1.v" "node_rel" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1706866322416 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "path_mapping:b2v_inst11\|path_planned_array " "RAM logic \"path_mapping:b2v_inst11\|path_planned_array\" is uninferred due to inappropriate RAM size" {  } { { "Verilog_codes/path_1.v" "path_planned_array" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1706866322416 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU_driver:b2v_inst1\|path_planned_array " "RAM logic \"CPU_driver:b2v_inst1\|path_planned_array\" is uninferred due to inappropriate RAM size" {  } { { "Verilog_codes/CPU_driver.v" "path_planned_array" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1706866322416 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Fault_detection:b2v_inst7\|msg_contain " "RAM logic \"Fault_detection:b2v_inst7\|msg_contain\" is uninferred due to inappropriate RAM size" {  } { { "Verilog_codes/Fault_detection.v" "msg_contain" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1706866322416 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "t2b_riscv_cpu:b2v_inst0\|data_mem:dmem\|data_ram " "RAM logic \"t2b_riscv_cpu:b2v_inst0\|data_mem:dmem\|data_ram\" is uninferred due to asynchronous read logic" {  } { { "Verilog_codes/data_mem.v" "data_ram" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/data_mem.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1706866322416 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1706866322416 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 /home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/Astrotinker_main.ram0_path_mapping_faff3898.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/Astrotinker_main.ram0_path_mapping_faff3898.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1706866322417 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/Astrotinker_main.ram0_path_mapping_faff3898.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/Astrotinker_main.ram0_path_mapping_faff3898.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1706866322417 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 /home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/Astrotinker_main.ram0_Fault_detection_d370b87e.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/Astrotinker_main.ram0_Fault_detection_d370b87e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1706866322417 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/Astrotinker_main.ram1_path_mapping_faff3898.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/Astrotinker_main.ram1_path_mapping_faff3898.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1706866323566 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706866325271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_driver:b2v_inst8\|led1_G1 " "Latch LED_driver:b2v_inst8\|led1_G1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Line_Following:b2v_inst3\|node_flag " "Ports D and ENA on the latch are fed by the same signal Line_Following:b2v_inst3\|node_flag" {  } { { "Verilog_codes/Line_Following.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325357 ""}  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325357 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|wr_en " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|wr_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325357 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[23\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[19\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[20\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[21\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[22\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325358 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[24\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[25\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[26\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[27\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[28\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[29\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[30\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[31\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[25\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[24\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[23\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[22\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[21\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[20\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[19\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325359 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[31\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[30\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[29\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[28\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[27\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[26\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325360 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325361 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[23\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[19\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325362 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[20\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325363 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[21\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325363 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[22\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325363 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325363 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325363 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[24\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325363 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325363 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[25\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325363 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[26\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325363 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[27\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325364 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[28\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325364 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[29\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325364 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[30\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325364 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[31\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325364 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325364 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[25\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325364 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[24\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325364 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[23\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325364 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[22\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325365 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[21\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325365 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[20\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325365 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[19\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325365 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325365 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325365 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325365 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325365 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325365 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325365 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[31\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[30\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[29\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[28\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325366 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[27\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[26\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[35\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[36\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325367 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[25\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[24\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[23\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[22\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[21\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[20\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[19\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[31\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[30\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[29\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325368 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[28\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325369 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[27\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325369 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[26\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706866325369 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706866325369 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "receive_data GND " "Pin \"receive_data\" is stuck at GND" {  } { { "Verilog_codes/Astrotinker_main.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706866327882 "|Astrotinker_main|receive_data"} { "Warning" "WMLS_MLS_STUCK_PIN" "EM_B1 GND " "Pin \"EM_B1\" is stuck at GND" {  } { { "Verilog_codes/Astrotinker_main.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706866327882 "|Astrotinker_main|EM_B1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706866327882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866328142 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706866339181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/output_files/Astrotinker_main.map.smsg " "Generated suppressed messages file /home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/output_files/Astrotinker_main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866339431 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 281 291 0 0 10 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 281 of its 291 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 10 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1706866340165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706866340273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706866340273 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key " "No output dependent on input pin \"key\"" {  } { { "Verilog_codes/Astrotinker_main.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706866340726 "|Astrotinker_main|key"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706866340726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11797 " "Implemented 11797 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706866340726 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706866340726 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11630 " "Implemented 11630 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706866340726 ""} { "Info" "ICUT_CUT_TM_RAMS" "129 " "Implemented 129 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1706866340726 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706866340726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 478 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 478 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706866340750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  2 15:02:20 2024 " "Processing ended: Fri Feb  2 15:02:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706866340750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706866340750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706866340750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706866340750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1706866341816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706866341817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  2 15:02:21 2024 " "Processing started: Fri Feb  2 15:02:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706866341817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706866341817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Astrotinker_main -c Astrotinker_main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Astrotinker_main -c Astrotinker_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706866341817 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1706866341834 ""}
{ "Info" "0" "" "Project  = Astrotinker_main" {  } {  } 0 0 "Project  = Astrotinker_main" 0 0 "Fitter" 0 0 1706866341834 ""}
{ "Info" "0" "" "Revision = Astrotinker_main" {  } {  } 0 0 "Revision = Astrotinker_main" 0 0 "Fitter" 0 0 1706866341834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706866341924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706866341924 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Astrotinker_main EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Astrotinker_main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706866341978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706866342032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706866342032 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706866342242 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706866342245 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706866342329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706866342329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706866342329 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706866342329 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/atharv/e-yantra/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/atharv/e-yantra/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 18082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706866342345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/atharv/e-yantra/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/atharv/e-yantra/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 18084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706866342345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/atharv/e-yantra/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/atharv/e-yantra/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 18086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706866342345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/atharv/e-yantra/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/atharv/e-yantra/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 18088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706866342345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/atharv/e-yantra/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/atharv/e-yantra/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 18090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706866342345 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706866342345 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706866342347 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1706866342673 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "220 " "The Timing Analyzer is analyzing 220 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706866343688 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706866343696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706866343696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706866343696 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1706866343696 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Astrotinker_main.sdc " "Synopsys Design Constraints File file not found: 'Astrotinker_main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706866343738 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_scaling:b2v_inst4\|clk_3125KHz " "Node: frequency_scaling:b2v_inst4\|clk_3125KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Line_Following:b2v_inst3\|m1_a frequency_scaling:b2v_inst4\|clk_3125KHz " "Register Line_Following:b2v_inst3\|m1_a is being clocked by frequency_scaling:b2v_inst4\|clk_3125KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866343757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706866343757 "|Astrotinker_main|frequency_scaling:b2v_inst4|clk_3125KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_scaling:b2v_inst4\|clk_3125KHz clk_50M " "Register frequency_scaling:b2v_inst4\|clk_3125KHz is being clocked by clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866343757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706866343757 "|Astrotinker_main|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pwm_generator:b2v_inst5\|clk_95Hz " "Node: pwm_generator:b2v_inst5\|clk_95Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pwm_generator:b2v_inst5\|counter_pwm\[4\] pwm_generator:b2v_inst5\|clk_95Hz " "Register pwm_generator:b2v_inst5\|counter_pwm\[4\] is being clocked by pwm_generator:b2v_inst5\|clk_95Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866343757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706866343757 "|Astrotinker_main|pwm_generator:b2v_inst5|clk_95Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pwm_generator:b2v_inst6\|clk_95Hz " "Node: pwm_generator:b2v_inst6\|clk_95Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pwm_generator:b2v_inst6\|counter_pwm\[4\] pwm_generator:b2v_inst6\|clk_95Hz " "Register pwm_generator:b2v_inst6\|counter_pwm\[4\] is being clocked by pwm_generator:b2v_inst6\|clk_95Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866343757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706866343757 "|Astrotinker_main|pwm_generator:b2v_inst6|clk_95Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Node: t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[7\] t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[7\] is being clocked by t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866343757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706866343757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|PC:b2v_inst|next_pc[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Fault_detection:b2v_inst7\|object_drop " "Node: Fault_detection:b2v_inst7\|object_drop was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LED_driver:b2v_inst8\|led1_G1 Fault_detection:b2v_inst7\|object_drop " "Latch LED_driver:b2v_inst8\|led1_G1 is being clocked by Fault_detection:b2v_inst7\|object_drop" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866343758 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706866343758 "|Astrotinker_main|Fault_detection:b2v_inst7|object_drop"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706866343792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706866343792 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1706866343792 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1706866343792 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706866343792 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706866343792 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706866343792 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1706866343792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344369 ""}  } { { "Verilog_codes/Astrotinker_main.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 18069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344369 ""}  } { { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 10896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency_scaling:b2v_inst4\|clk_3125KHz  " "Automatically promoted node frequency_scaling:b2v_inst4\|clk_3125KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_scaling:b2v_inst4\|clk_3125KHz~0 " "Destination node frequency_scaling:b2v_inst4\|clk_3125KHz~0" {  } { { "Verilog_codes/frequency_scaling.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/frequency_scaling.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 4665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_clk_3125Khz~output " "Destination node adc_clk_3125Khz~output" {  } { { "Verilog_codes/Astrotinker_main.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 18056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344369 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706866344369 ""}  } { { "Verilog_codes/frequency_scaling.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/frequency_scaling.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|Equal7~3  " "Automatically promoted node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|Equal7~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344369 ""}  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 6124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[31\]~1  " "Automatically promoted node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344369 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 5677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|Selector231~31  " "Automatically promoted node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|Selector231~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344370 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 9421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|Selector257~0  " "Automatically promoted node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|Selector257~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344370 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 8639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|func3~6  " "Automatically promoted node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|func3~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|Equal22~0 " "Destination node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|Equal22~0" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 5533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[6\]~90 " "Destination node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[6\]~90" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 6144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|Selector9~8 " "Destination node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|Selector9~8" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 9459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706866344370 ""}  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 5532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|rs2_valid~2  " "Automatically promoted node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|rs2_valid~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|func3~9 " "Destination node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|func3~9" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 10592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706866344370 ""}  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 10785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|Equal1~4  " "Automatically promoted node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|Equal1~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|Selector96~0 " "Destination node t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|Selector96~0" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 9407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706866344370 ""}  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 10794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pwm_generator:b2v_inst5\|clk_95Hz  " "Automatically promoted node pwm_generator:b2v_inst5\|clk_95Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:b2v_inst5\|clk_95Hz~0 " "Destination node pwm_generator:b2v_inst5\|clk_95Hz~0" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 10883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706866344370 ""}  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pwm_generator:b2v_inst6\|clk_95Hz  " "Automatically promoted node pwm_generator:b2v_inst6\|clk_95Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:b2v_inst6\|clk_95Hz~0 " "Destination node pwm_generator:b2v_inst6\|clk_95Hz~0" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 10885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706866344370 ""}  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 2339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706866344370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/atharv/e-yantra/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 14683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/atharv/e-yantra/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 14705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/atharv/e-yantra/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 11569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706866344370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706866344370 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/atharv/e-yantra/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 0 { 0 ""} 0 13011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706866344370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706866345004 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706866345015 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706866345016 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706866345029 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706866345051 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706866345075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706866345075 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706866345086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706866345272 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706866345297 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706866345297 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706866345680 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706866345689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706866346506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706866347669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706866348299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706866351532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706866351532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706866352446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706866354780 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706866354780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706866355659 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1706866355659 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706866355659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706866355661 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.96 " "Total time spent on timing analysis during the Fitter is 0.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706866355878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706866355926 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706866356534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706866356538 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706866357347 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706866358574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/output_files/Astrotinker_main.fit.smsg " "Generated suppressed messages file /home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/output_files/Astrotinker_main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706866359563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1564 " "Peak virtual memory: 1564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706866360694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  2 15:02:40 2024 " "Processing ended: Fri Feb  2 15:02:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706866360694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706866360694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706866360694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706866360694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706866361248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706866361248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  2 15:02:41 2024 " "Processing started: Fri Feb  2 15:02:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706866361248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706866361248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Astrotinker_main -c Astrotinker_main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Astrotinker_main -c Astrotinker_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706866361248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706866361419 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706866362436 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706866362458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706866362566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  2 15:02:42 2024 " "Processing ended: Fri Feb  2 15:02:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706866362566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706866362566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706866362566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706866362566 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1706866362667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706866363133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706866363133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  2 15:02:43 2024 " "Processing started: Fri Feb  2 15:02:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706866363133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706866363133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Astrotinker_main -c Astrotinker_main " "Command: quartus_sta Astrotinker_main -c Astrotinker_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706866363133 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706866363155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706866363293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706866363293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866363322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866363322 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "220 " "The Timing Analyzer is analyzing 220 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1706866363616 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706866363730 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706866363730 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706866363730 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1706866363730 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Astrotinker_main.sdc " "Synopsys Design Constraints File file not found: 'Astrotinker_main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1706866363761 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_scaling:b2v_inst4\|clk_3125KHz " "Node: frequency_scaling:b2v_inst4\|clk_3125KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Line_Following:b2v_inst3\|m1_a frequency_scaling:b2v_inst4\|clk_3125KHz " "Register Line_Following:b2v_inst3\|m1_a is being clocked by frequency_scaling:b2v_inst4\|clk_3125KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866363775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866363775 "|Astrotinker_main|frequency_scaling:b2v_inst4|clk_3125KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_scaling:b2v_inst4\|clk_3125KHz clk_50M " "Register frequency_scaling:b2v_inst4\|clk_3125KHz is being clocked by clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866363775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866363775 "|Astrotinker_main|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pwm_generator:b2v_inst5\|clk_95Hz " "Node: pwm_generator:b2v_inst5\|clk_95Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pwm_generator:b2v_inst5\|counter_pwm\[4\] pwm_generator:b2v_inst5\|clk_95Hz " "Register pwm_generator:b2v_inst5\|counter_pwm\[4\] is being clocked by pwm_generator:b2v_inst5\|clk_95Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866363775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866363775 "|Astrotinker_main|pwm_generator:b2v_inst5|clk_95Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pwm_generator:b2v_inst6\|clk_95Hz " "Node: pwm_generator:b2v_inst6\|clk_95Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pwm_generator:b2v_inst6\|counter_pwm\[4\] pwm_generator:b2v_inst6\|clk_95Hz " "Register pwm_generator:b2v_inst6\|counter_pwm\[4\] is being clocked by pwm_generator:b2v_inst6\|clk_95Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866363775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866363775 "|Astrotinker_main|pwm_generator:b2v_inst6|clk_95Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Node: t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal is being clocked by t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866363775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866363775 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|PC:b2v_inst|next_pc[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Fault_detection:b2v_inst7\|object_drop " "Node: Fault_detection:b2v_inst7\|object_drop was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LED_driver:b2v_inst8\|led1_G1 Fault_detection:b2v_inst7\|object_drop " "Latch LED_driver:b2v_inst8\|led1_G1 is being clocked by Fault_detection:b2v_inst7\|object_drop" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866363775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866363775 "|Astrotinker_main|Fault_detection:b2v_inst7|object_drop"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706866363787 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706866363787 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1706866363787 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706866363788 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706866363792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.181 " "Worst-case setup slack is 46.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.181               0.000 altera_reserved_tck  " "   46.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866363809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 altera_reserved_tck  " "    0.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866363811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.483 " "Worst-case recovery slack is 96.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.483               0.000 altera_reserved_tck  " "   96.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866363813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.069 " "Worst-case removal slack is 1.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 altera_reserved_tck  " "    1.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866363814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.560 " "Worst-case minimum pulse width slack is 49.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.560               0.000 altera_reserved_tck  " "   49.560               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866363815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866363815 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866363847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866363847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866363847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866363847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.541 ns " "Worst Case Available Settling Time: 343.541 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866363847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866363847 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706866363847 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706866363850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706866363873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706866364612 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_scaling:b2v_inst4\|clk_3125KHz " "Node: frequency_scaling:b2v_inst4\|clk_3125KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Line_Following:b2v_inst3\|m1_a frequency_scaling:b2v_inst4\|clk_3125KHz " "Register Line_Following:b2v_inst3\|m1_a is being clocked by frequency_scaling:b2v_inst4\|clk_3125KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866364829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866364829 "|Astrotinker_main|frequency_scaling:b2v_inst4|clk_3125KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_scaling:b2v_inst4\|clk_3125KHz clk_50M " "Register frequency_scaling:b2v_inst4\|clk_3125KHz is being clocked by clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866364829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866364829 "|Astrotinker_main|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pwm_generator:b2v_inst5\|clk_95Hz " "Node: pwm_generator:b2v_inst5\|clk_95Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pwm_generator:b2v_inst5\|counter_pwm\[4\] pwm_generator:b2v_inst5\|clk_95Hz " "Register pwm_generator:b2v_inst5\|counter_pwm\[4\] is being clocked by pwm_generator:b2v_inst5\|clk_95Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866364829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866364829 "|Astrotinker_main|pwm_generator:b2v_inst5|clk_95Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pwm_generator:b2v_inst6\|clk_95Hz " "Node: pwm_generator:b2v_inst6\|clk_95Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pwm_generator:b2v_inst6\|counter_pwm\[4\] pwm_generator:b2v_inst6\|clk_95Hz " "Register pwm_generator:b2v_inst6\|counter_pwm\[4\] is being clocked by pwm_generator:b2v_inst6\|clk_95Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866364829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866364829 "|Astrotinker_main|pwm_generator:b2v_inst6|clk_95Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Node: t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal is being clocked by t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866364829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866364829 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|PC:b2v_inst|next_pc[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Fault_detection:b2v_inst7\|object_drop " "Node: Fault_detection:b2v_inst7\|object_drop was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LED_driver:b2v_inst8\|led1_G1 Fault_detection:b2v_inst7\|object_drop " "Latch LED_driver:b2v_inst8\|led1_G1 is being clocked by Fault_detection:b2v_inst7\|object_drop" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866364829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866364829 "|Astrotinker_main|Fault_detection:b2v_inst7|object_drop"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706866364835 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706866364835 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1706866364835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.660 " "Worst-case setup slack is 46.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.660               0.000 altera_reserved_tck  " "   46.660               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866364842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 altera_reserved_tck  " "    0.312               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866364845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.853 " "Worst-case recovery slack is 96.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.853               0.000 altera_reserved_tck  " "   96.853               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866364847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.967 " "Worst-case removal slack is 0.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 altera_reserved_tck  " "    0.967               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866364848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.532 " "Worst-case minimum pulse width slack is 49.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.532               0.000 altera_reserved_tck  " "   49.532               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866364849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866364849 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866364880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866364880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866364880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866364880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.297 ns " "Worst Case Available Settling Time: 344.297 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866364880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866364880 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706866364880 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706866364883 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_scaling:b2v_inst4\|clk_3125KHz " "Node: frequency_scaling:b2v_inst4\|clk_3125KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Line_Following:b2v_inst3\|m1_a frequency_scaling:b2v_inst4\|clk_3125KHz " "Register Line_Following:b2v_inst3\|m1_a is being clocked by frequency_scaling:b2v_inst4\|clk_3125KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866365045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866365045 "|Astrotinker_main|frequency_scaling:b2v_inst4|clk_3125KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_scaling:b2v_inst4\|clk_3125KHz clk_50M " "Register frequency_scaling:b2v_inst4\|clk_3125KHz is being clocked by clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866365045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866365045 "|Astrotinker_main|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pwm_generator:b2v_inst5\|clk_95Hz " "Node: pwm_generator:b2v_inst5\|clk_95Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pwm_generator:b2v_inst5\|counter_pwm\[4\] pwm_generator:b2v_inst5\|clk_95Hz " "Register pwm_generator:b2v_inst5\|counter_pwm\[4\] is being clocked by pwm_generator:b2v_inst5\|clk_95Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866365045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866365045 "|Astrotinker_main|pwm_generator:b2v_inst5|clk_95Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pwm_generator:b2v_inst6\|clk_95Hz " "Node: pwm_generator:b2v_inst6\|clk_95Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pwm_generator:b2v_inst6\|counter_pwm\[4\] pwm_generator:b2v_inst6\|clk_95Hz " "Register pwm_generator:b2v_inst6\|counter_pwm\[4\] is being clocked by pwm_generator:b2v_inst6\|clk_95Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866365045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866365045 "|Astrotinker_main|pwm_generator:b2v_inst6|clk_95Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Node: t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal is being clocked by t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866365045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866365045 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|PC:b2v_inst|next_pc[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Fault_detection:b2v_inst7\|object_drop " "Node: Fault_detection:b2v_inst7\|object_drop was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LED_driver:b2v_inst8\|led1_G1 Fault_detection:b2v_inst7\|object_drop " "Latch LED_driver:b2v_inst8\|led1_G1 is being clocked by Fault_detection:b2v_inst7\|object_drop" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706866365045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706866365045 "|Astrotinker_main|Fault_detection:b2v_inst7|object_drop"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706866365051 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706866365051 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1706866365051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.013 " "Worst-case setup slack is 48.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.013               0.000 altera_reserved_tck  " "   48.013               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866365054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866365058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.888 " "Worst-case recovery slack is 97.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.888               0.000 altera_reserved_tck  " "   97.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866365061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 altera_reserved_tck  " "    0.590               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866365064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.460 " "Worst-case minimum pulse width slack is 49.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.460               0.000 altera_reserved_tck  " "   49.460               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706866365065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706866365065 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866365101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866365101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866365101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866365101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.614 ns " "Worst Case Available Settling Time: 346.614 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866365101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706866365101 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706866365101 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706866365325 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706866365326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706866365380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  2 15:02:45 2024 " "Processing ended: Fri Feb  2 15:02:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706866365380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706866365380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706866365380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706866365380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1706866365941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706866365941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  2 15:02:45 2024 " "Processing started: Fri Feb  2 15:02:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706866365941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706866365941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Astrotinker_main -c Astrotinker_main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Astrotinker_main -c Astrotinker_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706866365942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1706866366147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Astrotinker_main.vo /home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/simulation/modelsim/ simulation " "Generated file Astrotinker_main.vo in folder \"/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1706866367261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706866367977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  2 15:02:47 2024 " "Processing ended: Fri Feb  2 15:02:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706866367977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706866367977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706866367977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706866367977 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 524 s " "Quartus Prime Full Compilation was successful. 0 errors, 524 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706866368607 ""}
