#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun May 25 12:52:24 2025
# Process ID         : 11468
# Current directory  : C:/Users/Admin/Desktop/FPGA_FOLDER/ses_3/8_ip_fun/8_ip_fun.runs/synth_1
# Command line       : vivado.exe -log logic_func8_with_reg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source logic_func8_with_reg.tcl
# Log file           : C:/Users/Admin/Desktop/FPGA_FOLDER/ses_3/8_ip_fun/8_ip_fun.runs/synth_1/logic_func8_with_reg.vds
# Journal file       : C:/Users/Admin/Desktop/FPGA_FOLDER/ses_3/8_ip_fun/8_ip_fun.runs/synth_1\vivado.jou
# Running On         : DESKTOP-FM2DUMI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-4210U CPU @ 1.70GHz
# CPU Frequency      : 1696 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 4194 MB
# Swap memory        : 3721 MB
# Total Virtual      : 7915 MB
# Available Virtual  : 2054 MB
#-----------------------------------------------------------
source logic_func8_with_reg.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 323.188 ; gain = 42.965
Command: synth_design -top logic_func8_with_reg -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7204
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 803.117 ; gain = 476.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'logic_func8_with_reg' [C:/Users/Admin/Desktop/FPGA_FOLDER/codes/8_ip_fun.v:1]
INFO: [Synth 8-6155] done synthesizing module 'logic_func8_with_reg' (0#1) [C:/Users/Admin/Desktop/FPGA_FOLDER/codes/8_ip_fun.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 907.633 ; gain = 581.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 907.633 ; gain = 581.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 907.633 ; gain = 581.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 907.633 ; gain = 581.512
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 1117.090 ; gain = 790.969
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:06 . Memory (MB): peak = 1117.090 ; gain = 790.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:01:06 . Memory (MB): peak = 1117.090 ; gain = 790.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:01:17 . Memory (MB): peak = 1316.262 ; gain = 990.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:01:17 . Memory (MB): peak = 1316.262 ; gain = 990.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:18 . Memory (MB): peak = 1316.262 ; gain = 990.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 1316.262 ; gain = 990.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 1316.262 ; gain = 990.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 1316.262 ; gain = 990.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT4 |     1|
|3     |LUT5 |     1|
|4     |FDRE |     1|
|5     |IBUF |     9|
|6     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    14|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:21 . Memory (MB): peak = 1316.262 ; gain = 990.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:23 . Memory (MB): peak = 1316.262 ; gain = 990.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:23 . Memory (MB): peak = 1316.262 ; gain = 990.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1331.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1451.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a29275e
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:02:21 . Memory (MB): peak = 1451.312 ; gain = 1128.125
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.525 . Memory (MB): peak = 1451.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/FPGA_FOLDER/ses_3/8_ip_fun/8_ip_fun.runs/synth_1/logic_func8_with_reg.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1451.312 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file logic_func8_with_reg_utilization_synth.rpt -pb logic_func8_with_reg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 25 12:55:55 2025...
