<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: FSMC_NAND_PCCARDTimingInitTypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<h1>FSMC_NAND_PCCARDTimingInitTypeDef Struct Reference<br/>
<small>
[<a class="el" href="group___f_s_m_c___exported___types.html">FSMC_Exported_Types</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="FSMC_NAND_PCCARDTimingInitTypeDef" -->
<p>Timing parameters For FSMC NAND and PCCARD Banks.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>&gt;</code></p>

<p><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Timing parameters For FSMC NAND and PCCARD Banks. </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a8a2a2a9e71dbf276fddad2bb32c0d256"></a><!-- doxytag: member="FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime" ref="a8a2a2a9e71dbf276fddad2bb32c0d256" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Defines the number of HCLK clock cycles during which the databus is kept in HiZ after the start of a NAND-Flash write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF </p>

</div>
</div>
<a class="anchor" id="ae2b53c2cfd55ff277f453613dcf7c8b2"></a><!-- doxytag: member="FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime" ref="ae2b53c2cfd55ff277f453613dcf7c8b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Defines the number of HCLK clock cycles to hold address (and data for write access) after the command deassertion for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF </p>

</div>
</div>
<a class="anchor" id="a31632aeb49269a29a39e3b191590b6dc"></a><!-- doxytag: member="FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime" ref="a31632aeb49269a29a39e3b191590b6dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Defines the number of HCLK cycles to setup address before the command assertion for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a value between 0 and 0xFF. </p>

</div>
</div>
<a class="anchor" id="a99a7d54ed2674faa5a4e0f2669812855"></a><!-- doxytag: member="FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime" ref="a99a7d54ed2674faa5a4e0f2669812855" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Defines the minimum number of HCLK cycles to assert the command for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>inc/<a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a></li>
</ul>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:46:00 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
