module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    // Intermediate signals for AND gates
    wire and1_out, and2_out, and3_out, and4_out;

    // AND gates for p1y
    assign and1_out = p1a & p1b;
    assign and2_out = p1c & p1d;
    assign and3_out = p1e & p1f;
    assign and4_out = and1_out & and2_out;

    // OR gates for p1y
    assign p1y = and4_out | and3_out;

    // Intermediate signals for AND gates for p2y
    wire and5_out, and6_out;

    // AND gates for p2y
    assign and5_out = p2a & p2b;
    assign and6_out = p2c & p2d;

    // OR gate for p2y
    assign p2y = and5_out | and6_out;

endmodule