Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/d/program/vivado/exec/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2850af4be21b44fda63c87909e45d0cd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rom_tb_behav xil_defaultlib.rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/lerogo/Desktop/组原实验/hhl2/hhl2/rom/rom.srcs/sim_1/new/rom_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rom_tb_behav
