#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  9 13:43:01 2019
# Process ID: 12364
# Current directory: C:/Users/semen/VivadoAssignments/8Pipe/Lab8Pipe/Lab8Pipe.runs/synth_1
# Command line: vivado.exe -log mips_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips_fpga.tcl
# Log file: C:/Users/semen/VivadoAssignments/8Pipe/Lab8Pipe/Lab8Pipe.runs/synth_1/mips_fpga.vds
# Journal file: C:/Users/semen/VivadoAssignments/8Pipe/Lab8Pipe/Lab8Pipe.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mips_fpga.tcl -notrace
Command: synth_design -top mips_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 673.859 ; gain = 178.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_fpga' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mips_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips_top' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg_en' [C:/Users/semen/VivadoAssignments/8Pipe/Lab8Pipe/Lab8Pipe.srcs/sources_1/new/dreg_en.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_en' (4#1) [C:/Users/semen/VivadoAssignments/8Pipe/Lab8Pipe/Lab8Pipe.srcs/sources_1/new/dreg_en.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/IF_ID.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (6#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/IF_ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/signext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signext' (7#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/signext.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_EXE' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/ID_EXE.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_EXE' (9#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/ID_EXE.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (9#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mux4.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (10#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mux4.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/alu.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/alu.v:27]
WARNING: [Synth 8-567] referenced signal 'HILO' should be on the sensitivity list [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/alu.v:26]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'EXE_MEM' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/EXE_MEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EXE_MEM' (12#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/EXE_MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/MEM_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (13#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/MEM_WB.v:1]
INFO: [Synth 8-6157] synthesizing module 'HazardUnit' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/HazardUnit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'HazardUnit' (14#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/HazardUnit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/maindec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (16#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/maindec.v:1]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (17#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (18#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/controlunit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips' (19#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'Lab8memfile.dat' is read successfully [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (20#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'system_ad' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/system_ad.v:1]
INFO: [Synth 8-6155] done synthesizing module 'system_ad' (21#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/system_ad.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (22#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/dmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'fact_top' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'fact_ad' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_ad.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_ad.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fact_ad' (23#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_ad.v:1]
INFO: [Synth 8-6157] synthesizing module 'fact_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_reg.v:1]
	Parameter w bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fact_reg' (24#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'fact_reg__parameterized0' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_reg.v:1]
	Parameter w bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fact_reg__parameterized0' (24#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'dFF' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/dFF.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dFF' (25#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/dFF.v:1]
INFO: [Synth 8-6157] synthesizing module 'factorial' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/factorial.v:1]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:57]
INFO: [Synth 8-6155] done synthesizing module 'CU' (26#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:1]
INFO: [Synth 8-6157] synthesizing module 'DP' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/DP.v:1]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/compare.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compare' (27#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/compare.v:1]
INFO: [Synth 8-6157] synthesizing module 'count' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/count.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count' (28#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/count.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mux.v:1]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (29#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'multiply' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/multiply.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiply' (30#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/multiply.v:1]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/register.v:1]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (31#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'buffer' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/buf.v:1]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (32#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/buf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DP' (33#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/DP.v:1]
INFO: [Synth 8-6155] done synthesizing module 'factorial' (34#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/factorial.v:1]
INFO: [Synth 8-6157] synthesizing module 'done_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/done_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'done_reg' (35#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/done_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'error_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/error_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'error_reg' (36#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/error_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'fact_reg__parameterized1' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_reg.v:1]
	Parameter w bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fact_reg__parameterized1' (36#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fact_top' (37#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/fact_top.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'WD' does not match port width (4) of module 'fact_top' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mips_top.v:66]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/gpio_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpio_ad' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/gpio_ad.v:1]
WARNING: [Synth 8-153] case item 2'b0x will never be executed [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/gpio_ad.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gpio_ad' (38#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/gpio_ad.v:1]
INFO: [Synth 8-6157] synthesizing module 'dFF_en' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/dFF_en.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dFF_en' (39#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/dFF_en.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (40#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/gpio_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (41#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mips_top.v:1]
WARNING: [Synth 8-7023] instance 'mips_top' of module 'mips_top' has 14 connections declared, but only 6 given [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mips_fpga.v:49]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (32) of module 'mux2' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mips_fpga.v:62]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/hex_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/hex_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (42#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/hex_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (43#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_fpga' (44#1) [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/mips_fpga.v:1]
WARNING: [Synth 8-3331] design HazardUnit has unconnected port jr_selD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 738.766 ; gain = 243.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 738.766 ; gain = 243.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 738.766 ; gain = 243.098
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/constrs_1/new/mips_fpga.xdc]
Finished Parsing XDC File [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/constrs_1/new/mips_fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/constrs_1/new/mips_fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mips_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mips_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 867.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 867.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 867.340 ; gain = 371.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 867.340 ; gain = 371.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 867.340 ; gain = 371.672
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "jr_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/alu.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'en_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:29]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'load_cnt_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'sel0_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'sel1_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'error_reg' [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/CU.v:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 867.340 ; gain = 371.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	  27 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dreg_en 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module ID_EXE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 4     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module EXE_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module auxdec 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
Module system_ad 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module fact_ad 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module fact_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fact_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 9     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module multiply 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module buffer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module done_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module error_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fact_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module gpio_ad 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module dFF_en 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/alu.v:21]
DSP Report: Generating DSP HILO0, operation Mode is: A*B.
DSP Report: operator HILO0 is absorbed into DSP HILO0.
DSP Report: operator HILO0 is absorbed into DSP HILO0.
DSP Report: Generating DSP HILO_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HILO_reg is absorbed into DSP HILO_reg.
DSP Report: operator HILO0 is absorbed into DSP HILO_reg.
DSP Report: operator HILO0 is absorbed into DSP HILO_reg.
DSP Report: Generating DSP HILO0, operation Mode is: A*B.
DSP Report: operator HILO0 is absorbed into DSP HILO0.
DSP Report: operator HILO0 is absorbed into DSP HILO0.
DSP Report: Generating DSP HILO_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HILO_reg is absorbed into DSP HILO_reg.
DSP Report: operator HILO0 is absorbed into DSP HILO_reg.
DSP Report: operator HILO0 is absorbed into DSP HILO_reg.
INFO: [Synth 8-5546] ROM "mips_top/mips/cu/md/ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/semen/VivadoAssignments/Lab8Pipe/Assignment8.srcs/sources_1/new/multiply.v:8]
DSP Report: Generating DSP mips_top/fact_top/factorial/datapath/multiplier/Z0, operation Mode is: A2*B2.
DSP Report: register mips_top/fact_top/factorial/datapath/register0/Q_reg is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: register mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: operator mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: operator mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: Generating DSP mips_top/fact_top/factorial/datapath/multiplier/Z0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mips_top/fact_top/factorial/datapath/counter/Q_reg is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: register mips_top/fact_top/factorial/datapath/register0/Q_reg is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: operator mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: operator mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: Generating DSP mips_top/fact_top/factorial/datapath/multiplier/Z0, operation Mode is: A2*B2.
DSP Report: register mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: register mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: operator mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: operator mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: Generating DSP mips_top/fact_top/factorial/datapath/multiplier/Z0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mips_top/fact_top/factorial/datapath/counter/Q_reg is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: register mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: operator mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
DSP Report: operator mips_top/fact_top/factorial/datapath/multiplier/Z0 is absorbed into DSP mips_top/fact_top/factorial/datapath/multiplier/Z0.
WARNING: [Synth 8-3331] design HazardUnit has unconnected port jr_selD
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/IF_ID/instrD_reg[15]' (FDRE) to 'mips_top/mips/dp/IF_ID/instrD_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/IF_ID/instrD_reg[10]' (FDRE) to 'mips_top/mips/dp/IF_ID/instrD_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/IF_ID/instrD_reg[9]' (FDRE) to 'mips_top/mips/dp/IF_ID/instrD_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/IF_ID/instrD_reg[7]' (FDRE) to 'mips_top/mips/dp/IF_ID/instrD_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/IF_ID/instrD_reg[4]' (FDRE) to 'mips_top/mips/dp/IF_ID/instrD_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/rdE_reg[3]' (FDR) to 'mips_top/mips/dp/ID_EXE/sext_immE_reg[14]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/rdE_reg[4]' (FDR) to 'mips_top/mips/dp/ID_EXE/sext_immE_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/rdE_reg[0]' (FDR) to 'mips_top/mips/dp/ID_EXE/sext_immE_reg[11]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/rdE_reg[1]' (FDR) to 'mips_top/mips/dp/ID_EXE/sext_immE_reg[12]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/rdE_reg[2]' (FDR) to 'mips_top/mips/dp/ID_EXE/sext_immE_reg[13]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/IF_ID/instrD_reg[31]' (FDRE) to 'mips_top/mips/dp/IF_ID/instrD_reg[26]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/IF_ID/instrD_reg[30]' (FDRE) to 'mips_top/mips/dp/IF_ID/instrD_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/IF_ID/instrD_reg[25]' (FDRE) to 'mips_top/mips/dp/IF_ID/instrD_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mips_top/mips/dp/IF_ID/instrD_reg[20] )
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/sext_immE_reg[10]' (FDR) to 'mips_top/mips/dp/ID_EXE/sext_immE_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/sext_immE_reg[15]' (FDR) to 'mips_top/mips/dp/ID_EXE/sext_immE_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/sext_immE_reg[6]' (FDR) to 'mips_top/mips/dp/ID_EXE/shamtE_reg[0]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/sext_immE_reg[4]' (FDR) to 'mips_top/mips/dp/ID_EXE/sext_immE_reg[7]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/sext_immE_reg[8]' (FDR) to 'mips_top/mips/dp/ID_EXE/shamtE_reg[2]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/sext_immE_reg[7]' (FDR) to 'mips_top/mips/dp/ID_EXE/sext_immE_reg[9]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/sext_immE_reg[9]' (FDR) to 'mips_top/mips/dp/ID_EXE/shamtE_reg[1]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/shamtE_reg[4]' (FDR) to 'mips_top/mips/dp/ID_EXE/shamtE_reg[1]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/shamtE_reg[3]' (FDR) to 'mips_top/mips/dp/ID_EXE/shamtE_reg[1]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/rsE_reg[4]' (FDR) to 'mips_top/mips/dp/ID_EXE/rtE_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/IF_ID/instrD_reg[5]' (FDRE) to 'mips_top/mips/dp/IF_ID/instrD_reg[24]'
INFO: [Synth 8-3886] merging instance 'mips_top/mips/dp/ID_EXE/sext_immE_reg[5]' (FDR) to 'mips_top/mips/dp/ID_EXE/rsE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[47]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[46]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[45]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[44]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[43]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[42]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[41]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[40]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[39]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[38]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[37]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[36]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[35]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[34]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[33]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[32]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[31]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[30]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[29]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[28]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[27]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[26]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[25]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[24]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[23]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[22]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[21]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[20]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[19]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[18]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[17]) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[47]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[46]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[45]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[44]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[43]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[42]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[41]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[40]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[39]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[38]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[37]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[36]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[35]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[34]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[33]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[32]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[31]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[30]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[29]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[28]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[27]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[26]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[25]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[24]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[23]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[22]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[21]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[20]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[19]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[18]__0) is unused and will be removed from module mips_fpga.
WARNING: [Synth 8-3332] Sequential element (mips_top/mips/dp/alu/HILO_reg[17]__0) is unused and will be removed from module mips_fpga.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mips_top/mips/dp/ID_EXE/csE_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mips_top/mips/dp/EXE_MEM/csM_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:24 . Memory (MB): peak = 867.340 ; gain = 371.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                 | Inference | Size (Depth x Width) | Primitives      | 
+------------+----------------------------+-----------+----------------------+-----------------+
|mips_fpga   | mips_top/mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 18     | 
|mips_fpga   | mips_top/dmem/ram_reg      | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+----------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|alu         | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mips_fpga   | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mips_fpga   | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mips_fpga   | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mips_fpga   | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:51 . Memory (MB): peak = 889.883 ; gain = 394.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:51 . Memory (MB): peak = 910.535 ; gain = 414.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                 | Inference | Size (Depth x Width) | Primitives      | 
+------------+----------------------------+-----------+----------------------+-----------------+
|mips_fpga   | mips_top/mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 18     | 
|mips_fpga   | mips_top/dmem/ram_reg      | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+----------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:53 . Memory (MB): peak = 922.035 ; gain = 426.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:02:00 . Memory (MB): peak = 936.063 ; gain = 440.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:02:00 . Memory (MB): peak = 936.063 ; gain = 440.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:02:01 . Memory (MB): peak = 936.063 ; gain = 440.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:02:01 . Memory (MB): peak = 936.063 ; gain = 440.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:02:01 . Memory (MB): peak = 936.063 ; gain = 440.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:02:01 . Memory (MB): peak = 936.063 ; gain = 440.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |    66|
|3     |DSP48E1   |     2|
|4     |DSP48E1_1 |     2|
|5     |DSP48E1_2 |     3|
|6     |LUT1      |    37|
|7     |LUT2      |   272|
|8     |LUT3      |   138|
|9     |LUT4      |    90|
|10    |LUT5      |   292|
|11    |LUT6      |   293|
|12    |MUXF7     |    13|
|13    |MUXF8     |     5|
|14    |RAM32M    |    12|
|15    |RAM64X1S  |    32|
|16    |FDCE      |    46|
|17    |FDPE      |     1|
|18    |FDRE      |   477|
|19    |LD        |    41|
|20    |IBUF      |     8|
|21    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+-------------------------+------+
|      |Instance             |Module                   |Cells |
+------+---------------------+-------------------------+------+
|1     |top                  |                         |  1847|
|2     |  bd                 |button_debouncer         |    20|
|3     |  clk_gen            |clk_gen                  |    56|
|4     |  led_mux            |led_mux                  |     8|
|5     |  mips_top           |mips_top                 |  1738|
|6     |    dmem             |dmem                     |    32|
|7     |    fact_top         |fact_top                 |   366|
|8     |      done_reg       |done_reg                 |     1|
|9     |      error_reg      |error_reg                |     1|
|10    |      fact_reg       |fact_reg                 |     7|
|11    |      factorial      |factorial                |   321|
|12    |        control_unit |CU                       |    94|
|13    |        datapath     |DP                       |   227|
|14    |          counter    |count                    |   172|
|15    |          multiplier |multiply                 |    23|
|16    |          register0  |register                 |    32|
|17    |      go_pulse_FF    |dFF                      |     1|
|18    |      go_reg         |fact_reg__parameterized0 |     1|
|19    |      result_reg     |fact_reg__parameterized1 |    34|
|20    |    gpio_top         |gpio_top                 |   129|
|21    |      gpO1_FF        |dFF_en                   |    32|
|22    |      gpO2_FF        |dFF_en_1                 |    97|
|23    |    mips             |mips                     |  1211|
|24    |      dp             |datapath                 |  1211|
|25    |        EXE_MEM      |EXE_MEM                  |   163|
|26    |        ID_EXE       |ID_EXE                   |   469|
|27    |        IF_ID        |IF_ID                    |   157|
|28    |        MEM_WB       |MEM_WB                   |   198|
|29    |        alu          |alu                      |   178|
|30    |        pc_plus_4    |adder                    |     1|
|31    |        pc_plus_br   |adder_0                  |     2|
|32    |        pc_reg       |dreg_en                  |    28|
|33    |        rf           |regfile                  |    12|
+------+---------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:02:01 . Memory (MB): peak = 936.063 ; gain = 440.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:50 . Memory (MB): peak = 936.063 ; gain = 311.820
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:02:02 . Memory (MB): peak = 936.063 ; gain = 440.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 944.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 85 instances were transformed.
  LD => LDCE: 41 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:20 . Memory (MB): peak = 944.602 ; gain = 665.188
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 944.602 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/semen/VivadoAssignments/8Pipe/Lab8Pipe/Lab8Pipe.runs/synth_1/mips_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mips_fpga_utilization_synth.rpt -pb mips_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 13:45:36 2019...
