// Seed: 4005609374
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output real id_4,
    input id_5
);
  logic id_6;
  logic id_7 = 1, id_8;
  always @(id_3[1]) id_7 = id_8;
endmodule
