Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr 20 01:26:58 2022
| Host         : DESKTOP-IOM2HT6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clawgame_proc_timing_summary_routed.rpt -pb clawgame_proc_timing_summary_routed.pb -rpx clawgame_proc_timing_summary_routed.rpx -warn_on_violation
| Design       : clawgame_proc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.279     -331.936                    303                 1389        0.169        0.000                      0                 1389        4.500        0.000                       0                   889  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.279     -331.936                    303                 1389        0.169        0.000                      0                 1389        4.500        0.000                       0                   889  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          303  Failing Endpoints,  Worst Slack       -2.279ns,  Total Violation     -331.936ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.232ns  (logic 2.195ns (17.945%)  route 10.037ns (82.055%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 19.937 - 15.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.637    10.240    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg_3
    SLICE_X39Y90         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/Q
                         net (fo=2, routed)           1.123    11.821    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/MW_IR[22]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.945 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_i_3__63/O
                         net (fo=19, routed)          0.500    12.445    WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_45__0
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.569 f  WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_78/O
                         net (fo=1, routed)           0.586    13.155    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_18__5_3
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.279 f  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_45__0/O
                         net (fo=2, routed)           0.313    13.592    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__24_1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.716 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4/O
                         net (fo=32, routed)          1.039    14.755    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.879 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_6__37/O
                         net (fo=10, routed)          0.848    15.727    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/bypassed_A[17]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.851 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79/O
                         net (fo=1, routed)           0.903    16.753    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.877 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_53/O
                         net (fo=3, routed)           0.372    17.249    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__12_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.373 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1/O
                         net (fo=5, routed)           0.836    18.209    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.333 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14/O
                         net (fo=8, routed)           0.636    18.970    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.124    19.094 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__29/O
                         net (fo=5, routed)           0.523    19.617    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__51_3
    SLICE_X34Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.741 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0/O
                         net (fo=3, routed)           0.826    20.567    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124    20.691 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__51/O
                         net (fo=25, routed)          0.941    21.631    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__51_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I5_O)        0.124    21.755 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_2__32/O
                         net (fo=1, routed)           0.592    22.348    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_56
    SLICE_X32Y84         LUT6 (Prop_lut6_I2_O)        0.124    22.472 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__7/O
                         net (fo=1, routed)           0.000    22.472    WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg_2
    SLICE_X32Y84         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.514    19.937    WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg_3
    SLICE_X32Y84         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.196    
                         clock uncertainty           -0.035    20.160    
    SLICE_X32Y84         FDCE (Setup_fdce_C_D)        0.032    20.192    WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.192    
                         arrival time                         -22.472    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.276ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.233ns  (logic 2.195ns (17.943%)  route 10.038ns (82.057%))
  Logic Levels:           14  (LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 19.939 - 15.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.637    10.240    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg_3
    SLICE_X39Y90         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/Q
                         net (fo=2, routed)           1.123    11.821    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/MW_IR[22]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.945 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_i_3__63/O
                         net (fo=19, routed)          0.500    12.445    WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_45__0
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.569 f  WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_78/O
                         net (fo=1, routed)           0.586    13.155    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_18__5_3
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.279 f  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_45__0/O
                         net (fo=2, routed)           0.313    13.592    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__24_1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.716 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4/O
                         net (fo=32, routed)          1.039    14.755    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.879 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_6__37/O
                         net (fo=10, routed)          0.848    15.727    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/bypassed_A[17]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.851 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79/O
                         net (fo=1, routed)           0.903    16.753    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.877 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_53/O
                         net (fo=3, routed)           0.372    17.249    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__12_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.373 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1/O
                         net (fo=5, routed)           0.836    18.209    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.333 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14/O
                         net (fo=8, routed)           0.838    19.171    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I3_O)        0.124    19.295 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0/O
                         net (fo=1, routed)           0.618    19.913    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.037 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6/O
                         net (fo=1, routed)           0.433    20.470    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.124    20.594 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=159, routed)         0.964    21.558    WRAPPER/CPU/DX_PC_reg/loop1[26].dff/q_reg_4
    SLICE_X28Y85         LUT5 (Prop_lut5_I2_O)        0.124    21.682 r  WRAPPER/CPU/DX_PC_reg/loop1[26].dff/q_i_2__26/O
                         net (fo=1, routed)           0.667    22.349    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_107
    SLICE_X28Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.473 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__28_comp/O
                         net (fo=1, routed)           0.000    22.473    WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg_2
    SLICE_X28Y85         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.516    19.939    WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg_3
    SLICE_X28Y85         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.198    
                         clock uncertainty           -0.035    20.162    
    SLICE_X28Y85         FDCE (Setup_fdce_C_D)        0.034    20.196    WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.196    
                         arrival time                         -22.473    
  -------------------------------------------------------------------
                         slack                                 -2.276    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.197ns  (logic 2.195ns (17.997%)  route 10.002ns (82.003%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 19.935 - 15.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.637    10.240    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg_3
    SLICE_X39Y90         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/Q
                         net (fo=2, routed)           1.123    11.821    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/MW_IR[22]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.945 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_i_3__63/O
                         net (fo=19, routed)          0.500    12.445    WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_45__0
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.569 f  WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_78/O
                         net (fo=1, routed)           0.586    13.155    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_18__5_3
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.279 f  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_45__0/O
                         net (fo=2, routed)           0.313    13.592    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__24_1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.716 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4/O
                         net (fo=32, routed)          1.039    14.755    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.879 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_6__37/O
                         net (fo=10, routed)          0.848    15.727    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/bypassed_A[17]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.851 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79/O
                         net (fo=1, routed)           0.903    16.753    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.877 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_53/O
                         net (fo=3, routed)           0.372    17.249    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__12_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.373 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1/O
                         net (fo=5, routed)           0.836    18.209    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.333 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14/O
                         net (fo=8, routed)           0.636    18.970    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.124    19.094 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__29/O
                         net (fo=5, routed)           0.523    19.617    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__51_3
    SLICE_X34Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.741 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0/O
                         net (fo=3, routed)           0.826    20.567    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124    20.691 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__51/O
                         net (fo=25, routed)          1.095    21.785    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__51_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I1_O)        0.124    21.909 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_2__31/O
                         net (fo=1, routed)           0.403    22.312    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_59
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__8/O
                         net (fo=1, routed)           0.000    22.436    WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg_2
    SLICE_X35Y83         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.512    19.935    WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg_3
    SLICE_X35Y83         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.194    
                         clock uncertainty           -0.035    20.158    
    SLICE_X35Y83         FDCE (Setup_fdce_C_D)        0.032    20.190    WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.190    
                         arrival time                         -22.436    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.207ns  (logic 2.195ns (17.981%)  route 10.012ns (82.019%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 19.936 - 15.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.637    10.240    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg_3
    SLICE_X39Y90         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/Q
                         net (fo=2, routed)           1.123    11.821    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/MW_IR[22]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.945 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_i_3__63/O
                         net (fo=19, routed)          0.500    12.445    WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_45__0
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.569 f  WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_78/O
                         net (fo=1, routed)           0.586    13.155    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_18__5_3
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.279 f  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_45__0/O
                         net (fo=2, routed)           0.313    13.592    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__24_1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.716 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4/O
                         net (fo=32, routed)          1.039    14.755    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.879 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_6__37/O
                         net (fo=10, routed)          0.848    15.727    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/bypassed_A[17]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.851 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79/O
                         net (fo=1, routed)           0.903    16.753    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.877 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_53/O
                         net (fo=3, routed)           0.372    17.249    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__12_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.373 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1/O
                         net (fo=5, routed)           0.836    18.209    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.333 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14/O
                         net (fo=8, routed)           0.838    19.171    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I3_O)        0.124    19.295 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0/O
                         net (fo=1, routed)           0.618    19.913    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.037 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6/O
                         net (fo=1, routed)           0.433    20.470    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.124    20.594 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=159, routed)         1.063    21.657    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    21.781 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__37/O
                         net (fo=1, routed)           0.542    22.323    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_52
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.124    22.447 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__5/O
                         net (fo=1, routed)           0.000    22.447    WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg_3
    SLICE_X39Y86         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.513    19.936    WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg_4
    SLICE_X39Y86         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.276    20.212    
                         clock uncertainty           -0.035    20.176    
    SLICE_X39Y86         FDCE (Setup_fdce_C_D)        0.032    20.208    WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.208    
                         arrival time                         -22.447    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.237ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.189ns  (logic 2.195ns (18.008%)  route 9.994ns (81.992%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 19.934 - 15.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.637    10.240    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg_3
    SLICE_X39Y90         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/Q
                         net (fo=2, routed)           1.123    11.821    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/MW_IR[22]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.945 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_i_3__63/O
                         net (fo=19, routed)          0.500    12.445    WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_45__0
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.569 f  WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_78/O
                         net (fo=1, routed)           0.586    13.155    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_18__5_3
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.279 f  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_45__0/O
                         net (fo=2, routed)           0.313    13.592    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__24_1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.716 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4/O
                         net (fo=32, routed)          1.039    14.755    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.879 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_6__37/O
                         net (fo=10, routed)          0.848    15.727    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/bypassed_A[17]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.851 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79/O
                         net (fo=1, routed)           0.903    16.753    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.877 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_53/O
                         net (fo=3, routed)           0.372    17.249    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__12_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.373 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1/O
                         net (fo=5, routed)           0.836    18.209    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.333 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14/O
                         net (fo=8, routed)           0.838    19.171    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I3_O)        0.124    19.295 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0/O
                         net (fo=1, routed)           0.618    19.913    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.037 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6/O
                         net (fo=1, routed)           0.433    20.470    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.124    20.594 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=159, routed)         0.880    21.474    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_1
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.124    21.598 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__42/O
                         net (fo=1, routed)           0.707    22.305    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_66
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124    22.429 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__10_comp/O
                         net (fo=1, routed)           0.000    22.429    WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg_1
    SLICE_X35Y82         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.511    19.934    WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg_2
    SLICE_X35Y82         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.193    
                         clock uncertainty           -0.035    20.157    
    SLICE_X35Y82         FDCE (Setup_fdce_C_D)        0.034    20.191    WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.191    
                         arrival time                         -22.429    
  -------------------------------------------------------------------
                         slack                                 -2.237    

Slack (VIOLATED) :        -2.219ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.169ns  (logic 2.195ns (18.038%)  route 9.974ns (81.962%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 19.934 - 15.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.637    10.240    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg_3
    SLICE_X39Y90         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/Q
                         net (fo=2, routed)           1.123    11.821    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/MW_IR[22]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.945 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_i_3__63/O
                         net (fo=19, routed)          0.500    12.445    WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_45__0
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.569 f  WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_78/O
                         net (fo=1, routed)           0.586    13.155    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_18__5_3
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.279 f  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_45__0/O
                         net (fo=2, routed)           0.313    13.592    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__24_1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.716 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4/O
                         net (fo=32, routed)          1.039    14.755    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.879 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_6__37/O
                         net (fo=10, routed)          0.848    15.727    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/bypassed_A[17]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.851 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79/O
                         net (fo=1, routed)           0.903    16.753    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.877 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_53/O
                         net (fo=3, routed)           0.372    17.249    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__12_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.373 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1/O
                         net (fo=5, routed)           0.836    18.209    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.333 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14/O
                         net (fo=8, routed)           0.838    19.171    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I3_O)        0.124    19.295 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0/O
                         net (fo=1, routed)           0.618    19.913    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.037 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6/O
                         net (fo=1, routed)           0.433    20.470    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.124    20.594 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=159, routed)         0.991    21.585    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_1
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.709 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__36/O
                         net (fo=1, routed)           0.575    22.285    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_49
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124    22.409 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__4_comp/O
                         net (fo=1, routed)           0.000    22.409    WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg_2
    SLICE_X35Y82         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.511    19.934    WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg_3
    SLICE_X35Y82         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.193    
                         clock uncertainty           -0.035    20.157    
    SLICE_X35Y82         FDCE (Setup_fdce_C_D)        0.032    20.189    WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.189    
                         arrival time                         -22.409    
  -------------------------------------------------------------------
                         slack                                 -2.219    

Slack (VIOLATED) :        -2.209ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[1].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.211ns  (logic 2.195ns (17.975%)  route 10.016ns (82.025%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 19.937 - 15.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.637    10.240    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg_3
    SLICE_X39Y90         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/Q
                         net (fo=2, routed)           1.123    11.821    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/MW_IR[22]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.945 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_i_3__63/O
                         net (fo=19, routed)          0.500    12.445    WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_45__0
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.569 f  WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_78/O
                         net (fo=1, routed)           0.586    13.155    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_18__5_3
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.279 f  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_45__0/O
                         net (fo=2, routed)           0.313    13.592    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__24_1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.716 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4/O
                         net (fo=32, routed)          1.039    14.755    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.879 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_6__37/O
                         net (fo=10, routed)          0.848    15.727    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/bypassed_A[17]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.851 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79/O
                         net (fo=1, routed)           0.903    16.753    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.877 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_53/O
                         net (fo=3, routed)           0.372    17.249    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__12_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.373 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1/O
                         net (fo=5, routed)           0.836    18.209    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.333 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14/O
                         net (fo=8, routed)           0.636    18.970    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.124    19.094 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__29/O
                         net (fo=5, routed)           0.523    19.617    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__51_3
    SLICE_X34Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.741 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0/O
                         net (fo=3, routed)           0.697    20.438    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I1_O)        0.124    20.562 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_13__3_comp/O
                         net (fo=32, routed)          0.931    21.492    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_13__3_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.616 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_3__55/O
                         net (fo=1, routed)           0.711    22.327    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_67
    SLICE_X34Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.451 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__11/O
                         net (fo=1, routed)           0.000    22.451    WRAPPER/CPU/PC_reg/loop1[1].dff/d
    SLICE_X34Y86         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.514    19.937    WRAPPER/CPU/PC_reg/loop1[1].dff/q_reg_1
    SLICE_X34Y86         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[1].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.196    
                         clock uncertainty           -0.035    20.160    
    SLICE_X34Y86         FDCE (Setup_fdce_C_D)        0.082    20.242    WRAPPER/CPU/PC_reg/loop1[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -22.451    
  -------------------------------------------------------------------
                         slack                                 -2.209    

Slack (VIOLATED) :        -2.207ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_PC_reg/loop1[24].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.159ns  (logic 2.195ns (18.052%)  route 9.964ns (81.948%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 19.934 - 15.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.637    10.240    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg_3
    SLICE_X39Y90         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/Q
                         net (fo=2, routed)           1.123    11.821    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/MW_IR[22]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.945 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_i_3__63/O
                         net (fo=19, routed)          0.500    12.445    WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_45__0
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.569 f  WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_78/O
                         net (fo=1, routed)           0.586    13.155    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_18__5_3
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.279 f  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_45__0/O
                         net (fo=2, routed)           0.313    13.592    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__24_1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.716 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4/O
                         net (fo=32, routed)          1.039    14.755    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.879 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_6__37/O
                         net (fo=10, routed)          0.848    15.727    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/bypassed_A[17]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.851 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79/O
                         net (fo=1, routed)           0.903    16.753    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.877 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_53/O
                         net (fo=3, routed)           0.372    17.249    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__12_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.373 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1/O
                         net (fo=5, routed)           0.836    18.209    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.333 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14/O
                         net (fo=8, routed)           0.838    19.171    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I3_O)        0.124    19.295 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0/O
                         net (fo=1, routed)           0.618    19.913    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.037 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6/O
                         net (fo=1, routed)           0.433    20.470    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.124    20.594 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=159, routed)         0.999    21.593    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_109
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.124    21.717 f  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_2__69/O
                         net (fo=33, routed)          0.558    22.275    WRAPPER/CPU/PC_reg/loop1[7].dff/q_reg_15
    SLICE_X37Y82         LUT3 (Prop_lut3_I2_O)        0.124    22.399 r  WRAPPER/CPU/PC_reg/loop1[7].dff/q_i_1__38/O
                         net (fo=1, routed)           0.000    22.399    WRAPPER/CPU/FD_PC_reg/loop1[24].dff/FD_PC_in[0]
    SLICE_X37Y82         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.511    19.934    WRAPPER/CPU/FD_PC_reg/loop1[24].dff/q_reg_0
    SLICE_X37Y82         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[24].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.193    
                         clock uncertainty           -0.035    20.157    
    SLICE_X37Y82         FDCE (Setup_fdce_C_D)        0.035    20.192    WRAPPER/CPU/FD_PC_reg/loop1[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.192    
                         arrival time                         -22.399    
  -------------------------------------------------------------------
                         slack                                 -2.207    

Slack (VIOLATED) :        -2.205ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_PC_reg/loop1[17].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.155ns  (logic 2.195ns (18.058%)  route 9.960ns (81.942%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 19.932 - 15.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.637    10.240    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg_3
    SLICE_X39Y90         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/Q
                         net (fo=2, routed)           1.123    11.821    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/MW_IR[22]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.945 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_i_3__63/O
                         net (fo=19, routed)          0.500    12.445    WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_45__0
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.569 f  WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_78/O
                         net (fo=1, routed)           0.586    13.155    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_18__5_3
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.279 f  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_45__0/O
                         net (fo=2, routed)           0.313    13.592    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__24_1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.716 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4/O
                         net (fo=32, routed)          1.039    14.755    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.879 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_6__37/O
                         net (fo=10, routed)          0.848    15.727    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/bypassed_A[17]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.851 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79/O
                         net (fo=1, routed)           0.903    16.753    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.877 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_53/O
                         net (fo=3, routed)           0.372    17.249    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__12_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.373 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1/O
                         net (fo=5, routed)           0.836    18.209    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.333 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14/O
                         net (fo=8, routed)           0.838    19.171    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I3_O)        0.124    19.295 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0/O
                         net (fo=1, routed)           0.618    19.913    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.037 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6/O
                         net (fo=1, routed)           0.433    20.470    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.124    20.594 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=159, routed)         0.999    21.593    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_109
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.124    21.717 f  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_2__69/O
                         net (fo=33, routed)          0.554    22.271    WRAPPER/CPU/PC_reg/loop1[16].dff/q_reg_8
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.124    22.395 r  WRAPPER/CPU/PC_reg/loop1[16].dff/q_i_1__43/O
                         net (fo=1, routed)           0.000    22.395    WRAPPER/CPU/FD_PC_reg/loop1[17].dff/FD_PC_in[0]
    SLICE_X36Y81         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.509    19.932    WRAPPER/CPU/FD_PC_reg/loop1[17].dff/q_reg_0
    SLICE_X36Y81         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[17].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.191    
                         clock uncertainty           -0.035    20.155    
    SLICE_X36Y81         FDCE (Setup_fdce_C_D)        0.035    20.190    WRAPPER/CPU/FD_PC_reg/loop1[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.190    
                         arrival time                         -22.395    
  -------------------------------------------------------------------
                         slack                                 -2.205    

Slack (VIOLATED) :        -2.196ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_PC_reg/loop1[16].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.146ns  (logic 2.195ns (18.072%)  route 9.951ns (81.928%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 19.931 - 15.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 10.240 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.637    10.240    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg_3
    SLICE_X39Y90         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_reg/Q
                         net (fo=2, routed)           1.123    11.821    WRAPPER/CPU/MW_IR_reg/loop1[22].dff/MW_IR[22]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.945 r  WRAPPER/CPU/MW_IR_reg/loop1[22].dff/q_i_3__63/O
                         net (fo=19, routed)          0.500    12.445    WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_45__0
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.569 f  WRAPPER/CPU/DX_IR_reg/loop1[17].dff/q_i_78/O
                         net (fo=1, routed)           0.586    13.155    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_18__5_3
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.279 f  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_i_45__0/O
                         net (fo=2, routed)           0.313    13.592    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__24_1
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.716 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4/O
                         net (fo=32, routed)          1.039    14.755    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_17__4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.879 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_6__37/O
                         net (fo=10, routed)          0.848    15.727    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/bypassed_A[17]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.851 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79/O
                         net (fo=1, routed)           0.903    16.753    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_79_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.877 f  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_53/O
                         net (fo=3, routed)           0.372    17.249    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__12_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.373 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1/O
                         net (fo=5, routed)           0.836    18.209    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_33__1_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.333 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14/O
                         net (fo=8, routed)           0.838    19.171    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_14_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I3_O)        0.124    19.295 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0/O
                         net (fo=1, routed)           0.618    19.913    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_11__0_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.037 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6/O
                         net (fo=1, routed)           0.433    20.470    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_6_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.124    20.594 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=159, routed)         0.999    21.593    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_109
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.124    21.717 f  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_2__69/O
                         net (fo=33, routed)          0.545    22.262    WRAPPER/CPU/PC_reg/loop1[7].dff/q_reg_15
    SLICE_X37Y80         LUT3 (Prop_lut3_I2_O)        0.124    22.386 r  WRAPPER/CPU/PC_reg/loop1[7].dff/q_i_1__42/O
                         net (fo=1, routed)           0.000    22.386    WRAPPER/CPU/FD_PC_reg/loop1[16].dff/FD_PC_in[0]
    SLICE_X37Y80         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         1.508    19.931    WRAPPER/CPU/FD_PC_reg/loop1[16].dff/q_reg_0
    SLICE_X37Y80         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[16].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.190    
                         clock uncertainty           -0.035    20.154    
    SLICE_X37Y80         FDCE (Setup_fdce_C_D)        0.035    20.189    WRAPPER/CPU/FD_PC_reg/loop1[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.189    
                         arrival time                         -22.386    
  -------------------------------------------------------------------
                         slack                                 -2.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[23].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.674%)  route 0.116ns (44.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 6.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.562     6.481    WRAPPER/CPU/XM_PC_reg/loop1[23].dff/q_reg_1
    SLICE_X49Y85         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.146     6.627 r  WRAPPER/CPU/XM_PC_reg/loop1[23].dff/q_reg/Q
                         net (fo=1, routed)           0.116     6.744    WRAPPER/CPU/MW_PC_reg/loop1[23].dff/q_reg_1
    SLICE_X49Y87         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.833     6.998    WRAPPER/CPU/MW_PC_reg/loop1[23].dff/q_reg_2
    SLICE_X49Y87         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.497    
    SLICE_X49Y87         FDCE (Hold_fdce_C_D)         0.077     6.574    WRAPPER/CPU/MW_PC_reg/loop1[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[9].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[9].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 6.997 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.562     6.481    WRAPPER/CPU/XM_PC_reg/loop1[9].dff/q_reg_1
    SLICE_X49Y85         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[9].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.146     6.627 r  WRAPPER/CPU/XM_PC_reg/loop1[9].dff/q_reg/Q
                         net (fo=1, routed)           0.112     6.739    WRAPPER/CPU/MW_PC_reg/loop1[9].dff/q_reg_1
    SLICE_X48Y85         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.832     6.997    WRAPPER/CPU/MW_PC_reg/loop1[9].dff/q_reg_2
    SLICE_X48Y85         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[9].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.494    
    SLICE_X48Y85         FDCE (Hold_fdce_C_D)         0.073     6.567    WRAPPER/CPU/MW_PC_reg/loop1[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.567    
                         arrival time                           6.739    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[15].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[15].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.975%)  route 0.115ns (44.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.562     6.481    WRAPPER/CPU/XM_PC_reg/loop1[15].dff/q_reg_1
    SLICE_X48Y84         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[15].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.146     6.627 r  WRAPPER/CPU/XM_PC_reg/loop1[15].dff/q_reg/Q
                         net (fo=1, routed)           0.115     6.742    WRAPPER/CPU/MW_PC_reg/loop1[15].dff/q_reg_1
    SLICE_X48Y84         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.831     6.996    WRAPPER/CPU/MW_PC_reg/loop1[15].dff/q_reg_2
    SLICE_X48Y84         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[15].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.481    
    SLICE_X48Y84         FDCE (Hold_fdce_C_D)         0.073     6.554    WRAPPER/CPU/MW_PC_reg/loop1[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.554    
                         arrival time                           6.742    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/DX_PC_reg/loop1[6].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/XM_PC_reg/loop1[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.309ns  (logic 0.167ns (54.091%)  route 0.142ns (45.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 7.001 - 5.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 6.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.564     6.483    WRAPPER/CPU/DX_PC_reg/loop1[6].dff/q_reg_1
    SLICE_X38Y84         FDCE                                         r  WRAPPER/CPU/DX_PC_reg/loop1[6].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDCE (Prop_fdce_C_Q)         0.167     6.650 r  WRAPPER/CPU/DX_PC_reg/loop1[6].dff/q_reg/Q
                         net (fo=6, routed)           0.142     6.792    WRAPPER/CPU/XM_PC_reg/loop1[6].dff/DX_PC[0]
    SLICE_X37Y85         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.836     7.001    WRAPPER/CPU/XM_PC_reg/loop1[6].dff/q_reg_1
    SLICE_X37Y85         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.521    
    SLICE_X37Y85         FDCE (Hold_fdce_C_D)         0.082     6.603    WRAPPER/CPU/XM_PC_reg/loop1[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.603    
                         arrival time                           6.792    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[4].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[4].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 6.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.563     6.482    WRAPPER/CPU/XM_PC_reg/loop1[4].dff/q_reg_1
    SLICE_X43Y83         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[4].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.146     6.628 r  WRAPPER/CPU/XM_PC_reg/loop1[4].dff/q_reg/Q
                         net (fo=1, routed)           0.116     6.744    WRAPPER/CPU/MW_PC_reg/loop1[4].dff/q_reg_1
    SLICE_X43Y83         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.831     6.996    WRAPPER/CPU/MW_PC_reg/loop1[4].dff/q_reg_2
    SLICE_X43Y83         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[4].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.482    
    SLICE_X43Y83         FDCE (Hold_fdce_C_D)         0.073     6.555    WRAPPER/CPU/MW_PC_reg/loop1[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.555    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.583%)  route 0.137ns (48.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 7.004 - 5.000 ) 
    Source Clock Delay      (SCD):    1.487ns = ( 6.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.568     6.487    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_reg_1
    SLICE_X36Y88         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDCE (Prop_fdce_C_Q)         0.146     6.633 r  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=5, routed)           0.137     6.770    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/DX_IR[0]
    SLICE_X35Y88         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.839     7.004    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_1
    SLICE_X35Y88         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.503    
    SLICE_X35Y88         FDCE (Hold_fdce_C_D)         0.073     6.576    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.576    
                         arrival time                           6.770    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[30].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 7.001 - 5.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.565     6.484    WRAPPER/CPU/XM_PC_reg/loop1[30].dff/q_reg_1
    SLICE_X46Y91         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.167     6.651 r  WRAPPER/CPU/XM_PC_reg/loop1[30].dff/q_reg/Q
                         net (fo=1, routed)           0.116     6.767    WRAPPER/CPU/MW_PC_reg/loop1[30].dff/q_reg_1
    SLICE_X47Y91         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.836     7.001    WRAPPER/CPU/MW_PC_reg/loop1[30].dff/q_reg_2
    SLICE_X47Y91         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[30].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.497    
    SLICE_X47Y91         FDCE (Hold_fdce_C_D)         0.073     6.570    WRAPPER/CPU/MW_PC_reg/loop1[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.570    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[16].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.964%)  route 0.179ns (55.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 7.001 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.562     6.481    WRAPPER/CPU/XM_PC_reg/loop1[16].dff/q_reg_1
    SLICE_X49Y85         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[16].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.146     6.627 r  WRAPPER/CPU/XM_PC_reg/loop1[16].dff/q_reg/Q
                         net (fo=1, routed)           0.179     6.806    WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg_1
    SLICE_X43Y89         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.836     7.001    WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg_2
    SLICE_X43Y89         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.521    
    SLICE_X43Y89         FDCE (Hold_fdce_C_D)         0.073     6.594    WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.806    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.384%)  route 0.150ns (50.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 7.003 - 5.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 6.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.566     6.485    WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_reg_1
    SLICE_X39Y89         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.146     6.631 r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_reg/Q
                         net (fo=4, routed)           0.150     6.781    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/XM_IR[0]
    SLICE_X38Y88         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.838     7.003    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_reg_0
    SLICE_X38Y88         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.501    
    SLICE_X38Y88         FDCE (Hold_fdce_C_D)         0.067     6.568    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.568    
                         arrival time                           6.781    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[31].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.279ns  (logic 0.167ns (59.856%)  route 0.112ns (40.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 7.001 - 5.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.565     6.484    WRAPPER/CPU/XM_PC_reg/loop1[31].dff/q_reg_1
    SLICE_X46Y91         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.167     6.651 r  WRAPPER/CPU/XM_PC_reg/loop1[31].dff/q_reg/Q
                         net (fo=1, routed)           0.112     6.763    WRAPPER/CPU/MW_PC_reg/loop1[31].dff/q_reg_1
    SLICE_X46Y91         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=888, routed)         0.836     7.001    WRAPPER/CPU/MW_PC_reg/loop1[31].dff/q_reg_2
    SLICE_X46Y91         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.484    
    SLICE_X46Y91         FDCE (Hold_fdce_C_D)         0.063     6.547    WRAPPER/CPU/MW_PC_reg/loop1[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.547    
                         arrival time                           6.763    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    WRAPPER/InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17    WRAPPER/InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y86    WRAPPER/CPU/DX_B_reg/loop1[15].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y87    WRAPPER/CPU/DX_B_reg/loop1[16].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y87    WRAPPER/CPU/DX_B_reg/loop1[17].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y85    WRAPPER/CPU/DX_B_reg/loop1[18].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y86    WRAPPER/CPU/DX_B_reg/loop1[19].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y87    WRAPPER/CPU/DX_B_reg/loop1[1].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X39Y85    WRAPPER/CPU/DX_B_reg/loop1[20].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y85    WRAPPER/CPU/DX_B_reg/loop1[18].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85    WRAPPER/CPU/DX_B_reg/loop1[24].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85    WRAPPER/CPU/DX_B_reg/loop1[2].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y89    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y103   WRAPPER/RegisterFile/register6/loop1[6].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y106   WRAPPER/RegisterFile/register6/loop1[8].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y103   WRAPPER/RegisterFile/register6/loop1[9].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y89    WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_reg_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85    WRAPPER/CPU/DX_B_reg/loop1[3].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y81    WRAPPER/CPU/FD_IR_reg/loop1[16].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y108   WRAPPER/RegisterFile/register1/loop1[16].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y98    WRAPPER/RegisterFile/register25/loop1[19].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y101   WRAPPER/RegisterFile/register6/loop1[4].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y86    GAME_TIMER/one_second_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y108   WRAPPER/RegisterFile/register1/loop1[20].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y100   WRAPPER/RegisterFile/register1/loop1[2].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y100   WRAPPER/RegisterFile/register3/loop1[1].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y107   WRAPPER/RegisterFile/register31/loop1[27].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y104   WRAPPER/RegisterFile/register7/loop1[17].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y86    GAME_TIMER/one_second_counter_reg[1]/C



