<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4720" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4720{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4720{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4720{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4720{left:69px;bottom:717px;letter-spacing:0.13px;}
#t5_4720{left:151px;bottom:717px;letter-spacing:0.15px;}
#t6_4720{left:150px;bottom:696px;letter-spacing:0.15px;}
#t7_4720{left:69px;bottom:672px;letter-spacing:-0.17px;word-spacing:-0.99px;}
#t8_4720{left:788px;bottom:679px;}
#t9_4720{left:803px;bottom:672px;letter-spacing:-0.15px;}
#ta_4720{left:69px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_4720{left:69px;bottom:639px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tc_4720{left:75px;bottom:998px;letter-spacing:-0.16px;}
#td_4720{left:75px;bottom:981px;letter-spacing:-0.17px;}
#te_4720{left:189px;bottom:998px;letter-spacing:-0.15px;}
#tf_4720{left:432px;bottom:998px;letter-spacing:-0.12px;}
#tg_4720{left:525px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_4720{left:525px;bottom:976px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ti_4720{left:75px;bottom:952px;letter-spacing:-0.16px;}
#tj_4720{left:75px;bottom:935px;letter-spacing:-0.17px;}
#tk_4720{left:189px;bottom:952px;letter-spacing:-0.14px;}
#tl_4720{left:432px;bottom:952px;letter-spacing:-0.12px;}
#tm_4720{left:525px;bottom:952px;letter-spacing:-0.12px;}
#tn_4720{left:525px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.03px;}
#to_4720{left:75px;bottom:906px;letter-spacing:-0.16px;}
#tp_4720{left:75px;bottom:889px;letter-spacing:-0.17px;}
#tq_4720{left:189px;bottom:906px;letter-spacing:-0.14px;}
#tr_4720{left:432px;bottom:906px;letter-spacing:-0.12px;}
#ts_4720{left:525px;bottom:906px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_4720{left:525px;bottom:885px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tu_4720{left:75px;bottom:860px;letter-spacing:-0.16px;}
#tv_4720{left:75px;bottom:843px;letter-spacing:-0.17px;}
#tw_4720{left:189px;bottom:860px;letter-spacing:-0.15px;}
#tx_4720{left:432px;bottom:860px;letter-spacing:-0.13px;}
#ty_4720{left:525px;bottom:860px;letter-spacing:-0.12px;}
#tz_4720{left:525px;bottom:839px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t10_4720{left:75px;bottom:814px;letter-spacing:-0.16px;}
#t11_4720{left:75px;bottom:797px;letter-spacing:-0.17px;}
#t12_4720{left:189px;bottom:814px;letter-spacing:-0.15px;}
#t13_4720{left:432px;bottom:814px;letter-spacing:-0.13px;}
#t14_4720{left:525px;bottom:814px;letter-spacing:-0.12px;}
#t15_4720{left:525px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_4720{left:525px;bottom:776px;letter-spacing:-0.11px;}
#t17_4720{left:83px;bottom:594px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t18_4720{left:169px;bottom:594px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t19_4720{left:100px;bottom:571px;letter-spacing:-0.12px;}
#t1a_4720{left:101px;bottom:554px;letter-spacing:-0.13px;}
#t1b_4720{left:231px;bottom:554px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1c_4720{left:469px;bottom:554px;letter-spacing:-0.14px;}
#t1d_4720{left:647px;bottom:554px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1e_4720{left:87px;bottom:530px;letter-spacing:-0.18px;}
#t1f_4720{left:143px;bottom:530px;letter-spacing:-0.14px;}
#t1g_4720{left:80px;bottom:506px;letter-spacing:-0.15px;}
#t1h_4720{left:142px;bottom:506px;letter-spacing:-0.18px;}
#t1i_4720{left:189px;bottom:506px;letter-spacing:-0.15px;}
#t1j_4720{left:447px;bottom:506px;letter-spacing:-0.13px;}
#t1k_4720{left:540px;bottom:506px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_4720{left:540px;bottom:484px;letter-spacing:-0.13px;}
#t1m_4720{left:540px;bottom:463px;letter-spacing:-0.13px;}
#t1n_4720{left:189px;bottom:438px;letter-spacing:-0.11px;}
#t1o_4720{left:447px;bottom:438px;letter-spacing:-0.14px;}
#t1p_4720{left:540px;bottom:438px;letter-spacing:-0.12px;}
#t1q_4720{left:540px;bottom:417px;letter-spacing:-0.11px;}
#t1r_4720{left:189px;bottom:393px;letter-spacing:-0.15px;}
#t1s_4720{left:447px;bottom:393px;letter-spacing:-0.14px;}
#t1t_4720{left:540px;bottom:393px;letter-spacing:-0.12px;}
#t1u_4720{left:540px;bottom:371px;letter-spacing:-0.11px;}
#t1v_4720{left:189px;bottom:347px;letter-spacing:-0.14px;}
#t1w_4720{left:447px;bottom:347px;letter-spacing:-0.14px;}
#t1x_4720{left:540px;bottom:347px;letter-spacing:-0.12px;}
#t1y_4720{left:540px;bottom:325px;letter-spacing:-0.11px;}
#t1z_4720{left:189px;bottom:301px;letter-spacing:-0.14px;}
#t20_4720{left:447px;bottom:301px;letter-spacing:-0.14px;}
#t21_4720{left:540px;bottom:301px;letter-spacing:-0.12px;}
#t22_4720{left:540px;bottom:279px;letter-spacing:-0.11px;}
#t23_4720{left:189px;bottom:255px;letter-spacing:-0.14px;}
#t24_4720{left:540px;bottom:255px;letter-spacing:-0.14px;}
#t25_4720{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t26_4720{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t27_4720{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t28_4720{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t29_4720{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2a_4720{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2b_4720{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2c_4720{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2d_4720{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4720{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4720{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4720{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4720{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4720{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4720{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4720{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4720{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4720" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4720Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4720" style="-webkit-user-select: none;"><object width="935" height="1210" data="4720/4720.svg" type="image/svg+xml" id="pdf4720" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4720" class="t s1_4720">2-198 </span><span id="t2_4720" class="t s1_4720">Vol. 4 </span>
<span id="t3_4720" class="t s2_4720">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4720" class="t s3_4720">2.11.1 </span><span id="t5_4720" class="t s3_4720">MSRs in the 2nd Generation Intel® Core™ Processor Family Based on Sandy Bridge </span>
<span id="t6_4720" class="t s3_4720">Microarchitecture </span>
<span id="t7_4720" class="t s4_4720">Table 2-21 and Table 2-22 list model-specific registers (MSRs) that are specific to the 2nd generation Intel </span>
<span id="t8_4720" class="t s5_4720">® </span>
<span id="t9_4720" class="t s4_4720">Core™ </span>
<span id="ta_4720" class="t s4_4720">processor family based on the Sandy Bridge microarchitecture. These processors have a CPUID Signature </span>
<span id="tb_4720" class="t s4_4720">DisplayFamily_DisplayModel value of 06_2AH; see Table 2-1. </span>
<span id="tc_4720" class="t s6_4720">C000_ </span>
<span id="td_4720" class="t s6_4720">0084H </span>
<span id="te_4720" class="t s6_4720">IA32_FMASK </span><span id="tf_4720" class="t s6_4720">Thread </span><span id="tg_4720" class="t s6_4720">System Call Flag Mask (R/W) </span>
<span id="th_4720" class="t s6_4720">See Table 2-2. </span>
<span id="ti_4720" class="t s6_4720">C000_ </span>
<span id="tj_4720" class="t s6_4720">0100H </span>
<span id="tk_4720" class="t s6_4720">IA32_FS_BASE </span><span id="tl_4720" class="t s6_4720">Thread </span><span id="tm_4720" class="t s6_4720">Map of BASE Address of FS (R/W) </span>
<span id="tn_4720" class="t s6_4720">See Table 2-2. </span>
<span id="to_4720" class="t s6_4720">C000_ </span>
<span id="tp_4720" class="t s6_4720">0101H </span>
<span id="tq_4720" class="t s6_4720">IA32_GS_BASE </span><span id="tr_4720" class="t s6_4720">Thread </span><span id="ts_4720" class="t s6_4720">Map of BASE Address of GS (R/W) </span>
<span id="tt_4720" class="t s6_4720">See Table 2-2. </span>
<span id="tu_4720" class="t s6_4720">C000_ </span>
<span id="tv_4720" class="t s6_4720">0102H </span>
<span id="tw_4720" class="t s6_4720">IA32_KERNEL_GS_BASE </span><span id="tx_4720" class="t s6_4720">Thread </span><span id="ty_4720" class="t s6_4720">Swap Target of BASE Address of GS (R/W) </span>
<span id="tz_4720" class="t s6_4720">See Table 2-2. </span>
<span id="t10_4720" class="t s6_4720">C000_ </span>
<span id="t11_4720" class="t s6_4720">0103H </span>
<span id="t12_4720" class="t s6_4720">IA32_TSC_AUX </span><span id="t13_4720" class="t s6_4720">Thread </span><span id="t14_4720" class="t s6_4720">AUXILIARY TSC Signature (R/W) </span>
<span id="t15_4720" class="t s6_4720">See Table 2-2 and Section 18.17.2, “IA32_TSC_AUX </span>
<span id="t16_4720" class="t s6_4720">Register and RDTSCP Support.” </span>
<span id="t17_4720" class="t s7_4720">Table 2-21. </span><span id="t18_4720" class="t s7_4720">MSRs Supported by the 2nd Generation Intel® Core™ Processors (Sandy Bridge Microarchitecture) </span>
<span id="t19_4720" class="t s8_4720">Register </span>
<span id="t1a_4720" class="t s8_4720">Address </span><span id="t1b_4720" class="t s8_4720">Register Name / Bit Fields </span><span id="t1c_4720" class="t s8_4720">Scope </span><span id="t1d_4720" class="t s8_4720">Bit Description </span>
<span id="t1e_4720" class="t s8_4720">Hex </span><span id="t1f_4720" class="t s8_4720">Dec </span>
<span id="t1g_4720" class="t s6_4720">1ADH </span><span id="t1h_4720" class="t s6_4720">429 </span><span id="t1i_4720" class="t s6_4720">MSR_TURBO_RATIO_LIMIT </span><span id="t1j_4720" class="t s6_4720">Package </span><span id="t1k_4720" class="t s6_4720">Maximum Ratio Limit of Turbo Mode </span>
<span id="t1l_4720" class="t s6_4720">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="t1m_4720" class="t s6_4720">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="t1n_4720" class="t s6_4720">7:0 </span><span id="t1o_4720" class="t s6_4720">Package </span><span id="t1p_4720" class="t s6_4720">Maximum Ratio Limit for 1C </span>
<span id="t1q_4720" class="t s6_4720">Maximum turbo ratio limit of 1 core active. </span>
<span id="t1r_4720" class="t s6_4720">15:8 </span><span id="t1s_4720" class="t s6_4720">Package </span><span id="t1t_4720" class="t s6_4720">Maximum Ratio Limit for 2C </span>
<span id="t1u_4720" class="t s6_4720">Maximum turbo ratio limit of 2 core active. </span>
<span id="t1v_4720" class="t s6_4720">23:16 </span><span id="t1w_4720" class="t s6_4720">Package </span><span id="t1x_4720" class="t s6_4720">Maximum Ratio Limit for 3C </span>
<span id="t1y_4720" class="t s6_4720">Maximum turbo ratio limit of 3 core active. </span>
<span id="t1z_4720" class="t s6_4720">31:24 </span><span id="t20_4720" class="t s6_4720">Package </span><span id="t21_4720" class="t s6_4720">Maximum Ratio Limit for 4C </span>
<span id="t22_4720" class="t s6_4720">Maximum turbo ratio limit of 4 core active. </span>
<span id="t23_4720" class="t s6_4720">63:32 </span><span id="t24_4720" class="t s6_4720">Reserved </span>
<span id="t25_4720" class="t s7_4720">Table 2-20. </span><span id="t26_4720" class="t s7_4720">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t27_4720" class="t s8_4720">Register </span>
<span id="t28_4720" class="t s8_4720">Address </span><span id="t29_4720" class="t s8_4720">Register Name / Bit Fields </span><span id="t2a_4720" class="t s8_4720">Scope </span><span id="t2b_4720" class="t s8_4720">Bit Description </span>
<span id="t2c_4720" class="t s8_4720">Hex </span><span id="t2d_4720" class="t s8_4720">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
