

================================================================
== Vitis HLS Report for 'sum_float_5u_unsigned_int_float_6780'
================================================================
* Date:           Tue Mar 16 16:14:05 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       50|       50|  0.500 us|  0.500 us|   27|   27|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                             |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                   Instance                                  |                               Module                              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_anonymous_namespace_preProcess_float_5u_unsigned_int_float_7289_fu_42  |p_anonymous_namespace_preProcess_float_5u_unsigned_int_float_7289  |       26|       26|   0.260 us|   0.260 us|   26|   26|     none|
        |grp_p_anonymous_namespace_postProcess_float_2u_unsigned_int_7491_fu_49       |p_anonymous_namespace_postProcess_float_2u_unsigned_int_7491       |       19|       19|   0.190 us|   0.190 us|   19|   19|     none|
        |grp_padding_float_4u_unsigned_int_7390_fu_56                                 |padding_float_4u_unsigned_int_7390                                 |        3|        3|  30.000 ns|  30.000 ns|    3|    3|     none|
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%l_data = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:111]   --->   Operation 7 'alloca' 'l_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%l_pad = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:111]   --->   Operation 8 'alloca' 'l_pad' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln115 = call void @(anonymous namespace)preProcess<float, 5u, unsigned int, float>7289, i1024 %l_mulStr1, i32 %l_data" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:115]   --->   Operation 9 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln115 = call void @(anonymous namespace)preProcess<float, 5u, unsigned int, float>7289, i1024 %l_mulStr1, i32 %l_data" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:115]   --->   Operation 10 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln116 = call void @padding<float, 4u, unsigned int>7390, i32 %l_data, i32 %l_pad" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:116]   --->   Operation 11 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln116 = call void @padding<float, 4u, unsigned int>7390, i32 %l_data, i32 %l_pad" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:116]   --->   Operation 12 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln117 = call void @(anonymous namespace)postProcess<float, 2u, unsigned int>7491, i32 %l_pad, i32 %l_dot2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:117]   --->   Operation 13 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1"   --->   Operation 14 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %l_mulStr1, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %l_dot2, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @l_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %l_data, i32 %l_data"   --->   Operation 17 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %l_data, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @l_pad_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %l_pad, i32 %l_pad"   --->   Operation 19 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %l_pad, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln117 = call void @(anonymous namespace)postProcess<float, 2u, unsigned int>7491, i32 %l_pad, i32 %l_dot2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:117]   --->   Operation 21 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:118]   --->   Operation 22 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_mulStr1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_dot2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l_data                   (alloca              ) [ 0111111]
l_pad                    (alloca              ) [ 0011111]
call_ln115               (call                ) [ 0000000]
call_ln116               (call                ) [ 0000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty                    (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_26                 (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
call_ln117               (call                ) [ 0000000]
ret_ln118                (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_mulStr1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mulStr1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_dot2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dot2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="(anonymous namespace)preProcess<float, 5u, unsigned int, float>7289"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding<float, 4u, unsigned int>7390"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="(anonymous namespace)postProcess<float, 2u, unsigned int>7491"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_data_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_pad_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="l_data_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_data/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="l_pad_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_pad/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_p_anonymous_namespace_preProcess_float_5u_unsigned_int_float_7289_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="1024" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln115/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_p_anonymous_namespace_postProcess_float_2u_unsigned_int_7491_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="0" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="4"/>
<pin id="52" dir="0" index="2" bw="32" slack="0"/>
<pin id="53" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/5 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_padding_float_4u_unsigned_int_7390_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2"/>
<pin id="59" dir="0" index="2" bw="32" slack="2"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln116/3 "/>
</bind>
</comp>

<comp id="62" class="1005" name="l_data_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l_data "/>
</bind>
</comp>

<comp id="68" class="1005" name="l_pad_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="2"/>
<pin id="70" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="l_pad "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="49" pin=2"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="34" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="67"><net_src comp="62" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="71"><net_src comp="38" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="73"><net_src comp="68" pin="1"/><net_sink comp="49" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_dot2 | {5 6 }
 - Input state : 
	Port: sum<float, 5u, unsigned int, float>6780 : l_mulStr1 | {1 2 }
  - Chain level:
	State 1
		call_ln115 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_p_anonymous_namespace_preProcess_float_5u_unsigned_int_float_7289_fu_42 |    32   | 41.9691 |   5840  |   6608  |
|   call   |    grp_p_anonymous_namespace_postProcess_float_2u_unsigned_int_7491_fu_49   |    2    | 2.81257 |   461   |   441   |
|          |                 grp_padding_float_4u_unsigned_int_7390_fu_56                |    0    |  1.298  |    0    |    9    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                             |    34   | 46.0797 |   6301  |   7058  |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|l_data_reg_62|   32   |
| l_pad_reg_68|   32   |
+-------------+--------+
|    Total    |   64   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   34   |   46   |  6301  |  7058  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   34   |   46   |  6365  |  7058  |
+-----------+--------+--------+--------+--------+
