#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Mon Sep  1 16:59:57 2025
# Process ID: 3915
# Current directory: /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/design_1_axisafety_1_0_synth_1
# Command line: vivado -log design_1_axisafety_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axisafety_1_0.tcl
# Log file: /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/design_1_axisafety_1_0_synth_1/design_1_axisafety_1_0.vds
# Journal file: /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/design_1_axisafety_1_0_synth_1/vivado.jou
# Running On: uftrig01, OS: Linux, CPU Frequency: 4464.661 MHz, CPU Physical cores: 6, Host memory: 33506 MB
#-----------------------------------------------------------
source design_1_axisafety_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axisafety_1_0
Command: synth_design -top design_1_axisafety_1_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4057
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3060.578 ; gain = 236.742 ; free physical = 245 ; free virtual = 19044
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.646; parent = 2150.500; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.387; parent = 3066.520; children = 1017.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axisafety_1_0' [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_1_0/synth/design_1_axisafety_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axisafety' [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/axisafety.v:154]
INFO: [Synth 8-6155] done synthesizing module 'axisafety' (0#1) [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/axisafety.v:154]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axisafety_1_0' (0#1) [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_1_0/synth/design_1_axisafety_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element r_awlock_reg was removed.  [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/axisafety.v:485]
WARNING: [Synth 8-6014] Unused sequential element r_arlock_reg was removed.  [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/axisafety.v:1023]
WARNING: [Synth 8-6014] Unused sequential element exread_reg was removed.  [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/axisafety.v:1207]
WARNING: [Synth 8-6014] Unused sequential element rfifo_first_reg was removed.  [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/axisafety.v:1366]
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK in module axisafety is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLOCK in module axisafety is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3139.484 ; gain = 315.648 ; free physical = 754 ; free virtual = 19327
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.646; parent = 2150.500; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4157.355; parent = 3139.488; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3157.297 ; gain = 333.461 ; free physical = 745 ; free virtual = 19317
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.646; parent = 2150.500; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4175.168; parent = 3157.301; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3157.297 ; gain = 333.461 ; free physical = 744 ; free virtual = 19316
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.646; parent = 2150.500; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4175.168; parent = 3157.301; children = 1017.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3157.297 ; gain = 0.000 ; free physical = 736 ; free virtual = 19308
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.234 ; gain = 0.000 ; free physical = 614 ; free virtual = 19186
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3320.047 ; gain = 23.812 ; free physical = 609 ; free virtual = 19181
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3320.047 ; gain = 496.211 ; free physical = 697 ; free virtual = 19273
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.646; parent = 2150.500; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4305.902; parent = 3288.035; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3320.047 ; gain = 496.211 ; free physical = 698 ; free virtual = 19272
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.646; parent = 2150.500; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4305.902; parent = 3288.035; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3320.047 ; gain = 496.211 ; free physical = 698 ; free virtual = 19272
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.646; parent = 2150.500; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4305.902; parent = 3288.035; children = 1017.867
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'r_slave_error_reg' [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/axisafety.v:1389]
WARNING: [Synth 8-327] inferring latch for variable 'm_slave_error_reg' [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/axisafety.v:922]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3320.047 ; gain = 496.211 ; free physical = 673 ; free virtual = 19253
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.646; parent = 2150.500; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4305.902; parent = 3288.035; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_axisafety_1_0 has port M_AXI_BREADY driven by constant 1
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK in module design_1_axisafety_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLOCK in module design_1_axisafety_1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.047 ; gain = 496.211 ; free physical = 608 ; free virtual = 19197
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.646; parent = 2150.500; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4305.902; parent = 3288.035; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3694.703 ; gain = 870.867 ; free physical = 289 ; free virtual = 17544
Synthesis current peak Physical Memory [PSS] (MB): peak = 2854.640; parent = 2697.971; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4712.574; parent = 3694.707; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3695.703 ; gain = 871.867 ; free physical = 273 ; free virtual = 17529
Synthesis current peak Physical Memory [PSS] (MB): peak = 2855.256; parent = 2698.588; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.574; parent = 3695.707; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3723.750 ; gain = 899.914 ; free physical = 257 ; free virtual = 17513
Synthesis current peak Physical Memory [PSS] (MB): peak = 2858.061; parent = 2701.393; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4741.621; parent = 3723.754; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3723.750 ; gain = 899.914 ; free physical = 256 ; free virtual = 17512
Synthesis current peak Physical Memory [PSS] (MB): peak = 2858.344; parent = 2701.678; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4741.621; parent = 3723.754; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3723.750 ; gain = 899.914 ; free physical = 276 ; free virtual = 17532
Synthesis current peak Physical Memory [PSS] (MB): peak = 2858.359; parent = 2701.693; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4741.621; parent = 3723.754; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3723.750 ; gain = 899.914 ; free physical = 294 ; free virtual = 17550
Synthesis current peak Physical Memory [PSS] (MB): peak = 2858.359; parent = 2701.693; children = 157.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4741.621; parent = 3723.754; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3723.750 ; gain = 899.914 ; free physical = 280 ; free virtual = 17535
Synthesis current peak Physical Memory [PSS] (MB): peak = 2872.081; parent = 2708.810; children = 163.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4741.621; parent = 3723.754; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3723.750 ; gain = 899.914 ; free physical = 401 ; free virtual = 17656
Synthesis current peak Physical Memory [PSS] (MB): peak = 2872.081; parent = 2708.810; children = 163.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4741.621; parent = 3723.754; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3723.750 ; gain = 899.914 ; free physical = 403 ; free virtual = 17658
Synthesis current peak Physical Memory [PSS] (MB): peak = 2872.081; parent = 2708.810; children = 163.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4741.621; parent = 3723.754; children = 1017.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     7|
|2     |LUT1   |     4|
|3     |LUT2   |    21|
|4     |LUT3   |    76|
|5     |LUT4   |    31|
|6     |LUT5   |    28|
|7     |LUT6   |    53|
|8     |MUXF7  |     1|
|9     |FDRE   |  1378|
|10    |FDSE   |    14|
|11    |LDC    |     2|
|12    |LDP    |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3723.750 ; gain = 899.914 ; free physical = 403 ; free virtual = 17658
Synthesis current peak Physical Memory [PSS] (MB): peak = 2872.081; parent = 2708.810; children = 163.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4741.621; parent = 3723.754; children = 1017.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3723.750 ; gain = 737.164 ; free physical = 433 ; free virtual = 17688
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3723.758 ; gain = 899.914 ; free physical = 418 ; free virtual = 17674
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3734.719 ; gain = 0.000 ; free physical = 632 ; free virtual = 17887
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_axisafety_1_0' is not ideal for floorplanning, since the cellview 'axisafety' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3779.543 ; gain = 0.000 ; free physical = 712 ; free virtual = 17970
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 2 instances

Synth Design complete, checksum: 946610f1
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3779.543 ; gain = 1869.062 ; free physical = 923 ; free virtual = 18179
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/design_1_axisafety_1_0_synth_1/design_1_axisafety_1_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/design_1_axisafety_1_0_synth_1/design_1_axisafety_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axisafety_1_0_utilization_synth.rpt -pb design_1_axisafety_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  1 17:00:38 2025...
