Classic Timing Analyzer report for top_de2
Thu Dec  5 21:08:14 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. Clock Hold: 'clock_50mhz'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack                                    ; Required Time ; Actual Time                      ; From                                       ; To                                                                                      ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A                                      ; None          ; 3.294 ns                         ; piece_input[1]                             ; piece_lut:inst7|cur_rom_addr[5]                                                         ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A                                      ; None          ; 11.379 ns                        ; vga:inst3|vga_read:read_and_output|red_out ; vga_r[0]                                                                                ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A                                      ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                   ; altera_reserved_tdo                                                                     ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A                                      ; None          ; 4.912 ns                         ; rst                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg     ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A                                      ; None          ; 140.45 MHz ( period = 7.120 ns ) ; sld_hub:auto_hub|irf_reg[1][4]             ; sld_hub:auto_hub|tdo                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A                                      ; None          ; 145.94 MHz ( period = 6.852 ns ) ; piece_lut:inst7|mask[0]                    ; sr_if:inst2|do1                                                                         ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Hold: 'clock_50mhz'                   ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; timer:inst9|cur_count[7]                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7] ; clock_50mhz                  ; clock_50mhz                  ; 17           ;
; Total number of failed paths                ;                                          ;               ;                                  ;                                            ;                                                                                         ;                              ;                              ; 17           ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                       ; To                                                                                                                                              ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; piece_lut:inst7|mask[0]                                                                                                    ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.645 ns                ;
; N/A                                     ; 147.45 MHz ( period = 6.782 ns )                    ; piece_lut:inst7|mask[1]                                                                                                    ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.575 ns                ;
; N/A                                     ; 149.93 MHz ( period = 6.670 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[0]                                                                    ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 151.54 MHz ( period = 6.599 ns )                    ; de_piece:inst6|state.reset                                                                                                 ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.392 ns                ;
; N/A                                     ; 151.91 MHz ( period = 6.583 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                                                ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.370 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                                       ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.296 ns                ;
; N/A                                     ; 154.34 MHz ( period = 6.479 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[0]                                                              ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 155.28 MHz ( period = 6.440 ns )                    ; de_piece:inst6|cur_addr[0]                                                                                                 ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.233 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[0]                                                              ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.182 ns                ;
; N/A                                     ; 156.86 MHz ( period = 6.375 ns )                    ; de_piece:inst6|cur_addr[1]                                                                                                 ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[1]                                                                    ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]                                                              ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 162.60 MHz ( period = 6.150 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[1]                                                              ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.951 ns                ;
; N/A                                     ; 165.48 MHz ( period = 6.043 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.828 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.773 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 172.62 MHz ( period = 5.793 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.577 ns                ;
; N/A                                     ; 173.13 MHz ( period = 5.776 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 173.61 MHz ( period = 5.760 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.548 ns                ;
; N/A                                     ; 173.70 MHz ( period = 5.757 ns )                    ; de_piece:inst6|cur_addr[3]                                                                                                 ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.543 ns                ;
; N/A                                     ; 173.91 MHz ( period = 5.750 ns )                    ; de_piece:inst6|cur_addr[5]                                                                                                 ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.543 ns                ;
; N/A                                     ; 174.06 MHz ( period = 5.745 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 174.25 MHz ( period = 5.739 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 174.34 MHz ( period = 5.736 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 174.61 MHz ( period = 5.727 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.521 ns                ;
; N/A                                     ; 175.44 MHz ( period = 5.700 ns )                    ; controller:inst4|cur_state.collision_1                                                                                     ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.472 ns                ;
; N/A                                     ; 175.47 MHz ( period = 5.699 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.487 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; controller:inst4|cur_state.collision_1                                                                                     ; piece_lut:inst7|cur_y_out[3]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 177.87 MHz ( period = 5.622 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.418 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; controller:inst4|cur_y[0]                                                                                                  ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.376 ns                ;
; N/A                                     ; 178.51 MHz ( period = 5.602 ns )                    ; controller:inst4|cur_state.first_draw_1                                                                                    ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.371 ns                ;
; N/A                                     ; 178.64 MHz ( period = 5.598 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 179.57 MHz ( period = 5.569 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.73 MHz ( period = 5.564 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.356 ns                ;
; N/A                                     ; 179.92 MHz ( period = 5.558 ns )                    ; controller:inst4|cur_state.collision_1                                                                                     ; piece_lut:inst7|cur_y_out[2]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.330 ns                ;
; N/A                                     ; 180.44 MHz ( period = 5.542 ns )                    ; controller:inst4|cur_y_new[0]                                                                                              ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.312 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.333 ns                ;
; N/A                                     ; 180.67 MHz ( period = 5.535 ns )                    ; controller:inst4|cur_y[0]                                                                                                  ; piece_lut:inst7|cur_y_out[3]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.305 ns                ;
; N/A                                     ; 180.73 MHz ( period = 5.533 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[4]                                                                    ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.318 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; controller:inst4|cur_state.first_draw_1                                                                                    ; piece_lut:inst7|cur_y_out[3]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.300 ns                ;
; N/A                                     ; 181.79 MHz ( period = 5.501 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.290 ns                ;
; N/A                                     ; 181.82 MHz ( period = 5.500 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.284 ns                ;
; N/A                                     ; 181.92 MHz ( period = 5.497 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 182.15 MHz ( period = 5.490 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.278 ns                ;
; N/A                                     ; 182.15 MHz ( period = 5.490 ns )                    ; controller:inst4|cur_state.reset                                                                                           ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 182.25 MHz ( period = 5.487 ns )                    ; controller:inst4|cur_state.collision_1                                                                                     ; piece_lut:inst7|cur_y_out[1]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; controller:inst4|cur_y_new[0]                                                                                              ; piece_lut:inst7|cur_y_out[3]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 182.92 MHz ( period = 5.467 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.245 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; controller:inst4|cur_y[0]                                                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.234 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; controller:inst4|cur_state.first_draw_1                                                                                    ; piece_lut:inst7|cur_y_out[2]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.238 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; piece_lut:inst7|mask[5]                                                                                                    ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.240 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 184.54 MHz ( period = 5.419 ns )                    ; controller:inst4|cur_state.put_back_1                                                                                      ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 185.01 MHz ( period = 5.405 ns )                    ; controller:inst4|cur_state.reset                                                                                           ; piece_lut:inst7|cur_y_out[3]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.170 ns                ;
; N/A                                     ; 185.19 MHz ( period = 5.400 ns )                    ; controller:inst4|cur_y_new[0]                                                                                              ; piece_lut:inst7|cur_y_out[2]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.170 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[2]                                                              ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 185.43 MHz ( period = 5.393 ns )                    ; controller:inst4|cur_y[0]                                                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 185.56 MHz ( period = 5.389 ns )                    ; controller:inst4|cur_state.first_draw_1                                                                                    ; piece_lut:inst7|cur_y_out[1]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.158 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[4]                                                              ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.168 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; 185.98 MHz ( period = 5.377 ns )                    ; controller:inst4|cur_state.space_6                                                                                         ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 186.05 MHz ( period = 5.375 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.166 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; controller:inst4|cur_state.put_back_1                                                                                      ; piece_lut:inst7|cur_y_out[3]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.117 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 187.65 MHz ( period = 5.329 ns )                    ; controller:inst4|cur_y_new[0]                                                                                              ; piece_lut:inst7|cur_y_out[1]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 187.79 MHz ( period = 5.325 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 187.93 MHz ( period = 5.321 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 188.15 MHz ( period = 5.315 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; controller:inst4|cur_state.space_6                                                                                         ; piece_lut:inst7|cur_y_out[3]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.075 ns                ;
; N/A                                     ; 189.18 MHz ( period = 5.286 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 189.32 MHz ( period = 5.282 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.079 ns                ;
; N/A                                     ; 189.47 MHz ( period = 5.278 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 189.50 MHz ( period = 5.277 ns )                    ; controller:inst4|cur_state.put_back_1                                                                                      ; piece_lut:inst7|cur_y_out[2]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.046 ns                ;
; N/A                                     ; 189.93 MHz ( period = 5.265 ns )                    ; controller:inst4|cur_state.init                                                                                            ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.031 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; controller:inst4|cur_state.reset                                                                                           ; piece_lut:inst7|cur_y_out[2]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 190.77 MHz ( period = 5.242 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 191.02 MHz ( period = 5.235 ns )                    ; controller:inst4|cur_state.space_6                                                                                         ; piece_lut:inst7|cur_y_out[2]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.004 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.021 ns                ;
; N/A                                     ; 191.35 MHz ( period = 5.226 ns )                    ; controller:inst4|cur_state.first_draw_3                                                                                    ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.991 ns                ;
; N/A                                     ; 191.68 MHz ( period = 5.217 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.005 ns                ;
; N/A                                     ; 191.83 MHz ( period = 5.213 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 191.94 MHz ( period = 5.210 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.992 ns                ;
; N/A                                     ; 192.09 MHz ( period = 5.206 ns )                    ; controller:inst4|cur_state.put_back_1                                                                                      ; piece_lut:inst7|cur_y_out[1]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 192.27 MHz ( period = 5.201 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.987 ns                ;
; N/A                                     ; 192.27 MHz ( period = 5.201 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.978 ns                ;
; N/A                                     ; 192.34 MHz ( period = 5.199 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.996 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; controller:inst4|cur_state.reset                                                                                           ; piece_lut:inst7|cur_y_out[1]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.958 ns                ;
; N/A                                     ; 192.98 MHz ( period = 5.182 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.966 ns                ;
; N/A                                     ; 193.05 MHz ( period = 5.180 ns )                    ; controller:inst4|cur_state.init                                                                                            ; piece_lut:inst7|cur_y_out[3]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.946 ns                ;
; N/A                                     ; 193.35 MHz ( period = 5.172 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 193.35 MHz ( period = 5.172 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.966 ns                ;
; N/A                                     ; 193.61 MHz ( period = 5.165 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.948 ns                ;
; N/A                                     ; 193.65 MHz ( period = 5.164 ns )                    ; controller:inst4|cur_state.space_6                                                                                         ; piece_lut:inst7|cur_y_out[1]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.933 ns                ;
; N/A                                     ; 193.87 MHz ( period = 5.158 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.942 ns                ;
; N/A                                     ; 193.87 MHz ( period = 5.158 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.948 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.99 MHz ( period = 5.155 ns )                    ; controller:inst4|cur_state.first_draw_3                                                                                    ; piece_lut:inst7|cur_y_out[3]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; 193.99 MHz ( period = 5.155 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.936 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 194.33 MHz ( period = 5.146 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.930 ns                ;
; N/A                                     ; 194.33 MHz ( period = 5.146 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.935 ns                ;
; N/A                                     ; 194.40 MHz ( period = 5.144 ns )                    ; de_piece:inst6|state.reset                                                                                                 ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.932 ns                ;
; N/A                                     ; 194.44 MHz ( period = 5.143 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.930 ns                ;
; N/A                                     ; 194.44 MHz ( period = 5.143 ns )                    ; de_piece:inst6|state.reset                                                                                                 ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.48 MHz ( period = 5.142 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.923 ns                ;
; N/A                                     ; 194.63 MHz ( period = 5.138 ns )                    ; de_piece:inst6|state.reset                                                                                                 ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 195.08 MHz ( period = 5.126 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.924 ns                ;
; N/A                                     ; 195.77 MHz ( period = 5.108 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 195.81 MHz ( period = 5.107 ns )                    ; check_mask:inst5|empty_s                                                                                                   ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; controller:inst4|cur_state.collision_1                                                                                     ; piece_lut:inst7|cur_y_out[0]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; 196.16 MHz ( period = 5.098 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[2]                                                                    ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 196.31 MHz ( period = 5.094 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; de_piece:inst6|state.reset                                                                                                 ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 196.70 MHz ( period = 5.084 ns )                    ; controller:inst4|cur_state.first_draw_3                                                                                    ; piece_lut:inst7|cur_y_out[2]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.849 ns                ;
; N/A                                     ; 196.77 MHz ( period = 5.082 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.81 MHz ( period = 5.081 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; 197.82 MHz ( period = 5.055 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.838 ns                ;
; N/A                                     ; 198.45 MHz ( period = 5.039 ns )                    ; controller:inst4|cur_state.init                                                                                            ; piece_lut:inst7|cur_y_out[2]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.805 ns                ;
; N/A                                     ; 198.57 MHz ( period = 5.036 ns )                    ; check_mask:inst5|empty_s                                                                                                   ; piece_lut:inst7|cur_y_out[3]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.805 ns                ;
; N/A                                     ; 198.61 MHz ( period = 5.035 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; 199.04 MHz ( period = 5.024 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.809 ns                ;
; N/A                                     ; 199.28 MHz ( period = 5.018 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.814 ns                ;
; N/A                                     ; 199.48 MHz ( period = 5.013 ns )                    ; controller:inst4|cur_state.first_draw_3                                                                                    ; piece_lut:inst7|cur_y_out[1]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 199.52 MHz ( period = 5.012 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 199.60 MHz ( period = 5.010 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.794 ns                ;
; N/A                                     ; 199.64 MHz ( period = 5.009 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 199.72 MHz ( period = 5.007 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.72 MHz ( period = 5.007 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.799 ns                ;
; N/A                                     ; 199.72 MHz ( period = 5.007 ns )                    ; de_piece:inst6|cur_addr[5]                                                                                                 ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 199.76 MHz ( period = 5.006 ns )                    ; controller:inst4|cur_y[0]                                                                                                  ; piece_lut:inst7|cur_y_out[0]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.776 ns                ;
; N/A                                     ; 199.76 MHz ( period = 5.006 ns )                    ; de_piece:inst6|cur_addr[5]                                                                                                 ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.794 ns                ;
; N/A                                     ; 199.80 MHz ( period = 5.005 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.92 MHz ( period = 5.002 ns )                    ; controller:inst4|cur_state.first_draw_1                                                                                    ; piece_lut:inst7|cur_y_out[0]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.771 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; de_piece:inst6|cur_addr[5]                                                                                                 ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.794 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.794 ns                ;
; N/A                                     ; 200.40 MHz ( period = 4.990 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.777 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; controller:inst4|cur_y_new[1]                                                                                              ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.758 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 201.01 MHz ( period = 4.975 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 201.05 MHz ( period = 4.974 ns )                    ; controller:inst4|cur_y_new[2]                                                                                              ; piece_lut:inst7|cur_y_out[4]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.744 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.754 ns                ;
; N/A                                     ; 201.29 MHz ( period = 4.968 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 201.29 MHz ( period = 4.968 ns )                    ; controller:inst4|cur_state.init                                                                                            ; piece_lut:inst7|cur_y_out[1]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.41 MHz ( period = 4.965 ns )                    ; check_mask:inst5|empty_s                                                                                                   ; piece_lut:inst7|cur_y_out[2]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.754 ns                ;
; N/A                                     ; 201.65 MHz ( period = 4.959 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 201.82 MHz ( period = 4.955 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.742 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; de_piece:inst6|cur_addr[5]                                                                                                 ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.743 ns                ;
; N/A                                     ; 202.14 MHz ( period = 4.947 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.730 ns                ;
; N/A                                     ; 202.18 MHz ( period = 4.946 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.744 ns                ;
; N/A                                     ; 202.35 MHz ( period = 4.942 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.726 ns                ;
; N/A                                     ; 202.35 MHz ( period = 4.942 ns )                    ; controller:inst4|cur_y_new[0]                                                                                              ; piece_lut:inst7|cur_y_out[0]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.722 ns                ;
; N/A                                     ; 202.76 MHz ( period = 4.932 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.715 ns                ;
; N/A                                     ; 202.92 MHz ( period = 4.928 ns )                    ; piece_lut:inst7|mask[6]                                                                                                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 202.96 MHz ( period = 4.927 ns )                    ; piece_lut:inst7|mask[6]                                                                                                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.715 ns                ;
; N/A                                     ; 203.17 MHz ( period = 4.922 ns )                    ; piece_lut:inst7|mask[6]                                                                                                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 203.38 MHz ( period = 4.917 ns )                    ; controller:inst4|cur_y_new[1]                                                                                              ; piece_lut:inst7|cur_y_out[3]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; 203.62 MHz ( period = 4.911 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.692 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.692 ns                ;
; N/A                                     ; 204.16 MHz ( period = 4.898 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 204.25 MHz ( period = 4.896 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.681 ns                ;
; N/A                                     ; 204.33 MHz ( period = 4.894 ns )                    ; check_mask:inst5|empty_s                                                                                                   ; piece_lut:inst7|cur_y_out[1]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 204.79 MHz ( period = 4.883 ns )                    ; de_piece:inst6|state.reset                                                                                                 ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.671 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; piece_lut:inst7|mask[6]                                                                                                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 206.02 MHz ( period = 4.854 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.640 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.635 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 206.40 MHz ( period = 4.845 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.635 ns                ;
; N/A                                     ; 206.40 MHz ( period = 4.845 ns )                    ; piece_lut:inst7|mask[5]                                                                                                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.630 ns                ;
; N/A                                     ; 206.44 MHz ( period = 4.844 ns )                    ; piece_lut:inst7|mask[5]                                                                                                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.629 ns                ;
; N/A                                     ; 206.44 MHz ( period = 4.844 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.593 ns                ;
; N/A                                     ; 206.48 MHz ( period = 4.843 ns )                    ; piece_lut:inst7|mask[4]                                                                                                    ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.630 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 207.34 MHz ( period = 4.823 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 207.51 MHz ( period = 4.819 ns )                    ; controller:inst4|cur_state.put_back_1                                                                                      ; piece_lut:inst7|cur_y_out[0]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.588 ns                ;
; N/A                                     ; 207.68 MHz ( period = 4.815 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.606 ns                ;
; N/A                                     ; 207.68 MHz ( period = 4.815 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.612 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.596 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.597 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.609 ns                ;
; N/A                                     ; 208.07 MHz ( period = 4.806 ns )                    ; controller:inst4|cur_state.reset                                                                                           ; piece_lut:inst7|cur_y_out[0]                                                                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 208.12 MHz ( period = 4.805 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.589 ns                ;
; N/A                                     ; 208.20 MHz ( period = 4.803 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 208.29 MHz ( period = 4.801 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                        ; sr_if:inst2|do2                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.588 ns                ;
; N/A                                     ; 208.42 MHz ( period = 4.798 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                        ; sr_if:inst2|do1                                                                                                                                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.588 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                            ;                                                                                                                                                 ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                                              ; To                                                                                                                                                                                                                                                ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 140.45 MHz ( period = 7.120 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 150.88 MHz ( period = 6.628 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 153.85 MHz ( period = 6.500 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 154.61 MHz ( period = 6.468 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.019 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 157.63 MHz ( period = 6.344 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 159.95 MHz ( period = 6.252 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.870 ns                ;
; N/A                                     ; 162.87 MHz ( period = 6.140 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.855 ns                ;
; N/A                                     ; 162.92 MHz ( period = 6.138 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.876 ns                ;
; N/A                                     ; 163.61 MHz ( period = 6.112 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.841 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.806 ns                ;
; N/A                                     ; 172.24 MHz ( period = 5.806 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.684 ns                ;
; N/A                                     ; 185.19 MHz ( period = 5.400 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.488 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.423 ns                ;
; N/A                                     ; 191.86 MHz ( period = 5.212 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.394 ns                ;
; N/A                                     ; 192.60 MHz ( period = 5.192 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 204.50 MHz ( period = 4.890 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.233 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 213.36 MHz ( period = 4.687 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 213.40 MHz ( period = 4.686 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.468 ns                ;
; N/A                                     ; 213.49 MHz ( period = 4.684 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.466 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.465 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.460 ns                ;
; N/A                                     ; 213.86 MHz ( period = 4.676 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.458 ns                ;
; N/A                                     ; 213.90 MHz ( period = 4.675 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.457 ns                ;
; N/A                                     ; 215.10 MHz ( period = 4.649 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.090 ns                ;
; N/A                                     ; 221.29 MHz ( period = 4.519 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 221.29 MHz ( period = 4.519 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 221.29 MHz ( period = 4.519 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 221.29 MHz ( period = 4.519 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 225.43 MHz ( period = 4.436 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.216 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 225.58 MHz ( period = 4.433 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 225.63 MHz ( period = 4.432 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.212 ns                ;
; N/A                                     ; 225.73 MHz ( period = 4.430 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.210 ns                ;
; N/A                                     ; 225.89 MHz ( period = 4.427 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 225.99 MHz ( period = 4.425 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.205 ns                ;
; N/A                                     ; 226.04 MHz ( period = 4.424 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 227.38 MHz ( period = 4.398 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.955 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; 238.66 MHz ( period = 4.190 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; 238.66 MHz ( period = 4.190 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; 238.66 MHz ( period = 4.190 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; 238.66 MHz ( period = 4.190 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; 238.72 MHz ( period = 4.189 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; 238.72 MHz ( period = 4.189 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; 238.72 MHz ( period = 4.189 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; 238.72 MHz ( period = 4.189 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.958 ns                ;
; N/A                                     ; 238.72 MHz ( period = 4.189 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; 239.06 MHz ( period = 4.183 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg0                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg1                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg2                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg3                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg4                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg5                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 239.92 MHz ( period = 4.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 239.92 MHz ( period = 4.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 239.92 MHz ( period = 4.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 239.92 MHz ( period = 4.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.953 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.953 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.953 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.953 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[0]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[1]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[2]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[3]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[4]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[5]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 242.01 MHz ( period = 4.132 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[0]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; 242.01 MHz ( period = 4.132 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[1]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; 242.01 MHz ( period = 4.132 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[2]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; 242.01 MHz ( period = 4.132 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[3]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; 242.01 MHz ( period = 4.132 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[4]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; 242.01 MHz ( period = 4.132 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[5]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg0                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg1                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg2                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg3                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg4                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg5                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.20 MHz ( period = 4.095 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[0]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 244.20 MHz ( period = 4.095 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[1]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 244.20 MHz ( period = 4.095 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[2]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 244.20 MHz ( period = 4.095 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[3]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 244.20 MHz ( period = 4.095 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[4]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 244.20 MHz ( period = 4.095 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[5]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 244.86 MHz ( period = 4.084 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 244.86 MHz ( period = 4.084 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 244.92 MHz ( period = 4.083 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 244.98 MHz ( period = 4.082 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 245.04 MHz ( period = 4.081 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 245.04 MHz ( period = 4.081 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.853 ns                ;
; N/A                                     ; 245.16 MHz ( period = 4.079 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.852 ns                ;
; N/A                                     ; 245.22 MHz ( period = 4.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 245.34 MHz ( period = 4.076 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; 245.40 MHz ( period = 4.075 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.847 ns                ;
; N/A                                     ; 245.52 MHz ( period = 4.073 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.846 ns                ;
; N/A                                     ; 245.52 MHz ( period = 4.073 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.846 ns                ;
; N/A                                     ; 245.58 MHz ( period = 4.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.845 ns                ;
; N/A                                     ; 247.10 MHz ( period = 4.047 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.16 MHz ( period = 4.046 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.802 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.805 ns                ;
; N/A                                     ; 250.63 MHz ( period = 3.990 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_rbi:auto_generated|safe_q[3]                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 250.63 MHz ( period = 3.990 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_rbi:auto_generated|safe_q[2]                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 250.63 MHz ( period = 3.990 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_rbi:auto_generated|safe_q[1]                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 250.63 MHz ( period = 3.990 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_rbi:auto_generated|safe_q[0]                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 251.89 MHz ( period = 3.970 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.766 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[0]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[1]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[2]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[3]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[4]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[5]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 253.94 MHz ( period = 3.938 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fai:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg0                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg1                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg2                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg3                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg4                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg5                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[2]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg2                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.517 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[4]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg4                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[3]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg3                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[0]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg0                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.217 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e0j:auto_generated|safe_q[1]                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0004:auto_generated|ram_block1a0~portb_address_reg1                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.212 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                   ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock_50mhz'                                                                                                                                                                                                                                                                              ;
+------------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                          ; To                                                                                         ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; vga:inst3|vga_read:read_and_output|v_sync_out ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; vga:inst3|vga_read:read_and_output|v_sync_out ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[5]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[5]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[2]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[0]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6] ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; gen6mhz:inst1|count[1]                        ; gen6mhz:inst1|count[2]                                                                     ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 0.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[2]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 2.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; timer:inst9|cur_count[3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]    ; clock_50mhz ; clock_50mhz ; None                       ; None                       ; 2.085 ns                 ;
+------------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                                                                                                                                                                                                                          ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 3.294 ns   ; piece_input[1]               ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.829 ns   ; piece_input[0]               ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.784 ns   ; piece_input[2]               ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.200 ns   ; piece_input[1]               ; controller:inst4|cur_lut_piece_type[1]                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.753 ns   ; piece_input[0]               ; controller:inst4|cur_lut_piece_type[0]                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.717 ns   ; piece_input[2]               ; controller:inst4|cur_lut_piece_type[2]                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.346 ns   ; piece_input[1]               ; controller:inst4|cur_piece[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.213 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.213 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.213 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.213 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.213 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.213 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.213 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.213 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.118 ns   ; timer_2_debug                ; controller:inst4|cur_state.reset_timers_a_1                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.107 ns   ; timer_2_debug                ; controller:inst4|cur_state.drop_overflow                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns   ; piece_input[0]               ; controller:inst4|cur_piece[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.043 ns   ; piece_input[2]               ; controller:inst4|cur_piece[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.962 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.945 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.945 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.945 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.945 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.945 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.945 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.945 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.945 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.564 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.434 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.207 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.024 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.024 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.235 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.237 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.301 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.448 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.474 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.477 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.529 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.553 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.553 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.585 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.687 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.689 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.689 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.717 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.960 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.961 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.977 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.977 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.977 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.977 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.989 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.990 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.003 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.006 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.027 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.184 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.232 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.286 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.380 ns  ; rst                          ; piece_lut:inst7|state.reset                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.996 ns  ; rst                          ; timer:inst9|cur_count[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.996 ns  ; rst                          ; timer:inst9|cur_count[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.996 ns  ; rst                          ; timer:inst9|cur_count[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.996 ns  ; rst                          ; timer:inst9|cur_count[4]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.996 ns  ; rst                          ; timer:inst9|cur_count[5]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.996 ns  ; rst                          ; timer:inst9|cur_count[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.996 ns  ; rst                          ; timer:inst9|cur_count[7]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.996 ns  ; rst                          ; timer:inst9|cur_count[6]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.547 ns  ; rst                          ; piece_lut:inst7|cur_ready                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.547 ns  ; rst                          ; piece_lut:inst7|new_change                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.560 ns  ; rst                          ; timer:inst9|state.check                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.561 ns  ; rst                          ; timer:inst9|state.vga_high                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.561 ns  ; rst                          ; timer:inst9|state.reset                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.564 ns  ; rst                          ; timer:inst9|state.done                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.566 ns  ; rst                          ; timer:inst9|cur_ready                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.567 ns  ; rst                          ; timer:inst9|state.vga_low                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.574 ns  ; rst                          ; check_mask:inst5|pixel[1]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.574 ns  ; rst                          ; check_mask:inst5|pixel[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.574 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.574 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.574 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.574 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.574 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.582 ns  ; rst                          ; piece_lut:inst7|cur_change                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.627 ns  ; rst                          ; controller:inst4|cur_y_new[3]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.627 ns  ; rst                          ; controller:inst4|cur_lut_y[3]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.627 ns  ; rst                          ; controller:inst4|cur_y_new[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.627 ns  ; rst                          ; controller:inst4|cur_lut_y[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.627 ns  ; rst                          ; controller:inst4|cur_y_new[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.627 ns  ; rst                          ; controller:inst4|cur_lut_y[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.627 ns  ; rst                          ; controller:inst4|cur_y[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.627 ns  ; rst                          ; controller:inst4|cur_lut_y[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.627 ns  ; rst                          ; controller:inst4|cur_y_new[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.696 ns  ; rst                          ; controller:inst4|cur_state.collision_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.696 ns  ; rst                          ; check_mask:inst5|state.output                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.696 ns  ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.696 ns  ; rst                          ; controller:inst4|cur_state.space_5                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.696 ns  ; rst                          ; piece_lut:inst7|state.output                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.713 ns  ; rst                          ; controller:inst4|cur_timer_1_reset                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.713 ns  ; rst                          ; controller:inst4|cur_timer_1_start                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.713 ns  ; rst                          ; controller:inst4|cur_draw_erase_draw                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.778 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.778 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.778 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.778 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns  ; rst                          ; piece_lut:inst7|cur_mask[6]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns  ; rst                          ; piece_lut:inst7|cur_mask[3]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns  ; rst                          ; piece_lut:inst7|cur_overflow                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns  ; rst                          ; piece_lut:inst7|cur_y_out[3]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns  ; rst                          ; piece_lut:inst7|cur_y_out[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns  ; rst                          ; piece_lut:inst7|cur_mask[5]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns  ; rst                          ; piece_lut:inst7|cur_mask[4]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns  ; rst                          ; piece_lut:inst7|cur_y_out[4]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns  ; rst                          ; piece_lut:inst7|cur_y_out[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns  ; rst                          ; piece_lut:inst7|cur_y_out[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.791 ns  ; rst                          ; check_mask:inst5|empty_s                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.791 ns  ; rst                          ; controller:inst4|cur_check_start                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.791 ns  ; rst                          ; controller:inst4|cur_y[3]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.791 ns  ; rst                          ; controller:inst4|cur_y[2]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.791 ns  ; rst                          ; controller:inst4|cur_y[1]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.793 ns  ; rst                          ; piece_lut:inst7|cur_mask[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.793 ns  ; rst                          ; piece_lut:inst7|cur_x_out[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.793 ns  ; rst                          ; piece_lut:inst7|cur_mask[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.793 ns  ; rst                          ; piece_lut:inst7|cur_mask[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.793 ns  ; rst                          ; piece_lut:inst7|cur_x_out[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.793 ns  ; rst                          ; piece_lut:inst7|cur_x_out[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.799 ns  ; rst                          ; controller:inst4|cur_timer_1_time[5]                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.799 ns  ; rst                          ; controller:inst4|cur_draw_erase_start                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.799 ns  ; rst                          ; controller:inst4|cur_lut_x[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.799 ns  ; rst                          ; controller:inst4|cur_x[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.799 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[2]                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.799 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[0]                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.799 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[1]                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.799 ns  ; rst                          ; controller:inst4|cur_piece[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.799 ns  ; rst                          ; controller:inst4|cur_piece[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.799 ns  ; rst                          ; controller:inst4|cur_piece[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.834 ns  ; rst                          ; piece_lut:inst7|state.calc_rom_addr_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.862 ns  ; rst                          ; controller:inst4|cur_state.space_2                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.893 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_b_2                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.894 ns  ; rst                          ; controller:inst4|cur_state.space_1                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.894 ns  ; rst                          ; controller:inst4|cur_state.key                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.897 ns  ; rst                          ; controller:inst4|cur_state.init                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.941 ns  ; rst                          ; check_mask:inst5|state.startup                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.949 ns  ; rst                          ; controller:inst4|cur_state.move_down_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.949 ns  ; rst                          ; controller:inst4|cur_state.draw                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.949 ns  ; rst                          ; controller:inst4|cur_state.put_back_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.949 ns  ; rst                          ; controller:inst4|cur_state.first_draw_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.952 ns  ; rst                          ; check_mask:inst5|state.check                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.953 ns  ; rst                          ; check_mask:inst5|state.rust                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.955 ns  ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.956 ns  ; rst                          ; controller:inst4|cur_state.collision_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.956 ns  ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.973 ns  ; rst                          ; controller:inst4|cur_state.collision_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.975 ns  ; rst                          ; controller:inst4|cur_state.collision_5                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.975 ns  ; rst                          ; controller:inst4|cur_state.space_6                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.985 ns  ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.986 ns  ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.987 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_a_2                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.988 ns  ; rst                          ; controller:inst4|cur_state.drop_overflow                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.990 ns  ; rst                          ; controller:inst4|cur_state.space_3                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.991 ns  ; rst                          ; controller:inst4|cur_state.space_4                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.992 ns  ; rst                          ; controller:inst4|cur_state.drop_timer_reset                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.993 ns  ; rst                          ; controller:inst4|cur_state.lock_overflow                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.994 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_a_1                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.998 ns  ; rst                          ; piece_lut:inst7|state.cord_calc                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.014 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.014 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.014 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.014 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.032 ns  ; rst                          ; controller:inst4|cur_state.put_back_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.042 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.042 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.042 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.042 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.061 ns  ; rst                          ; controller:inst4|cur_state.put_back_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.065 ns  ; rst                          ; controller:inst4|cur_state.first_draw_1                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.073 ns  ; rst                          ; controller:inst4|cur_state.first_draw_3                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.074 ns  ; rst                          ; controller:inst4|cur_state.move_down_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.074 ns  ; rst                          ; controller:inst4|cur_state.gen_piece_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.076 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_b_1                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.077 ns  ; rst                          ; controller:inst4|cur_state.lock_timer_start                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.078 ns  ; rst                          ; controller:inst4|cur_state.gen_piece_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.081 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.081 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.081 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.081 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.081 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.084 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.084 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.084 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.084 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.084 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.084 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.084 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.084 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.084 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.084 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.084 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                                                                                                                                                                                                                             ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 11.379 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 11.327 ns  ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 11.257 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 11.257 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 11.171 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 11.161 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 11.161 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 11.141 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 11.131 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 11.088 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 11.088 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 11.078 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 11.078 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 10.932 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 10.932 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 10.922 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 10.922 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 10.922 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 10.922 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 10.901 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 10.897 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 10.897 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 10.891 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 10.841 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 10.831 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 10.643 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 10.643 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 10.633 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 10.613 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 10.587 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 10.587 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 10.231 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 9.017 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 7.889 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From ; To                                                                                                  ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 4.912 ns  ; rst  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.627 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.622 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.622 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.594 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.594 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.594 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.594 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.568 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.558 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.558 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.558 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.558 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.557 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.557 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.557 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.557 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.557 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.557 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.557 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.556 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.556 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.556 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.556 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.551 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.537 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.517 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.517 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.517 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.517 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.517 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.517 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.517 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.517 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.517 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.516 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.516 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.516 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.516 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.516 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.516 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.516 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.504 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.504 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.504 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.504 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.504 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.504 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.504 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.504 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.476 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.476 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.476 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.476 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.475 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.362 ns  ; rst  ; controller:inst4|cur_state.reset                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.361 ns  ; rst  ; controller:inst4|cur_state.move_down_3                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.314 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.311 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.311 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.311 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.311 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.311 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.308 ns  ; rst  ; controller:inst4|cur_state.gen_piece_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.307 ns  ; rst  ; controller:inst4|cur_state.lock_timer_start                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.306 ns  ; rst  ; controller:inst4|cur_state.reset_timers_b_1                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.304 ns  ; rst  ; controller:inst4|cur_state.move_down_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.304 ns  ; rst  ; controller:inst4|cur_state.gen_piece_2                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.303 ns  ; rst  ; controller:inst4|cur_state.first_draw_3                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.295 ns  ; rst  ; controller:inst4|cur_state.first_draw_1                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.291 ns  ; rst  ; controller:inst4|cur_state.put_back_1                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.272 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.272 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.272 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.272 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.262 ns  ; rst  ; controller:inst4|cur_state.put_back_3                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.244 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.244 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.244 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.244 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.228 ns  ; rst  ; piece_lut:inst7|state.cord_calc                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.224 ns  ; rst  ; controller:inst4|cur_state.reset_timers_a_1                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.223 ns  ; rst  ; controller:inst4|cur_state.lock_overflow                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.222 ns  ; rst  ; controller:inst4|cur_state.drop_timer_reset                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.221 ns  ; rst  ; controller:inst4|cur_state.space_4                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.220 ns  ; rst  ; controller:inst4|cur_state.space_3                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.218 ns  ; rst  ; controller:inst4|cur_state.drop_overflow                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.217 ns  ; rst  ; controller:inst4|cur_state.reset_timers_a_2                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.216 ns  ; rst  ; piece_lut:inst7|state.calc_rom_addr_2                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.215 ns  ; rst  ; piece_lut:inst7|state.wait_for_rom                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.205 ns  ; rst  ; controller:inst4|cur_state.collision_5                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.205 ns  ; rst  ; controller:inst4|cur_state.space_6                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.203 ns  ; rst  ; controller:inst4|cur_state.collision_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.186 ns  ; rst  ; controller:inst4|cur_state.collision_3                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.186 ns  ; rst  ; piece_lut:inst7|state.cord_overflow                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.185 ns  ; rst  ; check_mask:inst5|state.wait_for_ram                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.183 ns  ; rst  ; check_mask:inst5|state.rust                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.182 ns  ; rst  ; check_mask:inst5|state.check                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.179 ns  ; rst  ; controller:inst4|cur_state.move_down_4                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.179 ns  ; rst  ; controller:inst4|cur_state.draw                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.179 ns  ; rst  ; controller:inst4|cur_state.put_back_4                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.179 ns  ; rst  ; controller:inst4|cur_state.first_draw_2                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.171 ns  ; rst  ; check_mask:inst5|state.startup                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.127 ns  ; rst  ; controller:inst4|cur_state.init                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.124 ns  ; rst  ; controller:inst4|cur_state.space_1                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.124 ns  ; rst  ; controller:inst4|cur_state.key                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.123 ns  ; rst  ; controller:inst4|cur_state.reset_timers_b_2                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.092 ns  ; rst  ; controller:inst4|cur_state.space_2                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.064 ns  ; rst  ; piece_lut:inst7|state.calc_rom_addr_1                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.029 ns  ; rst  ; controller:inst4|cur_timer_1_time[5]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.029 ns  ; rst  ; controller:inst4|cur_draw_erase_start                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.029 ns  ; rst  ; controller:inst4|cur_lut_x[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.029 ns  ; rst  ; controller:inst4|cur_x[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.029 ns  ; rst  ; controller:inst4|cur_lut_piece_type[2]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.029 ns  ; rst  ; controller:inst4|cur_lut_piece_type[0]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.029 ns  ; rst  ; controller:inst4|cur_lut_piece_type[1]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.029 ns  ; rst  ; controller:inst4|cur_piece[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.029 ns  ; rst  ; controller:inst4|cur_piece[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.029 ns  ; rst  ; controller:inst4|cur_piece[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.023 ns  ; rst  ; piece_lut:inst7|cur_mask[2]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.023 ns  ; rst  ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.023 ns  ; rst  ; piece_lut:inst7|cur_mask[1]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.023 ns  ; rst  ; piece_lut:inst7|cur_mask[0]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.023 ns  ; rst  ; piece_lut:inst7|cur_x_out[1]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.023 ns  ; rst  ; piece_lut:inst7|cur_x_out[0]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.021 ns  ; rst  ; check_mask:inst5|empty_s                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.021 ns  ; rst  ; controller:inst4|cur_check_start                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.021 ns  ; rst  ; controller:inst4|cur_y[3]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.021 ns  ; rst  ; controller:inst4|cur_y[2]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.021 ns  ; rst  ; controller:inst4|cur_y[1]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.016 ns  ; rst  ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.016 ns  ; rst  ; piece_lut:inst7|cur_mask[3]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.016 ns  ; rst  ; piece_lut:inst7|cur_overflow                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.016 ns  ; rst  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.016 ns  ; rst  ; piece_lut:inst7|cur_y_out[0]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.016 ns  ; rst  ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.016 ns  ; rst  ; piece_lut:inst7|cur_mask[4]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.016 ns  ; rst  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.016 ns  ; rst  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.016 ns  ; rst  ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.008 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.008 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.008 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.008 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;      ;                                                                                                     ;             ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec  5 21:08:12 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "vga:inst3|vga_read:read_and_output|v_sync_out" as buffer
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 145.94 MHz between source register "piece_lut:inst7|mask[0]" and destination register "sr_if:inst2|do1" (period= 6.852 ns)
    Info: + Longest register to register delay is 6.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y22_N19; Fanout = 2; REG Node = 'piece_lut:inst7|mask[0]'
        Info: 2: + IC(0.315 ns) + CELL(0.420 ns) = 0.735 ns; Loc. = LCCOMB_X23_Y22_N30; Fanout = 64; COMB Node = 'addr1~3'
        Info: 3: + IC(0.799 ns) + CELL(0.275 ns) = 1.809 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12|Y~0'
        Info: 4: + IC(0.261 ns) + CELL(0.271 ns) = 2.341 ns; Loc. = LCCOMB_X23_Y23_N10; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12|Y~1'
        Info: 5: + IC(0.748 ns) + CELL(0.271 ns) = 3.360 ns; Loc. = LCCOMB_X23_Y19_N14; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~14'
        Info: 6: + IC(0.255 ns) + CELL(0.271 ns) = 3.886 ns; Loc. = LCCOMB_X23_Y19_N6; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~16'
        Info: 7: + IC(0.250 ns) + CELL(0.150 ns) = 4.286 ns; Loc. = LCCOMB_X23_Y19_N16; Fanout = 2; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~17'
        Info: 8: + IC(0.263 ns) + CELL(0.275 ns) = 4.824 ns; Loc. = LCCOMB_X23_Y19_N26; Fanout = 2; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~18'
        Info: 9: + IC(0.260 ns) + CELL(0.150 ns) = 5.234 ns; Loc. = LCCOMB_X23_Y19_N10; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~19'
        Info: 10: + IC(0.246 ns) + CELL(0.150 ns) = 5.630 ns; Loc. = LCCOMB_X23_Y19_N12; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~20'
        Info: 11: + IC(0.248 ns) + CELL(0.150 ns) = 6.028 ns; Loc. = LCCOMB_X23_Y19_N24; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~33'
        Info: 12: + IC(0.258 ns) + CELL(0.275 ns) = 6.561 ns; Loc. = LCCOMB_X23_Y19_N22; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~46'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 6.645 ns; Loc. = LCFF_X23_Y19_N23; Fanout = 5; REG Node = 'sr_if:inst2|do1'
        Info: Total cell delay = 2.742 ns ( 41.26 % )
        Info: Total interconnect delay = 3.903 ns ( 58.74 % )
    Info: - Smallest clock skew is 0.007 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 6.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.945 ns) + CELL(0.787 ns) = 3.731 ns; Loc. = LCFF_X27_Y34_N17; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(1.031 ns) + CELL(0.000 ns) = 4.762 ns; Loc. = CLKCTRL_G9; Fanout = 368; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 6.327 ns; Loc. = LCFF_X23_Y19_N23; Fanout = 5; REG Node = 'sr_if:inst2|do1'
            Info: Total cell delay = 2.323 ns ( 36.72 % )
            Info: Total interconnect delay = 4.004 ns ( 63.28 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 6.320 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.945 ns) + CELL(0.787 ns) = 3.731 ns; Loc. = LCFF_X27_Y34_N17; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(1.031 ns) + CELL(0.000 ns) = 4.762 ns; Loc. = CLKCTRL_G9; Fanout = 368; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 6.320 ns; Loc. = LCFF_X23_Y22_N19; Fanout = 2; REG Node = 'piece_lut:inst7|mask[0]'
            Info: Total cell delay = 2.323 ns ( 36.76 % )
            Info: Total interconnect delay = 3.997 ns ( 63.24 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 140.45 MHz between source register "sld_hub:auto_hub|irf_reg[1][4]" and destination register "sld_hub:auto_hub|tdo" (period= 7.12 ns)
    Info: + Longest register to register delay is 3.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y31_N9; Fanout = 13; REG Node = 'sld_hub:auto_hub|irf_reg[1][4]'
        Info: 2: + IC(0.547 ns) + CELL(0.437 ns) = 0.984 ns; Loc. = LCCOMB_X37_Y31_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0'
        Info: 3: + IC(0.662 ns) + CELL(0.150 ns) = 1.796 ns; Loc. = LCCOMB_X35_Y31_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1'
        Info: 4: + IC(0.252 ns) + CELL(0.420 ns) = 2.468 ns; Loc. = LCCOMB_X35_Y31_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 2.866 ns; Loc. = LCCOMB_X35_Y31_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.245 ns) + CELL(0.150 ns) = 3.261 ns; Loc. = LCCOMB_X35_Y31_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.345 ns; Loc. = LCFF_X35_Y31_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.391 ns ( 41.58 % )
        Info: Total interconnect delay = 1.954 ns ( 58.42 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.419 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 217; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 4.419 ns; Loc. = LCFF_X35_Y31_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.15 % )
            Info: Total interconnect delay = 3.882 ns ( 87.85 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.420 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 217; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 4.420 ns; Loc. = LCFF_X36_Y31_N9; Fanout = 13; REG Node = 'sld_hub:auto_hub|irf_reg[1][4]'
            Info: Total cell delay = 0.537 ns ( 12.15 % )
            Info: Total interconnect delay = 3.883 ns ( 87.85 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock "clock_50mhz" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "timer:inst9|cur_count[7]" and destination pin or register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]" for clock "clock_50mhz" (Hold time is 1.55 ns)
    Info: + Largest clock skew is 2.093 ns
        Info: + Longest clock path from clock "clock_50mhz" to destination register is 8.395 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.945 ns) + CELL(0.787 ns) = 3.731 ns; Loc. = LCFF_X27_Y34_N17; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(1.113 ns) + CELL(0.787 ns) = 5.631 ns; Loc. = LCFF_X27_Y26_N25; Fanout = 9; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
            Info: 4: + IC(1.224 ns) + CELL(0.000 ns) = 6.855 ns; Loc. = CLKCTRL_G10; Fanout = 189; COMB Node = 'vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl'
            Info: 5: + IC(1.003 ns) + CELL(0.537 ns) = 8.395 ns; Loc. = LCFF_X28_Y26_N31; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]'
            Info: Total cell delay = 3.110 ns ( 37.05 % )
            Info: Total interconnect delay = 5.285 ns ( 62.95 % )
        Info: - Shortest clock path from clock "clock_50mhz" to source register is 6.302 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.945 ns) + CELL(0.787 ns) = 3.731 ns; Loc. = LCFF_X27_Y34_N17; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(1.031 ns) + CELL(0.000 ns) = 4.762 ns; Loc. = CLKCTRL_G9; Fanout = 368; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 6.302 ns; Loc. = LCFF_X28_Y26_N27; Fanout = 5; REG Node = 'timer:inst9|cur_count[7]'
            Info: Total cell delay = 2.323 ns ( 36.86 % )
            Info: Total interconnect delay = 3.979 ns ( 63.14 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.559 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y26_N27; Fanout = 5; REG Node = 'timer:inst9|cur_count[7]'
        Info: 2: + IC(0.326 ns) + CELL(0.149 ns) = 0.475 ns; Loc. = LCCOMB_X28_Y26_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.559 ns; Loc. = LCFF_X28_Y26_N31; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]'
        Info: Total cell delay = 0.233 ns ( 41.68 % )
        Info: Total interconnect delay = 0.326 ns ( 58.32 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "piece_lut:inst7|cur_rom_addr[5]" (data pin = "piece_input[1]", clock pin = "clock_50mhz") is 3.294 ns
    Info: + Longest pin to register delay is 9.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'piece_input[1]'
        Info: 2: + IC(6.337 ns) + CELL(0.419 ns) = 7.608 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 2; COMB Node = 'controller:inst4|Selector30~0'
        Info: 3: + IC(0.434 ns) + CELL(0.420 ns) = 8.462 ns; Loc. = LCCOMB_X27_Y25_N4; Fanout = 2; COMB Node = 'controller:inst4|Selector10~0'
        Info: 4: + IC(0.936 ns) + CELL(0.150 ns) = 9.548 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 1; COMB Node = 'piece_lut:inst7|Selector14~0'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.632 ns; Loc. = LCFF_X21_Y25_N31; Fanout = 2; REG Node = 'piece_lut:inst7|cur_rom_addr[5]'
        Info: Total cell delay = 1.925 ns ( 19.99 % )
        Info: Total interconnect delay = 7.707 ns ( 80.01 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 6.302 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.945 ns) + CELL(0.787 ns) = 3.731 ns; Loc. = LCFF_X27_Y34_N17; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.031 ns) + CELL(0.000 ns) = 4.762 ns; Loc. = CLKCTRL_G9; Fanout = 368; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 6.302 ns; Loc. = LCFF_X21_Y25_N31; Fanout = 2; REG Node = 'piece_lut:inst7|cur_rom_addr[5]'
        Info: Total cell delay = 2.323 ns ( 36.86 % )
        Info: Total interconnect delay = 3.979 ns ( 63.14 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_r[0]" through register "vga:inst3|vga_read:read_and_output|red_out" is 11.379 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 6.298 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.945 ns) + CELL(0.787 ns) = 3.731 ns; Loc. = LCFF_X27_Y34_N17; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.031 ns) + CELL(0.000 ns) = 4.762 ns; Loc. = CLKCTRL_G9; Fanout = 368; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.999 ns) + CELL(0.537 ns) = 6.298 ns; Loc. = LCFF_X24_Y26_N3; Fanout = 20; REG Node = 'vga:inst3|vga_read:read_and_output|red_out'
        Info: Total cell delay = 2.323 ns ( 36.88 % )
        Info: Total interconnect delay = 3.975 ns ( 63.12 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.831 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y26_N3; Fanout = 20; REG Node = 'vga:inst3|vga_read:read_and_output|red_out'
        Info: 2: + IC(2.033 ns) + CELL(2.798 ns) = 4.831 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'vga_r[0]'
        Info: Total cell delay = 2.798 ns ( 57.92 % )
        Info: Total interconnect delay = 2.033 ns ( 42.08 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg" (data pin = "rst", clock pin = "clock_50mhz") is 4.912 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 8.397 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.945 ns) + CELL(0.787 ns) = 3.731 ns; Loc. = LCFF_X27_Y34_N17; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(1.113 ns) + CELL(0.787 ns) = 5.631 ns; Loc. = LCFF_X27_Y26_N25; Fanout = 9; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 4: + IC(1.224 ns) + CELL(0.000 ns) = 6.855 ns; Loc. = CLKCTRL_G10; Fanout = 189; COMB Node = 'vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl'
        Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 8.397 ns; Loc. = LCFF_X31_Y28_N11; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg'
        Info: Total cell delay = 3.110 ns ( 37.04 % )
        Info: Total interconnect delay = 5.287 ns ( 62.96 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.751 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 230; PIN Node = 'rst'
        Info: 2: + IC(2.386 ns) + CELL(0.366 ns) = 3.751 ns; Loc. = LCFF_X31_Y28_N11; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg'
        Info: Total cell delay = 1.365 ns ( 36.39 % )
        Info: Total interconnect delay = 2.386 ns ( 63.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Thu Dec  5 21:08:15 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


