<map id="lib/Target/AMDGPU/AMDGPUInstrInfo.h" name="lib/Target/AMDGPU/AMDGPUInstrInfo.h">
<area shape="rect" id="node2" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="5190,95,5373,136"/>
<area shape="rect" id="node7" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="7134,452,7362,493"/>
<area shape="rect" id="node8" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU. " alt="" coords="3265,452,3527,493"/>
<area shape="rect" id="node9" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="3922,452,4147,493"/>
<area shape="rect" id="node17" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU. " alt="" coords="357,363,608,404"/>
<area shape="rect" id="node23" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="8760,363,8960,404"/>
<area shape="rect" id="node38" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required. " alt="" coords="145,363,333,404"/>
<area shape="rect" id="node3" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="3175,184,3353,225"/>
<area shape="rect" id="node4" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="4296,281,4565,307"/>
<area shape="rect" id="node6" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code. " alt="" coords="4259,452,4488,493"/>
<area shape="rect" id="node10" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="4578,452,4803,493"/>
<area shape="rect" id="node11" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="4861,452,5107,493"/>
<area shape="rect" id="node12" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="2876,452,3055,493"/>
<area shape="rect" id="node15" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMachine\lCFGStructurizer.cpp" alt="" coords="5021,363,5272,404"/>
<area shape="rect" id="node16" href="$AMDGPUMacroFusion_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMacro\lFusion.cpp" alt="" coords="5297,363,5535,404"/>
<area shape="rect" id="node18" href="$GCNDPPCombine_8cpp.html" title="lib/Target/AMDGPU/GCNDPPCombine.cpp" alt="" coords="5559,370,5838,397"/>
<area shape="rect" id="node19" href="$GCNHazardRecognizer_8cpp.html" title="lib/Target/AMDGPU/GCNHazard\lRecognizer.cpp" alt="" coords="5862,363,6077,404"/>
<area shape="rect" id="node20" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions..." alt="" coords="1795,370,2077,397"/>
<area shape="rect" id="node21" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts. " alt="" coords="2517,363,2715,404"/>
<area shape="rect" id="node22" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware..." alt="" coords="3515,363,3725,404"/>
<area shape="rect" id="node24" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="6101,370,6347,397"/>
<area shape="rect" id="node25" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="6371,370,6650,397"/>
<area shape="rect" id="node26" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies. " alt="" coords="6674,370,6953,397"/>
<area shape="rect" id="node27" href="$SIFoldOperands_8cpp.html" title="lib/Target/AMDGPU/SIFold\lOperands.cpp" alt="" coords="2101,363,2283,404"/>
<area shape="rect" id="node28" href="$SIFormMemoryClauses_8cpp.html" title="This pass creates bundles of SMEM and VMEM instructions forming memory clauses if XNACK is enabled..." alt="" coords="2307,363,2493,404"/>
<area shape="rect" id="node29" href="$SIFrameLowering_8cpp.html" title="lib/Target/AMDGPU/SIFrame\lLowering.cpp" alt="" coords="3750,363,3943,404"/>
<area shape="rect" id="node30" href="$SIInsertSkips_8cpp.html" title="This pass inserts branches on the 0 exec mask over divergent branches branches when it&#39;s expected tha..." alt="" coords="2739,363,2928,404"/>
<area shape="rect" id="node31" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="3301,363,3491,404"/>
<area shape="rect" id="node32" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="3967,363,4150,404"/>
<area shape="rect" id="node33" href="$SILoadStoreOptimizer_8cpp.html" title="lib/Target/AMDGPU/SILoad\lStoreOptimizer.cpp" alt="" coords="6977,363,7161,404"/>
<area shape="rect" id="node34" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="7186,363,7377,404"/>
<area shape="rect" id="node35" href="$SILowerI1Copies_8cpp.html" title="lib/Target/AMDGPU/SILower\lI1Copies.cpp" alt="" coords="7401,363,7591,404"/>
<area shape="rect" id="node36" href="$SILowerSGPRSpills_8cpp.html" title="lib/Target/AMDGPU/SILower\lSGPRSpills.cpp" alt="" coords="633,363,823,404"/>
<area shape="rect" id="node37" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model. " alt="" coords="7616,363,7819,404"/>
<area shape="rect" id="node39" href="$SIOptimizeExecMasking_8cpp.html" title="lib/Target/AMDGPU/SIOptimize\lExecMasking.cpp" alt="" coords="7843,363,8051,404"/>
<area shape="rect" id="node40" href="$SIOptimizeExecMaskingPreRA_8cpp.html" title="This pass removes redundant S_OR_B64 instructions enabling lanes in the exec. " alt="" coords="8075,363,8283,404"/>
<area shape="rect" id="node41" href="$SIPeepholeSDWA_8cpp.html" title="lib/Target/AMDGPU/SIPeephole\lSDWA.cpp" alt="" coords="8307,363,8517,404"/>
<area shape="rect" id="node42" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers. " alt="" coords="847,363,1070,404"/>
<area shape="rect" id="node43" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="1296,363,1501,404"/>
<area shape="rect" id="node44" href="$SIShrinkInstructions_8cpp.html" title="lib/Target/AMDGPU/SIShrink\lInstructions.cpp" alt="" coords="8542,363,8735,404"/>
<area shape="rect" id="node45" href="$SIWholeQuadMode_8cpp.html" title="This pass adds instructions to enable whole quad mode for pixel shaders, and whole wavefront mode for..." alt="" coords="1526,363,1719,404"/>
<area shape="rect" id="node46" href="$SIMachineFunctionInfo_8h.html" title="lib/Target/AMDGPU/SIMachine\lFunctionInfo.h" alt="" coords="1736,273,1941,315"/>
<area shape="rect" id="node47" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU. " alt="" coords="8882,184,9137,225"/>
<area shape="rect" id="node48" href="$SIMachineScheduler_8h.html" title="SI Machine Scheduler interface. " alt="" coords="8601,184,8807,225"/>
<area shape="rect" id="node49" href="$SIMachineScheduler_8cpp.html" title="SI Machine Scheduler interface. " alt="" coords="8595,273,8800,315"/>
<area shape="rect" id="node50" href="$AMDGPUAsmParser_8cpp.html" title="lib/Target/AMDGPU/AsmParser\l/AMDGPUAsmParser.cpp" alt="" coords="1049,184,1257,225"/>
<area shape="rect" id="node14" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel. " alt="" coords="3002,363,3227,404"/>
<area shape="rect" id="node5" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="4378,363,4617,404"/>
<area shape="rect" id="node13" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title="lib/Target/AMDGPU/AMDGPUAnnotate\lKernelFeatures.cpp" alt="" coords="4641,363,4895,404"/>
</map>
