// Seed: 302686803
module module_0 (
    output supply0 id_0,
    inout wor id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wor id_5,
    input uwire id_6,
    input wor id_7,
    input supply0 id_8
);
  assign id_0 = id_3;
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_31,
    output tri id_5,
    output tri1 id_6,
    input wand id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri0 id_12,
    output supply1 id_13,
    output tri id_14,
    input tri0 id_15,
    input tri0 id_16,
    input tri0 id_17
    , id_32,
    input supply1 id_18,
    output tri0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    output wor id_22,
    input tri1 id_23,
    input supply1 id_24,
    output wand id_25,
    input tri1 id_26,
    output supply0 id_27,
    input wire id_28,
    input tri0 id_29
);
  wire id_33;
  module_0(
      id_6, id_32, id_7, id_15, id_31, id_22, id_24, id_26, id_26
  ); id_34(
      id_16, 1, id_31, id_10
  );
  final if (1);
endmodule
