vlib work
vlog sign_extension.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:53 on Nov 27,2019
# vlog -reportprogress 300 sign_extension.sv 
# -- Compiling module sign_extension
# 
# Top level modules:
# 	sign_extension
# End time: 12:42:53 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog sign_extension_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:58 on Nov 27,2019
# vlog -reportprogress 300 sign_extension_tb_1.sv 
# -- Compiling module sign_extension_tb_1
# 
# Top level modules:
# 	sign_extension_tb_1
# End time: 12:42:58 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.sign_extension_tb_1
# vsim work.sign_extension_tb_1 
# Start time: 12:43:05 on Nov 27,2019
# Loading sv_std.std
# Loading work.sign_extension_tb_1
# Loading work.sign_extension
add wave -position insertpoint  \
sim:/sign_extension_tb_1/clk \
sim:/sign_extension_tb_1/in \
sim:/sign_extension_tb_1/out
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
# End time: 12:43:39 on Nov 27,2019, Elapsed time: 0:00:34
# Errors: 0, Warnings: 1
