make -C /nfs/site/disks/scl.work.50/ash/users/smburns/firesim/sim/generated-src/f1/GCDJson-NoConfig-HostDebugFeatures_DefaultF1Config/VGCDJson.csrc -f Vverilator_top.mk

( cd /nfs/site/disks/scl.work.50/ash/users/smburns/firesim/sim/generated-src/f1/GCDJson-NoConfig-HostDebugFeatures_DefaultF1Config && ./VGCDJson +seed=47 +dramsim +waveform=/nfs/site/disks/scl.work.50/ash/users/smburns/firesim/sim/output/f1/GCDJson-NoConfig-HostDebugFeatures_DefaultF1Config/GCDJson.verilator.vcd 2> /nfs/site/disks/scl.work.50/ash/users/smburns/firesim/sim/output/f1/GCDJson-NoConfig-HostDebugFeatures_DefaultF1Config/GCDJson.verilator.out;  )

tkdiff output/f1/GCDJson-NoConfig-HostDebugFeatures_DefaultF1Config/GCDJson.{vcs,verilator}.out

(cd /nfs/site/disks/scl.work.50/ash/users/smburns/firesim/sim/generated-src/f1/GCDJson-NoConfig-HostDebugFeatures_DefaultF1Config && ./GCDJson-debug +vcs+initreg+0 +vcs+initmem+0 +seed=47   +dramsim +waveform=/nfs/site/disks/scl.work.50/ash/users/smburns/firesim/sim/output/f1/GCDJson-NoConfig-HostDebugFeatures_DefaultF1Config/GCDJson.vcs.vpd 2> /nfs/site/disks/scl.work.50/ash/users/smburns/firesim/sim/output/f1/GCDJson-NoConfig-HostDebugFeatures_DefaultF1Config/GCDJson.vcs.out; )

export CPLUS_INCLUDE_PATH=`realpath ../../json/include`

nbjob run --target sc_normal --qslot /ink/fe/rgr --class "SLES12&&16G" make TARGET_PROJECT=midasexamples SCALA_TEST=firesim.midasexamples.GCDJsonF1Test testOnly

export VCS_HOME=/nfs/site/disks/sc_atsgt_77621/nillikai/vcs_patches_lc/vcs_1906_05272020/

export PATH=$PATH:$VCS_HOME/bin

export SNPSLMD_LICENSE_FILE=26586@synopsys61p.elic.intel.com:26586@synopsys60p.elic.intel.com:26586@synopsys25p.elic.intel.com:26586@synopsys22p.elic.intel.com:26586@synopsys10p.elic.intel.com:26586@synopsys48p.elic.intel.com:26586@synopsys12p.elic.intel.com:26586@synopsys09p.elic.intel.com:26586@synopsys61p.elic.intel.com:26586@synopsys04p.elic.intel.com:26586@synopsys60p.elic.intel.com:26586@synopsys58p.elic.intel.com:26586@synopsys21p.elic.intel.com:26586@synopsys08p.elic.intel.com:26586@synopsys25p.elic.intel.com:26586@synopsys35p.elic.intel.com:26586@synopsys05p.elic.intel.com:26586@synopsys36p.elic.intel.com:26586@synopsys03p.elic.intel.com:26586@synopsys56p.elic.intel.com:26586@synopsys57p.elic.intel.com

export DW_LICENSE_FILE=26586@synopsys61p.elic.intel.com

export MODEL_ROOT=/nfs/sc/disks/scl.work.52/ppt/users/smburns/luna

nbjob run --target sc_normal --qslot /ink/fe/rgr --class "SLES12&&16G" wash -n user crl soc gmdhw sgcsw cc_arch -X ./doMake.sh



nbjob run --target sc_normal --qslot /ink/fe/rgr --class "SLES12&&16G" vcs -full64 -quiet -timescale=1ns/1ps +v2k +rad +vcs+initreg+random +vcs+lic+wait -notice -line +lint=all,noVCDE,noONGS,noUI -quiet -debug_pp +no_notifier -cpp g++ -Mdir=/nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/generated-src/f1/SchExcJson-NoConfig-HostDebugFeatures_DefaultF1Config/SchExcJson-debug.csrc +vc+list -CFLAGS " -DDESIGNDRIVERCLASS=SchExcJson_t -DDESIGNNAME_SchExcJson -I/nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/src/main/cc -I/nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/firesim-lib/src/main/cc/ -I/nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/src/main/cc/midasexamples -g -Wno-unused-variable -O2 -I/nfs/site/disks/sc_atsgt_77621/nillikai/vcs_patches_lc/vcs_1906_05272020//include -D RTLSIM -std=c++17 -Wall -I/nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/target-design/chipyard/tools/DRAMSim2 -I/nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc -I/nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/cc -I/nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/cc/utils -include /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/generated-src/f1/SchExcJson-NoConfig-HostDebugFeatures_DefaultF1Config/SchExcJson-const.h -D_GNU_SOURCE -DVCS -I/nfs/site/disks/sc_atsgt_77621/nillikai/vcs_patches_lc/vcs_1906_05272020//include" -LDFLAGS "  -lrt -L/nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/generated-src/f1/SchExcJson-NoConfig-HostDebugFeatures_DefaultF1Config -lstdc++ -lpthread -lgmp -lmidas " -sverilog -assert svaext +define+CLOCK_PERIOD=1.0 +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_INVALID_ASSIGN +define+STOP_COND=\!emul.reset +define+PRINTF_COND=\!emul.reset -file /nfs/sc/disks/scl.work.52/ppt/users/smburns/luna/bld/schexc/vcs_dut.f -f /nfs/sc/disks/scl.work.52/ppt/users/smburns/luna/bld/schexc/vlog_dut.files -top FPGATop +define+DEBUG \
-o /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/generated-src/f1/SchExcJson-NoConfig-HostDebugFeatures_DefaultF1Config/SchExcJson-debug /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/generated-src/f1/SchExcJson-NoConfig-HostDebugFeatures_DefaultF1Config/SchExcJson-const.vh /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/generated-src/f1/SchExcJson-NoConfig-HostDebugFeatures_DefaultF1Config/FPGATop.v /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/verilog/BUFGCE.v /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/verilog/vcs_top.v /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/src/main/cc/midasexamples/Driver.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/firesim-lib/src/main/cc//bridges/uart.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/firesim-lib/src/main/cc//bridges/groundtest.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/firesim-lib/src/main/cc//bridges/dromajo.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/firesim-lib/src/main/cc//bridges/blockdev.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/firesim-lib/src/main/cc//bridges/serial.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/firesim-lib/src/main/cc//bridges/simplenic.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/firesim-lib/src/main/cc//bridges/tracerv.cc  /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/cc/bridges/synthesized_assertions.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/cc/bridges/fased_memory_timing_model.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/cc/bridges/autocounter.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/cc/bridges/synthesized_prints.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/cc/bridges/address_map.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/cc/simif.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/cc/simif_emul.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/midas/src/main/cc/emul/mmio.cc /nfs/sc/disks/scl.work.52/ppt/users/smburns/Berkeley/firesim/sim/generated-src/f1/SchExcJson-NoConfig-HostDebugFeatures_DefaultF1Config/libmidas.a emul/vcs-harness.cc

nbjob run --target sc_normal --qslot /ink/fe/rgr --class "SLES12&&16G" wash -n user crl soc gmdhw sgcsw cc_arch -X ./doVCS.sh
