<rss xmlns:atom="http://www.w3.org/2005/Atom" version="2.0"><channel><title>NAND - Tag - stay foolish stay hungry</title><link>https://hnboy.github.io/tags/nand/</link><description>NAND - Tag - stay foolish stay hungry</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.</copyright><lastBuildDate>Thu, 19 Feb 2026 14:00:00 +0800</lastBuildDate><atom:link href="https://hnboy.github.io/tags/nand/" rel="self" type="application/rss+xml"/><item><title>存储芯片价格周期分析：2026年DRAM/NAND市场预测</title><link>https://hnboy.github.io/2026-02-19-storage-chip-price-cycle-analysis-2026-dram-nand-forecast/</link><pubDate>Thu, 19 Feb 2026 14:00:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/2026-02-19-storage-chip-price-cycle-analysis-2026-dram-nand-forecast/</guid><description>本文深入分析存储芯片价格周期规律，基于供需关系、技术演进和宏观经济因素，对2026年DRAM和NAND市场进行预测和投资建议。</description></item><item><title>Storage Chip Price Trends and Investment Opportunities: 2026 Analysis</title><link>https://hnboy.github.io/storage-chip-price-trends-investment-opportunities/</link><pubDate>Wed, 18 Feb 2026 06:52:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/storage-chip-price-trends-investment-opportunities/</guid><description>Analysis of storage chip price trends in 2026, market dynamics, and investment opportunities in the memory semiconductor sector.</description></item><item><title>ONFI Spec Analysis Part 3: ONFI 5.1 and the Future of NV-LPDDR4</title><link>https://hnboy.github.io/onfi-spec-analysis-part-3/</link><pubDate>Sat, 07 Feb 2026 19:10:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-spec-analysis-part-3/</guid><description><![CDATA[<h1 id="onfi-spec-analysis-part-3-onfi-51-and-the-future-of-nv-lpddr4">ONFI Spec Analysis Part 3: ONFI 5.1 and the Future of NV-LPDDR4</h1>
<p>The final part of our series explores the cutting edge: ONFI 5.1. This version is designed for enterprise SSDs requiring massive throughput and mobile devices needing extreme power efficiency.</p>
<h2 id="1-nv-lpddr4-interface">1. NV-LPDDR4 Interface</h2>
<p>The biggest leap in ONFI 5.x is the introduction of the <strong>NV-LPDDR4</strong> interface.</p>
<ul>
<li>It enables speeds up to <strong>2400MT/s</strong> and beyond.</li>
<li>Uses low-voltage signaling to maintain performance while reducing heat.</li>
</ul>
<h2 id="2-command-set-extensions">2. Command Set Extensions</h2>
<p>To support high-capacity QLC NAND, ONFI 5.1 introduces refined command sets for:</p>]]></description></item><item><title>ONFI Spec Analysis Part 2: Data Interface Evolution &amp; ODT</title><link>https://hnboy.github.io/onfi-spec-analysis-part-2/</link><pubDate>Sat, 07 Feb 2026 18:55:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-spec-analysis-part-2/</guid><description><![CDATA[<h1 id="onfi-spec-analysis-part-2-data-interface-evolution--odt">ONFI Spec Analysis Part 2: Data Interface Evolution &amp; ODT</h1>
<p>Following our architecture overview in Part 1, we now dive into the physical data interfaces that enable the high-speed performance of modern NAND flash.</p>
<h2 id="1-evolution-of-the-interface">1. Evolution of the Interface</h2>
<p>ONFI has evolved significantly to keep up with throughput demands:</p>
<ul>
<li><strong>SDR (Single Data Rate)</strong>: The classic asynchronous interface. Simple but limited in frequency.</li>
<li><strong>NV-DDR</strong>: Introduced source-synchronous clocking using the DQS strobe.</li>
<li><strong>NV-DDR2/3</strong>: Added features like differential signaling and lower voltage swings (1.2V/1.8V) to reach speeds beyond 400MT/s.</li>
</ul>
<h2 id="2-on-die-termination-odt">2. On-Die Termination (ODT)</h2>
<p>As frequencies increase, signal reflections become a major bottleneck. ONFI 4.x and 5.x specifications rely heavily on <strong>ODT</strong>.</p>]]></description></item><item><title>ONFI Spec Analysis Part 1: Architecture and Protocol Basics</title><link>https://hnboy.github.io/onfi-spec-analysis-part-1/</link><pubDate>Sat, 07 Feb 2026 16:35:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-spec-analysis-part-1/</guid><description><![CDATA[<h1 id="onfi-spec-analysis-part-1-architecture-and-protocol-basics">ONFI Spec Analysis Part 1: Architecture and Protocol Basics</h1>
<p>The <strong>Open NAND Flash Interface (ONFI)</strong> is a crucial industry standard that defines a common interface for NAND flash memory flakes and controllers. This post kicks off a series exploring the intricacies of the spec.</p>
<h2 id="1-why-onfi-matters">1. Why ONFI Matters</h2>
<p>Before ONFI, every NAND vendor had subtle differences in timing and pinouts. ONFI standardized this, allowing a single controller design to support multiple vendors (Micron, SK Hynix, Intel, etc.).</p>]]></description></item></channel></rss>