-- -------------------------------------------------------------
--
--  Entity Declaration for inst_a_e
--
-- Generated
--  by:  wig
--  on:  Tue Mar  6 12:38:07 2007
--  cmd: /cygdrive/c/Documents and Settings/wig/My Documents/work/MIX/mix_0.pl -variant Ifelsif -nodelta -bak ../../macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a_e-e.vhd,v 1.1 2007/03/06 12:44:33 wig Exp $
-- $Date: 2007/03/06 12:44:33 $
-- $Log: inst_a_e-e.vhd,v $
-- Revision 1.1  2007/03/06 12:44:33  wig
-- Adding IF/ELSIF/ELSE for generators and testcase.
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.104 2007/03/03 17:24:06 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.47 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty


--

--
-- Start of Generated Entity inst_a_e
--
entity inst_a_e is

	-- Generics:
		-- No Generated Generics for Entity inst_a_e

	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity inst_a_e
			gensig_1	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_10	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_2	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_3	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_4	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_5	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_6	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_7	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_8	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_9	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			port_mac_b	: in	std_ulogic_vector(3 downto 0)	-- Macro test 0 k1_k2
		-- End of Generated Port for Entity inst_a_e
		);
end inst_a_e;
--
-- End of Generated Entity inst_a_e
--


--
--!End of Entity/ies
-- --------------------------------------------------------------
