// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "11/22/2019 17:50:56"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CTL2000 (
	teste,
	pinin,
	pinout,
	clk,
	rst);
output 	[7:0] teste;
input 	[7:0] pinin;
output 	[7:0] pinout;
input 	clk;
input 	rst;

// Design Ports Information
// teste[0]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// teste[1]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// teste[2]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// teste[3]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// teste[4]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// teste[5]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// teste[6]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// teste[7]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pinin[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pinin[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pinin[2]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pinin[3]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pinin[4]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pinin[5]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pinin[6]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pinin[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pinout[0]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pinout[1]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pinout[2]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pinout[3]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pinout[4]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pinout[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pinout[6]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pinout[7]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CTL2000_v_fast.sdo");
// synopsys translate_on

wire \datapath|compa|LessThan1~1_cout ;
wire \datapath|compa|LessThan1~3_cout ;
wire \datapath|compa|LessThan1~5_cout ;
wire \datapath|compa|LessThan1~7_cout ;
wire \datapath|compa|LessThan1~9_cout ;
wire \datapath|compa|LessThan1~11_cout ;
wire \datapath|compa|LessThan1~13_cout ;
wire \datapath|compa|LessThan1~14_combout ;
wire \control|state.exe_movi~regout ;
wire \datapath|mux5E1|Mux4~0_combout ;
wire \datapath|compa|Equal0~1_combout ;
wire \control|Selector41~2_combout ;
wire \control|state.exe_iand~regout ;
wire \control|state~49_combout ;
wire \datapath|mux5|Mux6~0_combout ;
wire \datapath|mux5|Mux7~0_combout ;
wire \datapath|mux5|Mux4~0_combout ;
wire \datapath|mux5|Mux5~0_combout ;
wire \datapath|mux5|Mux3~0_combout ;
wire \datapath|mux5|Mux0~0_combout ;
wire \datapath|mux5|Mux1~0_combout ;
wire \control|state~57_combout ;
wire \control|WideOr3~combout ;
wire \control|WideOr5~combout ;
wire \control|wren~combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \datapath|pcounter|addr_out[0]~10_combout ;
wire \datapath|pcounter|addr_out[0]~11 ;
wire \datapath|pcounter|addr_out[1]~12_combout ;
wire \datapath|pcounter|addr_out[1]~13 ;
wire \datapath|pcounter|addr_out[2]~14_combout ;
wire \datapath|pcounter|addr_out[2]~15 ;
wire \datapath|pcounter|addr_out[3]~16_combout ;
wire \control|state.reset~feeder_combout ;
wire \rst~combout ;
wire \rst~clkctrl_outclk ;
wire \control|state.reset~regout ;
wire \control|pc_ld~0_combout ;
wire \datapath|pcounter|addr_out[3]~17 ;
wire \datapath|pcounter|addr_out[4]~18_combout ;
wire \datapath|pcounter|addr_out[4]~19 ;
wire \datapath|pcounter|addr_out[5]~20_combout ;
wire \datapath|pcounter|addr_out[5]~21 ;
wire \datapath|pcounter|addr_out[6]~22_combout ;
wire \datapath|pcounter|addr_out[6]~23 ;
wire \datapath|pcounter|addr_out[7]~24_combout ;
wire \datapath|pcounter|addr_out[7]~25 ;
wire \datapath|pcounter|addr_out[8]~26_combout ;
wire \datapath|pcounter|addr_out[8]~27 ;
wire \datapath|pcounter|addr_out[9]~28_combout ;
wire \control|IR_ld~combout ;
wire \datapath|IR|data_out[9]~feeder_combout ;
wire \datapath|IR|data_out[7]~feeder_combout ;
wire \datapath|IR|data_out[5]~feeder_combout ;
wire \datapath|IR|data_out[15]~feeder_combout ;
wire \control|Selector1~0_combout ;
wire \control|state~45_combout ;
wire \control|state~63_combout ;
wire \control|state.exe_mov~regout ;
wire \control|state~61_combout ;
wire \control|state.exe_ld~regout ;
wire \control|Selector41~5_combout ;
wire \control|state~48_combout ;
wire \control|state~60_combout ;
wire \control|state.exe_ixor~regout ;
wire \control|state~59_combout ;
wire \control|state.exe_inot~regout ;
wire \control|state~56_combout ;
wire \control|state.exe_subi~regout ;
wire \control|state~55_combout ;
wire \control|state.exe_addi~regout ;
wire \control|state~58_combout ;
wire \control|state.exe_ior~regout ;
wire \control|Selector41~3_combout ;
wire \control|Selector41~4_combout ;
wire \control|Selector41~6_combout ;
wire \control|alu_sel[3]~1_combout ;
wire \control|Selector36~0_combout ;
wire \control|Selector36~1_combout ;
wire \datapath|IR|data_out[3]~feeder_combout ;
wire \datapath|IR|data_out[4]~feeder_combout ;
wire \datapath|mux5|Mux2~0_combout ;
wire \datapath|mux5|Mux2~1_combout ;
wire \datapath|R3|data_out[5]~feeder_combout ;
wire \control|Selector11~0_combout ;
wire \control|Selector32~0_combout ;
wire \control|state~51_combout ;
wire \control|state~64_combout ;
wire \control|state.exe_goto~regout ;
wire \control|WideOr4~0_combout ;
wire \control|Selector5~0_combout ;
wire \control|state~54_combout ;
wire \control|state.exe_jmph~regout ;
wire \control|Selector5~1_combout ;
wire \control|Selector5~2_combout ;
wire \control|Selector31~2_combout ;
wire \datapath|mux5E2|Mux7~2_combout ;
wire \datapath|mux5E2|Mux7~1_combout ;
wire \datapath|mux5E2|Mux2~1_combout ;
wire \datapath|mux5|Mux1~1_combout ;
wire \datapath|mux5E2|Mux1~1_combout ;
wire \datapath|mux5|Mux3~1_combout ;
wire \datapath|R3|data_out[4]~feeder_combout ;
wire \datapath|mux5E2|Mux3~1_combout ;
wire \datapath|mux5|Mux4~1_combout ;
wire \datapath|mux5E2|Mux4~1_combout ;
wire \datapath|mux5|Mux5~1_combout ;
wire \datapath|R3|data_out[2]~feeder_combout ;
wire \datapath|mux5E2|Mux5~1_combout ;
wire \datapath|mux5|Mux6~1_combout ;
wire \datapath|mux5E2|Mux6~1_combout ;
wire \datapath|mux5|Mux7~1_combout ;
wire \datapath|mux5E2|Mux7~3_combout ;
wire \datapath|mux5|Mux0~1_combout ;
wire \datapath|mux5E2|Mux0~1_combout ;
wire \control|alu_sel[3]~0_combout ;
wire \datapath|mux5E1|Mux0~0_combout ;
wire \datapath|mux5E1|Mux1~0_combout ;
wire \datapath|mux5E1|Mux3~0_combout ;
wire \datapath|mux5E1|Mux5~0_combout ;
wire \datapath|mux5E1|Mux6~0_combout ;
wire \datapath|compa|LessThan0~1_cout ;
wire \datapath|compa|LessThan0~3_cout ;
wire \datapath|compa|LessThan0~5_cout ;
wire \datapath|compa|LessThan0~7_cout ;
wire \datapath|compa|LessThan0~9_cout ;
wire \datapath|compa|LessThan0~11_cout ;
wire \datapath|compa|LessThan0~13_cout ;
wire \datapath|compa|LessThan0~14_combout ;
wire \control|Selector41~1_combout ;
wire \control|Selector41~7_combout ;
wire \control|pc_ld~combout ;
wire \control|state~62_combout ;
wire \control|state.exe_st~regout ;
wire \control|Selector31~3_combout ;
wire \control|alu_sel[3]~2_combout ;
wire \datapath|mux5E1|Mux2~0_combout ;
wire \datapath|compa|Equal0~2_combout ;
wire \datapath|mux5E1|Mux7~0_combout ;
wire \datapath|compa|Equal0~0_combout ;
wire \datapath|compa|Equal0~3_combout ;
wire \datapath|compa|Equal0~4_combout ;
wire \control|state~52_combout ;
wire \control|state.exe_jmpl~regout ;
wire \control|Selector41~0_combout ;
wire \control|state~47_combout ;
wire \control|state.exe_pinout~regout ;
wire \control|state~46_combout ;
wire \control|state.exe_pinin~regout ;
wire \control|state~50_combout ;
wire \control|state.exe_cmp~regout ;
wire \control|WideOr0~0_combout ;
wire \control|Selector38~0_combout ;
wire \control|Selector38~1_combout ;
wire \control|sel_mux_pc~combout ;
wire \datapath|IR|data_out[12]~feeder_combout ;
wire \control|state~53_combout ;
wire \control|state.exe_cjmp~regout ;
wire \control|Selector2~1_combout ;
wire \control|Selector2~0_combout ;
wire \control|Selector2~2_combout ;
wire \control|Selector2~2clkctrl_outclk ;
wire \control|Selector1~1_combout ;
wire \control|Selector1~2_combout ;
wire \control|state.decode~regout ;
wire \control|Selector0~0_combout ;
wire \control|state.fetch~regout ;
wire \control|WideOr1~combout ;
wire \control|pc_clr~combout ;
wire [2:0] \control|sel_5e1 ;
wire [2:0] \control|sel_mux5 ;
wire [7:0] \datapath|R3|data_out ;
wire [9:0] \control|mux2_in1 ;
wire [7:0] \control|mem_adr ;
wire [2:0] \control|sel_5e2 ;
wire [9:0] \datapath|pcounter|addr_out ;
wire [15:0] \datapath|pmem|altsyncram_component|auto_generated|q_a ;
wire [15:0] \datapath|IR|data_out ;
wire [7:0] \datapath|mem|altsyncram_component|auto_generated|q_a ;

wire [7:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [3:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [3:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [2:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;

assign \datapath|mem|altsyncram_component|auto_generated|q_a [0] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \datapath|mem|altsyncram_component|auto_generated|q_a [1] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \datapath|mem|altsyncram_component|auto_generated|q_a [2] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \datapath|mem|altsyncram_component|auto_generated|q_a [3] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \datapath|mem|altsyncram_component|auto_generated|q_a [4] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \datapath|mem|altsyncram_component|auto_generated|q_a [5] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \datapath|mem|altsyncram_component|auto_generated|q_a [6] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \datapath|mem|altsyncram_component|auto_generated|q_a [7] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [11] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \datapath|pmem|altsyncram_component|auto_generated|q_a [12] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \datapath|pmem|altsyncram_component|auto_generated|q_a [14] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \datapath|pmem|altsyncram_component|auto_generated|q_a [15] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [2] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \datapath|pmem|altsyncram_component|auto_generated|q_a [9] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \datapath|pmem|altsyncram_component|auto_generated|q_a [10] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \datapath|pmem|altsyncram_component|auto_generated|q_a [13] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [1] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \datapath|pmem|altsyncram_component|auto_generated|q_a [3] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \datapath|pmem|altsyncram_component|auto_generated|q_a [4] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \datapath|pmem|altsyncram_component|auto_generated|q_a [6] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [5] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \datapath|pmem|altsyncram_component|auto_generated|q_a [7] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \datapath|pmem|altsyncram_component|auto_generated|q_a [8] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];

// Location: LCCOMB_X10_Y19_N16
cycloneii_lcell_comb \datapath|compa|LessThan1~1 (
// Equation(s):
// \datapath|compa|LessThan1~1_cout  = CARRY((\datapath|mux5E2|Mux7~3_combout  & !\datapath|mux5E1|Mux7~0_combout ))

	.dataa(\datapath|mux5E2|Mux7~3_combout ),
	.datab(\datapath|mux5E1|Mux7~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath|compa|LessThan1~1_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~1 .lut_mask = 16'h0022;
defparam \datapath|compa|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N18
cycloneii_lcell_comb \datapath|compa|LessThan1~3 (
// Equation(s):
// \datapath|compa|LessThan1~3_cout  = CARRY((\datapath|mux5E2|Mux6~1_combout  & (\datapath|mux5E1|Mux6~0_combout  & !\datapath|compa|LessThan1~1_cout )) # (!\datapath|mux5E2|Mux6~1_combout  & ((\datapath|mux5E1|Mux6~0_combout ) # 
// (!\datapath|compa|LessThan1~1_cout ))))

	.dataa(\datapath|mux5E2|Mux6~1_combout ),
	.datab(\datapath|mux5E1|Mux6~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~1_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~3_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~3 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N20
cycloneii_lcell_comb \datapath|compa|LessThan1~5 (
// Equation(s):
// \datapath|compa|LessThan1~5_cout  = CARRY((\datapath|mux5E1|Mux5~0_combout  & (\datapath|mux5E2|Mux5~1_combout  & !\datapath|compa|LessThan1~3_cout )) # (!\datapath|mux5E1|Mux5~0_combout  & ((\datapath|mux5E2|Mux5~1_combout ) # 
// (!\datapath|compa|LessThan1~3_cout ))))

	.dataa(\datapath|mux5E1|Mux5~0_combout ),
	.datab(\datapath|mux5E2|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~3_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~5_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~5 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N22
cycloneii_lcell_comb \datapath|compa|LessThan1~7 (
// Equation(s):
// \datapath|compa|LessThan1~7_cout  = CARRY((\datapath|mux5E2|Mux4~1_combout  & (\datapath|mux5E1|Mux4~0_combout  & !\datapath|compa|LessThan1~5_cout )) # (!\datapath|mux5E2|Mux4~1_combout  & ((\datapath|mux5E1|Mux4~0_combout ) # 
// (!\datapath|compa|LessThan1~5_cout ))))

	.dataa(\datapath|mux5E2|Mux4~1_combout ),
	.datab(\datapath|mux5E1|Mux4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~5_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~7_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~7 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N24
cycloneii_lcell_comb \datapath|compa|LessThan1~9 (
// Equation(s):
// \datapath|compa|LessThan1~9_cout  = CARRY((\datapath|mux5E1|Mux3~0_combout  & (\datapath|mux5E2|Mux3~1_combout  & !\datapath|compa|LessThan1~7_cout )) # (!\datapath|mux5E1|Mux3~0_combout  & ((\datapath|mux5E2|Mux3~1_combout ) # 
// (!\datapath|compa|LessThan1~7_cout ))))

	.dataa(\datapath|mux5E1|Mux3~0_combout ),
	.datab(\datapath|mux5E2|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~7_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~9_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~9 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneii_lcell_comb \datapath|compa|LessThan1~11 (
// Equation(s):
// \datapath|compa|LessThan1~11_cout  = CARRY((\datapath|mux5E2|Mux2~1_combout  & (\datapath|mux5E1|Mux2~0_combout  & !\datapath|compa|LessThan1~9_cout )) # (!\datapath|mux5E2|Mux2~1_combout  & ((\datapath|mux5E1|Mux2~0_combout ) # 
// (!\datapath|compa|LessThan1~9_cout ))))

	.dataa(\datapath|mux5E2|Mux2~1_combout ),
	.datab(\datapath|mux5E1|Mux2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~9_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~11_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~11 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N28
cycloneii_lcell_comb \datapath|compa|LessThan1~13 (
// Equation(s):
// \datapath|compa|LessThan1~13_cout  = CARRY((\datapath|mux5E2|Mux1~1_combout  & ((!\datapath|compa|LessThan1~11_cout ) # (!\datapath|mux5E1|Mux1~0_combout ))) # (!\datapath|mux5E2|Mux1~1_combout  & (!\datapath|mux5E1|Mux1~0_combout  & 
// !\datapath|compa|LessThan1~11_cout )))

	.dataa(\datapath|mux5E2|Mux1~1_combout ),
	.datab(\datapath|mux5E1|Mux1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~11_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~13_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~13 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N30
cycloneii_lcell_comb \datapath|compa|LessThan1~14 (
// Equation(s):
// \datapath|compa|LessThan1~14_combout  = (\datapath|mux5E2|Mux0~1_combout  & ((\datapath|compa|LessThan1~13_cout ) # (!\datapath|mux5E1|Mux0~0_combout ))) # (!\datapath|mux5E2|Mux0~1_combout  & (\datapath|compa|LessThan1~13_cout  & 
// !\datapath|mux5E1|Mux0~0_combout ))

	.dataa(vcc),
	.datab(\datapath|mux5E2|Mux0~1_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E1|Mux0~0_combout ),
	.cin(\datapath|compa|LessThan1~13_cout ),
	.combout(\datapath|compa|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|LessThan1~14 .lut_mask = 16'hC0FC;
defparam \datapath|compa|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X13_Y19
cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux0~1_combout ,\datapath|mux5E2|Mux1~1_combout ,\datapath|mux5E2|Mux2~1_combout ,\datapath|mux5E2|Mux3~1_combout ,\datapath|mux5E2|Mux4~1_combout ,\datapath|mux5E2|Mux5~1_combout ,\datapath|mux5E2|Mux6~1_combout ,\datapath|mux5E2|Mux7~3_combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X11_Y19_N25
cycloneii_lcell_ff \control|state.exe_movi (
	.clk(\clk~combout ),
	.datain(\control|state~49_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_movi~regout ));

// Location: LCFF_X14_Y19_N25
cycloneii_lcell_ff \datapath|R3|data_out[3] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|mux5|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [3]));

// Location: LCCOMB_X10_Y19_N2
cycloneii_lcell_comb \datapath|mux5E1|Mux4~0 (
// Equation(s):
// \datapath|mux5E1|Mux4~0_combout  = (\datapath|R3|data_out [3] & ((\control|sel_5e1 [0]) # (\control|sel_5e1 [1])))

	.dataa(vcc),
	.datab(\control|sel_5e1 [0]),
	.datac(\datapath|R3|data_out [3]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux4~0 .lut_mask = 16'hF0C0;
defparam \datapath|mux5E1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N12
cycloneii_lcell_comb \datapath|compa|Equal0~1 (
// Equation(s):
// \datapath|compa|Equal0~1_combout  = (\datapath|mux5E2|Mux4~1_combout  & (\datapath|mux5E1|Mux4~0_combout  & (\datapath|mux5E2|Mux5~1_combout  $ (!\datapath|mux5E1|Mux5~0_combout )))) # (!\datapath|mux5E2|Mux4~1_combout  & (!\datapath|mux5E1|Mux4~0_combout 
//  & (\datapath|mux5E2|Mux5~1_combout  $ (!\datapath|mux5E1|Mux5~0_combout ))))

	.dataa(\datapath|mux5E2|Mux4~1_combout ),
	.datab(\datapath|mux5E2|Mux5~1_combout ),
	.datac(\datapath|mux5E1|Mux5~0_combout ),
	.datad(\datapath|mux5E1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~1 .lut_mask = 16'h8241;
defparam \datapath|compa|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneii_lcell_comb \control|Selector41~2 (
// Equation(s):
// \control|Selector41~2_combout  = ((!\datapath|compa|LessThan1~14_combout  & (!\datapath|compa|Equal0~4_combout  & \datapath|compa|LessThan0~14_combout ))) # (!\control|state.exe_jmph~regout )

	.dataa(\datapath|compa|LessThan1~14_combout ),
	.datab(\datapath|compa|Equal0~4_combout ),
	.datac(\control|state.exe_jmph~regout ),
	.datad(\datapath|compa|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\control|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector41~2 .lut_mask = 16'h1F0F;
defparam \control|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y16_N25
cycloneii_lcell_ff \control|state.exe_iand (
	.clk(\clk~combout ),
	.datain(\control|state~57_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_iand~regout ));

// Location: LCCOMB_X11_Y19_N24
cycloneii_lcell_comb \control|state~49 (
// Equation(s):
// \control|state~49_combout  = (\datapath|IR|data_out [12] & (\datapath|IR|data_out [13] & (!\datapath|IR|data_out [11] & \control|state~48_combout )))

	.dataa(\datapath|IR|data_out [12]),
	.datab(\datapath|IR|data_out [13]),
	.datac(\datapath|IR|data_out [11]),
	.datad(\control|state~48_combout ),
	.cin(gnd),
	.combout(\control|state~49_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~49 .lut_mask = 16'h0800;
defparam \control|state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneii_lcell_comb \datapath|mux5|Mux6~0 (
// Equation(s):
// \datapath|mux5|Mux6~0_combout  = (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & (\datapath|mux5E2|Mux6~1_combout )) # (!\control|sel_mux5 [1] & ((\control|mem_adr [1])))))

	.dataa(\datapath|mux5E2|Mux6~1_combout ),
	.datab(\control|sel_mux5 [1]),
	.datac(\control|sel_mux5 [0]),
	.datad(\control|mem_adr [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux6~0 .lut_mask = 16'h0B08;
defparam \datapath|mux5|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneii_lcell_comb \datapath|mux5|Mux7~0 (
// Equation(s):
// \datapath|mux5|Mux7~0_combout  = (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & (\datapath|mux5E2|Mux7~3_combout )) # (!\control|sel_mux5 [1] & ((\control|mem_adr [0])))))

	.dataa(\datapath|mux5E2|Mux7~3_combout ),
	.datab(\control|sel_mux5 [0]),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|mem_adr [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux7~0 .lut_mask = 16'h2320;
defparam \datapath|mux5|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneii_lcell_comb \datapath|mux5|Mux4~0 (
// Equation(s):
// \datapath|mux5|Mux4~0_combout  = (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & (\datapath|mux5E2|Mux4~1_combout )) # (!\control|sel_mux5 [1] & ((\control|mem_adr [3])))))

	.dataa(\datapath|mux5E2|Mux4~1_combout ),
	.datab(\control|mem_adr [3]),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux4~0 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneii_lcell_comb \datapath|mux5|Mux5~0 (
// Equation(s):
// \datapath|mux5|Mux5~0_combout  = (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & (\datapath|mux5E2|Mux5~1_combout )) # (!\control|sel_mux5 [1] & ((\control|mem_adr [2])))))

	.dataa(\datapath|mux5E2|Mux5~1_combout ),
	.datab(\control|mem_adr [2]),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux5~0 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneii_lcell_comb \datapath|mux5|Mux3~0 (
// Equation(s):
// \datapath|mux5|Mux3~0_combout  = (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & (\datapath|mux5E2|Mux3~1_combout )) # (!\control|sel_mux5 [1] & ((\control|mem_adr [4])))))

	.dataa(\datapath|mux5E2|Mux3~1_combout ),
	.datab(\control|sel_mux5 [0]),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|mem_adr [4]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux3~0 .lut_mask = 16'h2320;
defparam \datapath|mux5|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N10
cycloneii_lcell_comb \datapath|mux5|Mux0~0 (
// Equation(s):
// \datapath|mux5|Mux0~0_combout  = (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & (\datapath|mux5E2|Mux0~1_combout )) # (!\control|sel_mux5 [1] & ((\control|mem_adr [7])))))

	.dataa(\datapath|mux5E2|Mux0~1_combout ),
	.datab(\control|mem_adr [7]),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux0~0 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneii_lcell_comb \datapath|mux5|Mux1~0 (
// Equation(s):
// \datapath|mux5|Mux1~0_combout  = (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & ((\datapath|mux5E2|Mux1~1_combout ))) # (!\control|sel_mux5 [1] & (\control|mem_adr [6]))))

	.dataa(\control|mem_adr [6]),
	.datab(\datapath|mux5E2|Mux1~1_combout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux1~0 .lut_mask = 16'h00CA;
defparam \datapath|mux5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneii_lcell_comb \control|state~57 (
// Equation(s):
// \control|state~57_combout  = (!\datapath|IR|data_out [13] & (\datapath|IR|data_out [12] & (\control|state~48_combout  & !\datapath|IR|data_out [11])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\control|state~48_combout ),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|state~57_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~57 .lut_mask = 16'h0040;
defparam \control|state~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneii_lcell_comb \control|WideOr3 (
// Equation(s):
// \control|WideOr3~combout  = (\control|WideOr0~0_combout ) # ((!\control|state.decode~regout  & (!\control|state.fetch~regout  & \control|state.reset~regout )))

	.dataa(\control|state.decode~regout ),
	.datab(\control|state.fetch~regout ),
	.datac(\control|WideOr0~0_combout ),
	.datad(\control|state.reset~regout ),
	.cin(gnd),
	.combout(\control|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr3 .lut_mask = 16'hF1F0;
defparam \control|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneii_lcell_comb \control|WideOr5 (
// Equation(s):
// \control|WideOr5~combout  = (\control|WideOr0~0_combout ) # ((!\control|state.exe_st~regout  & !\control|state.exe_ld~regout ))

	.dataa(vcc),
	.datab(\control|state.exe_st~regout ),
	.datac(\control|state.exe_ld~regout ),
	.datad(\control|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr5 .lut_mask = 16'hFF03;
defparam \control|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneii_lcell_comb \control|wren (
// Equation(s):
// \control|wren~combout  = (\control|WideOr5~combout  & ((\control|wren~combout ))) # (!\control|WideOr5~combout  & (\control|state.exe_st~regout ))

	.dataa(vcc),
	.datab(\control|WideOr5~combout ),
	.datac(\control|state.exe_st~regout ),
	.datad(\control|wren~combout ),
	.cin(gnd),
	.combout(\control|wren~combout ),
	.cout());
// synopsys translate_off
defparam \control|wren .lut_mask = 16'hFC30;
defparam \control|wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneii_lcell_comb \datapath|pcounter|addr_out[0]~10 (
// Equation(s):
// \datapath|pcounter|addr_out[0]~10_combout  = \datapath|pcounter|addr_out [0] $ (VCC)
// \datapath|pcounter|addr_out[0]~11  = CARRY(\datapath|pcounter|addr_out [0])

	.dataa(vcc),
	.datab(\datapath|pcounter|addr_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|pcounter|addr_out[0]~10_combout ),
	.cout(\datapath|pcounter|addr_out[0]~11 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[0]~10 .lut_mask = 16'h33CC;
defparam \datapath|pcounter|addr_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneii_lcell_comb \datapath|pcounter|addr_out[1]~12 (
// Equation(s):
// \datapath|pcounter|addr_out[1]~12_combout  = (\datapath|pcounter|addr_out [1] & (!\datapath|pcounter|addr_out[0]~11 )) # (!\datapath|pcounter|addr_out [1] & ((\datapath|pcounter|addr_out[0]~11 ) # (GND)))
// \datapath|pcounter|addr_out[1]~13  = CARRY((!\datapath|pcounter|addr_out[0]~11 ) # (!\datapath|pcounter|addr_out [1]))

	.dataa(\datapath|pcounter|addr_out [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[0]~11 ),
	.combout(\datapath|pcounter|addr_out[1]~12_combout ),
	.cout(\datapath|pcounter|addr_out[1]~13 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[1]~12 .lut_mask = 16'h5A5F;
defparam \datapath|pcounter|addr_out[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneii_lcell_comb \datapath|pcounter|addr_out[2]~14 (
// Equation(s):
// \datapath|pcounter|addr_out[2]~14_combout  = (\datapath|pcounter|addr_out [2] & (\datapath|pcounter|addr_out[1]~13  $ (GND))) # (!\datapath|pcounter|addr_out [2] & (!\datapath|pcounter|addr_out[1]~13  & VCC))
// \datapath|pcounter|addr_out[2]~15  = CARRY((\datapath|pcounter|addr_out [2] & !\datapath|pcounter|addr_out[1]~13 ))

	.dataa(\datapath|pcounter|addr_out [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[1]~13 ),
	.combout(\datapath|pcounter|addr_out[2]~14_combout ),
	.cout(\datapath|pcounter|addr_out[2]~15 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[2]~14 .lut_mask = 16'hA50A;
defparam \datapath|pcounter|addr_out[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneii_lcell_comb \control|mux2_in1[2] (
// Equation(s):
// \control|mux2_in1 [2] = (GLOBAL(\control|Selector2~2clkctrl_outclk ) & (\datapath|IR|data_out [3])) # (!GLOBAL(\control|Selector2~2clkctrl_outclk ) & ((\control|mux2_in1 [2])))

	.dataa(\datapath|IR|data_out [3]),
	.datab(vcc),
	.datac(\control|mux2_in1 [2]),
	.datad(\control|Selector2~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|mux2_in1 [2]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[2] .lut_mask = 16'hAAF0;
defparam \control|mux2_in1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneii_lcell_comb \datapath|pcounter|addr_out[3]~16 (
// Equation(s):
// \datapath|pcounter|addr_out[3]~16_combout  = (\datapath|pcounter|addr_out [3] & (!\datapath|pcounter|addr_out[2]~15 )) # (!\datapath|pcounter|addr_out [3] & ((\datapath|pcounter|addr_out[2]~15 ) # (GND)))
// \datapath|pcounter|addr_out[3]~17  = CARRY((!\datapath|pcounter|addr_out[2]~15 ) # (!\datapath|pcounter|addr_out [3]))

	.dataa(\datapath|pcounter|addr_out [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[2]~15 ),
	.combout(\datapath|pcounter|addr_out[3]~16_combout ),
	.cout(\datapath|pcounter|addr_out[3]~17 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[3]~16 .lut_mask = 16'h5A5F;
defparam \datapath|pcounter|addr_out[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneii_lcell_comb \control|mux2_in1[3] (
// Equation(s):
// \control|mux2_in1 [3] = (GLOBAL(\control|Selector2~2clkctrl_outclk ) & (\datapath|IR|data_out [4])) # (!GLOBAL(\control|Selector2~2clkctrl_outclk ) & ((\control|mux2_in1 [3])))

	.dataa(\datapath|IR|data_out [4]),
	.datab(\control|mux2_in1 [3]),
	.datac(vcc),
	.datad(\control|Selector2~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|mux2_in1 [3]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[3] .lut_mask = 16'hAACC;
defparam \control|mux2_in1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneii_lcell_comb \control|state.reset~feeder (
// Equation(s):
// \control|state.reset~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.reset~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.reset~feeder .lut_mask = 16'hFFFF;
defparam \control|state.reset~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X11_Y18_N13
cycloneii_lcell_ff \control|state.reset (
	.clk(\clk~combout ),
	.datain(\control|state.reset~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.reset~regout ));

// Location: LCCOMB_X11_Y18_N16
cycloneii_lcell_comb \control|pc_ld~0 (
// Equation(s):
// \control|pc_ld~0_combout  = (!\control|state.decode~regout  & \control|state.reset~regout )

	.dataa(\control|state.decode~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|state.reset~regout ),
	.cin(gnd),
	.combout(\control|pc_ld~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|pc_ld~0 .lut_mask = 16'h5500;
defparam \control|pc_ld~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneii_lcell_comb \datapath|pcounter|addr_out[4]~18 (
// Equation(s):
// \datapath|pcounter|addr_out[4]~18_combout  = (\datapath|pcounter|addr_out [4] & (\datapath|pcounter|addr_out[3]~17  $ (GND))) # (!\datapath|pcounter|addr_out [4] & (!\datapath|pcounter|addr_out[3]~17  & VCC))
// \datapath|pcounter|addr_out[4]~19  = CARRY((\datapath|pcounter|addr_out [4] & !\datapath|pcounter|addr_out[3]~17 ))

	.dataa(\datapath|pcounter|addr_out [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[3]~17 ),
	.combout(\datapath|pcounter|addr_out[4]~18_combout ),
	.cout(\datapath|pcounter|addr_out[4]~19 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[4]~18 .lut_mask = 16'hA50A;
defparam \datapath|pcounter|addr_out[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneii_lcell_comb \datapath|pcounter|addr_out[5]~20 (
// Equation(s):
// \datapath|pcounter|addr_out[5]~20_combout  = (\datapath|pcounter|addr_out [5] & (!\datapath|pcounter|addr_out[4]~19 )) # (!\datapath|pcounter|addr_out [5] & ((\datapath|pcounter|addr_out[4]~19 ) # (GND)))
// \datapath|pcounter|addr_out[5]~21  = CARRY((!\datapath|pcounter|addr_out[4]~19 ) # (!\datapath|pcounter|addr_out [5]))

	.dataa(\datapath|pcounter|addr_out [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[4]~19 ),
	.combout(\datapath|pcounter|addr_out[5]~20_combout ),
	.cout(\datapath|pcounter|addr_out[5]~21 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[5]~20 .lut_mask = 16'h5A5F;
defparam \datapath|pcounter|addr_out[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneii_lcell_comb \control|mux2_in1[5] (
// Equation(s):
// \control|mux2_in1 [5] = (GLOBAL(\control|Selector2~2clkctrl_outclk ) & (\datapath|IR|data_out [6])) # (!GLOBAL(\control|Selector2~2clkctrl_outclk ) & ((\control|mux2_in1 [5])))

	.dataa(\datapath|IR|data_out [6]),
	.datab(\control|mux2_in1 [5]),
	.datac(vcc),
	.datad(\control|Selector2~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|mux2_in1 [5]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[5] .lut_mask = 16'hAACC;
defparam \control|mux2_in1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N15
cycloneii_lcell_ff \datapath|pcounter|addr_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|pcounter|addr_out[5]~20_combout ),
	.sdata(\control|mux2_in1 [5]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [5]));

// Location: LCCOMB_X11_Y17_N16
cycloneii_lcell_comb \datapath|pcounter|addr_out[6]~22 (
// Equation(s):
// \datapath|pcounter|addr_out[6]~22_combout  = (\datapath|pcounter|addr_out [6] & (\datapath|pcounter|addr_out[5]~21  $ (GND))) # (!\datapath|pcounter|addr_out [6] & (!\datapath|pcounter|addr_out[5]~21  & VCC))
// \datapath|pcounter|addr_out[6]~23  = CARRY((\datapath|pcounter|addr_out [6] & !\datapath|pcounter|addr_out[5]~21 ))

	.dataa(vcc),
	.datab(\datapath|pcounter|addr_out [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[5]~21 ),
	.combout(\datapath|pcounter|addr_out[6]~22_combout ),
	.cout(\datapath|pcounter|addr_out[6]~23 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[6]~22 .lut_mask = 16'hC30C;
defparam \datapath|pcounter|addr_out[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneii_lcell_comb \datapath|pcounter|addr_out[7]~24 (
// Equation(s):
// \datapath|pcounter|addr_out[7]~24_combout  = (\datapath|pcounter|addr_out [7] & (!\datapath|pcounter|addr_out[6]~23 )) # (!\datapath|pcounter|addr_out [7] & ((\datapath|pcounter|addr_out[6]~23 ) # (GND)))
// \datapath|pcounter|addr_out[7]~25  = CARRY((!\datapath|pcounter|addr_out[6]~23 ) # (!\datapath|pcounter|addr_out [7]))

	.dataa(vcc),
	.datab(\datapath|pcounter|addr_out [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[6]~23 ),
	.combout(\datapath|pcounter|addr_out[7]~24_combout ),
	.cout(\datapath|pcounter|addr_out[7]~25 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[7]~24 .lut_mask = 16'h3C3F;
defparam \datapath|pcounter|addr_out[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneii_lcell_comb \datapath|pcounter|addr_out[8]~26 (
// Equation(s):
// \datapath|pcounter|addr_out[8]~26_combout  = (\datapath|pcounter|addr_out [8] & (\datapath|pcounter|addr_out[7]~25  $ (GND))) # (!\datapath|pcounter|addr_out [8] & (!\datapath|pcounter|addr_out[7]~25  & VCC))
// \datapath|pcounter|addr_out[8]~27  = CARRY((\datapath|pcounter|addr_out [8] & !\datapath|pcounter|addr_out[7]~25 ))

	.dataa(vcc),
	.datab(\datapath|pcounter|addr_out [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_out[7]~25 ),
	.combout(\datapath|pcounter|addr_out[8]~26_combout ),
	.cout(\datapath|pcounter|addr_out[8]~27 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_out[8]~26 .lut_mask = 16'hC30C;
defparam \datapath|pcounter|addr_out[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneii_lcell_comb \datapath|pcounter|addr_out[9]~28 (
// Equation(s):
// \datapath|pcounter|addr_out[9]~28_combout  = \datapath|pcounter|addr_out[8]~27  $ (\datapath|pcounter|addr_out [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|pcounter|addr_out [9]),
	.cin(\datapath|pcounter|addr_out[8]~27 ),
	.combout(\datapath|pcounter|addr_out[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|pcounter|addr_out[9]~28 .lut_mask = 16'h0FF0;
defparam \datapath|pcounter|addr_out[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X13_Y18
cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 4;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 4;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneii_lcell_comb \control|IR_ld (
// Equation(s):
// \control|IR_ld~combout  = (\control|WideOr3~combout  & (\control|IR_ld~combout )) # (!\control|WideOr3~combout  & ((\control|state.fetch~regout )))

	.dataa(\control|WideOr3~combout ),
	.datab(\control|IR_ld~combout ),
	.datac(vcc),
	.datad(\control|state.fetch~regout ),
	.cin(gnd),
	.combout(\control|IR_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|IR_ld .lut_mask = 16'hDD88;
defparam \control|IR_ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y18_N21
cycloneii_lcell_ff \datapath|IR|data_out[10] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|pmem|altsyncram_component|auto_generated|q_a [10]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [10]));

// Location: LCCOMB_X12_Y17_N26
cycloneii_lcell_comb \control|mux2_in1[9] (
// Equation(s):
// \control|mux2_in1 [9] = (GLOBAL(\control|Selector2~2clkctrl_outclk ) & ((\datapath|IR|data_out [10]))) # (!GLOBAL(\control|Selector2~2clkctrl_outclk ) & (\control|mux2_in1 [9]))

	.dataa(vcc),
	.datab(\control|mux2_in1 [9]),
	.datac(\datapath|IR|data_out [10]),
	.datad(\control|Selector2~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|mux2_in1 [9]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[9] .lut_mask = 16'hF0CC;
defparam \control|mux2_in1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N23
cycloneii_lcell_ff \datapath|pcounter|addr_out[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|pcounter|addr_out[9]~28_combout ),
	.sdata(\control|mux2_in1 [9]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [9]));

// Location: LCCOMB_X12_Y18_N28
cycloneii_lcell_comb \datapath|IR|data_out[9]~feeder (
// Equation(s):
// \datapath|IR|data_out[9]~feeder_combout  = \datapath|pmem|altsyncram_component|auto_generated|q_a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|pmem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\datapath|IR|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|IR|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \datapath|IR|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y18_N29
cycloneii_lcell_ff \datapath|IR|data_out[9] (
	.clk(\clk~combout ),
	.datain(\datapath|IR|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [9]));

// Location: LCCOMB_X12_Y17_N16
cycloneii_lcell_comb \control|mux2_in1[8] (
// Equation(s):
// \control|mux2_in1 [8] = (GLOBAL(\control|Selector2~2clkctrl_outclk ) & (\datapath|IR|data_out [9])) # (!GLOBAL(\control|Selector2~2clkctrl_outclk ) & ((\control|mux2_in1 [8])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [9]),
	.datac(\control|mux2_in1 [8]),
	.datad(\control|Selector2~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|mux2_in1 [8]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[8] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N21
cycloneii_lcell_ff \datapath|pcounter|addr_out[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|pcounter|addr_out[8]~26_combout ),
	.sdata(\control|mux2_in1 [8]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [8]));

// Location: M4K_X13_Y16
cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(3'b000),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(3'b000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 3;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 3;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X12_Y16_N29
cycloneii_lcell_ff \datapath|IR|data_out[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|pmem|altsyncram_component|auto_generated|q_a [8]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [8]));

// Location: LCCOMB_X12_Y17_N12
cycloneii_lcell_comb \control|mux2_in1[7] (
// Equation(s):
// \control|mux2_in1 [7] = (GLOBAL(\control|Selector2~2clkctrl_outclk ) & ((\datapath|IR|data_out [8]))) # (!GLOBAL(\control|Selector2~2clkctrl_outclk ) & (\control|mux2_in1 [7]))

	.dataa(\control|mux2_in1 [7]),
	.datab(\datapath|IR|data_out [8]),
	.datac(vcc),
	.datad(\control|Selector2~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|mux2_in1 [7]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[7] .lut_mask = 16'hCCAA;
defparam \control|mux2_in1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N19
cycloneii_lcell_ff \datapath|pcounter|addr_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|pcounter|addr_out[7]~24_combout ),
	.sdata(\control|mux2_in1 [7]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [7]));

// Location: LCCOMB_X12_Y16_N14
cycloneii_lcell_comb \datapath|IR|data_out[7]~feeder (
// Equation(s):
// \datapath|IR|data_out[7]~feeder_combout  = \datapath|pmem|altsyncram_component|auto_generated|q_a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|pmem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\datapath|IR|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|IR|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \datapath|IR|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y16_N15
cycloneii_lcell_ff \datapath|IR|data_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|IR|data_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [7]));

// Location: LCCOMB_X12_Y17_N10
cycloneii_lcell_comb \control|mux2_in1[6] (
// Equation(s):
// \control|mux2_in1 [6] = (GLOBAL(\control|Selector2~2clkctrl_outclk ) & ((\datapath|IR|data_out [7]))) # (!GLOBAL(\control|Selector2~2clkctrl_outclk ) & (\control|mux2_in1 [6]))

	.dataa(\control|mux2_in1 [6]),
	.datab(\datapath|IR|data_out [7]),
	.datac(vcc),
	.datad(\control|Selector2~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|mux2_in1 [6]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[6] .lut_mask = 16'hCCAA;
defparam \control|mux2_in1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N17
cycloneii_lcell_ff \datapath|pcounter|addr_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|pcounter|addr_out[6]~22_combout ),
	.sdata(\control|mux2_in1 [6]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [6]));

// Location: LCCOMB_X12_Y16_N30
cycloneii_lcell_comb \datapath|IR|data_out[5]~feeder (
// Equation(s):
// \datapath|IR|data_out[5]~feeder_combout  = \datapath|pmem|altsyncram_component|auto_generated|q_a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|pmem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\datapath|IR|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|IR|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \datapath|IR|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y16_N31
cycloneii_lcell_ff \datapath|IR|data_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|IR|data_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [5]));

// Location: LCCOMB_X11_Y17_N28
cycloneii_lcell_comb \control|mux2_in1[4] (
// Equation(s):
// \control|mux2_in1 [4] = (GLOBAL(\control|Selector2~2clkctrl_outclk ) & (\datapath|IR|data_out [5])) # (!GLOBAL(\control|Selector2~2clkctrl_outclk ) & ((\control|mux2_in1 [4])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [5]),
	.datac(\control|mux2_in1 [4]),
	.datad(\control|Selector2~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|mux2_in1 [4]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[4] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N13
cycloneii_lcell_ff \datapath|pcounter|addr_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|pcounter|addr_out[4]~18_combout ),
	.sdata(\control|mux2_in1 [4]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [4]));

// Location: LCFF_X12_Y17_N19
cycloneii_lcell_ff \datapath|IR|data_out[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|pmem|altsyncram_component|auto_generated|q_a [13]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [13]));

// Location: M4K_X13_Y15
cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 4;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 4;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneii_lcell_comb \datapath|IR|data_out[15]~feeder (
// Equation(s):
// \datapath|IR|data_out[15]~feeder_combout  = \datapath|pmem|altsyncram_component|auto_generated|q_a [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|pmem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\datapath|IR|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|IR|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \datapath|IR|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y15_N1
cycloneii_lcell_ff \datapath|IR|data_out[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|IR|data_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [15]));

// Location: LCCOMB_X12_Y15_N2
cycloneii_lcell_comb \control|Selector1~0 (
// Equation(s):
// \control|Selector1~0_combout  = (\datapath|IR|data_out [13] & ((\datapath|IR|data_out [12]) # ((\datapath|IR|data_out [15]) # (\datapath|IR|data_out [11]))))

	.dataa(\datapath|IR|data_out [12]),
	.datab(\datapath|IR|data_out [15]),
	.datac(\datapath|IR|data_out [13]),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector1~0 .lut_mask = 16'hF0E0;
defparam \control|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneii_lcell_comb \control|state~45 (
// Equation(s):
// \control|state~45_combout  = (!\datapath|IR|data_out [15] & (\control|state.decode~regout  & (!\datapath|IR|data_out [14] & !\control|Selector1~0_combout )))

	.dataa(\datapath|IR|data_out [15]),
	.datab(\control|state.decode~regout ),
	.datac(\datapath|IR|data_out [14]),
	.datad(\control|Selector1~0_combout ),
	.cin(gnd),
	.combout(\control|state~45_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~45 .lut_mask = 16'h0004;
defparam \control|state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneii_lcell_comb \control|state~63 (
// Equation(s):
// \control|state~63_combout  = (!\datapath|IR|data_out [11] & (!\datapath|IR|data_out [13] & (\datapath|IR|data_out [12] & \control|state~45_combout )))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\datapath|IR|data_out [13]),
	.datac(\datapath|IR|data_out [12]),
	.datad(\control|state~45_combout ),
	.cin(gnd),
	.combout(\control|state~63_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~63 .lut_mask = 16'h1000;
defparam \control|state~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y19_N19
cycloneii_lcell_ff \control|state.exe_mov (
	.clk(\clk~combout ),
	.datain(\control|state~63_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_mov~regout ));

// Location: LCCOMB_X14_Y19_N20
cycloneii_lcell_comb \control|state~61 (
// Equation(s):
// \control|state~61_combout  = (!\datapath|IR|data_out [11] & (!\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & \control|state~45_combout )))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\datapath|IR|data_out [13]),
	.datac(\datapath|IR|data_out [12]),
	.datad(\control|state~45_combout ),
	.cin(gnd),
	.combout(\control|state~61_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~61 .lut_mask = 16'h0100;
defparam \control|state~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N21
cycloneii_lcell_ff \control|state.exe_ld (
	.clk(\clk~clkctrl_outclk ),
	.datain(\control|state~61_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_ld~regout ));

// Location: LCCOMB_X12_Y17_N18
cycloneii_lcell_comb \control|Selector41~5 (
// Equation(s):
// \control|Selector41~5_combout  = (!\control|state.exe_ld~regout  & !\control|state.exe_st~regout )

	.dataa(vcc),
	.datab(\control|state.exe_ld~regout ),
	.datac(vcc),
	.datad(\control|state.exe_st~regout ),
	.cin(gnd),
	.combout(\control|Selector41~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector41~5 .lut_mask = 16'h0033;
defparam \control|Selector41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneii_lcell_comb \control|state~48 (
// Equation(s):
// \control|state~48_combout  = (\control|state.decode~regout  & (\datapath|IR|data_out [14] & !\datapath|IR|data_out [15]))

	.dataa(\control|state.decode~regout ),
	.datab(vcc),
	.datac(\datapath|IR|data_out [14]),
	.datad(\datapath|IR|data_out [15]),
	.cin(gnd),
	.combout(\control|state~48_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~48 .lut_mask = 16'h00A0;
defparam \control|state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneii_lcell_comb \control|state~60 (
// Equation(s):
// \control|state~60_combout  = (\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & (\control|state~48_combout  & \datapath|IR|data_out [11])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\control|state~48_combout ),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|state~60_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~60 .lut_mask = 16'h2000;
defparam \control|state~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y16_N15
cycloneii_lcell_ff \control|state.exe_ixor (
	.clk(\clk~combout ),
	.datain(\control|state~60_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_ixor~regout ));

// Location: LCCOMB_X14_Y16_N20
cycloneii_lcell_comb \control|state~59 (
// Equation(s):
// \control|state~59_combout  = (\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & (\control|state~48_combout  & !\datapath|IR|data_out [11])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\control|state~48_combout ),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|state~59_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~59 .lut_mask = 16'h0020;
defparam \control|state~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y16_N21
cycloneii_lcell_ff \control|state.exe_inot (
	.clk(\clk~combout ),
	.datain(\control|state~59_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_inot~regout ));

// Location: LCCOMB_X14_Y16_N18
cycloneii_lcell_comb \control|state~56 (
// Equation(s):
// \control|state~56_combout  = (!\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & (\control|state~48_combout  & \datapath|IR|data_out [11])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\control|state~48_combout ),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|state~56_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~56 .lut_mask = 16'h1000;
defparam \control|state~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y16_N19
cycloneii_lcell_ff \control|state.exe_subi (
	.clk(\clk~combout ),
	.datain(\control|state~56_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_subi~regout ));

// Location: LCCOMB_X14_Y16_N16
cycloneii_lcell_comb \control|state~55 (
// Equation(s):
// \control|state~55_combout  = (!\datapath|IR|data_out [13] & (!\datapath|IR|data_out [12] & (\control|state~48_combout  & !\datapath|IR|data_out [11])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\control|state~48_combout ),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|state~55_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~55 .lut_mask = 16'h0010;
defparam \control|state~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y16_N17
cycloneii_lcell_ff \control|state.exe_addi (
	.clk(\clk~clkctrl_outclk ),
	.datain(\control|state~55_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_addi~regout ));

// Location: LCCOMB_X14_Y16_N30
cycloneii_lcell_comb \control|state~58 (
// Equation(s):
// \control|state~58_combout  = (!\datapath|IR|data_out [13] & (\datapath|IR|data_out [12] & (\control|state~48_combout  & \datapath|IR|data_out [11])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\control|state~48_combout ),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|state~58_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~58 .lut_mask = 16'h4000;
defparam \control|state~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y16_N31
cycloneii_lcell_ff \control|state.exe_ior (
	.clk(\clk~combout ),
	.datain(\control|state~58_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_ior~regout ));

// Location: LCCOMB_X14_Y16_N22
cycloneii_lcell_comb \control|Selector41~3 (
// Equation(s):
// \control|Selector41~3_combout  = (!\control|state.exe_iand~regout  & (!\control|state.exe_subi~regout  & (!\control|state.exe_addi~regout  & !\control|state.exe_ior~regout )))

	.dataa(\control|state.exe_iand~regout ),
	.datab(\control|state.exe_subi~regout ),
	.datac(\control|state.exe_addi~regout ),
	.datad(\control|state.exe_ior~regout ),
	.cin(gnd),
	.combout(\control|Selector41~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector41~3 .lut_mask = 16'h0001;
defparam \control|Selector41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneii_lcell_comb \control|Selector41~4 (
// Equation(s):
// \control|Selector41~4_combout  = (!\control|state.exe_ixor~regout  & (!\control|state.exe_inot~regout  & \control|Selector41~3_combout ))

	.dataa(vcc),
	.datab(\control|state.exe_ixor~regout ),
	.datac(\control|state.exe_inot~regout ),
	.datad(\control|Selector41~3_combout ),
	.cin(gnd),
	.combout(\control|Selector41~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector41~4 .lut_mask = 16'h0300;
defparam \control|Selector41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneii_lcell_comb \control|Selector41~6 (
// Equation(s):
// \control|Selector41~6_combout  = (!\control|WideOr0~0_combout  & (!\control|state.exe_mov~regout  & (\control|Selector41~5_combout  & \control|Selector41~4_combout )))

	.dataa(\control|WideOr0~0_combout ),
	.datab(\control|state.exe_mov~regout ),
	.datac(\control|Selector41~5_combout ),
	.datad(\control|Selector41~4_combout ),
	.cin(gnd),
	.combout(\control|Selector41~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector41~6 .lut_mask = 16'h1000;
defparam \control|Selector41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneii_lcell_comb \control|alu_sel[3]~1 (
// Equation(s):
// \control|alu_sel[3]~1_combout  = (\datapath|IR|data_out [10]) # (\datapath|IR|data_out [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|IR|data_out [10]),
	.datad(\datapath|IR|data_out [9]),
	.cin(gnd),
	.combout(\control|alu_sel[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|alu_sel[3]~1 .lut_mask = 16'hFFF0;
defparam \control|alu_sel[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneii_lcell_comb \control|Selector36~0 (
// Equation(s):
// \control|Selector36~0_combout  = (\control|state.exe_mov~regout  & (!\datapath|IR|data_out [10] & \datapath|IR|data_out [9]))

	.dataa(vcc),
	.datab(\control|state.exe_mov~regout ),
	.datac(\datapath|IR|data_out [10]),
	.datad(\datapath|IR|data_out [9]),
	.cin(gnd),
	.combout(\control|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector36~0 .lut_mask = 16'h0C00;
defparam \control|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneii_lcell_comb \control|Selector36~1 (
// Equation(s):
// \control|Selector36~1_combout  = (\control|state.exe_ld~regout ) # ((\control|Selector36~0_combout ) # ((\control|alu_sel[3]~1_combout  & !\control|Selector41~4_combout )))

	.dataa(\control|state.exe_ld~regout ),
	.datab(\control|alu_sel[3]~1_combout ),
	.datac(\control|Selector36~0_combout ),
	.datad(\control|Selector41~4_combout ),
	.cin(gnd),
	.combout(\control|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector36~1 .lut_mask = 16'hFAFE;
defparam \control|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneii_lcell_comb \control|sel_mux5[0] (
// Equation(s):
// \control|sel_mux5 [0] = (\control|Selector36~1_combout  & ((!\control|state.exe_mov~regout ))) # (!\control|Selector36~1_combout  & (\control|sel_mux5 [0]))

	.dataa(vcc),
	.datab(\control|sel_mux5 [0]),
	.datac(\control|Selector36~1_combout ),
	.datad(\control|state.exe_mov~regout ),
	.cin(gnd),
	.combout(\control|sel_mux5 [0]),
	.cout());
// synopsys translate_off
defparam \control|sel_mux5[0] .lut_mask = 16'h0CFC;
defparam \control|sel_mux5[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneii_lcell_comb \control|sel_mux5[1] (
// Equation(s):
// \control|sel_mux5 [1] = (\control|Selector36~1_combout  & (!\control|state.exe_ld~regout )) # (!\control|Selector36~1_combout  & ((\control|sel_mux5 [1])))

	.dataa(\control|state.exe_ld~regout ),
	.datab(\control|sel_mux5 [1]),
	.datac(vcc),
	.datad(\control|Selector36~1_combout ),
	.cin(gnd),
	.combout(\control|sel_mux5 [1]),
	.cout());
// synopsys translate_off
defparam \control|sel_mux5[1] .lut_mask = 16'h55CC;
defparam \control|sel_mux5[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y17
cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\datapath|pcounter|addr_out [9],\datapath|pcounter|addr_out [8],\datapath|pcounter|addr_out [7],\datapath|pcounter|addr_out [6],\datapath|pcounter|addr_out [5],\datapath|pcounter|addr_out [4],\datapath|pcounter|addr_out [3],\datapath|pcounter|addr_out [2],\datapath|pcounter|addr_out [1],
\datapath|pcounter|addr_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 4;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 4;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X12_Y17_N3
cycloneii_lcell_ff \datapath|IR|data_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|pmem|altsyncram_component|auto_generated|q_a [1]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [1]));

// Location: LCCOMB_X12_Y17_N2
cycloneii_lcell_comb \control|mem_adr[0] (
// Equation(s):
// \control|mem_adr [0] = (\control|Selector41~5_combout  & (\control|mem_adr [0])) # (!\control|Selector41~5_combout  & ((\datapath|IR|data_out [1])))

	.dataa(vcc),
	.datab(\control|mem_adr [0]),
	.datac(\datapath|IR|data_out [1]),
	.datad(\control|Selector41~5_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [0]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[0] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneii_lcell_comb \control|mem_adr[1] (
// Equation(s):
// \control|mem_adr [1] = (\control|Selector41~5_combout  & (\control|mem_adr [1])) # (!\control|Selector41~5_combout  & ((\datapath|IR|data_out [2])))

	.dataa(\control|mem_adr [1]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [2]),
	.datad(\control|Selector41~5_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [1]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[1] .lut_mask = 16'hAAF0;
defparam \control|mem_adr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneii_lcell_comb \datapath|IR|data_out[3]~feeder (
// Equation(s):
// \datapath|IR|data_out[3]~feeder_combout  = \datapath|pmem|altsyncram_component|auto_generated|q_a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|pmem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\datapath|IR|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|IR|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath|IR|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y17_N31
cycloneii_lcell_ff \datapath|IR|data_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|IR|data_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [3]));

// Location: LCCOMB_X12_Y17_N24
cycloneii_lcell_comb \control|mem_adr[2] (
// Equation(s):
// \control|mem_adr [2] = (\control|Selector41~5_combout  & (\control|mem_adr [2])) # (!\control|Selector41~5_combout  & ((\datapath|IR|data_out [3])))

	.dataa(vcc),
	.datab(\control|Selector41~5_combout ),
	.datac(\control|mem_adr [2]),
	.datad(\datapath|IR|data_out [3]),
	.cin(gnd),
	.combout(\control|mem_adr [2]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[2] .lut_mask = 16'hF3C0;
defparam \control|mem_adr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneii_lcell_comb \datapath|IR|data_out[4]~feeder (
// Equation(s):
// \datapath|IR|data_out[4]~feeder_combout  = \datapath|pmem|altsyncram_component|auto_generated|q_a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|pmem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\datapath|IR|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|IR|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \datapath|IR|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y17_N29
cycloneii_lcell_ff \datapath|IR|data_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|IR|data_out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [4]));

// Location: LCCOMB_X12_Y17_N22
cycloneii_lcell_comb \control|mem_adr[3] (
// Equation(s):
// \control|mem_adr [3] = (\control|Selector41~5_combout  & (\control|mem_adr [3])) # (!\control|Selector41~5_combout  & ((\datapath|IR|data_out [4])))

	.dataa(vcc),
	.datab(\control|Selector41~5_combout ),
	.datac(\control|mem_adr [3]),
	.datad(\datapath|IR|data_out [4]),
	.cin(gnd),
	.combout(\control|mem_adr [3]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[3] .lut_mask = 16'hF3C0;
defparam \control|mem_adr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneii_lcell_comb \control|mem_adr[4] (
// Equation(s):
// \control|mem_adr [4] = (\control|Selector41~5_combout  & (\control|mem_adr [4])) # (!\control|Selector41~5_combout  & ((\datapath|IR|data_out [5])))

	.dataa(vcc),
	.datab(\control|mem_adr [4]),
	.datac(\control|Selector41~5_combout ),
	.datad(\datapath|IR|data_out [5]),
	.cin(gnd),
	.combout(\control|mem_adr [4]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[4] .lut_mask = 16'hCFC0;
defparam \control|mem_adr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y17_N7
cycloneii_lcell_ff \datapath|IR|data_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|pmem|altsyncram_component|auto_generated|q_a [6]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [6]));

// Location: LCCOMB_X12_Y17_N6
cycloneii_lcell_comb \control|mem_adr[5] (
// Equation(s):
// \control|mem_adr [5] = (\control|Selector41~5_combout  & (\control|mem_adr [5])) # (!\control|Selector41~5_combout  & ((\datapath|IR|data_out [6])))

	.dataa(\control|mem_adr [5]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [6]),
	.datad(\control|Selector41~5_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [5]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[5] .lut_mask = 16'hAAF0;
defparam \control|mem_adr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneii_lcell_comb \control|mem_adr[6] (
// Equation(s):
// \control|mem_adr [6] = (\control|Selector41~5_combout  & (\control|mem_adr [6])) # (!\control|Selector41~5_combout  & ((\datapath|IR|data_out [7])))

	.dataa(vcc),
	.datab(\control|mem_adr [6]),
	.datac(\datapath|IR|data_out [7]),
	.datad(\control|Selector41~5_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [6]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[6] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneii_lcell_comb \control|mem_adr[7] (
// Equation(s):
// \control|mem_adr [7] = (\control|Selector41~5_combout  & ((\control|mem_adr [7]))) # (!\control|Selector41~5_combout  & (\datapath|IR|data_out [8]))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [8]),
	.datac(\control|mem_adr [7]),
	.datad(\control|Selector41~5_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [7]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[7] .lut_mask = 16'hF0CC;
defparam \control|mem_adr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneii_lcell_comb \datapath|mux5|Mux2~0 (
// Equation(s):
// \datapath|mux5|Mux2~0_combout  = (!\control|sel_mux5 [0] & ((\control|sel_mux5 [1] & (\datapath|mux5E2|Mux2~1_combout )) # (!\control|sel_mux5 [1] & ((\control|mem_adr [5])))))

	.dataa(\datapath|mux5E2|Mux2~1_combout ),
	.datab(\control|mem_adr [5]),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux2~0 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneii_lcell_comb \datapath|mux5|Mux2~1 (
// Equation(s):
// \datapath|mux5|Mux2~1_combout  = (\datapath|mux5|Mux2~0_combout ) # ((\datapath|mem|altsyncram_component|auto_generated|q_a [5] & (!\control|sel_mux5 [1] & \control|sel_mux5 [0])))

	.dataa(\datapath|mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\datapath|mux5|Mux2~0_combout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux2~1 .lut_mask = 16'hCECC;
defparam \datapath|mux5|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneii_lcell_comb \datapath|R3|data_out[5]~feeder (
// Equation(s):
// \datapath|R3|data_out[5]~feeder_combout  = \datapath|mux5|Mux2~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|mux5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\datapath|R3|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|R3|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \datapath|R3|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N3
cycloneii_lcell_ff \datapath|R3|data_out[5] (
	.clk(\clk~combout ),
	.datain(\datapath|R3|data_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [5]));

// Location: LCCOMB_X12_Y18_N22
cycloneii_lcell_comb \control|Selector11~0 (
// Equation(s):
// \control|Selector11~0_combout  = (\datapath|IR|data_out [9]) # ((!\datapath|IR|data_out [10]) # (!\control|state.exe_st~regout ))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [9]),
	.datac(\control|state.exe_st~regout ),
	.datad(\datapath|IR|data_out [10]),
	.cin(gnd),
	.combout(\control|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector11~0 .lut_mask = 16'hCFFF;
defparam \control|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneii_lcell_comb \control|Selector32~0 (
// Equation(s):
// \control|Selector32~0_combout  = (\control|Selector36~0_combout ) # ((\control|alu_sel[3]~1_combout  & ((\control|state.exe_st~regout ) # (!\control|Selector41~4_combout ))))

	.dataa(\control|alu_sel[3]~1_combout ),
	.datab(\control|Selector41~4_combout ),
	.datac(\control|state.exe_st~regout ),
	.datad(\control|Selector36~0_combout ),
	.cin(gnd),
	.combout(\control|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector32~0 .lut_mask = 16'hFFA2;
defparam \control|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneii_lcell_comb \control|sel_5e2[0] (
// Equation(s):
// \control|sel_5e2 [0] = (\control|Selector32~0_combout  & ((\control|Selector11~0_combout ))) # (!\control|Selector32~0_combout  & (\control|sel_5e2 [0]))

	.dataa(vcc),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|Selector11~0_combout ),
	.datad(\control|Selector32~0_combout ),
	.cin(gnd),
	.combout(\control|sel_5e2 [0]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e2[0] .lut_mask = 16'hF0CC;
defparam \control|sel_5e2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneii_lcell_comb \control|state~51 (
// Equation(s):
// \control|state~51_combout  = (\datapath|IR|data_out [15] & (\control|state.decode~regout  & (!\datapath|IR|data_out [14] & !\control|Selector1~0_combout )))

	.dataa(\datapath|IR|data_out [15]),
	.datab(\control|state.decode~regout ),
	.datac(\datapath|IR|data_out [14]),
	.datad(\control|Selector1~0_combout ),
	.cin(gnd),
	.combout(\control|state~51_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~51 .lut_mask = 16'h0008;
defparam \control|state~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N20
cycloneii_lcell_comb \control|state~64 (
// Equation(s):
// \control|state~64_combout  = (!\datapath|IR|data_out [11] & (!\datapath|IR|data_out [12] & \control|state~51_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [12]),
	.datad(\control|state~51_combout ),
	.cin(gnd),
	.combout(\control|state~64_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~64 .lut_mask = 16'h0500;
defparam \control|state~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N21
cycloneii_lcell_ff \control|state.exe_goto (
	.clk(\clk~combout ),
	.datain(\control|state~64_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_goto~regout ));

// Location: LCCOMB_X10_Y18_N0
cycloneii_lcell_comb \control|WideOr4~0 (
// Equation(s):
// \control|WideOr4~0_combout  = (!\control|state.exe_jmpl~regout  & (!\control|state.exe_cjmp~regout  & (!\control|state.exe_goto~regout  & !\control|state.fetch~regout )))

	.dataa(\control|state.exe_jmpl~regout ),
	.datab(\control|state.exe_cjmp~regout ),
	.datac(\control|state.exe_goto~regout ),
	.datad(\control|state.fetch~regout ),
	.cin(gnd),
	.combout(\control|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr4~0 .lut_mask = 16'h0001;
defparam \control|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N4
cycloneii_lcell_comb \control|Selector5~0 (
// Equation(s):
// \control|Selector5~0_combout  = (!\control|state.exe_mov~regout  & (!\control|state.decode~regout  & (!\control|state.exe_ld~regout  & \control|state.reset~regout )))

	.dataa(\control|state.exe_mov~regout ),
	.datab(\control|state.decode~regout ),
	.datac(\control|state.exe_ld~regout ),
	.datad(\control|state.reset~regout ),
	.cin(gnd),
	.combout(\control|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector5~0 .lut_mask = 16'h0100;
defparam \control|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneii_lcell_comb \control|state~54 (
// Equation(s):
// \control|state~54_combout  = (!\datapath|IR|data_out [11] & (\datapath|IR|data_out [12] & \control|state~51_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [12]),
	.datad(\control|state~51_combout ),
	.cin(gnd),
	.combout(\control|state~54_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~54 .lut_mask = 16'h5000;
defparam \control|state~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N25
cycloneii_lcell_ff \control|state.exe_jmph (
	.clk(\clk~combout ),
	.datain(\control|state~54_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_jmph~regout ));

// Location: LCCOMB_X11_Y19_N26
cycloneii_lcell_comb \control|Selector5~1 (
// Equation(s):
// \control|Selector5~1_combout  = (!\control|WideOr0~0_combout  & (\control|WideOr4~0_combout  & (\control|Selector5~0_combout  & !\control|state.exe_jmph~regout )))

	.dataa(\control|WideOr0~0_combout ),
	.datab(\control|WideOr4~0_combout ),
	.datac(\control|Selector5~0_combout ),
	.datad(\control|state.exe_jmph~regout ),
	.cin(gnd),
	.combout(\control|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector5~1 .lut_mask = 16'h0040;
defparam \control|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneii_lcell_comb \control|Selector5~2 (
// Equation(s):
// \control|Selector5~2_combout  = (\control|Selector5~1_combout  & (((\datapath|IR|data_out [10]) # (!\control|state.exe_st~regout )) # (!\datapath|IR|data_out [9])))

	.dataa(\datapath|IR|data_out [9]),
	.datab(\datapath|IR|data_out [10]),
	.datac(\control|state.exe_st~regout ),
	.datad(\control|Selector5~1_combout ),
	.cin(gnd),
	.combout(\control|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector5~2 .lut_mask = 16'hDF00;
defparam \control|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneii_lcell_comb \control|sel_5e2[1] (
// Equation(s):
// \control|sel_5e2 [1] = (\control|Selector32~0_combout  & ((\control|Selector5~2_combout ))) # (!\control|Selector32~0_combout  & (\control|sel_5e2 [1]))

	.dataa(vcc),
	.datab(\control|sel_5e2 [1]),
	.datac(\control|Selector32~0_combout ),
	.datad(\control|Selector5~2_combout ),
	.cin(gnd),
	.combout(\control|sel_5e2 [1]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e2[1] .lut_mask = 16'hFC0C;
defparam \control|sel_5e2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneii_lcell_comb \control|Selector31~2 (
// Equation(s):
// \control|Selector31~2_combout  = (!\control|state.exe_st~regout  & \control|Selector5~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|state.exe_st~regout ),
	.datad(\control|Selector5~1_combout ),
	.cin(gnd),
	.combout(\control|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector31~2 .lut_mask = 16'h0F00;
defparam \control|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneii_lcell_comb \control|sel_5e2[2] (
// Equation(s):
// \control|sel_5e2 [2] = (\control|Selector32~0_combout  & ((\control|Selector31~2_combout ))) # (!\control|Selector32~0_combout  & (\control|sel_5e2 [2]))

	.dataa(vcc),
	.datab(\control|sel_5e2 [2]),
	.datac(\control|Selector32~0_combout ),
	.datad(\control|Selector31~2_combout ),
	.cin(gnd),
	.combout(\control|sel_5e2 [2]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e2[2] .lut_mask = 16'hFC0C;
defparam \control|sel_5e2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneii_lcell_comb \datapath|mux5E2|Mux7~2 (
// Equation(s):
// \datapath|mux5E2|Mux7~2_combout  = (!\control|sel_5e2 [2] & ((\control|sel_5e2 [0]) # (\control|sel_5e2 [1])))

	.dataa(vcc),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|sel_5e2 [1]),
	.datad(\control|sel_5e2 [2]),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux7~2 .lut_mask = 16'h00FC;
defparam \datapath|mux5E2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneii_lcell_comb \datapath|mux5E2|Mux7~1 (
// Equation(s):
// \datapath|mux5E2|Mux7~1_combout  = (!\control|sel_5e2 [0] & (!\control|sel_5e2 [1] & \control|sel_5e2 [2]))

	.dataa(vcc),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|sel_5e2 [1]),
	.datad(\control|sel_5e2 [2]),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux7~1 .lut_mask = 16'h0300;
defparam \datapath|mux5E2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneii_lcell_comb \datapath|mux5E2|Mux2~1 (
// Equation(s):
// \datapath|mux5E2|Mux2~1_combout  = (\datapath|mux5|Mux2~1_combout  & ((\datapath|mux5E2|Mux7~1_combout ) # ((\datapath|R3|data_out [5] & \datapath|mux5E2|Mux7~2_combout )))) # (!\datapath|mux5|Mux2~1_combout  & (\datapath|R3|data_out [5] & 
// (\datapath|mux5E2|Mux7~2_combout )))

	.dataa(\datapath|mux5|Mux2~1_combout ),
	.datab(\datapath|R3|data_out [5]),
	.datac(\datapath|mux5E2|Mux7~2_combout ),
	.datad(\datapath|mux5E2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux2~1 .lut_mask = 16'hEAC0;
defparam \datapath|mux5E2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneii_lcell_comb \datapath|mux5|Mux1~1 (
// Equation(s):
// \datapath|mux5|Mux1~1_combout  = (\datapath|mux5|Mux1~0_combout ) # ((\control|sel_mux5 [0] & (\datapath|mem|altsyncram_component|auto_generated|q_a [6] & !\control|sel_mux5 [1])))

	.dataa(\datapath|mux5|Mux1~0_combout ),
	.datab(\control|sel_mux5 [0]),
	.datac(\datapath|mem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\control|sel_mux5 [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux1~1 .lut_mask = 16'hAAEA;
defparam \datapath|mux5|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneii_lcell_comb \datapath|mux5E2|Mux1~1 (
// Equation(s):
// \datapath|mux5E2|Mux1~1_combout  = (\datapath|R3|data_out [6] & ((\datapath|mux5E2|Mux7~2_combout ) # ((\datapath|mux5|Mux1~1_combout  & \datapath|mux5E2|Mux7~1_combout )))) # (!\datapath|R3|data_out [6] & (\datapath|mux5|Mux1~1_combout  & 
// ((\datapath|mux5E2|Mux7~1_combout ))))

	.dataa(\datapath|R3|data_out [6]),
	.datab(\datapath|mux5|Mux1~1_combout ),
	.datac(\datapath|mux5E2|Mux7~2_combout ),
	.datad(\datapath|mux5E2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux1~1 .lut_mask = 16'hECA0;
defparam \datapath|mux5E2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneii_lcell_comb \datapath|mux5|Mux3~1 (
// Equation(s):
// \datapath|mux5|Mux3~1_combout  = (\datapath|mux5|Mux3~0_combout ) # ((\control|sel_mux5 [0] & (!\control|sel_mux5 [1] & \datapath|mem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath|mux5|Mux3~0_combout ),
	.datab(\control|sel_mux5 [0]),
	.datac(\control|sel_mux5 [1]),
	.datad(\datapath|mem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux3~1 .lut_mask = 16'hAEAA;
defparam \datapath|mux5|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneii_lcell_comb \datapath|R3|data_out[4]~feeder (
// Equation(s):
// \datapath|R3|data_out[4]~feeder_combout  = \datapath|mux5|Mux3~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|mux5|Mux3~1_combout ),
	.cin(gnd),
	.combout(\datapath|R3|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|R3|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \datapath|R3|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N5
cycloneii_lcell_ff \datapath|R3|data_out[4] (
	.clk(\clk~combout ),
	.datain(\datapath|R3|data_out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [4]));

// Location: LCCOMB_X12_Y19_N30
cycloneii_lcell_comb \datapath|mux5E2|Mux3~1 (
// Equation(s):
// \datapath|mux5E2|Mux3~1_combout  = (\datapath|mux5|Mux3~1_combout  & ((\datapath|mux5E2|Mux7~1_combout ) # ((\datapath|R3|data_out [4] & \datapath|mux5E2|Mux7~2_combout )))) # (!\datapath|mux5|Mux3~1_combout  & (\datapath|R3|data_out [4] & 
// (\datapath|mux5E2|Mux7~2_combout )))

	.dataa(\datapath|mux5|Mux3~1_combout ),
	.datab(\datapath|R3|data_out [4]),
	.datac(\datapath|mux5E2|Mux7~2_combout ),
	.datad(\datapath|mux5E2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux3~1 .lut_mask = 16'hEAC0;
defparam \datapath|mux5E2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneii_lcell_comb \datapath|mux5|Mux4~1 (
// Equation(s):
// \datapath|mux5|Mux4~1_combout  = (\datapath|mux5|Mux4~0_combout ) # ((\datapath|mem|altsyncram_component|auto_generated|q_a [3] & (!\control|sel_mux5 [1] & \control|sel_mux5 [0])))

	.dataa(\datapath|mux5|Mux4~0_combout ),
	.datab(\datapath|mem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux4~1 .lut_mask = 16'hAEAA;
defparam \datapath|mux5|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneii_lcell_comb \datapath|mux5E2|Mux4~1 (
// Equation(s):
// \datapath|mux5E2|Mux4~1_combout  = (\datapath|R3|data_out [3] & ((\datapath|mux5E2|Mux7~2_combout ) # ((\datapath|mux5|Mux4~1_combout  & \datapath|mux5E2|Mux7~1_combout )))) # (!\datapath|R3|data_out [3] & (\datapath|mux5|Mux4~1_combout  & 
// ((\datapath|mux5E2|Mux7~1_combout ))))

	.dataa(\datapath|R3|data_out [3]),
	.datab(\datapath|mux5|Mux4~1_combout ),
	.datac(\datapath|mux5E2|Mux7~2_combout ),
	.datad(\datapath|mux5E2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux4~1 .lut_mask = 16'hECA0;
defparam \datapath|mux5E2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneii_lcell_comb \datapath|mux5|Mux5~1 (
// Equation(s):
// \datapath|mux5|Mux5~1_combout  = (\datapath|mux5|Mux5~0_combout ) # ((\datapath|mem|altsyncram_component|auto_generated|q_a [2] & (!\control|sel_mux5 [1] & \control|sel_mux5 [0])))

	.dataa(\datapath|mux5|Mux5~0_combout ),
	.datab(\datapath|mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux5~1 .lut_mask = 16'hAEAA;
defparam \datapath|mux5|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneii_lcell_comb \datapath|R3|data_out[2]~feeder (
// Equation(s):
// \datapath|R3|data_out[2]~feeder_combout  = \datapath|mux5|Mux5~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|mux5|Mux5~1_combout ),
	.cin(gnd),
	.combout(\datapath|R3|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|R3|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath|R3|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N27
cycloneii_lcell_ff \datapath|R3|data_out[2] (
	.clk(\clk~combout ),
	.datain(\datapath|R3|data_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [2]));

// Location: LCCOMB_X12_Y19_N10
cycloneii_lcell_comb \datapath|mux5E2|Mux5~1 (
// Equation(s):
// \datapath|mux5E2|Mux5~1_combout  = (\datapath|mux5|Mux5~1_combout  & ((\datapath|mux5E2|Mux7~1_combout ) # ((\datapath|R3|data_out [2] & \datapath|mux5E2|Mux7~2_combout )))) # (!\datapath|mux5|Mux5~1_combout  & (\datapath|R3|data_out [2] & 
// (\datapath|mux5E2|Mux7~2_combout )))

	.dataa(\datapath|mux5|Mux5~1_combout ),
	.datab(\datapath|R3|data_out [2]),
	.datac(\datapath|mux5E2|Mux7~2_combout ),
	.datad(\datapath|mux5E2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux5~1 .lut_mask = 16'hEAC0;
defparam \datapath|mux5E2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneii_lcell_comb \datapath|mux5|Mux6~1 (
// Equation(s):
// \datapath|mux5|Mux6~1_combout  = (\datapath|mux5|Mux6~0_combout ) # ((\control|sel_mux5 [0] & (!\control|sel_mux5 [1] & \datapath|mem|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\datapath|mux5|Mux6~0_combout ),
	.datab(\control|sel_mux5 [0]),
	.datac(\control|sel_mux5 [1]),
	.datad(\datapath|mem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux6~1 .lut_mask = 16'hAEAA;
defparam \datapath|mux5|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneii_lcell_comb \datapath|mux5E2|Mux6~1 (
// Equation(s):
// \datapath|mux5E2|Mux6~1_combout  = (\datapath|R3|data_out [1] & ((\datapath|mux5E2|Mux7~2_combout ) # ((\datapath|mux5|Mux6~1_combout  & \datapath|mux5E2|Mux7~1_combout )))) # (!\datapath|R3|data_out [1] & (\datapath|mux5|Mux6~1_combout  & 
// ((\datapath|mux5E2|Mux7~1_combout ))))

	.dataa(\datapath|R3|data_out [1]),
	.datab(\datapath|mux5|Mux6~1_combout ),
	.datac(\datapath|mux5E2|Mux7~2_combout ),
	.datad(\datapath|mux5E2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux6~1 .lut_mask = 16'hECA0;
defparam \datapath|mux5E2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
cycloneii_lcell_comb \datapath|mux5|Mux7~1 (
// Equation(s):
// \datapath|mux5|Mux7~1_combout  = (\datapath|mux5|Mux7~0_combout ) # ((\control|sel_mux5 [0] & (!\control|sel_mux5 [1] & \datapath|mem|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\datapath|mux5|Mux7~0_combout ),
	.datab(\control|sel_mux5 [0]),
	.datac(\control|sel_mux5 [1]),
	.datad(\datapath|mem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux7~1 .lut_mask = 16'hAEAA;
defparam \datapath|mux5|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N1
cycloneii_lcell_ff \datapath|R3|data_out[0] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [0]));

// Location: LCCOMB_X12_Y19_N26
cycloneii_lcell_comb \datapath|mux5E2|Mux7~3 (
// Equation(s):
// \datapath|mux5E2|Mux7~3_combout  = (\datapath|mux5|Mux7~1_combout  & ((\datapath|mux5E2|Mux7~1_combout ) # ((\datapath|R3|data_out [0] & \datapath|mux5E2|Mux7~2_combout )))) # (!\datapath|mux5|Mux7~1_combout  & (\datapath|R3|data_out [0] & 
// (\datapath|mux5E2|Mux7~2_combout )))

	.dataa(\datapath|mux5|Mux7~1_combout ),
	.datab(\datapath|R3|data_out [0]),
	.datac(\datapath|mux5E2|Mux7~2_combout ),
	.datad(\datapath|mux5E2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux7~3 .lut_mask = 16'hEAC0;
defparam \datapath|mux5E2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneii_lcell_comb \datapath|mux5|Mux0~1 (
// Equation(s):
// \datapath|mux5|Mux0~1_combout  = (\datapath|mux5|Mux0~0_combout ) # ((\datapath|mem|altsyncram_component|auto_generated|q_a [7] & (!\control|sel_mux5 [1] & \control|sel_mux5 [0])))

	.dataa(\datapath|mux5|Mux0~0_combout ),
	.datab(\datapath|mem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux0~1 .lut_mask = 16'hAEAA;
defparam \datapath|mux5|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N17
cycloneii_lcell_ff \datapath|R3|data_out[7] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|mux5|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [7]));

// Location: LCCOMB_X12_Y19_N2
cycloneii_lcell_comb \datapath|mux5E2|Mux0~1 (
// Equation(s):
// \datapath|mux5E2|Mux0~1_combout  = (\datapath|mux5|Mux0~1_combout  & ((\datapath|mux5E2|Mux7~1_combout ) # ((\datapath|R3|data_out [7] & \datapath|mux5E2|Mux7~2_combout )))) # (!\datapath|mux5|Mux0~1_combout  & (\datapath|R3|data_out [7] & 
// (\datapath|mux5E2|Mux7~2_combout )))

	.dataa(\datapath|mux5|Mux0~1_combout ),
	.datab(\datapath|R3|data_out [7]),
	.datac(\datapath|mux5E2|Mux7~2_combout ),
	.datad(\datapath|mux5E2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux0~1 .lut_mask = 16'hEAC0;
defparam \datapath|mux5E2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneii_lcell_comb \control|alu_sel[3]~0 (
// Equation(s):
// \control|alu_sel[3]~0_combout  = (\datapath|IR|data_out [10] & !\datapath|IR|data_out [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|IR|data_out [10]),
	.datad(\datapath|IR|data_out [9]),
	.cin(gnd),
	.combout(\control|alu_sel[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|alu_sel[3]~0 .lut_mask = 16'h00F0;
defparam \control|alu_sel[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneii_lcell_comb \control|sel_5e1[0] (
// Equation(s):
// \control|sel_5e1 [0] = (\control|Selector31~3_combout  & ((!\control|alu_sel[3]~0_combout ))) # (!\control|Selector31~3_combout  & (\control|sel_5e1 [0]))

	.dataa(\control|sel_5e1 [0]),
	.datab(vcc),
	.datac(\control|Selector31~3_combout ),
	.datad(\control|alu_sel[3]~0_combout ),
	.cin(gnd),
	.combout(\control|sel_5e1 [0]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e1[0] .lut_mask = 16'h0AFA;
defparam \control|sel_5e1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N6
cycloneii_lcell_comb \datapath|mux5E1|Mux0~0 (
// Equation(s):
// \datapath|mux5E1|Mux0~0_combout  = (\datapath|R3|data_out [7] & ((\control|sel_5e1 [0]) # (\control|sel_5e1 [1])))

	.dataa(vcc),
	.datab(\datapath|R3|data_out [7]),
	.datac(\control|sel_5e1 [0]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux0~0 .lut_mask = 16'hCCC0;
defparam \datapath|mux5E1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N5
cycloneii_lcell_ff \datapath|R3|data_out[6] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [6]));

// Location: LCCOMB_X10_Y19_N14
cycloneii_lcell_comb \datapath|mux5E1|Mux1~0 (
// Equation(s):
// \datapath|mux5E1|Mux1~0_combout  = (\datapath|R3|data_out [6] & ((\control|sel_5e1 [0]) # (\control|sel_5e1 [1])))

	.dataa(vcc),
	.datab(\datapath|R3|data_out [6]),
	.datac(\control|sel_5e1 [0]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux1~0 .lut_mask = 16'hCCC0;
defparam \datapath|mux5E1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N10
cycloneii_lcell_comb \datapath|mux5E1|Mux3~0 (
// Equation(s):
// \datapath|mux5E1|Mux3~0_combout  = (\datapath|R3|data_out [4] & ((\control|sel_5e1 [0]) # (\control|sel_5e1 [1])))

	.dataa(vcc),
	.datab(\datapath|R3|data_out [4]),
	.datac(\control|sel_5e1 [0]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux3~0 .lut_mask = 16'hCCC0;
defparam \datapath|mux5E1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneii_lcell_comb \datapath|mux5E1|Mux5~0 (
// Equation(s):
// \datapath|mux5E1|Mux5~0_combout  = (\datapath|R3|data_out [2] & ((\control|sel_5e1 [0]) # (\control|sel_5e1 [1])))

	.dataa(vcc),
	.datab(\datapath|R3|data_out [2]),
	.datac(\control|sel_5e1 [0]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux5~0 .lut_mask = 16'hCCC0;
defparam \datapath|mux5E1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N25
cycloneii_lcell_ff \datapath|R3|data_out[1] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [1]));

// Location: LCCOMB_X10_Y19_N8
cycloneii_lcell_comb \datapath|mux5E1|Mux6~0 (
// Equation(s):
// \datapath|mux5E1|Mux6~0_combout  = (\datapath|R3|data_out [1] & ((\control|sel_5e1 [0]) # (\control|sel_5e1 [1])))

	.dataa(vcc),
	.datab(\datapath|R3|data_out [1]),
	.datac(\control|sel_5e1 [0]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux6~0 .lut_mask = 16'hCCC0;
defparam \datapath|mux5E1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N14
cycloneii_lcell_comb \datapath|compa|LessThan0~1 (
// Equation(s):
// \datapath|compa|LessThan0~1_cout  = CARRY((\datapath|mux5E1|Mux7~0_combout  & !\datapath|mux5E2|Mux7~3_combout ))

	.dataa(\datapath|mux5E1|Mux7~0_combout ),
	.datab(\datapath|mux5E2|Mux7~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath|compa|LessThan0~1_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~1 .lut_mask = 16'h0022;
defparam \datapath|compa|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N16
cycloneii_lcell_comb \datapath|compa|LessThan0~3 (
// Equation(s):
// \datapath|compa|LessThan0~3_cout  = CARRY((\datapath|mux5E2|Mux6~1_combout  & ((!\datapath|compa|LessThan0~1_cout ) # (!\datapath|mux5E1|Mux6~0_combout ))) # (!\datapath|mux5E2|Mux6~1_combout  & (!\datapath|mux5E1|Mux6~0_combout  & 
// !\datapath|compa|LessThan0~1_cout )))

	.dataa(\datapath|mux5E2|Mux6~1_combout ),
	.datab(\datapath|mux5E1|Mux6~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~1_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~3_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~3 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N18
cycloneii_lcell_comb \datapath|compa|LessThan0~5 (
// Equation(s):
// \datapath|compa|LessThan0~5_cout  = CARRY((\datapath|mux5E2|Mux5~1_combout  & (\datapath|mux5E1|Mux5~0_combout  & !\datapath|compa|LessThan0~3_cout )) # (!\datapath|mux5E2|Mux5~1_combout  & ((\datapath|mux5E1|Mux5~0_combout ) # 
// (!\datapath|compa|LessThan0~3_cout ))))

	.dataa(\datapath|mux5E2|Mux5~1_combout ),
	.datab(\datapath|mux5E1|Mux5~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~3_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~5_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~5 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N20
cycloneii_lcell_comb \datapath|compa|LessThan0~7 (
// Equation(s):
// \datapath|compa|LessThan0~7_cout  = CARRY((\datapath|mux5E1|Mux4~0_combout  & (\datapath|mux5E2|Mux4~1_combout  & !\datapath|compa|LessThan0~5_cout )) # (!\datapath|mux5E1|Mux4~0_combout  & ((\datapath|mux5E2|Mux4~1_combout ) # 
// (!\datapath|compa|LessThan0~5_cout ))))

	.dataa(\datapath|mux5E1|Mux4~0_combout ),
	.datab(\datapath|mux5E2|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~5_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~7_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~7 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N22
cycloneii_lcell_comb \datapath|compa|LessThan0~9 (
// Equation(s):
// \datapath|compa|LessThan0~9_cout  = CARRY((\datapath|mux5E2|Mux3~1_combout  & (\datapath|mux5E1|Mux3~0_combout  & !\datapath|compa|LessThan0~7_cout )) # (!\datapath|mux5E2|Mux3~1_combout  & ((\datapath|mux5E1|Mux3~0_combout ) # 
// (!\datapath|compa|LessThan0~7_cout ))))

	.dataa(\datapath|mux5E2|Mux3~1_combout ),
	.datab(\datapath|mux5E1|Mux3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~7_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~9_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~9 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N24
cycloneii_lcell_comb \datapath|compa|LessThan0~11 (
// Equation(s):
// \datapath|compa|LessThan0~11_cout  = CARRY((\datapath|mux5E2|Mux2~1_combout  & ((!\datapath|compa|LessThan0~9_cout ) # (!\datapath|mux5E1|Mux2~0_combout ))) # (!\datapath|mux5E2|Mux2~1_combout  & (!\datapath|mux5E1|Mux2~0_combout  & 
// !\datapath|compa|LessThan0~9_cout )))

	.dataa(\datapath|mux5E2|Mux2~1_combout ),
	.datab(\datapath|mux5E1|Mux2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~9_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~11_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~11 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N26
cycloneii_lcell_comb \datapath|compa|LessThan0~13 (
// Equation(s):
// \datapath|compa|LessThan0~13_cout  = CARRY((\datapath|mux5E2|Mux1~1_combout  & (\datapath|mux5E1|Mux1~0_combout  & !\datapath|compa|LessThan0~11_cout )) # (!\datapath|mux5E2|Mux1~1_combout  & ((\datapath|mux5E1|Mux1~0_combout ) # 
// (!\datapath|compa|LessThan0~11_cout ))))

	.dataa(\datapath|mux5E2|Mux1~1_combout ),
	.datab(\datapath|mux5E1|Mux1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~11_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~13_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~13 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N28
cycloneii_lcell_comb \datapath|compa|LessThan0~14 (
// Equation(s):
// \datapath|compa|LessThan0~14_combout  = (\datapath|mux5E2|Mux0~1_combout  & (\datapath|compa|LessThan0~13_cout  & \datapath|mux5E1|Mux0~0_combout )) # (!\datapath|mux5E2|Mux0~1_combout  & ((\datapath|compa|LessThan0~13_cout ) # 
// (\datapath|mux5E1|Mux0~0_combout )))

	.dataa(vcc),
	.datab(\datapath|mux5E2|Mux0~1_combout ),
	.datac(vcc),
	.datad(\datapath|mux5E1|Mux0~0_combout ),
	.cin(\datapath|compa|LessThan0~13_cout ),
	.combout(\datapath|compa|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|LessThan0~14 .lut_mask = 16'hF330;
defparam \datapath|compa|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneii_lcell_comb \control|Selector41~1 (
// Equation(s):
// \control|Selector41~1_combout  = ((\datapath|compa|LessThan1~14_combout  & (!\datapath|compa|Equal0~4_combout  & !\datapath|compa|LessThan0~14_combout ))) # (!\control|state.exe_cjmp~regout )

	.dataa(\datapath|compa|LessThan1~14_combout ),
	.datab(\control|state.exe_cjmp~regout ),
	.datac(\datapath|compa|Equal0~4_combout ),
	.datad(\datapath|compa|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\control|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector41~1 .lut_mask = 16'h333B;
defparam \control|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneii_lcell_comb \control|Selector41~7 (
// Equation(s):
// \control|Selector41~7_combout  = (\control|Selector41~2_combout  & (\control|Selector41~0_combout  & (\control|Selector41~6_combout  & \control|Selector41~1_combout )))

	.dataa(\control|Selector41~2_combout ),
	.datab(\control|Selector41~0_combout ),
	.datac(\control|Selector41~6_combout ),
	.datad(\control|Selector41~1_combout ),
	.cin(gnd),
	.combout(\control|Selector41~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector41~7 .lut_mask = 16'h8000;
defparam \control|Selector41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneii_lcell_comb \control|pc_ld (
// Equation(s):
// \control|pc_ld~combout  = (\control|Selector41~7_combout  & ((\control|pc_ld~0_combout ))) # (!\control|Selector41~7_combout  & (\control|pc_ld~combout ))

	.dataa(vcc),
	.datab(\control|pc_ld~combout ),
	.datac(\control|pc_ld~0_combout ),
	.datad(\control|Selector41~7_combout ),
	.cin(gnd),
	.combout(\control|pc_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|pc_ld .lut_mask = 16'hF0CC;
defparam \control|pc_ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N11
cycloneii_lcell_ff \datapath|pcounter|addr_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|pcounter|addr_out[3]~16_combout ),
	.sdata(\control|mux2_in1 [3]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [3]));

// Location: LCFF_X12_Y17_N1
cycloneii_lcell_ff \datapath|IR|data_out[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|pmem|altsyncram_component|auto_generated|q_a [11]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [11]));

// Location: LCCOMB_X12_Y18_N4
cycloneii_lcell_comb \control|state~62 (
// Equation(s):
// \control|state~62_combout  = (!\datapath|IR|data_out [13] & (\datapath|IR|data_out [11] & (!\datapath|IR|data_out [12] & \control|state~45_combout )))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [11]),
	.datac(\datapath|IR|data_out [12]),
	.datad(\control|state~45_combout ),
	.cin(gnd),
	.combout(\control|state~62_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~62 .lut_mask = 16'h0400;
defparam \control|state~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y18_N5
cycloneii_lcell_ff \control|state.exe_st (
	.clk(\clk~combout ),
	.datain(\control|state~62_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_st~regout ));

// Location: LCCOMB_X12_Y18_N8
cycloneii_lcell_comb \control|Selector31~3 (
// Equation(s):
// \control|Selector31~3_combout  = (\control|Selector5~1_combout  & (!\control|state.exe_st~regout  & ((\datapath|IR|data_out [10]) # (\datapath|IR|data_out [9]))))

	.dataa(\control|Selector5~1_combout ),
	.datab(\control|state.exe_st~regout ),
	.datac(\datapath|IR|data_out [10]),
	.datad(\datapath|IR|data_out [9]),
	.cin(gnd),
	.combout(\control|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector31~3 .lut_mask = 16'h2220;
defparam \control|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneii_lcell_comb \control|alu_sel[3]~2 (
// Equation(s):
// \control|alu_sel[3]~2_combout  = (!\datapath|IR|data_out [10] & \datapath|IR|data_out [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|IR|data_out [10]),
	.datad(\datapath|IR|data_out [9]),
	.cin(gnd),
	.combout(\control|alu_sel[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|alu_sel[3]~2 .lut_mask = 16'h0F00;
defparam \control|alu_sel[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneii_lcell_comb \control|sel_5e1[1] (
// Equation(s):
// \control|sel_5e1 [1] = (\control|Selector31~3_combout  & ((!\control|alu_sel[3]~2_combout ))) # (!\control|Selector31~3_combout  & (\control|sel_5e1 [1]))

	.dataa(vcc),
	.datab(\control|sel_5e1 [1]),
	.datac(\control|Selector31~3_combout ),
	.datad(\control|alu_sel[3]~2_combout ),
	.cin(gnd),
	.combout(\control|sel_5e1 [1]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e1[1] .lut_mask = 16'h0CFC;
defparam \control|sel_5e1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N0
cycloneii_lcell_comb \datapath|mux5E1|Mux2~0 (
// Equation(s):
// \datapath|mux5E1|Mux2~0_combout  = (\datapath|R3|data_out [5] & ((\control|sel_5e1 [1]) # (\control|sel_5e1 [0])))

	.dataa(vcc),
	.datab(\control|sel_5e1 [1]),
	.datac(\control|sel_5e1 [0]),
	.datad(\datapath|R3|data_out [5]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux2~0 .lut_mask = 16'hFC00;
defparam \datapath|mux5E1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N22
cycloneii_lcell_comb \datapath|compa|Equal0~2 (
// Equation(s):
// \datapath|compa|Equal0~2_combout  = (\datapath|mux5E1|Mux3~0_combout  & (\datapath|mux5E2|Mux3~1_combout  & (\datapath|mux5E1|Mux2~0_combout  $ (!\datapath|mux5E2|Mux2~1_combout )))) # (!\datapath|mux5E1|Mux3~0_combout  & (!\datapath|mux5E2|Mux3~1_combout 
//  & (\datapath|mux5E1|Mux2~0_combout  $ (!\datapath|mux5E2|Mux2~1_combout ))))

	.dataa(\datapath|mux5E1|Mux3~0_combout ),
	.datab(\datapath|mux5E1|Mux2~0_combout ),
	.datac(\datapath|mux5E2|Mux2~1_combout ),
	.datad(\datapath|mux5E2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~2 .lut_mask = 16'h8241;
defparam \datapath|compa|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N4
cycloneii_lcell_comb \datapath|mux5E1|Mux7~0 (
// Equation(s):
// \datapath|mux5E1|Mux7~0_combout  = (\datapath|R3|data_out [0] & ((\control|sel_5e1 [0]) # (\control|sel_5e1 [1])))

	.dataa(vcc),
	.datab(\datapath|R3|data_out [0]),
	.datac(\control|sel_5e1 [0]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux7~0 .lut_mask = 16'hCCC0;
defparam \datapath|mux5E1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N8
cycloneii_lcell_comb \datapath|compa|Equal0~0 (
// Equation(s):
// \datapath|compa|Equal0~0_combout  = (\datapath|mux5E2|Mux6~1_combout  & (\datapath|mux5E1|Mux6~0_combout  & (\datapath|mux5E2|Mux7~3_combout  $ (!\datapath|mux5E1|Mux7~0_combout )))) # (!\datapath|mux5E2|Mux6~1_combout  & (!\datapath|mux5E1|Mux6~0_combout 
//  & (\datapath|mux5E2|Mux7~3_combout  $ (!\datapath|mux5E1|Mux7~0_combout ))))

	.dataa(\datapath|mux5E2|Mux6~1_combout ),
	.datab(\datapath|mux5E2|Mux7~3_combout ),
	.datac(\datapath|mux5E1|Mux6~0_combout ),
	.datad(\datapath|mux5E1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~0 .lut_mask = 16'h8421;
defparam \datapath|compa|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneii_lcell_comb \datapath|compa|Equal0~3 (
// Equation(s):
// \datapath|compa|Equal0~3_combout  = (\datapath|mux5E1|Mux1~0_combout  & (\datapath|mux5E2|Mux1~1_combout  & (\datapath|mux5E1|Mux0~0_combout  $ (!\datapath|mux5E2|Mux0~1_combout )))) # (!\datapath|mux5E1|Mux1~0_combout  & (!\datapath|mux5E2|Mux1~1_combout 
//  & (\datapath|mux5E1|Mux0~0_combout  $ (!\datapath|mux5E2|Mux0~1_combout ))))

	.dataa(\datapath|mux5E1|Mux1~0_combout ),
	.datab(\datapath|mux5E2|Mux1~1_combout ),
	.datac(\datapath|mux5E1|Mux0~0_combout ),
	.datad(\datapath|mux5E2|Mux0~1_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~3 .lut_mask = 16'h9009;
defparam \datapath|compa|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N14
cycloneii_lcell_comb \datapath|compa|Equal0~4 (
// Equation(s):
// \datapath|compa|Equal0~4_combout  = (\datapath|compa|Equal0~1_combout  & (\datapath|compa|Equal0~2_combout  & (\datapath|compa|Equal0~0_combout  & \datapath|compa|Equal0~3_combout )))

	.dataa(\datapath|compa|Equal0~1_combout ),
	.datab(\datapath|compa|Equal0~2_combout ),
	.datac(\datapath|compa|Equal0~0_combout ),
	.datad(\datapath|compa|Equal0~3_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~4 .lut_mask = 16'h8000;
defparam \datapath|compa|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N16
cycloneii_lcell_comb \control|state~52 (
// Equation(s):
// \control|state~52_combout  = (\datapath|IR|data_out [11] & (\datapath|IR|data_out [12] & \control|state~51_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [12]),
	.datad(\control|state~51_combout ),
	.cin(gnd),
	.combout(\control|state~52_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~52 .lut_mask = 16'hA000;
defparam \control|state~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N17
cycloneii_lcell_ff \control|state.exe_jmpl (
	.clk(\clk~combout ),
	.datain(\control|state~52_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_jmpl~regout ));

// Location: LCCOMB_X10_Y18_N4
cycloneii_lcell_comb \control|Selector41~0 (
// Equation(s):
// \control|Selector41~0_combout  = ((!\datapath|compa|LessThan1~14_combout  & (\datapath|compa|Equal0~4_combout  & !\datapath|compa|LessThan0~14_combout ))) # (!\control|state.exe_jmpl~regout )

	.dataa(\datapath|compa|LessThan1~14_combout ),
	.datab(\datapath|compa|Equal0~4_combout ),
	.datac(\control|state.exe_jmpl~regout ),
	.datad(\datapath|compa|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\control|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector41~0 .lut_mask = 16'h0F4F;
defparam \control|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneii_lcell_comb \control|state~47 (
// Equation(s):
// \control|state~47_combout  = (\datapath|IR|data_out [13] & \control|state~45_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|IR|data_out [13]),
	.datad(\control|state~45_combout ),
	.cin(gnd),
	.combout(\control|state~47_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~47 .lut_mask = 16'hF000;
defparam \control|state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y19_N1
cycloneii_lcell_ff \control|state.exe_pinout (
	.clk(\clk~combout ),
	.datain(\control|state~47_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_pinout~regout ));

// Location: LCCOMB_X11_Y19_N8
cycloneii_lcell_comb \control|state~46 (
// Equation(s):
// \control|state~46_combout  = (\datapath|IR|data_out [11] & (!\datapath|IR|data_out [13] & (\datapath|IR|data_out [12] & \control|state~45_combout )))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\datapath|IR|data_out [13]),
	.datac(\datapath|IR|data_out [12]),
	.datad(\control|state~45_combout ),
	.cin(gnd),
	.combout(\control|state~46_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~46 .lut_mask = 16'h2000;
defparam \control|state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y19_N9
cycloneii_lcell_ff \control|state.exe_pinin (
	.clk(\clk~combout ),
	.datain(\control|state~46_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_pinin~regout ));

// Location: LCCOMB_X11_Y19_N6
cycloneii_lcell_comb \control|state~50 (
// Equation(s):
// \control|state~50_combout  = (\datapath|IR|data_out [12] & (\datapath|IR|data_out [13] & (\datapath|IR|data_out [11] & \control|state~48_combout )))

	.dataa(\datapath|IR|data_out [12]),
	.datab(\datapath|IR|data_out [13]),
	.datac(\datapath|IR|data_out [11]),
	.datad(\control|state~48_combout ),
	.cin(gnd),
	.combout(\control|state~50_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~50 .lut_mask = 16'h8000;
defparam \control|state~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y19_N7
cycloneii_lcell_ff \control|state.exe_cmp (
	.clk(\clk~clkctrl_outclk ),
	.datain(\control|state~50_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_cmp~regout ));

// Location: LCCOMB_X11_Y19_N20
cycloneii_lcell_comb \control|WideOr0~0 (
// Equation(s):
// \control|WideOr0~0_combout  = (\control|state.exe_movi~regout ) # ((\control|state.exe_pinout~regout ) # ((\control|state.exe_pinin~regout ) # (\control|state.exe_cmp~regout )))

	.dataa(\control|state.exe_movi~regout ),
	.datab(\control|state.exe_pinout~regout ),
	.datac(\control|state.exe_pinin~regout ),
	.datad(\control|state.exe_cmp~regout ),
	.cin(gnd),
	.combout(\control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneii_lcell_comb \control|Selector38~0 (
// Equation(s):
// \control|Selector38~0_combout  = (!\control|WideOr0~0_combout  & ((\control|state.exe_jmph~regout ) # (!\control|WideOr4~0_combout )))

	.dataa(vcc),
	.datab(\control|WideOr4~0_combout ),
	.datac(\control|state.exe_jmph~regout ),
	.datad(\control|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\control|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector38~0 .lut_mask = 16'h00F3;
defparam \control|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N2
cycloneii_lcell_comb \control|Selector38~1 (
// Equation(s):
// \control|Selector38~1_combout  = (\control|Selector41~2_combout  & (\control|Selector41~0_combout  & (\control|Selector38~0_combout  & \control|Selector41~1_combout )))

	.dataa(\control|Selector41~2_combout ),
	.datab(\control|Selector41~0_combout ),
	.datac(\control|Selector38~0_combout ),
	.datad(\control|Selector41~1_combout ),
	.cin(gnd),
	.combout(\control|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector38~1 .lut_mask = 16'h8000;
defparam \control|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneii_lcell_comb \control|sel_mux_pc (
// Equation(s):
// \control|sel_mux_pc~combout  = (\control|Selector38~1_combout  & ((\control|state.fetch~regout ))) # (!\control|Selector38~1_combout  & (\control|sel_mux_pc~combout ))

	.dataa(vcc),
	.datab(\control|Selector38~1_combout ),
	.datac(\control|sel_mux_pc~combout ),
	.datad(\control|state.fetch~regout ),
	.cin(gnd),
	.combout(\control|sel_mux_pc~combout ),
	.cout());
// synopsys translate_off
defparam \control|sel_mux_pc .lut_mask = 16'hFC30;
defparam \control|sel_mux_pc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N9
cycloneii_lcell_ff \datapath|pcounter|addr_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|pcounter|addr_out[2]~14_combout ),
	.sdata(\control|mux2_in1 [2]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [2]));

// Location: LCFF_X12_Y17_N21
cycloneii_lcell_ff \datapath|IR|data_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|pmem|altsyncram_component|auto_generated|q_a [2]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [2]));

// Location: LCCOMB_X11_Y17_N24
cycloneii_lcell_comb \control|mux2_in1[1] (
// Equation(s):
// \control|mux2_in1 [1] = (GLOBAL(\control|Selector2~2clkctrl_outclk ) & (\datapath|IR|data_out [2])) # (!GLOBAL(\control|Selector2~2clkctrl_outclk ) & ((\control|mux2_in1 [1])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [2]),
	.datac(\control|mux2_in1 [1]),
	.datad(\control|Selector2~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|mux2_in1 [1]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[1] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N7
cycloneii_lcell_ff \datapath|pcounter|addr_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|pcounter|addr_out[1]~12_combout ),
	.sdata(\control|mux2_in1 [1]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [1]));

// Location: LCCOMB_X12_Y15_N20
cycloneii_lcell_comb \datapath|IR|data_out[12]~feeder (
// Equation(s):
// \datapath|IR|data_out[12]~feeder_combout  = \datapath|pmem|altsyncram_component|auto_generated|q_a [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|pmem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\datapath|IR|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|IR|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \datapath|IR|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y15_N21
cycloneii_lcell_ff \datapath|IR|data_out[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|IR|data_out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [12]));

// Location: LCCOMB_X10_Y18_N18
cycloneii_lcell_comb \control|state~53 (
// Equation(s):
// \control|state~53_combout  = (\datapath|IR|data_out [11] & (!\datapath|IR|data_out [12] & \control|state~51_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [12]),
	.datad(\control|state~51_combout ),
	.cin(gnd),
	.combout(\control|state~53_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~53 .lut_mask = 16'h0A00;
defparam \control|state~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N19
cycloneii_lcell_ff \control|state.exe_cjmp (
	.clk(\clk~combout ),
	.datain(\control|state~53_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.exe_cjmp~regout ));

// Location: LCCOMB_X10_Y18_N30
cycloneii_lcell_comb \control|Selector2~1 (
// Equation(s):
// \control|Selector2~1_combout  = (\datapath|compa|LessThan1~14_combout  & (\control|state.exe_cjmp~regout  & (!\datapath|compa|Equal0~4_combout ))) # (!\datapath|compa|LessThan1~14_combout  & (((\datapath|compa|Equal0~4_combout  & 
// \control|state.exe_jmpl~regout ))))

	.dataa(\datapath|compa|LessThan1~14_combout ),
	.datab(\control|state.exe_cjmp~regout ),
	.datac(\datapath|compa|Equal0~4_combout ),
	.datad(\control|state.exe_jmpl~regout ),
	.cin(gnd),
	.combout(\control|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector2~1 .lut_mask = 16'h5808;
defparam \control|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N26
cycloneii_lcell_comb \control|Selector2~0 (
// Equation(s):
// \control|Selector2~0_combout  = (!\datapath|compa|LessThan1~14_combout  & (!\datapath|compa|Equal0~4_combout  & (\control|state.exe_jmph~regout  & \datapath|compa|LessThan0~14_combout )))

	.dataa(\datapath|compa|LessThan1~14_combout ),
	.datab(\datapath|compa|Equal0~4_combout ),
	.datac(\control|state.exe_jmph~regout ),
	.datad(\datapath|compa|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\control|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector2~0 .lut_mask = 16'h1000;
defparam \control|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N6
cycloneii_lcell_comb \control|Selector2~2 (
// Equation(s):
// \control|Selector2~2_combout  = (\control|Selector2~0_combout ) # ((\control|state.exe_goto~regout ) # ((!\datapath|compa|LessThan0~14_combout  & \control|Selector2~1_combout )))

	.dataa(\datapath|compa|LessThan0~14_combout ),
	.datab(\control|Selector2~1_combout ),
	.datac(\control|Selector2~0_combout ),
	.datad(\control|state.exe_goto~regout ),
	.cin(gnd),
	.combout(\control|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector2~2 .lut_mask = 16'hFFF4;
defparam \control|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \control|Selector2~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\control|Selector2~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\control|Selector2~2clkctrl_outclk ));
// synopsys translate_off
defparam \control|Selector2~2clkctrl .clock_type = "global clock";
defparam \control|Selector2~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneii_lcell_comb \control|mux2_in1[0] (
// Equation(s):
// \control|mux2_in1 [0] = (GLOBAL(\control|Selector2~2clkctrl_outclk ) & (\datapath|IR|data_out [1])) # (!GLOBAL(\control|Selector2~2clkctrl_outclk ) & ((\control|mux2_in1 [0])))

	.dataa(\datapath|IR|data_out [1]),
	.datab(vcc),
	.datac(\control|mux2_in1 [0]),
	.datad(\control|Selector2~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|mux2_in1 [0]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[0] .lut_mask = 16'hAAF0;
defparam \control|mux2_in1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N5
cycloneii_lcell_ff \datapath|pcounter|addr_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath|pcounter|addr_out[0]~10_combout ),
	.sdata(\control|mux2_in1 [0]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|pc_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_out [0]));

// Location: LCFF_X12_Y15_N11
cycloneii_lcell_ff \datapath|IR|data_out[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|pmem|altsyncram_component|auto_generated|q_a [14]),
	.aclr(\control|pc_clr~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|IR_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [14]));

// Location: LCCOMB_X11_Y18_N30
cycloneii_lcell_comb \control|Selector1~1 (
// Equation(s):
// \control|Selector1~1_combout  = (\datapath|IR|data_out [14] & (!\datapath|IR|data_out [15])) # (!\datapath|IR|data_out [14] & ((!\control|Selector1~0_combout )))

	.dataa(\datapath|IR|data_out [15]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [14]),
	.datad(\control|Selector1~0_combout ),
	.cin(gnd),
	.combout(\control|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector1~1 .lut_mask = 16'h505F;
defparam \control|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneii_lcell_comb \control|Selector1~2 (
// Equation(s):
// \control|Selector1~2_combout  = (\control|state.fetch~regout ) # ((\control|state.decode~regout  & !\control|Selector1~1_combout ))

	.dataa(vcc),
	.datab(\control|state.fetch~regout ),
	.datac(\control|state.decode~regout ),
	.datad(\control|Selector1~1_combout ),
	.cin(gnd),
	.combout(\control|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector1~2 .lut_mask = 16'hCCFC;
defparam \control|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y18_N11
cycloneii_lcell_ff \control|state.decode (
	.clk(\clk~clkctrl_outclk ),
	.datain(\control|Selector1~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.decode~regout ));

// Location: LCCOMB_X11_Y18_N2
cycloneii_lcell_comb \control|Selector0~0 (
// Equation(s):
// \control|Selector0~0_combout  = ((!\control|state.fetch~regout  & !\control|state.decode~regout )) # (!\control|state.reset~regout )

	.dataa(\control|state.reset~regout ),
	.datab(vcc),
	.datac(\control|state.fetch~regout ),
	.datad(\control|state.decode~regout ),
	.cin(gnd),
	.combout(\control|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector0~0 .lut_mask = 16'h555F;
defparam \control|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y18_N3
cycloneii_lcell_ff \control|state.fetch (
	.clk(\clk~combout ),
	.datain(\control|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.fetch~regout ));

// Location: LCCOMB_X11_Y18_N22
cycloneii_lcell_comb \control|WideOr1 (
// Equation(s):
// \control|WideOr1~combout  = (\control|WideOr0~0_combout ) # ((!\control|state.fetch~regout  & \control|state.reset~regout ))

	.dataa(vcc),
	.datab(\control|state.fetch~regout ),
	.datac(\control|WideOr0~0_combout ),
	.datad(\control|state.reset~regout ),
	.cin(gnd),
	.combout(\control|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr1 .lut_mask = 16'hF3F0;
defparam \control|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneii_lcell_comb \control|pc_clr (
// Equation(s):
// \control|pc_clr~combout  = (\control|WideOr1~combout  & (\control|pc_clr~combout )) # (!\control|WideOr1~combout  & ((!\control|state.fetch~regout )))

	.dataa(vcc),
	.datab(\control|pc_clr~combout ),
	.datac(\control|WideOr1~combout ),
	.datad(\control|state.fetch~regout ),
	.cin(gnd),
	.combout(\control|pc_clr~combout ),
	.cout());
// synopsys translate_off
defparam \control|pc_clr .lut_mask = 16'hC0CF;
defparam \control|pc_clr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \teste[0]~I (
	.datain(\control|pc_clr~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[0]));
// synopsys translate_off
defparam \teste[0]~I .input_async_reset = "none";
defparam \teste[0]~I .input_power_up = "low";
defparam \teste[0]~I .input_register_mode = "none";
defparam \teste[0]~I .input_sync_reset = "none";
defparam \teste[0]~I .oe_async_reset = "none";
defparam \teste[0]~I .oe_power_up = "low";
defparam \teste[0]~I .oe_register_mode = "none";
defparam \teste[0]~I .oe_sync_reset = "none";
defparam \teste[0]~I .operation_mode = "output";
defparam \teste[0]~I .output_async_reset = "none";
defparam \teste[0]~I .output_power_up = "low";
defparam \teste[0]~I .output_register_mode = "none";
defparam \teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \teste[1]~I (
	.datain(\control|pc_ld~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[1]));
// synopsys translate_off
defparam \teste[1]~I .input_async_reset = "none";
defparam \teste[1]~I .input_power_up = "low";
defparam \teste[1]~I .input_register_mode = "none";
defparam \teste[1]~I .input_sync_reset = "none";
defparam \teste[1]~I .oe_async_reset = "none";
defparam \teste[1]~I .oe_power_up = "low";
defparam \teste[1]~I .oe_register_mode = "none";
defparam \teste[1]~I .oe_sync_reset = "none";
defparam \teste[1]~I .operation_mode = "output";
defparam \teste[1]~I .output_async_reset = "none";
defparam \teste[1]~I .output_power_up = "low";
defparam \teste[1]~I .output_register_mode = "none";
defparam \teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \teste[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[2]));
// synopsys translate_off
defparam \teste[2]~I .input_async_reset = "none";
defparam \teste[2]~I .input_power_up = "low";
defparam \teste[2]~I .input_register_mode = "none";
defparam \teste[2]~I .input_sync_reset = "none";
defparam \teste[2]~I .oe_async_reset = "none";
defparam \teste[2]~I .oe_power_up = "low";
defparam \teste[2]~I .oe_register_mode = "none";
defparam \teste[2]~I .oe_sync_reset = "none";
defparam \teste[2]~I .operation_mode = "output";
defparam \teste[2]~I .output_async_reset = "none";
defparam \teste[2]~I .output_power_up = "low";
defparam \teste[2]~I .output_register_mode = "none";
defparam \teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \teste[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[3]));
// synopsys translate_off
defparam \teste[3]~I .input_async_reset = "none";
defparam \teste[3]~I .input_power_up = "low";
defparam \teste[3]~I .input_register_mode = "none";
defparam \teste[3]~I .input_sync_reset = "none";
defparam \teste[3]~I .oe_async_reset = "none";
defparam \teste[3]~I .oe_power_up = "low";
defparam \teste[3]~I .oe_register_mode = "none";
defparam \teste[3]~I .oe_sync_reset = "none";
defparam \teste[3]~I .operation_mode = "output";
defparam \teste[3]~I .output_async_reset = "none";
defparam \teste[3]~I .output_power_up = "low";
defparam \teste[3]~I .output_register_mode = "none";
defparam \teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \teste[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[4]));
// synopsys translate_off
defparam \teste[4]~I .input_async_reset = "none";
defparam \teste[4]~I .input_power_up = "low";
defparam \teste[4]~I .input_register_mode = "none";
defparam \teste[4]~I .input_sync_reset = "none";
defparam \teste[4]~I .oe_async_reset = "none";
defparam \teste[4]~I .oe_power_up = "low";
defparam \teste[4]~I .oe_register_mode = "none";
defparam \teste[4]~I .oe_sync_reset = "none";
defparam \teste[4]~I .operation_mode = "output";
defparam \teste[4]~I .output_async_reset = "none";
defparam \teste[4]~I .output_power_up = "low";
defparam \teste[4]~I .output_register_mode = "none";
defparam \teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \teste[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[5]));
// synopsys translate_off
defparam \teste[5]~I .input_async_reset = "none";
defparam \teste[5]~I .input_power_up = "low";
defparam \teste[5]~I .input_register_mode = "none";
defparam \teste[5]~I .input_sync_reset = "none";
defparam \teste[5]~I .oe_async_reset = "none";
defparam \teste[5]~I .oe_power_up = "low";
defparam \teste[5]~I .oe_register_mode = "none";
defparam \teste[5]~I .oe_sync_reset = "none";
defparam \teste[5]~I .operation_mode = "output";
defparam \teste[5]~I .output_async_reset = "none";
defparam \teste[5]~I .output_power_up = "low";
defparam \teste[5]~I .output_register_mode = "none";
defparam \teste[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \teste[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[6]));
// synopsys translate_off
defparam \teste[6]~I .input_async_reset = "none";
defparam \teste[6]~I .input_power_up = "low";
defparam \teste[6]~I .input_register_mode = "none";
defparam \teste[6]~I .input_sync_reset = "none";
defparam \teste[6]~I .oe_async_reset = "none";
defparam \teste[6]~I .oe_power_up = "low";
defparam \teste[6]~I .oe_register_mode = "none";
defparam \teste[6]~I .oe_sync_reset = "none";
defparam \teste[6]~I .operation_mode = "output";
defparam \teste[6]~I .output_async_reset = "none";
defparam \teste[6]~I .output_power_up = "low";
defparam \teste[6]~I .output_register_mode = "none";
defparam \teste[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \teste[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[7]));
// synopsys translate_off
defparam \teste[7]~I .input_async_reset = "none";
defparam \teste[7]~I .input_power_up = "low";
defparam \teste[7]~I .input_register_mode = "none";
defparam \teste[7]~I .input_sync_reset = "none";
defparam \teste[7]~I .oe_async_reset = "none";
defparam \teste[7]~I .oe_power_up = "low";
defparam \teste[7]~I .oe_register_mode = "none";
defparam \teste[7]~I .oe_sync_reset = "none";
defparam \teste[7]~I .operation_mode = "output";
defparam \teste[7]~I .output_async_reset = "none";
defparam \teste[7]~I .output_power_up = "low";
defparam \teste[7]~I .output_register_mode = "none";
defparam \teste[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pinin[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[0]));
// synopsys translate_off
defparam \pinin[0]~I .input_async_reset = "none";
defparam \pinin[0]~I .input_power_up = "low";
defparam \pinin[0]~I .input_register_mode = "none";
defparam \pinin[0]~I .input_sync_reset = "none";
defparam \pinin[0]~I .oe_async_reset = "none";
defparam \pinin[0]~I .oe_power_up = "low";
defparam \pinin[0]~I .oe_register_mode = "none";
defparam \pinin[0]~I .oe_sync_reset = "none";
defparam \pinin[0]~I .operation_mode = "input";
defparam \pinin[0]~I .output_async_reset = "none";
defparam \pinin[0]~I .output_power_up = "low";
defparam \pinin[0]~I .output_register_mode = "none";
defparam \pinin[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pinin[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[1]));
// synopsys translate_off
defparam \pinin[1]~I .input_async_reset = "none";
defparam \pinin[1]~I .input_power_up = "low";
defparam \pinin[1]~I .input_register_mode = "none";
defparam \pinin[1]~I .input_sync_reset = "none";
defparam \pinin[1]~I .oe_async_reset = "none";
defparam \pinin[1]~I .oe_power_up = "low";
defparam \pinin[1]~I .oe_register_mode = "none";
defparam \pinin[1]~I .oe_sync_reset = "none";
defparam \pinin[1]~I .operation_mode = "input";
defparam \pinin[1]~I .output_async_reset = "none";
defparam \pinin[1]~I .output_power_up = "low";
defparam \pinin[1]~I .output_register_mode = "none";
defparam \pinin[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pinin[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[2]));
// synopsys translate_off
defparam \pinin[2]~I .input_async_reset = "none";
defparam \pinin[2]~I .input_power_up = "low";
defparam \pinin[2]~I .input_register_mode = "none";
defparam \pinin[2]~I .input_sync_reset = "none";
defparam \pinin[2]~I .oe_async_reset = "none";
defparam \pinin[2]~I .oe_power_up = "low";
defparam \pinin[2]~I .oe_register_mode = "none";
defparam \pinin[2]~I .oe_sync_reset = "none";
defparam \pinin[2]~I .operation_mode = "input";
defparam \pinin[2]~I .output_async_reset = "none";
defparam \pinin[2]~I .output_power_up = "low";
defparam \pinin[2]~I .output_register_mode = "none";
defparam \pinin[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pinin[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[3]));
// synopsys translate_off
defparam \pinin[3]~I .input_async_reset = "none";
defparam \pinin[3]~I .input_power_up = "low";
defparam \pinin[3]~I .input_register_mode = "none";
defparam \pinin[3]~I .input_sync_reset = "none";
defparam \pinin[3]~I .oe_async_reset = "none";
defparam \pinin[3]~I .oe_power_up = "low";
defparam \pinin[3]~I .oe_register_mode = "none";
defparam \pinin[3]~I .oe_sync_reset = "none";
defparam \pinin[3]~I .operation_mode = "input";
defparam \pinin[3]~I .output_async_reset = "none";
defparam \pinin[3]~I .output_power_up = "low";
defparam \pinin[3]~I .output_register_mode = "none";
defparam \pinin[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pinin[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[4]));
// synopsys translate_off
defparam \pinin[4]~I .input_async_reset = "none";
defparam \pinin[4]~I .input_power_up = "low";
defparam \pinin[4]~I .input_register_mode = "none";
defparam \pinin[4]~I .input_sync_reset = "none";
defparam \pinin[4]~I .oe_async_reset = "none";
defparam \pinin[4]~I .oe_power_up = "low";
defparam \pinin[4]~I .oe_register_mode = "none";
defparam \pinin[4]~I .oe_sync_reset = "none";
defparam \pinin[4]~I .operation_mode = "input";
defparam \pinin[4]~I .output_async_reset = "none";
defparam \pinin[4]~I .output_power_up = "low";
defparam \pinin[4]~I .output_register_mode = "none";
defparam \pinin[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pinin[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[5]));
// synopsys translate_off
defparam \pinin[5]~I .input_async_reset = "none";
defparam \pinin[5]~I .input_power_up = "low";
defparam \pinin[5]~I .input_register_mode = "none";
defparam \pinin[5]~I .input_sync_reset = "none";
defparam \pinin[5]~I .oe_async_reset = "none";
defparam \pinin[5]~I .oe_power_up = "low";
defparam \pinin[5]~I .oe_register_mode = "none";
defparam \pinin[5]~I .oe_sync_reset = "none";
defparam \pinin[5]~I .operation_mode = "input";
defparam \pinin[5]~I .output_async_reset = "none";
defparam \pinin[5]~I .output_power_up = "low";
defparam \pinin[5]~I .output_register_mode = "none";
defparam \pinin[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pinin[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[6]));
// synopsys translate_off
defparam \pinin[6]~I .input_async_reset = "none";
defparam \pinin[6]~I .input_power_up = "low";
defparam \pinin[6]~I .input_register_mode = "none";
defparam \pinin[6]~I .input_sync_reset = "none";
defparam \pinin[6]~I .oe_async_reset = "none";
defparam \pinin[6]~I .oe_power_up = "low";
defparam \pinin[6]~I .oe_register_mode = "none";
defparam \pinin[6]~I .oe_sync_reset = "none";
defparam \pinin[6]~I .operation_mode = "input";
defparam \pinin[6]~I .output_async_reset = "none";
defparam \pinin[6]~I .output_power_up = "low";
defparam \pinin[6]~I .output_register_mode = "none";
defparam \pinin[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pinin[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[7]));
// synopsys translate_off
defparam \pinin[7]~I .input_async_reset = "none";
defparam \pinin[7]~I .input_power_up = "low";
defparam \pinin[7]~I .input_register_mode = "none";
defparam \pinin[7]~I .input_sync_reset = "none";
defparam \pinin[7]~I .oe_async_reset = "none";
defparam \pinin[7]~I .oe_power_up = "low";
defparam \pinin[7]~I .oe_register_mode = "none";
defparam \pinin[7]~I .oe_sync_reset = "none";
defparam \pinin[7]~I .operation_mode = "input";
defparam \pinin[7]~I .output_async_reset = "none";
defparam \pinin[7]~I .output_power_up = "low";
defparam \pinin[7]~I .output_register_mode = "none";
defparam \pinin[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pinout[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[0]));
// synopsys translate_off
defparam \pinout[0]~I .input_async_reset = "none";
defparam \pinout[0]~I .input_power_up = "low";
defparam \pinout[0]~I .input_register_mode = "none";
defparam \pinout[0]~I .input_sync_reset = "none";
defparam \pinout[0]~I .oe_async_reset = "none";
defparam \pinout[0]~I .oe_power_up = "low";
defparam \pinout[0]~I .oe_register_mode = "none";
defparam \pinout[0]~I .oe_sync_reset = "none";
defparam \pinout[0]~I .operation_mode = "output";
defparam \pinout[0]~I .output_async_reset = "none";
defparam \pinout[0]~I .output_power_up = "low";
defparam \pinout[0]~I .output_register_mode = "none";
defparam \pinout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pinout[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[1]));
// synopsys translate_off
defparam \pinout[1]~I .input_async_reset = "none";
defparam \pinout[1]~I .input_power_up = "low";
defparam \pinout[1]~I .input_register_mode = "none";
defparam \pinout[1]~I .input_sync_reset = "none";
defparam \pinout[1]~I .oe_async_reset = "none";
defparam \pinout[1]~I .oe_power_up = "low";
defparam \pinout[1]~I .oe_register_mode = "none";
defparam \pinout[1]~I .oe_sync_reset = "none";
defparam \pinout[1]~I .operation_mode = "output";
defparam \pinout[1]~I .output_async_reset = "none";
defparam \pinout[1]~I .output_power_up = "low";
defparam \pinout[1]~I .output_register_mode = "none";
defparam \pinout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pinout[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[2]));
// synopsys translate_off
defparam \pinout[2]~I .input_async_reset = "none";
defparam \pinout[2]~I .input_power_up = "low";
defparam \pinout[2]~I .input_register_mode = "none";
defparam \pinout[2]~I .input_sync_reset = "none";
defparam \pinout[2]~I .oe_async_reset = "none";
defparam \pinout[2]~I .oe_power_up = "low";
defparam \pinout[2]~I .oe_register_mode = "none";
defparam \pinout[2]~I .oe_sync_reset = "none";
defparam \pinout[2]~I .operation_mode = "output";
defparam \pinout[2]~I .output_async_reset = "none";
defparam \pinout[2]~I .output_power_up = "low";
defparam \pinout[2]~I .output_register_mode = "none";
defparam \pinout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pinout[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[3]));
// synopsys translate_off
defparam \pinout[3]~I .input_async_reset = "none";
defparam \pinout[3]~I .input_power_up = "low";
defparam \pinout[3]~I .input_register_mode = "none";
defparam \pinout[3]~I .input_sync_reset = "none";
defparam \pinout[3]~I .oe_async_reset = "none";
defparam \pinout[3]~I .oe_power_up = "low";
defparam \pinout[3]~I .oe_register_mode = "none";
defparam \pinout[3]~I .oe_sync_reset = "none";
defparam \pinout[3]~I .operation_mode = "output";
defparam \pinout[3]~I .output_async_reset = "none";
defparam \pinout[3]~I .output_power_up = "low";
defparam \pinout[3]~I .output_register_mode = "none";
defparam \pinout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pinout[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[4]));
// synopsys translate_off
defparam \pinout[4]~I .input_async_reset = "none";
defparam \pinout[4]~I .input_power_up = "low";
defparam \pinout[4]~I .input_register_mode = "none";
defparam \pinout[4]~I .input_sync_reset = "none";
defparam \pinout[4]~I .oe_async_reset = "none";
defparam \pinout[4]~I .oe_power_up = "low";
defparam \pinout[4]~I .oe_register_mode = "none";
defparam \pinout[4]~I .oe_sync_reset = "none";
defparam \pinout[4]~I .operation_mode = "output";
defparam \pinout[4]~I .output_async_reset = "none";
defparam \pinout[4]~I .output_power_up = "low";
defparam \pinout[4]~I .output_register_mode = "none";
defparam \pinout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pinout[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[5]));
// synopsys translate_off
defparam \pinout[5]~I .input_async_reset = "none";
defparam \pinout[5]~I .input_power_up = "low";
defparam \pinout[5]~I .input_register_mode = "none";
defparam \pinout[5]~I .input_sync_reset = "none";
defparam \pinout[5]~I .oe_async_reset = "none";
defparam \pinout[5]~I .oe_power_up = "low";
defparam \pinout[5]~I .oe_register_mode = "none";
defparam \pinout[5]~I .oe_sync_reset = "none";
defparam \pinout[5]~I .operation_mode = "output";
defparam \pinout[5]~I .output_async_reset = "none";
defparam \pinout[5]~I .output_power_up = "low";
defparam \pinout[5]~I .output_register_mode = "none";
defparam \pinout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pinout[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[6]));
// synopsys translate_off
defparam \pinout[6]~I .input_async_reset = "none";
defparam \pinout[6]~I .input_power_up = "low";
defparam \pinout[6]~I .input_register_mode = "none";
defparam \pinout[6]~I .input_sync_reset = "none";
defparam \pinout[6]~I .oe_async_reset = "none";
defparam \pinout[6]~I .oe_power_up = "low";
defparam \pinout[6]~I .oe_register_mode = "none";
defparam \pinout[6]~I .oe_sync_reset = "none";
defparam \pinout[6]~I .operation_mode = "output";
defparam \pinout[6]~I .output_async_reset = "none";
defparam \pinout[6]~I .output_power_up = "low";
defparam \pinout[6]~I .output_register_mode = "none";
defparam \pinout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pinout[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[7]));
// synopsys translate_off
defparam \pinout[7]~I .input_async_reset = "none";
defparam \pinout[7]~I .input_power_up = "low";
defparam \pinout[7]~I .input_register_mode = "none";
defparam \pinout[7]~I .input_sync_reset = "none";
defparam \pinout[7]~I .oe_async_reset = "none";
defparam \pinout[7]~I .oe_power_up = "low";
defparam \pinout[7]~I .oe_register_mode = "none";
defparam \pinout[7]~I .oe_sync_reset = "none";
defparam \pinout[7]~I .operation_mode = "output";
defparam \pinout[7]~I .output_async_reset = "none";
defparam \pinout[7]~I .output_power_up = "low";
defparam \pinout[7]~I .output_register_mode = "none";
defparam \pinout[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
