Library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity shift_tb is
end shift_tb;

architecture behaviour of shift_tb is

component shift_right
	PORT(
		data		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		distance		: IN STD_LOGIC_VECTOR (4 DOWNTO 0);
		result		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
	);
end component;	
	
	signal in1 : std_LOGIC_VECTOR(31 downto 0);
	signal in2 : std_LOGIC_VECTOR(31 downto 0);
	signal result : std_logic_vector(31 downto 0);
	signal opcode: std_logic_vector(4 downto 0);
	
	begin
	--unit under test (UUT)
	UUT : shift_right PORT MAP(
		data => in1,
		distance => in2,
		result => result
	);
	
	--stimulus process
	stimulate_proc : process
	begin
		in1 <= "00000000000000000000000000001001"; --9 dec
		in2 <= "00011"; 
		wait for 5ns;
		
	end process;
end architecture;	