INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
