#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Mar  1 17:28:13 2025
# Process ID         : 2832
# Current directory  : C:/Users/jl972/Desktop/HDL/Snake_V2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent11040 C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.xpr
# Log file           : C:/Users/jl972/Desktop/HDL/Snake_V2/vivado.log
# Journal file       : C:/Users/jl972/Desktop/HDL/Snake_V2\vivado.jou
# Running On         : JACKS_LAPTOP_4
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33832 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35979 MB
# Available Virtual  : 24849 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1185.121 ; gain = 113.160
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'update_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'update_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'update_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'update_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'update_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'update_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'update_clk': FREQ_HZ bus parameter is missing for output clock interface.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd}
Reading block design file <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:VGA_output:1.0 - VGA_output_0
Adding component instance block -- xilinx.com:module_ref:memory_mapper:1.0 - memory_mapper_0
Adding component instance block -- xilinx.com:module_ref:cell_array_ag_wraper:1.0 - cell_array_ag_wraper_0
Adding component instance block -- xilinx.com:module_ref:length_state_machine:1.0 - length_state_machine_0
Adding component instance block -- xilinx.com:module_ref:apple_setter:1.0 - apple_setter_0
Adding component instance block -- xilinx.com:module_ref:snake_increment:1.0 - snake_increment_0
Adding component instance block -- xilinx.com:module_ref:direction_decider:1.0 - direction_decider_0
Successfully read diagram <display_block> from block design file <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1235.270 ; gain = 4.746
create_bd_port -dir O -from 7 -to 0 JC
connect_bd_net [get_bd_ports JC] [get_bd_pins clk_wiz_0/clk_out1]
set_property location {2 237 278} [get_bd_cells length_state_machine_0]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {-243 406} [get_bd_ports sw]
set_property location {-236 391} [get_bd_ports led]
set_property location {1630 156} [get_bd_ports JC]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/HSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
INFO: [BD 41-1662] The design 'display_block.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sat Mar  1 17:38:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sat Mar  1 17:38:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1297.227 ; gain = 6.754
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.227 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_ports JC]
connect_bd_net [get_bd_ports JC] [get_bd_pins snake_increment_0/update_clk]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/HSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sat Mar  1 17:53:25 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sat Mar  1 17:53:25 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1592.520 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
disconnect_bd_net /snake_increment_0_update_clk [get_bd_ports JC]
connect_bd_net [get_bd_ports JC] [get_bd_pins VGA_output_0/HSYNC]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
create_bd_port -dir O -from 7 -to 0 JB
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
connect_bd_net [get_bd_ports JB] [get_bd_ports sw]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/HSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sat Mar  1 18:02:16 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sat Mar  1 18:02:16 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1599.863 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
open_bd_design {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd}
update_module_reference [get_ips  display_block_snake_increment_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'update_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'update_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'update_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'update_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'update_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'update_clk': FREQ_HZ bus parameter is missing for output clock interface.
Upgrading 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd'
INFO: [IP_Flow 19-3420] Updated display_block_snake_increment_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Hsync'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Vsync'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'display_block_snake_increment_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'Hsync' is not found on the upgraded version of the cell '/snake_increment_0'. Its connection to the net 'VGA_output_0_HSYNC' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'display_block_snake_increment_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
generate_target all [get_files  C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/HSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/snake_increment_0/Vsync

Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block snake_increment_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
export_ip_user_files -of_objects [get_files C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd]
launch_runs display_block_snake_increment_0_0_synth_1 -jobs 22
[Sat Mar  1 18:09:35 2025] Launched display_block_snake_increment_0_0_synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/display_block_snake_increment_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.cache/compile_simlib/modelsim} {questa=C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.cache/compile_simlib/questa} {riviera=C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.cache/compile_simlib/riviera} {activehdl=C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd] -directory C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.ip_user_files -ipstatic_source_dir C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run display_block_snake_increment_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/display_block_snake_increment_0_0_synth_1

disconnect_bd_net /VGA_output_0_HSYNC [get_bd_pins direction_decider_0/clk]
connect_bd_net [get_bd_pins direction_decider_0/clk] [get_bd_pins snake_increment_0/Vsync]
connect_bd_net [get_bd_pins snake_increment_0/Vsync] [get_bd_pins VGA_output_0/VSYNC]
disconnect_bd_net /VGA_output_0_HSYNC [get_bd_ports JC]
connect_bd_net [get_bd_ports JC] [get_bd_pins VGA_output_0/VSYNC]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sat Mar  1 18:11:14 2025] Launched display_block_snake_increment_0_0_synth_1, synth_1...
Run output will be captured here:
display_block_snake_increment_0_0_synth_1: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/display_block_snake_increment_0_0_synth_1/runme.log
synth_1: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sat Mar  1 18:11:14 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
reset_run display_block_snake_increment_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Sat Mar  1 18:13:39 2025] Launched display_block_snake_increment_0_0_synth_1, synth_1...
Run output will be captured here:
display_block_snake_increment_0_0_synth_1: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/display_block_snake_increment_0_0_synth_1/runme.log
synth_1: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sat Mar  1 18:13:39 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
report_ip_status -name ip_status 
update_module_reference [get_ips  display_block_snake_increment_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'update_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'update_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'update_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'update_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'update_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'update_clk': FREQ_HZ bus parameter is missing for output clock interface.
Upgrading 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

INFO: [IP_Flow 19-3420] Updated display_block_snake_increment_0_0 to use current project options
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block snake_increment_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sat Mar  1 18:14:09 2025] Launched display_block_snake_increment_0_0_synth_1, synth_1...
Run output will be captured here:
display_block_snake_increment_0_0_synth_1: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/display_block_snake_increment_0_0_synth_1/runme.log
synth_1: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sat Mar  1 18:14:10 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1622.090 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
disconnect_bd_net /sw_1 [get_bd_ports JB]
disconnect_bd_net /VGA_output_0_VSYNC [get_bd_ports JC]
connect_bd_net [get_bd_ports JC] [get_bd_pins memory_mapper_0/address]
connect_bd_net [get_bd_ports JB] [get_bd_pins blk_mem_gen_0/douta]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sat Mar  1 18:38:05 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sat Mar  1 18:38:05 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
ERROR: [Common 17-180] Spawn failed: No error
disconnect_bd_net /memory_mapper_0_adress [get_bd_ports JC]
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /memory_mapper_0_adress [get_bd_ports JC]'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
ERROR: [Common 17-180] Spawn failed: No error
delete_bd_objs [get_bd_ports JC]
delete_bd_objs [get_bd_ports JB]
create_bd_port -dir O -from 13 -to 0 testing_output
connect_bd_net [get_bd_ports testing_output] [get_bd_pins memory_mapper_0/address]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sat Mar  1 18:50:20 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sat Mar  1 18:50:20 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Sun Mar  2 08:21:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 08:21:17 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
close [ open C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc w ]
add_files -fileset constrs_1 C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property is_enabled false [get_files  C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.gen\sources_1\bd\display_block\hdl\display_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property target_constrs_file C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/constrs_1/new/Basys3_Master_v2.xdc [current_fileset -constrset]
delete_bd_objs [get_bd_ports testing_output]
create_bd_port -dir O -from 11 -to 0 JB
create_bd_port -dir O -from 11 -to 0 JC
connect_bd_net [get_bd_ports JB] [get_bd_pins memory_mapper_0/address]
set_property location {2020 272} [get_bd_ports JC]
connect_bd_net [get_bd_ports JC] [get_bd_pins blk_mem_gen_0/douta]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 08:56:11 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 08:56:11 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1656.910 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1656.910 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1656.910 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
disconnect_bd_net /blk_mem_gen_0_douta [get_bd_ports JC]
disconnect_bd_net /memory_mapper_0_adress [get_bd_ports JB]
connect_bd_net [get_bd_ports JB] [get_bd_pins memory_mapper_0/X_cell]
connect_bd_net [get_bd_ports JC] [get_bd_pins memory_mapper_0/Y_cell]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 09:27:41 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 09:27:41 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1657.152 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
disconnect_bd_net /memory_mapper_0_X_cell [get_bd_ports JB]
disconnect_bd_net /memory_mapper_0_Y_cell [get_bd_ports JC]
connect_bd_net [get_bd_ports JB] [get_bd_pins VGA_output_0/X]
connect_bd_net [get_bd_ports JC] [get_bd_pins VGA_output_0/Y]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 09:33:50 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 09:33:50 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1662.375 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
disconnect_bd_net /VGA_output_0_X [get_bd_ports JB]
disconnect_bd_net /VGA_output_0_Y [get_bd_ports JC]
connect_bd_net [get_bd_ports JB] [get_bd_pins memory_mapper_0/address]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
update_module_reference [get_ips  display_block_memory_mapper_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd'
INFO: [IP_Flow 19-3420] Updated display_block_memory_mapper_0_0 to use current project options
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
connect_bd_net [get_bd_ports JC] [get_bd_pins blk_mem_gen_0/douta]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_mapper_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 10:07:09 2025] Launched display_block_memory_mapper_0_0_synth_1, synth_1...
Run output will be captured here:
display_block_memory_mapper_0_0_synth_1: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/display_block_memory_mapper_0_0_synth_1/runme.log
synth_1: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 10:07:09 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.719 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Sun Mar  2 10:21:50 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 10:21:50 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1681.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1767.227 ; gain = 0.332
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2303.707 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2303.707 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2303.707 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.707 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2303.707 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2303.707 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2303.707 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2303.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2615.281 ; gain = 945.488
report_ip_status -name ip_status 
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference [get_ips  {display_block_memory_mapper_0_0 display_block_VGA_output_0_1}]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd'
INFO: [IP_Flow 19-3420] Updated display_block_VGA_output_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated display_block_memory_mapper_0_0 to use current project options
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd]
generate_target all [get_files  C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_mapper_0 .
ERROR: [Common 17-180] Spawn failed: No error
INFO: [BD 41-1029] Generation completed for the IP Integrator block cell_array_ag_wraper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block length_state_machine_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block apple_setter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block snake_increment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block direction_decider_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Sun Mar  2 10:24:45 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 10:24:45 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
update_module_reference [get_ips  display_block_VGA_output_0_1]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd'
INFO: [IP_Flow 19-3420] Updated display_block_VGA_output_0_1 to use current project options
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_output_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 10:27:40 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 10:27:40 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list \
  CONFIG.Register_PortA_Output_of_Memory_Core {true} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /length_state_machine_0/reset (associated clock /length_state_machine_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /apple_setter_0/reset (associated clock /apple_setter_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
CRITICAL WARNING: [BD 41-1348] Reset pin /snake_increment_0/reset (associated clock /snake_increment_0/update_clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /snake_increment_0/update_clk.
CRITICAL WARNING: [BD 41-1348] Reset pin /direction_decider_0/reset (associated clock /direction_decider_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /VGA_output_0/VSYNC.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 10:34:28 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 10:34:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3394.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B7B105A
close_hw_manager
create_bd_port -dir I reset2
disconnect_bd_net /reset_1 [get_bd_pins cell_array_ag_wraper_0/reset]
disconnect_bd_net /reset_1 [get_bd_pins apple_setter_0/reset]
connect_bd_net [get_bd_ports reset2] [get_bd_pins cell_array_ag_wraper_0/reset]
connect_bd_net [get_bd_ports reset2] [get_bd_pins apple_setter_0/reset]
disconnect_bd_net /reset_1 [get_bd_pins snake_increment_0/reset]
connect_bd_net [get_bd_ports reset2] [get_bd_pins snake_increment_0/reset]
disconnect_bd_net /reset_1 [get_bd_pins length_state_machine_0/reset]
connect_bd_net [get_bd_ports reset2] [get_bd_pins length_state_machine_0/reset]
disconnect_bd_net /reset_1 [get_bd_pins direction_decider_0/reset]
connect_bd_net [get_bd_ports reset2] [get_bd_pins direction_decider_0/reset]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 18:49:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 18:49:29 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3394.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
create_bd_port -dir O reset2_led
set_property location {-403 164} [get_bd_ports reset2_led]
connect_bd_net [get_bd_ports reset2_led] [get_bd_ports reset2]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 19:00:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 19:00:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
update_module_reference [get_ips  display_block_VGA_output_0_1]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd'
INFO: [IP_Flow 19-3420] Updated display_block_VGA_output_0_1 to use current project options
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_output_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 19:04:15 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 19:04:15 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\VGA_output.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3394.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
update_module_reference [get_ips  display_block_snake_increment_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'update_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'update_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'update_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'update_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'update_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'update_clk': FREQ_HZ bus parameter is missing for output clock interface.
Upgrading 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd'
INFO: [IP_Flow 19-3420] Updated display_block_snake_increment_0_0 to use current project options
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block snake_increment_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 19:27:09 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 19:27:09 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3394.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
update_module_reference [get_ips  {display_block_memory_mapper_0_0 display_block_direction_decider_0_0}]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd'
INFO: [IP_Flow 19-3420] Updated display_block_direction_decider_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated display_block_memory_mapper_0_0 to use current project options
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_mapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block direction_decider_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 19:45:33 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 19:45:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3394.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
update_module_reference [get_ips  display_block_memory_mapper_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd'
INFO: [IP_Flow 19-3420] Updated display_block_memory_mapper_0_0 to use current project options
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_mapper_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 19:55:12 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 19:55:12 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
delete_bd_objs [get_bd_cells proc_sys_reset_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells proc_sys_reset_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0'
INFO: [Common 17-17] undo 'startgroup'
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
report_ip_status -name ip_status 
update_module_reference [get_ips  {display_block_memory_mapper_0_0 display_block_direction_decider_0_0}]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd'
INFO: [IP_Flow 19-3420] Updated display_block_direction_decider_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated display_block_memory_mapper_0_0 to use current project options
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
generate_target all [get_files  C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_mapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block direction_decider_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
export_ip_user_files -of_objects [get_files C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd] -no_script -sync -force -quiet
export_simulation -lib_map_path [list {modelsim=C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.cache/compile_simlib/modelsim} {questa=C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.cache/compile_simlib/questa} {riviera=C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.cache/compile_simlib/riviera} {activehdl=C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd] -directory C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.ip_user_files -ipstatic_source_dir C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Sun Mar  2 20:03:41 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 20:03:41 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\memory_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\snake_increment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\direction_decider.v:]
ERROR: [Common 17-180] Spawn failed: No error
disconnect_bd_net /VGA_output_0_VSYNC [get_bd_pins apple_setter_0/clk]
connect_bd_net [get_bd_pins apple_setter_0/clk] [get_bd_pins VGA_output_0/HSYNC]
set_property location {1987 640} [get_bd_ports Hsync]
set_property location {1986 623} [get_bd_ports Hsync]
undo
INFO: [Common 17-17] undo 'set_property location {1986 623} [get_bd_ports Hsync]'
undo
INFO: [Common 17-17] undo 'set_property location {1987 640} [get_bd_ports Hsync]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins apple_setter_0/clk] [get_bd_pins VGA_output_0/HSYNC]'
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /VGA_output_0_VSYNC [get_bd_pins apple_setter_0/clk]'
redo
INFO: [Common 17-16] redo 'disconnect_bd_net /VGA_output_0_VSYNC [get_bd_pins apple_setter_0/clk]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins apple_setter_0/clk] [get_bd_pins VGA_output_0/HSYNC]'
redo
INFO: [Common 17-16] redo 'set_property location {1987 640} [get_bd_ports Hsync]'
redo
INFO: [Common 17-16] redo 'set_property location {1986 623} [get_bd_ports Hsync]'
set_property location {1994 595} [get_bd_ports Hsync]
undo
INFO: [Common 17-17] undo 'set_property location {1994 595} [get_bd_ports Hsync]'
set_property location {2005 590} [get_bd_ports Hsync]
set_property location {1991 631} [get_bd_ports Vsync]
set_property location {1999 623} [get_bd_ports Vsync]
report_ip_status -name ip_status 
update_module_reference [get_ips  display_block_snake_increment_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'update_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'update_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'update_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'update_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'update_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'update_clk': FREQ_HZ bus parameter is missing for output clock interface.
Upgrading 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/display_block.bd'
INFO: [IP_Flow 19-3420] Updated display_block_snake_increment_0_0 to use current project options
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
report_ip_status -name ip_status 
disconnect_bd_net /VGA_output_0_VSYNC [get_bd_pins direction_decider_0/clk]
connect_bd_net [get_bd_pins direction_decider_0/clk] [get_bd_pins VGA_output_0/HSYNC]
save_bd_design
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Wrote  : <C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/bd/display_block/ui/bd_e47ce8d0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
CRITICAL WARNING: [BD 41-1348] Reset pin /VGA_output_0/reset (associated clock /VGA_output_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /memory_mapper_0/reset (associated clock /memory_mapper_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\bd\display_block\display_block.bd> 
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/sim/display_block.v
Verilog Output written to : c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block snake_increment_0 .
Exporting to file c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hw_handoff/display_block.hwh
Generated Hardware Definition File c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.hwdef
[Sun Mar  2 20:52:47 2025] Launched synth_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/synth_1/runme.log
[Sun Mar  2 20:52:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3394.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag_wraper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jl972\Desktop\HDL\Snake_V2\Snake.srcs\sources_1\new\cell_array_ag.v:]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Sun Mar  2 21:02:15 2025] Launched impl_1...
Run output will be captured here: C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-05:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3394.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B7B105A
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.runs/impl_1/display_block_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -top display_block_wrapper -part xc7a35tcpg236-1 -lint 
Command: synth_design -top display_block_wrapper -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22456
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3394.820 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/VGA_output.v:31]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell_array_ag_wraper.v:8]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell_array_ag_wraper.v:9]
INFO: [Synth 8-6157] synthesizing module 'display_block_wrapper' [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'display_block' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v:16]
INFO: [Synth 8-6157] synthesizing module 'display_block_VGA_output_0_1' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_VGA_output_0_1/synth/display_block_VGA_output_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_output' [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/VGA_output.v:33]
INFO: [Synth 8-6155] done synthesizing module 'VGA_output' (1#1) [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/VGA_output.v:33]
INFO: [Synth 8-6155] done synthesizing module 'display_block_VGA_output_0_1' (2#1) [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_VGA_output_0_1/synth/display_block_VGA_output_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'display_block_apple_setter_0_0' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_apple_setter_0_0/synth/display_block_apple_setter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'apple_setter' [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/apple_setter.v:14]
INFO: [Synth 8-6155] done synthesizing module 'apple_setter' (3#1) [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/apple_setter.v:14]
INFO: [Synth 8-6155] done synthesizing module 'display_block_apple_setter_0_0' (4#1) [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_apple_setter_0_0/synth/display_block_apple_setter_0_0.v:53]
WARNING: [Synth 8-7071] port 'state' of module 'display_block_apple_setter_0_0' is unconnected for instance 'apple_setter_0' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v:89]
WARNING: [Synth 8-7023] instance 'apple_setter_0' of module 'display_block_apple_setter_0_0' has 6 connections declared, but only 5 given [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v:89]
INFO: [Synth 8-638] synthesizing module 'display_block_blk_mem_gen_0_0' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_blk_mem_gen_0_0/synth/display_block_blk_mem_gen_0_0.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: display_block_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4032 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4032 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4032 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4032 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.511199 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ipshared/5ec1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_blk_mem_gen_0_0/synth/display_block_blk_mem_gen_0_0.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'display_block_blk_mem_gen_0_0' (13#1) [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_blk_mem_gen_0_0/synth/display_block_blk_mem_gen_0_0.vhd:67]
INFO: [Synth 8-6157] synthesizing module 'display_block_cell_array_ag_wraper_0_0' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_cell_array_ag_wraper_0_0/synth/display_block_cell_array_ag_wraper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cell_array_ag_wraper' [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell_array_ag_wraper.v:11]
INFO: [Synth 8-6157] synthesizing module 'cell_array_ag' [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell_array_ag.v:16]
INFO: [Synth 8-6157] synthesizing module 'generic_cell' [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell.v:16]
WARNING: [Synth 8-6090] variable 'ate_apple' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell.v:78]
WARNING: [Synth 8-7137] Register internal_state_reg in module generic_cell has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell.v:53]
WARNING: [Synth 8-7137] Register internal_state_reg in module generic_cell has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell.v:53]
INFO: [Synth 8-6155] done synthesizing module 'generic_cell' (14#1) [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell.v:16]
INFO: [Synth 8-6155] done synthesizing module 'cell_array_ag' (15#1) [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell_array_ag.v:16]
INFO: [Synth 8-6155] done synthesizing module 'cell_array_ag_wraper' (16#1) [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell_array_ag_wraper.v:11]
INFO: [Synth 8-6155] done synthesizing module 'display_block_cell_array_ag_wraper_0_0' (17#1) [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_cell_array_ag_wraper_0_0/synth/display_block_cell_array_ag_wraper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'display_block_clk_wiz_0_0' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'display_block_clk_wiz_0_0_clk_wiz' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (18#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 52.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 7.625000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 5.902000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 8 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (19#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (20#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'display_block_clk_wiz_0_0_clk_wiz' (21#1) [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'display_block_clk_wiz_0_0' (22#1) [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'display_block_direction_decider_0_0' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_direction_decider_0_0/synth/display_block_direction_decider_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'direction_decider' [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/direction_decider.v:9]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/debouncer.v:11]
WARNING: [Synth 8-7137] Register out_reg in module debouncer has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/debouncer.v:23]
WARNING: [Synth 8-7137] Register out_reg in module debouncer has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (23#1) [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/debouncer.v:11]
WARNING: [Synth 8-7137] Register switch_array_db_previous_reg in module direction_decider has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/direction_decider.v:38]
WARNING: [Synth 8-7137] Register switch_array_db_previous_reg in module direction_decider has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/direction_decider.v:38]
INFO: [Synth 8-6155] done synthesizing module 'direction_decider' (24#1) [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/direction_decider.v:9]
INFO: [Synth 8-6155] done synthesizing module 'display_block_direction_decider_0_0' (25#1) [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_direction_decider_0_0/synth/display_block_direction_decider_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'display_block_length_state_machine_0_0' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_length_state_machine_0_0/synth/display_block_length_state_machine_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'length_state_machine' [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/length_state_machine.v:9]
INFO: [Synth 8-6155] done synthesizing module 'length_state_machine' (26#1) [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/length_state_machine.v:9]
INFO: [Synth 8-6155] done synthesizing module 'display_block_length_state_machine_0_0' (27#1) [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_length_state_machine_0_0/synth/display_block_length_state_machine_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'display_block_memory_mapper_0_0' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_memory_mapper_0_0/synth/display_block_memory_mapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memory_mapper' [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/memory_mapper.v:15]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapper' (28#1) [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/memory_mapper.v:15]
INFO: [Synth 8-6155] done synthesizing module 'display_block_memory_mapper_0_0' (29#1) [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_memory_mapper_0_0/synth/display_block_memory_mapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'display_block_snake_increment_0_0' [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_snake_increment_0_0/synth/display_block_snake_increment_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'snake_increment' [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/snake_increment.v:33]
INFO: [Synth 8-6155] done synthesizing module 'snake_increment' (30#1) [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/snake_increment.v:33]
INFO: [Synth 8-6155] done synthesizing module 'display_block_snake_increment_0_0' (31#1) [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_snake_increment_0_0/synth/display_block_snake_increment_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'display_block' (32#1) [c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/synth/display_block.v:16]
INFO: [Synth 8-6155] done synthesizing module 'display_block_wrapper' (33#1) [C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/hdl/display_block_wrapper.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3397.656 ; gain = 2.836
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  2 21:04:56 2025
| Host         : JACKS_LAPTOP_4 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 7            | 0        |
| ASSIGN-6  | WARNING  | 16           | 0        |
| ASSIGN-10 | WARNING  | 2            | 0        |
| ASSIGN-11 | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-118] [ASSIGN-11]Mixed blocking and non-blocking assign on 'ate_apple'. 
Hierarchy 'generic_cell', File 'C:/Users/jl972/Desktop/HDL/Snake_V2/Snake.srcs/sources_1/new/cell.v', Line 78.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'clk_in2_display_block_clk_wiz_0_0' declared and are not set.
RTL Name 'clk_in2_display_block_clk_wiz_0_0', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 78.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'clk_out2_display_block_clk_wiz_0_0' declared and are not set.
RTL Name 'clk_out2_display_block_clk_wiz_0_0', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 94.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'clk_out3_display_block_clk_wiz_0_0' declared and are not set.
RTL Name 'clk_out3_display_block_clk_wiz_0_0', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 95.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'clk_out4_display_block_clk_wiz_0_0' declared and are not set.
RTL Name 'clk_out4_display_block_clk_wiz_0_0', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 96.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'clk_out5_display_block_clk_wiz_0_0' declared and are not set.
RTL Name 'clk_out5_display_block_clk_wiz_0_0', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 97.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'clk_out6_display_block_clk_wiz_0_0' declared and are not set.
RTL Name 'clk_out6_display_block_clk_wiz_0_0', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 98.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'clk_out7_display_block_clk_wiz_0_0' declared and are not set.
RTL Name 'clk_out7_display_block_clk_wiz_0_0', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 99.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkfboutb_unused' was assigned but not read. 
RTL Name 'clkfboutb_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 107.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkfbstopped_unused' was assigned but not read. 
RTL Name 'clkfbstopped_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 118.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkinstopped_unused' was assigned but not read. 
RTL Name 'clkinstopped_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 119.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkout0b_unused' was assigned but not read. 
RTL Name 'clkout0b_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 108.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkout1_unused' was assigned but not read. 
RTL Name 'clkout1_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 109.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkout1b_unused' was assigned but not read. 
RTL Name 'clkout1b_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 110.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkout2_unused' was assigned but not read. 
RTL Name 'clkout2_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 111.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkout2b_unused' was assigned but not read. 
RTL Name 'clkout2b_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 112.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkout3_unused' was assigned but not read. 
RTL Name 'clkout3_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 113.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkout3b_unused' was assigned but not read. 
RTL Name 'clkout3b_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 114.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkout4_unused' was assigned but not read. 
RTL Name 'clkout4_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 115.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkout5_unused' was assigned but not read. 
RTL Name 'clkout5_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 116.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clkout6_unused' was assigned but not read. 
RTL Name 'clkout6_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 117.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'do_unused' was assigned but not read. 
RTL Name 'do_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 101.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'drdy_unused' was assigned but not read. 
RTL Name 'drdy_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 102.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'psdone_unused' was assigned but not read. 
RTL Name 'psdone_unused', Hierarchy 'display_block_clk_wiz_0_0_clk_wiz', File 'c:/Users/jl972/Desktop/HDL/Snake_V2/Snake.gen/sources_1/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v', Line 103.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'X' are not read. First unread bit index is 0. 
RTL Name 'X', Hierarchy 'memory_mapper', File 'memory_mapper.v', Line 19.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Y' are not read. First unread bit index is 0. 
RTL Name 'Y', Hierarchy 'memory_mapper', File 'memory_mapper.v', Line 20.
INFO: [Synth 37-85] Total of 26 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3404.102 ; gain = 9.281
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3404.102 ; gain = 9.281
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B7B105A
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 08:48:12 2025...
