<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p45" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_45{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_45{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_45{left:628px;bottom:1141px;letter-spacing:-0.13px;}
#t4_45{left:70px;bottom:1084px;}
#t5_45{left:96px;bottom:1088px;letter-spacing:-0.15px;}
#t6_45{left:134px;bottom:1094px;}
#t7_45{left:148px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-1.38px;}
#t8_45{left:319px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-1.42px;}
#t9_45{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#ta_45{left:96px;bottom:1046px;}
#tb_45{left:122px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_45{left:96px;bottom:1022px;}
#td_45{left:122px;bottom:1022px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_45{left:96px;bottom:998px;}
#tf_45{left:122px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_45{left:70px;bottom:971px;}
#th_45{left:96px;bottom:975px;letter-spacing:-0.15px;}
#ti_45{left:134px;bottom:981px;}
#tj_45{left:148px;bottom:975px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#tk_45{left:378px;bottom:975px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tl_45{left:96px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_45{left:96px;bottom:933px;}
#tn_45{left:122px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_45{left:96px;bottom:909px;}
#tp_45{left:122px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_45{left:96px;bottom:885px;}
#tr_45{left:122px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ts_45{left:70px;bottom:860px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tt_45{left:70px;bottom:843px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tu_45{left:70px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tv_45{left:70px;bottom:288px;letter-spacing:-0.09px;}
#tw_45{left:156px;bottom:288px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tx_45{left:70px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_45{left:70px;bottom:247px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tz_45{left:70px;bottom:221px;}
#t10_45{left:96px;bottom:224px;letter-spacing:-0.13px;word-spacing:-0.85px;}
#t11_45{left:96px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_45{left:70px;bottom:181px;}
#t13_45{left:96px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_45{left:70px;bottom:158px;}
#t15_45{left:96px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_45{left:96px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t17_45{left:70px;bottom:119px;}
#t18_45{left:96px;bottom:122px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t19_45{left:227px;bottom:338px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1a_45{left:309px;bottom:338px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_45{left:375px;bottom:668px;letter-spacing:0.75px;}
#t1c_45{left:233px;bottom:474px;letter-spacing:0.84px;}
#t1d_45{left:226px;bottom:462px;letter-spacing:0.73px;}
#t1e_45{left:209px;bottom:450px;letter-spacing:0.86px;}
#t1f_45{left:230px;bottom:438px;letter-spacing:0.88px;}
#t1g_45{left:520px;bottom:458px;letter-spacing:0.72px;}
#t1h_45{left:612px;bottom:628px;letter-spacing:0.72px;word-spacing:-0.49px;}
#t1i_45{left:616px;bottom:614px;letter-spacing:0.71px;word-spacing:-0.45px;}
#t1j_45{left:651px;bottom:601px;letter-spacing:0.82px;}
#t1k_45{left:351px;bottom:577px;letter-spacing:0.66px;word-spacing:-0.43px;}
#t1l_45{left:346px;bottom:563px;letter-spacing:0.61px;word-spacing:-0.3px;}
#t1m_45{left:463px;bottom:390px;letter-spacing:0.78px;word-spacing:-0.58px;}
#t1n_45{left:301px;bottom:750px;letter-spacing:0.64px;word-spacing:-0.4px;}
#t1o_45{left:346px;bottom:709px;letter-spacing:0.61px;word-spacing:-0.39px;}
#t1p_45{left:357px;bottom:611px;letter-spacing:0.65px;}
#t1q_45{left:336px;bottom:471px;letter-spacing:0.84px;}
#t1r_45{left:333px;bottom:460px;letter-spacing:0.85px;}
#t1s_45{left:320px;bottom:448px;letter-spacing:0.92px;}
#t1t_45{left:439px;bottom:471px;letter-spacing:0.84px;}
#t1u_45{left:437px;bottom:460px;letter-spacing:0.94px;}
#t1v_45{left:423px;bottom:448px;letter-spacing:0.92px;}
#t1w_45{left:398px;bottom:521px;letter-spacing:0.68px;}
#t1x_45{left:211px;bottom:681px;letter-spacing:0.68px;}
#t1y_45{left:215px;bottom:669px;letter-spacing:0.74px;}
#t1z_45{left:214px;bottom:657px;letter-spacing:1.06px;}
#t20_45{left:588px;bottom:458px;letter-spacing:0.58px;}

.s1_45{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_45{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_45{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s4_45{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s5_45{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_45{font-size:14px;font-family:Verdana_13-;color:#000;}
.s7_45{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_45{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s9_45{font-size:12px;font-family:Arial_141;color:#000;}
.sa_45{font-size:10px;font-family:Arial_141;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts45" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg45Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg45" style="-webkit-user-select: none;"><object width="935" height="1210" data="45/45.svg" type="image/svg+xml" id="pdf45" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_45" class="t s1_45">Vol. 1 </span><span id="t2_45" class="t s1_45">2-11 </span>
<span id="t3_45" class="t s2_45">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_45" class="t s3_45">• </span><span id="t5_45" class="t s4_45">Intel </span>
<span id="t6_45" class="t s5_45">® </span>
<span id="t7_45" class="t s4_45">Smart Memory Access </span><span id="t8_45" class="t s6_45">prefetches data from memory in response to data access patterns and reduces </span>
<span id="t9_45" class="t s6_45">cache-miss exposure of out-of-order execution. </span>
<span id="ta_45" class="t s6_45">— </span><span id="tb_45" class="t s6_45">Hardware prefetchers to reduce effective latency of second-level cache misses. </span>
<span id="tc_45" class="t s6_45">— </span><span id="td_45" class="t s6_45">Hardware prefetchers to reduce effective latency of first-level data cache misses. </span>
<span id="te_45" class="t s6_45">— </span><span id="tf_45" class="t s6_45">Memory disambiguation to improve efficiency of speculative execution engine. </span>
<span id="tg_45" class="t s3_45">• </span><span id="th_45" class="t s4_45">Intel </span>
<span id="ti_45" class="t s5_45">® </span>
<span id="tj_45" class="t s4_45">Advanced Digital Media Boost </span><span id="tk_45" class="t s6_45">improves most 128-bit SIMD instruction with single-cycle throughput </span>
<span id="tl_45" class="t s6_45">and floating-point operations. </span>
<span id="tm_45" class="t s6_45">— </span><span id="tn_45" class="t s6_45">Single-cycle throughput of most 128-bit SIMD instructions. </span>
<span id="to_45" class="t s6_45">— </span><span id="tp_45" class="t s6_45">Up to eight floating-point operation per cycle. </span>
<span id="tq_45" class="t s6_45">— </span><span id="tr_45" class="t s6_45">Three issue ports available to dispatching SIMD instructions for execution. </span>
<span id="ts_45" class="t s6_45">Intel Core 2 Extreme, Intel Core 2 Duo processors and Intel Xeon processor 5100 series implement two processor </span>
<span id="tt_45" class="t s6_45">cores based on the Intel Core microarchitecture, the functionality of the subsystems in each core are depicted in </span>
<span id="tu_45" class="t s6_45">Figure 2-3. </span>
<span id="tv_45" class="t s7_45">2.2.3.1 </span><span id="tw_45" class="t s7_45">The Front End </span>
<span id="tx_45" class="t s6_45">The front end of Intel Core microarchitecture provides several enhancements to feed the Intel Wide Dynamic </span>
<span id="ty_45" class="t s6_45">Execution engine: </span>
<span id="tz_45" class="t s3_45">• </span><span id="t10_45" class="t s6_45">Instruction fetch unit prefetches instructions into an instruction queue to maintain steady supply of instruction </span>
<span id="t11_45" class="t s6_45">to the decode units. </span>
<span id="t12_45" class="t s3_45">• </span><span id="t13_45" class="t s6_45">Four-wide decode unit can decode 4 instructions per cycle or 5 instructions per cycle with Macrofusion. </span>
<span id="t14_45" class="t s3_45">• </span><span id="t15_45" class="t s6_45">Macrofusion fuses common sequence of two instructions as one decoded instruction (micro-ops) to increase </span>
<span id="t16_45" class="t s6_45">decoding throughput. </span>
<span id="t17_45" class="t s3_45">• </span><span id="t18_45" class="t s6_45">Microfusion fuses common sequence of two micro-ops as one micro-ops to improve retirement throughput. </span>
<span id="t19_45" class="t s8_45">Figure 2-3. </span><span id="t1a_45" class="t s8_45">The Intel® Core™ Microarchitecture Pipeline Functionality </span>
<span id="t1b_45" class="t s9_45">Decode </span>
<span id="t1c_45" class="t sa_45">ALU </span>
<span id="t1d_45" class="t sa_45">Branch </span>
<span id="t1e_45" class="t sa_45">MMX/SSE/FP </span>
<span id="t1f_45" class="t sa_45">Move </span>
<span id="t1g_45" class="t s9_45">Load </span>
<span id="t1h_45" class="t s9_45">Shared L2 Cache </span>
<span id="t1i_45" class="t s9_45">Up to 10.7 GB/s </span>
<span id="t1j_45" class="t s9_45">FSB </span>
<span id="t1k_45" class="t s9_45">Retirement Unit </span>
<span id="t1l_45" class="t s9_45">(Re-Order Buffer) </span>
<span id="t1m_45" class="t s9_45">L1D Cache and DTLB </span>
<span id="t1n_45" class="t s9_45">Instruction Fetch and PreDecode </span>
<span id="t1o_45" class="t s9_45">Instruction Queue </span>
<span id="t1p_45" class="t s9_45">Rename/Alloc </span>
<span id="t1q_45" class="t sa_45">ALU </span>
<span id="t1r_45" class="t sa_45">FAdd </span>
<span id="t1s_45" class="t sa_45">MMX/SSE </span>
<span id="t1t_45" class="t sa_45">ALU </span>
<span id="t1u_45" class="t sa_45">FMul </span>
<span id="t1v_45" class="t sa_45">MMX/SSE </span>
<span id="t1w_45" class="t s9_45">Scheduler </span>
<span id="t1x_45" class="t sa_45">Micro- </span>
<span id="t1y_45" class="t sa_45">code </span>
<span id="t1z_45" class="t sa_45">ROM </span>
<span id="t20_45" class="t s9_45">Store </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
