static void F_1 ( void )\r\n{\r\nV_1 |= V_2 ;\r\n}\r\nstatic void F_2 ( void )\r\n{\r\nV_1 &= ~ V_2 ;\r\n}\r\nstatic inline unsigned int F_3 ( int V_3 )\r\n{\r\nreturn F_4 ( V_4 + V_3 ) ;\r\n}\r\nstatic inline void F_5 ( int V_3 , int V_5 )\r\n{\r\nF_6 ( V_5 , V_4 + V_3 ) ;\r\n}\r\nstatic void F_7 ( unsigned long V_6 )\r\n{\r\nwhile ( V_6 > V_7 ) {\r\nF_8 ( V_7 ) ;\r\nV_6 -= V_7 ;\r\n}\r\nF_8 ( V_6 ) ;\r\n}\r\nstatic unsigned int F_9 ( struct V_8 * V_8 , T_1 * V_9 )\r\n{\r\nF_10 ( V_8 , & V_10 , V_9 ) ;\r\nif ( V_11 != V_12 )\r\nreturn V_13 | V_14 ;\r\nreturn 0 ;\r\n}\r\nstatic T_2 F_11 ( struct V_8 * V_8 , char * V_15 , T_3 V_16 ,\r\nT_4 * V_17 )\r\n{\r\nint V_18 = 0 ;\r\nint V_19 = 0 ;\r\nF_12 ( V_9 , V_20 ) ;\r\nif ( V_16 % sizeof( int ) )\r\nreturn - V_21 ;\r\nF_13 ( & V_10 , & V_9 ) ;\r\nF_14 ( V_22 ) ;\r\nwhile ( V_18 < V_16 ) {\r\nif ( V_11 != V_12 ) {\r\nif ( F_15 ( ( void * ) V_15 + V_18 ,\r\n( void * ) ( V_23 + V_11 ) ,\r\nsizeof( int ) ) ) {\r\nV_19 = - V_24 ;\r\nbreak;\r\n}\r\nV_11 = ( V_11 + 1 ) & ( V_25 - 1 ) ;\r\nV_18 += sizeof( int ) ;\r\n} else {\r\nif ( V_8 -> V_26 & V_27 ) {\r\nV_19 = - V_28 ;\r\nbreak;\r\n}\r\nif ( F_16 ( V_20 ) ) {\r\nV_19 = - V_29 ;\r\nbreak;\r\n}\r\nF_17 () ;\r\nF_14 ( V_22 ) ;\r\n}\r\n}\r\nF_18 ( & V_10 , & V_9 ) ;\r\nF_14 ( V_30 ) ;\r\nreturn V_18 ? V_18 : V_19 ;\r\n}\r\nstatic T_2 F_19 ( struct V_8 * V_8 , const char * V_15 , T_3 V_18 ,\r\nT_4 * V_31 )\r\n{\r\nunsigned long V_32 ;\r\nint V_33 , V_16 ;\r\nint * V_34 ;\r\nV_16 = V_18 / sizeof( int ) ;\r\nif ( V_18 % sizeof( int ) || V_16 % 2 == 0 )\r\nreturn - V_21 ;\r\nV_34 = F_20 ( V_15 , V_18 ) ;\r\nif ( F_21 ( V_34 ) )\r\nreturn F_22 ( V_34 ) ;\r\nV_33 = 0 ;\r\n#ifdef F_23\r\nV_35 = 0 ;\r\n#endif\r\nF_24 ( V_32 ) ;\r\nwhile ( 1 ) {\r\nif ( V_33 >= V_16 )\r\nbreak;\r\nif ( V_34 [ V_33 ] )\r\nF_25 ( V_34 [ V_33 ] ) ;\r\nV_33 ++ ;\r\nif ( V_33 >= V_16 )\r\nbreak;\r\nif ( V_34 [ V_33 ] )\r\nF_26 ( V_34 [ V_33 ] ) ;\r\nV_33 ++ ;\r\n}\r\nF_27 ( V_32 ) ;\r\n#ifdef F_23\r\nF_2 () ;\r\nF_8 ( 1000 ) ;\r\nV_35 = 0 ;\r\nV_36 &= ( V_37 | V_38 | V_39 ) ;\r\nV_35 = V_40 | V_41 ;\r\n#endif\r\nF_28 ( V_34 ) ;\r\nreturn V_16 ;\r\n}\r\nstatic long F_29 ( struct V_8 * V_42 , unsigned int V_43 , unsigned long V_44 )\r\n{\r\nint V_19 = 0 ;\r\nT_5 V_5 = 0 ;\r\n#ifdef F_23\r\nif ( V_43 == V_45 )\r\nV_5 = V_46 |\r\nV_47 |\r\nV_48 |\r\nV_49 ;\r\nelse if ( V_43 == V_50 )\r\nV_5 = V_51 ;\r\nelse if ( V_43 == V_52 )\r\nV_5 = V_53 ;\r\n#else\r\nif ( V_43 == V_45 )\r\nV_5 = V_46 | V_49 ;\r\nelse if ( V_43 == V_50 )\r\nV_5 = V_51 ;\r\nelse if ( V_43 == V_52 )\r\nV_5 = V_53 ;\r\n#endif\r\nswitch ( V_43 ) {\r\ncase V_45 :\r\ncase V_50 :\r\ncase V_52 :\r\nV_19 = F_30 ( V_5 , ( T_5 * ) V_44 ) ;\r\nbreak;\r\ncase V_54 :\r\ncase V_55 :\r\nV_19 = F_31 ( V_5 , ( T_5 * ) V_44 ) ;\r\nbreak;\r\n#ifdef F_23\r\ncase V_56 :\r\nV_19 = F_31 ( V_5 , ( T_5 * ) V_44 ) ;\r\nif ( V_19 )\r\nreturn V_19 ;\r\nif ( V_5 <= 0 || V_5 > 100 )\r\nreturn - V_21 ;\r\nV_57 = V_5 ;\r\nV_58 = ( unsigned long ) V_57 * 10000 / V_59 ;\r\nV_60 = ( unsigned long ) 1000000L / V_59 - V_58 ;\r\nif ( V_58 >= V_61 )\r\nV_58 -= V_61 ;\r\nif ( V_60 >= V_61 )\r\nV_60 -= V_61 ;\r\nbreak;\r\ncase V_62 :\r\nV_19 = F_31 ( V_5 , ( T_5 * ) V_44 ) ;\r\nif ( V_19 )\r\nreturn V_19 ;\r\nif ( V_5 > 500000 || V_5 < 20000 )\r\nreturn - V_21 ;\r\nV_59 = V_5 ;\r\nV_58 = ( unsigned long ) V_57 * 10000 / V_59 ;\r\nV_60 = ( unsigned long ) 1000000L / V_59 - V_58 ;\r\nif ( V_58 >= V_61 )\r\nV_58 -= V_61 ;\r\nif ( V_60 >= V_61 )\r\nV_60 -= V_61 ;\r\nbreak;\r\n#endif\r\ndefault:\r\nV_19 = - V_63 ;\r\n}\r\nif ( V_19 )\r\nreturn V_19 ;\r\nif ( V_43 == V_55 ) {\r\nif ( V_5 != V_53 )\r\nV_19 = - V_64 ;\r\n} else if ( V_43 == V_54 ) {\r\nif ( V_5 != V_51 )\r\nV_19 = - V_64 ;\r\n}\r\nreturn V_19 ;\r\n}\r\nstatic void F_32 ( int V_65 , unsigned long V_66 )\r\n{\r\nunsigned int V_67 ;\r\nint V_68 ;\r\nF_33 ( L_1 , V_65 , V_66 ) ;\r\nV_68 = V_66 & V_69 ;\r\nif ( V_65 ) {\r\nif ( V_68 > V_70 / 2 )\r\nV_68 -= V_70 / 2 ;\r\nelse\r\nV_68 = 1 ;\r\nV_68 |= V_71 ;\r\n} else {\r\nV_68 += V_70 / 2 ;\r\n}\r\nV_67 = ( V_12 + 1 ) & ( V_25 - 1 ) ;\r\nif ( V_67 == V_11 ) {\r\nF_33 ( L_2 ) ;\r\nreturn;\r\n}\r\nV_23 [ V_12 ] = V_68 ;\r\nV_12 = V_67 ;\r\nF_34 ( & V_10 ) ;\r\n}\r\nstatic int F_35 ( void * V_72 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void F_36 ( void * V_72 )\r\n{\r\n}\r\nstatic int F_37 ( void )\r\n{\r\nV_73 . V_74 = F_38 ( & V_73 ) ;\r\nif ( V_73 . V_74 < 0 ) {\r\nF_39 (KERN_ERR LIRC_DRIVER_NAME L_3 ) ;\r\nreturn - V_75 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_40 ( void )\r\n{\r\nF_41 ( V_73 . V_74 ) ;\r\n}\r\nstatic long F_42 ( struct V_76 * V_77 , struct V_76 * V_78 )\r\n{\r\nunsigned long V_79 ;\r\nV_79 = V_78 -> V_80 - V_77 -> V_80 ;\r\nif ( V_79 > 15 )\r\nV_79 = 0xFFFFFF ;\r\nelse\r\nV_79 = V_79 * 1000000 +\r\nV_78 -> V_81 -\r\nV_77 -> V_81 ;\r\nreturn V_79 ;\r\n}\r\nstatic void F_43 ( unsigned long V_72 )\r\n{\r\nunsigned long V_32 ;\r\nunsigned long V_82 ;\r\nF_44 ( & V_83 , V_32 ) ;\r\nif ( V_84 ) {\r\n#ifndef F_23\r\nF_6 ( V_85 , V_4 + V_86 ) ;\r\n#endif\r\nV_82 = F_42 ( & V_87 , & V_88 ) ;\r\nF_33 ( L_4 , V_84 , V_82 ) ;\r\nF_32 ( V_84 , V_82 ) ;\r\nV_84 = 0 ;\r\nV_87 = V_88 ;\r\n}\r\nF_45 ( & V_83 , V_32 ) ;\r\n}\r\nstatic T_6 F_46 ( int V_89 , void * V_90 )\r\n{\r\nunsigned char V_72 ;\r\nstruct V_76 V_91 ;\r\nstatic unsigned long V_79 ;\r\n#ifdef F_23\r\nint V_92 ;\r\nstatic int V_18 ;\r\nV_92 = V_36 ;\r\nwhile ( V_92 & V_93 ) {\r\nint V_94 ;\r\nif ( V_95 ) {\r\nF_33 ( L_5 ) ;\r\nV_94 = V_96 ;\r\nif ( V_94 & V_97 )\r\nF_33 ( L_6 ) ;\r\nif ( V_94 & V_98 )\r\nF_33 ( L_7 ) ;\r\nif ( V_94 & V_99 )\r\nF_33 ( L_8 ) ;\r\n}\r\nV_94 = V_100 ;\r\nV_18 ++ ;\r\nV_92 = V_36 ;\r\n}\r\nif ( V_92 & ( V_101 | V_37 ) ) {\r\nF_47 ( & V_91 ) ;\r\nV_79 = F_42 ( & V_87 , & V_91 ) ;\r\ndo {\r\nV_72 = V_100 ;\r\nF_33 ( L_9 , V_18 , ( unsigned int ) V_72 ) ;\r\nV_18 ++ ;\r\n} while ( V_92 & V_37 &&\r\nV_96 & V_102 );\r\nif ( V_92 & V_37 ) {\r\nF_32 ( 0 , V_79 - V_18 * V_70 ) ;\r\nF_32 ( 1 , V_18 * V_70 ) ;\r\nV_18 = 0 ;\r\nV_87 = V_91 ;\r\n}\r\n}\r\nif ( V_92 & V_103 )\r\nF_39 ( V_104 L_10 ) ;\r\nV_92 &= ( V_37 | V_38 | V_39 ) ;\r\nif ( V_92 )\r\nV_36 = V_92 ;\r\n#else\r\nunsigned long V_105 ;\r\nunsigned long V_32 ;\r\nint V_106 , V_107 ;\r\nwhile ( ( V_106 = F_4 ( V_4 + V_108 ) & V_109 ) ) {\r\nswitch ( V_106 & V_109 ) {\r\ncase V_110 :\r\n( void ) F_4 ( V_4 + V_111 ) ;\r\nbreak;\r\ncase V_112 :\r\n( void ) F_4 ( V_4 + V_113 ) ;\r\nbreak;\r\ncase V_114 :\r\n#if 0\r\nif (lsr & UART_LSR_THRE)\r\noutb(data, io + UART_TX)\r\n#endif\r\nbreak;\r\ncase V_115 :\r\nF_44 ( & V_83 , V_32 ) ;\r\ndo {\r\nF_48 ( & V_116 ) ;\r\nV_72 = F_4 ( V_4 + V_117 ) ;\r\nF_47 ( & V_91 ) ;\r\nV_79 = F_42 ( & V_87 , & V_91 ) ;\r\nV_105 = F_42 ( & V_88 , & V_91 ) ;\r\nF_33 ( L_11 , V_105 , ( int ) V_72 ) ;\r\nif ( V_105 > V_70 * V_118 ) {\r\nif ( V_84 ) {\r\nF_33 ( L_12 ) ;\r\nF_32 ( V_84 ,\r\nV_79 -\r\nV_105 ) ;\r\nV_84 = 0 ;\r\nV_87 . V_80 =\r\nV_88 . V_80 ;\r\nV_87 . V_81 =\r\nV_88 . V_81 ;\r\nV_79 = V_105 ;\r\n}\r\n}\r\nV_72 = 1 ;\r\nif ( V_72 ^ V_84 ) {\r\nF_32 ( V_84 ,\r\nV_79 - V_70 ) ;\r\nV_84 = V_72 ;\r\nV_87 = V_91 ;\r\nif ( V_87 . V_81 >= V_70 ) {\r\nV_87 . V_81 -= V_70 ;\r\n} else {\r\nV_87 . V_80 -- ;\r\nV_87 . V_81 += 1000000 -\r\nV_70 ;\r\n}\r\n}\r\nV_88 = V_91 ;\r\nif ( V_72 ) {\r\nV_116 . V_119 = V_120 +\r\nV_121 ;\r\nF_49 ( & V_116 ) ;\r\n}\r\nV_107 = F_4 ( V_4 + V_113 ) ;\r\n} while ( V_107 & V_122 );\r\nF_45 ( & V_83 , V_32 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\n#endif\r\nreturn F_50 ( V_123 ) ;\r\n}\r\nstatic void F_25 ( unsigned long V_124 )\r\n{\r\nunsigned long V_125 , V_126 ;\r\nint V_65 ;\r\nif ( V_124 == 0 )\r\nreturn;\r\nfor ( V_125 = V_65 = 0 ; V_125 < V_124 ; V_125 += V_126 , V_65 = ! V_65 ) {\r\nif ( V_65 ) {\r\nF_2 () ;\r\nV_126 = V_60 ;\r\n} else {\r\nF_1 () ;\r\nV_126 = V_58 ;\r\n}\r\nF_7 ( V_126 ) ;\r\n}\r\nF_2 () ;\r\n}\r\nstatic void F_26 ( unsigned long V_124 )\r\n{\r\nif ( V_124 == 0 )\r\nreturn;\r\nF_2 () ;\r\nF_7 ( V_124 ) ;\r\n}\r\nstatic void F_26 ( unsigned long V_127 )\r\n{\r\nF_7 ( V_127 ) ;\r\n}\r\nstatic void F_25 ( unsigned long V_127 )\r\n{\r\nlong V_128 = V_127 / V_70 ;\r\nif ( V_128 == 0 )\r\nV_128 ++ ;\r\nwhile ( V_128 -- ) {\r\nF_6 ( V_129 , V_4 + V_130 ) ;\r\nwhile ( ! ( F_4 ( V_4 + V_113 ) & V_131 ) )\r\n;\r\n}\r\n}\r\nstatic int F_51 ( int V_132 )\r\n{\r\nif ( V_132 ) {\r\nF_52 ( V_133 ,\r\nV_134 ) ;\r\nF_53 ( V_133 , V_135 ) ;\r\nF_8 ( 100 ) ;\r\n} else {\r\nF_52 ( V_133 ,\r\nV_134 ) ;\r\nF_53 ( V_133 , V_136 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_54 ( void )\r\n{\r\nunsigned long V_32 ;\r\nF_44 ( & V_137 , V_32 ) ;\r\n#ifdef F_23\r\n#ifdef F_55\r\nif ( F_56 () ) {\r\nF_39 ( V_138 L_13 ) ;\r\nF_57 ( V_139 ) ;\r\n}\r\n#endif\r\n#ifdef F_58\r\nF_51 ( 3 ) ;\r\n#endif\r\nV_140 . V_141 = V_142 ;\r\nV_140 . V_143 = V_144 ;\r\nV_140 . V_145 = V_146 ;\r\nV_140 . V_147 = V_148 ;\r\nV_140 . V_149 = V_35 ;\r\nV_140 . V_150 = V_151 ;\r\nV_140 . V_152 = V_100 ;\r\nV_140 . V_153 = V_36 ;\r\nV_140 . V_154 = V_96 ;\r\nV_155 |= V_2 ;\r\nV_156 |= V_2 ;\r\nF_2 () ;\r\nV_35 = 0 ;\r\nV_142 = V_140 . V_141 & ( ~ V_157 ) ;\r\nV_36 &= ( V_37 | V_38 | V_39 ) ;\r\nV_144 = V_158 | V_159 ;\r\nV_146 = 0 ;\r\nV_148 = 1 ;\r\nV_151 = V_160 | V_161 ;\r\nV_35 = V_40 | V_41 ;\r\nV_36 &= ( V_37 | V_38 | V_39 ) ;\r\n#elif F_59 ( V_162 )\r\nF_5 ( V_86 ,\r\nV_85 |\r\nV_163 |\r\nV_164 ) ;\r\nF_5 ( V_165 , F_3 ( V_165 ) & ( ~ V_166 ) ) ;\r\nF_5 ( V_167 , F_3 ( V_167 ) &\r\n( ~ ( V_168 | V_169 | V_170 | V_171 ) ) ) ;\r\nF_5 ( V_165 , F_3 ( V_165 ) | V_166 ) ;\r\nF_5 ( V_172 , 0 ) ;\r\nF_5 ( V_173 , 12 ) ;\r\nF_5 ( V_165 , F_3 ( V_165 ) & ( ~ V_166 ) ) ;\r\nF_5 ( V_174 , V_175 | V_176 | V_177 ) ;\r\nF_7 ( 50 * 1000 ) ;\r\nF_5 ( V_174 , V_175 | V_177 ) ;\r\nF_8 ( 1 * 1000 ) ;\r\nF_5 ( V_174 , V_175 | V_176 | V_177 ) ;\r\nF_8 ( 100 ) ;\r\nF_5 ( V_174 , V_176 | V_177 ) ;\r\nF_8 ( 7 ) ;\r\nF_5 ( V_130 , V_178 | V_179 ) ;\r\nF_8 ( 1500 ) ;\r\nF_5 ( V_174 , V_175 | V_176 | V_177 ) ;\r\nF_8 ( 50 ) ;\r\nF_8 ( 1500 ) ;\r\nF_39 (KERN_INFO LIRC_DRIVER_NAME\r\nL_14 , sinp(UART_RX)) ;\r\nF_5 ( V_165 , F_3 ( V_165 ) | V_166 ) ;\r\nF_5 ( V_172 , 0 ) ;\r\nF_5 ( V_173 , 1 ) ;\r\nF_5 ( V_165 , V_180 ) ;\r\nF_5 ( V_167 , F_3 ( V_167 ) | V_171 ) ;\r\n#else\r\nF_6 ( 0 , V_4 + V_174 ) ;\r\nF_6 ( 0 , V_4 + V_167 ) ;\r\nF_6 ( V_166 | V_181 , V_4 + V_165 ) ;\r\nF_6 ( 1 , V_4 + V_173 ) ; F_6 ( 0 , V_4 + V_172 ) ;\r\nF_6 ( V_181 , V_4 + V_165 ) ;\r\nF_6 ( V_182 , V_4 + V_86 ) ;\r\nF_6 ( V_171 , V_4 + V_167 ) ;\r\nF_6 ( V_176 | V_175 | V_177 , V_4 + V_174 ) ;\r\n#ifdef F_60\r\nF_61 () ;\r\n#elif F_59 ( V_183 )\r\nF_62 () ;\r\n#endif\r\n#endif\r\nF_45 ( & V_137 , V_32 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_63 ( void )\r\n{\r\nunsigned long V_32 ;\r\nF_44 ( & V_137 , V_32 ) ;\r\n#ifdef F_23\r\nV_35 = 0 ;\r\nV_144 = V_140 . V_143 ;\r\nV_146 = V_140 . V_145 ;\r\nV_148 = V_140 . V_147 ;\r\nV_151 = V_140 . V_150 ;\r\nV_35 = V_140 . V_149 ;\r\nV_142 = V_140 . V_141 ;\r\n#ifdef F_55\r\nif ( F_56 () )\r\nF_64 ( V_139 ) ;\r\n#endif\r\n#ifdef F_58\r\nF_51 ( 0 ) ;\r\n#endif\r\n#else\r\nF_6 ( 0 , V_4 + V_167 ) ;\r\n#endif\r\nF_45 ( & V_137 , V_32 ) ;\r\n}\r\nstatic int F_65 ( void )\r\n{\r\nint V_19 ;\r\n#ifndef F_23\r\nif ( F_66 ( V_4 , 8 , V_184 ) == NULL ) {\r\nF_39 (KERN_ERR LIRC_DRIVER_NAME\r\nL_15 , io) ;\r\nreturn - V_185 ;\r\n}\r\n#endif\r\nV_19 = F_67 ( V_89 , F_46 , V_186 ,\r\nV_184 , NULL ) ;\r\nif ( V_19 < 0 ) {\r\n# ifndef F_23\r\nF_68 ( V_4 , 8 ) ;\r\n# endif\r\nF_39 (KERN_ERR LIRC_DRIVER_NAME\r\nL_16 ,\r\nirq) ;\r\nreturn V_19 ;\r\n}\r\n#ifndef F_23\r\nF_39 (KERN_INFO LIRC_DRIVER_NAME\r\nL_17 ,\r\nio, irq) ;\r\n#endif\r\nF_69 ( & V_116 ) ;\r\nV_116 . V_187 = F_43 ;\r\nV_116 . V_72 = 0xabadcafe ;\r\nreturn 0 ;\r\n}\r\nstatic void F_70 ( void )\r\n{\r\nF_71 ( V_89 , NULL ) ;\r\nF_72 ( & V_116 ) ;\r\n#ifndef F_23\r\nF_68 ( V_4 , 8 ) ;\r\n#endif\r\n}\r\nstatic void F_61 ( void )\r\n{\r\nint V_33 ;\r\nT_7 V_188 [] = {\r\nV_189 ,\r\nV_190 | V_191 ,\r\nV_192 | V_193 | V_194 ,\r\nV_190 ,\r\nV_195 | V_196 ,\r\nV_197 | V_198 | V_199 ,\r\nV_200 | V_201 ,\r\nV_202 | V_203 | V_204 | V_205 ,\r\nV_206 | V_207 ,\r\nV_208 | V_209 | V_210 ,\r\nV_211 | ( V_212 & 0x0f ) ,\r\nV_213 | ( ( V_212 >> 4 ) & 0x0f ) ,\r\nV_214 | V_215 | V_216\r\n} ;\r\nF_5 ( V_165 , V_166 | V_180 ) ;\r\nF_5 ( V_172 , 0 ) ;\r\nF_5 ( V_173 , 12 ) ;\r\nF_5 ( V_165 , V_180 ) ;\r\nF_5 ( V_174 , V_175 | V_176 | V_177 ) ;\r\nfor ( V_33 = 0 ; V_33 < 50 ; V_33 ++ )\r\nF_7 ( 1000 ) ;\r\nF_5 ( V_174 , V_176 | V_177 ) ;\r\nfor ( V_33 = 0 ; V_33 < 25 ; V_33 ++ )\r\nF_8 ( 1000 ) ;\r\nF_5 ( V_174 , V_175 | V_176 | V_177 ) ;\r\nF_8 ( 100 ) ;\r\nF_5 ( V_174 , V_175 | V_177 ) ;\r\nF_8 ( 7 ) ;\r\nfor ( V_33 = 0 ; V_33 < sizeof( V_188 ) ; V_33 ++ ) {\r\nF_5 ( V_130 , V_188 [ V_33 ] ) ;\r\nF_8 ( 1500 ) ;\r\n}\r\nF_5 ( V_174 , V_175 | V_176 | V_177 ) ;\r\nF_8 ( 50 ) ;\r\nF_8 ( 1500 ) ;\r\nF_5 ( V_165 , F_3 ( V_165 ) | V_166 ) ;\r\nF_5 ( V_165 , V_166 | V_181 ) ;\r\nF_5 ( V_172 , 0 ) ;\r\nF_5 ( V_173 , 1 ) ;\r\nF_5 ( V_165 , F_3 ( V_165 ) & ( ~ V_166 ) ) ;\r\nF_5 ( V_165 , V_181 ) ;\r\nF_5 ( V_167 , F_3 ( V_167 ) | V_171 ) ;\r\n}\r\nvoid F_62 ( void )\r\n{\r\nint V_33 ;\r\nF_5 ( V_165 , V_166 | V_181 ) ;\r\nF_5 ( V_172 , 0 ) ;\r\nF_5 ( V_173 , 12 ) ;\r\nF_5 ( V_165 , V_181 ) ;\r\nF_5 ( V_174 , V_175 | V_177 ) ;\r\nF_8 ( 10 ) ;\r\nF_5 ( V_174 , V_176 | V_175 | V_177 ) ;\r\nfor ( V_33 = 0 ; V_33 < 3 ; V_33 ++ ) {\r\nF_8 ( 10 ) ;\r\nF_5 ( V_174 , V_176 | V_177 ) ;\r\nF_8 ( 10 ) ;\r\nF_5 ( V_174 , V_175 | V_176 | V_177 ) ;\r\n}\r\nF_8 ( 1500 ) ;\r\nF_5 ( V_165 , V_166 | V_181 ) ;\r\nF_5 ( V_172 , 0 ) ;\r\nF_5 ( V_173 , 1 ) ;\r\nF_5 ( V_165 , V_181 ) ;\r\nF_5 ( V_167 , V_171 ) ;\r\n}\r\nstatic int F_73 ( void )\r\n{\r\nint V_19 ;\r\nF_74 ( & V_10 ) ;\r\nV_19 = F_65 () ;\r\nif ( V_19 < 0 )\r\nreturn V_19 ;\r\nF_54 () ;\r\nF_39 (KERN_INFO LIRC_DRIVER_NAME\r\nL_18 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_8 F_75 ( void )\r\n{\r\nint V_19 ;\r\nV_19 = F_37 () ;\r\nif ( V_19 < 0 )\r\nreturn V_19 ;\r\nV_19 = F_73 () ;\r\nif ( V_19 ) {\r\nF_40 () ;\r\nreturn V_19 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_9 F_76 ( void )\r\n{\r\nF_63 () ;\r\nF_40 () ;\r\nF_70 () ;\r\nF_39 (KERN_INFO LIRC_DRIVER_NAME L_19 ) ;\r\n}
