`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 12 2021 16:26:11 KST (Jan 12 2021 07:26:11 UTC)

module finish_gen_NotEQ_8Ux5U_1U_1(in2, in1, out1);
  input [7:0] in2;
  input [4:0] in1;
  output out1;
  wire [7:0] in2;
  wire [4:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  NAND2X1 g65(.A (n_30), .B (n_31), .Y (out1));
  NOR2X1 g66(.A (n_28), .B (n_29), .Y (n_31));
  NOR3X1 g67(.A (n_17), .B (in2[7]), .C (n_27), .Y (n_30));
  NAND2X1 g68(.A (n_25), .B (n_23), .Y (n_29));
  NAND2X1 g69(.A (n_24), .B (n_26), .Y (n_28));
  NOR2X1 g70(.A (n_20), .B (n_12), .Y (n_27));
  NAND2X1 g71(.A (n_14), .B (n_18), .Y (n_26));
  NAND2X1 g72(.A (n_13), .B (n_22), .Y (n_25));
  NAND2X1 g73(.A (n_15), .B (n_19), .Y (n_24));
  NAND2X1 g74(.A (n_16), .B (n_21), .Y (n_23));
  NAND2X2 g77(.A (n_11), .B (n_6), .Y (n_22));
  NAND2X1 g78(.A (n_2), .B (n_8), .Y (n_21));
  NOR2X1 g79(.A (n_5), .B (n_3), .Y (n_20));
  NAND2X2 g80(.A (n_4), .B (n_9), .Y (n_19));
  NAND2X2 g83(.A (n_1), .B (n_0), .Y (n_18));
  NAND2X1 g85(.A (n_7), .B (n_10), .Y (n_17));
  NAND2X1 g75(.A (in2[0]), .B (in1[0]), .Y (n_16));
  NAND2X2 g76(.A (in2[3]), .B (in1[3]), .Y (n_15));
  NAND2X1 g81(.A (in2[2]), .B (in1[2]), .Y (n_14));
  NAND2X1 g82(.A (in2[1]), .B (in1[1]), .Y (n_13));
  NOR2X1 g84(.A (in2[4]), .B (in1[4]), .Y (n_12));
  INVX2 g97(.A (in2[1]), .Y (n_11));
  INVX1 g91(.A (in2[5]), .Y (n_10));
  INVX2 g87(.A (in1[3]), .Y (n_9));
  INVX1 g93(.A (in1[0]), .Y (n_8));
  INVX1 g92(.A (in2[6]), .Y (n_7));
  INVX2 g86(.A (in1[1]), .Y (n_6));
  INVX1 g94(.A (in2[4]), .Y (n_5));
  CLKINVX4 g96(.A (in2[3]), .Y (n_4));
  INVX1 g88(.A (in1[4]), .Y (n_3));
  INVX2 g89(.A (in2[0]), .Y (n_2));
  CLKINVX3 g95(.A (in2[2]), .Y (n_1));
  INVX2 g90(.A (in1[2]), .Y (n_0));
endmodule


