# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do Uniciclo_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/genImm32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity genImm32
# -- Compiling architecture arch_gen of genImm32
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/memoriaIns.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memoriaIns
# -- Compiling architecture SYN of memoriains
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/memoriaDados.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memoriaDados
# -- Compiling architecture SYN of memoriadados
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/riscv_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package riscv_pkg
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/ula.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity ula
# -- Compiling architecture behavioral of ula
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/xregs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity xregs
# -- Compiling architecture behavioral of xregs
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity mux
# -- Compiling architecture behavioral of mux
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/somador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity somador
# -- Compiling architecture behavorial of somador
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/controle.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity controle
# -- Compiling architecture behavioral of controle
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/controleULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity controleULA
# -- Compiling architecture rtl of controleULA
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/pc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity pc
# -- Compiling architecture rtl of pc
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/fetch.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity fetch
# -- Compiling architecture rtl of fetch
# -- Loading entity pc
# -- Loading entity memoriaIns
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/breg_ula.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity breg_ula
# -- Compiling architecture rtl of breg_ula
# -- Loading entity ula
# -- Loading entity xregs
# -- Loading entity controleULA
# -- Loading entity genImm32
# -- Loading entity mux
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity memoria
# -- Compiling architecture rtl of memoria
# -- Loading entity memoriaDados
# -- Loading entity mux
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/processador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity processador
# -- Compiling architecture rtl of processador
# -- Loading entity fetch
# -- Loading entity breg_ula
# -- Loading entity controle
# -- Loading entity memoria
# -- Loading entity mux
# -- Loading entity somador
# 
# vcom -93 -work work {C:/Users/bitte/Prog/UnicicloRISC-V/processador_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv_pkg
# -- Compiling entity processador_tb
# -- Compiling architecture processador_arch of processador_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  processador_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps processador_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg
# Loading work.processador_tb(processador_arch)
# Loading work.processador(rtl)
# Loading work.fetch(rtl)
# Loading work.pc(rtl)
# Loading work.memoriains(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.breg_ula(rtl)
# Loading work.ula(behavioral)
# Loading work.xregs(behavioral)
# Loading work.controleula(rtl)
# Loading work.genimm32(arch_gen)
# Loading work.mux(behavioral)
# Loading work.controle(behavioral)
# Loading work.memoria(rtl)
# Loading work.memoriadados(syn)
# Loading work.somador(behavorial)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 40 ps
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processador_tb/i1/breg_ula/xregs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processador_tb/i1/breg_ula/xregs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processador_tb/i1/breg_ula/xregs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processador_tb/i1/breg_ula/xregs
add wave -position insertpoint sim:/processador_tb/i1/fetch/*
add wave -position insertpoint sim:/processador_tb/i1/mux3/*
run
run
add wave -position insertpoint sim:/processador_tb/i1/breg_ula/*
add wave -position insertpoint sim:/processador_tb/i1/controle/*
run
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processador_tb/i1/breg_ula/xregs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processador_tb/i1/breg_ula/xregs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processador_tb/i1/breg_ula/xregs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /processador_tb/i1/breg_ula/xregs
