// Seed: 4017408400
module module_0;
  wire id_2;
  assign id_1 = id_2;
  always disable id_3;
  id_4(
      .id_0(1)
  );
  assign id_2 = id_2;
  wire id_5 = id_1;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri id_8
    , id_24,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    input uwire id_15,
    input supply0 id_16,
    input supply1 id_17,
    output tri id_18,
    input wor id_19,
    input tri1 id_20,
    output tri id_21,
    input wand id_22
);
  wire id_25;
  supply1  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  =  id_28  ^  1  ^  1  ,  id_42  =  1  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ;
  wire id_57;
  wire id_58;
  assign id_18 = id_49;
  module_0();
  assign id_49 = 1;
endmodule
