Classic Timing Analyzer report for lab3project
Mon May 06 16:00:34 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'CLK50'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                       ; To                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.333 ns                         ; CLR                                                                                                                        ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.219 ns                        ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; DBUS[2]                                           ; CLK50      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.025 ns                        ; CLR                                                                                                                        ; oSEG[4]                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.617 ns                         ; PRST                                                                                                                       ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]       ; --         ; CLK50    ; 0            ;
; Clock Setup: 'CLK50'         ; N/A   ; None          ; 138.91 MHz ( period = 7.199 ns ) ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK50      ; CLK50    ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 220.80 MHz ( period = 4.529 ns ) ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated                                                                          ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                            ;                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PRST            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLR             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK50           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                              ; To                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 220.80 MHz ( period = 4.529 ns )               ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 3.180 ns                ;
; N/A   ; 229.36 MHz ( period = 4.360 ns )               ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 3.011 ns                ;
; N/A   ; 236.24 MHz ( period = 4.233 ns )               ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 245.64 MHz ( period = 4.071 ns )               ; Controller:inst1|inst2~_emulated                  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 4.259 ns                ;
; N/A   ; 248.63 MHz ( period = 4.022 ns )               ; Controller:inst1|inst3~_emulated                  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 4.210 ns                ;
; N/A   ; 251.19 MHz ( period = 3.981 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|17          ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 3.191 ns                ;
; N/A   ; 255.43 MHz ( period = 3.915 ns )               ; datapath2:inst|reg2:inst|74195:inst1|16           ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 3.314 ns                ;
; N/A   ; 256.67 MHz ( period = 3.896 ns )               ; datapath2:inst|reg2:inst|74195:inst1|17           ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 3.295 ns                ;
; N/A   ; 257.33 MHz ( period = 3.886 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|15          ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 3.288 ns                ;
; N/A   ; 258.93 MHz ( period = 3.862 ns )               ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK        ; CLK      ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; datapath2:inst|reg2:inst|74195:inst1|16           ; CLK        ; CLK      ; None                        ; None                      ; 2.295 ns                ;
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; datapath2:inst|reg2:inst|74195:inst1|15           ; CLK        ; CLK      ; None                        ; None                      ; 2.295 ns                ;
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; datapath2:inst|reg2:inst|74195:inst1|18           ; CLK        ; CLK      ; None                        ; None                      ; 2.295 ns                ;
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; datapath2:inst|reg2:inst|74195:inst1|17           ; CLK        ; CLK      ; None                        ; None                      ; 2.295 ns                ;
; N/A   ; 272.18 MHz ( period = 3.674 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|16          ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 272.41 MHz ( period = 3.671 ns )               ; datapath2:inst|reg2:inst|74195:inst1|15           ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 272.41 MHz ( period = 3.671 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|18          ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.881 ns                ;
; N/A   ; 279.10 MHz ( period = 3.583 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|16          ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 3.369 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; datapath2:inst|reg2:inst|74195:inst1|18           ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 303.77 MHz ( period = 3.292 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|15          ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 3.270 ns                ;
; N/A   ; 304.97 MHz ( period = 3.279 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|16          ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 3.065 ns                ;
; N/A   ; 333.78 MHz ( period = 2.996 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|15          ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 336.47 MHz ( period = 2.972 ns )               ; datapath2:inst|reg2:inst|74195:inst1|15           ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; 340.14 MHz ( period = 2.940 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|15          ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 2.918 ns                ;
; N/A   ; 346.38 MHz ( period = 2.887 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|16          ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 2.673 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; datapath2:inst|reg2:inst|74195:inst1|16           ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A   ; 373.69 MHz ( period = 2.676 ns )               ; datapath2:inst|reg2:inst|74195:inst1|15           ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 2.651 ns                ;
; N/A   ; 375.23 MHz ( period = 2.665 ns )               ; datapath2:inst|reg2:inst|74195:inst1|16           ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 2.640 ns                ;
; N/A   ; 375.66 MHz ( period = 2.662 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|18          ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.448 ns                ;
; N/A   ; 377.36 MHz ( period = 2.650 ns )               ; Controller:inst1|inst3~_emulated                  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 398.88 MHz ( period = 2.507 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|15          ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK        ; CLK      ; None                        ; None                      ; 2.293 ns                ;
; N/A   ; 400.00 MHz ( period = 2.500 ns )               ; Controller:inst1|inst2~_emulated                  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; 402.58 MHz ( period = 2.484 ns )               ; datapath2:inst|reg2:inst|74195:inst1|16           ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; 418.24 MHz ( period = 2.391 ns )               ; Controller:inst1|inst3~_emulated                  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK        ; CLK      ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 427.17 MHz ( period = 2.341 ns )               ; datapath2:inst|reg2:inst1|74195:inst1|17          ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.127 ns                ;
; N/A   ; 444.05 MHz ( period = 2.252 ns )               ; Controller:inst1|inst2~_emulated                  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; 445.43 MHz ( period = 2.245 ns )               ; datapath2:inst|reg2:inst|74195:inst1|15           ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK        ; CLK      ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; datapath2:inst|reg2:inst|74195:inst1|17           ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.154 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; datapath2:inst|reg2:inst|74195:inst1|15           ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; datapath2:inst|reg2:inst|74195:inst1|18           ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.093 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst3~_emulated                  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 2.860 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; datapath2:inst|reg2:inst|74195:inst1|18           ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK        ; CLK      ; None                        ; None                      ; 1.873 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; datapath2:inst|reg2:inst1|74195:inst1|17          ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst2~_emulated                  ; datapath2:inst|reg2:inst|74195:inst1|16           ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst2~_emulated                  ; datapath2:inst|reg2:inst|74195:inst1|15           ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst2~_emulated                  ; datapath2:inst|reg2:inst|74195:inst1|18           ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst2~_emulated                  ; datapath2:inst|reg2:inst|74195:inst1|17           ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst3~_emulated                  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 2.667 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst2~_emulated                  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK        ; CLK      ; None                        ; None                      ; 2.470 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst3~_emulated                  ; datapath2:inst|reg2:inst|74195:inst1|16           ; CLK        ; CLK      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst3~_emulated                  ; datapath2:inst|reg2:inst|74195:inst1|15           ; CLK        ; CLK      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst3~_emulated                  ; datapath2:inst|reg2:inst|74195:inst1|18           ; CLK        ; CLK      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst3~_emulated                  ; datapath2:inst|reg2:inst|74195:inst1|17           ; CLK        ; CLK      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst2~_emulated                  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 2.482 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; datapath2:inst|reg2:inst|74195:inst1|17           ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 1.675 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst3~_emulated                  ; Controller:inst1|inst2~_emulated                  ; CLK        ; CLK      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst3~_emulated                  ; Controller:inst1|inst3~_emulated                  ; CLK        ; CLK      ; None                        ; None                      ; 1.254 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst2~_emulated                  ; Controller:inst1|inst3~_emulated                  ; CLK        ; CLK      ; None                        ; None                      ; 1.080 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Controller:inst1|inst2~_emulated                  ; Controller:inst1|inst2~_emulated                  ; CLK        ; CLK      ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; datapath2:inst|reg2:inst|74195:inst1|16           ; datapath2:inst|reg2:inst|74195:inst1|17           ; CLK        ; CLK      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; datapath2:inst|reg2:inst|74195:inst1|17           ; datapath2:inst|reg2:inst|74195:inst1|18           ; CLK        ; CLK      ; None                        ; None                      ; 0.701 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; datapath2:inst|reg2:inst|74195:inst1|15           ; datapath2:inst|reg2:inst|74195:inst1|16           ; CLK        ; CLK      ; None                        ; None                      ; 0.567 ns                ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK50'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                       ; To                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 138.91 MHz ( period = 7.199 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 138.91 MHz ( period = 7.199 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 138.91 MHz ( period = 7.199 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 138.91 MHz ( period = 7.199 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 138.91 MHz ( period = 7.199 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 145.52 MHz ( period = 6.872 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.52 MHz ( period = 6.872 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.52 MHz ( period = 6.872 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.52 MHz ( period = 6.872 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.52 MHz ( period = 6.872 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.73 MHz ( period = 6.862 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.637 ns                ;
; N/A                                     ; 145.73 MHz ( period = 6.862 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.637 ns                ;
; N/A                                     ; 145.73 MHz ( period = 6.862 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.637 ns                ;
; N/A                                     ; 145.73 MHz ( period = 6.862 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.637 ns                ;
; N/A                                     ; 145.73 MHz ( period = 6.862 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.637 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.602 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.602 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.602 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.602 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.602 ns                ;
; N/A                                     ; 146.56 MHz ( period = 6.823 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.599 ns                ;
; N/A                                     ; 146.56 MHz ( period = 6.823 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.599 ns                ;
; N/A                                     ; 146.56 MHz ( period = 6.823 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.599 ns                ;
; N/A                                     ; 146.56 MHz ( period = 6.823 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.599 ns                ;
; N/A                                     ; 146.56 MHz ( period = 6.823 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 6.599 ns                ;
; N/A                                     ; 154.34 MHz ( period = 6.479 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 154.34 MHz ( period = 6.479 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 154.34 MHz ( period = 6.479 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 154.34 MHz ( period = 6.479 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 154.34 MHz ( period = 6.479 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK50      ; CLK50    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 172.92 MHz ( period = 5.783 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.556 ns                ;
; N/A                                     ; 172.92 MHz ( period = 5.783 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.556 ns                ;
; N/A                                     ; 172.92 MHz ( period = 5.783 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.556 ns                ;
; N/A                                     ; 172.92 MHz ( period = 5.783 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.556 ns                ;
; N/A                                     ; 172.92 MHz ( period = 5.783 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.556 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 212.59 MHz ( period = 4.704 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 212.59 MHz ( period = 4.704 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 212.59 MHz ( period = 4.704 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 212.59 MHz ( period = 4.704 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 212.59 MHz ( period = 4.704 ns )                    ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; newlcd:inst2|LCD_Display:inst|state.MODE_SET                                                                               ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.279 ns                ;
; N/A                                     ; 227.69 MHz ( period = 4.392 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.180 ns                ;
; N/A                                     ; 229.15 MHz ( period = 4.364 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.152 ns                ;
; N/A                                     ; 234.96 MHz ( period = 4.256 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 235.13 MHz ( period = 4.253 ns )                    ; newlcd:inst2|LCD_Display:inst|state.MODE_SET                                                                               ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; 235.35 MHz ( period = 4.249 ns )                    ; newlcd:inst2|LCD_Display:inst|state.LINE2                                                                                  ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 4.032 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; 243.31 MHz ( period = 4.110 ns )                    ; newlcd:inst2|LCD_Display:inst|state.RETURN_HOME                                                                            ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.893 ns                ;
; N/A                                     ; 246.00 MHz ( period = 4.065 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.853 ns                ;
; N/A                                     ; 246.61 MHz ( period = 4.055 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.843 ns                ;
; N/A                                     ; 247.71 MHz ( period = 4.037 ns )                    ; newlcd:inst2|LCD_Display:inst|state.Print_String                                                                           ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.71 MHz ( period = 4.037 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; newlcd:inst2|LCD_Display:inst|state.LINE2                                                                                  ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.789 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.789 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.789 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 251.76 MHz ( period = 3.972 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 251.76 MHz ( period = 3.972 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 252.02 MHz ( period = 3.968 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.717 ns                ;
; N/A                                     ; 255.17 MHz ( period = 3.919 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; newlcd:inst2|LCD_Display:inst|state.RETURN_HOME                                                                            ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 259.07 MHz ( period = 3.860 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.649 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.595 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.57 MHz ( period = 3.794 ns )                    ; newlcd:inst2|LCD_Display:inst|state.Print_String                                                                           ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; newlcd:inst2|LCD_Display:inst|state.HOLD                                                                                   ; newlcd:inst2|LCD_Display:inst|LCD_RW_INT                                                                                   ; CLK50      ; CLK50    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 267.24 MHz ( period = 3.742 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 267.24 MHz ( period = 3.742 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.530 ns                ;
; N/A                                     ; 267.52 MHz ( period = 3.738 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.527 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; newlcd:inst2|LCD_Display:inst|state.DROP_LCD_E                                                                             ; newlcd:inst2|LCD_Display:inst|LCD_RW_INT                                                                                   ; CLK50      ; CLK50    ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 287.94 MHz ( period = 3.473 ns )                    ; newlcd:inst2|LCD_Display:inst|state.HOLD                                                                                   ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; newlcd:inst2|LCD_Display:inst|state.DISPLAY_ON                                                                             ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; newlcd:inst2|LCD_Display:inst|state.DROP_LCD_E                                                                             ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.193 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 299.67 MHz ( period = 3.337 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst2|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 301.66 MHz ( period = 3.315 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst2|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 306.09 MHz ( period = 3.267 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 306.37 MHz ( period = 3.264 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; newlcd:inst2|LCD_Display:inst|state.Print_String                                                                           ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.036 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; newlcd:inst2|LCD_Display:inst|state.Print_String                                                                           ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.032 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; newlcd:inst2|LCD_Display:inst|state.Print_String                                                                           ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.031 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; newlcd:inst2|LCD_Display:inst|state.Print_String                                                                           ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.031 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; newlcd:inst2|LCD_Display:inst|state.Print_String                                                                           ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK50      ; CLK50    ; None                        ; None                      ; 3.031 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; 313.48 MHz ( period = 3.190 ns )                    ; newlcd:inst2|LCD_Display:inst|state.HOLD                                                                                   ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK50      ; CLK50    ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 314.37 MHz ( period = 3.181 ns )                    ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst2|LCD_Display:inst|next_command.Print_String                                                                    ; CLK50      ; CLK50    ; None                        ; None                      ; 2.973 ns                ;
; N/A                                     ; 318.88 MHz ( period = 3.136 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 2.915 ns                ;
; N/A                                     ; 318.88 MHz ( period = 3.136 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 2.915 ns                ;
; N/A                                     ; 318.88 MHz ( period = 3.136 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 2.915 ns                ;
; N/A                                     ; 318.88 MHz ( period = 3.136 ns )                    ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK50      ; CLK50    ; None                        ; None                      ; 2.915 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50      ; CLK50    ; None                        ; None                      ; 0.978 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK50      ; CLK50    ; None                        ; None                      ; 0.742 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK50      ; CLK50    ; None                        ; None                      ; 0.736 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK50      ; CLK50    ; None                        ; None                      ; 0.726 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                            ;                                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+-------+---------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                ; To Clock ;
+-------+--------------+------------+-------+---------------------------------------------------+----------+
; N/A   ; None         ; 3.333 ns   ; CLR   ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK      ;
; N/A   ; None         ; 3.184 ns   ; PRST  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK      ;
; N/A   ; None         ; 2.606 ns   ; CLR   ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; PRST     ;
; N/A   ; None         ; 2.457 ns   ; PRST  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; PRST     ;
; N/A   ; None         ; 2.453 ns   ; CLR   ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLR      ;
; N/A   ; None         ; 2.304 ns   ; PRST  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLR      ;
; N/A   ; None         ; 1.935 ns   ; JK    ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A   ; None         ; 1.915 ns   ; CLR   ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A   ; None         ; 1.762 ns   ; PRST  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A   ; None         ; 1.656 ns   ; CLR   ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A   ; None         ; 1.514 ns   ; CLR   ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A   ; None         ; 1.503 ns   ; PRST  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A   ; None         ; 1.450 ns   ; I[0]  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A   ; None         ; 1.365 ns   ; PRST  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A   ; None         ; 1.343 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50    ;
; N/A   ; None         ; 1.343 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50    ;
; N/A   ; None         ; 1.343 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50    ;
; N/A   ; None         ; 1.343 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50    ;
; N/A   ; None         ; 1.343 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50    ;
; N/A   ; None         ; 1.343 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50    ;
; N/A   ; None         ; 1.343 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50    ;
; N/A   ; None         ; 1.343 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50    ;
; N/A   ; None         ; 1.343 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50    ;
; N/A   ; None         ; 1.343 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50    ;
; N/A   ; None         ; 1.297 ns   ; CLR   ; datapath2:inst|reg2:inst|74195:inst1|16           ; CLK      ;
; N/A   ; None         ; 1.297 ns   ; CLR   ; datapath2:inst|reg2:inst|74195:inst1|15           ; CLK      ;
; N/A   ; None         ; 1.297 ns   ; CLR   ; datapath2:inst|reg2:inst|74195:inst1|18           ; CLK      ;
; N/A   ; None         ; 1.297 ns   ; CLR   ; datapath2:inst|reg2:inst|74195:inst1|17           ; CLK      ;
; N/A   ; None         ; 1.288 ns   ; I[3]  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A   ; None         ; 1.168 ns   ; CLR   ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A   ; None         ; 1.148 ns   ; PRST  ; datapath2:inst|reg2:inst|74195:inst1|16           ; CLK      ;
; N/A   ; None         ; 1.148 ns   ; PRST  ; datapath2:inst|reg2:inst|74195:inst1|15           ; CLK      ;
; N/A   ; None         ; 1.148 ns   ; PRST  ; datapath2:inst|reg2:inst|74195:inst1|18           ; CLK      ;
; N/A   ; None         ; 1.148 ns   ; PRST  ; datapath2:inst|reg2:inst|74195:inst1|17           ; CLK      ;
; N/A   ; None         ; 1.015 ns   ; PRST  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A   ; None         ; 0.881 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50    ;
; N/A   ; None         ; 0.881 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50    ;
; N/A   ; None         ; 0.881 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50    ;
; N/A   ; None         ; 0.881 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50    ;
; N/A   ; None         ; 0.881 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50    ;
; N/A   ; None         ; 0.881 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50    ;
; N/A   ; None         ; 0.881 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50    ;
; N/A   ; None         ; 0.881 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50    ;
; N/A   ; None         ; 0.881 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK50    ;
; N/A   ; None         ; 0.881 ns   ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; CLK50    ;
; N/A   ; None         ; 0.876 ns   ; I[1]  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A   ; None         ; 0.830 ns   ; I[2]  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A   ; None         ; 0.734 ns   ; CLR   ; Controller:inst1|inst2~_emulated                  ; CLK      ;
; N/A   ; None         ; 0.733 ns   ; CLR   ; Controller:inst1|inst3~_emulated                  ; CLK      ;
; N/A   ; None         ; 0.644 ns   ; I[2]  ; datapath2:inst|reg2:inst|74195:inst1|17           ; CLK      ;
; N/A   ; None         ; 0.581 ns   ; PRST  ; Controller:inst1|inst2~_emulated                  ; CLK      ;
; N/A   ; None         ; 0.580 ns   ; PRST  ; Controller:inst1|inst3~_emulated                  ; CLK      ;
; N/A   ; None         ; 0.571 ns   ; JK    ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A   ; None         ; 0.571 ns   ; JK    ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A   ; None         ; 0.571 ns   ; JK    ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A   ; None         ; 0.551 ns   ; I[1]  ; datapath2:inst|reg2:inst|74195:inst1|16           ; CLK      ;
; N/A   ; None         ; 0.494 ns   ; JK    ; datapath2:inst|reg2:inst|74195:inst1|15           ; CLK      ;
; N/A   ; None         ; 0.457 ns   ; I[3]  ; datapath2:inst|reg2:inst|74195:inst1|18           ; CLK      ;
; N/A   ; None         ; -0.129 ns  ; I[0]  ; datapath2:inst|reg2:inst|74195:inst1|15           ; CLK      ;
; N/A   ; None         ; -0.225 ns  ; START ; Controller:inst1|inst2~_emulated                  ; CLK      ;
; N/A   ; None         ; -0.228 ns  ; START ; Controller:inst1|inst3~_emulated                  ; CLK      ;
; N/A   ; None         ; -0.854 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_400HZ           ; CLK50    ;
; N/A   ; None         ; -4.387 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]       ; CLK50    ;
; N/A   ; None         ; -4.387 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]       ; CLK50    ;
; N/A   ; None         ; -4.387 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]       ; CLK50    ;
; N/A   ; None         ; -4.387 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]       ; CLK50    ;
; N/A   ; None         ; -4.387 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]       ; CLK50    ;
+-------+--------------+------------+-------+---------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------+
; tco                                                                                                          ;
+-------+--------------+------------+---------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                              ; To      ; From Clock ;
+-------+--------------+------------+---------------------------------------------------+---------+------------+
; N/A   ; None         ; 15.219 ns  ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]   ; DBUS[2] ; CLK50      ;
; N/A   ; None         ; 14.816 ns  ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[1]   ; DBUS[1] ; CLK50      ;
; N/A   ; None         ; 14.562 ns  ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[7]   ; DBUS[7] ; CLK50      ;
; N/A   ; None         ; 14.223 ns  ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[6]   ; DBUS[6] ; CLK50      ;
; N/A   ; None         ; 14.162 ns  ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[0]   ; DBUS[0] ; CLK50      ;
; N/A   ; None         ; 14.134 ns  ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[5]   ; DBUS[5] ; CLK50      ;
; N/A   ; None         ; 13.763 ns  ; Controller:inst1|inst2~_emulated                  ; oSEG[4] ; CLK        ;
; N/A   ; None         ; 13.714 ns  ; Controller:inst1|inst3~_emulated                  ; oSEG[4] ; CLK        ;
; N/A   ; None         ; 13.673 ns  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; oSEG[4] ; CLK        ;
; N/A   ; None         ; 13.642 ns  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; S2[4]   ; CLK        ;
; N/A   ; None         ; 13.633 ns  ; newlcd:inst2|LCD_Display:inst|LCD_RS              ; LCD_RS  ; CLK50      ;
; N/A   ; None         ; 13.588 ns  ; datapath2:inst|reg2:inst|74195:inst1|17           ; oSEG[4] ; CLK        ;
; N/A   ; None         ; 13.578 ns  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; oSEG[4] ; CLK        ;
; N/A   ; None         ; 13.369 ns  ; datapath2:inst|reg2:inst|74195:inst1|16           ; oSEG[4] ; CLK        ;
; N/A   ; None         ; 13.366 ns  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; oSEG[4] ; CLK        ;
; N/A   ; None         ; 13.363 ns  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; oSEG[4] ; CLK        ;
; N/A   ; None         ; 13.315 ns  ; datapath2:inst|reg2:inst|74195:inst1|15           ; oSEG[4] ; CLK        ;
; N/A   ; None         ; 13.212 ns  ; newlcd:inst2|LCD_Display:inst|LCD_E               ; LCD_E   ; CLK50      ;
; N/A   ; None         ; 13.163 ns  ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]   ; DBUS[3] ; CLK50      ;
; N/A   ; None         ; 13.161 ns  ; newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[4]   ; DBUS[4] ; CLK50      ;
; N/A   ; None         ; 13.098 ns  ; datapath2:inst|reg2:inst|74195:inst1|18           ; oSEG[4] ; CLK        ;
; N/A   ; None         ; 12.904 ns  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; S2[4]   ; CLR        ;
; N/A   ; None         ; 12.755 ns  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; S2[4]   ; PRST       ;
; N/A   ; None         ; 12.696 ns  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; S2[4]   ; CLK        ;
; N/A   ; None         ; 12.636 ns  ; Controller:inst1|inst2~_emulated                  ; oSEG[5] ; CLK        ;
; N/A   ; None         ; 12.589 ns  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; S2[3]   ; CLK        ;
; N/A   ; None         ; 12.587 ns  ; Controller:inst1|inst3~_emulated                  ; oSEG[5] ; CLK        ;
; N/A   ; None         ; 12.546 ns  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; oSEG[5] ; CLK        ;
; N/A   ; None         ; 12.493 ns  ; Controller:inst1|inst2~_emulated                  ; oSEG[6] ; CLK        ;
; N/A   ; None         ; 12.476 ns  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; S2[2]   ; CLK        ;
; N/A   ; None         ; 12.461 ns  ; datapath2:inst|reg2:inst|74195:inst1|17           ; oSEG[5] ; CLK        ;
; N/A   ; None         ; 12.451 ns  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; oSEG[5] ; CLK        ;
; N/A   ; None         ; 12.444 ns  ; Controller:inst1|inst3~_emulated                  ; oSEG[6] ; CLK        ;
; N/A   ; None         ; 12.408 ns  ; Controller:inst1|inst2~_emulated                  ; oSEG[2] ; CLK        ;
; N/A   ; None         ; 12.405 ns  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; S2[4]   ; CLK        ;
; N/A   ; None         ; 12.403 ns  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; oSEG[6] ; CLK        ;
; N/A   ; None         ; 12.369 ns  ; newlcd:inst2|LCD_Display:inst|LCD_RW_INT          ; DBUS[7] ; CLK50      ;
; N/A   ; None         ; 12.359 ns  ; Controller:inst1|inst3~_emulated                  ; oSEG[2] ; CLK        ;
; N/A   ; None         ; 12.354 ns  ; newlcd:inst2|LCD_Display:inst|LCD_RW_INT          ; DBUS[2] ; CLK50      ;
; N/A   ; None         ; 12.354 ns  ; newlcd:inst2|LCD_Display:inst|LCD_RW_INT          ; DBUS[3] ; CLK50      ;
; N/A   ; None         ; 12.354 ns  ; newlcd:inst2|LCD_Display:inst|LCD_RW_INT          ; DBUS[6] ; CLK50      ;
; N/A   ; None         ; 12.344 ns  ; newlcd:inst2|LCD_Display:inst|LCD_RW_INT          ; DBUS[5] ; CLK50      ;
; N/A   ; None         ; 12.334 ns  ; newlcd:inst2|LCD_Display:inst|LCD_RW_INT          ; DBUS[4] ; CLK50      ;
; N/A   ; None         ; 12.318 ns  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; oSEG[2] ; CLK        ;
; N/A   ; None         ; 12.318 ns  ; datapath2:inst|reg2:inst|74195:inst1|17           ; oSEG[6] ; CLK        ;
; N/A   ; None         ; 12.308 ns  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; oSEG[6] ; CLK        ;
; N/A   ; None         ; 12.266 ns  ; newlcd:inst2|LCD_Display:inst|LCD_RW_INT          ; LCD_RW  ; CLK50      ;
; N/A   ; None         ; 12.242 ns  ; datapath2:inst|reg2:inst|74195:inst1|16           ; oSEG[5] ; CLK        ;
; N/A   ; None         ; 12.239 ns  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; oSEG[5] ; CLK        ;
; N/A   ; None         ; 12.236 ns  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; oSEG[5] ; CLK        ;
; N/A   ; None         ; 12.233 ns  ; datapath2:inst|reg2:inst|74195:inst1|17           ; oSEG[2] ; CLK        ;
; N/A   ; None         ; 12.227 ns  ; newlcd:inst2|LCD_Display:inst|LCD_RW_INT          ; DBUS[0] ; CLK50      ;
; N/A   ; None         ; 12.227 ns  ; newlcd:inst2|LCD_Display:inst|LCD_RW_INT          ; DBUS[1] ; CLK50      ;
; N/A   ; None         ; 12.223 ns  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; oSEG[2] ; CLK        ;
; N/A   ; None         ; 12.188 ns  ; datapath2:inst|reg2:inst|74195:inst1|15           ; oSEG[5] ; CLK        ;
; N/A   ; None         ; 12.099 ns  ; datapath2:inst|reg2:inst|74195:inst1|16           ; oSEG[6] ; CLK        ;
; N/A   ; None         ; 12.096 ns  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; oSEG[6] ; CLK        ;
; N/A   ; None         ; 12.093 ns  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; oSEG[6] ; CLK        ;
; N/A   ; None         ; 12.085 ns  ; datapath2:inst|reg2:inst|74195:inst1|15           ; S2[4]   ; CLK        ;
; N/A   ; None         ; 12.058 ns  ; Controller:inst1|inst2~_emulated                  ; oSEG[3] ; CLK        ;
; N/A   ; None         ; 12.045 ns  ; datapath2:inst|reg2:inst|74195:inst1|15           ; oSEG[6] ; CLK        ;
; N/A   ; None         ; 12.014 ns  ; datapath2:inst|reg2:inst|74195:inst1|16           ; oSEG[2] ; CLK        ;
; N/A   ; None         ; 12.011 ns  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; oSEG[2] ; CLK        ;
; N/A   ; None         ; 12.009 ns  ; Controller:inst1|inst3~_emulated                  ; oSEG[3] ; CLK        ;
; N/A   ; None         ; 12.008 ns  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; oSEG[2] ; CLK        ;
; N/A   ; None         ; 11.971 ns  ; datapath2:inst|reg2:inst|74195:inst1|18           ; oSEG[5] ; CLK        ;
; N/A   ; None         ; 11.968 ns  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; oSEG[3] ; CLK        ;
; N/A   ; None         ; 11.960 ns  ; datapath2:inst|reg2:inst|74195:inst1|15           ; oSEG[2] ; CLK        ;
; N/A   ; None         ; 11.904 ns  ; datapath2:inst|reg2:inst|74195:inst1|16           ; S2[4]   ; CLK        ;
; N/A   ; None         ; 11.883 ns  ; datapath2:inst|reg2:inst|74195:inst1|17           ; oSEG[3] ; CLK        ;
; N/A   ; None         ; 11.873 ns  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; oSEG[3] ; CLK        ;
; N/A   ; None         ; 11.851 ns  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; S2[3]   ; CLR        ;
; N/A   ; None         ; 11.828 ns  ; datapath2:inst|reg2:inst|74195:inst1|18           ; oSEG[6] ; CLK        ;
; N/A   ; None         ; 11.743 ns  ; datapath2:inst|reg2:inst|74195:inst1|18           ; oSEG[2] ; CLK        ;
; N/A   ; None         ; 11.738 ns  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; S2[2]   ; CLR        ;
; N/A   ; None         ; 11.702 ns  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; S2[3]   ; PRST       ;
; N/A   ; None         ; 11.664 ns  ; datapath2:inst|reg2:inst|74195:inst1|16           ; oSEG[3] ; CLK        ;
; N/A   ; None         ; 11.661 ns  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; oSEG[3] ; CLK        ;
; N/A   ; None         ; 11.658 ns  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; oSEG[3] ; CLK        ;
; N/A   ; None         ; 11.635 ns  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; S2[3]   ; CLK        ;
; N/A   ; None         ; 11.610 ns  ; datapath2:inst|reg2:inst|74195:inst1|15           ; oSEG[3] ; CLK        ;
; N/A   ; None         ; 11.589 ns  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; S2[2]   ; PRST       ;
; N/A   ; None         ; 11.454 ns  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; S2[4]   ; CLK        ;
; N/A   ; None         ; 11.393 ns  ; datapath2:inst|reg2:inst|74195:inst1|18           ; oSEG[3] ; CLK        ;
; N/A   ; None         ; 11.352 ns  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; S2[3]   ; CLK        ;
; N/A   ; None         ; 11.292 ns  ; datapath2:inst|reg2:inst|74195:inst1|17           ; S2[4]   ; CLK        ;
; N/A   ; None         ; 11.056 ns  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; S2[2]   ; CLK        ;
; N/A   ; None         ; 11.032 ns  ; datapath2:inst|reg2:inst|74195:inst1|15           ; S2[3]   ; CLK        ;
; N/A   ; None         ; 11.003 ns  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; S2[2]   ; CLK        ;
; N/A   ; None         ; 10.856 ns  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; Q       ; CLK        ;
; N/A   ; None         ; 10.840 ns  ; datapath2:inst|reg2:inst|74195:inst1|16           ; S2[3]   ; CLK        ;
; N/A   ; None         ; 10.781 ns  ; datapath2:inst|reg2:inst|74195:inst1|16           ; S2[2]   ; CLK        ;
; N/A   ; None         ; 10.473 ns  ; Controller:inst1|inst2~_emulated                  ; oSEG[1] ; CLK        ;
; N/A   ; None         ; 10.424 ns  ; Controller:inst1|inst3~_emulated                  ; oSEG[1] ; CLK        ;
; N/A   ; None         ; 10.418 ns  ; Controller:inst1|inst2~_emulated                  ; oSEG[0] ; CLK        ;
; N/A   ; None         ; 10.395 ns  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; S2[3]   ; CLK        ;
; N/A   ; None         ; 10.383 ns  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; oSEG[1] ; CLK        ;
; N/A   ; None         ; 10.369 ns  ; Controller:inst1|inst3~_emulated                  ; oSEG[0] ; CLK        ;
; N/A   ; None         ; 10.328 ns  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; oSEG[0] ; CLK        ;
; N/A   ; None         ; 10.298 ns  ; datapath2:inst|reg2:inst|74195:inst1|17           ; oSEG[1] ; CLK        ;
; N/A   ; None         ; 10.288 ns  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; oSEG[1] ; CLK        ;
; N/A   ; None         ; 10.261 ns  ; datapath2:inst|reg2:inst|74195:inst1|15           ; S2[2]   ; CLK        ;
; N/A   ; None         ; 10.243 ns  ; datapath2:inst|reg2:inst|74195:inst1|17           ; oSEG[0] ; CLK        ;
; N/A   ; None         ; 10.233 ns  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; oSEG[0] ; CLK        ;
; N/A   ; None         ; 10.118 ns  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; Q       ; CLR        ;
; N/A   ; None         ; 10.079 ns  ; datapath2:inst|reg2:inst|74195:inst1|16           ; oSEG[1] ; CLK        ;
; N/A   ; None         ; 10.076 ns  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; oSEG[1] ; CLK        ;
; N/A   ; None         ; 10.073 ns  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; oSEG[1] ; CLK        ;
; N/A   ; None         ; 10.056 ns  ; datapath2:inst|reg2:inst|74195:inst1|17           ; S2[3]   ; CLK        ;
; N/A   ; None         ; 10.025 ns  ; datapath2:inst|reg2:inst|74195:inst1|15           ; oSEG[1] ; CLK        ;
; N/A   ; None         ; 10.024 ns  ; datapath2:inst|reg2:inst|74195:inst1|16           ; oSEG[0] ; CLK        ;
; N/A   ; None         ; 10.021 ns  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; oSEG[0] ; CLK        ;
; N/A   ; None         ; 10.018 ns  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; oSEG[0] ; CLK        ;
; N/A   ; None         ; 9.970 ns   ; datapath2:inst|reg2:inst|74195:inst1|15           ; oSEG[0] ; CLK        ;
; N/A   ; None         ; 9.969 ns   ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; Q       ; PRST       ;
; N/A   ; None         ; 9.968 ns   ; datapath2:inst|reg2:inst1|74195:inst1|15          ; S2[1]   ; CLK        ;
; N/A   ; None         ; 9.851 ns   ; datapath2:inst|reg2:inst1|74195:inst1|18          ; S2[4]   ; CLK        ;
; N/A   ; None         ; 9.808 ns   ; datapath2:inst|reg2:inst|74195:inst1|18           ; oSEG[1] ; CLK        ;
; N/A   ; None         ; 9.753 ns   ; datapath2:inst|reg2:inst|74195:inst1|18           ; oSEG[0] ; CLK        ;
; N/A   ; None         ; 9.706 ns   ; datapath2:inst|reg2:inst|74195:inst1|15           ; S2[1]   ; CLK        ;
; N/A   ; None         ; 9.589 ns   ; datapath2:inst|reg2:inst|74195:inst1|18           ; S2[4]   ; CLK        ;
+-------+--------------+------------+---------------------------------------------------+---------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 13.025 ns       ; CLR  ; oSEG[4] ;
; N/A   ; None              ; 12.876 ns       ; PRST ; oSEG[4] ;
; N/A   ; None              ; 11.898 ns       ; CLR  ; oSEG[5] ;
; N/A   ; None              ; 11.755 ns       ; CLR  ; oSEG[6] ;
; N/A   ; None              ; 11.749 ns       ; PRST ; oSEG[5] ;
; N/A   ; None              ; 11.670 ns       ; CLR  ; oSEG[2] ;
; N/A   ; None              ; 11.606 ns       ; PRST ; oSEG[6] ;
; N/A   ; None              ; 11.521 ns       ; PRST ; oSEG[2] ;
; N/A   ; None              ; 11.320 ns       ; CLR  ; oSEG[3] ;
; N/A   ; None              ; 11.171 ns       ; PRST ; oSEG[3] ;
; N/A   ; None              ; 10.469 ns       ; CLR  ; S2[4]   ;
; N/A   ; None              ; 10.422 ns       ; PRST ; S2[4]   ;
; N/A   ; None              ; 9.735 ns        ; CLR  ; oSEG[1] ;
; N/A   ; None              ; 9.680 ns        ; CLR  ; oSEG[0] ;
; N/A   ; None              ; 9.586 ns        ; PRST ; oSEG[1] ;
; N/A   ; None              ; 9.531 ns        ; PRST ; oSEG[0] ;
; N/A   ; None              ; 9.416 ns        ; CLR  ; S2[3]   ;
; N/A   ; None              ; 9.369 ns        ; PRST ; S2[3]   ;
; N/A   ; None              ; 9.303 ns        ; CLR  ; S2[2]   ;
; N/A   ; None              ; 9.256 ns        ; PRST ; S2[2]   ;
; N/A   ; None              ; 7.683 ns        ; CLR  ; Q       ;
; N/A   ; None              ; 7.636 ns        ; PRST ; Q       ;
+-------+-------------------+-----------------+------+---------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+-------+---------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                                ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------------------------------+----------+
; N/A           ; None        ; 4.617 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]       ; CLK50    ;
; N/A           ; None        ; 4.617 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1]       ; CLK50    ;
; N/A           ; None        ; 4.617 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2]       ; CLK50    ;
; N/A           ; None        ; 4.617 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3]       ; CLK50    ;
; N/A           ; None        ; 4.617 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4]       ; CLK50    ;
; N/A           ; None        ; 1.084 ns  ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_400HZ           ; CLK50    ;
; N/A           ; None        ; 0.458 ns  ; START ; Controller:inst1|inst3~_emulated                  ; CLK      ;
; N/A           ; None        ; 0.455 ns  ; START ; Controller:inst1|inst2~_emulated                  ; CLK      ;
; N/A           ; None        ; 0.359 ns  ; I[0]  ; datapath2:inst|reg2:inst|74195:inst1|15           ; CLK      ;
; N/A           ; None        ; 0.059 ns  ; PRST  ; datapath2:inst|reg2:inst|74195:inst1|17           ; CLK      ;
; N/A           ; None        ; 0.058 ns  ; PRST  ; datapath2:inst|reg2:inst|74195:inst1|16           ; CLK      ;
; N/A           ; None        ; 0.023 ns  ; PRST  ; datapath2:inst|reg2:inst|74195:inst1|18           ; CLK      ;
; N/A           ; None        ; -0.090 ns ; CLR   ; datapath2:inst|reg2:inst|74195:inst1|17           ; CLK      ;
; N/A           ; None        ; -0.091 ns ; CLR   ; datapath2:inst|reg2:inst|74195:inst1|16           ; CLK      ;
; N/A           ; None        ; -0.094 ns ; PRST  ; datapath2:inst|reg2:inst|74195:inst1|15           ; CLK      ;
; N/A           ; None        ; -0.126 ns ; CLR   ; datapath2:inst|reg2:inst|74195:inst1|18           ; CLK      ;
; N/A           ; None        ; -0.176 ns ; PRST  ; Controller:inst1|inst2~_emulated                  ; CLK      ;
; N/A           ; None        ; -0.177 ns ; PRST  ; Controller:inst1|inst3~_emulated                  ; CLK      ;
; N/A           ; None        ; -0.227 ns ; I[3]  ; datapath2:inst|reg2:inst|74195:inst1|18           ; CLK      ;
; N/A           ; None        ; -0.232 ns ; PRST  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A           ; None        ; -0.247 ns ; CLR   ; datapath2:inst|reg2:inst|74195:inst1|15           ; CLK      ;
; N/A           ; None        ; -0.264 ns ; JK    ; datapath2:inst|reg2:inst|74195:inst1|15           ; CLK      ;
; N/A           ; None        ; -0.279 ns ; CLR   ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A           ; None        ; -0.321 ns ; I[1]  ; datapath2:inst|reg2:inst|74195:inst1|16           ; CLK      ;
; N/A           ; None        ; -0.325 ns ; CLR   ; Controller:inst1|inst2~_emulated                  ; CLK      ;
; N/A           ; None        ; -0.326 ns ; CLR   ; Controller:inst1|inst3~_emulated                  ; CLK      ;
; N/A           ; None        ; -0.341 ns ; JK    ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A           ; None        ; -0.341 ns ; JK    ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A           ; None        ; -0.341 ns ; JK    ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A           ; None        ; -0.364 ns ; PRST  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A           ; None        ; -0.387 ns ; JK    ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A           ; None        ; -0.411 ns ; CLR   ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A           ; None        ; -0.414 ns ; I[2]  ; datapath2:inst|reg2:inst|74195:inst1|17           ; CLK      ;
; N/A           ; None        ; -0.426 ns ; PRST  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A           ; None        ; -0.575 ns ; CLR   ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A           ; None        ; -0.590 ns ; PRST  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK      ;
; N/A           ; None        ; -0.600 ns ; I[2]  ; datapath2:inst|reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A           ; None        ; -0.638 ns ; PRST  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A           ; None        ; -0.646 ns ; I[1]  ; datapath2:inst|reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A           ; None        ; -0.651 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50    ;
; N/A           ; None        ; -0.651 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50    ;
; N/A           ; None        ; -0.651 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50    ;
; N/A           ; None        ; -0.651 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50    ;
; N/A           ; None        ; -0.651 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50    ;
; N/A           ; None        ; -0.651 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50    ;
; N/A           ; None        ; -0.651 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50    ;
; N/A           ; None        ; -0.651 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50    ;
; N/A           ; None        ; -0.651 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK50    ;
; N/A           ; None        ; -0.651 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; CLK50    ;
; N/A           ; None        ; -0.685 ns ; CLR   ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A           ; None        ; -0.743 ns ; CLR   ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLK      ;
; N/A           ; None        ; -1.058 ns ; I[3]  ; datapath2:inst|reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A           ; None        ; -1.113 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50    ;
; N/A           ; None        ; -1.113 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50    ;
; N/A           ; None        ; -1.113 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50    ;
; N/A           ; None        ; -1.113 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50    ;
; N/A           ; None        ; -1.113 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50    ;
; N/A           ; None        ; -1.113 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50    ;
; N/A           ; None        ; -1.113 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50    ;
; N/A           ; None        ; -1.113 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50    ;
; N/A           ; None        ; -1.113 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50    ;
; N/A           ; None        ; -1.113 ns ; PRST  ; newlcd:inst2|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50    ;
; N/A           ; None        ; -1.220 ns ; I[0]  ; datapath2:inst|reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A           ; None        ; -1.328 ns ; PRST  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLR      ;
; N/A           ; None        ; -1.477 ns ; PRST  ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; PRST     ;
; N/A           ; None        ; -1.481 ns ; CLR   ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; CLR      ;
; N/A           ; None        ; -1.630 ns ; CLR   ; datapath2:inst|Flag:inst3|7476:inst21|8~_emulated ; PRST     ;
+---------------+-------------+-----------+-------+---------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 06 16:00:34 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3project -c lab3project --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "datapath2:inst|Flag:inst3|7476:inst21|8~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "PRST" is an undefined clock
    Info: Assuming node "CLR" is an undefined clock
    Info: Assuming node "CLK50" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "datapath2:inst|Flag:inst3|7476:inst21|8~latch" as buffer
    Info: Detected ripple clock "newlcd:inst2|LCD_Display:inst|CLK_400HZ" as buffer
    Info: Detected gated clock "datapath2:inst|Flag:inst3|inst6" as buffer
    Info: Detected ripple clock "Controller:inst1|inst3~_emulated" as buffer
    Info: Detected ripple clock "Controller:inst1|inst2~_emulated" as buffer
    Info: Detected gated clock "Controller:inst1|inst3~head_lut" as buffer
    Info: Detected gated clock "Controller:inst1|inst2~head_lut" as buffer
Info: Clock "CLK" has Internal fmax of 220.8 MHz between source register "datapath2:inst|Flag:inst3|7476:inst21|8~_emulated" and destination register "datapath2:inst|reg2:inst1|74195:inst1|18" (period= 4.529 ns)
    Info: + Longest register to register delay is 3.180 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst|Flag:inst3|7476:inst21|8~_emulated'
        Info: 2: + IC(0.502 ns) + CELL(0.275 ns) = 0.777 ns; Loc. = LCCOMB_X64_Y25_N2; Fanout = 14; COMB Node = 'datapath2:inst|Flag:inst3|7476:inst21|8~head_lut'
        Info: 3: + IC(0.268 ns) + CELL(0.150 ns) = 1.195 ns; Loc. = LCCOMB_X64_Y25_N6; Fanout = 2; COMB Node = 'datapath2:inst|Athristis:inst4|7483:inst16|51~0'
        Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 1.594 ns; Loc. = LCCOMB_X64_Y25_N0; Fanout = 1; COMB Node = 'datapath2:inst|Athristis:inst4|7483:inst16|1~3'
        Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 1.989 ns; Loc. = LCCOMB_X64_Y25_N24; Fanout = 2; COMB Node = 'datapath2:inst|Athristis:inst4|7483:inst16|1~2'
        Info: 6: + IC(0.274 ns) + CELL(0.437 ns) = 2.700 ns; Loc. = LCCOMB_X64_Y25_N26; Fanout = 1; COMB Node = 'datapath2:inst|reg2:inst1|74195:inst1|18~0'
        Info: 7: + IC(0.247 ns) + CELL(0.149 ns) = 3.096 ns; Loc. = LCCOMB_X64_Y25_N16; Fanout = 1; COMB Node = 'datapath2:inst|reg2:inst1|74195:inst1|18~feeder'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.180 ns; Loc. = LCFF_X64_Y25_N17; Fanout = 5; REG Node = 'datapath2:inst|reg2:inst1|74195:inst1|18'
        Info: Total cell delay = 1.395 ns ( 43.87 % )
        Info: Total interconnect delay = 1.785 ns ( 56.13 % )
    Info: - Smallest clock skew is -1.135 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 3.434 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 11; CLK Node = 'CLK'
            Info: 2: + IC(2.035 ns) + CELL(0.537 ns) = 3.434 ns; Loc. = LCFF_X64_Y25_N17; Fanout = 5; REG Node = 'datapath2:inst|reg2:inst1|74195:inst1|18'
            Info: Total cell delay = 1.399 ns ( 40.74 % )
            Info: Total interconnect delay = 2.035 ns ( 59.26 % )
        Info: - Longest clock path from clock "CLK" to source register is 4.569 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 11; CLK Node = 'CLK'
            Info: 2: + IC(1.057 ns) + CELL(0.787 ns) = 2.706 ns; Loc. = LCFF_X64_Y26_N3; Fanout = 1; REG Node = 'Controller:inst1|inst2~_emulated'
            Info: 3: + IC(0.298 ns) + CELL(0.150 ns) = 3.154 ns; Loc. = LCCOMB_X64_Y26_N4; Fanout = 21; COMB Node = 'Controller:inst1|inst2~head_lut'
            Info: 4: + IC(0.271 ns) + CELL(0.371 ns) = 3.796 ns; Loc. = LCCOMB_X64_Y26_N14; Fanout = 1; COMB Node = 'datapath2:inst|Flag:inst3|inst6'
            Info: 5: + IC(0.236 ns) + CELL(0.537 ns) = 4.569 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst|Flag:inst3|7476:inst21|8~_emulated'
            Info: Total cell delay = 2.707 ns ( 59.25 % )
            Info: Total interconnect delay = 1.862 ns ( 40.75 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: No valid register-to-register data paths exist for clock "PRST"
Info: No valid register-to-register data paths exist for clock "CLR"
Info: Clock "CLK50" has Internal fmax of 138.91 MHz between source memory "newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0" and destination register "newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]" (period= 7.199 ns)
    Info: + Longest memory to register delay is 6.974 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y28; Fanout = 8; MEM Node = 'newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y28; Fanout = 3; MEM Node = 'newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4]'
        Info: 3: + IC(0.712 ns) + CELL(0.398 ns) = 4.103 ns; Loc. = LCCOMB_X55_Y28_N22; Fanout = 14; COMB Node = 'newlcd:inst2|LCD_Display:inst|Equal0~0'
        Info: 4: + IC(0.298 ns) + CELL(0.150 ns) = 4.551 ns; Loc. = LCCOMB_X55_Y28_N8; Fanout = 4; COMB Node = 'newlcd:inst2|LCD_Display:inst|Next_Char[2]~1'
        Info: 5: + IC(0.280 ns) + CELL(0.242 ns) = 5.073 ns; Loc. = LCCOMB_X55_Y28_N4; Fanout = 4; COMB Node = 'newlcd:inst2|LCD_Display:inst|Next_Char[2]~3'
        Info: 6: + IC(0.278 ns) + CELL(0.393 ns) = 5.744 ns; Loc. = LCCOMB_X55_Y28_N0; Fanout = 3; COMB Node = 'newlcd:inst2|LCD_Display:inst|Selector6~2'
        Info: 7: + IC(0.455 ns) + CELL(0.275 ns) = 6.474 ns; Loc. = LCCOMB_X55_Y28_N18; Fanout = 1; COMB Node = 'newlcd:inst2|LCD_Display:inst|Selector6~3'
        Info: 8: + IC(0.266 ns) + CELL(0.150 ns) = 6.890 ns; Loc. = LCCOMB_X55_Y28_N24; Fanout = 1; COMB Node = 'newlcd:inst2|LCD_Display:inst|Selector6~4'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 6.974 ns; Loc. = LCFF_X55_Y28_N25; Fanout = 2; REG Node = 'newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]'
        Info: Total cell delay = 4.685 ns ( 67.18 % )
        Info: Total interconnect delay = 2.289 ns ( 32.82 % )
    Info: - Smallest clock skew is -0.052 ns
        Info: + Shortest clock path from clock "CLK50" to destination register is 7.667 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
            Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(0.993 ns) + CELL(0.537 ns) = 7.667 ns; Loc. = LCFF_X55_Y28_N25; Fanout = 2; REG Node = 'newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3]'
            Info: Total cell delay = 2.323 ns ( 30.30 % )
            Info: Total interconnect delay = 5.344 ns ( 69.70 % )
        Info: - Longest clock path from clock "CLK50" to source memory is 7.719 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
            Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(0.921 ns) + CELL(0.661 ns) = 7.719 ns; Loc. = M4K_X52_Y28; Fanout = 8; MEM Node = 'newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.447 ns ( 31.70 % )
            Info: Total interconnect delay = 5.272 ns ( 68.30 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "datapath2:inst|Flag:inst3|7476:inst21|8~_emulated" (data pin = "CLR", clock pin = "CLK") is 3.333 ns
    Info: + Longest pin to register delay is 6.227 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; CLK Node = 'CLR'
        Info: 2: + IC(0.997 ns) + CELL(0.420 ns) = 2.416 ns; Loc. = LCCOMB_X64_Y26_N4; Fanout = 21; COMB Node = 'Controller:inst1|inst2~head_lut'
        Info: 3: + IC(0.834 ns) + CELL(0.438 ns) = 3.688 ns; Loc. = LCCOMB_X63_Y25_N24; Fanout = 2; COMB Node = 'datapath2:inst|Athristis:inst2|7483:inst16|1~0'
        Info: 4: + IC(0.449 ns) + CELL(0.416 ns) = 4.553 ns; Loc. = LCCOMB_X62_Y25_N6; Fanout = 1; COMB Node = 'datapath2:inst|Athristis:inst2|7483:inst16|1~1'
        Info: 5: + IC(0.239 ns) + CELL(0.150 ns) = 4.942 ns; Loc. = LCCOMB_X62_Y25_N10; Fanout = 8; COMB Node = 'datapath2:inst|Athristis:inst2|7483:inst16|45'
        Info: 6: + IC(0.926 ns) + CELL(0.275 ns) = 6.143 ns; Loc. = LCCOMB_X64_Y26_N16; Fanout = 1; COMB Node = 'datapath2:inst|Flag:inst3|7476:inst21|8~data_lut'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 6.227 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst|Flag:inst3|7476:inst21|8~_emulated'
        Info: Total cell delay = 2.782 ns ( 44.68 % )
        Info: Total interconnect delay = 3.445 ns ( 55.32 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.858 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 11; CLK Node = 'CLK'
        Info: 2: + IC(1.073 ns) + CELL(0.150 ns) = 2.085 ns; Loc. = LCCOMB_X64_Y26_N14; Fanout = 1; COMB Node = 'datapath2:inst|Flag:inst3|inst6'
        Info: 3: + IC(0.236 ns) + CELL(0.537 ns) = 2.858 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst|Flag:inst3|7476:inst21|8~_emulated'
        Info: Total cell delay = 1.549 ns ( 54.20 % )
        Info: Total interconnect delay = 1.309 ns ( 45.80 % )
Info: tco from clock "CLK50" to destination pin "DBUS[2]" through register "newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]" is 15.219 ns
    Info: + Longest clock path from clock "CLK50" to source register is 7.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
        Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2|LCD_Display:inst|CLK_400HZ'
        Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl'
        Info: 4: + IC(0.993 ns) + CELL(0.537 ns) = 7.667 ns; Loc. = LCFF_X55_Y28_N3; Fanout = 2; REG Node = 'newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]'
        Info: Total cell delay = 2.323 ns ( 30.30 % )
        Info: Total interconnect delay = 5.344 ns ( 69.70 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.302 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y28_N3; Fanout = 2; REG Node = 'newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2]'
        Info: 2: + IC(4.650 ns) + CELL(2.652 ns) = 7.302 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'DBUS[2]'
        Info: Total cell delay = 2.652 ns ( 36.32 % )
        Info: Total interconnect delay = 4.650 ns ( 63.68 % )
Info: Longest tpd from source pin "CLR" to destination pin "oSEG[4]" is 13.025 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; CLK Node = 'CLR'
    Info: 2: + IC(0.997 ns) + CELL(0.420 ns) = 2.416 ns; Loc. = LCCOMB_X64_Y26_N4; Fanout = 21; COMB Node = 'Controller:inst1|inst2~head_lut'
    Info: 3: + IC(0.834 ns) + CELL(0.438 ns) = 3.688 ns; Loc. = LCCOMB_X63_Y25_N24; Fanout = 2; COMB Node = 'datapath2:inst|Athristis:inst2|7483:inst16|1~0'
    Info: 4: + IC(0.449 ns) + CELL(0.416 ns) = 4.553 ns; Loc. = LCCOMB_X62_Y25_N6; Fanout = 1; COMB Node = 'datapath2:inst|Athristis:inst2|7483:inst16|1~1'
    Info: 5: + IC(0.239 ns) + CELL(0.150 ns) = 4.942 ns; Loc. = LCCOMB_X62_Y25_N10; Fanout = 8; COMB Node = 'datapath2:inst|Athristis:inst2|7483:inst16|45'
    Info: 6: + IC(1.017 ns) + CELL(0.416 ns) = 6.375 ns; Loc. = LCCOMB_X64_Y26_N8; Fanout = 1; COMB Node = 'SEG7_LUT:inst8|WideOr2~0'
    Info: 7: + IC(3.852 ns) + CELL(2.798 ns) = 13.025 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'oSEG[4]'
    Info: Total cell delay = 5.637 ns ( 43.28 % )
    Info: Total interconnect delay = 7.388 ns ( 56.72 % )
Info: th for register "newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]" (data pin = "PRST", clock pin = "CLK50") is 4.617 ns
    Info: + Longest clock path from clock "CLK50" to destination register is 7.665 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'
        Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2|LCD_Display:inst|CLK_400HZ'
        Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl'
        Info: 4: + IC(0.991 ns) + CELL(0.537 ns) = 7.665 ns; Loc. = LCFF_X53_Y28_N29; Fanout = 11; REG Node = 'newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]'
        Info: Total cell delay = 2.323 ns ( 30.31 % )
        Info: Total interconnect delay = 5.342 ns ( 69.69 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.314 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 13; CLK Node = 'PRST'
        Info: 2: + IC(1.655 ns) + CELL(0.660 ns) = 3.314 ns; Loc. = LCFF_X53_Y28_N29; Fanout = 11; REG Node = 'newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0]'
        Info: Total cell delay = 1.659 ns ( 50.06 % )
        Info: Total interconnect delay = 1.655 ns ( 49.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Mon May 06 16:00:34 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


