<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchTime="1647922499">
  <File Type="PA-TCL" Name="mips_fpga.tcl"/>
  <File Type="REPORTS-TCL" Name="mips_fpga_reports.tcl"/>
  <File Type="RDS-RDS" Name="mips_fpga.vds"/>
  <File Type="RDS-DCP" Name="mips_fpga.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memfile.dat">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memfile.dat"/>
        <Attr Name="ImportTime" Val="1649783661"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v"/>
        <Attr Name="ImportTime" Val="1529278294"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v"/>
        <Attr Name="ImportTime" Val="1529278532"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v"/>
        <Attr Name="ImportTime" Val="1649782731"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/button_debouncer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/button_debouncer.v"/>
        <Attr Name="ImportTime" Val="1529896809"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/clk_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/clk_gen.v"/>
        <Attr Name="ImportTime" Val="1529896827"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v"/>
        <Attr Name="ImportTime" Val="1649782933"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v"/>
        <Attr Name="ImportTime" Val="1649784934"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v"/>
        <Attr Name="ImportTime" Val="1529288462"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v"/>
        <Attr Name="ImportTime" Val="1529270952"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/hex_to_7seg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/hex_to_7seg.v"/>
        <Attr Name="ImportTime" Val="1529896816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v"/>
        <Attr Name="ImportTime" Val="1529289436"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/led_mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/led_mux.v"/>
        <Attr Name="ImportTime" Val="1532847256"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v"/>
        <Attr Name="ImportTime" Val="1649782743"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v"/>
        <Attr Name="ImportTime" Val="1649783186"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips_top.v"/>
        <Attr Name="ImportTime" Val="1649783431"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v"/>
        <Attr Name="ImportTime" Val="1529278340"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v"/>
        <Attr Name="ImportTime" Val="1532850504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab 5/lab5_processor_design_1/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v"/>
        <Attr Name="ImportTime" Val="1529278266"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/CMPE 140/New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/mips_fpga.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/mips_fpga.v"/>
        <Attr Name="ImportTime" Val="1649783107"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="mips_fpga"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../New folder/basys3_single_cycle_mips_validation/basys3_single_cycle_mips_validation/mips_fpga.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
