--------------------------------------------------------------------------------
Release 13.1 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/afs/cern.ch/project/parc/elec/xilinx131/ISE_DS/ISE/bin/lin64/unwrapped/trce -u
par_tdc.ncd syn_tdc.pcf

Design file:              par_tdc.ncd
Physical constraint file: syn_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-2 (PRODUCTION 1.17 2011-02-03)
Report level:             summary report, limited to 0 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_spec_aux0_i_clk = MAXDELAY FROM TIMEGR | SETUP       |    -5.929ns|    11.929ns|       1|        5929
  P "spec_aux0_i" TO TIMEGRP "clk" 6        | HOLD        |     6.080ns|            |       0|           0
    ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_ | SETUP       |    -2.369ns|     7.369ns|       8|       11437
  i" 5 ns HIGH 50%                          | HOLD        |     0.437ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_tdc_led_status_o_clk = MAXDELAY FROM T | MAXDELAY    |     2.191ns|     3.809ns|       0|           0
  IMEGRP "clk" TO TIMEGRP         "tdc_led_ |             |            |            |        |            
  status_o" 6 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 8 ns HIGH 5 | SETUP       |     3.272ns|     4.728ns|       0|           0
  0%                                        | HOLD        |     0.497ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_spec_led_green_o_spec_clk = MAXDELAY F | MAXDELAY    |    44.140ns|     3.860ns|       0|           0
  ROM TIMEGRP "spec_clk" TO TIMEGRP         |             |            |            |        |            
   "spec_led_green_o" 48 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_spec_clk = PERIOD TIMEGRP "spec_clk" 5 | MINPERIOD   |    46.430ns|     3.570ns|       0|           0
  0 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Unconstrained OFFSET IN BEFORE analysis f | SETUP       |         N/A|    20.944ns|     N/A|           0
  or clock "spec_clk"                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Unconstrained OFFSET OUT AFTER analysis f | MAXDELAY    |         N/A|    17.070ns|     N/A|           0
  or clock "spec_clk"                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Unconstrained path analysis               | MAXDELAY    |         N/A|    17.050ns|     N/A|           0
                                            | HOLD        |     1.402ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.

Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock spec_clk_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n_a_i   |   20.944(R)|      SLOW  |   -0.113(R)|      SLOW  |spec_clk          |   0.000|
spec_aux0_i |    8.165(R)|      SLOW  |   -4.426(R)|      FAST  |spec_clk          |   0.000|
spec_aux1_i |   18.568(R)|      SLOW  |   -2.071(R)|      FAST  |spec_clk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_n_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
spec_aux0_i |    7.924(R)|      SLOW  |   -4.267(R)|      FAST  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_p_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
spec_aux0_i |    7.925(R)|      SLOW  |   -4.267(R)|      FAST  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock spec_clk_i to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
pll_cs_o       |        14.728(R)|      SLOW  |         6.361(R)|      FAST  |spec_clk          |   0.000|
pll_sclk_o     |         8.380(R)|      SLOW  |         3.127(R)|      FAST  |spec_clk          |   0.000|
pll_sdi_o      |        17.070(R)|      SLOW  |         6.277(R)|      FAST  |spec_clk          |   0.000|
spec_aux2_o    |         8.249(R)|      SLOW  |         2.997(R)|      FAST  |spec_clk          |   0.000|
spec_aux3_o    |        15.826(R)|      SLOW  |         5.584(R)|      FAST  |spec_clk          |   0.000|
spec_aux4_o    |        14.681(R)|      SLOW  |         6.332(R)|      FAST  |spec_clk          |   0.000|
spec_led_red_o |         8.412(R)|      SLOW  |         3.209(R)|      FAST  |spec_clk          |   0.000|
tdc_led_trig1_o|         8.381(R)|      SLOW  |         3.128(R)|      FAST  |spec_clk          |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_n_i to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
tdc_led_status_o|         8.564(R)|      SLOW  |         3.324(R)|      FAST  |clk               |   0.000|
tdc_led_trig2_o |         8.564(R)|      SLOW  |         3.324(R)|      FAST  |clk               |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_p_i to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
tdc_led_status_o|         8.563(R)|      SLOW  |         3.324(R)|      FAST  |clk               |   0.000|
tdc_led_trig2_o |         8.563(R)|      SLOW  |         3.324(R)|      FAST  |clk               |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock spec_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spec_clk_i     |    7.369|         |         |         |
tdc_clk_n_i    |    4.475|         |         |         |
tdc_clk_p_i    |    4.475|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spec_clk_i     |    7.224|         |         |         |
tdc_clk_n_i    |    4.728|         |         |         |
tdc_clk_p_i    |    4.728|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spec_clk_i     |    7.224|         |         |         |
tdc_clk_n_i    |    4.728|         |         |         |
tdc_clk_p_i    |    4.728|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
pll_ld_i       |spec_led_green_o|   12.366|
rst_n_a_i      |spec_aux5_o     |   11.006|
spec_aux0_i    |tdc_led_trig3_o |   15.691|
spec_aux0_i    |tdc_led_trig4_o |   15.691|
spec_aux0_i    |tdc_led_trig5_o |   17.050|
spec_aux1_i    |spec_aux5_o     |    8.917|
---------------+----------------+---------+


Timing summary:
---------------

Timing errors: 9  Score: 17366  (Setup/Max: 17366, Hold: 0)

Constraints cover 5229 paths, 0 nets, and 709 connections

Design statistics:
   Minimum period:  11.929ns   (Maximum frequency:  83.829MHz)
   Maximum combinational path delay:  17.050ns
   Maximum path delay from/to any node:  11.929ns
   Minimum input required time before clock:  20.944ns
   Maximum output delay after clock:  17.070ns


Analysis completed Fri Jul 15 19:32:08 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



