
ultrasonic_scan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009674  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  08009818  08009818  00019818  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d24  08009d24  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  08009d24  08009d24  00019d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d2c  08009d2c  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d2c  08009d2c  00019d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d30  08009d30  00019d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08009d34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  200001f0  08009f24  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  08009f24  000202e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012fc1  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000282b  00000000  00000000  000331e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  00035a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ca8  00000000  00000000  000367c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018025  00000000  00000000  00037468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010dbc  00000000  00000000  0004f48d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f0da  00000000  00000000  00060249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ef323  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004df4  00000000  00000000  000ef378  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080097fc 	.word	0x080097fc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	080097fc 	.word	0x080097fc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a4 	b.w	8000ff8 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468c      	mov	ip, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8083 	bne.w	8000e4a <__udivmoddi4+0x116>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d947      	bls.n	8000dda <__udivmoddi4+0xa6>
 8000d4a:	fab2 f282 	clz	r2, r2
 8000d4e:	b142      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	f1c2 0020 	rsb	r0, r2, #32
 8000d54:	fa24 f000 	lsr.w	r0, r4, r0
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d60:	4094      	lsls	r4, r2
 8000d62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d66:	0c23      	lsrs	r3, r4, #16
 8000d68:	fbbc f6f8 	udiv	r6, ip, r8
 8000d6c:	fa1f fe87 	uxth.w	lr, r7
 8000d70:	fb08 c116 	mls	r1, r8, r6, ip
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f10e 	mul.w	r1, r6, lr
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x60>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d86:	f080 8119 	bcs.w	8000fbc <__udivmoddi4+0x288>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 8116 	bls.w	8000fbc <__udivmoddi4+0x288>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x8c>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db2:	f080 8105 	bcs.w	8000fc0 <__udivmoddi4+0x28c>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8102 	bls.w	8000fc0 <__udivmoddi4+0x28c>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	2600      	movs	r6, #0
 8000dca:	b11d      	cbz	r5, 8000dd4 <__udivmoddi4+0xa0>
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xaa>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f282 	clz	r2, r2
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d150      	bne.n	8000e88 <__udivmoddi4+0x154>
 8000de6:	1bcb      	subs	r3, r1, r7
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	2601      	movs	r6, #1
 8000df2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000df6:	0c21      	lsrs	r1, r4, #16
 8000df8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb08 f30c 	mul.w	r3, r8, ip
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0xe4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0xe2>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	f200 80e9 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e16:	4684      	mov	ip, r0
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	b2a3      	uxth	r3, r4
 8000e1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e28:	fb08 f800 	mul.w	r8, r8, r0
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x10c>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x10a>
 8000e38:	45a0      	cmp	r8, r4
 8000e3a:	f200 80d9 	bhi.w	8000ff0 <__udivmoddi4+0x2bc>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	eba4 0408 	sub.w	r4, r4, r8
 8000e44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e48:	e7bf      	b.n	8000dca <__udivmoddi4+0x96>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x12e>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <__udivmoddi4+0x282>
 8000e54:	2600      	movs	r6, #0
 8000e56:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	fab3 f683 	clz	r6, r3
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d14a      	bne.n	8000f00 <__udivmoddi4+0x1cc>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d302      	bcc.n	8000e74 <__udivmoddi4+0x140>
 8000e6e:	4282      	cmp	r2, r0
 8000e70:	f200 80b8 	bhi.w	8000fe4 <__udivmoddi4+0x2b0>
 8000e74:	1a84      	subs	r4, r0, r2
 8000e76:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	468c      	mov	ip, r1
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	d0a8      	beq.n	8000dd4 <__udivmoddi4+0xa0>
 8000e82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e86:	e7a5      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e90:	4097      	lsls	r7, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9a:	40d9      	lsrs	r1, r3
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	0c03      	lsrs	r3, r0, #16
 8000ea0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea4:	fa1f f887 	uxth.w	r8, r7
 8000ea8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb0:	fb06 f108 	mul.w	r1, r6, r8
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eba:	d909      	bls.n	8000ed0 <__udivmoddi4+0x19c>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec2:	f080 808d 	bcs.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	f240 808a 	bls.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	443b      	add	r3, r7
 8000ed0:	1a5b      	subs	r3, r3, r1
 8000ed2:	b281      	uxth	r1, r0
 8000ed4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000edc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee0:	fb00 f308 	mul.w	r3, r0, r8
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x1c4>
 8000ee8:	1879      	adds	r1, r7, r1
 8000eea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eee:	d273      	bcs.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d971      	bls.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4439      	add	r1, r7
 8000ef8:	1acb      	subs	r3, r1, r3
 8000efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000efe:	e778      	b.n	8000df2 <__udivmoddi4+0xbe>
 8000f00:	f1c6 0c20 	rsb	ip, r6, #32
 8000f04:	fa03 f406 	lsl.w	r4, r3, r6
 8000f08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f12:	fa01 f306 	lsl.w	r3, r1, r6
 8000f16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	0c3b      	lsrs	r3, r7, #16
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fa1f f884 	uxth.w	r8, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f32:	fb09 fa08 	mul.w	sl, r9, r8
 8000f36:	458a      	cmp	sl, r1
 8000f38:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x220>
 8000f42:	1861      	adds	r1, r4, r1
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d248      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4a:	458a      	cmp	sl, r1
 8000f4c:	d946      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	4421      	add	r1, r4
 8000f54:	eba1 010a 	sub.w	r1, r1, sl
 8000f58:	b2bf      	uxth	r7, r7
 8000f5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45b8      	cmp	r8, r7
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x24a>
 8000f6e:	19e7      	adds	r7, r4, r7
 8000f70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f74:	d22e      	bcs.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f76:	45b8      	cmp	r8, r7
 8000f78:	d92c      	bls.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4427      	add	r7, r4
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba7 0708 	sub.w	r7, r7, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454f      	cmp	r7, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	4649      	mov	r1, r9
 8000f90:	d31a      	bcc.n	8000fc8 <__udivmoddi4+0x294>
 8000f92:	d017      	beq.n	8000fc4 <__udivmoddi4+0x290>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x27a>
 8000f96:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa2:	40f2      	lsrs	r2, r6
 8000fa4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fa8:	40f7      	lsrs	r7, r6
 8000faa:	e9c5 2700 	strd	r2, r7, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e70b      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e9      	b.n	8000d94 <__udivmoddi4+0x60>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6fd      	b.n	8000dc0 <__udivmoddi4+0x8c>
 8000fc4:	4543      	cmp	r3, r8
 8000fc6:	d2e5      	bcs.n	8000f94 <__udivmoddi4+0x260>
 8000fc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7df      	b.n	8000f94 <__udivmoddi4+0x260>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e7d2      	b.n	8000f7e <__udivmoddi4+0x24a>
 8000fd8:	4660      	mov	r0, ip
 8000fda:	e78d      	b.n	8000ef8 <__udivmoddi4+0x1c4>
 8000fdc:	4681      	mov	r9, r0
 8000fde:	e7b9      	b.n	8000f54 <__udivmoddi4+0x220>
 8000fe0:	4666      	mov	r6, ip
 8000fe2:	e775      	b.n	8000ed0 <__udivmoddi4+0x19c>
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e74a      	b.n	8000e7e <__udivmoddi4+0x14a>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	4439      	add	r1, r7
 8000fee:	e713      	b.n	8000e18 <__udivmoddi4+0xe4>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	443c      	add	r4, r7
 8000ff4:	e724      	b.n	8000e40 <__udivmoddi4+0x10c>
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b088      	sub	sp, #32
 8001000:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001002:	f107 030c 	add.w	r3, r7, #12
 8001006:	2200      	movs	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	605a      	str	r2, [r3, #4]
 800100c:	609a      	str	r2, [r3, #8]
 800100e:	60da      	str	r2, [r3, #12]
 8001010:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	60bb      	str	r3, [r7, #8]
 8001016:	4b41      	ldr	r3, [pc, #260]	; (800111c <MX_GPIO_Init+0x120>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	4a40      	ldr	r2, [pc, #256]	; (800111c <MX_GPIO_Init+0x120>)
 800101c:	f043 0304 	orr.w	r3, r3, #4
 8001020:	6313      	str	r3, [r2, #48]	; 0x30
 8001022:	4b3e      	ldr	r3, [pc, #248]	; (800111c <MX_GPIO_Init+0x120>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	f003 0304 	and.w	r3, r3, #4
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	607b      	str	r3, [r7, #4]
 8001032:	4b3a      	ldr	r3, [pc, #232]	; (800111c <MX_GPIO_Init+0x120>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	4a39      	ldr	r2, [pc, #228]	; (800111c <MX_GPIO_Init+0x120>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	6313      	str	r3, [r2, #48]	; 0x30
 800103e:	4b37      	ldr	r3, [pc, #220]	; (800111c <MX_GPIO_Init+0x120>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	603b      	str	r3, [r7, #0]
 800104e:	4b33      	ldr	r3, [pc, #204]	; (800111c <MX_GPIO_Init+0x120>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	4a32      	ldr	r2, [pc, #200]	; (800111c <MX_GPIO_Init+0x120>)
 8001054:	f043 0302 	orr.w	r3, r3, #2
 8001058:	6313      	str	r3, [r2, #48]	; 0x30
 800105a:	4b30      	ldr	r3, [pc, #192]	; (800111c <MX_GPIO_Init+0x120>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	603b      	str	r3, [r7, #0]
 8001064:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_SET);
 8001066:	2201      	movs	r2, #1
 8001068:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800106c:	482c      	ldr	r0, [pc, #176]	; (8001120 <MX_GPIO_Init+0x124>)
 800106e:	f001 f9f7 	bl	8002460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(trig_GPIO_Port, trig_Pin, GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	2104      	movs	r1, #4
 8001076:	482b      	ldr	r0, [pc, #172]	; (8001124 <MX_GPIO_Init+0x128>)
 8001078:	f001 f9f2 	bl	8002460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 800107c:	2200      	movs	r2, #0
 800107e:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8001082:	4829      	ldr	r0, [pc, #164]	; (8001128 <MX_GPIO_Init+0x12c>)
 8001084:	f001 f9ec 	bl	8002460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D3_Pin;
 8001088:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800108c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	2301      	movs	r3, #1
 8001090:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	2300      	movs	r3, #0
 8001098:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(D3_GPIO_Port, &GPIO_InitStruct);
 800109a:	f107 030c 	add.w	r3, r7, #12
 800109e:	4619      	mov	r1, r3
 80010a0:	481f      	ldr	r0, [pc, #124]	; (8001120 <MX_GPIO_Init+0x124>)
 80010a2:	f001 f841 	bl	8002128 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = home_key_Pin|limit_key_Pin;
 80010a6:	2303      	movs	r3, #3
 80010a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010aa:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80010ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b0:	2301      	movs	r3, #1
 80010b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b4:	f107 030c 	add.w	r3, r7, #12
 80010b8:	4619      	mov	r1, r3
 80010ba:	481a      	ldr	r0, [pc, #104]	; (8001124 <MX_GPIO_Init+0x128>)
 80010bc:	f001 f834 	bl	8002128 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = trig_Pin;
 80010c0:	2304      	movs	r3, #4
 80010c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c4:	2301      	movs	r3, #1
 80010c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010c8:	2302      	movs	r3, #2
 80010ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010cc:	2302      	movs	r3, #2
 80010ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(trig_GPIO_Port, &GPIO_InitStruct);
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	4619      	mov	r1, r3
 80010d6:	4813      	ldr	r0, [pc, #76]	; (8001124 <MX_GPIO_Init+0x128>)
 80010d8:	f001 f826 	bl	8002128 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RunAndScan_Pin;
 80010dc:	2304      	movs	r3, #4
 80010de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010e0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80010e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010e6:	2302      	movs	r3, #2
 80010e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RunAndScan_GPIO_Port, &GPIO_InitStruct);
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	4619      	mov	r1, r3
 80010f0:	480d      	ldr	r0, [pc, #52]	; (8001128 <MX_GPIO_Init+0x12c>)
 80010f2:	f001 f819 	bl	8002128 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 80010f6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80010fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fc:	2301      	movs	r3, #1
 80010fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001104:	2303      	movs	r3, #3
 8001106:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	4619      	mov	r1, r3
 800110e:	4806      	ldr	r0, [pc, #24]	; (8001128 <MX_GPIO_Init+0x12c>)
 8001110:	f001 f80a 	bl	8002128 <HAL_GPIO_Init>

}
 8001114:	bf00      	nop
 8001116:	3720      	adds	r7, #32
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40023800 	.word	0x40023800
 8001120:	40020800 	.word	0x40020800
 8001124:	40020000 	.word	0x40020000
 8001128:	40020400 	.word	0x40020400

0800112c <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
    //huart1
    HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1 , 0xffff);
 8001134:	1d39      	adds	r1, r7, #4
 8001136:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800113a:	2201      	movs	r2, #1
 800113c:	4803      	ldr	r0, [pc, #12]	; (800114c <__io_putchar+0x20>)
 800113e:	f002 fdde 	bl	8003cfe <HAL_UART_Transmit>
    return ch;
 8001142:	687b      	ldr	r3, [r7, #4]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000244 	.word	0x20000244

08001150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001154:	f000 fdae 	bl	8001cb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001158:	f000 f8c8 	bl	80012ec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_NVIC_SetPriority(SysTick_IRQn,0,0);//?HAL_Delay
 800115c:	2200      	movs	r2, #0
 800115e:	2100      	movs	r1, #0
 8001160:	f04f 30ff 	mov.w	r0, #4294967295
 8001164:	f000 ff17 	bl	8001f96 <HAL_NVIC_SetPriority>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001168:	f7ff ff48 	bl	8000ffc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800116c:	f000 fd02 	bl	8001b74 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001170:	f000 fc3e 	bl	80019f0 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001174:	f000 f924 	bl	80013c0 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, hal_Rx_buff, 1);//??????,???WHILE??????
 8001178:	2201      	movs	r2, #1
 800117a:	4952      	ldr	r1, [pc, #328]	; (80012c4 <main+0x174>)
 800117c:	4852      	ldr	r0, [pc, #328]	; (80012c8 <main+0x178>)
 800117e:	f002 fe50 	bl	8003e22 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);
 8001182:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001186:	4851      	ldr	r0, [pc, #324]	; (80012cc <main+0x17c>)
 8001188:	f001 f983 	bl	8002492 <HAL_GPIO_TogglePin>
	  switch(scan_count)
 800118c:	4b50      	ldr	r3, [pc, #320]	; (80012d0 <main+0x180>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f240 1269 	movw	r2, #361	; 0x169
 8001194:	4293      	cmp	r3, r2
 8001196:	d004      	beq.n	80011a2 <main+0x52>
 8001198:	f240 22d2 	movw	r2, #722	; 0x2d2
 800119c:	4293      	cmp	r3, r2
 800119e:	d00e      	beq.n	80011be <main+0x6e>
 80011a0:	e01b      	b.n	80011da <main+0x8a>

	  {
	  	  case 361:
			  motor_state.in_halfposition = 1; //
 80011a2:	4b4c      	ldr	r3, [pc, #304]	; (80012d4 <main+0x184>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	719a      	strb	r2, [r3, #6]
			  angle_num = 361-1;
 80011a8:	4b4b      	ldr	r3, [pc, #300]	; (80012d8 <main+0x188>)
 80011aa:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80011ae:	601a      	str	r2, [r3, #0]
			  __HAL_GPIO_EXTI_GENERATE_SWIT(RunAndScan_Pin); //
 80011b0:	4b4a      	ldr	r3, [pc, #296]	; (80012dc <main+0x18c>)
 80011b2:	691b      	ldr	r3, [r3, #16]
 80011b4:	4a49      	ldr	r2, [pc, #292]	; (80012dc <main+0x18c>)
 80011b6:	f043 0304 	orr.w	r3, r3, #4
 80011ba:	6113      	str	r3, [r2, #16]
			  //Send_Pluse(); //
			  break;
 80011bc:	e00d      	b.n	80011da <main+0x8a>
		  case 722:
			  motor_state.in_position = 1; //
 80011be:	4b45      	ldr	r3, [pc, #276]	; (80012d4 <main+0x184>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	71da      	strb	r2, [r3, #7]
			  motor_state.in_halfposition = 0;
 80011c4:	4b43      	ldr	r3, [pc, #268]	; (80012d4 <main+0x184>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	719a      	strb	r2, [r3, #6]
			  scan_count = 0;
 80011ca:	4b41      	ldr	r3, [pc, #260]	; (80012d0 <main+0x180>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
			  angle_num = 361-2;
 80011d0:	4b41      	ldr	r3, [pc, #260]	; (80012d8 <main+0x188>)
 80011d2:	f240 1267 	movw	r2, #359	; 0x167
 80011d6:	601a      	str	r2, [r3, #0]
			  break;
 80011d8:	bf00      	nop
	  }
//	  Send_Pluse();
//	  HAL_Delay(300);


	  switch(uart1_Rx_buff[0])
 80011da:	4b41      	ldr	r3, [pc, #260]	; (80012e0 <main+0x190>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	3b01      	subs	r3, #1
 80011e0:	2b04      	cmp	r3, #4
 80011e2:	d8ce      	bhi.n	8001182 <main+0x32>
 80011e4:	a201      	add	r2, pc, #4	; (adr r2, 80011ec <main+0x9c>)
 80011e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ea:	bf00      	nop
 80011ec:	08001201 	.word	0x08001201
 80011f0:	08001221 	.word	0x08001221
 80011f4:	08001243 	.word	0x08001243
 80011f8:	08001271 	.word	0x08001271
 80011fc:	0800129f 	.word	0x0800129f
	  {
	  	  case 0x01:
			  printf("hal_Rx_buff: %d\r\n",uart1_Rx_buff[0]);
 8001200:	4b37      	ldr	r3, [pc, #220]	; (80012e0 <main+0x190>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	4619      	mov	r1, r3
 8001206:	4837      	ldr	r0, [pc, #220]	; (80012e4 <main+0x194>)
 8001208:	f004 fcc2 	bl	8005b90 <iprintf>
			  __HAL_GPIO_EXTI_GENERATE_SWIT(home_key_Pin);
 800120c:	4b33      	ldr	r3, [pc, #204]	; (80012dc <main+0x18c>)
 800120e:	691b      	ldr	r3, [r3, #16]
 8001210:	4a32      	ldr	r2, [pc, #200]	; (80012dc <main+0x18c>)
 8001212:	f043 0301 	orr.w	r3, r3, #1
 8001216:	6113      	str	r3, [r2, #16]
			  uart1_Rx_buff[0] = 0; //0X01??????
 8001218:	4b31      	ldr	r3, [pc, #196]	; (80012e0 <main+0x190>)
 800121a:	2200      	movs	r2, #0
 800121c:	701a      	strb	r2, [r3, #0]
			  break;
 800121e:	e04f      	b.n	80012c0 <main+0x170>
	  	  case 0x02:
			  printf("hal_Rx_buff: %d\r\n",uart1_Rx_buff[0]);
 8001220:	4b2f      	ldr	r3, [pc, #188]	; (80012e0 <main+0x190>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	4619      	mov	r1, r3
 8001226:	482f      	ldr	r0, [pc, #188]	; (80012e4 <main+0x194>)
 8001228:	f004 fcb2 	bl	8005b90 <iprintf>
			  if(motor_state.home_state == 1)workmode.mode = 0; //???
 800122c:	4b29      	ldr	r3, [pc, #164]	; (80012d4 <main+0x184>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d102      	bne.n	800123a <main+0xea>
 8001234:	4b2c      	ldr	r3, [pc, #176]	; (80012e8 <main+0x198>)
 8001236:	2200      	movs	r2, #0
 8001238:	701a      	strb	r2, [r3, #0]
			  uart1_Rx_buff[0] = 0;
 800123a:	4b29      	ldr	r3, [pc, #164]	; (80012e0 <main+0x190>)
 800123c:	2200      	movs	r2, #0
 800123e:	701a      	strb	r2, [r3, #0]
			  break;
 8001240:	e03e      	b.n	80012c0 <main+0x170>
	  	  case 0x03:
	  		  if(workmode.mode == 0)
 8001242:	4b29      	ldr	r3, [pc, #164]	; (80012e8 <main+0x198>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d112      	bne.n	8001270 <main+0x120>
	  		  {
				  motor_state.jog_dir = cw; //5???
 800124a:	4b22      	ldr	r3, [pc, #136]	; (80012d4 <main+0x184>)
 800124c:	2201      	movs	r2, #1
 800124e:	711a      	strb	r2, [r3, #4]
				  printf("hal_Rx_buff: %d\r\n",uart1_Rx_buff[0]);
 8001250:	4b23      	ldr	r3, [pc, #140]	; (80012e0 <main+0x190>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	4619      	mov	r1, r3
 8001256:	4823      	ldr	r0, [pc, #140]	; (80012e4 <main+0x194>)
 8001258:	f004 fc9a 	bl	8005b90 <iprintf>
				  __HAL_GPIO_EXTI_GENERATE_SWIT(RunAndScan_Pin);
 800125c:	4b1f      	ldr	r3, [pc, #124]	; (80012dc <main+0x18c>)
 800125e:	691b      	ldr	r3, [r3, #16]
 8001260:	4a1e      	ldr	r2, [pc, #120]	; (80012dc <main+0x18c>)
 8001262:	f043 0304 	orr.w	r3, r3, #4
 8001266:	6113      	str	r3, [r2, #16]
				  uart1_Rx_buff[0] = 0;
 8001268:	4b1d      	ldr	r3, [pc, #116]	; (80012e0 <main+0x190>)
 800126a:	2200      	movs	r2, #0
 800126c:	701a      	strb	r2, [r3, #0]
				  break;
 800126e:	e027      	b.n	80012c0 <main+0x170>
	  		  }

	  	  case 0x04:
	  		  if(workmode.mode == 0)
 8001270:	4b1d      	ldr	r3, [pc, #116]	; (80012e8 <main+0x198>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d112      	bne.n	800129e <main+0x14e>
	  		  {
		  		  motor_state.jog_dir = ccw; //5???
 8001278:	4b16      	ldr	r3, [pc, #88]	; (80012d4 <main+0x184>)
 800127a:	2200      	movs	r2, #0
 800127c:	711a      	strb	r2, [r3, #4]
				  printf("hal_Rx_buff: %d\r\n",uart1_Rx_buff[0]);
 800127e:	4b18      	ldr	r3, [pc, #96]	; (80012e0 <main+0x190>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	4619      	mov	r1, r3
 8001284:	4817      	ldr	r0, [pc, #92]	; (80012e4 <main+0x194>)
 8001286:	f004 fc83 	bl	8005b90 <iprintf>
				  __HAL_GPIO_EXTI_GENERATE_SWIT(RunAndScan_Pin);
 800128a:	4b14      	ldr	r3, [pc, #80]	; (80012dc <main+0x18c>)
 800128c:	691b      	ldr	r3, [r3, #16]
 800128e:	4a13      	ldr	r2, [pc, #76]	; (80012dc <main+0x18c>)
 8001290:	f043 0304 	orr.w	r3, r3, #4
 8001294:	6113      	str	r3, [r2, #16]
				  uart1_Rx_buff[0] = 0;
 8001296:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <main+0x190>)
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
				  break;
 800129c:	e010      	b.n	80012c0 <main+0x170>
	  		  }
	  	  case 0x05:
			  printf("hal_Rx_buff: %d\r\n",uart1_Rx_buff[0]);
 800129e:	4b10      	ldr	r3, [pc, #64]	; (80012e0 <main+0x190>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	4619      	mov	r1, r3
 80012a4:	480f      	ldr	r0, [pc, #60]	; (80012e4 <main+0x194>)
 80012a6:	f004 fc73 	bl	8005b90 <iprintf>
			  if(motor_state.home_state == 1)workmode.mode = 1; //
 80012aa:	4b0a      	ldr	r3, [pc, #40]	; (80012d4 <main+0x184>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d102      	bne.n	80012b8 <main+0x168>
 80012b2:	4b0d      	ldr	r3, [pc, #52]	; (80012e8 <main+0x198>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	701a      	strb	r2, [r3, #0]
			  uart1_Rx_buff[0] = 0;
 80012b8:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <main+0x190>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	701a      	strb	r2, [r3, #0]
			  break;
 80012be:	bf00      	nop
	  HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);
 80012c0:	e75f      	b.n	8001182 <main+0x32>
 80012c2:	bf00      	nop
 80012c4:	2000020c 	.word	0x2000020c
 80012c8:	20000244 	.word	0x20000244
 80012cc:	40020800 	.word	0x40020800
 80012d0:	2000022c 	.word	0x2000022c
 80012d4:	20000234 	.word	0x20000234
 80012d8:	20000004 	.word	0x20000004
 80012dc:	40013c00 	.word	0x40013c00
 80012e0:	20000210 	.word	0x20000210
 80012e4:	08009818 	.word	0x08009818
 80012e8:	20000000 	.word	0x20000000

080012ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b094      	sub	sp, #80	; 0x50
 80012f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012f2:	f107 0320 	add.w	r3, r7, #32
 80012f6:	2230      	movs	r2, #48	; 0x30
 80012f8:	2100      	movs	r1, #0
 80012fa:	4618      	mov	r0, r3
 80012fc:	f003 fdc6 	bl	8004e8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001300:	f107 030c 	add.w	r3, r7, #12
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	4b28      	ldr	r3, [pc, #160]	; (80013b8 <SystemClock_Config+0xcc>)
 8001316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001318:	4a27      	ldr	r2, [pc, #156]	; (80013b8 <SystemClock_Config+0xcc>)
 800131a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800131e:	6413      	str	r3, [r2, #64]	; 0x40
 8001320:	4b25      	ldr	r3, [pc, #148]	; (80013b8 <SystemClock_Config+0xcc>)
 8001322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001324:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001328:	60bb      	str	r3, [r7, #8]
 800132a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800132c:	2300      	movs	r3, #0
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	4b22      	ldr	r3, [pc, #136]	; (80013bc <SystemClock_Config+0xd0>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001338:	4a20      	ldr	r2, [pc, #128]	; (80013bc <SystemClock_Config+0xd0>)
 800133a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800133e:	6013      	str	r3, [r2, #0]
 8001340:	4b1e      	ldr	r3, [pc, #120]	; (80013bc <SystemClock_Config+0xd0>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001348:	607b      	str	r3, [r7, #4]
 800134a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800134c:	2302      	movs	r3, #2
 800134e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001350:	2301      	movs	r3, #1
 8001352:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001354:	2310      	movs	r3, #16
 8001356:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001358:	2302      	movs	r3, #2
 800135a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800135c:	2300      	movs	r3, #0
 800135e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001360:	2308      	movs	r3, #8
 8001362:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001364:	2354      	movs	r3, #84	; 0x54
 8001366:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001368:	2302      	movs	r3, #2
 800136a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800136c:	2304      	movs	r3, #4
 800136e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001370:	f107 0320 	add.w	r3, r7, #32
 8001374:	4618      	mov	r0, r3
 8001376:	f001 f8bd 	bl	80024f4 <HAL_RCC_OscConfig>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001380:	f000 f9dc 	bl	800173c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001384:	230f      	movs	r3, #15
 8001386:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001388:	2302      	movs	r3, #2
 800138a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001390:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001394:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001396:	2300      	movs	r3, #0
 8001398:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800139a:	f107 030c 	add.w	r3, r7, #12
 800139e:	2102      	movs	r1, #2
 80013a0:	4618      	mov	r0, r3
 80013a2:	f001 fb1f 	bl	80029e4 <HAL_RCC_ClockConfig>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80013ac:	f000 f9c6 	bl	800173c <Error_Handler>
  }
}
 80013b0:	bf00      	nop
 80013b2:	3750      	adds	r7, #80	; 0x50
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40023800 	.word	0x40023800
 80013bc:	40007000 	.word	0x40007000

080013c0 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* EXTI0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 80013c4:	2200      	movs	r2, #0
 80013c6:	2101      	movs	r1, #1
 80013c8:	2006      	movs	r0, #6
 80013ca:	f000 fde4 	bl	8001f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80013ce:	2006      	movs	r0, #6
 80013d0:	f000 fdfd 	bl	8001fce <HAL_NVIC_EnableIRQ>
  /* EXTI1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI1_IRQn, 2, 1);
 80013d4:	2201      	movs	r2, #1
 80013d6:	2102      	movs	r1, #2
 80013d8:	2007      	movs	r0, #7
 80013da:	f000 fddc 	bl	8001f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80013de:	2007      	movs	r0, #7
 80013e0:	f000 fdf5 	bl	8001fce <HAL_NVIC_EnableIRQ>
  /* EXTI2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI2_IRQn, 2, 2);
 80013e4:	2202      	movs	r2, #2
 80013e6:	2102      	movs	r1, #2
 80013e8:	2008      	movs	r0, #8
 80013ea:	f000 fdd4 	bl	8001f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80013ee:	2008      	movs	r0, #8
 80013f0:	f000 fded 	bl	8001fce <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 2, 3);
 80013f4:	2203      	movs	r2, #3
 80013f6:	2102      	movs	r1, #2
 80013f8:	2025      	movs	r0, #37	; 0x25
 80013fa:	f000 fdcc 	bl	8001f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80013fe:	2025      	movs	r0, #37	; 0x25
 8001400:	f000 fde5 	bl	8001fce <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001404:	2200      	movs	r2, #0
 8001406:	2102      	movs	r1, #2
 8001408:	201c      	movs	r0, #28
 800140a:	f000 fdc4 	bl	8001f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800140e:	201c      	movs	r0, #28
 8001410:	f000 fddd 	bl	8001fce <HAL_NVIC_EnableIRQ>
}
 8001414:	bf00      	nop
 8001416:	bd80      	pop	{r7, pc}

08001418 <HAL_GPIO_EXTI_Callback>:
//Find 0 point
//HomeKey
float juli=0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == home_key_Pin)
 8001422:	88fb      	ldrh	r3, [r7, #6]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d128      	bne.n	800147a <HAL_GPIO_EXTI_Callback+0x62>
	{
		motor_state.home_state = 0;
 8001428:	4b52      	ldr	r3, [pc, #328]	; (8001574 <HAL_GPIO_EXTI_Callback+0x15c>)
 800142a:	2200      	movs	r2, #0
 800142c:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_RESET);
 800142e:	2200      	movs	r2, #0
 8001430:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001434:	4850      	ldr	r0, [pc, #320]	; (8001578 <HAL_GPIO_EXTI_Callback+0x160>)
 8001436:	f001 f813 	bl	8002460 <HAL_GPIO_WritePin>
		//HAL_Delay(5000);//systick (0,0)
		while(HAL_GPIO_ReadPin(GPIOA, limit_key_Pin) == GPIO_PIN_SET)
 800143a:	e003      	b.n	8001444 <HAL_GPIO_EXTI_Callback+0x2c>
		{
			Motor_contin(1,2);
 800143c:	2102      	movs	r1, #2
 800143e:	2001      	movs	r0, #1
 8001440:	f003 fcb0 	bl	8004da4 <Motor_contin>
		while(HAL_GPIO_ReadPin(GPIOA, limit_key_Pin) == GPIO_PIN_SET)
 8001444:	2102      	movs	r1, #2
 8001446:	484d      	ldr	r0, [pc, #308]	; (800157c <HAL_GPIO_EXTI_Callback+0x164>)
 8001448:	f000 fff2 	bl	8002430 <HAL_GPIO_ReadPin>
 800144c:	4603      	mov	r3, r0
 800144e:	2b01      	cmp	r3, #1
 8001450:	d0f4      	beq.n	800143c <HAL_GPIO_EXTI_Callback+0x24>
		}
		//
		SetMotor(0);
 8001452:	2000      	movs	r0, #0
 8001454:	f003 fbd2 	bl	8004bfc <SetMotor>
		HAL_Delay(20);
 8001458:	2014      	movs	r0, #20
 800145a:	f000 fc9d 	bl	8001d98 <HAL_Delay>
		motor_circle(10, 0, 2);  //80
 800145e:	2202      	movs	r2, #2
 8001460:	2100      	movs	r1, #0
 8001462:	200a      	movs	r0, #10
 8001464:	f003 fc56 	bl	8004d14 <motor_circle>
		motor_state.home_state = 1; //
 8001468:	4b42      	ldr	r3, [pc, #264]	; (8001574 <HAL_GPIO_EXTI_Callback+0x15c>)
 800146a:	2201      	movs	r2, #1
 800146c:	701a      	strb	r2, [r3, #0]

		__HAL_GPIO_EXTI_CLEAR_IT(home_key_Pin); //home
 800146e:	4b44      	ldr	r3, [pc, #272]	; (8001580 <HAL_GPIO_EXTI_Callback+0x168>)
 8001470:	2201      	movs	r2, #1
 8001472:	615a      	str	r2, [r3, #20]
		__HAL_GPIO_EXTI_CLEAR_IT(limit_key_Pin); //limit
 8001474:	4b42      	ldr	r3, [pc, #264]	; (8001580 <HAL_GPIO_EXTI_Callback+0x168>)
 8001476:	2202      	movs	r2, #2
 8001478:	615a      	str	r2, [r3, #20]
	}

	if(GPIO_Pin == limit_key_Pin)
 800147a:	88fb      	ldrh	r3, [r7, #6]
 800147c:	2b02      	cmp	r3, #2
 800147e:	d113      	bne.n	80014a8 <HAL_GPIO_EXTI_Callback+0x90>
	{
		//
		//LimitKey
		//uint8_t checkstate;
		//checkstate = motor_state.home_state;
		if(motor_state.home_state == 1)
 8001480:	4b3c      	ldr	r3, [pc, #240]	; (8001574 <HAL_GPIO_EXTI_Callback+0x15c>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b01      	cmp	r3, #1
 8001486:	d10c      	bne.n	80014a2 <HAL_GPIO_EXTI_Callback+0x8a>
		{
			SetMotor(0);
 8001488:	2000      	movs	r0, #0
 800148a:	f003 fbb7 	bl	8004bfc <SetMotor>
			while(1)
			{
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800148e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001492:	4839      	ldr	r0, [pc, #228]	; (8001578 <HAL_GPIO_EXTI_Callback+0x160>)
 8001494:	f000 fffd 	bl	8002492 <HAL_GPIO_TogglePin>
				HAL_Delay(5000);
 8001498:	f241 3088 	movw	r0, #5000	; 0x1388
 800149c:	f000 fc7c 	bl	8001d98 <HAL_Delay>
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80014a0:	e7f5      	b.n	800148e <HAL_GPIO_EXTI_Callback+0x76>
			}
			__HAL_GPIO_EXTI_CLEAR_IT(limit_key_Pin);
		}else
			__HAL_GPIO_EXTI_CLEAR_IT(limit_key_Pin);
 80014a2:	4b37      	ldr	r3, [pc, #220]	; (8001580 <HAL_GPIO_EXTI_Callback+0x168>)
 80014a4:	2202      	movs	r2, #2
 80014a6:	615a      	str	r2, [r3, #20]


	}

	if(GPIO_Pin == RunAndScan_Pin)
 80014a8:	88fb      	ldrh	r3, [r7, #6]
 80014aa:	2b04      	cmp	r3, #4
 80014ac:	d15c      	bne.n	8001568 <HAL_GPIO_EXTI_Callback+0x150>
/**************/

		//RunAndScan
		uint8_t i;

		if(workmode.mode == 1)
 80014ae:	4b35      	ldr	r3, [pc, #212]	; (8001584 <HAL_GPIO_EXTI_Callback+0x16c>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d120      	bne.n	80014f8 <HAL_GPIO_EXTI_Callback+0xe0>
		{
			if(motor_state.home_state == 1)
 80014b6:	4b2f      	ldr	r3, [pc, #188]	; (8001574 <HAL_GPIO_EXTI_Callback+0x15c>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d119      	bne.n	80014f2 <HAL_GPIO_EXTI_Callback+0xda>
			{

					if(motor_state.in_halfposition == 0)
 80014be:	4b2d      	ldr	r3, [pc, #180]	; (8001574 <HAL_GPIO_EXTI_Callback+0x15c>)
 80014c0:	799b      	ldrb	r3, [r3, #6]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d10a      	bne.n	80014dc <HAL_GPIO_EXTI_Callback+0xc4>
					{
						motor_circle(1, ccw, 2);
 80014c6:	2202      	movs	r2, #2
 80014c8:	2100      	movs	r1, #0
 80014ca:	2001      	movs	r0, #1
 80014cc:	f003 fc22 	bl	8004d14 <motor_circle>
						Send_Pluse();
 80014d0:	f003 fc9a 	bl	8004e08 <Send_Pluse>
						__HAL_GPIO_EXTI_CLEAR_IT(RunAndScan_Pin);
 80014d4:	4b2a      	ldr	r3, [pc, #168]	; (8001580 <HAL_GPIO_EXTI_Callback+0x168>)
 80014d6:	2204      	movs	r2, #4
 80014d8:	615a      	str	r2, [r3, #20]
 80014da:	e00d      	b.n	80014f8 <HAL_GPIO_EXTI_Callback+0xe0>
					}else
					{
						motor_circle(1, cw, 2);
 80014dc:	2202      	movs	r2, #2
 80014de:	2101      	movs	r1, #1
 80014e0:	2001      	movs	r0, #1
 80014e2:	f003 fc17 	bl	8004d14 <motor_circle>
						Send_Pluse();
 80014e6:	f003 fc8f 	bl	8004e08 <Send_Pluse>
						__HAL_GPIO_EXTI_CLEAR_IT(RunAndScan_Pin);
 80014ea:	4b25      	ldr	r3, [pc, #148]	; (8001580 <HAL_GPIO_EXTI_Callback+0x168>)
 80014ec:	2204      	movs	r2, #4
 80014ee:	615a      	str	r2, [r3, #20]
 80014f0:	e002      	b.n	80014f8 <HAL_GPIO_EXTI_Callback+0xe0>
					}



			}else
				__HAL_GPIO_EXTI_CLEAR_IT(RunAndScan_Pin);
 80014f2:	4b23      	ldr	r3, [pc, #140]	; (8001580 <HAL_GPIO_EXTI_Callback+0x168>)
 80014f4:	2204      	movs	r2, #4
 80014f6:	615a      	str	r2, [r3, #20]
		}

/**************/
		if(EXTI->SWIER & 0X04 ) //
 80014f8:	4b21      	ldr	r3, [pc, #132]	; (8001580 <HAL_GPIO_EXTI_Callback+0x168>)
 80014fa:	691b      	ldr	r3, [r3, #16]
 80014fc:	f003 0304 	and.w	r3, r3, #4
 8001500:	2b00      	cmp	r3, #0
 8001502:	d031      	beq.n	8001568 <HAL_GPIO_EXTI_Callback+0x150>
		{
			if(workmode.mode == 0)
 8001504:	4b1f      	ldr	r3, [pc, #124]	; (8001584 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d12d      	bne.n	8001568 <HAL_GPIO_EXTI_Callback+0x150>
				{
				switch(motor_state.jog_dir)
 800150c:	4b19      	ldr	r3, [pc, #100]	; (8001574 <HAL_GPIO_EXTI_Callback+0x15c>)
 800150e:	791b      	ldrb	r3, [r3, #4]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d015      	beq.n	8001540 <HAL_GPIO_EXTI_Callback+0x128>
 8001514:	2b01      	cmp	r3, #1
 8001516:	d128      	bne.n	800156a <HAL_GPIO_EXTI_Callback+0x152>
				   {case(cw):
						for(i=0;i<7;i++)//CW5 5*1.44 1.44
 8001518:	2300      	movs	r3, #0
 800151a:	73fb      	strb	r3, [r7, #15]
 800151c:	e007      	b.n	800152e <HAL_GPIO_EXTI_Callback+0x116>
						{
							motor_circle(1, cw, 2);
 800151e:	2202      	movs	r2, #2
 8001520:	2101      	movs	r1, #1
 8001522:	2001      	movs	r0, #1
 8001524:	f003 fbf6 	bl	8004d14 <motor_circle>
						for(i=0;i<7;i++)//CW5 5*1.44 1.44
 8001528:	7bfb      	ldrb	r3, [r7, #15]
 800152a:	3301      	adds	r3, #1
 800152c:	73fb      	strb	r3, [r7, #15]
 800152e:	7bfb      	ldrb	r3, [r7, #15]
 8001530:	2b06      	cmp	r3, #6
 8001532:	d9f4      	bls.n	800151e <HAL_GPIO_EXTI_Callback+0x106>
						}i=0;
 8001534:	2300      	movs	r3, #0
 8001536:	73fb      	strb	r3, [r7, #15]
						__HAL_GPIO_EXTI_CLEAR_IT(RunAndScan_Pin);
 8001538:	4b11      	ldr	r3, [pc, #68]	; (8001580 <HAL_GPIO_EXTI_Callback+0x168>)
 800153a:	2204      	movs	r2, #4
 800153c:	615a      	str	r2, [r3, #20]
						break;
 800153e:	e014      	b.n	800156a <HAL_GPIO_EXTI_Callback+0x152>
					case(ccw):
						for(i=0;i<7;i++)//CCW
 8001540:	2300      	movs	r3, #0
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	e007      	b.n	8001556 <HAL_GPIO_EXTI_Callback+0x13e>
						{
							motor_circle(1, ccw, 2);
 8001546:	2202      	movs	r2, #2
 8001548:	2100      	movs	r1, #0
 800154a:	2001      	movs	r0, #1
 800154c:	f003 fbe2 	bl	8004d14 <motor_circle>
						for(i=0;i<7;i++)//CCW
 8001550:	7bfb      	ldrb	r3, [r7, #15]
 8001552:	3301      	adds	r3, #1
 8001554:	73fb      	strb	r3, [r7, #15]
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	2b06      	cmp	r3, #6
 800155a:	d9f4      	bls.n	8001546 <HAL_GPIO_EXTI_Callback+0x12e>
						}i=0;
 800155c:	2300      	movs	r3, #0
 800155e:	73fb      	strb	r3, [r7, #15]
						__HAL_GPIO_EXTI_CLEAR_IT(RunAndScan_Pin);
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <HAL_GPIO_EXTI_Callback+0x168>)
 8001562:	2204      	movs	r2, #4
 8001564:	615a      	str	r2, [r3, #20]
						break;
 8001566:	e000      	b.n	800156a <HAL_GPIO_EXTI_Callback+0x152>
					}
				}
 8001568:	bf00      	nop

		}

	}
}
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000234 	.word	0x20000234
 8001578:	40020800 	.word	0x40020800
 800157c:	40020000 	.word	0x40020000
 8001580:	40013c00 	.word	0x40013c00
 8001584:	20000000 	.word	0x20000000

08001588 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART1)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a0c      	ldr	r2, [pc, #48]	; (80015c8 <HAL_UART_RxCpltCallback+0x40>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d112      	bne.n	80015c0 <HAL_UART_RxCpltCallback+0x38>
	{
		printf("You send data : \r\n");
 800159a:	480c      	ldr	r0, [pc, #48]	; (80015cc <HAL_UART_RxCpltCallback+0x44>)
 800159c:	f004 fb7e 	bl	8005c9c <puts>
		HAL_UART_Receive_IT(&huart1, hal_Rx_buff, 1);
 80015a0:	2201      	movs	r2, #1
 80015a2:	490b      	ldr	r1, [pc, #44]	; (80015d0 <HAL_UART_RxCpltCallback+0x48>)
 80015a4:	480b      	ldr	r0, [pc, #44]	; (80015d4 <HAL_UART_RxCpltCallback+0x4c>)
 80015a6:	f002 fc3c 	bl	8003e22 <HAL_UART_Receive_IT>
		uart1_Rx_buff[0] = hal_Rx_buff[0];
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <HAL_UART_RxCpltCallback+0x48>)
 80015ac:	781a      	ldrb	r2, [r3, #0]
 80015ae:	4b0a      	ldr	r3, [pc, #40]	; (80015d8 <HAL_UART_RxCpltCallback+0x50>)
 80015b0:	701a      	strb	r2, [r3, #0]

		HAL_UART_Transmit(&huart1,hal_Rx_buff,1,0xFFFF);
 80015b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015b6:	2201      	movs	r2, #1
 80015b8:	4905      	ldr	r1, [pc, #20]	; (80015d0 <HAL_UART_RxCpltCallback+0x48>)
 80015ba:	4806      	ldr	r0, [pc, #24]	; (80015d4 <HAL_UART_RxCpltCallback+0x4c>)
 80015bc:	f002 fb9f 	bl	8003cfe <HAL_UART_Transmit>
//				}
//			}
//		}
//
//	}
}
 80015c0:	bf00      	nop
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40011000 	.word	0x40011000
 80015cc:	0800982c 	.word	0x0800982c
 80015d0:	2000020c 	.word	0x2000020c
 80015d4:	20000244 	.word	0x20000244
 80015d8:	20000210 	.word	0x20000210
 80015dc:	00000000 	.word	0x00000000

080015e0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]

	//HAL_Delay(100);
	Send_Pluse();
 80015e8:	f003 fc0e 	bl	8004e08 <Send_Pluse>
	//printf("Z1 \r\n");
	if(htim2.Instance==TIM2)
 80015ec:	4b44      	ldr	r3, [pc, #272]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015f4:	d179      	bne.n	80016ea <HAL_TIM_IC_CaptureCallback+0x10a>
	{

					T_start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_4); //
 80015f6:	210c      	movs	r1, #12
 80015f8:	4841      	ldr	r0, [pc, #260]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 80015fa:	f001 fff1 	bl	80035e0 <HAL_TIM_ReadCapturedValue>
 80015fe:	4603      	mov	r3, r0
 8001600:	4a40      	ldr	r2, [pc, #256]	; (8001704 <HAL_TIM_IC_CaptureCallback+0x124>)
 8001602:	6013      	str	r3, [r2, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_FALLING); //
 8001604:	4b3e      	ldr	r3, [pc, #248]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	6a1a      	ldr	r2, [r3, #32]
 800160a:	4b3d      	ldr	r3, [pc, #244]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 8001612:	621a      	str	r2, [r3, #32]
 8001614:	4b3a      	ldr	r3, [pc, #232]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	6a1a      	ldr	r2, [r3, #32]
 800161a:	4b39      	ldr	r3, [pc, #228]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001622:	621a      	str	r2, [r3, #32]
					HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);//
 8001624:	210c      	movs	r1, #12
 8001626:	4836      	ldr	r0, [pc, #216]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001628:	f001 fc54 	bl	8002ed4 <HAL_TIM_IC_Start_IT>
					HAL_Delay(2);
 800162c:	2002      	movs	r0, #2
 800162e:	f000 fbb3 	bl	8001d98 <HAL_Delay>
					//printf("d1 = %d cm \r\n", (int)T_start);

					T_stop = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_4);//
 8001632:	210c      	movs	r1, #12
 8001634:	4832      	ldr	r0, [pc, #200]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001636:	f001 ffd3 	bl	80035e0 <HAL_TIM_ReadCapturedValue>
 800163a:	4603      	mov	r3, r0
 800163c:	4a32      	ldr	r2, [pc, #200]	; (8001708 <HAL_TIM_IC_CaptureCallback+0x128>)
 800163e:	6013      	str	r3, [r2, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_RISING); //
 8001640:	4b2f      	ldr	r3, [pc, #188]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6a1a      	ldr	r2, [r3, #32]
 8001646:	4b2e      	ldr	r3, [pc, #184]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 800164e:	621a      	str	r2, [r3, #32]
 8001650:	4b2b      	ldr	r3, [pc, #172]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4b2a      	ldr	r3, [pc, #168]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6a12      	ldr	r2, [r2, #32]
 800165a:	621a      	str	r2, [r3, #32]
					HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);//
 800165c:	210c      	movs	r1, #12
 800165e:	4828      	ldr	r0, [pc, #160]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001660:	f001 fc38 	bl	8002ed4 <HAL_TIM_IC_Start_IT>
					//HAL_Delay(2);
					//printf("d2 = %d cm \r\n", (int)T_stop);

				// =  - 
				HighTime =T_stop - T_start;
 8001664:	4b28      	ldr	r3, [pc, #160]	; (8001708 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	4b26      	ldr	r3, [pc, #152]	; (8001704 <HAL_TIM_IC_CaptureCallback+0x124>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	4a27      	ldr	r2, [pc, #156]	; (800170c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001670:	6013      	str	r3, [r2, #0]
				target_dis = HighTime * 0.17 ; //mm
 8001672:	4b26      	ldr	r3, [pc, #152]	; (800170c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4618      	mov	r0, r3
 8001678:	f7fe ff4c 	bl	8000514 <__aeabi_ui2d>
 800167c:	a31e      	add	r3, pc, #120	; (adr r3, 80016f8 <HAL_TIM_IC_CaptureCallback+0x118>)
 800167e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001682:	f7fe ffc1 	bl	8000608 <__aeabi_dmul>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	f7ff fab3 	bl	8000bf8 <__aeabi_d2f>
 8001692:	4603      	mov	r3, r0
 8001694:	4a1e      	ldr	r2, [pc, #120]	; (8001710 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001696:	6013      	str	r3, [r2, #0]
				scan_count++;
 8001698:	4b1e      	ldr	r3, [pc, #120]	; (8001714 <HAL_TIM_IC_CaptureCallback+0x134>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	3301      	adds	r3, #1
 800169e:	4a1d      	ldr	r2, [pc, #116]	; (8001714 <HAL_TIM_IC_CaptureCallback+0x134>)
 80016a0:	6013      	str	r3, [r2, #0]
				printf("target_dis = %f mm \r\n", target_dis);
 80016a2:	4b1b      	ldr	r3, [pc, #108]	; (8001710 <HAL_TIM_IC_CaptureCallback+0x130>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe ff56 	bl	8000558 <__aeabi_f2d>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4819      	ldr	r0, [pc, #100]	; (8001718 <HAL_TIM_IC_CaptureCallback+0x138>)
 80016b2:	f004 fa6d 	bl	8005b90 <iprintf>
				//printf("count = %d  \r\n", scan_count);
				if(angle_num != 0 &&motor_state.in_position != 1)
 80016b6:	4b19      	ldr	r3, [pc, #100]	; (800171c <HAL_TIM_IC_CaptureCallback+0x13c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d012      	beq.n	80016e4 <HAL_TIM_IC_CaptureCallback+0x104>
 80016be:	4b18      	ldr	r3, [pc, #96]	; (8001720 <HAL_TIM_IC_CaptureCallback+0x140>)
 80016c0:	79db      	ldrb	r3, [r3, #7]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d00e      	beq.n	80016e4 <HAL_TIM_IC_CaptureCallback+0x104>
				{
					HAL_Delay(1);
 80016c6:	2001      	movs	r0, #1
 80016c8:	f000 fb66 	bl	8001d98 <HAL_Delay>
					__HAL_GPIO_EXTI_GENERATE_SWIT(RunAndScan_Pin);
 80016cc:	4b15      	ldr	r3, [pc, #84]	; (8001724 <HAL_TIM_IC_CaptureCallback+0x144>)
 80016ce:	691b      	ldr	r3, [r3, #16]
 80016d0:	4a14      	ldr	r2, [pc, #80]	; (8001724 <HAL_TIM_IC_CaptureCallback+0x144>)
 80016d2:	f043 0304 	orr.w	r3, r3, #4
 80016d6:	6113      	str	r3, [r2, #16]
					angle_num--;
 80016d8:	4b10      	ldr	r3, [pc, #64]	; (800171c <HAL_TIM_IC_CaptureCallback+0x13c>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	3b01      	subs	r3, #1
 80016de:	4a0f      	ldr	r2, [pc, #60]	; (800171c <HAL_TIM_IC_CaptureCallback+0x13c>)
 80016e0:	6013      	str	r3, [r2, #0]
				}else
					motor_state.in_position = 0 ;

	}
}
 80016e2:	e002      	b.n	80016ea <HAL_TIM_IC_CaptureCallback+0x10a>
					motor_state.in_position = 0 ;
 80016e4:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <HAL_TIM_IC_CaptureCallback+0x140>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	71da      	strb	r2, [r3, #7]
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	f3af 8000 	nop.w
 80016f8:	5c28f5c3 	.word	0x5c28f5c3
 80016fc:	3fc5c28f 	.word	0x3fc5c28f
 8001700:	20000288 	.word	0x20000288
 8001704:	2000021c 	.word	0x2000021c
 8001708:	20000220 	.word	0x20000220
 800170c:	20000224 	.word	0x20000224
 8001710:	20000228 	.word	0x20000228
 8001714:	2000022c 	.word	0x2000022c
 8001718:	08009840 	.word	0x08009840
 800171c:	20000004 	.word	0x20000004
 8001720:	20000234 	.word	0x20000234
 8001724:	40013c00 	.word	0x40013c00

08001728 <HAL_TIM_PeriodElapsedCallback>:

/**/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]

}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001740:	b672      	cpsid	i
}
 8001742:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001744:	e7fe      	b.n	8001744 <Error_Handler+0x8>
	...

08001748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	4b10      	ldr	r3, [pc, #64]	; (8001794 <HAL_MspInit+0x4c>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001756:	4a0f      	ldr	r2, [pc, #60]	; (8001794 <HAL_MspInit+0x4c>)
 8001758:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800175c:	6453      	str	r3, [r2, #68]	; 0x44
 800175e:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <HAL_MspInit+0x4c>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001762:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	603b      	str	r3, [r7, #0]
 800176e:	4b09      	ldr	r3, [pc, #36]	; (8001794 <HAL_MspInit+0x4c>)
 8001770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001772:	4a08      	ldr	r2, [pc, #32]	; (8001794 <HAL_MspInit+0x4c>)
 8001774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001778:	6413      	str	r3, [r2, #64]	; 0x40
 800177a:	4b06      	ldr	r3, [pc, #24]	; (8001794 <HAL_MspInit+0x4c>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001786:	2005      	movs	r0, #5
 8001788:	f000 fbfa 	bl	8001f80 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40023800 	.word	0x40023800

08001798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800179c:	e7fe      	b.n	800179c <NMI_Handler+0x4>

0800179e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800179e:	b480      	push	{r7}
 80017a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017a2:	e7fe      	b.n	80017a2 <HardFault_Handler+0x4>

080017a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017a8:	e7fe      	b.n	80017a8 <MemManage_Handler+0x4>

080017aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ae:	e7fe      	b.n	80017ae <BusFault_Handler+0x4>

080017b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017b4:	e7fe      	b.n	80017b4 <UsageFault_Handler+0x4>

080017b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017b6:	b480      	push	{r7}
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017e4:	f000 fab8 	bl	8001d58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}

080017ec <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(home_key_Pin);
 80017f0:	2001      	movs	r0, #1
 80017f2:	f000 fe69 	bl	80024c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}

080017fa <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(limit_key_Pin);
 80017fe:	2002      	movs	r0, #2
 8001800:	f000 fe62 	bl	80024c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001804:	bf00      	nop
 8001806:	bd80      	pop	{r7, pc}

08001808 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RunAndScan_Pin);
 800180c:	2004      	movs	r0, #4
 800180e:	f000 fe5b 	bl	80024c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
	...

08001818 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800181c:	4802      	ldr	r0, [pc, #8]	; (8001828 <TIM2_IRQHandler+0x10>)
 800181e:	f001 fc73 	bl	8003108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000288 	.word	0x20000288

0800182c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */


  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001830:	4802      	ldr	r0, [pc, #8]	; (800183c <USART1_IRQHandler+0x10>)
 8001832:	f002 fb27 	bl	8003e84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20000244 	.word	0x20000244

08001840 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
	return 1;
 8001844:	2301      	movs	r3, #1
}
 8001846:	4618      	mov	r0, r3
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <_kill>:

int _kill(int pid, int sig)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800185a:	f003 faed 	bl	8004e38 <__errno>
 800185e:	4603      	mov	r3, r0
 8001860:	2216      	movs	r2, #22
 8001862:	601a      	str	r2, [r3, #0]
	return -1;
 8001864:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <_exit>:

void _exit (int status)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001878:	f04f 31ff 	mov.w	r1, #4294967295
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ffe7 	bl	8001850 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001882:	e7fe      	b.n	8001882 <_exit+0x12>

08001884 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	e00a      	b.n	80018ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001896:	f3af 8000 	nop.w
 800189a:	4601      	mov	r1, r0
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	1c5a      	adds	r2, r3, #1
 80018a0:	60ba      	str	r2, [r7, #8]
 80018a2:	b2ca      	uxtb	r2, r1
 80018a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	3301      	adds	r3, #1
 80018aa:	617b      	str	r3, [r7, #20]
 80018ac:	697a      	ldr	r2, [r7, #20]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	dbf0      	blt.n	8001896 <_read+0x12>
	}

return len;
 80018b4:	687b      	ldr	r3, [r7, #4]
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3718      	adds	r7, #24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b086      	sub	sp, #24
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	60f8      	str	r0, [r7, #12]
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	e009      	b.n	80018e4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	1c5a      	adds	r2, r3, #1
 80018d4:	60ba      	str	r2, [r7, #8]
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff fc27 	bl	800112c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	3301      	adds	r3, #1
 80018e2:	617b      	str	r3, [r7, #20]
 80018e4:	697a      	ldr	r2, [r7, #20]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	dbf1      	blt.n	80018d0 <_write+0x12>
	}
	return len;
 80018ec:	687b      	ldr	r3, [r7, #4]
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <_close>:

int _close(int file)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
	return -1;
 80018fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001902:	4618      	mov	r0, r3
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr

0800190e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800190e:	b480      	push	{r7}
 8001910:	b083      	sub	sp, #12
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
 8001916:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800191e:	605a      	str	r2, [r3, #4]
	return 0;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <_isatty>:

int _isatty(int file)
{
 800192e:	b480      	push	{r7}
 8001930:	b083      	sub	sp, #12
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
	return 1;
 8001936:	2301      	movs	r3, #1
}
 8001938:	4618      	mov	r0, r3
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001944:	b480      	push	{r7}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
 800194a:	60f8      	str	r0, [r7, #12]
 800194c:	60b9      	str	r1, [r7, #8]
 800194e:	607a      	str	r2, [r7, #4]
	return 0;
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	3714      	adds	r7, #20
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
	...

08001960 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001968:	4a14      	ldr	r2, [pc, #80]	; (80019bc <_sbrk+0x5c>)
 800196a:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <_sbrk+0x60>)
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001974:	4b13      	ldr	r3, [pc, #76]	; (80019c4 <_sbrk+0x64>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d102      	bne.n	8001982 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800197c:	4b11      	ldr	r3, [pc, #68]	; (80019c4 <_sbrk+0x64>)
 800197e:	4a12      	ldr	r2, [pc, #72]	; (80019c8 <_sbrk+0x68>)
 8001980:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001982:	4b10      	ldr	r3, [pc, #64]	; (80019c4 <_sbrk+0x64>)
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4413      	add	r3, r2
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	429a      	cmp	r2, r3
 800198e:	d207      	bcs.n	80019a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001990:	f003 fa52 	bl	8004e38 <__errno>
 8001994:	4603      	mov	r3, r0
 8001996:	220c      	movs	r2, #12
 8001998:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
 800199e:	e009      	b.n	80019b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019a0:	4b08      	ldr	r3, [pc, #32]	; (80019c4 <_sbrk+0x64>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019a6:	4b07      	ldr	r3, [pc, #28]	; (80019c4 <_sbrk+0x64>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4413      	add	r3, r2
 80019ae:	4a05      	ldr	r2, [pc, #20]	; (80019c4 <_sbrk+0x64>)
 80019b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019b2:	68fb      	ldr	r3, [r7, #12]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3718      	adds	r7, #24
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20010000 	.word	0x20010000
 80019c0:	00000400 	.word	0x00000400
 80019c4:	20000230 	.word	0x20000230
 80019c8:	200002e8 	.word	0x200002e8

080019cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019d0:	4b06      	ldr	r3, [pc, #24]	; (80019ec <SystemInit+0x20>)
 80019d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019d6:	4a05      	ldr	r2, [pc, #20]	; (80019ec <SystemInit+0x20>)
 80019d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019e0:	bf00      	nop
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	e000ed00 	.word	0xe000ed00

080019f0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08a      	sub	sp, #40	; 0x28
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019f6:	f107 0318 	add.w	r3, r7, #24
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a04:	f107 0310 	add.w	r3, r7, #16
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a0e:	463b      	mov	r3, r7
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a1a:	4b32      	ldr	r3, [pc, #200]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001a1c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a20:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84;
 8001a22:	4b30      	ldr	r3, [pc, #192]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001a24:	2254      	movs	r2, #84	; 0x54
 8001a26:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a28:	4b2e      	ldr	r3, [pc, #184]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 8001a2e:	4b2d      	ldr	r3, [pc, #180]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001a30:	f04f 32ff 	mov.w	r2, #4294967295
 8001a34:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a36:	4b2b      	ldr	r3, [pc, #172]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a3c:	4b29      	ldr	r3, [pc, #164]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a42:	4828      	ldr	r0, [pc, #160]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001a44:	f001 f99e 	bl	8002d84 <HAL_TIM_Base_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001a4e:	f7ff fe75 	bl	800173c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a56:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a58:	f107 0318 	add.w	r3, r7, #24
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4821      	ldr	r0, [pc, #132]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001a60:	f001 fcf6 	bl	8003450 <HAL_TIM_ConfigClockSource>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001a6a:	f7ff fe67 	bl	800173c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001a6e:	481d      	ldr	r0, [pc, #116]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001a70:	f001 f9d7 	bl	8002e22 <HAL_TIM_IC_Init>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001a7a:	f7ff fe5f 	bl	800173c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a7e:	2320      	movs	r3, #32
 8001a80:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a82:	2300      	movs	r3, #0
 8001a84:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a86:	f107 0310 	add.w	r3, r7, #16
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4815      	ldr	r0, [pc, #84]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001a8e:	f002 f867 	bl	8003b60 <HAL_TIMEx_MasterConfigSynchronization>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001a98:	f7ff fe50 	bl	800173c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001aac:	463b      	mov	r3, r7
 8001aae:	220c      	movs	r2, #12
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480c      	ldr	r0, [pc, #48]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001ab4:	f001 fc30 	bl	8003318 <HAL_TIM_IC_ConfigChannel>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001abe:	f7ff fe3d 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_4);   //
 8001ac2:	210c      	movs	r1, #12
 8001ac4:	4807      	ldr	r0, [pc, #28]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001ac6:	f001 fa05 	bl	8002ed4 <HAL_TIM_IC_Start_IT>
  __HAL_TIM_ENABLE_IT(&htim2,TIM_IT_UPDATE);   //
 8001aca:	4b06      	ldr	r3, [pc, #24]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	68da      	ldr	r2, [r3, #12]
 8001ad0:	4b04      	ldr	r3, [pc, #16]	; (8001ae4 <MX_TIM2_Init+0xf4>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f042 0201 	orr.w	r2, r2, #1
 8001ad8:	60da      	str	r2, [r3, #12]
  /* USER CODE END TIM2_Init 2 */

}
 8001ada:	bf00      	nop
 8001adc:	3728      	adds	r7, #40	; 0x28
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	20000288 	.word	0x20000288

08001ae8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08a      	sub	sp, #40	; 0x28
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]
 8001afe:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b08:	d12b      	bne.n	8001b62 <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	4b17      	ldr	r3, [pc, #92]	; (8001b6c <HAL_TIM_Base_MspInit+0x84>)
 8001b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b12:	4a16      	ldr	r2, [pc, #88]	; (8001b6c <HAL_TIM_Base_MspInit+0x84>)
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	6413      	str	r3, [r2, #64]	; 0x40
 8001b1a:	4b14      	ldr	r3, [pc, #80]	; (8001b6c <HAL_TIM_Base_MspInit+0x84>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	613b      	str	r3, [r7, #16]
 8001b24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	4b10      	ldr	r3, [pc, #64]	; (8001b6c <HAL_TIM_Base_MspInit+0x84>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	4a0f      	ldr	r2, [pc, #60]	; (8001b6c <HAL_TIM_Base_MspInit+0x84>)
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	6313      	str	r3, [r2, #48]	; 0x30
 8001b36:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <HAL_TIM_Base_MspInit+0x84>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	60fb      	str	r3, [r7, #12]
 8001b40:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 8001b42:	2308      	movs	r3, #8
 8001b44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b46:	2302      	movs	r3, #2
 8001b48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b52:	2301      	movs	r3, #1
 8001b54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4804      	ldr	r0, [pc, #16]	; (8001b70 <HAL_TIM_Base_MspInit+0x88>)
 8001b5e:	f000 fae3 	bl	8002128 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b62:	bf00      	nop
 8001b64:	3728      	adds	r7, #40	; 0x28
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40020000 	.word	0x40020000

08001b74 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b78:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <MX_USART1_UART_Init+0x4c>)
 8001b7a:	4a12      	ldr	r2, [pc, #72]	; (8001bc4 <MX_USART1_UART_Init+0x50>)
 8001b7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b7e:	4b10      	ldr	r3, [pc, #64]	; (8001bc0 <MX_USART1_UART_Init+0x4c>)
 8001b80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b86:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <MX_USART1_UART_Init+0x4c>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b8c:	4b0c      	ldr	r3, [pc, #48]	; (8001bc0 <MX_USART1_UART_Init+0x4c>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b92:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <MX_USART1_UART_Init+0x4c>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b98:	4b09      	ldr	r3, [pc, #36]	; (8001bc0 <MX_USART1_UART_Init+0x4c>)
 8001b9a:	220c      	movs	r2, #12
 8001b9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b9e:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <MX_USART1_UART_Init+0x4c>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ba4:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <MX_USART1_UART_Init+0x4c>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001baa:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <MX_USART1_UART_Init+0x4c>)
 8001bac:	f002 f85a 	bl	8003c64 <HAL_UART_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bb6:	f7ff fdc1 	bl	800173c <Error_Handler>
  //?&
  //HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer, RXBUFFERSIZE);

  /* USER CODE END USART1_Init 2 */

}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000244 	.word	0x20000244
 8001bc4:	40011000 	.word	0x40011000

08001bc8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08a      	sub	sp, #40	; 0x28
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd0:	f107 0314 	add.w	r3, r7, #20
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
 8001bda:	609a      	str	r2, [r3, #8]
 8001bdc:	60da      	str	r2, [r3, #12]
 8001bde:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a1b      	ldr	r2, [pc, #108]	; (8001c54 <HAL_UART_MspInit+0x8c>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d12f      	bne.n	8001c4a <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	613b      	str	r3, [r7, #16]
 8001bee:	4b1a      	ldr	r3, [pc, #104]	; (8001c58 <HAL_UART_MspInit+0x90>)
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf2:	4a19      	ldr	r2, [pc, #100]	; (8001c58 <HAL_UART_MspInit+0x90>)
 8001bf4:	f043 0310 	orr.w	r3, r3, #16
 8001bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bfa:	4b17      	ldr	r3, [pc, #92]	; (8001c58 <HAL_UART_MspInit+0x90>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfe:	f003 0310 	and.w	r3, r3, #16
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	4b13      	ldr	r3, [pc, #76]	; (8001c58 <HAL_UART_MspInit+0x90>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0e:	4a12      	ldr	r2, [pc, #72]	; (8001c58 <HAL_UART_MspInit+0x90>)
 8001c10:	f043 0301 	orr.w	r3, r3, #1
 8001c14:	6313      	str	r3, [r2, #48]	; 0x30
 8001c16:	4b10      	ldr	r3, [pc, #64]	; (8001c58 <HAL_UART_MspInit+0x90>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c22:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c30:	2303      	movs	r3, #3
 8001c32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c34:	2307      	movs	r3, #7
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4807      	ldr	r0, [pc, #28]	; (8001c5c <HAL_UART_MspInit+0x94>)
 8001c40:	f000 fa72 	bl	8002128 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */
    HAL_NVIC_EnableIRQ(USART1_IRQn);  //
 8001c44:	2025      	movs	r0, #37	; 0x25
 8001c46:	f000 f9c2 	bl	8001fce <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c4a:	bf00      	nop
 8001c4c:	3728      	adds	r7, #40	; 0x28
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40011000 	.word	0x40011000
 8001c58:	40023800 	.word	0x40023800
 8001c5c:	40020000 	.word	0x40020000

08001c60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c98 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c64:	480d      	ldr	r0, [pc, #52]	; (8001c9c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c66:	490e      	ldr	r1, [pc, #56]	; (8001ca0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c68:	4a0e      	ldr	r2, [pc, #56]	; (8001ca4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c6c:	e002      	b.n	8001c74 <LoopCopyDataInit>

08001c6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c72:	3304      	adds	r3, #4

08001c74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c78:	d3f9      	bcc.n	8001c6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c7a:	4a0b      	ldr	r2, [pc, #44]	; (8001ca8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c7c:	4c0b      	ldr	r4, [pc, #44]	; (8001cac <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c80:	e001      	b.n	8001c86 <LoopFillZerobss>

08001c82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c84:	3204      	adds	r2, #4

08001c86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c88:	d3fb      	bcc.n	8001c82 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c8a:	f7ff fe9f 	bl	80019cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c8e:	f003 f8d9 	bl	8004e44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c92:	f7ff fa5d 	bl	8001150 <main>
  bx  lr    
 8001c96:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c98:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001c9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ca0:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001ca4:	08009d34 	.word	0x08009d34
  ldr r2, =_sbss
 8001ca8:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8001cac:	200002e4 	.word	0x200002e4

08001cb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cb0:	e7fe      	b.n	8001cb0 <ADC_IRQHandler>
	...

08001cb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cb8:	4b0e      	ldr	r3, [pc, #56]	; (8001cf4 <HAL_Init+0x40>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0d      	ldr	r2, [pc, #52]	; (8001cf4 <HAL_Init+0x40>)
 8001cbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cc4:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <HAL_Init+0x40>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a0a      	ldr	r2, [pc, #40]	; (8001cf4 <HAL_Init+0x40>)
 8001cca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cd0:	4b08      	ldr	r3, [pc, #32]	; (8001cf4 <HAL_Init+0x40>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a07      	ldr	r2, [pc, #28]	; (8001cf4 <HAL_Init+0x40>)
 8001cd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cdc:	2003      	movs	r0, #3
 8001cde:	f000 f94f 	bl	8001f80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	f000 f808 	bl	8001cf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ce8:	f7ff fd2e 	bl	8001748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40023c00 	.word	0x40023c00

08001cf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d00:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <HAL_InitTick+0x54>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4b12      	ldr	r3, [pc, #72]	; (8001d50 <HAL_InitTick+0x58>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d16:	4618      	mov	r0, r3
 8001d18:	f000 f967 	bl	8001fea <HAL_SYSTICK_Config>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e00e      	b.n	8001d44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b0f      	cmp	r3, #15
 8001d2a:	d80a      	bhi.n	8001d42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	6879      	ldr	r1, [r7, #4]
 8001d30:	f04f 30ff 	mov.w	r0, #4294967295
 8001d34:	f000 f92f 	bl	8001f96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d38:	4a06      	ldr	r2, [pc, #24]	; (8001d54 <HAL_InitTick+0x5c>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	e000      	b.n	8001d44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000008 	.word	0x20000008
 8001d50:	20000010 	.word	0x20000010
 8001d54:	2000000c 	.word	0x2000000c

08001d58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d5c:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <HAL_IncTick+0x20>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <HAL_IncTick+0x24>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4413      	add	r3, r2
 8001d68:	4a04      	ldr	r2, [pc, #16]	; (8001d7c <HAL_IncTick+0x24>)
 8001d6a:	6013      	str	r3, [r2, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	20000010 	.word	0x20000010
 8001d7c:	200002d0 	.word	0x200002d0

08001d80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  return uwTick;
 8001d84:	4b03      	ldr	r3, [pc, #12]	; (8001d94 <HAL_GetTick+0x14>)
 8001d86:	681b      	ldr	r3, [r3, #0]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	200002d0 	.word	0x200002d0

08001d98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001da0:	f7ff ffee 	bl	8001d80 <HAL_GetTick>
 8001da4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db0:	d005      	beq.n	8001dbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001db2:	4b0a      	ldr	r3, [pc, #40]	; (8001ddc <HAL_Delay+0x44>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	461a      	mov	r2, r3
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	4413      	add	r3, r2
 8001dbc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dbe:	bf00      	nop
 8001dc0:	f7ff ffde 	bl	8001d80 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d8f7      	bhi.n	8001dc0 <HAL_Delay+0x28>
  {
  }
}
 8001dd0:	bf00      	nop
 8001dd2:	bf00      	nop
 8001dd4:	3710      	adds	r7, #16
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000010 	.word	0x20000010

08001de0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f003 0307 	and.w	r3, r3, #7
 8001dee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001df0:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <__NVIC_SetPriorityGrouping+0x44>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001df6:	68ba      	ldr	r2, [r7, #8]
 8001df8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e12:	4a04      	ldr	r2, [pc, #16]	; (8001e24 <__NVIC_SetPriorityGrouping+0x44>)
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	60d3      	str	r3, [r2, #12]
}
 8001e18:	bf00      	nop
 8001e1a:	3714      	adds	r7, #20
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr
 8001e24:	e000ed00 	.word	0xe000ed00

08001e28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e2c:	4b04      	ldr	r3, [pc, #16]	; (8001e40 <__NVIC_GetPriorityGrouping+0x18>)
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	0a1b      	lsrs	r3, r3, #8
 8001e32:	f003 0307 	and.w	r3, r3, #7
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	db0b      	blt.n	8001e6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e56:	79fb      	ldrb	r3, [r7, #7]
 8001e58:	f003 021f 	and.w	r2, r3, #31
 8001e5c:	4907      	ldr	r1, [pc, #28]	; (8001e7c <__NVIC_EnableIRQ+0x38>)
 8001e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e62:	095b      	lsrs	r3, r3, #5
 8001e64:	2001      	movs	r0, #1
 8001e66:	fa00 f202 	lsl.w	r2, r0, r2
 8001e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	e000e100 	.word	0xe000e100

08001e80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	6039      	str	r1, [r7, #0]
 8001e8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	db0a      	blt.n	8001eaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	b2da      	uxtb	r2, r3
 8001e98:	490c      	ldr	r1, [pc, #48]	; (8001ecc <__NVIC_SetPriority+0x4c>)
 8001e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9e:	0112      	lsls	r2, r2, #4
 8001ea0:	b2d2      	uxtb	r2, r2
 8001ea2:	440b      	add	r3, r1
 8001ea4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ea8:	e00a      	b.n	8001ec0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	4908      	ldr	r1, [pc, #32]	; (8001ed0 <__NVIC_SetPriority+0x50>)
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	f003 030f 	and.w	r3, r3, #15
 8001eb6:	3b04      	subs	r3, #4
 8001eb8:	0112      	lsls	r2, r2, #4
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	440b      	add	r3, r1
 8001ebe:	761a      	strb	r2, [r3, #24]
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	e000e100 	.word	0xe000e100
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b089      	sub	sp, #36	; 0x24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f003 0307 	and.w	r3, r3, #7
 8001ee6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	f1c3 0307 	rsb	r3, r3, #7
 8001eee:	2b04      	cmp	r3, #4
 8001ef0:	bf28      	it	cs
 8001ef2:	2304      	movcs	r3, #4
 8001ef4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	3304      	adds	r3, #4
 8001efa:	2b06      	cmp	r3, #6
 8001efc:	d902      	bls.n	8001f04 <NVIC_EncodePriority+0x30>
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	3b03      	subs	r3, #3
 8001f02:	e000      	b.n	8001f06 <NVIC_EncodePriority+0x32>
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f08:	f04f 32ff 	mov.w	r2, #4294967295
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f12:	43da      	mvns	r2, r3
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	401a      	ands	r2, r3
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	fa01 f303 	lsl.w	r3, r1, r3
 8001f26:	43d9      	mvns	r1, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f2c:	4313      	orrs	r3, r2
         );
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3724      	adds	r7, #36	; 0x24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
	...

08001f3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3b01      	subs	r3, #1
 8001f48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f4c:	d301      	bcc.n	8001f52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e00f      	b.n	8001f72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f52:	4a0a      	ldr	r2, [pc, #40]	; (8001f7c <SysTick_Config+0x40>)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	3b01      	subs	r3, #1
 8001f58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f5a:	210f      	movs	r1, #15
 8001f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f60:	f7ff ff8e 	bl	8001e80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f64:	4b05      	ldr	r3, [pc, #20]	; (8001f7c <SysTick_Config+0x40>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f6a:	4b04      	ldr	r3, [pc, #16]	; (8001f7c <SysTick_Config+0x40>)
 8001f6c:	2207      	movs	r2, #7
 8001f6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	e000e010 	.word	0xe000e010

08001f80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f7ff ff29 	bl	8001de0 <__NVIC_SetPriorityGrouping>
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b086      	sub	sp, #24
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	60b9      	str	r1, [r7, #8]
 8001fa0:	607a      	str	r2, [r7, #4]
 8001fa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fa8:	f7ff ff3e 	bl	8001e28 <__NVIC_GetPriorityGrouping>
 8001fac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	68b9      	ldr	r1, [r7, #8]
 8001fb2:	6978      	ldr	r0, [r7, #20]
 8001fb4:	f7ff ff8e 	bl	8001ed4 <NVIC_EncodePriority>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fbe:	4611      	mov	r1, r2
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7ff ff5d 	bl	8001e80 <__NVIC_SetPriority>
}
 8001fc6:	bf00      	nop
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b082      	sub	sp, #8
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff ff31 	bl	8001e44 <__NVIC_EnableIRQ>
}
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b082      	sub	sp, #8
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff ffa2 	bl	8001f3c <SysTick_Config>
 8001ff8:	4603      	mov	r3, r0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b084      	sub	sp, #16
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800200e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002010:	f7ff feb6 	bl	8001d80 <HAL_GetTick>
 8002014:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d008      	beq.n	8002034 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2280      	movs	r2, #128	; 0x80
 8002026:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e052      	b.n	80020da <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f022 0216 	bic.w	r2, r2, #22
 8002042:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	695a      	ldr	r2, [r3, #20]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002052:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002058:	2b00      	cmp	r3, #0
 800205a:	d103      	bne.n	8002064 <HAL_DMA_Abort+0x62>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002060:	2b00      	cmp	r3, #0
 8002062:	d007      	beq.n	8002074 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0208 	bic.w	r2, r2, #8
 8002072:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 0201 	bic.w	r2, r2, #1
 8002082:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002084:	e013      	b.n	80020ae <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002086:	f7ff fe7b 	bl	8001d80 <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	2b05      	cmp	r3, #5
 8002092:	d90c      	bls.n	80020ae <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2220      	movs	r2, #32
 8002098:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2203      	movs	r2, #3
 800209e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e015      	b.n	80020da <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d1e4      	bne.n	8002086 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020c0:	223f      	movs	r2, #63	; 0x3f
 80020c2:	409a      	lsls	r2, r3
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020e2:	b480      	push	{r7}
 80020e4:	b083      	sub	sp, #12
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d004      	beq.n	8002100 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2280      	movs	r2, #128	; 0x80
 80020fa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e00c      	b.n	800211a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2205      	movs	r2, #5
 8002104:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 0201 	bic.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
	...

08002128 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002128:	b480      	push	{r7}
 800212a:	b089      	sub	sp, #36	; 0x24
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002132:	2300      	movs	r3, #0
 8002134:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800213a:	2300      	movs	r3, #0
 800213c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800213e:	2300      	movs	r3, #0
 8002140:	61fb      	str	r3, [r7, #28]
 8002142:	e159      	b.n	80023f8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002144:	2201      	movs	r2, #1
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	697a      	ldr	r2, [r7, #20]
 8002154:	4013      	ands	r3, r2
 8002156:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	429a      	cmp	r2, r3
 800215e:	f040 8148 	bne.w	80023f2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f003 0303 	and.w	r3, r3, #3
 800216a:	2b01      	cmp	r3, #1
 800216c:	d005      	beq.n	800217a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002176:	2b02      	cmp	r3, #2
 8002178:	d130      	bne.n	80021dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	2203      	movs	r2, #3
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	43db      	mvns	r3, r3
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4013      	ands	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	68da      	ldr	r2, [r3, #12]
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021b0:	2201      	movs	r2, #1
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	091b      	lsrs	r3, r3, #4
 80021c6:	f003 0201 	and.w	r2, r3, #1
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f003 0303 	and.w	r3, r3, #3
 80021e4:	2b03      	cmp	r3, #3
 80021e6:	d017      	beq.n	8002218 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	2203      	movs	r2, #3
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43db      	mvns	r3, r3
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	4013      	ands	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	689a      	ldr	r2, [r3, #8]
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	4313      	orrs	r3, r2
 8002210:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f003 0303 	and.w	r3, r3, #3
 8002220:	2b02      	cmp	r3, #2
 8002222:	d123      	bne.n	800226c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	08da      	lsrs	r2, r3, #3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	3208      	adds	r2, #8
 800222c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002230:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	f003 0307 	and.w	r3, r3, #7
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	220f      	movs	r2, #15
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	43db      	mvns	r3, r3
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	4013      	ands	r3, r2
 8002246:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	691a      	ldr	r2, [r3, #16]
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	f003 0307 	and.w	r3, r3, #7
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	4313      	orrs	r3, r2
 800225c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	08da      	lsrs	r2, r3, #3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	3208      	adds	r2, #8
 8002266:	69b9      	ldr	r1, [r7, #24]
 8002268:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	2203      	movs	r2, #3
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	43db      	mvns	r3, r3
 800227e:	69ba      	ldr	r2, [r7, #24]
 8002280:	4013      	ands	r3, r2
 8002282:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f003 0203 	and.w	r2, r3, #3
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	4313      	orrs	r3, r2
 8002298:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 80a2 	beq.w	80023f2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	4b57      	ldr	r3, [pc, #348]	; (8002410 <HAL_GPIO_Init+0x2e8>)
 80022b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b6:	4a56      	ldr	r2, [pc, #344]	; (8002410 <HAL_GPIO_Init+0x2e8>)
 80022b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022bc:	6453      	str	r3, [r2, #68]	; 0x44
 80022be:	4b54      	ldr	r3, [pc, #336]	; (8002410 <HAL_GPIO_Init+0x2e8>)
 80022c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022c6:	60fb      	str	r3, [r7, #12]
 80022c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022ca:	4a52      	ldr	r2, [pc, #328]	; (8002414 <HAL_GPIO_Init+0x2ec>)
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	089b      	lsrs	r3, r3, #2
 80022d0:	3302      	adds	r3, #2
 80022d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	f003 0303 	and.w	r3, r3, #3
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	220f      	movs	r2, #15
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	43db      	mvns	r3, r3
 80022e8:	69ba      	ldr	r2, [r7, #24]
 80022ea:	4013      	ands	r3, r2
 80022ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a49      	ldr	r2, [pc, #292]	; (8002418 <HAL_GPIO_Init+0x2f0>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d019      	beq.n	800232a <HAL_GPIO_Init+0x202>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a48      	ldr	r2, [pc, #288]	; (800241c <HAL_GPIO_Init+0x2f4>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d013      	beq.n	8002326 <HAL_GPIO_Init+0x1fe>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a47      	ldr	r2, [pc, #284]	; (8002420 <HAL_GPIO_Init+0x2f8>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d00d      	beq.n	8002322 <HAL_GPIO_Init+0x1fa>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a46      	ldr	r2, [pc, #280]	; (8002424 <HAL_GPIO_Init+0x2fc>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d007      	beq.n	800231e <HAL_GPIO_Init+0x1f6>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a45      	ldr	r2, [pc, #276]	; (8002428 <HAL_GPIO_Init+0x300>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d101      	bne.n	800231a <HAL_GPIO_Init+0x1f2>
 8002316:	2304      	movs	r3, #4
 8002318:	e008      	b.n	800232c <HAL_GPIO_Init+0x204>
 800231a:	2307      	movs	r3, #7
 800231c:	e006      	b.n	800232c <HAL_GPIO_Init+0x204>
 800231e:	2303      	movs	r3, #3
 8002320:	e004      	b.n	800232c <HAL_GPIO_Init+0x204>
 8002322:	2302      	movs	r3, #2
 8002324:	e002      	b.n	800232c <HAL_GPIO_Init+0x204>
 8002326:	2301      	movs	r3, #1
 8002328:	e000      	b.n	800232c <HAL_GPIO_Init+0x204>
 800232a:	2300      	movs	r3, #0
 800232c:	69fa      	ldr	r2, [r7, #28]
 800232e:	f002 0203 	and.w	r2, r2, #3
 8002332:	0092      	lsls	r2, r2, #2
 8002334:	4093      	lsls	r3, r2
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4313      	orrs	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800233c:	4935      	ldr	r1, [pc, #212]	; (8002414 <HAL_GPIO_Init+0x2ec>)
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	089b      	lsrs	r3, r3, #2
 8002342:	3302      	adds	r3, #2
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800234a:	4b38      	ldr	r3, [pc, #224]	; (800242c <HAL_GPIO_Init+0x304>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	43db      	mvns	r3, r3
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	4013      	ands	r3, r2
 8002358:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d003      	beq.n	800236e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	4313      	orrs	r3, r2
 800236c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800236e:	4a2f      	ldr	r2, [pc, #188]	; (800242c <HAL_GPIO_Init+0x304>)
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002374:	4b2d      	ldr	r3, [pc, #180]	; (800242c <HAL_GPIO_Init+0x304>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	43db      	mvns	r3, r3
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	4013      	ands	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d003      	beq.n	8002398 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	4313      	orrs	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002398:	4a24      	ldr	r2, [pc, #144]	; (800242c <HAL_GPIO_Init+0x304>)
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800239e:	4b23      	ldr	r3, [pc, #140]	; (800242c <HAL_GPIO_Init+0x304>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	43db      	mvns	r3, r3
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	4013      	ands	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	4313      	orrs	r3, r2
 80023c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023c2:	4a1a      	ldr	r2, [pc, #104]	; (800242c <HAL_GPIO_Init+0x304>)
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023c8:	4b18      	ldr	r3, [pc, #96]	; (800242c <HAL_GPIO_Init+0x304>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	43db      	mvns	r3, r3
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	4013      	ands	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d003      	beq.n	80023ec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023ec:	4a0f      	ldr	r2, [pc, #60]	; (800242c <HAL_GPIO_Init+0x304>)
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	3301      	adds	r3, #1
 80023f6:	61fb      	str	r3, [r7, #28]
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	2b0f      	cmp	r3, #15
 80023fc:	f67f aea2 	bls.w	8002144 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002400:	bf00      	nop
 8002402:	bf00      	nop
 8002404:	3724      	adds	r7, #36	; 0x24
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	40023800 	.word	0x40023800
 8002414:	40013800 	.word	0x40013800
 8002418:	40020000 	.word	0x40020000
 800241c:	40020400 	.word	0x40020400
 8002420:	40020800 	.word	0x40020800
 8002424:	40020c00 	.word	0x40020c00
 8002428:	40021000 	.word	0x40021000
 800242c:	40013c00 	.word	0x40013c00

08002430 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	460b      	mov	r3, r1
 800243a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	691a      	ldr	r2, [r3, #16]
 8002440:	887b      	ldrh	r3, [r7, #2]
 8002442:	4013      	ands	r3, r2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d002      	beq.n	800244e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002448:	2301      	movs	r3, #1
 800244a:	73fb      	strb	r3, [r7, #15]
 800244c:	e001      	b.n	8002452 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800244e:	2300      	movs	r3, #0
 8002450:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002452:	7bfb      	ldrb	r3, [r7, #15]
}
 8002454:	4618      	mov	r0, r3
 8002456:	3714      	adds	r7, #20
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	807b      	strh	r3, [r7, #2]
 800246c:	4613      	mov	r3, r2
 800246e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002470:	787b      	ldrb	r3, [r7, #1]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002476:	887a      	ldrh	r2, [r7, #2]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800247c:	e003      	b.n	8002486 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800247e:	887b      	ldrh	r3, [r7, #2]
 8002480:	041a      	lsls	r2, r3, #16
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	619a      	str	r2, [r3, #24]
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002492:	b480      	push	{r7}
 8002494:	b085      	sub	sp, #20
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
 800249a:	460b      	mov	r3, r1
 800249c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80024a4:	887a      	ldrh	r2, [r7, #2]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	4013      	ands	r3, r2
 80024aa:	041a      	lsls	r2, r3, #16
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	43d9      	mvns	r1, r3
 80024b0:	887b      	ldrh	r3, [r7, #2]
 80024b2:	400b      	ands	r3, r1
 80024b4:	431a      	orrs	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	619a      	str	r2, [r3, #24]
}
 80024ba:	bf00      	nop
 80024bc:	3714      	adds	r7, #20
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
	...

080024c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80024d2:	4b07      	ldr	r3, [pc, #28]	; (80024f0 <HAL_GPIO_EXTI_IRQHandler+0x28>)
 80024d4:	695a      	ldr	r2, [r3, #20]
 80024d6:	88fb      	ldrh	r3, [r7, #6]
 80024d8:	4013      	ands	r3, r2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d003      	beq.n	80024e6 <HAL_GPIO_EXTI_IRQHandler+0x1e>
  {
    //__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024de:	88fb      	ldrh	r3, [r7, #6]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7fe ff99 	bl	8001418 <HAL_GPIO_EXTI_Callback>
  }
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40013c00 	.word	0x40013c00

080024f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e264      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	2b00      	cmp	r3, #0
 8002510:	d075      	beq.n	80025fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002512:	4ba3      	ldr	r3, [pc, #652]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 030c 	and.w	r3, r3, #12
 800251a:	2b04      	cmp	r3, #4
 800251c:	d00c      	beq.n	8002538 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800251e:	4ba0      	ldr	r3, [pc, #640]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002526:	2b08      	cmp	r3, #8
 8002528:	d112      	bne.n	8002550 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800252a:	4b9d      	ldr	r3, [pc, #628]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002532:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002536:	d10b      	bne.n	8002550 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002538:	4b99      	ldr	r3, [pc, #612]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002540:	2b00      	cmp	r3, #0
 8002542:	d05b      	beq.n	80025fc <HAL_RCC_OscConfig+0x108>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d157      	bne.n	80025fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e23f      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002558:	d106      	bne.n	8002568 <HAL_RCC_OscConfig+0x74>
 800255a:	4b91      	ldr	r3, [pc, #580]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a90      	ldr	r2, [pc, #576]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002560:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002564:	6013      	str	r3, [r2, #0]
 8002566:	e01d      	b.n	80025a4 <HAL_RCC_OscConfig+0xb0>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002570:	d10c      	bne.n	800258c <HAL_RCC_OscConfig+0x98>
 8002572:	4b8b      	ldr	r3, [pc, #556]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a8a      	ldr	r2, [pc, #552]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002578:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800257c:	6013      	str	r3, [r2, #0]
 800257e:	4b88      	ldr	r3, [pc, #544]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a87      	ldr	r2, [pc, #540]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002584:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002588:	6013      	str	r3, [r2, #0]
 800258a:	e00b      	b.n	80025a4 <HAL_RCC_OscConfig+0xb0>
 800258c:	4b84      	ldr	r3, [pc, #528]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a83      	ldr	r2, [pc, #524]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002592:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002596:	6013      	str	r3, [r2, #0]
 8002598:	4b81      	ldr	r3, [pc, #516]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a80      	ldr	r2, [pc, #512]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 800259e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d013      	beq.n	80025d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ac:	f7ff fbe8 	bl	8001d80 <HAL_GetTick>
 80025b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025b2:	e008      	b.n	80025c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025b4:	f7ff fbe4 	bl	8001d80 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b64      	cmp	r3, #100	; 0x64
 80025c0:	d901      	bls.n	80025c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e204      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c6:	4b76      	ldr	r3, [pc, #472]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d0f0      	beq.n	80025b4 <HAL_RCC_OscConfig+0xc0>
 80025d2:	e014      	b.n	80025fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d4:	f7ff fbd4 	bl	8001d80 <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025dc:	f7ff fbd0 	bl	8001d80 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b64      	cmp	r3, #100	; 0x64
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e1f0      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ee:	4b6c      	ldr	r3, [pc, #432]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1f0      	bne.n	80025dc <HAL_RCC_OscConfig+0xe8>
 80025fa:	e000      	b.n	80025fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d063      	beq.n	80026d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800260a:	4b65      	ldr	r3, [pc, #404]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f003 030c 	and.w	r3, r3, #12
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00b      	beq.n	800262e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002616:	4b62      	ldr	r3, [pc, #392]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800261e:	2b08      	cmp	r3, #8
 8002620:	d11c      	bne.n	800265c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002622:	4b5f      	ldr	r3, [pc, #380]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d116      	bne.n	800265c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800262e:	4b5c      	ldr	r3, [pc, #368]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d005      	beq.n	8002646 <HAL_RCC_OscConfig+0x152>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d001      	beq.n	8002646 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e1c4      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002646:	4b56      	ldr	r3, [pc, #344]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	4952      	ldr	r1, [pc, #328]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002656:	4313      	orrs	r3, r2
 8002658:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800265a:	e03a      	b.n	80026d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d020      	beq.n	80026a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002664:	4b4f      	ldr	r3, [pc, #316]	; (80027a4 <HAL_RCC_OscConfig+0x2b0>)
 8002666:	2201      	movs	r2, #1
 8002668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266a:	f7ff fb89 	bl	8001d80 <HAL_GetTick>
 800266e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002672:	f7ff fb85 	bl	8001d80 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e1a5      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002684:	4b46      	ldr	r3, [pc, #280]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0302 	and.w	r3, r3, #2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d0f0      	beq.n	8002672 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002690:	4b43      	ldr	r3, [pc, #268]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	691b      	ldr	r3, [r3, #16]
 800269c:	00db      	lsls	r3, r3, #3
 800269e:	4940      	ldr	r1, [pc, #256]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	600b      	str	r3, [r1, #0]
 80026a4:	e015      	b.n	80026d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026a6:	4b3f      	ldr	r3, [pc, #252]	; (80027a4 <HAL_RCC_OscConfig+0x2b0>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ac:	f7ff fb68 	bl	8001d80 <HAL_GetTick>
 80026b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026b2:	e008      	b.n	80026c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026b4:	f7ff fb64 	bl	8001d80 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e184      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026c6:	4b36      	ldr	r3, [pc, #216]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1f0      	bne.n	80026b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0308 	and.w	r3, r3, #8
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d030      	beq.n	8002740 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d016      	beq.n	8002714 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026e6:	4b30      	ldr	r3, [pc, #192]	; (80027a8 <HAL_RCC_OscConfig+0x2b4>)
 80026e8:	2201      	movs	r2, #1
 80026ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ec:	f7ff fb48 	bl	8001d80 <HAL_GetTick>
 80026f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026f2:	e008      	b.n	8002706 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026f4:	f7ff fb44 	bl	8001d80 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e164      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002706:	4b26      	ldr	r3, [pc, #152]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002708:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d0f0      	beq.n	80026f4 <HAL_RCC_OscConfig+0x200>
 8002712:	e015      	b.n	8002740 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002714:	4b24      	ldr	r3, [pc, #144]	; (80027a8 <HAL_RCC_OscConfig+0x2b4>)
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800271a:	f7ff fb31 	bl	8001d80 <HAL_GetTick>
 800271e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002720:	e008      	b.n	8002734 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002722:	f7ff fb2d 	bl	8001d80 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e14d      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002734:	4b1a      	ldr	r3, [pc, #104]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002736:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1f0      	bne.n	8002722 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0304 	and.w	r3, r3, #4
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 80a0 	beq.w	800288e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800274e:	2300      	movs	r3, #0
 8002750:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002752:	4b13      	ldr	r3, [pc, #76]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d10f      	bne.n	800277e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	60bb      	str	r3, [r7, #8]
 8002762:	4b0f      	ldr	r3, [pc, #60]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002766:	4a0e      	ldr	r2, [pc, #56]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002768:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800276c:	6413      	str	r3, [r2, #64]	; 0x40
 800276e:	4b0c      	ldr	r3, [pc, #48]	; (80027a0 <HAL_RCC_OscConfig+0x2ac>)
 8002770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002776:	60bb      	str	r3, [r7, #8]
 8002778:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800277a:	2301      	movs	r3, #1
 800277c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800277e:	4b0b      	ldr	r3, [pc, #44]	; (80027ac <HAL_RCC_OscConfig+0x2b8>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002786:	2b00      	cmp	r3, #0
 8002788:	d121      	bne.n	80027ce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800278a:	4b08      	ldr	r3, [pc, #32]	; (80027ac <HAL_RCC_OscConfig+0x2b8>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a07      	ldr	r2, [pc, #28]	; (80027ac <HAL_RCC_OscConfig+0x2b8>)
 8002790:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002794:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002796:	f7ff faf3 	bl	8001d80 <HAL_GetTick>
 800279a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800279c:	e011      	b.n	80027c2 <HAL_RCC_OscConfig+0x2ce>
 800279e:	bf00      	nop
 80027a0:	40023800 	.word	0x40023800
 80027a4:	42470000 	.word	0x42470000
 80027a8:	42470e80 	.word	0x42470e80
 80027ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027b0:	f7ff fae6 	bl	8001d80 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e106      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c2:	4b85      	ldr	r3, [pc, #532]	; (80029d8 <HAL_RCC_OscConfig+0x4e4>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0f0      	beq.n	80027b0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d106      	bne.n	80027e4 <HAL_RCC_OscConfig+0x2f0>
 80027d6:	4b81      	ldr	r3, [pc, #516]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 80027d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027da:	4a80      	ldr	r2, [pc, #512]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 80027dc:	f043 0301 	orr.w	r3, r3, #1
 80027e0:	6713      	str	r3, [r2, #112]	; 0x70
 80027e2:	e01c      	b.n	800281e <HAL_RCC_OscConfig+0x32a>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	2b05      	cmp	r3, #5
 80027ea:	d10c      	bne.n	8002806 <HAL_RCC_OscConfig+0x312>
 80027ec:	4b7b      	ldr	r3, [pc, #492]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 80027ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f0:	4a7a      	ldr	r2, [pc, #488]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 80027f2:	f043 0304 	orr.w	r3, r3, #4
 80027f6:	6713      	str	r3, [r2, #112]	; 0x70
 80027f8:	4b78      	ldr	r3, [pc, #480]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 80027fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027fc:	4a77      	ldr	r2, [pc, #476]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 80027fe:	f043 0301 	orr.w	r3, r3, #1
 8002802:	6713      	str	r3, [r2, #112]	; 0x70
 8002804:	e00b      	b.n	800281e <HAL_RCC_OscConfig+0x32a>
 8002806:	4b75      	ldr	r3, [pc, #468]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 8002808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800280a:	4a74      	ldr	r2, [pc, #464]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 800280c:	f023 0301 	bic.w	r3, r3, #1
 8002810:	6713      	str	r3, [r2, #112]	; 0x70
 8002812:	4b72      	ldr	r3, [pc, #456]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 8002814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002816:	4a71      	ldr	r2, [pc, #452]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 8002818:	f023 0304 	bic.w	r3, r3, #4
 800281c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d015      	beq.n	8002852 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002826:	f7ff faab 	bl	8001d80 <HAL_GetTick>
 800282a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800282c:	e00a      	b.n	8002844 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800282e:	f7ff faa7 	bl	8001d80 <HAL_GetTick>
 8002832:	4602      	mov	r2, r0
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	f241 3288 	movw	r2, #5000	; 0x1388
 800283c:	4293      	cmp	r3, r2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e0c5      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002844:	4b65      	ldr	r3, [pc, #404]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 8002846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0ee      	beq.n	800282e <HAL_RCC_OscConfig+0x33a>
 8002850:	e014      	b.n	800287c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002852:	f7ff fa95 	bl	8001d80 <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002858:	e00a      	b.n	8002870 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800285a:	f7ff fa91 	bl	8001d80 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	f241 3288 	movw	r2, #5000	; 0x1388
 8002868:	4293      	cmp	r3, r2
 800286a:	d901      	bls.n	8002870 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e0af      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002870:	4b5a      	ldr	r3, [pc, #360]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 8002872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1ee      	bne.n	800285a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800287c:	7dfb      	ldrb	r3, [r7, #23]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d105      	bne.n	800288e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002882:	4b56      	ldr	r3, [pc, #344]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	4a55      	ldr	r2, [pc, #340]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 8002888:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800288c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	2b00      	cmp	r3, #0
 8002894:	f000 809b 	beq.w	80029ce <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002898:	4b50      	ldr	r3, [pc, #320]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f003 030c 	and.w	r3, r3, #12
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d05c      	beq.n	800295e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d141      	bne.n	8002930 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ac:	4b4c      	ldr	r3, [pc, #304]	; (80029e0 <HAL_RCC_OscConfig+0x4ec>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b2:	f7ff fa65 	bl	8001d80 <HAL_GetTick>
 80028b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028b8:	e008      	b.n	80028cc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028ba:	f7ff fa61 	bl	8001d80 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d901      	bls.n	80028cc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e081      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028cc:	4b43      	ldr	r3, [pc, #268]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d1f0      	bne.n	80028ba <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	69da      	ldr	r2, [r3, #28]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	431a      	orrs	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e6:	019b      	lsls	r3, r3, #6
 80028e8:	431a      	orrs	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ee:	085b      	lsrs	r3, r3, #1
 80028f0:	3b01      	subs	r3, #1
 80028f2:	041b      	lsls	r3, r3, #16
 80028f4:	431a      	orrs	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fa:	061b      	lsls	r3, r3, #24
 80028fc:	4937      	ldr	r1, [pc, #220]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002902:	4b37      	ldr	r3, [pc, #220]	; (80029e0 <HAL_RCC_OscConfig+0x4ec>)
 8002904:	2201      	movs	r2, #1
 8002906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002908:	f7ff fa3a 	bl	8001d80 <HAL_GetTick>
 800290c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002910:	f7ff fa36 	bl	8001d80 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b02      	cmp	r3, #2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e056      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002922:	4b2e      	ldr	r3, [pc, #184]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d0f0      	beq.n	8002910 <HAL_RCC_OscConfig+0x41c>
 800292e:	e04e      	b.n	80029ce <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002930:	4b2b      	ldr	r3, [pc, #172]	; (80029e0 <HAL_RCC_OscConfig+0x4ec>)
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002936:	f7ff fa23 	bl	8001d80 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800293c:	e008      	b.n	8002950 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800293e:	f7ff fa1f 	bl	8001d80 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d901      	bls.n	8002950 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e03f      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002950:	4b22      	ldr	r3, [pc, #136]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d1f0      	bne.n	800293e <HAL_RCC_OscConfig+0x44a>
 800295c:	e037      	b.n	80029ce <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e032      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800296a:	4b1c      	ldr	r3, [pc, #112]	; (80029dc <HAL_RCC_OscConfig+0x4e8>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	2b01      	cmp	r3, #1
 8002976:	d028      	beq.n	80029ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002982:	429a      	cmp	r2, r3
 8002984:	d121      	bne.n	80029ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002990:	429a      	cmp	r2, r3
 8002992:	d11a      	bne.n	80029ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002994:	68fa      	ldr	r2, [r7, #12]
 8002996:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800299a:	4013      	ands	r3, r2
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029a0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d111      	bne.n	80029ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b0:	085b      	lsrs	r3, r3, #1
 80029b2:	3b01      	subs	r3, #1
 80029b4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d107      	bne.n	80029ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d001      	beq.n	80029ce <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e000      	b.n	80029d0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3718      	adds	r7, #24
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40007000 	.word	0x40007000
 80029dc:	40023800 	.word	0x40023800
 80029e0:	42470060 	.word	0x42470060

080029e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d101      	bne.n	80029f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e0cc      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029f8:	4b68      	ldr	r3, [pc, #416]	; (8002b9c <HAL_RCC_ClockConfig+0x1b8>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0307 	and.w	r3, r3, #7
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d90c      	bls.n	8002a20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a06:	4b65      	ldr	r3, [pc, #404]	; (8002b9c <HAL_RCC_ClockConfig+0x1b8>)
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	b2d2      	uxtb	r2, r2
 8002a0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a0e:	4b63      	ldr	r3, [pc, #396]	; (8002b9c <HAL_RCC_ClockConfig+0x1b8>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	683a      	ldr	r2, [r7, #0]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d001      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e0b8      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0302 	and.w	r3, r3, #2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d020      	beq.n	8002a6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0304 	and.w	r3, r3, #4
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d005      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a38:	4b59      	ldr	r3, [pc, #356]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	4a58      	ldr	r2, [pc, #352]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0308 	and.w	r3, r3, #8
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d005      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a50:	4b53      	ldr	r3, [pc, #332]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	4a52      	ldr	r2, [pc, #328]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a5c:	4b50      	ldr	r3, [pc, #320]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	494d      	ldr	r1, [pc, #308]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d044      	beq.n	8002b04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d107      	bne.n	8002a92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a82:	4b47      	ldr	r3, [pc, #284]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d119      	bne.n	8002ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e07f      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d003      	beq.n	8002aa2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a9e:	2b03      	cmp	r3, #3
 8002aa0:	d107      	bne.n	8002ab2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aa2:	4b3f      	ldr	r3, [pc, #252]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d109      	bne.n	8002ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e06f      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ab2:	4b3b      	ldr	r3, [pc, #236]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e067      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ac2:	4b37      	ldr	r3, [pc, #220]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f023 0203 	bic.w	r2, r3, #3
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	4934      	ldr	r1, [pc, #208]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ad4:	f7ff f954 	bl	8001d80 <HAL_GetTick>
 8002ad8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ada:	e00a      	b.n	8002af2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002adc:	f7ff f950 	bl	8001d80 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e04f      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af2:	4b2b      	ldr	r3, [pc, #172]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	f003 020c 	and.w	r2, r3, #12
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d1eb      	bne.n	8002adc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b04:	4b25      	ldr	r3, [pc, #148]	; (8002b9c <HAL_RCC_ClockConfig+0x1b8>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0307 	and.w	r3, r3, #7
 8002b0c:	683a      	ldr	r2, [r7, #0]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d20c      	bcs.n	8002b2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b12:	4b22      	ldr	r3, [pc, #136]	; (8002b9c <HAL_RCC_ClockConfig+0x1b8>)
 8002b14:	683a      	ldr	r2, [r7, #0]
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b1a:	4b20      	ldr	r3, [pc, #128]	; (8002b9c <HAL_RCC_ClockConfig+0x1b8>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	683a      	ldr	r2, [r7, #0]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d001      	beq.n	8002b2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e032      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0304 	and.w	r3, r3, #4
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d008      	beq.n	8002b4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b38:	4b19      	ldr	r3, [pc, #100]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	4916      	ldr	r1, [pc, #88]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d009      	beq.n	8002b6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b56:	4b12      	ldr	r3, [pc, #72]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	490e      	ldr	r1, [pc, #56]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b6a:	f000 f821 	bl	8002bb0 <HAL_RCC_GetSysClockFreq>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	4b0b      	ldr	r3, [pc, #44]	; (8002ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	091b      	lsrs	r3, r3, #4
 8002b76:	f003 030f 	and.w	r3, r3, #15
 8002b7a:	490a      	ldr	r1, [pc, #40]	; (8002ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b7c:	5ccb      	ldrb	r3, [r1, r3]
 8002b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b82:	4a09      	ldr	r2, [pc, #36]	; (8002ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002b86:	4b09      	ldr	r3, [pc, #36]	; (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff f8b4 	bl	8001cf8 <HAL_InitTick>

  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40023c00 	.word	0x40023c00
 8002ba0:	40023800 	.word	0x40023800
 8002ba4:	08009858 	.word	0x08009858
 8002ba8:	20000008 	.word	0x20000008
 8002bac:	2000000c 	.word	0x2000000c

08002bb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bb0:	b5b0      	push	{r4, r5, r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	6079      	str	r1, [r7, #4]
 8002bba:	2100      	movs	r1, #0
 8002bbc:	60f9      	str	r1, [r7, #12]
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bc6:	4952      	ldr	r1, [pc, #328]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8002bc8:	6889      	ldr	r1, [r1, #8]
 8002bca:	f001 010c 	and.w	r1, r1, #12
 8002bce:	2908      	cmp	r1, #8
 8002bd0:	d00d      	beq.n	8002bee <HAL_RCC_GetSysClockFreq+0x3e>
 8002bd2:	2908      	cmp	r1, #8
 8002bd4:	f200 8094 	bhi.w	8002d00 <HAL_RCC_GetSysClockFreq+0x150>
 8002bd8:	2900      	cmp	r1, #0
 8002bda:	d002      	beq.n	8002be2 <HAL_RCC_GetSysClockFreq+0x32>
 8002bdc:	2904      	cmp	r1, #4
 8002bde:	d003      	beq.n	8002be8 <HAL_RCC_GetSysClockFreq+0x38>
 8002be0:	e08e      	b.n	8002d00 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002be2:	4b4c      	ldr	r3, [pc, #304]	; (8002d14 <HAL_RCC_GetSysClockFreq+0x164>)
 8002be4:	60bb      	str	r3, [r7, #8]
       break;
 8002be6:	e08e      	b.n	8002d06 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002be8:	4b4b      	ldr	r3, [pc, #300]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x168>)
 8002bea:	60bb      	str	r3, [r7, #8]
      break;
 8002bec:	e08b      	b.n	8002d06 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bee:	4948      	ldr	r1, [pc, #288]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8002bf0:	6849      	ldr	r1, [r1, #4]
 8002bf2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002bf6:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bf8:	4945      	ldr	r1, [pc, #276]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8002bfa:	6849      	ldr	r1, [r1, #4]
 8002bfc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002c00:	2900      	cmp	r1, #0
 8002c02:	d024      	beq.n	8002c4e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c04:	4942      	ldr	r1, [pc, #264]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8002c06:	6849      	ldr	r1, [r1, #4]
 8002c08:	0989      	lsrs	r1, r1, #6
 8002c0a:	4608      	mov	r0, r1
 8002c0c:	f04f 0100 	mov.w	r1, #0
 8002c10:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002c14:	f04f 0500 	mov.w	r5, #0
 8002c18:	ea00 0204 	and.w	r2, r0, r4
 8002c1c:	ea01 0305 	and.w	r3, r1, r5
 8002c20:	493d      	ldr	r1, [pc, #244]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x168>)
 8002c22:	fb01 f003 	mul.w	r0, r1, r3
 8002c26:	2100      	movs	r1, #0
 8002c28:	fb01 f102 	mul.w	r1, r1, r2
 8002c2c:	1844      	adds	r4, r0, r1
 8002c2e:	493a      	ldr	r1, [pc, #232]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x168>)
 8002c30:	fba2 0101 	umull	r0, r1, r2, r1
 8002c34:	1863      	adds	r3, r4, r1
 8002c36:	4619      	mov	r1, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	f04f 0300 	mov.w	r3, #0
 8002c40:	f7fe f82a 	bl	8000c98 <__aeabi_uldivmod>
 8002c44:	4602      	mov	r2, r0
 8002c46:	460b      	mov	r3, r1
 8002c48:	4613      	mov	r3, r2
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	e04a      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c4e:	4b30      	ldr	r3, [pc, #192]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	099b      	lsrs	r3, r3, #6
 8002c54:	461a      	mov	r2, r3
 8002c56:	f04f 0300 	mov.w	r3, #0
 8002c5a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002c5e:	f04f 0100 	mov.w	r1, #0
 8002c62:	ea02 0400 	and.w	r4, r2, r0
 8002c66:	ea03 0501 	and.w	r5, r3, r1
 8002c6a:	4620      	mov	r0, r4
 8002c6c:	4629      	mov	r1, r5
 8002c6e:	f04f 0200 	mov.w	r2, #0
 8002c72:	f04f 0300 	mov.w	r3, #0
 8002c76:	014b      	lsls	r3, r1, #5
 8002c78:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002c7c:	0142      	lsls	r2, r0, #5
 8002c7e:	4610      	mov	r0, r2
 8002c80:	4619      	mov	r1, r3
 8002c82:	1b00      	subs	r0, r0, r4
 8002c84:	eb61 0105 	sbc.w	r1, r1, r5
 8002c88:	f04f 0200 	mov.w	r2, #0
 8002c8c:	f04f 0300 	mov.w	r3, #0
 8002c90:	018b      	lsls	r3, r1, #6
 8002c92:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002c96:	0182      	lsls	r2, r0, #6
 8002c98:	1a12      	subs	r2, r2, r0
 8002c9a:	eb63 0301 	sbc.w	r3, r3, r1
 8002c9e:	f04f 0000 	mov.w	r0, #0
 8002ca2:	f04f 0100 	mov.w	r1, #0
 8002ca6:	00d9      	lsls	r1, r3, #3
 8002ca8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002cac:	00d0      	lsls	r0, r2, #3
 8002cae:	4602      	mov	r2, r0
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	1912      	adds	r2, r2, r4
 8002cb4:	eb45 0303 	adc.w	r3, r5, r3
 8002cb8:	f04f 0000 	mov.w	r0, #0
 8002cbc:	f04f 0100 	mov.w	r1, #0
 8002cc0:	0299      	lsls	r1, r3, #10
 8002cc2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002cc6:	0290      	lsls	r0, r2, #10
 8002cc8:	4602      	mov	r2, r0
 8002cca:	460b      	mov	r3, r1
 8002ccc:	4610      	mov	r0, r2
 8002cce:	4619      	mov	r1, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	f04f 0300 	mov.w	r3, #0
 8002cd8:	f7fd ffde 	bl	8000c98 <__aeabi_uldivmod>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	460b      	mov	r3, r1
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ce4:	4b0a      	ldr	r3, [pc, #40]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	0c1b      	lsrs	r3, r3, #16
 8002cea:	f003 0303 	and.w	r3, r3, #3
 8002cee:	3301      	adds	r3, #1
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002cf4:	68fa      	ldr	r2, [r7, #12]
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cfc:	60bb      	str	r3, [r7, #8]
      break;
 8002cfe:	e002      	b.n	8002d06 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d00:	4b04      	ldr	r3, [pc, #16]	; (8002d14 <HAL_RCC_GetSysClockFreq+0x164>)
 8002d02:	60bb      	str	r3, [r7, #8]
      break;
 8002d04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d06:	68bb      	ldr	r3, [r7, #8]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3710      	adds	r7, #16
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d10:	40023800 	.word	0x40023800
 8002d14:	00f42400 	.word	0x00f42400
 8002d18:	017d7840 	.word	0x017d7840

08002d1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d20:	4b03      	ldr	r3, [pc, #12]	; (8002d30 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d22:	681b      	ldr	r3, [r3, #0]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	20000008 	.word	0x20000008

08002d34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d38:	f7ff fff0 	bl	8002d1c <HAL_RCC_GetHCLKFreq>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	4b05      	ldr	r3, [pc, #20]	; (8002d54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	0a9b      	lsrs	r3, r3, #10
 8002d44:	f003 0307 	and.w	r3, r3, #7
 8002d48:	4903      	ldr	r1, [pc, #12]	; (8002d58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d4a:	5ccb      	ldrb	r3, [r1, r3]
 8002d4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40023800 	.word	0x40023800
 8002d58:	08009868 	.word	0x08009868

08002d5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d60:	f7ff ffdc 	bl	8002d1c <HAL_RCC_GetHCLKFreq>
 8002d64:	4602      	mov	r2, r0
 8002d66:	4b05      	ldr	r3, [pc, #20]	; (8002d7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	0b5b      	lsrs	r3, r3, #13
 8002d6c:	f003 0307 	and.w	r3, r3, #7
 8002d70:	4903      	ldr	r1, [pc, #12]	; (8002d80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d72:	5ccb      	ldrb	r3, [r1, r3]
 8002d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	08009868 	.word	0x08009868

08002d84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e041      	b.n	8002e1a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d106      	bne.n	8002db0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f7fe fe9c 	bl	8001ae8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2202      	movs	r2, #2
 8002db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3304      	adds	r3, #4
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4610      	mov	r0, r2
 8002dc4:	f000 fc6e 	bl	80036a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2201      	movs	r2, #1
 8002dec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b082      	sub	sp, #8
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d101      	bne.n	8002e34 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e041      	b.n	8002eb8 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d106      	bne.n	8002e4e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f000 f839 	bl	8002ec0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2202      	movs	r2, #2
 8002e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	4619      	mov	r1, r3
 8002e60:	4610      	mov	r0, r2
 8002e62:	f000 fc1f 	bl	80036a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2201      	movs	r2, #1
 8002e82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3708      	adds	r7, #8
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d104      	bne.n	8002ef2 <HAL_TIM_IC_Start_IT+0x1e>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	e013      	b.n	8002f1a <HAL_TIM_IC_Start_IT+0x46>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d104      	bne.n	8002f02 <HAL_TIM_IC_Start_IT+0x2e>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	e00b      	b.n	8002f1a <HAL_TIM_IC_Start_IT+0x46>
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	2b08      	cmp	r3, #8
 8002f06:	d104      	bne.n	8002f12 <HAL_TIM_IC_Start_IT+0x3e>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	e003      	b.n	8002f1a <HAL_TIM_IC_Start_IT+0x46>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d104      	bne.n	8002f2c <HAL_TIM_IC_Start_IT+0x58>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	e013      	b.n	8002f54 <HAL_TIM_IC_Start_IT+0x80>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d104      	bne.n	8002f3c <HAL_TIM_IC_Start_IT+0x68>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	e00b      	b.n	8002f54 <HAL_TIM_IC_Start_IT+0x80>
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	2b08      	cmp	r3, #8
 8002f40:	d104      	bne.n	8002f4c <HAL_TIM_IC_Start_IT+0x78>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	e003      	b.n	8002f54 <HAL_TIM_IC_Start_IT+0x80>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002f56:	7bbb      	ldrb	r3, [r7, #14]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d102      	bne.n	8002f62 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002f5c:	7b7b      	ldrb	r3, [r7, #13]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d001      	beq.n	8002f66 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e0c2      	b.n	80030ec <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d104      	bne.n	8002f76 <HAL_TIM_IC_Start_IT+0xa2>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2202      	movs	r2, #2
 8002f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f74:	e013      	b.n	8002f9e <HAL_TIM_IC_Start_IT+0xca>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	2b04      	cmp	r3, #4
 8002f7a:	d104      	bne.n	8002f86 <HAL_TIM_IC_Start_IT+0xb2>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f84:	e00b      	b.n	8002f9e <HAL_TIM_IC_Start_IT+0xca>
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2b08      	cmp	r3, #8
 8002f8a:	d104      	bne.n	8002f96 <HAL_TIM_IC_Start_IT+0xc2>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2202      	movs	r2, #2
 8002f90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f94:	e003      	b.n	8002f9e <HAL_TIM_IC_Start_IT+0xca>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2202      	movs	r2, #2
 8002f9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d104      	bne.n	8002fae <HAL_TIM_IC_Start_IT+0xda>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fac:	e013      	b.n	8002fd6 <HAL_TIM_IC_Start_IT+0x102>
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	2b04      	cmp	r3, #4
 8002fb2:	d104      	bne.n	8002fbe <HAL_TIM_IC_Start_IT+0xea>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fbc:	e00b      	b.n	8002fd6 <HAL_TIM_IC_Start_IT+0x102>
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d104      	bne.n	8002fce <HAL_TIM_IC_Start_IT+0xfa>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fcc:	e003      	b.n	8002fd6 <HAL_TIM_IC_Start_IT+0x102>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2202      	movs	r2, #2
 8002fd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2b0c      	cmp	r3, #12
 8002fda:	d841      	bhi.n	8003060 <HAL_TIM_IC_Start_IT+0x18c>
 8002fdc:	a201      	add	r2, pc, #4	; (adr r2, 8002fe4 <HAL_TIM_IC_Start_IT+0x110>)
 8002fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe2:	bf00      	nop
 8002fe4:	08003019 	.word	0x08003019
 8002fe8:	08003061 	.word	0x08003061
 8002fec:	08003061 	.word	0x08003061
 8002ff0:	08003061 	.word	0x08003061
 8002ff4:	0800302b 	.word	0x0800302b
 8002ff8:	08003061 	.word	0x08003061
 8002ffc:	08003061 	.word	0x08003061
 8003000:	08003061 	.word	0x08003061
 8003004:	0800303d 	.word	0x0800303d
 8003008:	08003061 	.word	0x08003061
 800300c:	08003061 	.word	0x08003061
 8003010:	08003061 	.word	0x08003061
 8003014:	0800304f 	.word	0x0800304f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	68da      	ldr	r2, [r3, #12]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f042 0202 	orr.w	r2, r2, #2
 8003026:	60da      	str	r2, [r3, #12]
      break;
 8003028:	e01d      	b.n	8003066 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68da      	ldr	r2, [r3, #12]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f042 0204 	orr.w	r2, r2, #4
 8003038:	60da      	str	r2, [r3, #12]
      break;
 800303a:	e014      	b.n	8003066 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68da      	ldr	r2, [r3, #12]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f042 0208 	orr.w	r2, r2, #8
 800304a:	60da      	str	r2, [r3, #12]
      break;
 800304c:	e00b      	b.n	8003066 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68da      	ldr	r2, [r3, #12]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f042 0210 	orr.w	r2, r2, #16
 800305c:	60da      	str	r2, [r3, #12]
      break;
 800305e:	e002      	b.n	8003066 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	73fb      	strb	r3, [r7, #15]
      break;
 8003064:	bf00      	nop
  }

  if (status == HAL_OK)
 8003066:	7bfb      	ldrb	r3, [r7, #15]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d13e      	bne.n	80030ea <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2201      	movs	r2, #1
 8003072:	6839      	ldr	r1, [r7, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f000 fd4d 	bl	8003b14 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a1d      	ldr	r2, [pc, #116]	; (80030f4 <HAL_TIM_IC_Start_IT+0x220>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d018      	beq.n	80030b6 <HAL_TIM_IC_Start_IT+0x1e2>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800308c:	d013      	beq.n	80030b6 <HAL_TIM_IC_Start_IT+0x1e2>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a19      	ldr	r2, [pc, #100]	; (80030f8 <HAL_TIM_IC_Start_IT+0x224>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d00e      	beq.n	80030b6 <HAL_TIM_IC_Start_IT+0x1e2>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a17      	ldr	r2, [pc, #92]	; (80030fc <HAL_TIM_IC_Start_IT+0x228>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d009      	beq.n	80030b6 <HAL_TIM_IC_Start_IT+0x1e2>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a16      	ldr	r2, [pc, #88]	; (8003100 <HAL_TIM_IC_Start_IT+0x22c>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d004      	beq.n	80030b6 <HAL_TIM_IC_Start_IT+0x1e2>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a14      	ldr	r2, [pc, #80]	; (8003104 <HAL_TIM_IC_Start_IT+0x230>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d111      	bne.n	80030da <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f003 0307 	and.w	r3, r3, #7
 80030c0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	2b06      	cmp	r3, #6
 80030c6:	d010      	beq.n	80030ea <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0201 	orr.w	r2, r2, #1
 80030d6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030d8:	e007      	b.n	80030ea <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f042 0201 	orr.w	r2, r2, #1
 80030e8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3710      	adds	r7, #16
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	40010000 	.word	0x40010000
 80030f8:	40000400 	.word	0x40000400
 80030fc:	40000800 	.word	0x40000800
 8003100:	40000c00 	.word	0x40000c00
 8003104:	40014000 	.word	0x40014000

08003108 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b02      	cmp	r3, #2
 800311c:	d122      	bne.n	8003164 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	2b02      	cmp	r3, #2
 800312a:	d11b      	bne.n	8003164 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f06f 0202 	mvn.w	r2, #2
 8003134:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	f003 0303 	and.w	r3, r3, #3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7fe fa48 	bl	80015e0 <HAL_TIM_IC_CaptureCallback>
 8003150:	e005      	b.n	800315e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 fa88 	bl	8003668 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 fa8f 	bl	800367c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	f003 0304 	and.w	r3, r3, #4
 800316e:	2b04      	cmp	r3, #4
 8003170:	d122      	bne.n	80031b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f003 0304 	and.w	r3, r3, #4
 800317c:	2b04      	cmp	r3, #4
 800317e:	d11b      	bne.n	80031b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f06f 0204 	mvn.w	r2, #4
 8003188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2202      	movs	r2, #2
 800318e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800319a:	2b00      	cmp	r3, #0
 800319c:	d003      	beq.n	80031a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7fe fa1e 	bl	80015e0 <HAL_TIM_IC_CaptureCallback>
 80031a4:	e005      	b.n	80031b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f000 fa5e 	bl	8003668 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f000 fa65 	bl	800367c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	f003 0308 	and.w	r3, r3, #8
 80031c2:	2b08      	cmp	r3, #8
 80031c4:	d122      	bne.n	800320c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	f003 0308 	and.w	r3, r3, #8
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d11b      	bne.n	800320c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f06f 0208 	mvn.w	r2, #8
 80031dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2204      	movs	r2, #4
 80031e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	69db      	ldr	r3, [r3, #28]
 80031ea:	f003 0303 	and.w	r3, r3, #3
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f7fe f9f4 	bl	80015e0 <HAL_TIM_IC_CaptureCallback>
 80031f8:	e005      	b.n	8003206 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 fa34 	bl	8003668 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 fa3b 	bl	800367c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	f003 0310 	and.w	r3, r3, #16
 8003216:	2b10      	cmp	r3, #16
 8003218:	d122      	bne.n	8003260 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	f003 0310 	and.w	r3, r3, #16
 8003224:	2b10      	cmp	r3, #16
 8003226:	d11b      	bne.n	8003260 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f06f 0210 	mvn.w	r2, #16
 8003230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2208      	movs	r2, #8
 8003236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7fe f9ca 	bl	80015e0 <HAL_TIM_IC_CaptureCallback>
 800324c:	e005      	b.n	800325a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 fa0a 	bl	8003668 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 fa11 	bl	800367c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	2b01      	cmp	r3, #1
 800326c:	d10e      	bne.n	800328c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	2b01      	cmp	r3, #1
 800327a:	d107      	bne.n	800328c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f06f 0201 	mvn.w	r2, #1
 8003284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7fe fa4e 	bl	8001728 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003296:	2b80      	cmp	r3, #128	; 0x80
 8003298:	d10e      	bne.n	80032b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032a4:	2b80      	cmp	r3, #128	; 0x80
 80032a6:	d107      	bne.n	80032b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 fccc 	bl	8003c50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032c2:	2b40      	cmp	r3, #64	; 0x40
 80032c4:	d10e      	bne.n	80032e4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032d0:	2b40      	cmp	r3, #64	; 0x40
 80032d2:	d107      	bne.n	80032e4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80032dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f9d6 	bl	8003690 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	f003 0320 	and.w	r3, r3, #32
 80032ee:	2b20      	cmp	r3, #32
 80032f0:	d10e      	bne.n	8003310 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f003 0320 	and.w	r3, r3, #32
 80032fc:	2b20      	cmp	r3, #32
 80032fe:	d107      	bne.n	8003310 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f06f 0220 	mvn.w	r2, #32
 8003308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 fc96 	bl	8003c3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003310:	bf00      	nop
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003324:	2300      	movs	r3, #0
 8003326:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800332e:	2b01      	cmp	r3, #1
 8003330:	d101      	bne.n	8003336 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003332:	2302      	movs	r3, #2
 8003334:	e088      	b.n	8003448 <HAL_TIM_IC_ConfigChannel+0x130>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d11b      	bne.n	800337c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6818      	ldr	r0, [r3, #0]
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	6819      	ldr	r1, [r3, #0]
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	685a      	ldr	r2, [r3, #4]
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	f000 fa26 	bl	80037a4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	699a      	ldr	r2, [r3, #24]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 020c 	bic.w	r2, r2, #12
 8003366:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6999      	ldr	r1, [r3, #24]
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	689a      	ldr	r2, [r3, #8]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	619a      	str	r2, [r3, #24]
 800337a:	e060      	b.n	800343e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b04      	cmp	r3, #4
 8003380:	d11c      	bne.n	80033bc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6818      	ldr	r0, [r3, #0]
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	6819      	ldr	r1, [r3, #0]
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	685a      	ldr	r2, [r3, #4]
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	f000 fa9e 	bl	80038d2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699a      	ldr	r2, [r3, #24]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80033a4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	6999      	ldr	r1, [r3, #24]
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	021a      	lsls	r2, r3, #8
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	430a      	orrs	r2, r1
 80033b8:	619a      	str	r2, [r3, #24]
 80033ba:	e040      	b.n	800343e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2b08      	cmp	r3, #8
 80033c0:	d11b      	bne.n	80033fa <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6818      	ldr	r0, [r3, #0]
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	6819      	ldr	r1, [r3, #0]
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	f000 faeb 	bl	80039ac <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	69da      	ldr	r2, [r3, #28]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 020c 	bic.w	r2, r2, #12
 80033e4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	69d9      	ldr	r1, [r3, #28]
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	61da      	str	r2, [r3, #28]
 80033f8:	e021      	b.n	800343e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b0c      	cmp	r3, #12
 80033fe:	d11c      	bne.n	800343a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6818      	ldr	r0, [r3, #0]
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	6819      	ldr	r1, [r3, #0]
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	685a      	ldr	r2, [r3, #4]
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	f000 fb08 	bl	8003a24 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	69da      	ldr	r2, [r3, #28]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003422:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	69d9      	ldr	r1, [r3, #28]
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	021a      	lsls	r2, r3, #8
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	430a      	orrs	r2, r1
 8003436:	61da      	str	r2, [r3, #28]
 8003438:	e001      	b.n	800343e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003446:	7dfb      	ldrb	r3, [r7, #23]
}
 8003448:	4618      	mov	r0, r3
 800344a:	3718      	adds	r7, #24
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800345a:	2300      	movs	r3, #0
 800345c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003464:	2b01      	cmp	r3, #1
 8003466:	d101      	bne.n	800346c <HAL_TIM_ConfigClockSource+0x1c>
 8003468:	2302      	movs	r3, #2
 800346a:	e0b4      	b.n	80035d6 <HAL_TIM_ConfigClockSource+0x186>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2202      	movs	r2, #2
 8003478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800348a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003492:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68ba      	ldr	r2, [r7, #8]
 800349a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034a4:	d03e      	beq.n	8003524 <HAL_TIM_ConfigClockSource+0xd4>
 80034a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034aa:	f200 8087 	bhi.w	80035bc <HAL_TIM_ConfigClockSource+0x16c>
 80034ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034b2:	f000 8086 	beq.w	80035c2 <HAL_TIM_ConfigClockSource+0x172>
 80034b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034ba:	d87f      	bhi.n	80035bc <HAL_TIM_ConfigClockSource+0x16c>
 80034bc:	2b70      	cmp	r3, #112	; 0x70
 80034be:	d01a      	beq.n	80034f6 <HAL_TIM_ConfigClockSource+0xa6>
 80034c0:	2b70      	cmp	r3, #112	; 0x70
 80034c2:	d87b      	bhi.n	80035bc <HAL_TIM_ConfigClockSource+0x16c>
 80034c4:	2b60      	cmp	r3, #96	; 0x60
 80034c6:	d050      	beq.n	800356a <HAL_TIM_ConfigClockSource+0x11a>
 80034c8:	2b60      	cmp	r3, #96	; 0x60
 80034ca:	d877      	bhi.n	80035bc <HAL_TIM_ConfigClockSource+0x16c>
 80034cc:	2b50      	cmp	r3, #80	; 0x50
 80034ce:	d03c      	beq.n	800354a <HAL_TIM_ConfigClockSource+0xfa>
 80034d0:	2b50      	cmp	r3, #80	; 0x50
 80034d2:	d873      	bhi.n	80035bc <HAL_TIM_ConfigClockSource+0x16c>
 80034d4:	2b40      	cmp	r3, #64	; 0x40
 80034d6:	d058      	beq.n	800358a <HAL_TIM_ConfigClockSource+0x13a>
 80034d8:	2b40      	cmp	r3, #64	; 0x40
 80034da:	d86f      	bhi.n	80035bc <HAL_TIM_ConfigClockSource+0x16c>
 80034dc:	2b30      	cmp	r3, #48	; 0x30
 80034de:	d064      	beq.n	80035aa <HAL_TIM_ConfigClockSource+0x15a>
 80034e0:	2b30      	cmp	r3, #48	; 0x30
 80034e2:	d86b      	bhi.n	80035bc <HAL_TIM_ConfigClockSource+0x16c>
 80034e4:	2b20      	cmp	r3, #32
 80034e6:	d060      	beq.n	80035aa <HAL_TIM_ConfigClockSource+0x15a>
 80034e8:	2b20      	cmp	r3, #32
 80034ea:	d867      	bhi.n	80035bc <HAL_TIM_ConfigClockSource+0x16c>
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d05c      	beq.n	80035aa <HAL_TIM_ConfigClockSource+0x15a>
 80034f0:	2b10      	cmp	r3, #16
 80034f2:	d05a      	beq.n	80035aa <HAL_TIM_ConfigClockSource+0x15a>
 80034f4:	e062      	b.n	80035bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6818      	ldr	r0, [r3, #0]
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	6899      	ldr	r1, [r3, #8]
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	f000 fae5 	bl	8003ad4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003518:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68ba      	ldr	r2, [r7, #8]
 8003520:	609a      	str	r2, [r3, #8]
      break;
 8003522:	e04f      	b.n	80035c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6818      	ldr	r0, [r3, #0]
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	6899      	ldr	r1, [r3, #8]
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	f000 face 	bl	8003ad4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003546:	609a      	str	r2, [r3, #8]
      break;
 8003548:	e03c      	b.n	80035c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6818      	ldr	r0, [r3, #0]
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	6859      	ldr	r1, [r3, #4]
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	461a      	mov	r2, r3
 8003558:	f000 f98c 	bl	8003874 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2150      	movs	r1, #80	; 0x50
 8003562:	4618      	mov	r0, r3
 8003564:	f000 fa9b 	bl	8003a9e <TIM_ITRx_SetConfig>
      break;
 8003568:	e02c      	b.n	80035c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6818      	ldr	r0, [r3, #0]
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	6859      	ldr	r1, [r3, #4]
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	461a      	mov	r2, r3
 8003578:	f000 f9e8 	bl	800394c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2160      	movs	r1, #96	; 0x60
 8003582:	4618      	mov	r0, r3
 8003584:	f000 fa8b 	bl	8003a9e <TIM_ITRx_SetConfig>
      break;
 8003588:	e01c      	b.n	80035c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6818      	ldr	r0, [r3, #0]
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	6859      	ldr	r1, [r3, #4]
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	461a      	mov	r2, r3
 8003598:	f000 f96c 	bl	8003874 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2140      	movs	r1, #64	; 0x40
 80035a2:	4618      	mov	r0, r3
 80035a4:	f000 fa7b 	bl	8003a9e <TIM_ITRx_SetConfig>
      break;
 80035a8:	e00c      	b.n	80035c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4619      	mov	r1, r3
 80035b4:	4610      	mov	r0, r2
 80035b6:	f000 fa72 	bl	8003a9e <TIM_ITRx_SetConfig>
      break;
 80035ba:	e003      	b.n	80035c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	73fb      	strb	r3, [r7, #15]
      break;
 80035c0:	e000      	b.n	80035c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80035c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3710      	adds	r7, #16
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
	...

080035e0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80035ea:	2300      	movs	r3, #0
 80035ec:	60fb      	str	r3, [r7, #12]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	2b0c      	cmp	r3, #12
 80035f2:	d831      	bhi.n	8003658 <HAL_TIM_ReadCapturedValue+0x78>
 80035f4:	a201      	add	r2, pc, #4	; (adr r2, 80035fc <HAL_TIM_ReadCapturedValue+0x1c>)
 80035f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fa:	bf00      	nop
 80035fc:	08003631 	.word	0x08003631
 8003600:	08003659 	.word	0x08003659
 8003604:	08003659 	.word	0x08003659
 8003608:	08003659 	.word	0x08003659
 800360c:	0800363b 	.word	0x0800363b
 8003610:	08003659 	.word	0x08003659
 8003614:	08003659 	.word	0x08003659
 8003618:	08003659 	.word	0x08003659
 800361c:	08003645 	.word	0x08003645
 8003620:	08003659 	.word	0x08003659
 8003624:	08003659 	.word	0x08003659
 8003628:	08003659 	.word	0x08003659
 800362c:	0800364f 	.word	0x0800364f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003636:	60fb      	str	r3, [r7, #12]

      break;
 8003638:	e00f      	b.n	800365a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003640:	60fb      	str	r3, [r7, #12]

      break;
 8003642:	e00a      	b.n	800365a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800364a:	60fb      	str	r3, [r7, #12]

      break;
 800364c:	e005      	b.n	800365a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003654:	60fb      	str	r3, [r7, #12]

      break;
 8003656:	e000      	b.n	800365a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003658:	bf00      	nop
  }

  return tmpreg;
 800365a:	68fb      	ldr	r3, [r7, #12]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3714      	adds	r7, #20
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a34      	ldr	r2, [pc, #208]	; (8003788 <TIM_Base_SetConfig+0xe4>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d00f      	beq.n	80036dc <TIM_Base_SetConfig+0x38>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036c2:	d00b      	beq.n	80036dc <TIM_Base_SetConfig+0x38>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	4a31      	ldr	r2, [pc, #196]	; (800378c <TIM_Base_SetConfig+0xe8>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d007      	beq.n	80036dc <TIM_Base_SetConfig+0x38>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4a30      	ldr	r2, [pc, #192]	; (8003790 <TIM_Base_SetConfig+0xec>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d003      	beq.n	80036dc <TIM_Base_SetConfig+0x38>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	4a2f      	ldr	r2, [pc, #188]	; (8003794 <TIM_Base_SetConfig+0xf0>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d108      	bne.n	80036ee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	68fa      	ldr	r2, [r7, #12]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a25      	ldr	r2, [pc, #148]	; (8003788 <TIM_Base_SetConfig+0xe4>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d01b      	beq.n	800372e <TIM_Base_SetConfig+0x8a>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036fc:	d017      	beq.n	800372e <TIM_Base_SetConfig+0x8a>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a22      	ldr	r2, [pc, #136]	; (800378c <TIM_Base_SetConfig+0xe8>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d013      	beq.n	800372e <TIM_Base_SetConfig+0x8a>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a21      	ldr	r2, [pc, #132]	; (8003790 <TIM_Base_SetConfig+0xec>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d00f      	beq.n	800372e <TIM_Base_SetConfig+0x8a>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a20      	ldr	r2, [pc, #128]	; (8003794 <TIM_Base_SetConfig+0xf0>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d00b      	beq.n	800372e <TIM_Base_SetConfig+0x8a>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a1f      	ldr	r2, [pc, #124]	; (8003798 <TIM_Base_SetConfig+0xf4>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d007      	beq.n	800372e <TIM_Base_SetConfig+0x8a>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a1e      	ldr	r2, [pc, #120]	; (800379c <TIM_Base_SetConfig+0xf8>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d003      	beq.n	800372e <TIM_Base_SetConfig+0x8a>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a1d      	ldr	r2, [pc, #116]	; (80037a0 <TIM_Base_SetConfig+0xfc>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d108      	bne.n	8003740 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003734:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	4313      	orrs	r3, r2
 800373e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	4313      	orrs	r3, r2
 800374c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	68fa      	ldr	r2, [r7, #12]
 8003752:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	689a      	ldr	r2, [r3, #8]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a08      	ldr	r2, [pc, #32]	; (8003788 <TIM_Base_SetConfig+0xe4>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d103      	bne.n	8003774 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	615a      	str	r2, [r3, #20]
}
 800377a:	bf00      	nop
 800377c:	3714      	adds	r7, #20
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	40010000 	.word	0x40010000
 800378c:	40000400 	.word	0x40000400
 8003790:	40000800 	.word	0x40000800
 8003794:	40000c00 	.word	0x40000c00
 8003798:	40014000 	.word	0x40014000
 800379c:	40014400 	.word	0x40014400
 80037a0:	40014800 	.word	0x40014800

080037a4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b087      	sub	sp, #28
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
 80037b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	f023 0201 	bic.w	r2, r3, #1
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	4a24      	ldr	r2, [pc, #144]	; (8003860 <TIM_TI1_SetConfig+0xbc>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d013      	beq.n	80037fa <TIM_TI1_SetConfig+0x56>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037d8:	d00f      	beq.n	80037fa <TIM_TI1_SetConfig+0x56>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	4a21      	ldr	r2, [pc, #132]	; (8003864 <TIM_TI1_SetConfig+0xc0>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d00b      	beq.n	80037fa <TIM_TI1_SetConfig+0x56>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4a20      	ldr	r2, [pc, #128]	; (8003868 <TIM_TI1_SetConfig+0xc4>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d007      	beq.n	80037fa <TIM_TI1_SetConfig+0x56>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	4a1f      	ldr	r2, [pc, #124]	; (800386c <TIM_TI1_SetConfig+0xc8>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d003      	beq.n	80037fa <TIM_TI1_SetConfig+0x56>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	4a1e      	ldr	r2, [pc, #120]	; (8003870 <TIM_TI1_SetConfig+0xcc>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d101      	bne.n	80037fe <TIM_TI1_SetConfig+0x5a>
 80037fa:	2301      	movs	r3, #1
 80037fc:	e000      	b.n	8003800 <TIM_TI1_SetConfig+0x5c>
 80037fe:	2300      	movs	r3, #0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d008      	beq.n	8003816 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	f023 0303 	bic.w	r3, r3, #3
 800380a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4313      	orrs	r3, r2
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	e003      	b.n	800381e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f043 0301 	orr.w	r3, r3, #1
 800381c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003824:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	b2db      	uxtb	r3, r3
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	4313      	orrs	r3, r2
 8003830:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	f023 030a 	bic.w	r3, r3, #10
 8003838:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	f003 030a 	and.w	r3, r3, #10
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	4313      	orrs	r3, r2
 8003844:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	697a      	ldr	r2, [r7, #20]
 800384a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	621a      	str	r2, [r3, #32]
}
 8003852:	bf00      	nop
 8003854:	371c      	adds	r7, #28
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	40010000 	.word	0x40010000
 8003864:	40000400 	.word	0x40000400
 8003868:	40000800 	.word	0x40000800
 800386c:	40000c00 	.word	0x40000c00
 8003870:	40014000 	.word	0x40014000

08003874 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003874:	b480      	push	{r7}
 8003876:	b087      	sub	sp, #28
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6a1b      	ldr	r3, [r3, #32]
 800388a:	f023 0201 	bic.w	r2, r3, #1
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	699b      	ldr	r3, [r3, #24]
 8003896:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800389e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	011b      	lsls	r3, r3, #4
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	f023 030a 	bic.w	r3, r3, #10
 80038b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	693a      	ldr	r2, [r7, #16]
 80038be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	621a      	str	r2, [r3, #32]
}
 80038c6:	bf00      	nop
 80038c8:	371c      	adds	r7, #28
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b087      	sub	sp, #28
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	60f8      	str	r0, [r7, #12]
 80038da:	60b9      	str	r1, [r7, #8]
 80038dc:	607a      	str	r2, [r7, #4]
 80038de:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6a1b      	ldr	r3, [r3, #32]
 80038e4:	f023 0210 	bic.w	r2, r3, #16
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	699b      	ldr	r3, [r3, #24]
 80038f0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038fe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	021b      	lsls	r3, r3, #8
 8003904:	697a      	ldr	r2, [r7, #20]
 8003906:	4313      	orrs	r3, r2
 8003908:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003910:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	031b      	lsls	r3, r3, #12
 8003916:	b29b      	uxth	r3, r3
 8003918:	697a      	ldr	r2, [r7, #20]
 800391a:	4313      	orrs	r3, r2
 800391c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003924:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	011b      	lsls	r3, r3, #4
 800392a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	4313      	orrs	r3, r2
 8003932:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	621a      	str	r2, [r3, #32]
}
 8003940:	bf00      	nop
 8003942:	371c      	adds	r7, #28
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800394c:	b480      	push	{r7}
 800394e:	b087      	sub	sp, #28
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	f023 0210 	bic.w	r2, r3, #16
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a1b      	ldr	r3, [r3, #32]
 800396e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003976:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	031b      	lsls	r3, r3, #12
 800397c:	697a      	ldr	r2, [r7, #20]
 800397e:	4313      	orrs	r3, r2
 8003980:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003988:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	621a      	str	r2, [r3, #32]
}
 80039a0:	bf00      	nop
 80039a2:	371c      	adds	r7, #28
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr

080039ac <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b087      	sub	sp, #28
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
 80039b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6a1b      	ldr	r3, [r3, #32]
 80039be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6a1b      	ldr	r3, [r3, #32]
 80039d0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	f023 0303 	bic.w	r3, r3, #3
 80039d8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80039da:	697a      	ldr	r2, [r7, #20]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4313      	orrs	r3, r2
 80039e0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039e8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	011b      	lsls	r3, r3, #4
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80039fc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	021b      	lsls	r3, r3, #8
 8003a02:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	621a      	str	r2, [r3, #32]
}
 8003a18:	bf00      	nop
 8003a1a:	371c      	adds	r7, #28
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
 8003a30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	69db      	ldr	r3, [r3, #28]
 8003a42:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6a1b      	ldr	r3, [r3, #32]
 8003a48:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a50:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	021b      	lsls	r3, r3, #8
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a62:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	031b      	lsls	r3, r3, #12
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	697a      	ldr	r2, [r7, #20]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003a76:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	031b      	lsls	r3, r3, #12
 8003a7c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003a80:	693a      	ldr	r2, [r7, #16]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	697a      	ldr	r2, [r7, #20]
 8003a8a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	621a      	str	r2, [r3, #32]
}
 8003a92:	bf00      	nop
 8003a94:	371c      	adds	r7, #28
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr

08003a9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	b085      	sub	sp, #20
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
 8003aa6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ab4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	f043 0307 	orr.w	r3, r3, #7
 8003ac0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	609a      	str	r2, [r3, #8]
}
 8003ac8:	bf00      	nop
 8003aca:	3714      	adds	r7, #20
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b087      	sub	sp, #28
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
 8003ae0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003aee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	021a      	lsls	r2, r3, #8
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	431a      	orrs	r2, r3
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	609a      	str	r2, [r3, #8]
}
 8003b08:	bf00      	nop
 8003b0a:	371c      	adds	r7, #28
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b087      	sub	sp, #28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	f003 031f 	and.w	r3, r3, #31
 8003b26:	2201      	movs	r2, #1
 8003b28:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a1a      	ldr	r2, [r3, #32]
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	43db      	mvns	r3, r3
 8003b36:	401a      	ands	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a1a      	ldr	r2, [r3, #32]
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	f003 031f 	and.w	r3, r3, #31
 8003b46:	6879      	ldr	r1, [r7, #4]
 8003b48:	fa01 f303 	lsl.w	r3, r1, r3
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	621a      	str	r2, [r3, #32]
}
 8003b52:	bf00      	nop
 8003b54:	371c      	adds	r7, #28
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
	...

08003b60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b085      	sub	sp, #20
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d101      	bne.n	8003b78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b74:	2302      	movs	r3, #2
 8003b76:	e050      	b.n	8003c1a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2202      	movs	r2, #2
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a1c      	ldr	r2, [pc, #112]	; (8003c28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d018      	beq.n	8003bee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bc4:	d013      	beq.n	8003bee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a18      	ldr	r2, [pc, #96]	; (8003c2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d00e      	beq.n	8003bee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a16      	ldr	r2, [pc, #88]	; (8003c30 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d009      	beq.n	8003bee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a15      	ldr	r2, [pc, #84]	; (8003c34 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d004      	beq.n	8003bee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a13      	ldr	r2, [pc, #76]	; (8003c38 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d10c      	bne.n	8003c08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bf4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68ba      	ldr	r2, [r7, #8]
 8003c06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3714      	adds	r7, #20
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	40010000 	.word	0x40010000
 8003c2c:	40000400 	.word	0x40000400
 8003c30:	40000800 	.word	0x40000800
 8003c34:	40000c00 	.word	0x40000c00
 8003c38:	40014000 	.word	0x40014000

08003c3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d101      	bne.n	8003c76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e03f      	b.n	8003cf6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d106      	bne.n	8003c90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f7fd ff9c 	bl	8001bc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2224      	movs	r2, #36	; 0x24
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68da      	ldr	r2, [r3, #12]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ca6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 fddf 	bl	800486c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	691a      	ldr	r2, [r3, #16]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	695a      	ldr	r2, [r3, #20]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ccc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68da      	ldr	r2, [r3, #12]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3708      	adds	r7, #8
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cfe:	b580      	push	{r7, lr}
 8003d00:	b08a      	sub	sp, #40	; 0x28
 8003d02:	af02      	add	r7, sp, #8
 8003d04:	60f8      	str	r0, [r7, #12]
 8003d06:	60b9      	str	r1, [r7, #8]
 8003d08:	603b      	str	r3, [r7, #0]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b20      	cmp	r3, #32
 8003d1c:	d17c      	bne.n	8003e18 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d002      	beq.n	8003d2a <HAL_UART_Transmit+0x2c>
 8003d24:	88fb      	ldrh	r3, [r7, #6]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d101      	bne.n	8003d2e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e075      	b.n	8003e1a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d101      	bne.n	8003d3c <HAL_UART_Transmit+0x3e>
 8003d38:	2302      	movs	r3, #2
 8003d3a:	e06e      	b.n	8003e1a <HAL_UART_Transmit+0x11c>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2221      	movs	r2, #33	; 0x21
 8003d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d52:	f7fe f815 	bl	8001d80 <HAL_GetTick>
 8003d56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	88fa      	ldrh	r2, [r7, #6]
 8003d5c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	88fa      	ldrh	r2, [r7, #6]
 8003d62:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d6c:	d108      	bne.n	8003d80 <HAL_UART_Transmit+0x82>
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d104      	bne.n	8003d80 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003d76:	2300      	movs	r3, #0
 8003d78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	61bb      	str	r3, [r7, #24]
 8003d7e:	e003      	b.n	8003d88 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d84:	2300      	movs	r3, #0
 8003d86:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003d90:	e02a      	b.n	8003de8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	2180      	movs	r1, #128	; 0x80
 8003d9c:	68f8      	ldr	r0, [r7, #12]
 8003d9e:	f000 fb1f 	bl	80043e0 <UART_WaitOnFlagUntilTimeout>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d001      	beq.n	8003dac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e036      	b.n	8003e1a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d10b      	bne.n	8003dca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	881b      	ldrh	r3, [r3, #0]
 8003db6:	461a      	mov	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dc0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	3302      	adds	r3, #2
 8003dc6:	61bb      	str	r3, [r7, #24]
 8003dc8:	e007      	b.n	8003dda <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	781a      	ldrb	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	3b01      	subs	r3, #1
 8003de2:	b29a      	uxth	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1cf      	bne.n	8003d92 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	9300      	str	r3, [sp, #0]
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	2140      	movs	r1, #64	; 0x40
 8003dfc:	68f8      	ldr	r0, [r7, #12]
 8003dfe:	f000 faef 	bl	80043e0 <UART_WaitOnFlagUntilTimeout>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d001      	beq.n	8003e0c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e006      	b.n	8003e1a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003e14:	2300      	movs	r3, #0
 8003e16:	e000      	b.n	8003e1a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003e18:	2302      	movs	r3, #2
  }
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3720      	adds	r7, #32
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}

08003e22 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e22:	b580      	push	{r7, lr}
 8003e24:	b084      	sub	sp, #16
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	60f8      	str	r0, [r7, #12]
 8003e2a:	60b9      	str	r1, [r7, #8]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b20      	cmp	r3, #32
 8003e3a:	d11d      	bne.n	8003e78 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d002      	beq.n	8003e48 <HAL_UART_Receive_IT+0x26>
 8003e42:	88fb      	ldrh	r3, [r7, #6]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e016      	b.n	8003e7a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d101      	bne.n	8003e5a <HAL_UART_Receive_IT+0x38>
 8003e56:	2302      	movs	r3, #2
 8003e58:	e00f      	b.n	8003e7a <HAL_UART_Receive_IT+0x58>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e68:	88fb      	ldrh	r3, [r7, #6]
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	68b9      	ldr	r1, [r7, #8]
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 fb24 	bl	80044bc <UART_Start_Receive_IT>
 8003e74:	4603      	mov	r3, r0
 8003e76:	e000      	b.n	8003e7a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003e78:	2302      	movs	r3, #2
  }
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
	...

08003e84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b0ba      	sub	sp, #232	; 0xe8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eba:	f003 030f 	and.w	r3, r3, #15
 8003ebe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003ec2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d10f      	bne.n	8003eea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ece:	f003 0320 	and.w	r3, r3, #32
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d009      	beq.n	8003eea <HAL_UART_IRQHandler+0x66>
 8003ed6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003eda:	f003 0320 	and.w	r3, r3, #32
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d003      	beq.n	8003eea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 fc07 	bl	80046f6 <UART_Receive_IT>
      return;
 8003ee8:	e256      	b.n	8004398 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003eea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 80de 	beq.w	80040b0 <HAL_UART_IRQHandler+0x22c>
 8003ef4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d106      	bne.n	8003f0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f04:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 80d1 	beq.w	80040b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00b      	beq.n	8003f32 <HAL_UART_IRQHandler+0xae>
 8003f1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d005      	beq.n	8003f32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2a:	f043 0201 	orr.w	r2, r3, #1
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f36:	f003 0304 	and.w	r3, r3, #4
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00b      	beq.n	8003f56 <HAL_UART_IRQHandler+0xd2>
 8003f3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f42:	f003 0301 	and.w	r3, r3, #1
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d005      	beq.n	8003f56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	f043 0202 	orr.w	r2, r3, #2
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00b      	beq.n	8003f7a <HAL_UART_IRQHandler+0xf6>
 8003f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d005      	beq.n	8003f7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f72:	f043 0204 	orr.w	r2, r3, #4
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f7e:	f003 0308 	and.w	r3, r3, #8
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d011      	beq.n	8003faa <HAL_UART_IRQHandler+0x126>
 8003f86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f8a:	f003 0320 	and.w	r3, r3, #32
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d105      	bne.n	8003f9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d005      	beq.n	8003faa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa2:	f043 0208 	orr.w	r2, r3, #8
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	f000 81ed 	beq.w	800438e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fb8:	f003 0320 	and.w	r3, r3, #32
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d008      	beq.n	8003fd2 <HAL_UART_IRQHandler+0x14e>
 8003fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fc4:	f003 0320 	and.w	r3, r3, #32
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d002      	beq.n	8003fd2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 fb92 	bl	80046f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	695b      	ldr	r3, [r3, #20]
 8003fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fdc:	2b40      	cmp	r3, #64	; 0x40
 8003fde:	bf0c      	ite	eq
 8003fe0:	2301      	moveq	r3, #1
 8003fe2:	2300      	movne	r3, #0
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	f003 0308 	and.w	r3, r3, #8
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d103      	bne.n	8003ffe <HAL_UART_IRQHandler+0x17a>
 8003ff6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d04f      	beq.n	800409e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 fa9a 	bl	8004538 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800400e:	2b40      	cmp	r3, #64	; 0x40
 8004010:	d141      	bne.n	8004096 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	3314      	adds	r3, #20
 8004018:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004020:	e853 3f00 	ldrex	r3, [r3]
 8004024:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004028:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800402c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004030:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	3314      	adds	r3, #20
 800403a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800403e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004042:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004046:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800404a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800404e:	e841 2300 	strex	r3, r2, [r1]
 8004052:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004056:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1d9      	bne.n	8004012 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004062:	2b00      	cmp	r3, #0
 8004064:	d013      	beq.n	800408e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800406a:	4a7d      	ldr	r2, [pc, #500]	; (8004260 <HAL_UART_IRQHandler+0x3dc>)
 800406c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004072:	4618      	mov	r0, r3
 8004074:	f7fe f835 	bl	80020e2 <HAL_DMA_Abort_IT>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d016      	beq.n	80040ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004082:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004088:	4610      	mov	r0, r2
 800408a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800408c:	e00e      	b.n	80040ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f990 	bl	80043b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004094:	e00a      	b.n	80040ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 f98c 	bl	80043b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800409c:	e006      	b.n	80040ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 f988 	bl	80043b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80040aa:	e170      	b.n	800438e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040ac:	bf00      	nop
    return;
 80040ae:	e16e      	b.n	800438e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	f040 814a 	bne.w	800434e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040be:	f003 0310 	and.w	r3, r3, #16
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f000 8143 	beq.w	800434e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80040c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040cc:	f003 0310 	and.w	r3, r3, #16
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	f000 813c 	beq.w	800434e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040d6:	2300      	movs	r3, #0
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	60bb      	str	r3, [r7, #8]
 80040ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f6:	2b40      	cmp	r3, #64	; 0x40
 80040f8:	f040 80b4 	bne.w	8004264 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004108:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800410c:	2b00      	cmp	r3, #0
 800410e:	f000 8140 	beq.w	8004392 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004116:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800411a:	429a      	cmp	r2, r3
 800411c:	f080 8139 	bcs.w	8004392 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004126:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004132:	f000 8088 	beq.w	8004246 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	330c      	adds	r3, #12
 800413c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004140:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004144:	e853 3f00 	ldrex	r3, [r3]
 8004148:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800414c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004150:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004154:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	330c      	adds	r3, #12
 800415e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004162:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004166:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800416a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800416e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004172:	e841 2300 	strex	r3, r2, [r1]
 8004176:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800417a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1d9      	bne.n	8004136 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	3314      	adds	r3, #20
 8004188:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800418a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800418c:	e853 3f00 	ldrex	r3, [r3]
 8004190:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004192:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004194:	f023 0301 	bic.w	r3, r3, #1
 8004198:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	3314      	adds	r3, #20
 80041a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80041a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80041aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80041ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80041b2:	e841 2300 	strex	r3, r2, [r1]
 80041b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80041b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1e1      	bne.n	8004182 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	3314      	adds	r3, #20
 80041c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041c8:	e853 3f00 	ldrex	r3, [r3]
 80041cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80041ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	3314      	adds	r3, #20
 80041de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80041e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80041e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80041e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80041ea:	e841 2300 	strex	r3, r2, [r1]
 80041ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80041f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1e3      	bne.n	80041be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2220      	movs	r2, #32
 80041fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	330c      	adds	r3, #12
 800420a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800420e:	e853 3f00 	ldrex	r3, [r3]
 8004212:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004214:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004216:	f023 0310 	bic.w	r3, r3, #16
 800421a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	330c      	adds	r3, #12
 8004224:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004228:	65ba      	str	r2, [r7, #88]	; 0x58
 800422a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800422e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004230:	e841 2300 	strex	r3, r2, [r1]
 8004234:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004236:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e3      	bne.n	8004204 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004240:	4618      	mov	r0, r3
 8004242:	f7fd fede 	bl	8002002 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800424e:	b29b      	uxth	r3, r3
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	b29b      	uxth	r3, r3
 8004254:	4619      	mov	r1, r3
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f8b6 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800425c:	e099      	b.n	8004392 <HAL_UART_IRQHandler+0x50e>
 800425e:	bf00      	nop
 8004260:	080045ff 	.word	0x080045ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800426c:	b29b      	uxth	r3, r3
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004278:	b29b      	uxth	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	f000 808b 	beq.w	8004396 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004280:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 8086 	beq.w	8004396 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	330c      	adds	r3, #12
 8004290:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004294:	e853 3f00 	ldrex	r3, [r3]
 8004298:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800429a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800429c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80042a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	330c      	adds	r3, #12
 80042aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80042ae:	647a      	str	r2, [r7, #68]	; 0x44
 80042b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80042b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80042b6:	e841 2300 	strex	r3, r2, [r1]
 80042ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80042bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d1e3      	bne.n	800428a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	3314      	adds	r3, #20
 80042c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042cc:	e853 3f00 	ldrex	r3, [r3]
 80042d0:	623b      	str	r3, [r7, #32]
   return(result);
 80042d2:	6a3b      	ldr	r3, [r7, #32]
 80042d4:	f023 0301 	bic.w	r3, r3, #1
 80042d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	3314      	adds	r3, #20
 80042e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80042e6:	633a      	str	r2, [r7, #48]	; 0x30
 80042e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80042ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042ee:	e841 2300 	strex	r3, r2, [r1]
 80042f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80042f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1e3      	bne.n	80042c2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2220      	movs	r2, #32
 80042fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	330c      	adds	r3, #12
 800430e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	e853 3f00 	ldrex	r3, [r3]
 8004316:	60fb      	str	r3, [r7, #12]
   return(result);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f023 0310 	bic.w	r3, r3, #16
 800431e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	330c      	adds	r3, #12
 8004328:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800432c:	61fa      	str	r2, [r7, #28]
 800432e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004330:	69b9      	ldr	r1, [r7, #24]
 8004332:	69fa      	ldr	r2, [r7, #28]
 8004334:	e841 2300 	strex	r3, r2, [r1]
 8004338:	617b      	str	r3, [r7, #20]
   return(result);
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1e3      	bne.n	8004308 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004340:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004344:	4619      	mov	r1, r3
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f83e 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800434c:	e023      	b.n	8004396 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800434e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004356:	2b00      	cmp	r3, #0
 8004358:	d009      	beq.n	800436e <HAL_UART_IRQHandler+0x4ea>
 800435a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800435e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004362:	2b00      	cmp	r3, #0
 8004364:	d003      	beq.n	800436e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f95d 	bl	8004626 <UART_Transmit_IT>
    return;
 800436c:	e014      	b.n	8004398 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800436e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00e      	beq.n	8004398 <HAL_UART_IRQHandler+0x514>
 800437a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800437e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004382:	2b00      	cmp	r3, #0
 8004384:	d008      	beq.n	8004398 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 f99d 	bl	80046c6 <UART_EndTransmit_IT>
    return;
 800438c:	e004      	b.n	8004398 <HAL_UART_IRQHandler+0x514>
    return;
 800438e:	bf00      	nop
 8004390:	e002      	b.n	8004398 <HAL_UART_IRQHandler+0x514>
      return;
 8004392:	bf00      	nop
 8004394:	e000      	b.n	8004398 <HAL_UART_IRQHandler+0x514>
      return;
 8004396:	bf00      	nop
  }
}
 8004398:	37e8      	adds	r7, #232	; 0xe8
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop

080043a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	460b      	mov	r3, r1
 80043d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b090      	sub	sp, #64	; 0x40
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	603b      	str	r3, [r7, #0]
 80043ec:	4613      	mov	r3, r2
 80043ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043f0:	e050      	b.n	8004494 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f8:	d04c      	beq.n	8004494 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80043fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d007      	beq.n	8004410 <UART_WaitOnFlagUntilTimeout+0x30>
 8004400:	f7fd fcbe 	bl	8001d80 <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800440c:	429a      	cmp	r2, r3
 800440e:	d241      	bcs.n	8004494 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	330c      	adds	r3, #12
 8004416:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800441a:	e853 3f00 	ldrex	r3, [r3]
 800441e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004422:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004426:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	330c      	adds	r3, #12
 800442e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004430:	637a      	str	r2, [r7, #52]	; 0x34
 8004432:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004434:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004436:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004438:	e841 2300 	strex	r3, r2, [r1]
 800443c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800443e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004440:	2b00      	cmp	r3, #0
 8004442:	d1e5      	bne.n	8004410 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	3314      	adds	r3, #20
 800444a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	e853 3f00 	ldrex	r3, [r3]
 8004452:	613b      	str	r3, [r7, #16]
   return(result);
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	f023 0301 	bic.w	r3, r3, #1
 800445a:	63bb      	str	r3, [r7, #56]	; 0x38
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	3314      	adds	r3, #20
 8004462:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004464:	623a      	str	r2, [r7, #32]
 8004466:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004468:	69f9      	ldr	r1, [r7, #28]
 800446a:	6a3a      	ldr	r2, [r7, #32]
 800446c:	e841 2300 	strex	r3, r2, [r1]
 8004470:	61bb      	str	r3, [r7, #24]
   return(result);
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1e5      	bne.n	8004444 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2220      	movs	r2, #32
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2220      	movs	r2, #32
 8004484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e00f      	b.n	80044b4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	4013      	ands	r3, r2
 800449e:	68ba      	ldr	r2, [r7, #8]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	bf0c      	ite	eq
 80044a4:	2301      	moveq	r3, #1
 80044a6:	2300      	movne	r3, #0
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	461a      	mov	r2, r3
 80044ac:	79fb      	ldrb	r3, [r7, #7]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d09f      	beq.n	80043f2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044b2:	2300      	movs	r3, #0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3740      	adds	r7, #64	; 0x40
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044bc:	b480      	push	{r7}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	4613      	mov	r3, r2
 80044c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	68ba      	ldr	r2, [r7, #8]
 80044ce:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	88fa      	ldrh	r2, [r7, #6]
 80044d4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	88fa      	ldrh	r2, [r7, #6]
 80044da:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2222      	movs	r2, #34	; 0x22
 80044e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d007      	beq.n	800450a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68da      	ldr	r2, [r3, #12]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004508:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	695a      	ldr	r2, [r3, #20]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f042 0201 	orr.w	r2, r2, #1
 8004518:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f042 0220 	orr.w	r2, r2, #32
 8004528:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800452a:	2300      	movs	r3, #0
}
 800452c:	4618      	mov	r0, r3
 800452e:	3714      	adds	r7, #20
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004538:	b480      	push	{r7}
 800453a:	b095      	sub	sp, #84	; 0x54
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	330c      	adds	r3, #12
 8004546:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800454a:	e853 3f00 	ldrex	r3, [r3]
 800454e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004552:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004556:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	330c      	adds	r3, #12
 800455e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004560:	643a      	str	r2, [r7, #64]	; 0x40
 8004562:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004564:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004566:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004568:	e841 2300 	strex	r3, r2, [r1]
 800456c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800456e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004570:	2b00      	cmp	r3, #0
 8004572:	d1e5      	bne.n	8004540 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	3314      	adds	r3, #20
 800457a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800457c:	6a3b      	ldr	r3, [r7, #32]
 800457e:	e853 3f00 	ldrex	r3, [r3]
 8004582:	61fb      	str	r3, [r7, #28]
   return(result);
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	f023 0301 	bic.w	r3, r3, #1
 800458a:	64bb      	str	r3, [r7, #72]	; 0x48
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	3314      	adds	r3, #20
 8004592:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004594:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004596:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004598:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800459a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800459c:	e841 2300 	strex	r3, r2, [r1]
 80045a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1e5      	bne.n	8004574 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d119      	bne.n	80045e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	330c      	adds	r3, #12
 80045b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	e853 3f00 	ldrex	r3, [r3]
 80045be:	60bb      	str	r3, [r7, #8]
   return(result);
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f023 0310 	bic.w	r3, r3, #16
 80045c6:	647b      	str	r3, [r7, #68]	; 0x44
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	330c      	adds	r3, #12
 80045ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045d0:	61ba      	str	r2, [r7, #24]
 80045d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d4:	6979      	ldr	r1, [r7, #20]
 80045d6:	69ba      	ldr	r2, [r7, #24]
 80045d8:	e841 2300 	strex	r3, r2, [r1]
 80045dc:	613b      	str	r3, [r7, #16]
   return(result);
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1e5      	bne.n	80045b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2220      	movs	r2, #32
 80045e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80045f2:	bf00      	nop
 80045f4:	3754      	adds	r7, #84	; 0x54
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr

080045fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045fe:	b580      	push	{r7, lr}
 8004600:	b084      	sub	sp, #16
 8004602:	af00      	add	r7, sp, #0
 8004604:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800460a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2200      	movs	r2, #0
 8004610:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f7ff fecb 	bl	80043b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800461e:	bf00      	nop
 8004620:	3710      	adds	r7, #16
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004626:	b480      	push	{r7}
 8004628:	b085      	sub	sp, #20
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004634:	b2db      	uxtb	r3, r3
 8004636:	2b21      	cmp	r3, #33	; 0x21
 8004638:	d13e      	bne.n	80046b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004642:	d114      	bne.n	800466e <UART_Transmit_IT+0x48>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d110      	bne.n	800466e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a1b      	ldr	r3, [r3, #32]
 8004650:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	881b      	ldrh	r3, [r3, #0]
 8004656:	461a      	mov	r2, r3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004660:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	1c9a      	adds	r2, r3, #2
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	621a      	str	r2, [r3, #32]
 800466c:	e008      	b.n	8004680 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a1b      	ldr	r3, [r3, #32]
 8004672:	1c59      	adds	r1, r3, #1
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	6211      	str	r1, [r2, #32]
 8004678:	781a      	ldrb	r2, [r3, #0]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004684:	b29b      	uxth	r3, r3
 8004686:	3b01      	subs	r3, #1
 8004688:	b29b      	uxth	r3, r3
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	4619      	mov	r1, r3
 800468e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004690:	2b00      	cmp	r3, #0
 8004692:	d10f      	bne.n	80046b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68da      	ldr	r2, [r3, #12]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	68da      	ldr	r2, [r3, #12]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046b4:	2300      	movs	r3, #0
 80046b6:	e000      	b.n	80046ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80046b8:	2302      	movs	r3, #2
  }
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr

080046c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b082      	sub	sp, #8
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	68da      	ldr	r2, [r3, #12]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2220      	movs	r2, #32
 80046e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f7ff fe5a 	bl	80043a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80046ec:	2300      	movs	r3, #0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3708      	adds	r7, #8
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b08c      	sub	sp, #48	; 0x30
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b22      	cmp	r3, #34	; 0x22
 8004708:	f040 80ab 	bne.w	8004862 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004714:	d117      	bne.n	8004746 <UART_Receive_IT+0x50>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	691b      	ldr	r3, [r3, #16]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d113      	bne.n	8004746 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800471e:	2300      	movs	r3, #0
 8004720:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004726:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	b29b      	uxth	r3, r3
 8004730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004734:	b29a      	uxth	r2, r3
 8004736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004738:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800473e:	1c9a      	adds	r2, r3, #2
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	629a      	str	r2, [r3, #40]	; 0x28
 8004744:	e026      	b.n	8004794 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800474c:	2300      	movs	r3, #0
 800474e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004758:	d007      	beq.n	800476a <UART_Receive_IT+0x74>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d10a      	bne.n	8004778 <UART_Receive_IT+0x82>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d106      	bne.n	8004778 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	b2da      	uxtb	r2, r3
 8004772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004774:	701a      	strb	r2, [r3, #0]
 8004776:	e008      	b.n	800478a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	b2db      	uxtb	r3, r3
 8004780:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004784:	b2da      	uxtb	r2, r3
 8004786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004788:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478e:	1c5a      	adds	r2, r3, #1
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004798:	b29b      	uxth	r3, r3
 800479a:	3b01      	subs	r3, #1
 800479c:	b29b      	uxth	r3, r3
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	4619      	mov	r1, r3
 80047a2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d15a      	bne.n	800485e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f022 0220 	bic.w	r2, r2, #32
 80047b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	695a      	ldr	r2, [r3, #20]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f022 0201 	bic.w	r2, r2, #1
 80047d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2220      	movs	r2, #32
 80047dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d135      	bne.n	8004854 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	330c      	adds	r3, #12
 80047f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	e853 3f00 	ldrex	r3, [r3]
 80047fc:	613b      	str	r3, [r7, #16]
   return(result);
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	f023 0310 	bic.w	r3, r3, #16
 8004804:	627b      	str	r3, [r7, #36]	; 0x24
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	330c      	adds	r3, #12
 800480c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800480e:	623a      	str	r2, [r7, #32]
 8004810:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004812:	69f9      	ldr	r1, [r7, #28]
 8004814:	6a3a      	ldr	r2, [r7, #32]
 8004816:	e841 2300 	strex	r3, r2, [r1]
 800481a:	61bb      	str	r3, [r7, #24]
   return(result);
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1e5      	bne.n	80047ee <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0310 	and.w	r3, r3, #16
 800482c:	2b10      	cmp	r3, #16
 800482e:	d10a      	bne.n	8004846 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004830:	2300      	movs	r3, #0
 8004832:	60fb      	str	r3, [r7, #12]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	60fb      	str	r3, [r7, #12]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	60fb      	str	r3, [r7, #12]
 8004844:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800484a:	4619      	mov	r1, r3
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f7ff fdbb 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
 8004852:	e002      	b.n	800485a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7fc fe97 	bl	8001588 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800485a:	2300      	movs	r3, #0
 800485c:	e002      	b.n	8004864 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800485e:	2300      	movs	r3, #0
 8004860:	e000      	b.n	8004864 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004862:	2302      	movs	r3, #2
  }
}
 8004864:	4618      	mov	r0, r3
 8004866:	3730      	adds	r7, #48	; 0x30
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}

0800486c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800486c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004870:	b09f      	sub	sp, #124	; 0x7c
 8004872:	af00      	add	r7, sp, #0
 8004874:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004880:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004882:	68d9      	ldr	r1, [r3, #12]
 8004884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	ea40 0301 	orr.w	r3, r0, r1
 800488c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800488e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004890:	689a      	ldr	r2, [r3, #8]
 8004892:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	431a      	orrs	r2, r3
 8004898:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800489a:	695b      	ldr	r3, [r3, #20]
 800489c:	431a      	orrs	r2, r3
 800489e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048a0:	69db      	ldr	r3, [r3, #28]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80048a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80048b0:	f021 010c 	bic.w	r1, r1, #12
 80048b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80048ba:	430b      	orrs	r3, r1
 80048bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80048c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ca:	6999      	ldr	r1, [r3, #24]
 80048cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	ea40 0301 	orr.w	r3, r0, r1
 80048d4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	4bc5      	ldr	r3, [pc, #788]	; (8004bf0 <UART_SetConfig+0x384>)
 80048dc:	429a      	cmp	r2, r3
 80048de:	d004      	beq.n	80048ea <UART_SetConfig+0x7e>
 80048e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	4bc3      	ldr	r3, [pc, #780]	; (8004bf4 <UART_SetConfig+0x388>)
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d103      	bne.n	80048f2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048ea:	f7fe fa37 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 80048ee:	6778      	str	r0, [r7, #116]	; 0x74
 80048f0:	e002      	b.n	80048f8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048f2:	f7fe fa1f 	bl	8002d34 <HAL_RCC_GetPCLK1Freq>
 80048f6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004900:	f040 80b6 	bne.w	8004a70 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004904:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004906:	461c      	mov	r4, r3
 8004908:	f04f 0500 	mov.w	r5, #0
 800490c:	4622      	mov	r2, r4
 800490e:	462b      	mov	r3, r5
 8004910:	1891      	adds	r1, r2, r2
 8004912:	6439      	str	r1, [r7, #64]	; 0x40
 8004914:	415b      	adcs	r3, r3
 8004916:	647b      	str	r3, [r7, #68]	; 0x44
 8004918:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800491c:	1912      	adds	r2, r2, r4
 800491e:	eb45 0303 	adc.w	r3, r5, r3
 8004922:	f04f 0000 	mov.w	r0, #0
 8004926:	f04f 0100 	mov.w	r1, #0
 800492a:	00d9      	lsls	r1, r3, #3
 800492c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004930:	00d0      	lsls	r0, r2, #3
 8004932:	4602      	mov	r2, r0
 8004934:	460b      	mov	r3, r1
 8004936:	1911      	adds	r1, r2, r4
 8004938:	6639      	str	r1, [r7, #96]	; 0x60
 800493a:	416b      	adcs	r3, r5
 800493c:	667b      	str	r3, [r7, #100]	; 0x64
 800493e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	461a      	mov	r2, r3
 8004944:	f04f 0300 	mov.w	r3, #0
 8004948:	1891      	adds	r1, r2, r2
 800494a:	63b9      	str	r1, [r7, #56]	; 0x38
 800494c:	415b      	adcs	r3, r3
 800494e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004950:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004954:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004958:	f7fc f99e 	bl	8000c98 <__aeabi_uldivmod>
 800495c:	4602      	mov	r2, r0
 800495e:	460b      	mov	r3, r1
 8004960:	4ba5      	ldr	r3, [pc, #660]	; (8004bf8 <UART_SetConfig+0x38c>)
 8004962:	fba3 2302 	umull	r2, r3, r3, r2
 8004966:	095b      	lsrs	r3, r3, #5
 8004968:	011e      	lsls	r6, r3, #4
 800496a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800496c:	461c      	mov	r4, r3
 800496e:	f04f 0500 	mov.w	r5, #0
 8004972:	4622      	mov	r2, r4
 8004974:	462b      	mov	r3, r5
 8004976:	1891      	adds	r1, r2, r2
 8004978:	6339      	str	r1, [r7, #48]	; 0x30
 800497a:	415b      	adcs	r3, r3
 800497c:	637b      	str	r3, [r7, #52]	; 0x34
 800497e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004982:	1912      	adds	r2, r2, r4
 8004984:	eb45 0303 	adc.w	r3, r5, r3
 8004988:	f04f 0000 	mov.w	r0, #0
 800498c:	f04f 0100 	mov.w	r1, #0
 8004990:	00d9      	lsls	r1, r3, #3
 8004992:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004996:	00d0      	lsls	r0, r2, #3
 8004998:	4602      	mov	r2, r0
 800499a:	460b      	mov	r3, r1
 800499c:	1911      	adds	r1, r2, r4
 800499e:	65b9      	str	r1, [r7, #88]	; 0x58
 80049a0:	416b      	adcs	r3, r5
 80049a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	461a      	mov	r2, r3
 80049aa:	f04f 0300 	mov.w	r3, #0
 80049ae:	1891      	adds	r1, r2, r2
 80049b0:	62b9      	str	r1, [r7, #40]	; 0x28
 80049b2:	415b      	adcs	r3, r3
 80049b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80049ba:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80049be:	f7fc f96b 	bl	8000c98 <__aeabi_uldivmod>
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	4b8c      	ldr	r3, [pc, #560]	; (8004bf8 <UART_SetConfig+0x38c>)
 80049c8:	fba3 1302 	umull	r1, r3, r3, r2
 80049cc:	095b      	lsrs	r3, r3, #5
 80049ce:	2164      	movs	r1, #100	; 0x64
 80049d0:	fb01 f303 	mul.w	r3, r1, r3
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	00db      	lsls	r3, r3, #3
 80049d8:	3332      	adds	r3, #50	; 0x32
 80049da:	4a87      	ldr	r2, [pc, #540]	; (8004bf8 <UART_SetConfig+0x38c>)
 80049dc:	fba2 2303 	umull	r2, r3, r2, r3
 80049e0:	095b      	lsrs	r3, r3, #5
 80049e2:	005b      	lsls	r3, r3, #1
 80049e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80049e8:	441e      	add	r6, r3
 80049ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049ec:	4618      	mov	r0, r3
 80049ee:	f04f 0100 	mov.w	r1, #0
 80049f2:	4602      	mov	r2, r0
 80049f4:	460b      	mov	r3, r1
 80049f6:	1894      	adds	r4, r2, r2
 80049f8:	623c      	str	r4, [r7, #32]
 80049fa:	415b      	adcs	r3, r3
 80049fc:	627b      	str	r3, [r7, #36]	; 0x24
 80049fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a02:	1812      	adds	r2, r2, r0
 8004a04:	eb41 0303 	adc.w	r3, r1, r3
 8004a08:	f04f 0400 	mov.w	r4, #0
 8004a0c:	f04f 0500 	mov.w	r5, #0
 8004a10:	00dd      	lsls	r5, r3, #3
 8004a12:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004a16:	00d4      	lsls	r4, r2, #3
 8004a18:	4622      	mov	r2, r4
 8004a1a:	462b      	mov	r3, r5
 8004a1c:	1814      	adds	r4, r2, r0
 8004a1e:	653c      	str	r4, [r7, #80]	; 0x50
 8004a20:	414b      	adcs	r3, r1
 8004a22:	657b      	str	r3, [r7, #84]	; 0x54
 8004a24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	461a      	mov	r2, r3
 8004a2a:	f04f 0300 	mov.w	r3, #0
 8004a2e:	1891      	adds	r1, r2, r2
 8004a30:	61b9      	str	r1, [r7, #24]
 8004a32:	415b      	adcs	r3, r3
 8004a34:	61fb      	str	r3, [r7, #28]
 8004a36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a3a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004a3e:	f7fc f92b 	bl	8000c98 <__aeabi_uldivmod>
 8004a42:	4602      	mov	r2, r0
 8004a44:	460b      	mov	r3, r1
 8004a46:	4b6c      	ldr	r3, [pc, #432]	; (8004bf8 <UART_SetConfig+0x38c>)
 8004a48:	fba3 1302 	umull	r1, r3, r3, r2
 8004a4c:	095b      	lsrs	r3, r3, #5
 8004a4e:	2164      	movs	r1, #100	; 0x64
 8004a50:	fb01 f303 	mul.w	r3, r1, r3
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	00db      	lsls	r3, r3, #3
 8004a58:	3332      	adds	r3, #50	; 0x32
 8004a5a:	4a67      	ldr	r2, [pc, #412]	; (8004bf8 <UART_SetConfig+0x38c>)
 8004a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a60:	095b      	lsrs	r3, r3, #5
 8004a62:	f003 0207 	and.w	r2, r3, #7
 8004a66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4432      	add	r2, r6
 8004a6c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a6e:	e0b9      	b.n	8004be4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a72:	461c      	mov	r4, r3
 8004a74:	f04f 0500 	mov.w	r5, #0
 8004a78:	4622      	mov	r2, r4
 8004a7a:	462b      	mov	r3, r5
 8004a7c:	1891      	adds	r1, r2, r2
 8004a7e:	6139      	str	r1, [r7, #16]
 8004a80:	415b      	adcs	r3, r3
 8004a82:	617b      	str	r3, [r7, #20]
 8004a84:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004a88:	1912      	adds	r2, r2, r4
 8004a8a:	eb45 0303 	adc.w	r3, r5, r3
 8004a8e:	f04f 0000 	mov.w	r0, #0
 8004a92:	f04f 0100 	mov.w	r1, #0
 8004a96:	00d9      	lsls	r1, r3, #3
 8004a98:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a9c:	00d0      	lsls	r0, r2, #3
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	eb12 0804 	adds.w	r8, r2, r4
 8004aa6:	eb43 0905 	adc.w	r9, r3, r5
 8004aaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f04f 0100 	mov.w	r1, #0
 8004ab4:	f04f 0200 	mov.w	r2, #0
 8004ab8:	f04f 0300 	mov.w	r3, #0
 8004abc:	008b      	lsls	r3, r1, #2
 8004abe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004ac2:	0082      	lsls	r2, r0, #2
 8004ac4:	4640      	mov	r0, r8
 8004ac6:	4649      	mov	r1, r9
 8004ac8:	f7fc f8e6 	bl	8000c98 <__aeabi_uldivmod>
 8004acc:	4602      	mov	r2, r0
 8004ace:	460b      	mov	r3, r1
 8004ad0:	4b49      	ldr	r3, [pc, #292]	; (8004bf8 <UART_SetConfig+0x38c>)
 8004ad2:	fba3 2302 	umull	r2, r3, r3, r2
 8004ad6:	095b      	lsrs	r3, r3, #5
 8004ad8:	011e      	lsls	r6, r3, #4
 8004ada:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004adc:	4618      	mov	r0, r3
 8004ade:	f04f 0100 	mov.w	r1, #0
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	1894      	adds	r4, r2, r2
 8004ae8:	60bc      	str	r4, [r7, #8]
 8004aea:	415b      	adcs	r3, r3
 8004aec:	60fb      	str	r3, [r7, #12]
 8004aee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004af2:	1812      	adds	r2, r2, r0
 8004af4:	eb41 0303 	adc.w	r3, r1, r3
 8004af8:	f04f 0400 	mov.w	r4, #0
 8004afc:	f04f 0500 	mov.w	r5, #0
 8004b00:	00dd      	lsls	r5, r3, #3
 8004b02:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004b06:	00d4      	lsls	r4, r2, #3
 8004b08:	4622      	mov	r2, r4
 8004b0a:	462b      	mov	r3, r5
 8004b0c:	1814      	adds	r4, r2, r0
 8004b0e:	64bc      	str	r4, [r7, #72]	; 0x48
 8004b10:	414b      	adcs	r3, r1
 8004b12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f04f 0100 	mov.w	r1, #0
 8004b1e:	f04f 0200 	mov.w	r2, #0
 8004b22:	f04f 0300 	mov.w	r3, #0
 8004b26:	008b      	lsls	r3, r1, #2
 8004b28:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004b2c:	0082      	lsls	r2, r0, #2
 8004b2e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004b32:	f7fc f8b1 	bl	8000c98 <__aeabi_uldivmod>
 8004b36:	4602      	mov	r2, r0
 8004b38:	460b      	mov	r3, r1
 8004b3a:	4b2f      	ldr	r3, [pc, #188]	; (8004bf8 <UART_SetConfig+0x38c>)
 8004b3c:	fba3 1302 	umull	r1, r3, r3, r2
 8004b40:	095b      	lsrs	r3, r3, #5
 8004b42:	2164      	movs	r1, #100	; 0x64
 8004b44:	fb01 f303 	mul.w	r3, r1, r3
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	011b      	lsls	r3, r3, #4
 8004b4c:	3332      	adds	r3, #50	; 0x32
 8004b4e:	4a2a      	ldr	r2, [pc, #168]	; (8004bf8 <UART_SetConfig+0x38c>)
 8004b50:	fba2 2303 	umull	r2, r3, r2, r3
 8004b54:	095b      	lsrs	r3, r3, #5
 8004b56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b5a:	441e      	add	r6, r3
 8004b5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f04f 0100 	mov.w	r1, #0
 8004b64:	4602      	mov	r2, r0
 8004b66:	460b      	mov	r3, r1
 8004b68:	1894      	adds	r4, r2, r2
 8004b6a:	603c      	str	r4, [r7, #0]
 8004b6c:	415b      	adcs	r3, r3
 8004b6e:	607b      	str	r3, [r7, #4]
 8004b70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b74:	1812      	adds	r2, r2, r0
 8004b76:	eb41 0303 	adc.w	r3, r1, r3
 8004b7a:	f04f 0400 	mov.w	r4, #0
 8004b7e:	f04f 0500 	mov.w	r5, #0
 8004b82:	00dd      	lsls	r5, r3, #3
 8004b84:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004b88:	00d4      	lsls	r4, r2, #3
 8004b8a:	4622      	mov	r2, r4
 8004b8c:	462b      	mov	r3, r5
 8004b8e:	eb12 0a00 	adds.w	sl, r2, r0
 8004b92:	eb43 0b01 	adc.w	fp, r3, r1
 8004b96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f04f 0100 	mov.w	r1, #0
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	f04f 0300 	mov.w	r3, #0
 8004ba8:	008b      	lsls	r3, r1, #2
 8004baa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004bae:	0082      	lsls	r2, r0, #2
 8004bb0:	4650      	mov	r0, sl
 8004bb2:	4659      	mov	r1, fp
 8004bb4:	f7fc f870 	bl	8000c98 <__aeabi_uldivmod>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	460b      	mov	r3, r1
 8004bbc:	4b0e      	ldr	r3, [pc, #56]	; (8004bf8 <UART_SetConfig+0x38c>)
 8004bbe:	fba3 1302 	umull	r1, r3, r3, r2
 8004bc2:	095b      	lsrs	r3, r3, #5
 8004bc4:	2164      	movs	r1, #100	; 0x64
 8004bc6:	fb01 f303 	mul.w	r3, r1, r3
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	011b      	lsls	r3, r3, #4
 8004bce:	3332      	adds	r3, #50	; 0x32
 8004bd0:	4a09      	ldr	r2, [pc, #36]	; (8004bf8 <UART_SetConfig+0x38c>)
 8004bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd6:	095b      	lsrs	r3, r3, #5
 8004bd8:	f003 020f 	and.w	r2, r3, #15
 8004bdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4432      	add	r2, r6
 8004be2:	609a      	str	r2, [r3, #8]
}
 8004be4:	bf00      	nop
 8004be6:	377c      	adds	r7, #124	; 0x7c
 8004be8:	46bd      	mov	sp, r7
 8004bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bee:	bf00      	nop
 8004bf0:	40011000 	.word	0x40011000
 8004bf4:	40011400 	.word	0x40011400
 8004bf8:	51eb851f 	.word	0x51eb851f

08004bfc <SetMotor>:

MachineState motor_state = {0};

//
void SetMotor(unsigned char InputData)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	4603      	mov	r3, r0
 8004c04:	71fb      	strb	r3, [r7, #7]
	if(InputData == 0x03)
 8004c06:	79fb      	ldrb	r3, [r7, #7]
 8004c08:	2b03      	cmp	r3, #3
 8004c0a:	d116      	bne.n	8004c3a <SetMotor+0x3e>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	2140      	movs	r1, #64	; 0x40
 8004c10:	483f      	ldr	r0, [pc, #252]	; (8004d10 <SetMotor+0x114>)
 8004c12:	f7fd fc25 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8004c16:	2200      	movs	r2, #0
 8004c18:	2180      	movs	r1, #128	; 0x80
 8004c1a:	483d      	ldr	r0, [pc, #244]	; (8004d10 <SetMotor+0x114>)
 8004c1c:	f7fd fc20 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8004c20:	2200      	movs	r2, #0
 8004c22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c26:	483a      	ldr	r0, [pc, #232]	; (8004d10 <SetMotor+0x114>)
 8004c28:	f7fd fc1a 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c32:	4837      	ldr	r0, [pc, #220]	; (8004d10 <SetMotor+0x114>)
 8004c34:	f7fd fc14 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
	}
}
 8004c38:	e066      	b.n	8004d08 <SetMotor+0x10c>
	else if(InputData == 0x06)
 8004c3a:	79fb      	ldrb	r3, [r7, #7]
 8004c3c:	2b06      	cmp	r3, #6
 8004c3e:	d116      	bne.n	8004c6e <SetMotor+0x72>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8004c40:	2200      	movs	r2, #0
 8004c42:	2140      	movs	r1, #64	; 0x40
 8004c44:	4832      	ldr	r0, [pc, #200]	; (8004d10 <SetMotor+0x114>)
 8004c46:	f7fd fc0b 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	2180      	movs	r1, #128	; 0x80
 8004c4e:	4830      	ldr	r0, [pc, #192]	; (8004d10 <SetMotor+0x114>)
 8004c50:	f7fd fc06 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8004c54:	2200      	movs	r2, #0
 8004c56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c5a:	482d      	ldr	r0, [pc, #180]	; (8004d10 <SetMotor+0x114>)
 8004c5c:	f7fd fc00 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8004c60:	2200      	movs	r2, #0
 8004c62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c66:	482a      	ldr	r0, [pc, #168]	; (8004d10 <SetMotor+0x114>)
 8004c68:	f7fd fbfa 	bl	8002460 <HAL_GPIO_WritePin>
}
 8004c6c:	e04c      	b.n	8004d08 <SetMotor+0x10c>
	else if(InputData == 0x09)
 8004c6e:	79fb      	ldrb	r3, [r7, #7]
 8004c70:	2b09      	cmp	r3, #9
 8004c72:	d116      	bne.n	8004ca2 <SetMotor+0xa6>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8004c74:	2200      	movs	r2, #0
 8004c76:	2140      	movs	r1, #64	; 0x40
 8004c78:	4825      	ldr	r0, [pc, #148]	; (8004d10 <SetMotor+0x114>)
 8004c7a:	f7fd fbf1 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8004c7e:	2200      	movs	r2, #0
 8004c80:	2180      	movs	r1, #128	; 0x80
 8004c82:	4823      	ldr	r0, [pc, #140]	; (8004d10 <SetMotor+0x114>)
 8004c84:	f7fd fbec 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c8e:	4820      	ldr	r0, [pc, #128]	; (8004d10 <SetMotor+0x114>)
 8004c90:	f7fd fbe6 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8004c94:	2201      	movs	r2, #1
 8004c96:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c9a:	481d      	ldr	r0, [pc, #116]	; (8004d10 <SetMotor+0x114>)
 8004c9c:	f7fd fbe0 	bl	8002460 <HAL_GPIO_WritePin>
}
 8004ca0:	e032      	b.n	8004d08 <SetMotor+0x10c>
	else if(InputData == 0x0c)
 8004ca2:	79fb      	ldrb	r3, [r7, #7]
 8004ca4:	2b0c      	cmp	r3, #12
 8004ca6:	d116      	bne.n	8004cd6 <SetMotor+0xda>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8004ca8:	2200      	movs	r2, #0
 8004caa:	2140      	movs	r1, #64	; 0x40
 8004cac:	4818      	ldr	r0, [pc, #96]	; (8004d10 <SetMotor+0x114>)
 8004cae:	f7fd fbd7 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	2180      	movs	r1, #128	; 0x80
 8004cb6:	4816      	ldr	r0, [pc, #88]	; (8004d10 <SetMotor+0x114>)
 8004cb8:	f7fd fbd2 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cc2:	4813      	ldr	r0, [pc, #76]	; (8004d10 <SetMotor+0x114>)
 8004cc4:	f7fd fbcc 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cce:	4810      	ldr	r0, [pc, #64]	; (8004d10 <SetMotor+0x114>)
 8004cd0:	f7fd fbc6 	bl	8002460 <HAL_GPIO_WritePin>
}
 8004cd4:	e018      	b.n	8004d08 <SetMotor+0x10c>
	else if(InputData == 0x00)
 8004cd6:	79fb      	ldrb	r3, [r7, #7]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d115      	bne.n	8004d08 <SetMotor+0x10c>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8004cdc:	2200      	movs	r2, #0
 8004cde:	2140      	movs	r1, #64	; 0x40
 8004ce0:	480b      	ldr	r0, [pc, #44]	; (8004d10 <SetMotor+0x114>)
 8004ce2:	f7fd fbbd 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	2180      	movs	r1, #128	; 0x80
 8004cea:	4809      	ldr	r0, [pc, #36]	; (8004d10 <SetMotor+0x114>)
 8004cec:	f7fd fbb8 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cf6:	4806      	ldr	r0, [pc, #24]	; (8004d10 <SetMotor+0x114>)
 8004cf8:	f7fd fbb2 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d02:	4803      	ldr	r0, [pc, #12]	; (8004d10 <SetMotor+0x114>)
 8004d04:	f7fd fbac 	bl	8002460 <HAL_GPIO_WritePin>
}
 8004d08:	bf00      	nop
 8004d0a:	3708      	adds	r7, #8
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}
 8004d10:	40020400 	.word	0x40020400

08004d14 <motor_circle>:

	direction  1CW 0CCW
	delay delayms >= 2
*/
void motor_circle(int angle, int direction, int delay)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b088      	sub	sp, #32
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	60b9      	str	r1, [r7, #8]
 8004d1e:	607a      	str	r2, [r7, #4]
    int i, j, n;
    n=(int)(angle*512/360);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	025b      	lsls	r3, r3, #9
 8004d24:	4a1c      	ldr	r2, [pc, #112]	; (8004d98 <motor_circle+0x84>)
 8004d26:	fb82 1203 	smull	r1, r2, r2, r3
 8004d2a:	441a      	add	r2, r3
 8004d2c:	1212      	asrs	r2, r2, #8
 8004d2e:	17db      	asrs	r3, r3, #31
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	617b      	str	r3, [r7, #20]
    for(i = 0; i < n; i++)
 8004d34:	2300      	movs	r3, #0
 8004d36:	61fb      	str	r3, [r7, #28]
 8004d38:	e025      	b.n	8004d86 <motor_circle+0x72>
    {
		for(j = 0; j < 4; j++)
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	61bb      	str	r3, [r7, #24]
 8004d3e:	e01c      	b.n	8004d7a <motor_circle+0x66>
		{
			if(1 == direction)
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d10b      	bne.n	8004d5e <motor_circle+0x4a>
			{
				//SetMotor(0x00);
				SetMotor(forward[j]);
 8004d46:	4a15      	ldr	r2, [pc, #84]	; (8004d9c <motor_circle+0x88>)
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	781b      	ldrb	r3, [r3, #0]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f7ff ff54 	bl	8004bfc <SetMotor>
				HAL_Delay(delay);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4618      	mov	r0, r3
 8004d58:	f7fd f81e 	bl	8001d98 <HAL_Delay>
 8004d5c:	e00a      	b.n	8004d74 <motor_circle+0x60>
			}
			else
			{
				//SetMotor(0x00);
				SetMotor(reverse[j]);
 8004d5e:	4a10      	ldr	r2, [pc, #64]	; (8004da0 <motor_circle+0x8c>)
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	4413      	add	r3, r2
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7ff ff48 	bl	8004bfc <SetMotor>
				HAL_Delay(delay);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7fd f812 	bl	8001d98 <HAL_Delay>
		for(j = 0; j < 4; j++)
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	3301      	adds	r3, #1
 8004d78:	61bb      	str	r3, [r7, #24]
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	2b03      	cmp	r3, #3
 8004d7e:	dddf      	ble.n	8004d40 <motor_circle+0x2c>
    for(i = 0; i < n; i++)
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	3301      	adds	r3, #1
 8004d84:	61fb      	str	r3, [r7, #28]
 8004d86:	69fa      	ldr	r2, [r7, #28]
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	dbd5      	blt.n	8004d3a <motor_circle+0x26>
			}


		}
    }
}
 8004d8e:	bf00      	nop
 8004d90:	bf00      	nop
 8004d92:	3720      	adds	r7, #32
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	b60b60b7 	.word	0xb60b60b7
 8004d9c:	20000014 	.word	0x20000014
 8004da0:	20000018 	.word	0x20000018

08004da4 <Motor_contin>:

//
void Motor_contin(int direction, int delay)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
	int j;
	for(j = 0; j < 4; j++)
 8004dae:	2300      	movs	r3, #0
 8004db0:	60fb      	str	r3, [r7, #12]
 8004db2:	e01c      	b.n	8004dee <Motor_contin+0x4a>
			{
				if(1 == direction)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d10b      	bne.n	8004dd2 <Motor_contin+0x2e>
				{
					//SetMotor(0x00);
					SetMotor(forward[j]);
 8004dba:	4a11      	ldr	r2, [pc, #68]	; (8004e00 <Motor_contin+0x5c>)
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f7ff ff1a 	bl	8004bfc <SetMotor>
					HAL_Delay(delay);
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fc ffe4 	bl	8001d98 <HAL_Delay>
 8004dd0:	e00a      	b.n	8004de8 <Motor_contin+0x44>
				}
				else
				{
					//SetMotor(0x00);
					SetMotor(reverse[j]);
 8004dd2:	4a0c      	ldr	r2, [pc, #48]	; (8004e04 <Motor_contin+0x60>)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7ff ff0e 	bl	8004bfc <SetMotor>
					HAL_Delay(delay);
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f7fc ffd8 	bl	8001d98 <HAL_Delay>
	for(j = 0; j < 4; j++)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	3301      	adds	r3, #1
 8004dec:	60fb      	str	r3, [r7, #12]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2b03      	cmp	r3, #3
 8004df2:	dddf      	ble.n	8004db4 <Motor_contin+0x10>
				}


			}
}
 8004df4:	bf00      	nop
 8004df6:	bf00      	nop
 8004df8:	3710      	adds	r7, #16
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	20000014 	.word	0x20000014
 8004e04:	20000018 	.word	0x20000018

08004e08 <Send_Pluse>:
#include "usart.h"
#include "gpio.h"
extern TIM_HandleTypeDef htim2;

void Send_Pluse(void)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	af00      	add	r7, sp, #0

		HAL_GPIO_WritePin(trig_GPIO_Port,trig_Pin,GPIO_PIN_RESET);
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	2104      	movs	r1, #4
 8004e10:	4808      	ldr	r0, [pc, #32]	; (8004e34 <Send_Pluse+0x2c>)
 8004e12:	f7fd fb25 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(trig_GPIO_Port,trig_Pin,GPIO_PIN_SET);
 8004e16:	2201      	movs	r2, #1
 8004e18:	2104      	movs	r1, #4
 8004e1a:	4806      	ldr	r0, [pc, #24]	; (8004e34 <Send_Pluse+0x2c>)
 8004e1c:	f7fd fb20 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_Delay(1); //10us
 8004e20:	2001      	movs	r0, #1
 8004e22:	f7fc ffb9 	bl	8001d98 <HAL_Delay>
		HAL_GPIO_WritePin(trig_GPIO_Port,trig_Pin,GPIO_PIN_RESET);
 8004e26:	2200      	movs	r2, #0
 8004e28:	2104      	movs	r1, #4
 8004e2a:	4802      	ldr	r0, [pc, #8]	; (8004e34 <Send_Pluse+0x2c>)
 8004e2c:	f7fd fb18 	bl	8002460 <HAL_GPIO_WritePin>

}
 8004e30:	bf00      	nop
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	40020000 	.word	0x40020000

08004e38 <__errno>:
 8004e38:	4b01      	ldr	r3, [pc, #4]	; (8004e40 <__errno+0x8>)
 8004e3a:	6818      	ldr	r0, [r3, #0]
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	2000001c 	.word	0x2000001c

08004e44 <__libc_init_array>:
 8004e44:	b570      	push	{r4, r5, r6, lr}
 8004e46:	4d0d      	ldr	r5, [pc, #52]	; (8004e7c <__libc_init_array+0x38>)
 8004e48:	4c0d      	ldr	r4, [pc, #52]	; (8004e80 <__libc_init_array+0x3c>)
 8004e4a:	1b64      	subs	r4, r4, r5
 8004e4c:	10a4      	asrs	r4, r4, #2
 8004e4e:	2600      	movs	r6, #0
 8004e50:	42a6      	cmp	r6, r4
 8004e52:	d109      	bne.n	8004e68 <__libc_init_array+0x24>
 8004e54:	4d0b      	ldr	r5, [pc, #44]	; (8004e84 <__libc_init_array+0x40>)
 8004e56:	4c0c      	ldr	r4, [pc, #48]	; (8004e88 <__libc_init_array+0x44>)
 8004e58:	f004 fcd0 	bl	80097fc <_init>
 8004e5c:	1b64      	subs	r4, r4, r5
 8004e5e:	10a4      	asrs	r4, r4, #2
 8004e60:	2600      	movs	r6, #0
 8004e62:	42a6      	cmp	r6, r4
 8004e64:	d105      	bne.n	8004e72 <__libc_init_array+0x2e>
 8004e66:	bd70      	pop	{r4, r5, r6, pc}
 8004e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e6c:	4798      	blx	r3
 8004e6e:	3601      	adds	r6, #1
 8004e70:	e7ee      	b.n	8004e50 <__libc_init_array+0xc>
 8004e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e76:	4798      	blx	r3
 8004e78:	3601      	adds	r6, #1
 8004e7a:	e7f2      	b.n	8004e62 <__libc_init_array+0x1e>
 8004e7c:	08009d2c 	.word	0x08009d2c
 8004e80:	08009d2c 	.word	0x08009d2c
 8004e84:	08009d2c 	.word	0x08009d2c
 8004e88:	08009d30 	.word	0x08009d30

08004e8c <memset>:
 8004e8c:	4402      	add	r2, r0
 8004e8e:	4603      	mov	r3, r0
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d100      	bne.n	8004e96 <memset+0xa>
 8004e94:	4770      	bx	lr
 8004e96:	f803 1b01 	strb.w	r1, [r3], #1
 8004e9a:	e7f9      	b.n	8004e90 <memset+0x4>

08004e9c <__cvt>:
 8004e9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ea0:	ec55 4b10 	vmov	r4, r5, d0
 8004ea4:	2d00      	cmp	r5, #0
 8004ea6:	460e      	mov	r6, r1
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	462b      	mov	r3, r5
 8004eac:	bfbb      	ittet	lt
 8004eae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004eb2:	461d      	movlt	r5, r3
 8004eb4:	2300      	movge	r3, #0
 8004eb6:	232d      	movlt	r3, #45	; 0x2d
 8004eb8:	700b      	strb	r3, [r1, #0]
 8004eba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ebc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004ec0:	4691      	mov	r9, r2
 8004ec2:	f023 0820 	bic.w	r8, r3, #32
 8004ec6:	bfbc      	itt	lt
 8004ec8:	4622      	movlt	r2, r4
 8004eca:	4614      	movlt	r4, r2
 8004ecc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ed0:	d005      	beq.n	8004ede <__cvt+0x42>
 8004ed2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004ed6:	d100      	bne.n	8004eda <__cvt+0x3e>
 8004ed8:	3601      	adds	r6, #1
 8004eda:	2102      	movs	r1, #2
 8004edc:	e000      	b.n	8004ee0 <__cvt+0x44>
 8004ede:	2103      	movs	r1, #3
 8004ee0:	ab03      	add	r3, sp, #12
 8004ee2:	9301      	str	r3, [sp, #4]
 8004ee4:	ab02      	add	r3, sp, #8
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	ec45 4b10 	vmov	d0, r4, r5
 8004eec:	4653      	mov	r3, sl
 8004eee:	4632      	mov	r2, r6
 8004ef0:	f001 ff02 	bl	8006cf8 <_dtoa_r>
 8004ef4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004ef8:	4607      	mov	r7, r0
 8004efa:	d102      	bne.n	8004f02 <__cvt+0x66>
 8004efc:	f019 0f01 	tst.w	r9, #1
 8004f00:	d022      	beq.n	8004f48 <__cvt+0xac>
 8004f02:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f06:	eb07 0906 	add.w	r9, r7, r6
 8004f0a:	d110      	bne.n	8004f2e <__cvt+0x92>
 8004f0c:	783b      	ldrb	r3, [r7, #0]
 8004f0e:	2b30      	cmp	r3, #48	; 0x30
 8004f10:	d10a      	bne.n	8004f28 <__cvt+0x8c>
 8004f12:	2200      	movs	r2, #0
 8004f14:	2300      	movs	r3, #0
 8004f16:	4620      	mov	r0, r4
 8004f18:	4629      	mov	r1, r5
 8004f1a:	f7fb fddd 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f1e:	b918      	cbnz	r0, 8004f28 <__cvt+0x8c>
 8004f20:	f1c6 0601 	rsb	r6, r6, #1
 8004f24:	f8ca 6000 	str.w	r6, [sl]
 8004f28:	f8da 3000 	ldr.w	r3, [sl]
 8004f2c:	4499      	add	r9, r3
 8004f2e:	2200      	movs	r2, #0
 8004f30:	2300      	movs	r3, #0
 8004f32:	4620      	mov	r0, r4
 8004f34:	4629      	mov	r1, r5
 8004f36:	f7fb fdcf 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f3a:	b108      	cbz	r0, 8004f40 <__cvt+0xa4>
 8004f3c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004f40:	2230      	movs	r2, #48	; 0x30
 8004f42:	9b03      	ldr	r3, [sp, #12]
 8004f44:	454b      	cmp	r3, r9
 8004f46:	d307      	bcc.n	8004f58 <__cvt+0xbc>
 8004f48:	9b03      	ldr	r3, [sp, #12]
 8004f4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f4c:	1bdb      	subs	r3, r3, r7
 8004f4e:	4638      	mov	r0, r7
 8004f50:	6013      	str	r3, [r2, #0]
 8004f52:	b004      	add	sp, #16
 8004f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f58:	1c59      	adds	r1, r3, #1
 8004f5a:	9103      	str	r1, [sp, #12]
 8004f5c:	701a      	strb	r2, [r3, #0]
 8004f5e:	e7f0      	b.n	8004f42 <__cvt+0xa6>

08004f60 <__exponent>:
 8004f60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f62:	4603      	mov	r3, r0
 8004f64:	2900      	cmp	r1, #0
 8004f66:	bfb8      	it	lt
 8004f68:	4249      	neglt	r1, r1
 8004f6a:	f803 2b02 	strb.w	r2, [r3], #2
 8004f6e:	bfb4      	ite	lt
 8004f70:	222d      	movlt	r2, #45	; 0x2d
 8004f72:	222b      	movge	r2, #43	; 0x2b
 8004f74:	2909      	cmp	r1, #9
 8004f76:	7042      	strb	r2, [r0, #1]
 8004f78:	dd2a      	ble.n	8004fd0 <__exponent+0x70>
 8004f7a:	f10d 0407 	add.w	r4, sp, #7
 8004f7e:	46a4      	mov	ip, r4
 8004f80:	270a      	movs	r7, #10
 8004f82:	46a6      	mov	lr, r4
 8004f84:	460a      	mov	r2, r1
 8004f86:	fb91 f6f7 	sdiv	r6, r1, r7
 8004f8a:	fb07 1516 	mls	r5, r7, r6, r1
 8004f8e:	3530      	adds	r5, #48	; 0x30
 8004f90:	2a63      	cmp	r2, #99	; 0x63
 8004f92:	f104 34ff 	add.w	r4, r4, #4294967295
 8004f96:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004f9a:	4631      	mov	r1, r6
 8004f9c:	dcf1      	bgt.n	8004f82 <__exponent+0x22>
 8004f9e:	3130      	adds	r1, #48	; 0x30
 8004fa0:	f1ae 0502 	sub.w	r5, lr, #2
 8004fa4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004fa8:	1c44      	adds	r4, r0, #1
 8004faa:	4629      	mov	r1, r5
 8004fac:	4561      	cmp	r1, ip
 8004fae:	d30a      	bcc.n	8004fc6 <__exponent+0x66>
 8004fb0:	f10d 0209 	add.w	r2, sp, #9
 8004fb4:	eba2 020e 	sub.w	r2, r2, lr
 8004fb8:	4565      	cmp	r5, ip
 8004fba:	bf88      	it	hi
 8004fbc:	2200      	movhi	r2, #0
 8004fbe:	4413      	add	r3, r2
 8004fc0:	1a18      	subs	r0, r3, r0
 8004fc2:	b003      	add	sp, #12
 8004fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fca:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004fce:	e7ed      	b.n	8004fac <__exponent+0x4c>
 8004fd0:	2330      	movs	r3, #48	; 0x30
 8004fd2:	3130      	adds	r1, #48	; 0x30
 8004fd4:	7083      	strb	r3, [r0, #2]
 8004fd6:	70c1      	strb	r1, [r0, #3]
 8004fd8:	1d03      	adds	r3, r0, #4
 8004fda:	e7f1      	b.n	8004fc0 <__exponent+0x60>

08004fdc <_printf_float>:
 8004fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fe0:	ed2d 8b02 	vpush	{d8}
 8004fe4:	b08d      	sub	sp, #52	; 0x34
 8004fe6:	460c      	mov	r4, r1
 8004fe8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004fec:	4616      	mov	r6, r2
 8004fee:	461f      	mov	r7, r3
 8004ff0:	4605      	mov	r5, r0
 8004ff2:	f003 f993 	bl	800831c <_localeconv_r>
 8004ff6:	f8d0 a000 	ldr.w	sl, [r0]
 8004ffa:	4650      	mov	r0, sl
 8004ffc:	f7fb f8f0 	bl	80001e0 <strlen>
 8005000:	2300      	movs	r3, #0
 8005002:	930a      	str	r3, [sp, #40]	; 0x28
 8005004:	6823      	ldr	r3, [r4, #0]
 8005006:	9305      	str	r3, [sp, #20]
 8005008:	f8d8 3000 	ldr.w	r3, [r8]
 800500c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005010:	3307      	adds	r3, #7
 8005012:	f023 0307 	bic.w	r3, r3, #7
 8005016:	f103 0208 	add.w	r2, r3, #8
 800501a:	f8c8 2000 	str.w	r2, [r8]
 800501e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005022:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005026:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800502a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800502e:	9307      	str	r3, [sp, #28]
 8005030:	f8cd 8018 	str.w	r8, [sp, #24]
 8005034:	ee08 0a10 	vmov	s16, r0
 8005038:	4b9f      	ldr	r3, [pc, #636]	; (80052b8 <_printf_float+0x2dc>)
 800503a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800503e:	f04f 32ff 	mov.w	r2, #4294967295
 8005042:	f7fb fd7b 	bl	8000b3c <__aeabi_dcmpun>
 8005046:	bb88      	cbnz	r0, 80050ac <_printf_float+0xd0>
 8005048:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800504c:	4b9a      	ldr	r3, [pc, #616]	; (80052b8 <_printf_float+0x2dc>)
 800504e:	f04f 32ff 	mov.w	r2, #4294967295
 8005052:	f7fb fd55 	bl	8000b00 <__aeabi_dcmple>
 8005056:	bb48      	cbnz	r0, 80050ac <_printf_float+0xd0>
 8005058:	2200      	movs	r2, #0
 800505a:	2300      	movs	r3, #0
 800505c:	4640      	mov	r0, r8
 800505e:	4649      	mov	r1, r9
 8005060:	f7fb fd44 	bl	8000aec <__aeabi_dcmplt>
 8005064:	b110      	cbz	r0, 800506c <_printf_float+0x90>
 8005066:	232d      	movs	r3, #45	; 0x2d
 8005068:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800506c:	4b93      	ldr	r3, [pc, #588]	; (80052bc <_printf_float+0x2e0>)
 800506e:	4894      	ldr	r0, [pc, #592]	; (80052c0 <_printf_float+0x2e4>)
 8005070:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005074:	bf94      	ite	ls
 8005076:	4698      	movls	r8, r3
 8005078:	4680      	movhi	r8, r0
 800507a:	2303      	movs	r3, #3
 800507c:	6123      	str	r3, [r4, #16]
 800507e:	9b05      	ldr	r3, [sp, #20]
 8005080:	f023 0204 	bic.w	r2, r3, #4
 8005084:	6022      	str	r2, [r4, #0]
 8005086:	f04f 0900 	mov.w	r9, #0
 800508a:	9700      	str	r7, [sp, #0]
 800508c:	4633      	mov	r3, r6
 800508e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005090:	4621      	mov	r1, r4
 8005092:	4628      	mov	r0, r5
 8005094:	f000 f9d8 	bl	8005448 <_printf_common>
 8005098:	3001      	adds	r0, #1
 800509a:	f040 8090 	bne.w	80051be <_printf_float+0x1e2>
 800509e:	f04f 30ff 	mov.w	r0, #4294967295
 80050a2:	b00d      	add	sp, #52	; 0x34
 80050a4:	ecbd 8b02 	vpop	{d8}
 80050a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050ac:	4642      	mov	r2, r8
 80050ae:	464b      	mov	r3, r9
 80050b0:	4640      	mov	r0, r8
 80050b2:	4649      	mov	r1, r9
 80050b4:	f7fb fd42 	bl	8000b3c <__aeabi_dcmpun>
 80050b8:	b140      	cbz	r0, 80050cc <_printf_float+0xf0>
 80050ba:	464b      	mov	r3, r9
 80050bc:	2b00      	cmp	r3, #0
 80050be:	bfbc      	itt	lt
 80050c0:	232d      	movlt	r3, #45	; 0x2d
 80050c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80050c6:	487f      	ldr	r0, [pc, #508]	; (80052c4 <_printf_float+0x2e8>)
 80050c8:	4b7f      	ldr	r3, [pc, #508]	; (80052c8 <_printf_float+0x2ec>)
 80050ca:	e7d1      	b.n	8005070 <_printf_float+0x94>
 80050cc:	6863      	ldr	r3, [r4, #4]
 80050ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80050d2:	9206      	str	r2, [sp, #24]
 80050d4:	1c5a      	adds	r2, r3, #1
 80050d6:	d13f      	bne.n	8005158 <_printf_float+0x17c>
 80050d8:	2306      	movs	r3, #6
 80050da:	6063      	str	r3, [r4, #4]
 80050dc:	9b05      	ldr	r3, [sp, #20]
 80050de:	6861      	ldr	r1, [r4, #4]
 80050e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80050e4:	2300      	movs	r3, #0
 80050e6:	9303      	str	r3, [sp, #12]
 80050e8:	ab0a      	add	r3, sp, #40	; 0x28
 80050ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 80050ee:	ab09      	add	r3, sp, #36	; 0x24
 80050f0:	ec49 8b10 	vmov	d0, r8, r9
 80050f4:	9300      	str	r3, [sp, #0]
 80050f6:	6022      	str	r2, [r4, #0]
 80050f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80050fc:	4628      	mov	r0, r5
 80050fe:	f7ff fecd 	bl	8004e9c <__cvt>
 8005102:	9b06      	ldr	r3, [sp, #24]
 8005104:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005106:	2b47      	cmp	r3, #71	; 0x47
 8005108:	4680      	mov	r8, r0
 800510a:	d108      	bne.n	800511e <_printf_float+0x142>
 800510c:	1cc8      	adds	r0, r1, #3
 800510e:	db02      	blt.n	8005116 <_printf_float+0x13a>
 8005110:	6863      	ldr	r3, [r4, #4]
 8005112:	4299      	cmp	r1, r3
 8005114:	dd41      	ble.n	800519a <_printf_float+0x1be>
 8005116:	f1ab 0b02 	sub.w	fp, fp, #2
 800511a:	fa5f fb8b 	uxtb.w	fp, fp
 800511e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005122:	d820      	bhi.n	8005166 <_printf_float+0x18a>
 8005124:	3901      	subs	r1, #1
 8005126:	465a      	mov	r2, fp
 8005128:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800512c:	9109      	str	r1, [sp, #36]	; 0x24
 800512e:	f7ff ff17 	bl	8004f60 <__exponent>
 8005132:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005134:	1813      	adds	r3, r2, r0
 8005136:	2a01      	cmp	r2, #1
 8005138:	4681      	mov	r9, r0
 800513a:	6123      	str	r3, [r4, #16]
 800513c:	dc02      	bgt.n	8005144 <_printf_float+0x168>
 800513e:	6822      	ldr	r2, [r4, #0]
 8005140:	07d2      	lsls	r2, r2, #31
 8005142:	d501      	bpl.n	8005148 <_printf_float+0x16c>
 8005144:	3301      	adds	r3, #1
 8005146:	6123      	str	r3, [r4, #16]
 8005148:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800514c:	2b00      	cmp	r3, #0
 800514e:	d09c      	beq.n	800508a <_printf_float+0xae>
 8005150:	232d      	movs	r3, #45	; 0x2d
 8005152:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005156:	e798      	b.n	800508a <_printf_float+0xae>
 8005158:	9a06      	ldr	r2, [sp, #24]
 800515a:	2a47      	cmp	r2, #71	; 0x47
 800515c:	d1be      	bne.n	80050dc <_printf_float+0x100>
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1bc      	bne.n	80050dc <_printf_float+0x100>
 8005162:	2301      	movs	r3, #1
 8005164:	e7b9      	b.n	80050da <_printf_float+0xfe>
 8005166:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800516a:	d118      	bne.n	800519e <_printf_float+0x1c2>
 800516c:	2900      	cmp	r1, #0
 800516e:	6863      	ldr	r3, [r4, #4]
 8005170:	dd0b      	ble.n	800518a <_printf_float+0x1ae>
 8005172:	6121      	str	r1, [r4, #16]
 8005174:	b913      	cbnz	r3, 800517c <_printf_float+0x1a0>
 8005176:	6822      	ldr	r2, [r4, #0]
 8005178:	07d0      	lsls	r0, r2, #31
 800517a:	d502      	bpl.n	8005182 <_printf_float+0x1a6>
 800517c:	3301      	adds	r3, #1
 800517e:	440b      	add	r3, r1
 8005180:	6123      	str	r3, [r4, #16]
 8005182:	65a1      	str	r1, [r4, #88]	; 0x58
 8005184:	f04f 0900 	mov.w	r9, #0
 8005188:	e7de      	b.n	8005148 <_printf_float+0x16c>
 800518a:	b913      	cbnz	r3, 8005192 <_printf_float+0x1b6>
 800518c:	6822      	ldr	r2, [r4, #0]
 800518e:	07d2      	lsls	r2, r2, #31
 8005190:	d501      	bpl.n	8005196 <_printf_float+0x1ba>
 8005192:	3302      	adds	r3, #2
 8005194:	e7f4      	b.n	8005180 <_printf_float+0x1a4>
 8005196:	2301      	movs	r3, #1
 8005198:	e7f2      	b.n	8005180 <_printf_float+0x1a4>
 800519a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800519e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051a0:	4299      	cmp	r1, r3
 80051a2:	db05      	blt.n	80051b0 <_printf_float+0x1d4>
 80051a4:	6823      	ldr	r3, [r4, #0]
 80051a6:	6121      	str	r1, [r4, #16]
 80051a8:	07d8      	lsls	r0, r3, #31
 80051aa:	d5ea      	bpl.n	8005182 <_printf_float+0x1a6>
 80051ac:	1c4b      	adds	r3, r1, #1
 80051ae:	e7e7      	b.n	8005180 <_printf_float+0x1a4>
 80051b0:	2900      	cmp	r1, #0
 80051b2:	bfd4      	ite	le
 80051b4:	f1c1 0202 	rsble	r2, r1, #2
 80051b8:	2201      	movgt	r2, #1
 80051ba:	4413      	add	r3, r2
 80051bc:	e7e0      	b.n	8005180 <_printf_float+0x1a4>
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	055a      	lsls	r2, r3, #21
 80051c2:	d407      	bmi.n	80051d4 <_printf_float+0x1f8>
 80051c4:	6923      	ldr	r3, [r4, #16]
 80051c6:	4642      	mov	r2, r8
 80051c8:	4631      	mov	r1, r6
 80051ca:	4628      	mov	r0, r5
 80051cc:	47b8      	blx	r7
 80051ce:	3001      	adds	r0, #1
 80051d0:	d12c      	bne.n	800522c <_printf_float+0x250>
 80051d2:	e764      	b.n	800509e <_printf_float+0xc2>
 80051d4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80051d8:	f240 80e0 	bls.w	800539c <_printf_float+0x3c0>
 80051dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051e0:	2200      	movs	r2, #0
 80051e2:	2300      	movs	r3, #0
 80051e4:	f7fb fc78 	bl	8000ad8 <__aeabi_dcmpeq>
 80051e8:	2800      	cmp	r0, #0
 80051ea:	d034      	beq.n	8005256 <_printf_float+0x27a>
 80051ec:	4a37      	ldr	r2, [pc, #220]	; (80052cc <_printf_float+0x2f0>)
 80051ee:	2301      	movs	r3, #1
 80051f0:	4631      	mov	r1, r6
 80051f2:	4628      	mov	r0, r5
 80051f4:	47b8      	blx	r7
 80051f6:	3001      	adds	r0, #1
 80051f8:	f43f af51 	beq.w	800509e <_printf_float+0xc2>
 80051fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005200:	429a      	cmp	r2, r3
 8005202:	db02      	blt.n	800520a <_printf_float+0x22e>
 8005204:	6823      	ldr	r3, [r4, #0]
 8005206:	07d8      	lsls	r0, r3, #31
 8005208:	d510      	bpl.n	800522c <_printf_float+0x250>
 800520a:	ee18 3a10 	vmov	r3, s16
 800520e:	4652      	mov	r2, sl
 8005210:	4631      	mov	r1, r6
 8005212:	4628      	mov	r0, r5
 8005214:	47b8      	blx	r7
 8005216:	3001      	adds	r0, #1
 8005218:	f43f af41 	beq.w	800509e <_printf_float+0xc2>
 800521c:	f04f 0800 	mov.w	r8, #0
 8005220:	f104 091a 	add.w	r9, r4, #26
 8005224:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005226:	3b01      	subs	r3, #1
 8005228:	4543      	cmp	r3, r8
 800522a:	dc09      	bgt.n	8005240 <_printf_float+0x264>
 800522c:	6823      	ldr	r3, [r4, #0]
 800522e:	079b      	lsls	r3, r3, #30
 8005230:	f100 8105 	bmi.w	800543e <_printf_float+0x462>
 8005234:	68e0      	ldr	r0, [r4, #12]
 8005236:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005238:	4298      	cmp	r0, r3
 800523a:	bfb8      	it	lt
 800523c:	4618      	movlt	r0, r3
 800523e:	e730      	b.n	80050a2 <_printf_float+0xc6>
 8005240:	2301      	movs	r3, #1
 8005242:	464a      	mov	r2, r9
 8005244:	4631      	mov	r1, r6
 8005246:	4628      	mov	r0, r5
 8005248:	47b8      	blx	r7
 800524a:	3001      	adds	r0, #1
 800524c:	f43f af27 	beq.w	800509e <_printf_float+0xc2>
 8005250:	f108 0801 	add.w	r8, r8, #1
 8005254:	e7e6      	b.n	8005224 <_printf_float+0x248>
 8005256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005258:	2b00      	cmp	r3, #0
 800525a:	dc39      	bgt.n	80052d0 <_printf_float+0x2f4>
 800525c:	4a1b      	ldr	r2, [pc, #108]	; (80052cc <_printf_float+0x2f0>)
 800525e:	2301      	movs	r3, #1
 8005260:	4631      	mov	r1, r6
 8005262:	4628      	mov	r0, r5
 8005264:	47b8      	blx	r7
 8005266:	3001      	adds	r0, #1
 8005268:	f43f af19 	beq.w	800509e <_printf_float+0xc2>
 800526c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005270:	4313      	orrs	r3, r2
 8005272:	d102      	bne.n	800527a <_printf_float+0x29e>
 8005274:	6823      	ldr	r3, [r4, #0]
 8005276:	07d9      	lsls	r1, r3, #31
 8005278:	d5d8      	bpl.n	800522c <_printf_float+0x250>
 800527a:	ee18 3a10 	vmov	r3, s16
 800527e:	4652      	mov	r2, sl
 8005280:	4631      	mov	r1, r6
 8005282:	4628      	mov	r0, r5
 8005284:	47b8      	blx	r7
 8005286:	3001      	adds	r0, #1
 8005288:	f43f af09 	beq.w	800509e <_printf_float+0xc2>
 800528c:	f04f 0900 	mov.w	r9, #0
 8005290:	f104 0a1a 	add.w	sl, r4, #26
 8005294:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005296:	425b      	negs	r3, r3
 8005298:	454b      	cmp	r3, r9
 800529a:	dc01      	bgt.n	80052a0 <_printf_float+0x2c4>
 800529c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800529e:	e792      	b.n	80051c6 <_printf_float+0x1ea>
 80052a0:	2301      	movs	r3, #1
 80052a2:	4652      	mov	r2, sl
 80052a4:	4631      	mov	r1, r6
 80052a6:	4628      	mov	r0, r5
 80052a8:	47b8      	blx	r7
 80052aa:	3001      	adds	r0, #1
 80052ac:	f43f aef7 	beq.w	800509e <_printf_float+0xc2>
 80052b0:	f109 0901 	add.w	r9, r9, #1
 80052b4:	e7ee      	b.n	8005294 <_printf_float+0x2b8>
 80052b6:	bf00      	nop
 80052b8:	7fefffff 	.word	0x7fefffff
 80052bc:	08009874 	.word	0x08009874
 80052c0:	08009878 	.word	0x08009878
 80052c4:	08009880 	.word	0x08009880
 80052c8:	0800987c 	.word	0x0800987c
 80052cc:	08009884 	.word	0x08009884
 80052d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052d4:	429a      	cmp	r2, r3
 80052d6:	bfa8      	it	ge
 80052d8:	461a      	movge	r2, r3
 80052da:	2a00      	cmp	r2, #0
 80052dc:	4691      	mov	r9, r2
 80052de:	dc37      	bgt.n	8005350 <_printf_float+0x374>
 80052e0:	f04f 0b00 	mov.w	fp, #0
 80052e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052e8:	f104 021a 	add.w	r2, r4, #26
 80052ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052ee:	9305      	str	r3, [sp, #20]
 80052f0:	eba3 0309 	sub.w	r3, r3, r9
 80052f4:	455b      	cmp	r3, fp
 80052f6:	dc33      	bgt.n	8005360 <_printf_float+0x384>
 80052f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052fc:	429a      	cmp	r2, r3
 80052fe:	db3b      	blt.n	8005378 <_printf_float+0x39c>
 8005300:	6823      	ldr	r3, [r4, #0]
 8005302:	07da      	lsls	r2, r3, #31
 8005304:	d438      	bmi.n	8005378 <_printf_float+0x39c>
 8005306:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005308:	9b05      	ldr	r3, [sp, #20]
 800530a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	eba2 0901 	sub.w	r9, r2, r1
 8005312:	4599      	cmp	r9, r3
 8005314:	bfa8      	it	ge
 8005316:	4699      	movge	r9, r3
 8005318:	f1b9 0f00 	cmp.w	r9, #0
 800531c:	dc35      	bgt.n	800538a <_printf_float+0x3ae>
 800531e:	f04f 0800 	mov.w	r8, #0
 8005322:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005326:	f104 0a1a 	add.w	sl, r4, #26
 800532a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800532e:	1a9b      	subs	r3, r3, r2
 8005330:	eba3 0309 	sub.w	r3, r3, r9
 8005334:	4543      	cmp	r3, r8
 8005336:	f77f af79 	ble.w	800522c <_printf_float+0x250>
 800533a:	2301      	movs	r3, #1
 800533c:	4652      	mov	r2, sl
 800533e:	4631      	mov	r1, r6
 8005340:	4628      	mov	r0, r5
 8005342:	47b8      	blx	r7
 8005344:	3001      	adds	r0, #1
 8005346:	f43f aeaa 	beq.w	800509e <_printf_float+0xc2>
 800534a:	f108 0801 	add.w	r8, r8, #1
 800534e:	e7ec      	b.n	800532a <_printf_float+0x34e>
 8005350:	4613      	mov	r3, r2
 8005352:	4631      	mov	r1, r6
 8005354:	4642      	mov	r2, r8
 8005356:	4628      	mov	r0, r5
 8005358:	47b8      	blx	r7
 800535a:	3001      	adds	r0, #1
 800535c:	d1c0      	bne.n	80052e0 <_printf_float+0x304>
 800535e:	e69e      	b.n	800509e <_printf_float+0xc2>
 8005360:	2301      	movs	r3, #1
 8005362:	4631      	mov	r1, r6
 8005364:	4628      	mov	r0, r5
 8005366:	9205      	str	r2, [sp, #20]
 8005368:	47b8      	blx	r7
 800536a:	3001      	adds	r0, #1
 800536c:	f43f ae97 	beq.w	800509e <_printf_float+0xc2>
 8005370:	9a05      	ldr	r2, [sp, #20]
 8005372:	f10b 0b01 	add.w	fp, fp, #1
 8005376:	e7b9      	b.n	80052ec <_printf_float+0x310>
 8005378:	ee18 3a10 	vmov	r3, s16
 800537c:	4652      	mov	r2, sl
 800537e:	4631      	mov	r1, r6
 8005380:	4628      	mov	r0, r5
 8005382:	47b8      	blx	r7
 8005384:	3001      	adds	r0, #1
 8005386:	d1be      	bne.n	8005306 <_printf_float+0x32a>
 8005388:	e689      	b.n	800509e <_printf_float+0xc2>
 800538a:	9a05      	ldr	r2, [sp, #20]
 800538c:	464b      	mov	r3, r9
 800538e:	4442      	add	r2, r8
 8005390:	4631      	mov	r1, r6
 8005392:	4628      	mov	r0, r5
 8005394:	47b8      	blx	r7
 8005396:	3001      	adds	r0, #1
 8005398:	d1c1      	bne.n	800531e <_printf_float+0x342>
 800539a:	e680      	b.n	800509e <_printf_float+0xc2>
 800539c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800539e:	2a01      	cmp	r2, #1
 80053a0:	dc01      	bgt.n	80053a6 <_printf_float+0x3ca>
 80053a2:	07db      	lsls	r3, r3, #31
 80053a4:	d538      	bpl.n	8005418 <_printf_float+0x43c>
 80053a6:	2301      	movs	r3, #1
 80053a8:	4642      	mov	r2, r8
 80053aa:	4631      	mov	r1, r6
 80053ac:	4628      	mov	r0, r5
 80053ae:	47b8      	blx	r7
 80053b0:	3001      	adds	r0, #1
 80053b2:	f43f ae74 	beq.w	800509e <_printf_float+0xc2>
 80053b6:	ee18 3a10 	vmov	r3, s16
 80053ba:	4652      	mov	r2, sl
 80053bc:	4631      	mov	r1, r6
 80053be:	4628      	mov	r0, r5
 80053c0:	47b8      	blx	r7
 80053c2:	3001      	adds	r0, #1
 80053c4:	f43f ae6b 	beq.w	800509e <_printf_float+0xc2>
 80053c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053cc:	2200      	movs	r2, #0
 80053ce:	2300      	movs	r3, #0
 80053d0:	f7fb fb82 	bl	8000ad8 <__aeabi_dcmpeq>
 80053d4:	b9d8      	cbnz	r0, 800540e <_printf_float+0x432>
 80053d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053d8:	f108 0201 	add.w	r2, r8, #1
 80053dc:	3b01      	subs	r3, #1
 80053de:	4631      	mov	r1, r6
 80053e0:	4628      	mov	r0, r5
 80053e2:	47b8      	blx	r7
 80053e4:	3001      	adds	r0, #1
 80053e6:	d10e      	bne.n	8005406 <_printf_float+0x42a>
 80053e8:	e659      	b.n	800509e <_printf_float+0xc2>
 80053ea:	2301      	movs	r3, #1
 80053ec:	4652      	mov	r2, sl
 80053ee:	4631      	mov	r1, r6
 80053f0:	4628      	mov	r0, r5
 80053f2:	47b8      	blx	r7
 80053f4:	3001      	adds	r0, #1
 80053f6:	f43f ae52 	beq.w	800509e <_printf_float+0xc2>
 80053fa:	f108 0801 	add.w	r8, r8, #1
 80053fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005400:	3b01      	subs	r3, #1
 8005402:	4543      	cmp	r3, r8
 8005404:	dcf1      	bgt.n	80053ea <_printf_float+0x40e>
 8005406:	464b      	mov	r3, r9
 8005408:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800540c:	e6dc      	b.n	80051c8 <_printf_float+0x1ec>
 800540e:	f04f 0800 	mov.w	r8, #0
 8005412:	f104 0a1a 	add.w	sl, r4, #26
 8005416:	e7f2      	b.n	80053fe <_printf_float+0x422>
 8005418:	2301      	movs	r3, #1
 800541a:	4642      	mov	r2, r8
 800541c:	e7df      	b.n	80053de <_printf_float+0x402>
 800541e:	2301      	movs	r3, #1
 8005420:	464a      	mov	r2, r9
 8005422:	4631      	mov	r1, r6
 8005424:	4628      	mov	r0, r5
 8005426:	47b8      	blx	r7
 8005428:	3001      	adds	r0, #1
 800542a:	f43f ae38 	beq.w	800509e <_printf_float+0xc2>
 800542e:	f108 0801 	add.w	r8, r8, #1
 8005432:	68e3      	ldr	r3, [r4, #12]
 8005434:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005436:	1a5b      	subs	r3, r3, r1
 8005438:	4543      	cmp	r3, r8
 800543a:	dcf0      	bgt.n	800541e <_printf_float+0x442>
 800543c:	e6fa      	b.n	8005234 <_printf_float+0x258>
 800543e:	f04f 0800 	mov.w	r8, #0
 8005442:	f104 0919 	add.w	r9, r4, #25
 8005446:	e7f4      	b.n	8005432 <_printf_float+0x456>

08005448 <_printf_common>:
 8005448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800544c:	4616      	mov	r6, r2
 800544e:	4699      	mov	r9, r3
 8005450:	688a      	ldr	r2, [r1, #8]
 8005452:	690b      	ldr	r3, [r1, #16]
 8005454:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005458:	4293      	cmp	r3, r2
 800545a:	bfb8      	it	lt
 800545c:	4613      	movlt	r3, r2
 800545e:	6033      	str	r3, [r6, #0]
 8005460:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005464:	4607      	mov	r7, r0
 8005466:	460c      	mov	r4, r1
 8005468:	b10a      	cbz	r2, 800546e <_printf_common+0x26>
 800546a:	3301      	adds	r3, #1
 800546c:	6033      	str	r3, [r6, #0]
 800546e:	6823      	ldr	r3, [r4, #0]
 8005470:	0699      	lsls	r1, r3, #26
 8005472:	bf42      	ittt	mi
 8005474:	6833      	ldrmi	r3, [r6, #0]
 8005476:	3302      	addmi	r3, #2
 8005478:	6033      	strmi	r3, [r6, #0]
 800547a:	6825      	ldr	r5, [r4, #0]
 800547c:	f015 0506 	ands.w	r5, r5, #6
 8005480:	d106      	bne.n	8005490 <_printf_common+0x48>
 8005482:	f104 0a19 	add.w	sl, r4, #25
 8005486:	68e3      	ldr	r3, [r4, #12]
 8005488:	6832      	ldr	r2, [r6, #0]
 800548a:	1a9b      	subs	r3, r3, r2
 800548c:	42ab      	cmp	r3, r5
 800548e:	dc26      	bgt.n	80054de <_printf_common+0x96>
 8005490:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005494:	1e13      	subs	r3, r2, #0
 8005496:	6822      	ldr	r2, [r4, #0]
 8005498:	bf18      	it	ne
 800549a:	2301      	movne	r3, #1
 800549c:	0692      	lsls	r2, r2, #26
 800549e:	d42b      	bmi.n	80054f8 <_printf_common+0xb0>
 80054a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054a4:	4649      	mov	r1, r9
 80054a6:	4638      	mov	r0, r7
 80054a8:	47c0      	blx	r8
 80054aa:	3001      	adds	r0, #1
 80054ac:	d01e      	beq.n	80054ec <_printf_common+0xa4>
 80054ae:	6823      	ldr	r3, [r4, #0]
 80054b0:	68e5      	ldr	r5, [r4, #12]
 80054b2:	6832      	ldr	r2, [r6, #0]
 80054b4:	f003 0306 	and.w	r3, r3, #6
 80054b8:	2b04      	cmp	r3, #4
 80054ba:	bf08      	it	eq
 80054bc:	1aad      	subeq	r5, r5, r2
 80054be:	68a3      	ldr	r3, [r4, #8]
 80054c0:	6922      	ldr	r2, [r4, #16]
 80054c2:	bf0c      	ite	eq
 80054c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054c8:	2500      	movne	r5, #0
 80054ca:	4293      	cmp	r3, r2
 80054cc:	bfc4      	itt	gt
 80054ce:	1a9b      	subgt	r3, r3, r2
 80054d0:	18ed      	addgt	r5, r5, r3
 80054d2:	2600      	movs	r6, #0
 80054d4:	341a      	adds	r4, #26
 80054d6:	42b5      	cmp	r5, r6
 80054d8:	d11a      	bne.n	8005510 <_printf_common+0xc8>
 80054da:	2000      	movs	r0, #0
 80054dc:	e008      	b.n	80054f0 <_printf_common+0xa8>
 80054de:	2301      	movs	r3, #1
 80054e0:	4652      	mov	r2, sl
 80054e2:	4649      	mov	r1, r9
 80054e4:	4638      	mov	r0, r7
 80054e6:	47c0      	blx	r8
 80054e8:	3001      	adds	r0, #1
 80054ea:	d103      	bne.n	80054f4 <_printf_common+0xac>
 80054ec:	f04f 30ff 	mov.w	r0, #4294967295
 80054f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054f4:	3501      	adds	r5, #1
 80054f6:	e7c6      	b.n	8005486 <_printf_common+0x3e>
 80054f8:	18e1      	adds	r1, r4, r3
 80054fa:	1c5a      	adds	r2, r3, #1
 80054fc:	2030      	movs	r0, #48	; 0x30
 80054fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005502:	4422      	add	r2, r4
 8005504:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005508:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800550c:	3302      	adds	r3, #2
 800550e:	e7c7      	b.n	80054a0 <_printf_common+0x58>
 8005510:	2301      	movs	r3, #1
 8005512:	4622      	mov	r2, r4
 8005514:	4649      	mov	r1, r9
 8005516:	4638      	mov	r0, r7
 8005518:	47c0      	blx	r8
 800551a:	3001      	adds	r0, #1
 800551c:	d0e6      	beq.n	80054ec <_printf_common+0xa4>
 800551e:	3601      	adds	r6, #1
 8005520:	e7d9      	b.n	80054d6 <_printf_common+0x8e>
	...

08005524 <_printf_i>:
 8005524:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005528:	460c      	mov	r4, r1
 800552a:	4691      	mov	r9, r2
 800552c:	7e27      	ldrb	r7, [r4, #24]
 800552e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005530:	2f78      	cmp	r7, #120	; 0x78
 8005532:	4680      	mov	r8, r0
 8005534:	469a      	mov	sl, r3
 8005536:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800553a:	d807      	bhi.n	800554c <_printf_i+0x28>
 800553c:	2f62      	cmp	r7, #98	; 0x62
 800553e:	d80a      	bhi.n	8005556 <_printf_i+0x32>
 8005540:	2f00      	cmp	r7, #0
 8005542:	f000 80d8 	beq.w	80056f6 <_printf_i+0x1d2>
 8005546:	2f58      	cmp	r7, #88	; 0x58
 8005548:	f000 80a3 	beq.w	8005692 <_printf_i+0x16e>
 800554c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005550:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005554:	e03a      	b.n	80055cc <_printf_i+0xa8>
 8005556:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800555a:	2b15      	cmp	r3, #21
 800555c:	d8f6      	bhi.n	800554c <_printf_i+0x28>
 800555e:	a001      	add	r0, pc, #4	; (adr r0, 8005564 <_printf_i+0x40>)
 8005560:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005564:	080055bd 	.word	0x080055bd
 8005568:	080055d1 	.word	0x080055d1
 800556c:	0800554d 	.word	0x0800554d
 8005570:	0800554d 	.word	0x0800554d
 8005574:	0800554d 	.word	0x0800554d
 8005578:	0800554d 	.word	0x0800554d
 800557c:	080055d1 	.word	0x080055d1
 8005580:	0800554d 	.word	0x0800554d
 8005584:	0800554d 	.word	0x0800554d
 8005588:	0800554d 	.word	0x0800554d
 800558c:	0800554d 	.word	0x0800554d
 8005590:	080056dd 	.word	0x080056dd
 8005594:	08005601 	.word	0x08005601
 8005598:	080056bf 	.word	0x080056bf
 800559c:	0800554d 	.word	0x0800554d
 80055a0:	0800554d 	.word	0x0800554d
 80055a4:	080056ff 	.word	0x080056ff
 80055a8:	0800554d 	.word	0x0800554d
 80055ac:	08005601 	.word	0x08005601
 80055b0:	0800554d 	.word	0x0800554d
 80055b4:	0800554d 	.word	0x0800554d
 80055b8:	080056c7 	.word	0x080056c7
 80055bc:	680b      	ldr	r3, [r1, #0]
 80055be:	1d1a      	adds	r2, r3, #4
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	600a      	str	r2, [r1, #0]
 80055c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80055c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055cc:	2301      	movs	r3, #1
 80055ce:	e0a3      	b.n	8005718 <_printf_i+0x1f4>
 80055d0:	6825      	ldr	r5, [r4, #0]
 80055d2:	6808      	ldr	r0, [r1, #0]
 80055d4:	062e      	lsls	r6, r5, #24
 80055d6:	f100 0304 	add.w	r3, r0, #4
 80055da:	d50a      	bpl.n	80055f2 <_printf_i+0xce>
 80055dc:	6805      	ldr	r5, [r0, #0]
 80055de:	600b      	str	r3, [r1, #0]
 80055e0:	2d00      	cmp	r5, #0
 80055e2:	da03      	bge.n	80055ec <_printf_i+0xc8>
 80055e4:	232d      	movs	r3, #45	; 0x2d
 80055e6:	426d      	negs	r5, r5
 80055e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055ec:	485e      	ldr	r0, [pc, #376]	; (8005768 <_printf_i+0x244>)
 80055ee:	230a      	movs	r3, #10
 80055f0:	e019      	b.n	8005626 <_printf_i+0x102>
 80055f2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80055f6:	6805      	ldr	r5, [r0, #0]
 80055f8:	600b      	str	r3, [r1, #0]
 80055fa:	bf18      	it	ne
 80055fc:	b22d      	sxthne	r5, r5
 80055fe:	e7ef      	b.n	80055e0 <_printf_i+0xbc>
 8005600:	680b      	ldr	r3, [r1, #0]
 8005602:	6825      	ldr	r5, [r4, #0]
 8005604:	1d18      	adds	r0, r3, #4
 8005606:	6008      	str	r0, [r1, #0]
 8005608:	0628      	lsls	r0, r5, #24
 800560a:	d501      	bpl.n	8005610 <_printf_i+0xec>
 800560c:	681d      	ldr	r5, [r3, #0]
 800560e:	e002      	b.n	8005616 <_printf_i+0xf2>
 8005610:	0669      	lsls	r1, r5, #25
 8005612:	d5fb      	bpl.n	800560c <_printf_i+0xe8>
 8005614:	881d      	ldrh	r5, [r3, #0]
 8005616:	4854      	ldr	r0, [pc, #336]	; (8005768 <_printf_i+0x244>)
 8005618:	2f6f      	cmp	r7, #111	; 0x6f
 800561a:	bf0c      	ite	eq
 800561c:	2308      	moveq	r3, #8
 800561e:	230a      	movne	r3, #10
 8005620:	2100      	movs	r1, #0
 8005622:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005626:	6866      	ldr	r6, [r4, #4]
 8005628:	60a6      	str	r6, [r4, #8]
 800562a:	2e00      	cmp	r6, #0
 800562c:	bfa2      	ittt	ge
 800562e:	6821      	ldrge	r1, [r4, #0]
 8005630:	f021 0104 	bicge.w	r1, r1, #4
 8005634:	6021      	strge	r1, [r4, #0]
 8005636:	b90d      	cbnz	r5, 800563c <_printf_i+0x118>
 8005638:	2e00      	cmp	r6, #0
 800563a:	d04d      	beq.n	80056d8 <_printf_i+0x1b4>
 800563c:	4616      	mov	r6, r2
 800563e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005642:	fb03 5711 	mls	r7, r3, r1, r5
 8005646:	5dc7      	ldrb	r7, [r0, r7]
 8005648:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800564c:	462f      	mov	r7, r5
 800564e:	42bb      	cmp	r3, r7
 8005650:	460d      	mov	r5, r1
 8005652:	d9f4      	bls.n	800563e <_printf_i+0x11a>
 8005654:	2b08      	cmp	r3, #8
 8005656:	d10b      	bne.n	8005670 <_printf_i+0x14c>
 8005658:	6823      	ldr	r3, [r4, #0]
 800565a:	07df      	lsls	r7, r3, #31
 800565c:	d508      	bpl.n	8005670 <_printf_i+0x14c>
 800565e:	6923      	ldr	r3, [r4, #16]
 8005660:	6861      	ldr	r1, [r4, #4]
 8005662:	4299      	cmp	r1, r3
 8005664:	bfde      	ittt	le
 8005666:	2330      	movle	r3, #48	; 0x30
 8005668:	f806 3c01 	strble.w	r3, [r6, #-1]
 800566c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005670:	1b92      	subs	r2, r2, r6
 8005672:	6122      	str	r2, [r4, #16]
 8005674:	f8cd a000 	str.w	sl, [sp]
 8005678:	464b      	mov	r3, r9
 800567a:	aa03      	add	r2, sp, #12
 800567c:	4621      	mov	r1, r4
 800567e:	4640      	mov	r0, r8
 8005680:	f7ff fee2 	bl	8005448 <_printf_common>
 8005684:	3001      	adds	r0, #1
 8005686:	d14c      	bne.n	8005722 <_printf_i+0x1fe>
 8005688:	f04f 30ff 	mov.w	r0, #4294967295
 800568c:	b004      	add	sp, #16
 800568e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005692:	4835      	ldr	r0, [pc, #212]	; (8005768 <_printf_i+0x244>)
 8005694:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005698:	6823      	ldr	r3, [r4, #0]
 800569a:	680e      	ldr	r6, [r1, #0]
 800569c:	061f      	lsls	r7, r3, #24
 800569e:	f856 5b04 	ldr.w	r5, [r6], #4
 80056a2:	600e      	str	r6, [r1, #0]
 80056a4:	d514      	bpl.n	80056d0 <_printf_i+0x1ac>
 80056a6:	07d9      	lsls	r1, r3, #31
 80056a8:	bf44      	itt	mi
 80056aa:	f043 0320 	orrmi.w	r3, r3, #32
 80056ae:	6023      	strmi	r3, [r4, #0]
 80056b0:	b91d      	cbnz	r5, 80056ba <_printf_i+0x196>
 80056b2:	6823      	ldr	r3, [r4, #0]
 80056b4:	f023 0320 	bic.w	r3, r3, #32
 80056b8:	6023      	str	r3, [r4, #0]
 80056ba:	2310      	movs	r3, #16
 80056bc:	e7b0      	b.n	8005620 <_printf_i+0xfc>
 80056be:	6823      	ldr	r3, [r4, #0]
 80056c0:	f043 0320 	orr.w	r3, r3, #32
 80056c4:	6023      	str	r3, [r4, #0]
 80056c6:	2378      	movs	r3, #120	; 0x78
 80056c8:	4828      	ldr	r0, [pc, #160]	; (800576c <_printf_i+0x248>)
 80056ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80056ce:	e7e3      	b.n	8005698 <_printf_i+0x174>
 80056d0:	065e      	lsls	r6, r3, #25
 80056d2:	bf48      	it	mi
 80056d4:	b2ad      	uxthmi	r5, r5
 80056d6:	e7e6      	b.n	80056a6 <_printf_i+0x182>
 80056d8:	4616      	mov	r6, r2
 80056da:	e7bb      	b.n	8005654 <_printf_i+0x130>
 80056dc:	680b      	ldr	r3, [r1, #0]
 80056de:	6826      	ldr	r6, [r4, #0]
 80056e0:	6960      	ldr	r0, [r4, #20]
 80056e2:	1d1d      	adds	r5, r3, #4
 80056e4:	600d      	str	r5, [r1, #0]
 80056e6:	0635      	lsls	r5, r6, #24
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	d501      	bpl.n	80056f0 <_printf_i+0x1cc>
 80056ec:	6018      	str	r0, [r3, #0]
 80056ee:	e002      	b.n	80056f6 <_printf_i+0x1d2>
 80056f0:	0671      	lsls	r1, r6, #25
 80056f2:	d5fb      	bpl.n	80056ec <_printf_i+0x1c8>
 80056f4:	8018      	strh	r0, [r3, #0]
 80056f6:	2300      	movs	r3, #0
 80056f8:	6123      	str	r3, [r4, #16]
 80056fa:	4616      	mov	r6, r2
 80056fc:	e7ba      	b.n	8005674 <_printf_i+0x150>
 80056fe:	680b      	ldr	r3, [r1, #0]
 8005700:	1d1a      	adds	r2, r3, #4
 8005702:	600a      	str	r2, [r1, #0]
 8005704:	681e      	ldr	r6, [r3, #0]
 8005706:	6862      	ldr	r2, [r4, #4]
 8005708:	2100      	movs	r1, #0
 800570a:	4630      	mov	r0, r6
 800570c:	f7fa fd70 	bl	80001f0 <memchr>
 8005710:	b108      	cbz	r0, 8005716 <_printf_i+0x1f2>
 8005712:	1b80      	subs	r0, r0, r6
 8005714:	6060      	str	r0, [r4, #4]
 8005716:	6863      	ldr	r3, [r4, #4]
 8005718:	6123      	str	r3, [r4, #16]
 800571a:	2300      	movs	r3, #0
 800571c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005720:	e7a8      	b.n	8005674 <_printf_i+0x150>
 8005722:	6923      	ldr	r3, [r4, #16]
 8005724:	4632      	mov	r2, r6
 8005726:	4649      	mov	r1, r9
 8005728:	4640      	mov	r0, r8
 800572a:	47d0      	blx	sl
 800572c:	3001      	adds	r0, #1
 800572e:	d0ab      	beq.n	8005688 <_printf_i+0x164>
 8005730:	6823      	ldr	r3, [r4, #0]
 8005732:	079b      	lsls	r3, r3, #30
 8005734:	d413      	bmi.n	800575e <_printf_i+0x23a>
 8005736:	68e0      	ldr	r0, [r4, #12]
 8005738:	9b03      	ldr	r3, [sp, #12]
 800573a:	4298      	cmp	r0, r3
 800573c:	bfb8      	it	lt
 800573e:	4618      	movlt	r0, r3
 8005740:	e7a4      	b.n	800568c <_printf_i+0x168>
 8005742:	2301      	movs	r3, #1
 8005744:	4632      	mov	r2, r6
 8005746:	4649      	mov	r1, r9
 8005748:	4640      	mov	r0, r8
 800574a:	47d0      	blx	sl
 800574c:	3001      	adds	r0, #1
 800574e:	d09b      	beq.n	8005688 <_printf_i+0x164>
 8005750:	3501      	adds	r5, #1
 8005752:	68e3      	ldr	r3, [r4, #12]
 8005754:	9903      	ldr	r1, [sp, #12]
 8005756:	1a5b      	subs	r3, r3, r1
 8005758:	42ab      	cmp	r3, r5
 800575a:	dcf2      	bgt.n	8005742 <_printf_i+0x21e>
 800575c:	e7eb      	b.n	8005736 <_printf_i+0x212>
 800575e:	2500      	movs	r5, #0
 8005760:	f104 0619 	add.w	r6, r4, #25
 8005764:	e7f5      	b.n	8005752 <_printf_i+0x22e>
 8005766:	bf00      	nop
 8005768:	08009886 	.word	0x08009886
 800576c:	08009897 	.word	0x08009897

08005770 <_scanf_float>:
 8005770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005774:	b087      	sub	sp, #28
 8005776:	4617      	mov	r7, r2
 8005778:	9303      	str	r3, [sp, #12]
 800577a:	688b      	ldr	r3, [r1, #8]
 800577c:	1e5a      	subs	r2, r3, #1
 800577e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005782:	bf83      	ittte	hi
 8005784:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005788:	195b      	addhi	r3, r3, r5
 800578a:	9302      	strhi	r3, [sp, #8]
 800578c:	2300      	movls	r3, #0
 800578e:	bf86      	itte	hi
 8005790:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005794:	608b      	strhi	r3, [r1, #8]
 8005796:	9302      	strls	r3, [sp, #8]
 8005798:	680b      	ldr	r3, [r1, #0]
 800579a:	468b      	mov	fp, r1
 800579c:	2500      	movs	r5, #0
 800579e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80057a2:	f84b 3b1c 	str.w	r3, [fp], #28
 80057a6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80057aa:	4680      	mov	r8, r0
 80057ac:	460c      	mov	r4, r1
 80057ae:	465e      	mov	r6, fp
 80057b0:	46aa      	mov	sl, r5
 80057b2:	46a9      	mov	r9, r5
 80057b4:	9501      	str	r5, [sp, #4]
 80057b6:	68a2      	ldr	r2, [r4, #8]
 80057b8:	b152      	cbz	r2, 80057d0 <_scanf_float+0x60>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	2b4e      	cmp	r3, #78	; 0x4e
 80057c0:	d864      	bhi.n	800588c <_scanf_float+0x11c>
 80057c2:	2b40      	cmp	r3, #64	; 0x40
 80057c4:	d83c      	bhi.n	8005840 <_scanf_float+0xd0>
 80057c6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80057ca:	b2c8      	uxtb	r0, r1
 80057cc:	280e      	cmp	r0, #14
 80057ce:	d93a      	bls.n	8005846 <_scanf_float+0xd6>
 80057d0:	f1b9 0f00 	cmp.w	r9, #0
 80057d4:	d003      	beq.n	80057de <_scanf_float+0x6e>
 80057d6:	6823      	ldr	r3, [r4, #0]
 80057d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057dc:	6023      	str	r3, [r4, #0]
 80057de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057e2:	f1ba 0f01 	cmp.w	sl, #1
 80057e6:	f200 8113 	bhi.w	8005a10 <_scanf_float+0x2a0>
 80057ea:	455e      	cmp	r6, fp
 80057ec:	f200 8105 	bhi.w	80059fa <_scanf_float+0x28a>
 80057f0:	2501      	movs	r5, #1
 80057f2:	4628      	mov	r0, r5
 80057f4:	b007      	add	sp, #28
 80057f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057fa:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80057fe:	2a0d      	cmp	r2, #13
 8005800:	d8e6      	bhi.n	80057d0 <_scanf_float+0x60>
 8005802:	a101      	add	r1, pc, #4	; (adr r1, 8005808 <_scanf_float+0x98>)
 8005804:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005808:	08005947 	.word	0x08005947
 800580c:	080057d1 	.word	0x080057d1
 8005810:	080057d1 	.word	0x080057d1
 8005814:	080057d1 	.word	0x080057d1
 8005818:	080059a7 	.word	0x080059a7
 800581c:	0800597f 	.word	0x0800597f
 8005820:	080057d1 	.word	0x080057d1
 8005824:	080057d1 	.word	0x080057d1
 8005828:	08005955 	.word	0x08005955
 800582c:	080057d1 	.word	0x080057d1
 8005830:	080057d1 	.word	0x080057d1
 8005834:	080057d1 	.word	0x080057d1
 8005838:	080057d1 	.word	0x080057d1
 800583c:	0800590d 	.word	0x0800590d
 8005840:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005844:	e7db      	b.n	80057fe <_scanf_float+0x8e>
 8005846:	290e      	cmp	r1, #14
 8005848:	d8c2      	bhi.n	80057d0 <_scanf_float+0x60>
 800584a:	a001      	add	r0, pc, #4	; (adr r0, 8005850 <_scanf_float+0xe0>)
 800584c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005850:	080058ff 	.word	0x080058ff
 8005854:	080057d1 	.word	0x080057d1
 8005858:	080058ff 	.word	0x080058ff
 800585c:	08005993 	.word	0x08005993
 8005860:	080057d1 	.word	0x080057d1
 8005864:	080058ad 	.word	0x080058ad
 8005868:	080058e9 	.word	0x080058e9
 800586c:	080058e9 	.word	0x080058e9
 8005870:	080058e9 	.word	0x080058e9
 8005874:	080058e9 	.word	0x080058e9
 8005878:	080058e9 	.word	0x080058e9
 800587c:	080058e9 	.word	0x080058e9
 8005880:	080058e9 	.word	0x080058e9
 8005884:	080058e9 	.word	0x080058e9
 8005888:	080058e9 	.word	0x080058e9
 800588c:	2b6e      	cmp	r3, #110	; 0x6e
 800588e:	d809      	bhi.n	80058a4 <_scanf_float+0x134>
 8005890:	2b60      	cmp	r3, #96	; 0x60
 8005892:	d8b2      	bhi.n	80057fa <_scanf_float+0x8a>
 8005894:	2b54      	cmp	r3, #84	; 0x54
 8005896:	d077      	beq.n	8005988 <_scanf_float+0x218>
 8005898:	2b59      	cmp	r3, #89	; 0x59
 800589a:	d199      	bne.n	80057d0 <_scanf_float+0x60>
 800589c:	2d07      	cmp	r5, #7
 800589e:	d197      	bne.n	80057d0 <_scanf_float+0x60>
 80058a0:	2508      	movs	r5, #8
 80058a2:	e029      	b.n	80058f8 <_scanf_float+0x188>
 80058a4:	2b74      	cmp	r3, #116	; 0x74
 80058a6:	d06f      	beq.n	8005988 <_scanf_float+0x218>
 80058a8:	2b79      	cmp	r3, #121	; 0x79
 80058aa:	e7f6      	b.n	800589a <_scanf_float+0x12a>
 80058ac:	6821      	ldr	r1, [r4, #0]
 80058ae:	05c8      	lsls	r0, r1, #23
 80058b0:	d51a      	bpl.n	80058e8 <_scanf_float+0x178>
 80058b2:	9b02      	ldr	r3, [sp, #8]
 80058b4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80058b8:	6021      	str	r1, [r4, #0]
 80058ba:	f109 0901 	add.w	r9, r9, #1
 80058be:	b11b      	cbz	r3, 80058c8 <_scanf_float+0x158>
 80058c0:	3b01      	subs	r3, #1
 80058c2:	3201      	adds	r2, #1
 80058c4:	9302      	str	r3, [sp, #8]
 80058c6:	60a2      	str	r2, [r4, #8]
 80058c8:	68a3      	ldr	r3, [r4, #8]
 80058ca:	3b01      	subs	r3, #1
 80058cc:	60a3      	str	r3, [r4, #8]
 80058ce:	6923      	ldr	r3, [r4, #16]
 80058d0:	3301      	adds	r3, #1
 80058d2:	6123      	str	r3, [r4, #16]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	3b01      	subs	r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	607b      	str	r3, [r7, #4]
 80058dc:	f340 8084 	ble.w	80059e8 <_scanf_float+0x278>
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	3301      	adds	r3, #1
 80058e4:	603b      	str	r3, [r7, #0]
 80058e6:	e766      	b.n	80057b6 <_scanf_float+0x46>
 80058e8:	eb1a 0f05 	cmn.w	sl, r5
 80058ec:	f47f af70 	bne.w	80057d0 <_scanf_float+0x60>
 80058f0:	6822      	ldr	r2, [r4, #0]
 80058f2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80058f6:	6022      	str	r2, [r4, #0]
 80058f8:	f806 3b01 	strb.w	r3, [r6], #1
 80058fc:	e7e4      	b.n	80058c8 <_scanf_float+0x158>
 80058fe:	6822      	ldr	r2, [r4, #0]
 8005900:	0610      	lsls	r0, r2, #24
 8005902:	f57f af65 	bpl.w	80057d0 <_scanf_float+0x60>
 8005906:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800590a:	e7f4      	b.n	80058f6 <_scanf_float+0x186>
 800590c:	f1ba 0f00 	cmp.w	sl, #0
 8005910:	d10e      	bne.n	8005930 <_scanf_float+0x1c0>
 8005912:	f1b9 0f00 	cmp.w	r9, #0
 8005916:	d10e      	bne.n	8005936 <_scanf_float+0x1c6>
 8005918:	6822      	ldr	r2, [r4, #0]
 800591a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800591e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005922:	d108      	bne.n	8005936 <_scanf_float+0x1c6>
 8005924:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005928:	6022      	str	r2, [r4, #0]
 800592a:	f04f 0a01 	mov.w	sl, #1
 800592e:	e7e3      	b.n	80058f8 <_scanf_float+0x188>
 8005930:	f1ba 0f02 	cmp.w	sl, #2
 8005934:	d055      	beq.n	80059e2 <_scanf_float+0x272>
 8005936:	2d01      	cmp	r5, #1
 8005938:	d002      	beq.n	8005940 <_scanf_float+0x1d0>
 800593a:	2d04      	cmp	r5, #4
 800593c:	f47f af48 	bne.w	80057d0 <_scanf_float+0x60>
 8005940:	3501      	adds	r5, #1
 8005942:	b2ed      	uxtb	r5, r5
 8005944:	e7d8      	b.n	80058f8 <_scanf_float+0x188>
 8005946:	f1ba 0f01 	cmp.w	sl, #1
 800594a:	f47f af41 	bne.w	80057d0 <_scanf_float+0x60>
 800594e:	f04f 0a02 	mov.w	sl, #2
 8005952:	e7d1      	b.n	80058f8 <_scanf_float+0x188>
 8005954:	b97d      	cbnz	r5, 8005976 <_scanf_float+0x206>
 8005956:	f1b9 0f00 	cmp.w	r9, #0
 800595a:	f47f af3c 	bne.w	80057d6 <_scanf_float+0x66>
 800595e:	6822      	ldr	r2, [r4, #0]
 8005960:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005964:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005968:	f47f af39 	bne.w	80057de <_scanf_float+0x6e>
 800596c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005970:	6022      	str	r2, [r4, #0]
 8005972:	2501      	movs	r5, #1
 8005974:	e7c0      	b.n	80058f8 <_scanf_float+0x188>
 8005976:	2d03      	cmp	r5, #3
 8005978:	d0e2      	beq.n	8005940 <_scanf_float+0x1d0>
 800597a:	2d05      	cmp	r5, #5
 800597c:	e7de      	b.n	800593c <_scanf_float+0x1cc>
 800597e:	2d02      	cmp	r5, #2
 8005980:	f47f af26 	bne.w	80057d0 <_scanf_float+0x60>
 8005984:	2503      	movs	r5, #3
 8005986:	e7b7      	b.n	80058f8 <_scanf_float+0x188>
 8005988:	2d06      	cmp	r5, #6
 800598a:	f47f af21 	bne.w	80057d0 <_scanf_float+0x60>
 800598e:	2507      	movs	r5, #7
 8005990:	e7b2      	b.n	80058f8 <_scanf_float+0x188>
 8005992:	6822      	ldr	r2, [r4, #0]
 8005994:	0591      	lsls	r1, r2, #22
 8005996:	f57f af1b 	bpl.w	80057d0 <_scanf_float+0x60>
 800599a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800599e:	6022      	str	r2, [r4, #0]
 80059a0:	f8cd 9004 	str.w	r9, [sp, #4]
 80059a4:	e7a8      	b.n	80058f8 <_scanf_float+0x188>
 80059a6:	6822      	ldr	r2, [r4, #0]
 80059a8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80059ac:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80059b0:	d006      	beq.n	80059c0 <_scanf_float+0x250>
 80059b2:	0550      	lsls	r0, r2, #21
 80059b4:	f57f af0c 	bpl.w	80057d0 <_scanf_float+0x60>
 80059b8:	f1b9 0f00 	cmp.w	r9, #0
 80059bc:	f43f af0f 	beq.w	80057de <_scanf_float+0x6e>
 80059c0:	0591      	lsls	r1, r2, #22
 80059c2:	bf58      	it	pl
 80059c4:	9901      	ldrpl	r1, [sp, #4]
 80059c6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80059ca:	bf58      	it	pl
 80059cc:	eba9 0101 	subpl.w	r1, r9, r1
 80059d0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80059d4:	bf58      	it	pl
 80059d6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80059da:	6022      	str	r2, [r4, #0]
 80059dc:	f04f 0900 	mov.w	r9, #0
 80059e0:	e78a      	b.n	80058f8 <_scanf_float+0x188>
 80059e2:	f04f 0a03 	mov.w	sl, #3
 80059e6:	e787      	b.n	80058f8 <_scanf_float+0x188>
 80059e8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80059ec:	4639      	mov	r1, r7
 80059ee:	4640      	mov	r0, r8
 80059f0:	4798      	blx	r3
 80059f2:	2800      	cmp	r0, #0
 80059f4:	f43f aedf 	beq.w	80057b6 <_scanf_float+0x46>
 80059f8:	e6ea      	b.n	80057d0 <_scanf_float+0x60>
 80059fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80059fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a02:	463a      	mov	r2, r7
 8005a04:	4640      	mov	r0, r8
 8005a06:	4798      	blx	r3
 8005a08:	6923      	ldr	r3, [r4, #16]
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	6123      	str	r3, [r4, #16]
 8005a0e:	e6ec      	b.n	80057ea <_scanf_float+0x7a>
 8005a10:	1e6b      	subs	r3, r5, #1
 8005a12:	2b06      	cmp	r3, #6
 8005a14:	d825      	bhi.n	8005a62 <_scanf_float+0x2f2>
 8005a16:	2d02      	cmp	r5, #2
 8005a18:	d836      	bhi.n	8005a88 <_scanf_float+0x318>
 8005a1a:	455e      	cmp	r6, fp
 8005a1c:	f67f aee8 	bls.w	80057f0 <_scanf_float+0x80>
 8005a20:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a24:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a28:	463a      	mov	r2, r7
 8005a2a:	4640      	mov	r0, r8
 8005a2c:	4798      	blx	r3
 8005a2e:	6923      	ldr	r3, [r4, #16]
 8005a30:	3b01      	subs	r3, #1
 8005a32:	6123      	str	r3, [r4, #16]
 8005a34:	e7f1      	b.n	8005a1a <_scanf_float+0x2aa>
 8005a36:	9802      	ldr	r0, [sp, #8]
 8005a38:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a3c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005a40:	9002      	str	r0, [sp, #8]
 8005a42:	463a      	mov	r2, r7
 8005a44:	4640      	mov	r0, r8
 8005a46:	4798      	blx	r3
 8005a48:	6923      	ldr	r3, [r4, #16]
 8005a4a:	3b01      	subs	r3, #1
 8005a4c:	6123      	str	r3, [r4, #16]
 8005a4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a52:	fa5f fa8a 	uxtb.w	sl, sl
 8005a56:	f1ba 0f02 	cmp.w	sl, #2
 8005a5a:	d1ec      	bne.n	8005a36 <_scanf_float+0x2c6>
 8005a5c:	3d03      	subs	r5, #3
 8005a5e:	b2ed      	uxtb	r5, r5
 8005a60:	1b76      	subs	r6, r6, r5
 8005a62:	6823      	ldr	r3, [r4, #0]
 8005a64:	05da      	lsls	r2, r3, #23
 8005a66:	d52f      	bpl.n	8005ac8 <_scanf_float+0x358>
 8005a68:	055b      	lsls	r3, r3, #21
 8005a6a:	d510      	bpl.n	8005a8e <_scanf_float+0x31e>
 8005a6c:	455e      	cmp	r6, fp
 8005a6e:	f67f aebf 	bls.w	80057f0 <_scanf_float+0x80>
 8005a72:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a7a:	463a      	mov	r2, r7
 8005a7c:	4640      	mov	r0, r8
 8005a7e:	4798      	blx	r3
 8005a80:	6923      	ldr	r3, [r4, #16]
 8005a82:	3b01      	subs	r3, #1
 8005a84:	6123      	str	r3, [r4, #16]
 8005a86:	e7f1      	b.n	8005a6c <_scanf_float+0x2fc>
 8005a88:	46aa      	mov	sl, r5
 8005a8a:	9602      	str	r6, [sp, #8]
 8005a8c:	e7df      	b.n	8005a4e <_scanf_float+0x2de>
 8005a8e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005a92:	6923      	ldr	r3, [r4, #16]
 8005a94:	2965      	cmp	r1, #101	; 0x65
 8005a96:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a9a:	f106 35ff 	add.w	r5, r6, #4294967295
 8005a9e:	6123      	str	r3, [r4, #16]
 8005aa0:	d00c      	beq.n	8005abc <_scanf_float+0x34c>
 8005aa2:	2945      	cmp	r1, #69	; 0x45
 8005aa4:	d00a      	beq.n	8005abc <_scanf_float+0x34c>
 8005aa6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005aaa:	463a      	mov	r2, r7
 8005aac:	4640      	mov	r0, r8
 8005aae:	4798      	blx	r3
 8005ab0:	6923      	ldr	r3, [r4, #16]
 8005ab2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005ab6:	3b01      	subs	r3, #1
 8005ab8:	1eb5      	subs	r5, r6, #2
 8005aba:	6123      	str	r3, [r4, #16]
 8005abc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005ac0:	463a      	mov	r2, r7
 8005ac2:	4640      	mov	r0, r8
 8005ac4:	4798      	blx	r3
 8005ac6:	462e      	mov	r6, r5
 8005ac8:	6825      	ldr	r5, [r4, #0]
 8005aca:	f015 0510 	ands.w	r5, r5, #16
 8005ace:	d158      	bne.n	8005b82 <_scanf_float+0x412>
 8005ad0:	7035      	strb	r5, [r6, #0]
 8005ad2:	6823      	ldr	r3, [r4, #0]
 8005ad4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005ad8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005adc:	d11c      	bne.n	8005b18 <_scanf_float+0x3a8>
 8005ade:	9b01      	ldr	r3, [sp, #4]
 8005ae0:	454b      	cmp	r3, r9
 8005ae2:	eba3 0209 	sub.w	r2, r3, r9
 8005ae6:	d124      	bne.n	8005b32 <_scanf_float+0x3c2>
 8005ae8:	2200      	movs	r2, #0
 8005aea:	4659      	mov	r1, fp
 8005aec:	4640      	mov	r0, r8
 8005aee:	f000 ff29 	bl	8006944 <_strtod_r>
 8005af2:	9b03      	ldr	r3, [sp, #12]
 8005af4:	6821      	ldr	r1, [r4, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f011 0f02 	tst.w	r1, #2
 8005afc:	ec57 6b10 	vmov	r6, r7, d0
 8005b00:	f103 0204 	add.w	r2, r3, #4
 8005b04:	d020      	beq.n	8005b48 <_scanf_float+0x3d8>
 8005b06:	9903      	ldr	r1, [sp, #12]
 8005b08:	600a      	str	r2, [r1, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	e9c3 6700 	strd	r6, r7, [r3]
 8005b10:	68e3      	ldr	r3, [r4, #12]
 8005b12:	3301      	adds	r3, #1
 8005b14:	60e3      	str	r3, [r4, #12]
 8005b16:	e66c      	b.n	80057f2 <_scanf_float+0x82>
 8005b18:	9b04      	ldr	r3, [sp, #16]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d0e4      	beq.n	8005ae8 <_scanf_float+0x378>
 8005b1e:	9905      	ldr	r1, [sp, #20]
 8005b20:	230a      	movs	r3, #10
 8005b22:	462a      	mov	r2, r5
 8005b24:	3101      	adds	r1, #1
 8005b26:	4640      	mov	r0, r8
 8005b28:	f000 ff96 	bl	8006a58 <_strtol_r>
 8005b2c:	9b04      	ldr	r3, [sp, #16]
 8005b2e:	9e05      	ldr	r6, [sp, #20]
 8005b30:	1ac2      	subs	r2, r0, r3
 8005b32:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005b36:	429e      	cmp	r6, r3
 8005b38:	bf28      	it	cs
 8005b3a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005b3e:	4912      	ldr	r1, [pc, #72]	; (8005b88 <_scanf_float+0x418>)
 8005b40:	4630      	mov	r0, r6
 8005b42:	f000 f8b9 	bl	8005cb8 <siprintf>
 8005b46:	e7cf      	b.n	8005ae8 <_scanf_float+0x378>
 8005b48:	f011 0f04 	tst.w	r1, #4
 8005b4c:	9903      	ldr	r1, [sp, #12]
 8005b4e:	600a      	str	r2, [r1, #0]
 8005b50:	d1db      	bne.n	8005b0a <_scanf_float+0x39a>
 8005b52:	f8d3 8000 	ldr.w	r8, [r3]
 8005b56:	ee10 2a10 	vmov	r2, s0
 8005b5a:	ee10 0a10 	vmov	r0, s0
 8005b5e:	463b      	mov	r3, r7
 8005b60:	4639      	mov	r1, r7
 8005b62:	f7fa ffeb 	bl	8000b3c <__aeabi_dcmpun>
 8005b66:	b128      	cbz	r0, 8005b74 <_scanf_float+0x404>
 8005b68:	4808      	ldr	r0, [pc, #32]	; (8005b8c <_scanf_float+0x41c>)
 8005b6a:	f000 f89f 	bl	8005cac <nanf>
 8005b6e:	ed88 0a00 	vstr	s0, [r8]
 8005b72:	e7cd      	b.n	8005b10 <_scanf_float+0x3a0>
 8005b74:	4630      	mov	r0, r6
 8005b76:	4639      	mov	r1, r7
 8005b78:	f7fb f83e 	bl	8000bf8 <__aeabi_d2f>
 8005b7c:	f8c8 0000 	str.w	r0, [r8]
 8005b80:	e7c6      	b.n	8005b10 <_scanf_float+0x3a0>
 8005b82:	2500      	movs	r5, #0
 8005b84:	e635      	b.n	80057f2 <_scanf_float+0x82>
 8005b86:	bf00      	nop
 8005b88:	080098a8 	.word	0x080098a8
 8005b8c:	08009d20 	.word	0x08009d20

08005b90 <iprintf>:
 8005b90:	b40f      	push	{r0, r1, r2, r3}
 8005b92:	4b0a      	ldr	r3, [pc, #40]	; (8005bbc <iprintf+0x2c>)
 8005b94:	b513      	push	{r0, r1, r4, lr}
 8005b96:	681c      	ldr	r4, [r3, #0]
 8005b98:	b124      	cbz	r4, 8005ba4 <iprintf+0x14>
 8005b9a:	69a3      	ldr	r3, [r4, #24]
 8005b9c:	b913      	cbnz	r3, 8005ba4 <iprintf+0x14>
 8005b9e:	4620      	mov	r0, r4
 8005ba0:	f001 ffb0 	bl	8007b04 <__sinit>
 8005ba4:	ab05      	add	r3, sp, #20
 8005ba6:	9a04      	ldr	r2, [sp, #16]
 8005ba8:	68a1      	ldr	r1, [r4, #8]
 8005baa:	9301      	str	r3, [sp, #4]
 8005bac:	4620      	mov	r0, r4
 8005bae:	f003 fb43 	bl	8009238 <_vfiprintf_r>
 8005bb2:	b002      	add	sp, #8
 8005bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bb8:	b004      	add	sp, #16
 8005bba:	4770      	bx	lr
 8005bbc:	2000001c 	.word	0x2000001c

08005bc0 <_puts_r>:
 8005bc0:	b570      	push	{r4, r5, r6, lr}
 8005bc2:	460e      	mov	r6, r1
 8005bc4:	4605      	mov	r5, r0
 8005bc6:	b118      	cbz	r0, 8005bd0 <_puts_r+0x10>
 8005bc8:	6983      	ldr	r3, [r0, #24]
 8005bca:	b90b      	cbnz	r3, 8005bd0 <_puts_r+0x10>
 8005bcc:	f001 ff9a 	bl	8007b04 <__sinit>
 8005bd0:	69ab      	ldr	r3, [r5, #24]
 8005bd2:	68ac      	ldr	r4, [r5, #8]
 8005bd4:	b913      	cbnz	r3, 8005bdc <_puts_r+0x1c>
 8005bd6:	4628      	mov	r0, r5
 8005bd8:	f001 ff94 	bl	8007b04 <__sinit>
 8005bdc:	4b2c      	ldr	r3, [pc, #176]	; (8005c90 <_puts_r+0xd0>)
 8005bde:	429c      	cmp	r4, r3
 8005be0:	d120      	bne.n	8005c24 <_puts_r+0x64>
 8005be2:	686c      	ldr	r4, [r5, #4]
 8005be4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005be6:	07db      	lsls	r3, r3, #31
 8005be8:	d405      	bmi.n	8005bf6 <_puts_r+0x36>
 8005bea:	89a3      	ldrh	r3, [r4, #12]
 8005bec:	0598      	lsls	r0, r3, #22
 8005bee:	d402      	bmi.n	8005bf6 <_puts_r+0x36>
 8005bf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005bf2:	f002 fb98 	bl	8008326 <__retarget_lock_acquire_recursive>
 8005bf6:	89a3      	ldrh	r3, [r4, #12]
 8005bf8:	0719      	lsls	r1, r3, #28
 8005bfa:	d51d      	bpl.n	8005c38 <_puts_r+0x78>
 8005bfc:	6923      	ldr	r3, [r4, #16]
 8005bfe:	b1db      	cbz	r3, 8005c38 <_puts_r+0x78>
 8005c00:	3e01      	subs	r6, #1
 8005c02:	68a3      	ldr	r3, [r4, #8]
 8005c04:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	60a3      	str	r3, [r4, #8]
 8005c0c:	bb39      	cbnz	r1, 8005c5e <_puts_r+0x9e>
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	da38      	bge.n	8005c84 <_puts_r+0xc4>
 8005c12:	4622      	mov	r2, r4
 8005c14:	210a      	movs	r1, #10
 8005c16:	4628      	mov	r0, r5
 8005c18:	f000 ff20 	bl	8006a5c <__swbuf_r>
 8005c1c:	3001      	adds	r0, #1
 8005c1e:	d011      	beq.n	8005c44 <_puts_r+0x84>
 8005c20:	250a      	movs	r5, #10
 8005c22:	e011      	b.n	8005c48 <_puts_r+0x88>
 8005c24:	4b1b      	ldr	r3, [pc, #108]	; (8005c94 <_puts_r+0xd4>)
 8005c26:	429c      	cmp	r4, r3
 8005c28:	d101      	bne.n	8005c2e <_puts_r+0x6e>
 8005c2a:	68ac      	ldr	r4, [r5, #8]
 8005c2c:	e7da      	b.n	8005be4 <_puts_r+0x24>
 8005c2e:	4b1a      	ldr	r3, [pc, #104]	; (8005c98 <_puts_r+0xd8>)
 8005c30:	429c      	cmp	r4, r3
 8005c32:	bf08      	it	eq
 8005c34:	68ec      	ldreq	r4, [r5, #12]
 8005c36:	e7d5      	b.n	8005be4 <_puts_r+0x24>
 8005c38:	4621      	mov	r1, r4
 8005c3a:	4628      	mov	r0, r5
 8005c3c:	f000 ff60 	bl	8006b00 <__swsetup_r>
 8005c40:	2800      	cmp	r0, #0
 8005c42:	d0dd      	beq.n	8005c00 <_puts_r+0x40>
 8005c44:	f04f 35ff 	mov.w	r5, #4294967295
 8005c48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005c4a:	07da      	lsls	r2, r3, #31
 8005c4c:	d405      	bmi.n	8005c5a <_puts_r+0x9a>
 8005c4e:	89a3      	ldrh	r3, [r4, #12]
 8005c50:	059b      	lsls	r3, r3, #22
 8005c52:	d402      	bmi.n	8005c5a <_puts_r+0x9a>
 8005c54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c56:	f002 fb67 	bl	8008328 <__retarget_lock_release_recursive>
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	bd70      	pop	{r4, r5, r6, pc}
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	da04      	bge.n	8005c6c <_puts_r+0xac>
 8005c62:	69a2      	ldr	r2, [r4, #24]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	dc06      	bgt.n	8005c76 <_puts_r+0xb6>
 8005c68:	290a      	cmp	r1, #10
 8005c6a:	d004      	beq.n	8005c76 <_puts_r+0xb6>
 8005c6c:	6823      	ldr	r3, [r4, #0]
 8005c6e:	1c5a      	adds	r2, r3, #1
 8005c70:	6022      	str	r2, [r4, #0]
 8005c72:	7019      	strb	r1, [r3, #0]
 8005c74:	e7c5      	b.n	8005c02 <_puts_r+0x42>
 8005c76:	4622      	mov	r2, r4
 8005c78:	4628      	mov	r0, r5
 8005c7a:	f000 feef 	bl	8006a5c <__swbuf_r>
 8005c7e:	3001      	adds	r0, #1
 8005c80:	d1bf      	bne.n	8005c02 <_puts_r+0x42>
 8005c82:	e7df      	b.n	8005c44 <_puts_r+0x84>
 8005c84:	6823      	ldr	r3, [r4, #0]
 8005c86:	250a      	movs	r5, #10
 8005c88:	1c5a      	adds	r2, r3, #1
 8005c8a:	6022      	str	r2, [r4, #0]
 8005c8c:	701d      	strb	r5, [r3, #0]
 8005c8e:	e7db      	b.n	8005c48 <_puts_r+0x88>
 8005c90:	08009ab8 	.word	0x08009ab8
 8005c94:	08009ad8 	.word	0x08009ad8
 8005c98:	08009a98 	.word	0x08009a98

08005c9c <puts>:
 8005c9c:	4b02      	ldr	r3, [pc, #8]	; (8005ca8 <puts+0xc>)
 8005c9e:	4601      	mov	r1, r0
 8005ca0:	6818      	ldr	r0, [r3, #0]
 8005ca2:	f7ff bf8d 	b.w	8005bc0 <_puts_r>
 8005ca6:	bf00      	nop
 8005ca8:	2000001c 	.word	0x2000001c

08005cac <nanf>:
 8005cac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005cb4 <nanf+0x8>
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	7fc00000 	.word	0x7fc00000

08005cb8 <siprintf>:
 8005cb8:	b40e      	push	{r1, r2, r3}
 8005cba:	b500      	push	{lr}
 8005cbc:	b09c      	sub	sp, #112	; 0x70
 8005cbe:	ab1d      	add	r3, sp, #116	; 0x74
 8005cc0:	9002      	str	r0, [sp, #8]
 8005cc2:	9006      	str	r0, [sp, #24]
 8005cc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005cc8:	4809      	ldr	r0, [pc, #36]	; (8005cf0 <siprintf+0x38>)
 8005cca:	9107      	str	r1, [sp, #28]
 8005ccc:	9104      	str	r1, [sp, #16]
 8005cce:	4909      	ldr	r1, [pc, #36]	; (8005cf4 <siprintf+0x3c>)
 8005cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cd4:	9105      	str	r1, [sp, #20]
 8005cd6:	6800      	ldr	r0, [r0, #0]
 8005cd8:	9301      	str	r3, [sp, #4]
 8005cda:	a902      	add	r1, sp, #8
 8005cdc:	f003 f982 	bl	8008fe4 <_svfiprintf_r>
 8005ce0:	9b02      	ldr	r3, [sp, #8]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	701a      	strb	r2, [r3, #0]
 8005ce6:	b01c      	add	sp, #112	; 0x70
 8005ce8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005cec:	b003      	add	sp, #12
 8005cee:	4770      	bx	lr
 8005cf0:	2000001c 	.word	0x2000001c
 8005cf4:	ffff0208 	.word	0xffff0208

08005cf8 <sulp>:
 8005cf8:	b570      	push	{r4, r5, r6, lr}
 8005cfa:	4604      	mov	r4, r0
 8005cfc:	460d      	mov	r5, r1
 8005cfe:	ec45 4b10 	vmov	d0, r4, r5
 8005d02:	4616      	mov	r6, r2
 8005d04:	f002 ff0a 	bl	8008b1c <__ulp>
 8005d08:	ec51 0b10 	vmov	r0, r1, d0
 8005d0c:	b17e      	cbz	r6, 8005d2e <sulp+0x36>
 8005d0e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005d12:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	dd09      	ble.n	8005d2e <sulp+0x36>
 8005d1a:	051b      	lsls	r3, r3, #20
 8005d1c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005d20:	2400      	movs	r4, #0
 8005d22:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005d26:	4622      	mov	r2, r4
 8005d28:	462b      	mov	r3, r5
 8005d2a:	f7fa fc6d 	bl	8000608 <__aeabi_dmul>
 8005d2e:	bd70      	pop	{r4, r5, r6, pc}

08005d30 <_strtod_l>:
 8005d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d34:	b0a3      	sub	sp, #140	; 0x8c
 8005d36:	461f      	mov	r7, r3
 8005d38:	2300      	movs	r3, #0
 8005d3a:	931e      	str	r3, [sp, #120]	; 0x78
 8005d3c:	4ba4      	ldr	r3, [pc, #656]	; (8005fd0 <_strtod_l+0x2a0>)
 8005d3e:	9219      	str	r2, [sp, #100]	; 0x64
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	9307      	str	r3, [sp, #28]
 8005d44:	4604      	mov	r4, r0
 8005d46:	4618      	mov	r0, r3
 8005d48:	4688      	mov	r8, r1
 8005d4a:	f7fa fa49 	bl	80001e0 <strlen>
 8005d4e:	f04f 0a00 	mov.w	sl, #0
 8005d52:	4605      	mov	r5, r0
 8005d54:	f04f 0b00 	mov.w	fp, #0
 8005d58:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8005d5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005d5e:	781a      	ldrb	r2, [r3, #0]
 8005d60:	2a2b      	cmp	r2, #43	; 0x2b
 8005d62:	d04c      	beq.n	8005dfe <_strtod_l+0xce>
 8005d64:	d839      	bhi.n	8005dda <_strtod_l+0xaa>
 8005d66:	2a0d      	cmp	r2, #13
 8005d68:	d832      	bhi.n	8005dd0 <_strtod_l+0xa0>
 8005d6a:	2a08      	cmp	r2, #8
 8005d6c:	d832      	bhi.n	8005dd4 <_strtod_l+0xa4>
 8005d6e:	2a00      	cmp	r2, #0
 8005d70:	d03c      	beq.n	8005dec <_strtod_l+0xbc>
 8005d72:	2300      	movs	r3, #0
 8005d74:	930e      	str	r3, [sp, #56]	; 0x38
 8005d76:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8005d78:	7833      	ldrb	r3, [r6, #0]
 8005d7a:	2b30      	cmp	r3, #48	; 0x30
 8005d7c:	f040 80b4 	bne.w	8005ee8 <_strtod_l+0x1b8>
 8005d80:	7873      	ldrb	r3, [r6, #1]
 8005d82:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005d86:	2b58      	cmp	r3, #88	; 0x58
 8005d88:	d16c      	bne.n	8005e64 <_strtod_l+0x134>
 8005d8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d8c:	9301      	str	r3, [sp, #4]
 8005d8e:	ab1e      	add	r3, sp, #120	; 0x78
 8005d90:	9702      	str	r7, [sp, #8]
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	4a8f      	ldr	r2, [pc, #572]	; (8005fd4 <_strtod_l+0x2a4>)
 8005d96:	ab1f      	add	r3, sp, #124	; 0x7c
 8005d98:	a91d      	add	r1, sp, #116	; 0x74
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	f001 ffb6 	bl	8007d0c <__gethex>
 8005da0:	f010 0707 	ands.w	r7, r0, #7
 8005da4:	4605      	mov	r5, r0
 8005da6:	d005      	beq.n	8005db4 <_strtod_l+0x84>
 8005da8:	2f06      	cmp	r7, #6
 8005daa:	d12a      	bne.n	8005e02 <_strtod_l+0xd2>
 8005dac:	3601      	adds	r6, #1
 8005dae:	2300      	movs	r3, #0
 8005db0:	961d      	str	r6, [sp, #116]	; 0x74
 8005db2:	930e      	str	r3, [sp, #56]	; 0x38
 8005db4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	f040 8596 	bne.w	80068e8 <_strtod_l+0xbb8>
 8005dbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005dbe:	b1db      	cbz	r3, 8005df8 <_strtod_l+0xc8>
 8005dc0:	4652      	mov	r2, sl
 8005dc2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005dc6:	ec43 2b10 	vmov	d0, r2, r3
 8005dca:	b023      	add	sp, #140	; 0x8c
 8005dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd0:	2a20      	cmp	r2, #32
 8005dd2:	d1ce      	bne.n	8005d72 <_strtod_l+0x42>
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	931d      	str	r3, [sp, #116]	; 0x74
 8005dd8:	e7c0      	b.n	8005d5c <_strtod_l+0x2c>
 8005dda:	2a2d      	cmp	r2, #45	; 0x2d
 8005ddc:	d1c9      	bne.n	8005d72 <_strtod_l+0x42>
 8005dde:	2201      	movs	r2, #1
 8005de0:	920e      	str	r2, [sp, #56]	; 0x38
 8005de2:	1c5a      	adds	r2, r3, #1
 8005de4:	921d      	str	r2, [sp, #116]	; 0x74
 8005de6:	785b      	ldrb	r3, [r3, #1]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1c4      	bne.n	8005d76 <_strtod_l+0x46>
 8005dec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005dee:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	f040 8576 	bne.w	80068e4 <_strtod_l+0xbb4>
 8005df8:	4652      	mov	r2, sl
 8005dfa:	465b      	mov	r3, fp
 8005dfc:	e7e3      	b.n	8005dc6 <_strtod_l+0x96>
 8005dfe:	2200      	movs	r2, #0
 8005e00:	e7ee      	b.n	8005de0 <_strtod_l+0xb0>
 8005e02:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005e04:	b13a      	cbz	r2, 8005e16 <_strtod_l+0xe6>
 8005e06:	2135      	movs	r1, #53	; 0x35
 8005e08:	a820      	add	r0, sp, #128	; 0x80
 8005e0a:	f002 ff92 	bl	8008d32 <__copybits>
 8005e0e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005e10:	4620      	mov	r0, r4
 8005e12:	f002 fb57 	bl	80084c4 <_Bfree>
 8005e16:	3f01      	subs	r7, #1
 8005e18:	2f05      	cmp	r7, #5
 8005e1a:	d807      	bhi.n	8005e2c <_strtod_l+0xfc>
 8005e1c:	e8df f007 	tbb	[pc, r7]
 8005e20:	1d180b0e 	.word	0x1d180b0e
 8005e24:	030e      	.short	0x030e
 8005e26:	f04f 0b00 	mov.w	fp, #0
 8005e2a:	46da      	mov	sl, fp
 8005e2c:	0728      	lsls	r0, r5, #28
 8005e2e:	d5c1      	bpl.n	8005db4 <_strtod_l+0x84>
 8005e30:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005e34:	e7be      	b.n	8005db4 <_strtod_l+0x84>
 8005e36:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8005e3a:	e7f7      	b.n	8005e2c <_strtod_l+0xfc>
 8005e3c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8005e40:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8005e42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005e46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005e4a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005e4e:	e7ed      	b.n	8005e2c <_strtod_l+0xfc>
 8005e50:	f8df b184 	ldr.w	fp, [pc, #388]	; 8005fd8 <_strtod_l+0x2a8>
 8005e54:	f04f 0a00 	mov.w	sl, #0
 8005e58:	e7e8      	b.n	8005e2c <_strtod_l+0xfc>
 8005e5a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005e5e:	f04f 3aff 	mov.w	sl, #4294967295
 8005e62:	e7e3      	b.n	8005e2c <_strtod_l+0xfc>
 8005e64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	921d      	str	r2, [sp, #116]	; 0x74
 8005e6a:	785b      	ldrb	r3, [r3, #1]
 8005e6c:	2b30      	cmp	r3, #48	; 0x30
 8005e6e:	d0f9      	beq.n	8005e64 <_strtod_l+0x134>
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d09f      	beq.n	8005db4 <_strtod_l+0x84>
 8005e74:	2301      	movs	r3, #1
 8005e76:	f04f 0900 	mov.w	r9, #0
 8005e7a:	9304      	str	r3, [sp, #16]
 8005e7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e80:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005e84:	464f      	mov	r7, r9
 8005e86:	220a      	movs	r2, #10
 8005e88:	981d      	ldr	r0, [sp, #116]	; 0x74
 8005e8a:	7806      	ldrb	r6, [r0, #0]
 8005e8c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005e90:	b2d9      	uxtb	r1, r3
 8005e92:	2909      	cmp	r1, #9
 8005e94:	d92a      	bls.n	8005eec <_strtod_l+0x1bc>
 8005e96:	9907      	ldr	r1, [sp, #28]
 8005e98:	462a      	mov	r2, r5
 8005e9a:	f003 fb58 	bl	800954e <strncmp>
 8005e9e:	b398      	cbz	r0, 8005f08 <_strtod_l+0x1d8>
 8005ea0:	2000      	movs	r0, #0
 8005ea2:	4633      	mov	r3, r6
 8005ea4:	463d      	mov	r5, r7
 8005ea6:	9007      	str	r0, [sp, #28]
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	2b65      	cmp	r3, #101	; 0x65
 8005eac:	d001      	beq.n	8005eb2 <_strtod_l+0x182>
 8005eae:	2b45      	cmp	r3, #69	; 0x45
 8005eb0:	d118      	bne.n	8005ee4 <_strtod_l+0x1b4>
 8005eb2:	b91d      	cbnz	r5, 8005ebc <_strtod_l+0x18c>
 8005eb4:	9b04      	ldr	r3, [sp, #16]
 8005eb6:	4303      	orrs	r3, r0
 8005eb8:	d098      	beq.n	8005dec <_strtod_l+0xbc>
 8005eba:	2500      	movs	r5, #0
 8005ebc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8005ec0:	f108 0301 	add.w	r3, r8, #1
 8005ec4:	931d      	str	r3, [sp, #116]	; 0x74
 8005ec6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005eca:	2b2b      	cmp	r3, #43	; 0x2b
 8005ecc:	d075      	beq.n	8005fba <_strtod_l+0x28a>
 8005ece:	2b2d      	cmp	r3, #45	; 0x2d
 8005ed0:	d07b      	beq.n	8005fca <_strtod_l+0x29a>
 8005ed2:	f04f 0c00 	mov.w	ip, #0
 8005ed6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005eda:	2909      	cmp	r1, #9
 8005edc:	f240 8082 	bls.w	8005fe4 <_strtod_l+0x2b4>
 8005ee0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8005ee4:	2600      	movs	r6, #0
 8005ee6:	e09d      	b.n	8006024 <_strtod_l+0x2f4>
 8005ee8:	2300      	movs	r3, #0
 8005eea:	e7c4      	b.n	8005e76 <_strtod_l+0x146>
 8005eec:	2f08      	cmp	r7, #8
 8005eee:	bfd8      	it	le
 8005ef0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8005ef2:	f100 0001 	add.w	r0, r0, #1
 8005ef6:	bfda      	itte	le
 8005ef8:	fb02 3301 	mlale	r3, r2, r1, r3
 8005efc:	9309      	strle	r3, [sp, #36]	; 0x24
 8005efe:	fb02 3909 	mlagt	r9, r2, r9, r3
 8005f02:	3701      	adds	r7, #1
 8005f04:	901d      	str	r0, [sp, #116]	; 0x74
 8005f06:	e7bf      	b.n	8005e88 <_strtod_l+0x158>
 8005f08:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005f0a:	195a      	adds	r2, r3, r5
 8005f0c:	921d      	str	r2, [sp, #116]	; 0x74
 8005f0e:	5d5b      	ldrb	r3, [r3, r5]
 8005f10:	2f00      	cmp	r7, #0
 8005f12:	d037      	beq.n	8005f84 <_strtod_l+0x254>
 8005f14:	9007      	str	r0, [sp, #28]
 8005f16:	463d      	mov	r5, r7
 8005f18:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8005f1c:	2a09      	cmp	r2, #9
 8005f1e:	d912      	bls.n	8005f46 <_strtod_l+0x216>
 8005f20:	2201      	movs	r2, #1
 8005f22:	e7c2      	b.n	8005eaa <_strtod_l+0x17a>
 8005f24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005f26:	1c5a      	adds	r2, r3, #1
 8005f28:	921d      	str	r2, [sp, #116]	; 0x74
 8005f2a:	785b      	ldrb	r3, [r3, #1]
 8005f2c:	3001      	adds	r0, #1
 8005f2e:	2b30      	cmp	r3, #48	; 0x30
 8005f30:	d0f8      	beq.n	8005f24 <_strtod_l+0x1f4>
 8005f32:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005f36:	2a08      	cmp	r2, #8
 8005f38:	f200 84db 	bhi.w	80068f2 <_strtod_l+0xbc2>
 8005f3c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005f3e:	9007      	str	r0, [sp, #28]
 8005f40:	2000      	movs	r0, #0
 8005f42:	920a      	str	r2, [sp, #40]	; 0x28
 8005f44:	4605      	mov	r5, r0
 8005f46:	3b30      	subs	r3, #48	; 0x30
 8005f48:	f100 0201 	add.w	r2, r0, #1
 8005f4c:	d014      	beq.n	8005f78 <_strtod_l+0x248>
 8005f4e:	9907      	ldr	r1, [sp, #28]
 8005f50:	4411      	add	r1, r2
 8005f52:	9107      	str	r1, [sp, #28]
 8005f54:	462a      	mov	r2, r5
 8005f56:	eb00 0e05 	add.w	lr, r0, r5
 8005f5a:	210a      	movs	r1, #10
 8005f5c:	4572      	cmp	r2, lr
 8005f5e:	d113      	bne.n	8005f88 <_strtod_l+0x258>
 8005f60:	182a      	adds	r2, r5, r0
 8005f62:	2a08      	cmp	r2, #8
 8005f64:	f105 0501 	add.w	r5, r5, #1
 8005f68:	4405      	add	r5, r0
 8005f6a:	dc1c      	bgt.n	8005fa6 <_strtod_l+0x276>
 8005f6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f6e:	220a      	movs	r2, #10
 8005f70:	fb02 3301 	mla	r3, r2, r1, r3
 8005f74:	9309      	str	r3, [sp, #36]	; 0x24
 8005f76:	2200      	movs	r2, #0
 8005f78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005f7a:	1c59      	adds	r1, r3, #1
 8005f7c:	911d      	str	r1, [sp, #116]	; 0x74
 8005f7e:	785b      	ldrb	r3, [r3, #1]
 8005f80:	4610      	mov	r0, r2
 8005f82:	e7c9      	b.n	8005f18 <_strtod_l+0x1e8>
 8005f84:	4638      	mov	r0, r7
 8005f86:	e7d2      	b.n	8005f2e <_strtod_l+0x1fe>
 8005f88:	2a08      	cmp	r2, #8
 8005f8a:	dc04      	bgt.n	8005f96 <_strtod_l+0x266>
 8005f8c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005f8e:	434e      	muls	r6, r1
 8005f90:	9609      	str	r6, [sp, #36]	; 0x24
 8005f92:	3201      	adds	r2, #1
 8005f94:	e7e2      	b.n	8005f5c <_strtod_l+0x22c>
 8005f96:	f102 0c01 	add.w	ip, r2, #1
 8005f9a:	f1bc 0f10 	cmp.w	ip, #16
 8005f9e:	bfd8      	it	le
 8005fa0:	fb01 f909 	mulle.w	r9, r1, r9
 8005fa4:	e7f5      	b.n	8005f92 <_strtod_l+0x262>
 8005fa6:	2d10      	cmp	r5, #16
 8005fa8:	bfdc      	itt	le
 8005faa:	220a      	movle	r2, #10
 8005fac:	fb02 3909 	mlale	r9, r2, r9, r3
 8005fb0:	e7e1      	b.n	8005f76 <_strtod_l+0x246>
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	9307      	str	r3, [sp, #28]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	e77c      	b.n	8005eb4 <_strtod_l+0x184>
 8005fba:	f04f 0c00 	mov.w	ip, #0
 8005fbe:	f108 0302 	add.w	r3, r8, #2
 8005fc2:	931d      	str	r3, [sp, #116]	; 0x74
 8005fc4:	f898 3002 	ldrb.w	r3, [r8, #2]
 8005fc8:	e785      	b.n	8005ed6 <_strtod_l+0x1a6>
 8005fca:	f04f 0c01 	mov.w	ip, #1
 8005fce:	e7f6      	b.n	8005fbe <_strtod_l+0x28e>
 8005fd0:	08009b64 	.word	0x08009b64
 8005fd4:	080098b0 	.word	0x080098b0
 8005fd8:	7ff00000 	.word	0x7ff00000
 8005fdc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005fde:	1c59      	adds	r1, r3, #1
 8005fe0:	911d      	str	r1, [sp, #116]	; 0x74
 8005fe2:	785b      	ldrb	r3, [r3, #1]
 8005fe4:	2b30      	cmp	r3, #48	; 0x30
 8005fe6:	d0f9      	beq.n	8005fdc <_strtod_l+0x2ac>
 8005fe8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8005fec:	2908      	cmp	r1, #8
 8005fee:	f63f af79 	bhi.w	8005ee4 <_strtod_l+0x1b4>
 8005ff2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005ff6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005ff8:	9308      	str	r3, [sp, #32]
 8005ffa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005ffc:	1c59      	adds	r1, r3, #1
 8005ffe:	911d      	str	r1, [sp, #116]	; 0x74
 8006000:	785b      	ldrb	r3, [r3, #1]
 8006002:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006006:	2e09      	cmp	r6, #9
 8006008:	d937      	bls.n	800607a <_strtod_l+0x34a>
 800600a:	9e08      	ldr	r6, [sp, #32]
 800600c:	1b89      	subs	r1, r1, r6
 800600e:	2908      	cmp	r1, #8
 8006010:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006014:	dc02      	bgt.n	800601c <_strtod_l+0x2ec>
 8006016:	4576      	cmp	r6, lr
 8006018:	bfa8      	it	ge
 800601a:	4676      	movge	r6, lr
 800601c:	f1bc 0f00 	cmp.w	ip, #0
 8006020:	d000      	beq.n	8006024 <_strtod_l+0x2f4>
 8006022:	4276      	negs	r6, r6
 8006024:	2d00      	cmp	r5, #0
 8006026:	d14f      	bne.n	80060c8 <_strtod_l+0x398>
 8006028:	9904      	ldr	r1, [sp, #16]
 800602a:	4301      	orrs	r1, r0
 800602c:	f47f aec2 	bne.w	8005db4 <_strtod_l+0x84>
 8006030:	2a00      	cmp	r2, #0
 8006032:	f47f aedb 	bne.w	8005dec <_strtod_l+0xbc>
 8006036:	2b69      	cmp	r3, #105	; 0x69
 8006038:	d027      	beq.n	800608a <_strtod_l+0x35a>
 800603a:	dc24      	bgt.n	8006086 <_strtod_l+0x356>
 800603c:	2b49      	cmp	r3, #73	; 0x49
 800603e:	d024      	beq.n	800608a <_strtod_l+0x35a>
 8006040:	2b4e      	cmp	r3, #78	; 0x4e
 8006042:	f47f aed3 	bne.w	8005dec <_strtod_l+0xbc>
 8006046:	499e      	ldr	r1, [pc, #632]	; (80062c0 <_strtod_l+0x590>)
 8006048:	a81d      	add	r0, sp, #116	; 0x74
 800604a:	f002 f8b7 	bl	80081bc <__match>
 800604e:	2800      	cmp	r0, #0
 8006050:	f43f aecc 	beq.w	8005dec <_strtod_l+0xbc>
 8006054:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006056:	781b      	ldrb	r3, [r3, #0]
 8006058:	2b28      	cmp	r3, #40	; 0x28
 800605a:	d12d      	bne.n	80060b8 <_strtod_l+0x388>
 800605c:	4999      	ldr	r1, [pc, #612]	; (80062c4 <_strtod_l+0x594>)
 800605e:	aa20      	add	r2, sp, #128	; 0x80
 8006060:	a81d      	add	r0, sp, #116	; 0x74
 8006062:	f002 f8bf 	bl	80081e4 <__hexnan>
 8006066:	2805      	cmp	r0, #5
 8006068:	d126      	bne.n	80060b8 <_strtod_l+0x388>
 800606a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800606c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006070:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006074:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006078:	e69c      	b.n	8005db4 <_strtod_l+0x84>
 800607a:	210a      	movs	r1, #10
 800607c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006080:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006084:	e7b9      	b.n	8005ffa <_strtod_l+0x2ca>
 8006086:	2b6e      	cmp	r3, #110	; 0x6e
 8006088:	e7db      	b.n	8006042 <_strtod_l+0x312>
 800608a:	498f      	ldr	r1, [pc, #572]	; (80062c8 <_strtod_l+0x598>)
 800608c:	a81d      	add	r0, sp, #116	; 0x74
 800608e:	f002 f895 	bl	80081bc <__match>
 8006092:	2800      	cmp	r0, #0
 8006094:	f43f aeaa 	beq.w	8005dec <_strtod_l+0xbc>
 8006098:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800609a:	498c      	ldr	r1, [pc, #560]	; (80062cc <_strtod_l+0x59c>)
 800609c:	3b01      	subs	r3, #1
 800609e:	a81d      	add	r0, sp, #116	; 0x74
 80060a0:	931d      	str	r3, [sp, #116]	; 0x74
 80060a2:	f002 f88b 	bl	80081bc <__match>
 80060a6:	b910      	cbnz	r0, 80060ae <_strtod_l+0x37e>
 80060a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80060aa:	3301      	adds	r3, #1
 80060ac:	931d      	str	r3, [sp, #116]	; 0x74
 80060ae:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80062dc <_strtod_l+0x5ac>
 80060b2:	f04f 0a00 	mov.w	sl, #0
 80060b6:	e67d      	b.n	8005db4 <_strtod_l+0x84>
 80060b8:	4885      	ldr	r0, [pc, #532]	; (80062d0 <_strtod_l+0x5a0>)
 80060ba:	f003 f9ed 	bl	8009498 <nan>
 80060be:	ed8d 0b04 	vstr	d0, [sp, #16]
 80060c2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80060c6:	e675      	b.n	8005db4 <_strtod_l+0x84>
 80060c8:	9b07      	ldr	r3, [sp, #28]
 80060ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80060cc:	1af3      	subs	r3, r6, r3
 80060ce:	2f00      	cmp	r7, #0
 80060d0:	bf08      	it	eq
 80060d2:	462f      	moveq	r7, r5
 80060d4:	2d10      	cmp	r5, #16
 80060d6:	9308      	str	r3, [sp, #32]
 80060d8:	46a8      	mov	r8, r5
 80060da:	bfa8      	it	ge
 80060dc:	f04f 0810 	movge.w	r8, #16
 80060e0:	f7fa fa18 	bl	8000514 <__aeabi_ui2d>
 80060e4:	2d09      	cmp	r5, #9
 80060e6:	4682      	mov	sl, r0
 80060e8:	468b      	mov	fp, r1
 80060ea:	dd13      	ble.n	8006114 <_strtod_l+0x3e4>
 80060ec:	4b79      	ldr	r3, [pc, #484]	; (80062d4 <_strtod_l+0x5a4>)
 80060ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80060f2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80060f6:	f7fa fa87 	bl	8000608 <__aeabi_dmul>
 80060fa:	4682      	mov	sl, r0
 80060fc:	4648      	mov	r0, r9
 80060fe:	468b      	mov	fp, r1
 8006100:	f7fa fa08 	bl	8000514 <__aeabi_ui2d>
 8006104:	4602      	mov	r2, r0
 8006106:	460b      	mov	r3, r1
 8006108:	4650      	mov	r0, sl
 800610a:	4659      	mov	r1, fp
 800610c:	f7fa f8c6 	bl	800029c <__adddf3>
 8006110:	4682      	mov	sl, r0
 8006112:	468b      	mov	fp, r1
 8006114:	2d0f      	cmp	r5, #15
 8006116:	dc38      	bgt.n	800618a <_strtod_l+0x45a>
 8006118:	9b08      	ldr	r3, [sp, #32]
 800611a:	2b00      	cmp	r3, #0
 800611c:	f43f ae4a 	beq.w	8005db4 <_strtod_l+0x84>
 8006120:	dd24      	ble.n	800616c <_strtod_l+0x43c>
 8006122:	2b16      	cmp	r3, #22
 8006124:	dc0b      	bgt.n	800613e <_strtod_l+0x40e>
 8006126:	4d6b      	ldr	r5, [pc, #428]	; (80062d4 <_strtod_l+0x5a4>)
 8006128:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800612c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006130:	4652      	mov	r2, sl
 8006132:	465b      	mov	r3, fp
 8006134:	f7fa fa68 	bl	8000608 <__aeabi_dmul>
 8006138:	4682      	mov	sl, r0
 800613a:	468b      	mov	fp, r1
 800613c:	e63a      	b.n	8005db4 <_strtod_l+0x84>
 800613e:	9a08      	ldr	r2, [sp, #32]
 8006140:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006144:	4293      	cmp	r3, r2
 8006146:	db20      	blt.n	800618a <_strtod_l+0x45a>
 8006148:	4c62      	ldr	r4, [pc, #392]	; (80062d4 <_strtod_l+0x5a4>)
 800614a:	f1c5 050f 	rsb	r5, r5, #15
 800614e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006152:	4652      	mov	r2, sl
 8006154:	465b      	mov	r3, fp
 8006156:	e9d1 0100 	ldrd	r0, r1, [r1]
 800615a:	f7fa fa55 	bl	8000608 <__aeabi_dmul>
 800615e:	9b08      	ldr	r3, [sp, #32]
 8006160:	1b5d      	subs	r5, r3, r5
 8006162:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006166:	e9d4 2300 	ldrd	r2, r3, [r4]
 800616a:	e7e3      	b.n	8006134 <_strtod_l+0x404>
 800616c:	9b08      	ldr	r3, [sp, #32]
 800616e:	3316      	adds	r3, #22
 8006170:	db0b      	blt.n	800618a <_strtod_l+0x45a>
 8006172:	9b07      	ldr	r3, [sp, #28]
 8006174:	4a57      	ldr	r2, [pc, #348]	; (80062d4 <_strtod_l+0x5a4>)
 8006176:	1b9e      	subs	r6, r3, r6
 8006178:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800617c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006180:	4650      	mov	r0, sl
 8006182:	4659      	mov	r1, fp
 8006184:	f7fa fb6a 	bl	800085c <__aeabi_ddiv>
 8006188:	e7d6      	b.n	8006138 <_strtod_l+0x408>
 800618a:	9b08      	ldr	r3, [sp, #32]
 800618c:	eba5 0808 	sub.w	r8, r5, r8
 8006190:	4498      	add	r8, r3
 8006192:	f1b8 0f00 	cmp.w	r8, #0
 8006196:	dd71      	ble.n	800627c <_strtod_l+0x54c>
 8006198:	f018 030f 	ands.w	r3, r8, #15
 800619c:	d00a      	beq.n	80061b4 <_strtod_l+0x484>
 800619e:	494d      	ldr	r1, [pc, #308]	; (80062d4 <_strtod_l+0x5a4>)
 80061a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80061a4:	4652      	mov	r2, sl
 80061a6:	465b      	mov	r3, fp
 80061a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80061ac:	f7fa fa2c 	bl	8000608 <__aeabi_dmul>
 80061b0:	4682      	mov	sl, r0
 80061b2:	468b      	mov	fp, r1
 80061b4:	f038 080f 	bics.w	r8, r8, #15
 80061b8:	d04d      	beq.n	8006256 <_strtod_l+0x526>
 80061ba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80061be:	dd22      	ble.n	8006206 <_strtod_l+0x4d6>
 80061c0:	2500      	movs	r5, #0
 80061c2:	462e      	mov	r6, r5
 80061c4:	9509      	str	r5, [sp, #36]	; 0x24
 80061c6:	9507      	str	r5, [sp, #28]
 80061c8:	2322      	movs	r3, #34	; 0x22
 80061ca:	f8df b110 	ldr.w	fp, [pc, #272]	; 80062dc <_strtod_l+0x5ac>
 80061ce:	6023      	str	r3, [r4, #0]
 80061d0:	f04f 0a00 	mov.w	sl, #0
 80061d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f43f adec 	beq.w	8005db4 <_strtod_l+0x84>
 80061dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80061de:	4620      	mov	r0, r4
 80061e0:	f002 f970 	bl	80084c4 <_Bfree>
 80061e4:	9907      	ldr	r1, [sp, #28]
 80061e6:	4620      	mov	r0, r4
 80061e8:	f002 f96c 	bl	80084c4 <_Bfree>
 80061ec:	4631      	mov	r1, r6
 80061ee:	4620      	mov	r0, r4
 80061f0:	f002 f968 	bl	80084c4 <_Bfree>
 80061f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061f6:	4620      	mov	r0, r4
 80061f8:	f002 f964 	bl	80084c4 <_Bfree>
 80061fc:	4629      	mov	r1, r5
 80061fe:	4620      	mov	r0, r4
 8006200:	f002 f960 	bl	80084c4 <_Bfree>
 8006204:	e5d6      	b.n	8005db4 <_strtod_l+0x84>
 8006206:	2300      	movs	r3, #0
 8006208:	ea4f 1828 	mov.w	r8, r8, asr #4
 800620c:	4650      	mov	r0, sl
 800620e:	4659      	mov	r1, fp
 8006210:	4699      	mov	r9, r3
 8006212:	f1b8 0f01 	cmp.w	r8, #1
 8006216:	dc21      	bgt.n	800625c <_strtod_l+0x52c>
 8006218:	b10b      	cbz	r3, 800621e <_strtod_l+0x4ee>
 800621a:	4682      	mov	sl, r0
 800621c:	468b      	mov	fp, r1
 800621e:	4b2e      	ldr	r3, [pc, #184]	; (80062d8 <_strtod_l+0x5a8>)
 8006220:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006224:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006228:	4652      	mov	r2, sl
 800622a:	465b      	mov	r3, fp
 800622c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006230:	f7fa f9ea 	bl	8000608 <__aeabi_dmul>
 8006234:	4b29      	ldr	r3, [pc, #164]	; (80062dc <_strtod_l+0x5ac>)
 8006236:	460a      	mov	r2, r1
 8006238:	400b      	ands	r3, r1
 800623a:	4929      	ldr	r1, [pc, #164]	; (80062e0 <_strtod_l+0x5b0>)
 800623c:	428b      	cmp	r3, r1
 800623e:	4682      	mov	sl, r0
 8006240:	d8be      	bhi.n	80061c0 <_strtod_l+0x490>
 8006242:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006246:	428b      	cmp	r3, r1
 8006248:	bf86      	itte	hi
 800624a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80062e4 <_strtod_l+0x5b4>
 800624e:	f04f 3aff 	movhi.w	sl, #4294967295
 8006252:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006256:	2300      	movs	r3, #0
 8006258:	9304      	str	r3, [sp, #16]
 800625a:	e081      	b.n	8006360 <_strtod_l+0x630>
 800625c:	f018 0f01 	tst.w	r8, #1
 8006260:	d007      	beq.n	8006272 <_strtod_l+0x542>
 8006262:	4b1d      	ldr	r3, [pc, #116]	; (80062d8 <_strtod_l+0x5a8>)
 8006264:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626c:	f7fa f9cc 	bl	8000608 <__aeabi_dmul>
 8006270:	2301      	movs	r3, #1
 8006272:	f109 0901 	add.w	r9, r9, #1
 8006276:	ea4f 0868 	mov.w	r8, r8, asr #1
 800627a:	e7ca      	b.n	8006212 <_strtod_l+0x4e2>
 800627c:	d0eb      	beq.n	8006256 <_strtod_l+0x526>
 800627e:	f1c8 0800 	rsb	r8, r8, #0
 8006282:	f018 020f 	ands.w	r2, r8, #15
 8006286:	d00a      	beq.n	800629e <_strtod_l+0x56e>
 8006288:	4b12      	ldr	r3, [pc, #72]	; (80062d4 <_strtod_l+0x5a4>)
 800628a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800628e:	4650      	mov	r0, sl
 8006290:	4659      	mov	r1, fp
 8006292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006296:	f7fa fae1 	bl	800085c <__aeabi_ddiv>
 800629a:	4682      	mov	sl, r0
 800629c:	468b      	mov	fp, r1
 800629e:	ea5f 1828 	movs.w	r8, r8, asr #4
 80062a2:	d0d8      	beq.n	8006256 <_strtod_l+0x526>
 80062a4:	f1b8 0f1f 	cmp.w	r8, #31
 80062a8:	dd1e      	ble.n	80062e8 <_strtod_l+0x5b8>
 80062aa:	2500      	movs	r5, #0
 80062ac:	462e      	mov	r6, r5
 80062ae:	9509      	str	r5, [sp, #36]	; 0x24
 80062b0:	9507      	str	r5, [sp, #28]
 80062b2:	2322      	movs	r3, #34	; 0x22
 80062b4:	f04f 0a00 	mov.w	sl, #0
 80062b8:	f04f 0b00 	mov.w	fp, #0
 80062bc:	6023      	str	r3, [r4, #0]
 80062be:	e789      	b.n	80061d4 <_strtod_l+0x4a4>
 80062c0:	08009881 	.word	0x08009881
 80062c4:	080098c4 	.word	0x080098c4
 80062c8:	08009879 	.word	0x08009879
 80062cc:	08009a04 	.word	0x08009a04
 80062d0:	08009d20 	.word	0x08009d20
 80062d4:	08009c00 	.word	0x08009c00
 80062d8:	08009bd8 	.word	0x08009bd8
 80062dc:	7ff00000 	.word	0x7ff00000
 80062e0:	7ca00000 	.word	0x7ca00000
 80062e4:	7fefffff 	.word	0x7fefffff
 80062e8:	f018 0310 	ands.w	r3, r8, #16
 80062ec:	bf18      	it	ne
 80062ee:	236a      	movne	r3, #106	; 0x6a
 80062f0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80066a8 <_strtod_l+0x978>
 80062f4:	9304      	str	r3, [sp, #16]
 80062f6:	4650      	mov	r0, sl
 80062f8:	4659      	mov	r1, fp
 80062fa:	2300      	movs	r3, #0
 80062fc:	f018 0f01 	tst.w	r8, #1
 8006300:	d004      	beq.n	800630c <_strtod_l+0x5dc>
 8006302:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006306:	f7fa f97f 	bl	8000608 <__aeabi_dmul>
 800630a:	2301      	movs	r3, #1
 800630c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006310:	f109 0908 	add.w	r9, r9, #8
 8006314:	d1f2      	bne.n	80062fc <_strtod_l+0x5cc>
 8006316:	b10b      	cbz	r3, 800631c <_strtod_l+0x5ec>
 8006318:	4682      	mov	sl, r0
 800631a:	468b      	mov	fp, r1
 800631c:	9b04      	ldr	r3, [sp, #16]
 800631e:	b1bb      	cbz	r3, 8006350 <_strtod_l+0x620>
 8006320:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8006324:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006328:	2b00      	cmp	r3, #0
 800632a:	4659      	mov	r1, fp
 800632c:	dd10      	ble.n	8006350 <_strtod_l+0x620>
 800632e:	2b1f      	cmp	r3, #31
 8006330:	f340 8128 	ble.w	8006584 <_strtod_l+0x854>
 8006334:	2b34      	cmp	r3, #52	; 0x34
 8006336:	bfde      	ittt	le
 8006338:	3b20      	suble	r3, #32
 800633a:	f04f 32ff 	movle.w	r2, #4294967295
 800633e:	fa02 f303 	lslle.w	r3, r2, r3
 8006342:	f04f 0a00 	mov.w	sl, #0
 8006346:	bfcc      	ite	gt
 8006348:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800634c:	ea03 0b01 	andle.w	fp, r3, r1
 8006350:	2200      	movs	r2, #0
 8006352:	2300      	movs	r3, #0
 8006354:	4650      	mov	r0, sl
 8006356:	4659      	mov	r1, fp
 8006358:	f7fa fbbe 	bl	8000ad8 <__aeabi_dcmpeq>
 800635c:	2800      	cmp	r0, #0
 800635e:	d1a4      	bne.n	80062aa <_strtod_l+0x57a>
 8006360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006362:	9300      	str	r3, [sp, #0]
 8006364:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006366:	462b      	mov	r3, r5
 8006368:	463a      	mov	r2, r7
 800636a:	4620      	mov	r0, r4
 800636c:	f002 f916 	bl	800859c <__s2b>
 8006370:	9009      	str	r0, [sp, #36]	; 0x24
 8006372:	2800      	cmp	r0, #0
 8006374:	f43f af24 	beq.w	80061c0 <_strtod_l+0x490>
 8006378:	9b07      	ldr	r3, [sp, #28]
 800637a:	1b9e      	subs	r6, r3, r6
 800637c:	9b08      	ldr	r3, [sp, #32]
 800637e:	2b00      	cmp	r3, #0
 8006380:	bfb4      	ite	lt
 8006382:	4633      	movlt	r3, r6
 8006384:	2300      	movge	r3, #0
 8006386:	9310      	str	r3, [sp, #64]	; 0x40
 8006388:	9b08      	ldr	r3, [sp, #32]
 800638a:	2500      	movs	r5, #0
 800638c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006390:	9318      	str	r3, [sp, #96]	; 0x60
 8006392:	462e      	mov	r6, r5
 8006394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006396:	4620      	mov	r0, r4
 8006398:	6859      	ldr	r1, [r3, #4]
 800639a:	f002 f853 	bl	8008444 <_Balloc>
 800639e:	9007      	str	r0, [sp, #28]
 80063a0:	2800      	cmp	r0, #0
 80063a2:	f43f af11 	beq.w	80061c8 <_strtod_l+0x498>
 80063a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063a8:	691a      	ldr	r2, [r3, #16]
 80063aa:	3202      	adds	r2, #2
 80063ac:	f103 010c 	add.w	r1, r3, #12
 80063b0:	0092      	lsls	r2, r2, #2
 80063b2:	300c      	adds	r0, #12
 80063b4:	f002 f838 	bl	8008428 <memcpy>
 80063b8:	ec4b ab10 	vmov	d0, sl, fp
 80063bc:	aa20      	add	r2, sp, #128	; 0x80
 80063be:	a91f      	add	r1, sp, #124	; 0x7c
 80063c0:	4620      	mov	r0, r4
 80063c2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80063c6:	f002 fc25 	bl	8008c14 <__d2b>
 80063ca:	901e      	str	r0, [sp, #120]	; 0x78
 80063cc:	2800      	cmp	r0, #0
 80063ce:	f43f aefb 	beq.w	80061c8 <_strtod_l+0x498>
 80063d2:	2101      	movs	r1, #1
 80063d4:	4620      	mov	r0, r4
 80063d6:	f002 f97b 	bl	80086d0 <__i2b>
 80063da:	4606      	mov	r6, r0
 80063dc:	2800      	cmp	r0, #0
 80063de:	f43f aef3 	beq.w	80061c8 <_strtod_l+0x498>
 80063e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80063e4:	9904      	ldr	r1, [sp, #16]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	bfab      	itete	ge
 80063ea:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80063ec:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80063ee:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80063f0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80063f4:	bfac      	ite	ge
 80063f6:	eb03 0902 	addge.w	r9, r3, r2
 80063fa:	1ad7      	sublt	r7, r2, r3
 80063fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80063fe:	eba3 0801 	sub.w	r8, r3, r1
 8006402:	4490      	add	r8, r2
 8006404:	4ba3      	ldr	r3, [pc, #652]	; (8006694 <_strtod_l+0x964>)
 8006406:	f108 38ff 	add.w	r8, r8, #4294967295
 800640a:	4598      	cmp	r8, r3
 800640c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006410:	f280 80cc 	bge.w	80065ac <_strtod_l+0x87c>
 8006414:	eba3 0308 	sub.w	r3, r3, r8
 8006418:	2b1f      	cmp	r3, #31
 800641a:	eba2 0203 	sub.w	r2, r2, r3
 800641e:	f04f 0101 	mov.w	r1, #1
 8006422:	f300 80b6 	bgt.w	8006592 <_strtod_l+0x862>
 8006426:	fa01 f303 	lsl.w	r3, r1, r3
 800642a:	9311      	str	r3, [sp, #68]	; 0x44
 800642c:	2300      	movs	r3, #0
 800642e:	930c      	str	r3, [sp, #48]	; 0x30
 8006430:	eb09 0802 	add.w	r8, r9, r2
 8006434:	9b04      	ldr	r3, [sp, #16]
 8006436:	45c1      	cmp	r9, r8
 8006438:	4417      	add	r7, r2
 800643a:	441f      	add	r7, r3
 800643c:	464b      	mov	r3, r9
 800643e:	bfa8      	it	ge
 8006440:	4643      	movge	r3, r8
 8006442:	42bb      	cmp	r3, r7
 8006444:	bfa8      	it	ge
 8006446:	463b      	movge	r3, r7
 8006448:	2b00      	cmp	r3, #0
 800644a:	bfc2      	ittt	gt
 800644c:	eba8 0803 	subgt.w	r8, r8, r3
 8006450:	1aff      	subgt	r7, r7, r3
 8006452:	eba9 0903 	subgt.w	r9, r9, r3
 8006456:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006458:	2b00      	cmp	r3, #0
 800645a:	dd17      	ble.n	800648c <_strtod_l+0x75c>
 800645c:	4631      	mov	r1, r6
 800645e:	461a      	mov	r2, r3
 8006460:	4620      	mov	r0, r4
 8006462:	f002 f9f1 	bl	8008848 <__pow5mult>
 8006466:	4606      	mov	r6, r0
 8006468:	2800      	cmp	r0, #0
 800646a:	f43f aead 	beq.w	80061c8 <_strtod_l+0x498>
 800646e:	4601      	mov	r1, r0
 8006470:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006472:	4620      	mov	r0, r4
 8006474:	f002 f942 	bl	80086fc <__multiply>
 8006478:	900f      	str	r0, [sp, #60]	; 0x3c
 800647a:	2800      	cmp	r0, #0
 800647c:	f43f aea4 	beq.w	80061c8 <_strtod_l+0x498>
 8006480:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006482:	4620      	mov	r0, r4
 8006484:	f002 f81e 	bl	80084c4 <_Bfree>
 8006488:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800648a:	931e      	str	r3, [sp, #120]	; 0x78
 800648c:	f1b8 0f00 	cmp.w	r8, #0
 8006490:	f300 8091 	bgt.w	80065b6 <_strtod_l+0x886>
 8006494:	9b08      	ldr	r3, [sp, #32]
 8006496:	2b00      	cmp	r3, #0
 8006498:	dd08      	ble.n	80064ac <_strtod_l+0x77c>
 800649a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800649c:	9907      	ldr	r1, [sp, #28]
 800649e:	4620      	mov	r0, r4
 80064a0:	f002 f9d2 	bl	8008848 <__pow5mult>
 80064a4:	9007      	str	r0, [sp, #28]
 80064a6:	2800      	cmp	r0, #0
 80064a8:	f43f ae8e 	beq.w	80061c8 <_strtod_l+0x498>
 80064ac:	2f00      	cmp	r7, #0
 80064ae:	dd08      	ble.n	80064c2 <_strtod_l+0x792>
 80064b0:	9907      	ldr	r1, [sp, #28]
 80064b2:	463a      	mov	r2, r7
 80064b4:	4620      	mov	r0, r4
 80064b6:	f002 fa21 	bl	80088fc <__lshift>
 80064ba:	9007      	str	r0, [sp, #28]
 80064bc:	2800      	cmp	r0, #0
 80064be:	f43f ae83 	beq.w	80061c8 <_strtod_l+0x498>
 80064c2:	f1b9 0f00 	cmp.w	r9, #0
 80064c6:	dd08      	ble.n	80064da <_strtod_l+0x7aa>
 80064c8:	4631      	mov	r1, r6
 80064ca:	464a      	mov	r2, r9
 80064cc:	4620      	mov	r0, r4
 80064ce:	f002 fa15 	bl	80088fc <__lshift>
 80064d2:	4606      	mov	r6, r0
 80064d4:	2800      	cmp	r0, #0
 80064d6:	f43f ae77 	beq.w	80061c8 <_strtod_l+0x498>
 80064da:	9a07      	ldr	r2, [sp, #28]
 80064dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80064de:	4620      	mov	r0, r4
 80064e0:	f002 fa94 	bl	8008a0c <__mdiff>
 80064e4:	4605      	mov	r5, r0
 80064e6:	2800      	cmp	r0, #0
 80064e8:	f43f ae6e 	beq.w	80061c8 <_strtod_l+0x498>
 80064ec:	68c3      	ldr	r3, [r0, #12]
 80064ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80064f0:	2300      	movs	r3, #0
 80064f2:	60c3      	str	r3, [r0, #12]
 80064f4:	4631      	mov	r1, r6
 80064f6:	f002 fa6d 	bl	80089d4 <__mcmp>
 80064fa:	2800      	cmp	r0, #0
 80064fc:	da65      	bge.n	80065ca <_strtod_l+0x89a>
 80064fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006500:	ea53 030a 	orrs.w	r3, r3, sl
 8006504:	f040 8087 	bne.w	8006616 <_strtod_l+0x8e6>
 8006508:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800650c:	2b00      	cmp	r3, #0
 800650e:	f040 8082 	bne.w	8006616 <_strtod_l+0x8e6>
 8006512:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006516:	0d1b      	lsrs	r3, r3, #20
 8006518:	051b      	lsls	r3, r3, #20
 800651a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800651e:	d97a      	bls.n	8006616 <_strtod_l+0x8e6>
 8006520:	696b      	ldr	r3, [r5, #20]
 8006522:	b913      	cbnz	r3, 800652a <_strtod_l+0x7fa>
 8006524:	692b      	ldr	r3, [r5, #16]
 8006526:	2b01      	cmp	r3, #1
 8006528:	dd75      	ble.n	8006616 <_strtod_l+0x8e6>
 800652a:	4629      	mov	r1, r5
 800652c:	2201      	movs	r2, #1
 800652e:	4620      	mov	r0, r4
 8006530:	f002 f9e4 	bl	80088fc <__lshift>
 8006534:	4631      	mov	r1, r6
 8006536:	4605      	mov	r5, r0
 8006538:	f002 fa4c 	bl	80089d4 <__mcmp>
 800653c:	2800      	cmp	r0, #0
 800653e:	dd6a      	ble.n	8006616 <_strtod_l+0x8e6>
 8006540:	9904      	ldr	r1, [sp, #16]
 8006542:	4a55      	ldr	r2, [pc, #340]	; (8006698 <_strtod_l+0x968>)
 8006544:	465b      	mov	r3, fp
 8006546:	2900      	cmp	r1, #0
 8006548:	f000 8085 	beq.w	8006656 <_strtod_l+0x926>
 800654c:	ea02 010b 	and.w	r1, r2, fp
 8006550:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006554:	dc7f      	bgt.n	8006656 <_strtod_l+0x926>
 8006556:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800655a:	f77f aeaa 	ble.w	80062b2 <_strtod_l+0x582>
 800655e:	4a4f      	ldr	r2, [pc, #316]	; (800669c <_strtod_l+0x96c>)
 8006560:	2300      	movs	r3, #0
 8006562:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8006566:	4650      	mov	r0, sl
 8006568:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800656c:	4659      	mov	r1, fp
 800656e:	f7fa f84b 	bl	8000608 <__aeabi_dmul>
 8006572:	460b      	mov	r3, r1
 8006574:	4303      	orrs	r3, r0
 8006576:	bf08      	it	eq
 8006578:	2322      	moveq	r3, #34	; 0x22
 800657a:	4682      	mov	sl, r0
 800657c:	468b      	mov	fp, r1
 800657e:	bf08      	it	eq
 8006580:	6023      	streq	r3, [r4, #0]
 8006582:	e62b      	b.n	80061dc <_strtod_l+0x4ac>
 8006584:	f04f 32ff 	mov.w	r2, #4294967295
 8006588:	fa02 f303 	lsl.w	r3, r2, r3
 800658c:	ea03 0a0a 	and.w	sl, r3, sl
 8006590:	e6de      	b.n	8006350 <_strtod_l+0x620>
 8006592:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006596:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800659a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800659e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80065a2:	fa01 f308 	lsl.w	r3, r1, r8
 80065a6:	930c      	str	r3, [sp, #48]	; 0x30
 80065a8:	9111      	str	r1, [sp, #68]	; 0x44
 80065aa:	e741      	b.n	8006430 <_strtod_l+0x700>
 80065ac:	2300      	movs	r3, #0
 80065ae:	930c      	str	r3, [sp, #48]	; 0x30
 80065b0:	2301      	movs	r3, #1
 80065b2:	9311      	str	r3, [sp, #68]	; 0x44
 80065b4:	e73c      	b.n	8006430 <_strtod_l+0x700>
 80065b6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80065b8:	4642      	mov	r2, r8
 80065ba:	4620      	mov	r0, r4
 80065bc:	f002 f99e 	bl	80088fc <__lshift>
 80065c0:	901e      	str	r0, [sp, #120]	; 0x78
 80065c2:	2800      	cmp	r0, #0
 80065c4:	f47f af66 	bne.w	8006494 <_strtod_l+0x764>
 80065c8:	e5fe      	b.n	80061c8 <_strtod_l+0x498>
 80065ca:	465f      	mov	r7, fp
 80065cc:	d16e      	bne.n	80066ac <_strtod_l+0x97c>
 80065ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80065d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80065d4:	b342      	cbz	r2, 8006628 <_strtod_l+0x8f8>
 80065d6:	4a32      	ldr	r2, [pc, #200]	; (80066a0 <_strtod_l+0x970>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d128      	bne.n	800662e <_strtod_l+0x8fe>
 80065dc:	9b04      	ldr	r3, [sp, #16]
 80065de:	4650      	mov	r0, sl
 80065e0:	b1eb      	cbz	r3, 800661e <_strtod_l+0x8ee>
 80065e2:	4a2d      	ldr	r2, [pc, #180]	; (8006698 <_strtod_l+0x968>)
 80065e4:	403a      	ands	r2, r7
 80065e6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80065ea:	f04f 31ff 	mov.w	r1, #4294967295
 80065ee:	d819      	bhi.n	8006624 <_strtod_l+0x8f4>
 80065f0:	0d12      	lsrs	r2, r2, #20
 80065f2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80065f6:	fa01 f303 	lsl.w	r3, r1, r3
 80065fa:	4298      	cmp	r0, r3
 80065fc:	d117      	bne.n	800662e <_strtod_l+0x8fe>
 80065fe:	4b29      	ldr	r3, [pc, #164]	; (80066a4 <_strtod_l+0x974>)
 8006600:	429f      	cmp	r7, r3
 8006602:	d102      	bne.n	800660a <_strtod_l+0x8da>
 8006604:	3001      	adds	r0, #1
 8006606:	f43f addf 	beq.w	80061c8 <_strtod_l+0x498>
 800660a:	4b23      	ldr	r3, [pc, #140]	; (8006698 <_strtod_l+0x968>)
 800660c:	403b      	ands	r3, r7
 800660e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006612:	f04f 0a00 	mov.w	sl, #0
 8006616:	9b04      	ldr	r3, [sp, #16]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1a0      	bne.n	800655e <_strtod_l+0x82e>
 800661c:	e5de      	b.n	80061dc <_strtod_l+0x4ac>
 800661e:	f04f 33ff 	mov.w	r3, #4294967295
 8006622:	e7ea      	b.n	80065fa <_strtod_l+0x8ca>
 8006624:	460b      	mov	r3, r1
 8006626:	e7e8      	b.n	80065fa <_strtod_l+0x8ca>
 8006628:	ea53 030a 	orrs.w	r3, r3, sl
 800662c:	d088      	beq.n	8006540 <_strtod_l+0x810>
 800662e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006630:	b1db      	cbz	r3, 800666a <_strtod_l+0x93a>
 8006632:	423b      	tst	r3, r7
 8006634:	d0ef      	beq.n	8006616 <_strtod_l+0x8e6>
 8006636:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006638:	9a04      	ldr	r2, [sp, #16]
 800663a:	4650      	mov	r0, sl
 800663c:	4659      	mov	r1, fp
 800663e:	b1c3      	cbz	r3, 8006672 <_strtod_l+0x942>
 8006640:	f7ff fb5a 	bl	8005cf8 <sulp>
 8006644:	4602      	mov	r2, r0
 8006646:	460b      	mov	r3, r1
 8006648:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800664c:	f7f9 fe26 	bl	800029c <__adddf3>
 8006650:	4682      	mov	sl, r0
 8006652:	468b      	mov	fp, r1
 8006654:	e7df      	b.n	8006616 <_strtod_l+0x8e6>
 8006656:	4013      	ands	r3, r2
 8006658:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800665c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006660:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006664:	f04f 3aff 	mov.w	sl, #4294967295
 8006668:	e7d5      	b.n	8006616 <_strtod_l+0x8e6>
 800666a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800666c:	ea13 0f0a 	tst.w	r3, sl
 8006670:	e7e0      	b.n	8006634 <_strtod_l+0x904>
 8006672:	f7ff fb41 	bl	8005cf8 <sulp>
 8006676:	4602      	mov	r2, r0
 8006678:	460b      	mov	r3, r1
 800667a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800667e:	f7f9 fe0b 	bl	8000298 <__aeabi_dsub>
 8006682:	2200      	movs	r2, #0
 8006684:	2300      	movs	r3, #0
 8006686:	4682      	mov	sl, r0
 8006688:	468b      	mov	fp, r1
 800668a:	f7fa fa25 	bl	8000ad8 <__aeabi_dcmpeq>
 800668e:	2800      	cmp	r0, #0
 8006690:	d0c1      	beq.n	8006616 <_strtod_l+0x8e6>
 8006692:	e60e      	b.n	80062b2 <_strtod_l+0x582>
 8006694:	fffffc02 	.word	0xfffffc02
 8006698:	7ff00000 	.word	0x7ff00000
 800669c:	39500000 	.word	0x39500000
 80066a0:	000fffff 	.word	0x000fffff
 80066a4:	7fefffff 	.word	0x7fefffff
 80066a8:	080098d8 	.word	0x080098d8
 80066ac:	4631      	mov	r1, r6
 80066ae:	4628      	mov	r0, r5
 80066b0:	f002 fb0c 	bl	8008ccc <__ratio>
 80066b4:	ec59 8b10 	vmov	r8, r9, d0
 80066b8:	ee10 0a10 	vmov	r0, s0
 80066bc:	2200      	movs	r2, #0
 80066be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80066c2:	4649      	mov	r1, r9
 80066c4:	f7fa fa1c 	bl	8000b00 <__aeabi_dcmple>
 80066c8:	2800      	cmp	r0, #0
 80066ca:	d07c      	beq.n	80067c6 <_strtod_l+0xa96>
 80066cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d04c      	beq.n	800676c <_strtod_l+0xa3c>
 80066d2:	4b95      	ldr	r3, [pc, #596]	; (8006928 <_strtod_l+0xbf8>)
 80066d4:	2200      	movs	r2, #0
 80066d6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80066da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006928 <_strtod_l+0xbf8>
 80066de:	f04f 0800 	mov.w	r8, #0
 80066e2:	4b92      	ldr	r3, [pc, #584]	; (800692c <_strtod_l+0xbfc>)
 80066e4:	403b      	ands	r3, r7
 80066e6:	9311      	str	r3, [sp, #68]	; 0x44
 80066e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80066ea:	4b91      	ldr	r3, [pc, #580]	; (8006930 <_strtod_l+0xc00>)
 80066ec:	429a      	cmp	r2, r3
 80066ee:	f040 80b2 	bne.w	8006856 <_strtod_l+0xb26>
 80066f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80066f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80066fa:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80066fe:	ec4b ab10 	vmov	d0, sl, fp
 8006702:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8006706:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800670a:	f002 fa07 	bl	8008b1c <__ulp>
 800670e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006712:	ec53 2b10 	vmov	r2, r3, d0
 8006716:	f7f9 ff77 	bl	8000608 <__aeabi_dmul>
 800671a:	4652      	mov	r2, sl
 800671c:	465b      	mov	r3, fp
 800671e:	f7f9 fdbd 	bl	800029c <__adddf3>
 8006722:	460b      	mov	r3, r1
 8006724:	4981      	ldr	r1, [pc, #516]	; (800692c <_strtod_l+0xbfc>)
 8006726:	4a83      	ldr	r2, [pc, #524]	; (8006934 <_strtod_l+0xc04>)
 8006728:	4019      	ands	r1, r3
 800672a:	4291      	cmp	r1, r2
 800672c:	4682      	mov	sl, r0
 800672e:	d95e      	bls.n	80067ee <_strtod_l+0xabe>
 8006730:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006732:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006736:	4293      	cmp	r3, r2
 8006738:	d103      	bne.n	8006742 <_strtod_l+0xa12>
 800673a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800673c:	3301      	adds	r3, #1
 800673e:	f43f ad43 	beq.w	80061c8 <_strtod_l+0x498>
 8006742:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8006940 <_strtod_l+0xc10>
 8006746:	f04f 3aff 	mov.w	sl, #4294967295
 800674a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800674c:	4620      	mov	r0, r4
 800674e:	f001 feb9 	bl	80084c4 <_Bfree>
 8006752:	9907      	ldr	r1, [sp, #28]
 8006754:	4620      	mov	r0, r4
 8006756:	f001 feb5 	bl	80084c4 <_Bfree>
 800675a:	4631      	mov	r1, r6
 800675c:	4620      	mov	r0, r4
 800675e:	f001 feb1 	bl	80084c4 <_Bfree>
 8006762:	4629      	mov	r1, r5
 8006764:	4620      	mov	r0, r4
 8006766:	f001 fead 	bl	80084c4 <_Bfree>
 800676a:	e613      	b.n	8006394 <_strtod_l+0x664>
 800676c:	f1ba 0f00 	cmp.w	sl, #0
 8006770:	d11b      	bne.n	80067aa <_strtod_l+0xa7a>
 8006772:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006776:	b9f3      	cbnz	r3, 80067b6 <_strtod_l+0xa86>
 8006778:	4b6b      	ldr	r3, [pc, #428]	; (8006928 <_strtod_l+0xbf8>)
 800677a:	2200      	movs	r2, #0
 800677c:	4640      	mov	r0, r8
 800677e:	4649      	mov	r1, r9
 8006780:	f7fa f9b4 	bl	8000aec <__aeabi_dcmplt>
 8006784:	b9d0      	cbnz	r0, 80067bc <_strtod_l+0xa8c>
 8006786:	4640      	mov	r0, r8
 8006788:	4649      	mov	r1, r9
 800678a:	4b6b      	ldr	r3, [pc, #428]	; (8006938 <_strtod_l+0xc08>)
 800678c:	2200      	movs	r2, #0
 800678e:	f7f9 ff3b 	bl	8000608 <__aeabi_dmul>
 8006792:	4680      	mov	r8, r0
 8006794:	4689      	mov	r9, r1
 8006796:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800679a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800679e:	931b      	str	r3, [sp, #108]	; 0x6c
 80067a0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80067a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80067a8:	e79b      	b.n	80066e2 <_strtod_l+0x9b2>
 80067aa:	f1ba 0f01 	cmp.w	sl, #1
 80067ae:	d102      	bne.n	80067b6 <_strtod_l+0xa86>
 80067b0:	2f00      	cmp	r7, #0
 80067b2:	f43f ad7e 	beq.w	80062b2 <_strtod_l+0x582>
 80067b6:	4b61      	ldr	r3, [pc, #388]	; (800693c <_strtod_l+0xc0c>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	e78c      	b.n	80066d6 <_strtod_l+0x9a6>
 80067bc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006938 <_strtod_l+0xc08>
 80067c0:	f04f 0800 	mov.w	r8, #0
 80067c4:	e7e7      	b.n	8006796 <_strtod_l+0xa66>
 80067c6:	4b5c      	ldr	r3, [pc, #368]	; (8006938 <_strtod_l+0xc08>)
 80067c8:	4640      	mov	r0, r8
 80067ca:	4649      	mov	r1, r9
 80067cc:	2200      	movs	r2, #0
 80067ce:	f7f9 ff1b 	bl	8000608 <__aeabi_dmul>
 80067d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067d4:	4680      	mov	r8, r0
 80067d6:	4689      	mov	r9, r1
 80067d8:	b933      	cbnz	r3, 80067e8 <_strtod_l+0xab8>
 80067da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80067de:	9012      	str	r0, [sp, #72]	; 0x48
 80067e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80067e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80067e6:	e7dd      	b.n	80067a4 <_strtod_l+0xa74>
 80067e8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80067ec:	e7f9      	b.n	80067e2 <_strtod_l+0xab2>
 80067ee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80067f2:	9b04      	ldr	r3, [sp, #16]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d1a8      	bne.n	800674a <_strtod_l+0xa1a>
 80067f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80067fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80067fe:	0d1b      	lsrs	r3, r3, #20
 8006800:	051b      	lsls	r3, r3, #20
 8006802:	429a      	cmp	r2, r3
 8006804:	d1a1      	bne.n	800674a <_strtod_l+0xa1a>
 8006806:	4640      	mov	r0, r8
 8006808:	4649      	mov	r1, r9
 800680a:	f7fa fa5d 	bl	8000cc8 <__aeabi_d2lz>
 800680e:	f7f9 fecd 	bl	80005ac <__aeabi_l2d>
 8006812:	4602      	mov	r2, r0
 8006814:	460b      	mov	r3, r1
 8006816:	4640      	mov	r0, r8
 8006818:	4649      	mov	r1, r9
 800681a:	f7f9 fd3d 	bl	8000298 <__aeabi_dsub>
 800681e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006820:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006824:	ea43 030a 	orr.w	r3, r3, sl
 8006828:	4313      	orrs	r3, r2
 800682a:	4680      	mov	r8, r0
 800682c:	4689      	mov	r9, r1
 800682e:	d053      	beq.n	80068d8 <_strtod_l+0xba8>
 8006830:	a335      	add	r3, pc, #212	; (adr r3, 8006908 <_strtod_l+0xbd8>)
 8006832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006836:	f7fa f959 	bl	8000aec <__aeabi_dcmplt>
 800683a:	2800      	cmp	r0, #0
 800683c:	f47f acce 	bne.w	80061dc <_strtod_l+0x4ac>
 8006840:	a333      	add	r3, pc, #204	; (adr r3, 8006910 <_strtod_l+0xbe0>)
 8006842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006846:	4640      	mov	r0, r8
 8006848:	4649      	mov	r1, r9
 800684a:	f7fa f96d 	bl	8000b28 <__aeabi_dcmpgt>
 800684e:	2800      	cmp	r0, #0
 8006850:	f43f af7b 	beq.w	800674a <_strtod_l+0xa1a>
 8006854:	e4c2      	b.n	80061dc <_strtod_l+0x4ac>
 8006856:	9b04      	ldr	r3, [sp, #16]
 8006858:	b333      	cbz	r3, 80068a8 <_strtod_l+0xb78>
 800685a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800685c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006860:	d822      	bhi.n	80068a8 <_strtod_l+0xb78>
 8006862:	a32d      	add	r3, pc, #180	; (adr r3, 8006918 <_strtod_l+0xbe8>)
 8006864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006868:	4640      	mov	r0, r8
 800686a:	4649      	mov	r1, r9
 800686c:	f7fa f948 	bl	8000b00 <__aeabi_dcmple>
 8006870:	b1a0      	cbz	r0, 800689c <_strtod_l+0xb6c>
 8006872:	4649      	mov	r1, r9
 8006874:	4640      	mov	r0, r8
 8006876:	f7fa f99f 	bl	8000bb8 <__aeabi_d2uiz>
 800687a:	2801      	cmp	r0, #1
 800687c:	bf38      	it	cc
 800687e:	2001      	movcc	r0, #1
 8006880:	f7f9 fe48 	bl	8000514 <__aeabi_ui2d>
 8006884:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006886:	4680      	mov	r8, r0
 8006888:	4689      	mov	r9, r1
 800688a:	bb13      	cbnz	r3, 80068d2 <_strtod_l+0xba2>
 800688c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006890:	9014      	str	r0, [sp, #80]	; 0x50
 8006892:	9315      	str	r3, [sp, #84]	; 0x54
 8006894:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006898:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800689c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800689e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80068a0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80068a4:	1a9b      	subs	r3, r3, r2
 80068a6:	930d      	str	r3, [sp, #52]	; 0x34
 80068a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80068ac:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80068b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80068b4:	f002 f932 	bl	8008b1c <__ulp>
 80068b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80068bc:	ec53 2b10 	vmov	r2, r3, d0
 80068c0:	f7f9 fea2 	bl	8000608 <__aeabi_dmul>
 80068c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80068c8:	f7f9 fce8 	bl	800029c <__adddf3>
 80068cc:	4682      	mov	sl, r0
 80068ce:	468b      	mov	fp, r1
 80068d0:	e78f      	b.n	80067f2 <_strtod_l+0xac2>
 80068d2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80068d6:	e7dd      	b.n	8006894 <_strtod_l+0xb64>
 80068d8:	a311      	add	r3, pc, #68	; (adr r3, 8006920 <_strtod_l+0xbf0>)
 80068da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068de:	f7fa f905 	bl	8000aec <__aeabi_dcmplt>
 80068e2:	e7b4      	b.n	800684e <_strtod_l+0xb1e>
 80068e4:	2300      	movs	r3, #0
 80068e6:	930e      	str	r3, [sp, #56]	; 0x38
 80068e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80068ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80068ec:	6013      	str	r3, [r2, #0]
 80068ee:	f7ff ba65 	b.w	8005dbc <_strtod_l+0x8c>
 80068f2:	2b65      	cmp	r3, #101	; 0x65
 80068f4:	f43f ab5d 	beq.w	8005fb2 <_strtod_l+0x282>
 80068f8:	2b45      	cmp	r3, #69	; 0x45
 80068fa:	f43f ab5a 	beq.w	8005fb2 <_strtod_l+0x282>
 80068fe:	2201      	movs	r2, #1
 8006900:	f7ff bb92 	b.w	8006028 <_strtod_l+0x2f8>
 8006904:	f3af 8000 	nop.w
 8006908:	94a03595 	.word	0x94a03595
 800690c:	3fdfffff 	.word	0x3fdfffff
 8006910:	35afe535 	.word	0x35afe535
 8006914:	3fe00000 	.word	0x3fe00000
 8006918:	ffc00000 	.word	0xffc00000
 800691c:	41dfffff 	.word	0x41dfffff
 8006920:	94a03595 	.word	0x94a03595
 8006924:	3fcfffff 	.word	0x3fcfffff
 8006928:	3ff00000 	.word	0x3ff00000
 800692c:	7ff00000 	.word	0x7ff00000
 8006930:	7fe00000 	.word	0x7fe00000
 8006934:	7c9fffff 	.word	0x7c9fffff
 8006938:	3fe00000 	.word	0x3fe00000
 800693c:	bff00000 	.word	0xbff00000
 8006940:	7fefffff 	.word	0x7fefffff

08006944 <_strtod_r>:
 8006944:	4b01      	ldr	r3, [pc, #4]	; (800694c <_strtod_r+0x8>)
 8006946:	f7ff b9f3 	b.w	8005d30 <_strtod_l>
 800694a:	bf00      	nop
 800694c:	20000084 	.word	0x20000084

08006950 <_strtol_l.isra.0>:
 8006950:	2b01      	cmp	r3, #1
 8006952:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006956:	d001      	beq.n	800695c <_strtol_l.isra.0+0xc>
 8006958:	2b24      	cmp	r3, #36	; 0x24
 800695a:	d906      	bls.n	800696a <_strtol_l.isra.0+0x1a>
 800695c:	f7fe fa6c 	bl	8004e38 <__errno>
 8006960:	2316      	movs	r3, #22
 8006962:	6003      	str	r3, [r0, #0]
 8006964:	2000      	movs	r0, #0
 8006966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800696a:	4f3a      	ldr	r7, [pc, #232]	; (8006a54 <_strtol_l.isra.0+0x104>)
 800696c:	468e      	mov	lr, r1
 800696e:	4676      	mov	r6, lr
 8006970:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006974:	5de5      	ldrb	r5, [r4, r7]
 8006976:	f015 0508 	ands.w	r5, r5, #8
 800697a:	d1f8      	bne.n	800696e <_strtol_l.isra.0+0x1e>
 800697c:	2c2d      	cmp	r4, #45	; 0x2d
 800697e:	d134      	bne.n	80069ea <_strtol_l.isra.0+0x9a>
 8006980:	f89e 4000 	ldrb.w	r4, [lr]
 8006984:	f04f 0801 	mov.w	r8, #1
 8006988:	f106 0e02 	add.w	lr, r6, #2
 800698c:	2b00      	cmp	r3, #0
 800698e:	d05c      	beq.n	8006a4a <_strtol_l.isra.0+0xfa>
 8006990:	2b10      	cmp	r3, #16
 8006992:	d10c      	bne.n	80069ae <_strtol_l.isra.0+0x5e>
 8006994:	2c30      	cmp	r4, #48	; 0x30
 8006996:	d10a      	bne.n	80069ae <_strtol_l.isra.0+0x5e>
 8006998:	f89e 4000 	ldrb.w	r4, [lr]
 800699c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80069a0:	2c58      	cmp	r4, #88	; 0x58
 80069a2:	d14d      	bne.n	8006a40 <_strtol_l.isra.0+0xf0>
 80069a4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80069a8:	2310      	movs	r3, #16
 80069aa:	f10e 0e02 	add.w	lr, lr, #2
 80069ae:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80069b2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80069b6:	2600      	movs	r6, #0
 80069b8:	fbbc f9f3 	udiv	r9, ip, r3
 80069bc:	4635      	mov	r5, r6
 80069be:	fb03 ca19 	mls	sl, r3, r9, ip
 80069c2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80069c6:	2f09      	cmp	r7, #9
 80069c8:	d818      	bhi.n	80069fc <_strtol_l.isra.0+0xac>
 80069ca:	463c      	mov	r4, r7
 80069cc:	42a3      	cmp	r3, r4
 80069ce:	dd24      	ble.n	8006a1a <_strtol_l.isra.0+0xca>
 80069d0:	2e00      	cmp	r6, #0
 80069d2:	db1f      	blt.n	8006a14 <_strtol_l.isra.0+0xc4>
 80069d4:	45a9      	cmp	r9, r5
 80069d6:	d31d      	bcc.n	8006a14 <_strtol_l.isra.0+0xc4>
 80069d8:	d101      	bne.n	80069de <_strtol_l.isra.0+0x8e>
 80069da:	45a2      	cmp	sl, r4
 80069dc:	db1a      	blt.n	8006a14 <_strtol_l.isra.0+0xc4>
 80069de:	fb05 4503 	mla	r5, r5, r3, r4
 80069e2:	2601      	movs	r6, #1
 80069e4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80069e8:	e7eb      	b.n	80069c2 <_strtol_l.isra.0+0x72>
 80069ea:	2c2b      	cmp	r4, #43	; 0x2b
 80069ec:	bf08      	it	eq
 80069ee:	f89e 4000 	ldrbeq.w	r4, [lr]
 80069f2:	46a8      	mov	r8, r5
 80069f4:	bf08      	it	eq
 80069f6:	f106 0e02 	addeq.w	lr, r6, #2
 80069fa:	e7c7      	b.n	800698c <_strtol_l.isra.0+0x3c>
 80069fc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8006a00:	2f19      	cmp	r7, #25
 8006a02:	d801      	bhi.n	8006a08 <_strtol_l.isra.0+0xb8>
 8006a04:	3c37      	subs	r4, #55	; 0x37
 8006a06:	e7e1      	b.n	80069cc <_strtol_l.isra.0+0x7c>
 8006a08:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8006a0c:	2f19      	cmp	r7, #25
 8006a0e:	d804      	bhi.n	8006a1a <_strtol_l.isra.0+0xca>
 8006a10:	3c57      	subs	r4, #87	; 0x57
 8006a12:	e7db      	b.n	80069cc <_strtol_l.isra.0+0x7c>
 8006a14:	f04f 36ff 	mov.w	r6, #4294967295
 8006a18:	e7e4      	b.n	80069e4 <_strtol_l.isra.0+0x94>
 8006a1a:	2e00      	cmp	r6, #0
 8006a1c:	da05      	bge.n	8006a2a <_strtol_l.isra.0+0xda>
 8006a1e:	2322      	movs	r3, #34	; 0x22
 8006a20:	6003      	str	r3, [r0, #0]
 8006a22:	4665      	mov	r5, ip
 8006a24:	b942      	cbnz	r2, 8006a38 <_strtol_l.isra.0+0xe8>
 8006a26:	4628      	mov	r0, r5
 8006a28:	e79d      	b.n	8006966 <_strtol_l.isra.0+0x16>
 8006a2a:	f1b8 0f00 	cmp.w	r8, #0
 8006a2e:	d000      	beq.n	8006a32 <_strtol_l.isra.0+0xe2>
 8006a30:	426d      	negs	r5, r5
 8006a32:	2a00      	cmp	r2, #0
 8006a34:	d0f7      	beq.n	8006a26 <_strtol_l.isra.0+0xd6>
 8006a36:	b10e      	cbz	r6, 8006a3c <_strtol_l.isra.0+0xec>
 8006a38:	f10e 31ff 	add.w	r1, lr, #4294967295
 8006a3c:	6011      	str	r1, [r2, #0]
 8006a3e:	e7f2      	b.n	8006a26 <_strtol_l.isra.0+0xd6>
 8006a40:	2430      	movs	r4, #48	; 0x30
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1b3      	bne.n	80069ae <_strtol_l.isra.0+0x5e>
 8006a46:	2308      	movs	r3, #8
 8006a48:	e7b1      	b.n	80069ae <_strtol_l.isra.0+0x5e>
 8006a4a:	2c30      	cmp	r4, #48	; 0x30
 8006a4c:	d0a4      	beq.n	8006998 <_strtol_l.isra.0+0x48>
 8006a4e:	230a      	movs	r3, #10
 8006a50:	e7ad      	b.n	80069ae <_strtol_l.isra.0+0x5e>
 8006a52:	bf00      	nop
 8006a54:	08009901 	.word	0x08009901

08006a58 <_strtol_r>:
 8006a58:	f7ff bf7a 	b.w	8006950 <_strtol_l.isra.0>

08006a5c <__swbuf_r>:
 8006a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a5e:	460e      	mov	r6, r1
 8006a60:	4614      	mov	r4, r2
 8006a62:	4605      	mov	r5, r0
 8006a64:	b118      	cbz	r0, 8006a6e <__swbuf_r+0x12>
 8006a66:	6983      	ldr	r3, [r0, #24]
 8006a68:	b90b      	cbnz	r3, 8006a6e <__swbuf_r+0x12>
 8006a6a:	f001 f84b 	bl	8007b04 <__sinit>
 8006a6e:	4b21      	ldr	r3, [pc, #132]	; (8006af4 <__swbuf_r+0x98>)
 8006a70:	429c      	cmp	r4, r3
 8006a72:	d12b      	bne.n	8006acc <__swbuf_r+0x70>
 8006a74:	686c      	ldr	r4, [r5, #4]
 8006a76:	69a3      	ldr	r3, [r4, #24]
 8006a78:	60a3      	str	r3, [r4, #8]
 8006a7a:	89a3      	ldrh	r3, [r4, #12]
 8006a7c:	071a      	lsls	r2, r3, #28
 8006a7e:	d52f      	bpl.n	8006ae0 <__swbuf_r+0x84>
 8006a80:	6923      	ldr	r3, [r4, #16]
 8006a82:	b36b      	cbz	r3, 8006ae0 <__swbuf_r+0x84>
 8006a84:	6923      	ldr	r3, [r4, #16]
 8006a86:	6820      	ldr	r0, [r4, #0]
 8006a88:	1ac0      	subs	r0, r0, r3
 8006a8a:	6963      	ldr	r3, [r4, #20]
 8006a8c:	b2f6      	uxtb	r6, r6
 8006a8e:	4283      	cmp	r3, r0
 8006a90:	4637      	mov	r7, r6
 8006a92:	dc04      	bgt.n	8006a9e <__swbuf_r+0x42>
 8006a94:	4621      	mov	r1, r4
 8006a96:	4628      	mov	r0, r5
 8006a98:	f000 ffa0 	bl	80079dc <_fflush_r>
 8006a9c:	bb30      	cbnz	r0, 8006aec <__swbuf_r+0x90>
 8006a9e:	68a3      	ldr	r3, [r4, #8]
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	60a3      	str	r3, [r4, #8]
 8006aa4:	6823      	ldr	r3, [r4, #0]
 8006aa6:	1c5a      	adds	r2, r3, #1
 8006aa8:	6022      	str	r2, [r4, #0]
 8006aaa:	701e      	strb	r6, [r3, #0]
 8006aac:	6963      	ldr	r3, [r4, #20]
 8006aae:	3001      	adds	r0, #1
 8006ab0:	4283      	cmp	r3, r0
 8006ab2:	d004      	beq.n	8006abe <__swbuf_r+0x62>
 8006ab4:	89a3      	ldrh	r3, [r4, #12]
 8006ab6:	07db      	lsls	r3, r3, #31
 8006ab8:	d506      	bpl.n	8006ac8 <__swbuf_r+0x6c>
 8006aba:	2e0a      	cmp	r6, #10
 8006abc:	d104      	bne.n	8006ac8 <__swbuf_r+0x6c>
 8006abe:	4621      	mov	r1, r4
 8006ac0:	4628      	mov	r0, r5
 8006ac2:	f000 ff8b 	bl	80079dc <_fflush_r>
 8006ac6:	b988      	cbnz	r0, 8006aec <__swbuf_r+0x90>
 8006ac8:	4638      	mov	r0, r7
 8006aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006acc:	4b0a      	ldr	r3, [pc, #40]	; (8006af8 <__swbuf_r+0x9c>)
 8006ace:	429c      	cmp	r4, r3
 8006ad0:	d101      	bne.n	8006ad6 <__swbuf_r+0x7a>
 8006ad2:	68ac      	ldr	r4, [r5, #8]
 8006ad4:	e7cf      	b.n	8006a76 <__swbuf_r+0x1a>
 8006ad6:	4b09      	ldr	r3, [pc, #36]	; (8006afc <__swbuf_r+0xa0>)
 8006ad8:	429c      	cmp	r4, r3
 8006ada:	bf08      	it	eq
 8006adc:	68ec      	ldreq	r4, [r5, #12]
 8006ade:	e7ca      	b.n	8006a76 <__swbuf_r+0x1a>
 8006ae0:	4621      	mov	r1, r4
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	f000 f80c 	bl	8006b00 <__swsetup_r>
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	d0cb      	beq.n	8006a84 <__swbuf_r+0x28>
 8006aec:	f04f 37ff 	mov.w	r7, #4294967295
 8006af0:	e7ea      	b.n	8006ac8 <__swbuf_r+0x6c>
 8006af2:	bf00      	nop
 8006af4:	08009ab8 	.word	0x08009ab8
 8006af8:	08009ad8 	.word	0x08009ad8
 8006afc:	08009a98 	.word	0x08009a98

08006b00 <__swsetup_r>:
 8006b00:	4b32      	ldr	r3, [pc, #200]	; (8006bcc <__swsetup_r+0xcc>)
 8006b02:	b570      	push	{r4, r5, r6, lr}
 8006b04:	681d      	ldr	r5, [r3, #0]
 8006b06:	4606      	mov	r6, r0
 8006b08:	460c      	mov	r4, r1
 8006b0a:	b125      	cbz	r5, 8006b16 <__swsetup_r+0x16>
 8006b0c:	69ab      	ldr	r3, [r5, #24]
 8006b0e:	b913      	cbnz	r3, 8006b16 <__swsetup_r+0x16>
 8006b10:	4628      	mov	r0, r5
 8006b12:	f000 fff7 	bl	8007b04 <__sinit>
 8006b16:	4b2e      	ldr	r3, [pc, #184]	; (8006bd0 <__swsetup_r+0xd0>)
 8006b18:	429c      	cmp	r4, r3
 8006b1a:	d10f      	bne.n	8006b3c <__swsetup_r+0x3c>
 8006b1c:	686c      	ldr	r4, [r5, #4]
 8006b1e:	89a3      	ldrh	r3, [r4, #12]
 8006b20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b24:	0719      	lsls	r1, r3, #28
 8006b26:	d42c      	bmi.n	8006b82 <__swsetup_r+0x82>
 8006b28:	06dd      	lsls	r5, r3, #27
 8006b2a:	d411      	bmi.n	8006b50 <__swsetup_r+0x50>
 8006b2c:	2309      	movs	r3, #9
 8006b2e:	6033      	str	r3, [r6, #0]
 8006b30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006b34:	81a3      	strh	r3, [r4, #12]
 8006b36:	f04f 30ff 	mov.w	r0, #4294967295
 8006b3a:	e03e      	b.n	8006bba <__swsetup_r+0xba>
 8006b3c:	4b25      	ldr	r3, [pc, #148]	; (8006bd4 <__swsetup_r+0xd4>)
 8006b3e:	429c      	cmp	r4, r3
 8006b40:	d101      	bne.n	8006b46 <__swsetup_r+0x46>
 8006b42:	68ac      	ldr	r4, [r5, #8]
 8006b44:	e7eb      	b.n	8006b1e <__swsetup_r+0x1e>
 8006b46:	4b24      	ldr	r3, [pc, #144]	; (8006bd8 <__swsetup_r+0xd8>)
 8006b48:	429c      	cmp	r4, r3
 8006b4a:	bf08      	it	eq
 8006b4c:	68ec      	ldreq	r4, [r5, #12]
 8006b4e:	e7e6      	b.n	8006b1e <__swsetup_r+0x1e>
 8006b50:	0758      	lsls	r0, r3, #29
 8006b52:	d512      	bpl.n	8006b7a <__swsetup_r+0x7a>
 8006b54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b56:	b141      	cbz	r1, 8006b6a <__swsetup_r+0x6a>
 8006b58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b5c:	4299      	cmp	r1, r3
 8006b5e:	d002      	beq.n	8006b66 <__swsetup_r+0x66>
 8006b60:	4630      	mov	r0, r6
 8006b62:	f002 f939 	bl	8008dd8 <_free_r>
 8006b66:	2300      	movs	r3, #0
 8006b68:	6363      	str	r3, [r4, #52]	; 0x34
 8006b6a:	89a3      	ldrh	r3, [r4, #12]
 8006b6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b70:	81a3      	strh	r3, [r4, #12]
 8006b72:	2300      	movs	r3, #0
 8006b74:	6063      	str	r3, [r4, #4]
 8006b76:	6923      	ldr	r3, [r4, #16]
 8006b78:	6023      	str	r3, [r4, #0]
 8006b7a:	89a3      	ldrh	r3, [r4, #12]
 8006b7c:	f043 0308 	orr.w	r3, r3, #8
 8006b80:	81a3      	strh	r3, [r4, #12]
 8006b82:	6923      	ldr	r3, [r4, #16]
 8006b84:	b94b      	cbnz	r3, 8006b9a <__swsetup_r+0x9a>
 8006b86:	89a3      	ldrh	r3, [r4, #12]
 8006b88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006b8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b90:	d003      	beq.n	8006b9a <__swsetup_r+0x9a>
 8006b92:	4621      	mov	r1, r4
 8006b94:	4630      	mov	r0, r6
 8006b96:	f001 fbed 	bl	8008374 <__smakebuf_r>
 8006b9a:	89a0      	ldrh	r0, [r4, #12]
 8006b9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ba0:	f010 0301 	ands.w	r3, r0, #1
 8006ba4:	d00a      	beq.n	8006bbc <__swsetup_r+0xbc>
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	60a3      	str	r3, [r4, #8]
 8006baa:	6963      	ldr	r3, [r4, #20]
 8006bac:	425b      	negs	r3, r3
 8006bae:	61a3      	str	r3, [r4, #24]
 8006bb0:	6923      	ldr	r3, [r4, #16]
 8006bb2:	b943      	cbnz	r3, 8006bc6 <__swsetup_r+0xc6>
 8006bb4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006bb8:	d1ba      	bne.n	8006b30 <__swsetup_r+0x30>
 8006bba:	bd70      	pop	{r4, r5, r6, pc}
 8006bbc:	0781      	lsls	r1, r0, #30
 8006bbe:	bf58      	it	pl
 8006bc0:	6963      	ldrpl	r3, [r4, #20]
 8006bc2:	60a3      	str	r3, [r4, #8]
 8006bc4:	e7f4      	b.n	8006bb0 <__swsetup_r+0xb0>
 8006bc6:	2000      	movs	r0, #0
 8006bc8:	e7f7      	b.n	8006bba <__swsetup_r+0xba>
 8006bca:	bf00      	nop
 8006bcc:	2000001c 	.word	0x2000001c
 8006bd0:	08009ab8 	.word	0x08009ab8
 8006bd4:	08009ad8 	.word	0x08009ad8
 8006bd8:	08009a98 	.word	0x08009a98

08006bdc <quorem>:
 8006bdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be0:	6903      	ldr	r3, [r0, #16]
 8006be2:	690c      	ldr	r4, [r1, #16]
 8006be4:	42a3      	cmp	r3, r4
 8006be6:	4607      	mov	r7, r0
 8006be8:	f2c0 8081 	blt.w	8006cee <quorem+0x112>
 8006bec:	3c01      	subs	r4, #1
 8006bee:	f101 0814 	add.w	r8, r1, #20
 8006bf2:	f100 0514 	add.w	r5, r0, #20
 8006bf6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bfa:	9301      	str	r3, [sp, #4]
 8006bfc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006c00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c04:	3301      	adds	r3, #1
 8006c06:	429a      	cmp	r2, r3
 8006c08:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006c0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006c10:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c14:	d331      	bcc.n	8006c7a <quorem+0x9e>
 8006c16:	f04f 0e00 	mov.w	lr, #0
 8006c1a:	4640      	mov	r0, r8
 8006c1c:	46ac      	mov	ip, r5
 8006c1e:	46f2      	mov	sl, lr
 8006c20:	f850 2b04 	ldr.w	r2, [r0], #4
 8006c24:	b293      	uxth	r3, r2
 8006c26:	fb06 e303 	mla	r3, r6, r3, lr
 8006c2a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	ebaa 0303 	sub.w	r3, sl, r3
 8006c34:	0c12      	lsrs	r2, r2, #16
 8006c36:	f8dc a000 	ldr.w	sl, [ip]
 8006c3a:	fb06 e202 	mla	r2, r6, r2, lr
 8006c3e:	fa13 f38a 	uxtah	r3, r3, sl
 8006c42:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c46:	fa1f fa82 	uxth.w	sl, r2
 8006c4a:	f8dc 2000 	ldr.w	r2, [ip]
 8006c4e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006c52:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c5c:	4581      	cmp	r9, r0
 8006c5e:	f84c 3b04 	str.w	r3, [ip], #4
 8006c62:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006c66:	d2db      	bcs.n	8006c20 <quorem+0x44>
 8006c68:	f855 300b 	ldr.w	r3, [r5, fp]
 8006c6c:	b92b      	cbnz	r3, 8006c7a <quorem+0x9e>
 8006c6e:	9b01      	ldr	r3, [sp, #4]
 8006c70:	3b04      	subs	r3, #4
 8006c72:	429d      	cmp	r5, r3
 8006c74:	461a      	mov	r2, r3
 8006c76:	d32e      	bcc.n	8006cd6 <quorem+0xfa>
 8006c78:	613c      	str	r4, [r7, #16]
 8006c7a:	4638      	mov	r0, r7
 8006c7c:	f001 feaa 	bl	80089d4 <__mcmp>
 8006c80:	2800      	cmp	r0, #0
 8006c82:	db24      	blt.n	8006cce <quorem+0xf2>
 8006c84:	3601      	adds	r6, #1
 8006c86:	4628      	mov	r0, r5
 8006c88:	f04f 0c00 	mov.w	ip, #0
 8006c8c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c90:	f8d0 e000 	ldr.w	lr, [r0]
 8006c94:	b293      	uxth	r3, r2
 8006c96:	ebac 0303 	sub.w	r3, ip, r3
 8006c9a:	0c12      	lsrs	r2, r2, #16
 8006c9c:	fa13 f38e 	uxtah	r3, r3, lr
 8006ca0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006ca4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cae:	45c1      	cmp	r9, r8
 8006cb0:	f840 3b04 	str.w	r3, [r0], #4
 8006cb4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006cb8:	d2e8      	bcs.n	8006c8c <quorem+0xb0>
 8006cba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006cbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006cc2:	b922      	cbnz	r2, 8006cce <quorem+0xf2>
 8006cc4:	3b04      	subs	r3, #4
 8006cc6:	429d      	cmp	r5, r3
 8006cc8:	461a      	mov	r2, r3
 8006cca:	d30a      	bcc.n	8006ce2 <quorem+0x106>
 8006ccc:	613c      	str	r4, [r7, #16]
 8006cce:	4630      	mov	r0, r6
 8006cd0:	b003      	add	sp, #12
 8006cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cd6:	6812      	ldr	r2, [r2, #0]
 8006cd8:	3b04      	subs	r3, #4
 8006cda:	2a00      	cmp	r2, #0
 8006cdc:	d1cc      	bne.n	8006c78 <quorem+0x9c>
 8006cde:	3c01      	subs	r4, #1
 8006ce0:	e7c7      	b.n	8006c72 <quorem+0x96>
 8006ce2:	6812      	ldr	r2, [r2, #0]
 8006ce4:	3b04      	subs	r3, #4
 8006ce6:	2a00      	cmp	r2, #0
 8006ce8:	d1f0      	bne.n	8006ccc <quorem+0xf0>
 8006cea:	3c01      	subs	r4, #1
 8006cec:	e7eb      	b.n	8006cc6 <quorem+0xea>
 8006cee:	2000      	movs	r0, #0
 8006cf0:	e7ee      	b.n	8006cd0 <quorem+0xf4>
 8006cf2:	0000      	movs	r0, r0
 8006cf4:	0000      	movs	r0, r0
	...

08006cf8 <_dtoa_r>:
 8006cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cfc:	ed2d 8b02 	vpush	{d8}
 8006d00:	ec57 6b10 	vmov	r6, r7, d0
 8006d04:	b095      	sub	sp, #84	; 0x54
 8006d06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006d08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006d0c:	9105      	str	r1, [sp, #20]
 8006d0e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006d12:	4604      	mov	r4, r0
 8006d14:	9209      	str	r2, [sp, #36]	; 0x24
 8006d16:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d18:	b975      	cbnz	r5, 8006d38 <_dtoa_r+0x40>
 8006d1a:	2010      	movs	r0, #16
 8006d1c:	f001 fb6a 	bl	80083f4 <malloc>
 8006d20:	4602      	mov	r2, r0
 8006d22:	6260      	str	r0, [r4, #36]	; 0x24
 8006d24:	b920      	cbnz	r0, 8006d30 <_dtoa_r+0x38>
 8006d26:	4bb2      	ldr	r3, [pc, #712]	; (8006ff0 <_dtoa_r+0x2f8>)
 8006d28:	21ea      	movs	r1, #234	; 0xea
 8006d2a:	48b2      	ldr	r0, [pc, #712]	; (8006ff4 <_dtoa_r+0x2fc>)
 8006d2c:	f002 fc40 	bl	80095b0 <__assert_func>
 8006d30:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006d34:	6005      	str	r5, [r0, #0]
 8006d36:	60c5      	str	r5, [r0, #12]
 8006d38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d3a:	6819      	ldr	r1, [r3, #0]
 8006d3c:	b151      	cbz	r1, 8006d54 <_dtoa_r+0x5c>
 8006d3e:	685a      	ldr	r2, [r3, #4]
 8006d40:	604a      	str	r2, [r1, #4]
 8006d42:	2301      	movs	r3, #1
 8006d44:	4093      	lsls	r3, r2
 8006d46:	608b      	str	r3, [r1, #8]
 8006d48:	4620      	mov	r0, r4
 8006d4a:	f001 fbbb 	bl	80084c4 <_Bfree>
 8006d4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d50:	2200      	movs	r2, #0
 8006d52:	601a      	str	r2, [r3, #0]
 8006d54:	1e3b      	subs	r3, r7, #0
 8006d56:	bfb9      	ittee	lt
 8006d58:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006d5c:	9303      	strlt	r3, [sp, #12]
 8006d5e:	2300      	movge	r3, #0
 8006d60:	f8c8 3000 	strge.w	r3, [r8]
 8006d64:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006d68:	4ba3      	ldr	r3, [pc, #652]	; (8006ff8 <_dtoa_r+0x300>)
 8006d6a:	bfbc      	itt	lt
 8006d6c:	2201      	movlt	r2, #1
 8006d6e:	f8c8 2000 	strlt.w	r2, [r8]
 8006d72:	ea33 0309 	bics.w	r3, r3, r9
 8006d76:	d11b      	bne.n	8006db0 <_dtoa_r+0xb8>
 8006d78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006d7a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006d7e:	6013      	str	r3, [r2, #0]
 8006d80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d84:	4333      	orrs	r3, r6
 8006d86:	f000 857a 	beq.w	800787e <_dtoa_r+0xb86>
 8006d8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d8c:	b963      	cbnz	r3, 8006da8 <_dtoa_r+0xb0>
 8006d8e:	4b9b      	ldr	r3, [pc, #620]	; (8006ffc <_dtoa_r+0x304>)
 8006d90:	e024      	b.n	8006ddc <_dtoa_r+0xe4>
 8006d92:	4b9b      	ldr	r3, [pc, #620]	; (8007000 <_dtoa_r+0x308>)
 8006d94:	9300      	str	r3, [sp, #0]
 8006d96:	3308      	adds	r3, #8
 8006d98:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006d9a:	6013      	str	r3, [r2, #0]
 8006d9c:	9800      	ldr	r0, [sp, #0]
 8006d9e:	b015      	add	sp, #84	; 0x54
 8006da0:	ecbd 8b02 	vpop	{d8}
 8006da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da8:	4b94      	ldr	r3, [pc, #592]	; (8006ffc <_dtoa_r+0x304>)
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	3303      	adds	r3, #3
 8006dae:	e7f3      	b.n	8006d98 <_dtoa_r+0xa0>
 8006db0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006db4:	2200      	movs	r2, #0
 8006db6:	ec51 0b17 	vmov	r0, r1, d7
 8006dba:	2300      	movs	r3, #0
 8006dbc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006dc0:	f7f9 fe8a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006dc4:	4680      	mov	r8, r0
 8006dc6:	b158      	cbz	r0, 8006de0 <_dtoa_r+0xe8>
 8006dc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006dca:	2301      	movs	r3, #1
 8006dcc:	6013      	str	r3, [r2, #0]
 8006dce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f000 8551 	beq.w	8007878 <_dtoa_r+0xb80>
 8006dd6:	488b      	ldr	r0, [pc, #556]	; (8007004 <_dtoa_r+0x30c>)
 8006dd8:	6018      	str	r0, [r3, #0]
 8006dda:	1e43      	subs	r3, r0, #1
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	e7dd      	b.n	8006d9c <_dtoa_r+0xa4>
 8006de0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006de4:	aa12      	add	r2, sp, #72	; 0x48
 8006de6:	a913      	add	r1, sp, #76	; 0x4c
 8006de8:	4620      	mov	r0, r4
 8006dea:	f001 ff13 	bl	8008c14 <__d2b>
 8006dee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006df2:	4683      	mov	fp, r0
 8006df4:	2d00      	cmp	r5, #0
 8006df6:	d07c      	beq.n	8006ef2 <_dtoa_r+0x1fa>
 8006df8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dfa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006dfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e02:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006e06:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006e0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006e0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006e12:	4b7d      	ldr	r3, [pc, #500]	; (8007008 <_dtoa_r+0x310>)
 8006e14:	2200      	movs	r2, #0
 8006e16:	4630      	mov	r0, r6
 8006e18:	4639      	mov	r1, r7
 8006e1a:	f7f9 fa3d 	bl	8000298 <__aeabi_dsub>
 8006e1e:	a36e      	add	r3, pc, #440	; (adr r3, 8006fd8 <_dtoa_r+0x2e0>)
 8006e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e24:	f7f9 fbf0 	bl	8000608 <__aeabi_dmul>
 8006e28:	a36d      	add	r3, pc, #436	; (adr r3, 8006fe0 <_dtoa_r+0x2e8>)
 8006e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e2e:	f7f9 fa35 	bl	800029c <__adddf3>
 8006e32:	4606      	mov	r6, r0
 8006e34:	4628      	mov	r0, r5
 8006e36:	460f      	mov	r7, r1
 8006e38:	f7f9 fb7c 	bl	8000534 <__aeabi_i2d>
 8006e3c:	a36a      	add	r3, pc, #424	; (adr r3, 8006fe8 <_dtoa_r+0x2f0>)
 8006e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e42:	f7f9 fbe1 	bl	8000608 <__aeabi_dmul>
 8006e46:	4602      	mov	r2, r0
 8006e48:	460b      	mov	r3, r1
 8006e4a:	4630      	mov	r0, r6
 8006e4c:	4639      	mov	r1, r7
 8006e4e:	f7f9 fa25 	bl	800029c <__adddf3>
 8006e52:	4606      	mov	r6, r0
 8006e54:	460f      	mov	r7, r1
 8006e56:	f7f9 fe87 	bl	8000b68 <__aeabi_d2iz>
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	4682      	mov	sl, r0
 8006e5e:	2300      	movs	r3, #0
 8006e60:	4630      	mov	r0, r6
 8006e62:	4639      	mov	r1, r7
 8006e64:	f7f9 fe42 	bl	8000aec <__aeabi_dcmplt>
 8006e68:	b148      	cbz	r0, 8006e7e <_dtoa_r+0x186>
 8006e6a:	4650      	mov	r0, sl
 8006e6c:	f7f9 fb62 	bl	8000534 <__aeabi_i2d>
 8006e70:	4632      	mov	r2, r6
 8006e72:	463b      	mov	r3, r7
 8006e74:	f7f9 fe30 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e78:	b908      	cbnz	r0, 8006e7e <_dtoa_r+0x186>
 8006e7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e7e:	f1ba 0f16 	cmp.w	sl, #22
 8006e82:	d854      	bhi.n	8006f2e <_dtoa_r+0x236>
 8006e84:	4b61      	ldr	r3, [pc, #388]	; (800700c <_dtoa_r+0x314>)
 8006e86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006e92:	f7f9 fe2b 	bl	8000aec <__aeabi_dcmplt>
 8006e96:	2800      	cmp	r0, #0
 8006e98:	d04b      	beq.n	8006f32 <_dtoa_r+0x23a>
 8006e9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	930e      	str	r3, [sp, #56]	; 0x38
 8006ea2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ea4:	1b5d      	subs	r5, r3, r5
 8006ea6:	1e6b      	subs	r3, r5, #1
 8006ea8:	9304      	str	r3, [sp, #16]
 8006eaa:	bf43      	ittte	mi
 8006eac:	2300      	movmi	r3, #0
 8006eae:	f1c5 0801 	rsbmi	r8, r5, #1
 8006eb2:	9304      	strmi	r3, [sp, #16]
 8006eb4:	f04f 0800 	movpl.w	r8, #0
 8006eb8:	f1ba 0f00 	cmp.w	sl, #0
 8006ebc:	db3b      	blt.n	8006f36 <_dtoa_r+0x23e>
 8006ebe:	9b04      	ldr	r3, [sp, #16]
 8006ec0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006ec4:	4453      	add	r3, sl
 8006ec6:	9304      	str	r3, [sp, #16]
 8006ec8:	2300      	movs	r3, #0
 8006eca:	9306      	str	r3, [sp, #24]
 8006ecc:	9b05      	ldr	r3, [sp, #20]
 8006ece:	2b09      	cmp	r3, #9
 8006ed0:	d869      	bhi.n	8006fa6 <_dtoa_r+0x2ae>
 8006ed2:	2b05      	cmp	r3, #5
 8006ed4:	bfc4      	itt	gt
 8006ed6:	3b04      	subgt	r3, #4
 8006ed8:	9305      	strgt	r3, [sp, #20]
 8006eda:	9b05      	ldr	r3, [sp, #20]
 8006edc:	f1a3 0302 	sub.w	r3, r3, #2
 8006ee0:	bfcc      	ite	gt
 8006ee2:	2500      	movgt	r5, #0
 8006ee4:	2501      	movle	r5, #1
 8006ee6:	2b03      	cmp	r3, #3
 8006ee8:	d869      	bhi.n	8006fbe <_dtoa_r+0x2c6>
 8006eea:	e8df f003 	tbb	[pc, r3]
 8006eee:	4e2c      	.short	0x4e2c
 8006ef0:	5a4c      	.short	0x5a4c
 8006ef2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006ef6:	441d      	add	r5, r3
 8006ef8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006efc:	2b20      	cmp	r3, #32
 8006efe:	bfc1      	itttt	gt
 8006f00:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006f04:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006f08:	fa09 f303 	lslgt.w	r3, r9, r3
 8006f0c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006f10:	bfda      	itte	le
 8006f12:	f1c3 0320 	rsble	r3, r3, #32
 8006f16:	fa06 f003 	lslle.w	r0, r6, r3
 8006f1a:	4318      	orrgt	r0, r3
 8006f1c:	f7f9 fafa 	bl	8000514 <__aeabi_ui2d>
 8006f20:	2301      	movs	r3, #1
 8006f22:	4606      	mov	r6, r0
 8006f24:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006f28:	3d01      	subs	r5, #1
 8006f2a:	9310      	str	r3, [sp, #64]	; 0x40
 8006f2c:	e771      	b.n	8006e12 <_dtoa_r+0x11a>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e7b6      	b.n	8006ea0 <_dtoa_r+0x1a8>
 8006f32:	900e      	str	r0, [sp, #56]	; 0x38
 8006f34:	e7b5      	b.n	8006ea2 <_dtoa_r+0x1aa>
 8006f36:	f1ca 0300 	rsb	r3, sl, #0
 8006f3a:	9306      	str	r3, [sp, #24]
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	eba8 080a 	sub.w	r8, r8, sl
 8006f42:	930d      	str	r3, [sp, #52]	; 0x34
 8006f44:	e7c2      	b.n	8006ecc <_dtoa_r+0x1d4>
 8006f46:	2300      	movs	r3, #0
 8006f48:	9308      	str	r3, [sp, #32]
 8006f4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	dc39      	bgt.n	8006fc4 <_dtoa_r+0x2cc>
 8006f50:	f04f 0901 	mov.w	r9, #1
 8006f54:	f8cd 9004 	str.w	r9, [sp, #4]
 8006f58:	464b      	mov	r3, r9
 8006f5a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006f5e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006f60:	2200      	movs	r2, #0
 8006f62:	6042      	str	r2, [r0, #4]
 8006f64:	2204      	movs	r2, #4
 8006f66:	f102 0614 	add.w	r6, r2, #20
 8006f6a:	429e      	cmp	r6, r3
 8006f6c:	6841      	ldr	r1, [r0, #4]
 8006f6e:	d92f      	bls.n	8006fd0 <_dtoa_r+0x2d8>
 8006f70:	4620      	mov	r0, r4
 8006f72:	f001 fa67 	bl	8008444 <_Balloc>
 8006f76:	9000      	str	r0, [sp, #0]
 8006f78:	2800      	cmp	r0, #0
 8006f7a:	d14b      	bne.n	8007014 <_dtoa_r+0x31c>
 8006f7c:	4b24      	ldr	r3, [pc, #144]	; (8007010 <_dtoa_r+0x318>)
 8006f7e:	4602      	mov	r2, r0
 8006f80:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006f84:	e6d1      	b.n	8006d2a <_dtoa_r+0x32>
 8006f86:	2301      	movs	r3, #1
 8006f88:	e7de      	b.n	8006f48 <_dtoa_r+0x250>
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	9308      	str	r3, [sp, #32]
 8006f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f90:	eb0a 0903 	add.w	r9, sl, r3
 8006f94:	f109 0301 	add.w	r3, r9, #1
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	9301      	str	r3, [sp, #4]
 8006f9c:	bfb8      	it	lt
 8006f9e:	2301      	movlt	r3, #1
 8006fa0:	e7dd      	b.n	8006f5e <_dtoa_r+0x266>
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e7f2      	b.n	8006f8c <_dtoa_r+0x294>
 8006fa6:	2501      	movs	r5, #1
 8006fa8:	2300      	movs	r3, #0
 8006faa:	9305      	str	r3, [sp, #20]
 8006fac:	9508      	str	r5, [sp, #32]
 8006fae:	f04f 39ff 	mov.w	r9, #4294967295
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f8cd 9004 	str.w	r9, [sp, #4]
 8006fb8:	2312      	movs	r3, #18
 8006fba:	9209      	str	r2, [sp, #36]	; 0x24
 8006fbc:	e7cf      	b.n	8006f5e <_dtoa_r+0x266>
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	9308      	str	r3, [sp, #32]
 8006fc2:	e7f4      	b.n	8006fae <_dtoa_r+0x2b6>
 8006fc4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006fc8:	f8cd 9004 	str.w	r9, [sp, #4]
 8006fcc:	464b      	mov	r3, r9
 8006fce:	e7c6      	b.n	8006f5e <_dtoa_r+0x266>
 8006fd0:	3101      	adds	r1, #1
 8006fd2:	6041      	str	r1, [r0, #4]
 8006fd4:	0052      	lsls	r2, r2, #1
 8006fd6:	e7c6      	b.n	8006f66 <_dtoa_r+0x26e>
 8006fd8:	636f4361 	.word	0x636f4361
 8006fdc:	3fd287a7 	.word	0x3fd287a7
 8006fe0:	8b60c8b3 	.word	0x8b60c8b3
 8006fe4:	3fc68a28 	.word	0x3fc68a28
 8006fe8:	509f79fb 	.word	0x509f79fb
 8006fec:	3fd34413 	.word	0x3fd34413
 8006ff0:	08009a0e 	.word	0x08009a0e
 8006ff4:	08009a25 	.word	0x08009a25
 8006ff8:	7ff00000 	.word	0x7ff00000
 8006ffc:	08009a0a 	.word	0x08009a0a
 8007000:	08009a01 	.word	0x08009a01
 8007004:	08009885 	.word	0x08009885
 8007008:	3ff80000 	.word	0x3ff80000
 800700c:	08009c00 	.word	0x08009c00
 8007010:	08009a84 	.word	0x08009a84
 8007014:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007016:	9a00      	ldr	r2, [sp, #0]
 8007018:	601a      	str	r2, [r3, #0]
 800701a:	9b01      	ldr	r3, [sp, #4]
 800701c:	2b0e      	cmp	r3, #14
 800701e:	f200 80ad 	bhi.w	800717c <_dtoa_r+0x484>
 8007022:	2d00      	cmp	r5, #0
 8007024:	f000 80aa 	beq.w	800717c <_dtoa_r+0x484>
 8007028:	f1ba 0f00 	cmp.w	sl, #0
 800702c:	dd36      	ble.n	800709c <_dtoa_r+0x3a4>
 800702e:	4ac3      	ldr	r2, [pc, #780]	; (800733c <_dtoa_r+0x644>)
 8007030:	f00a 030f 	and.w	r3, sl, #15
 8007034:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007038:	ed93 7b00 	vldr	d7, [r3]
 800703c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007040:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007044:	eeb0 8a47 	vmov.f32	s16, s14
 8007048:	eef0 8a67 	vmov.f32	s17, s15
 800704c:	d016      	beq.n	800707c <_dtoa_r+0x384>
 800704e:	4bbc      	ldr	r3, [pc, #752]	; (8007340 <_dtoa_r+0x648>)
 8007050:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007054:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007058:	f7f9 fc00 	bl	800085c <__aeabi_ddiv>
 800705c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007060:	f007 070f 	and.w	r7, r7, #15
 8007064:	2503      	movs	r5, #3
 8007066:	4eb6      	ldr	r6, [pc, #728]	; (8007340 <_dtoa_r+0x648>)
 8007068:	b957      	cbnz	r7, 8007080 <_dtoa_r+0x388>
 800706a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800706e:	ec53 2b18 	vmov	r2, r3, d8
 8007072:	f7f9 fbf3 	bl	800085c <__aeabi_ddiv>
 8007076:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800707a:	e029      	b.n	80070d0 <_dtoa_r+0x3d8>
 800707c:	2502      	movs	r5, #2
 800707e:	e7f2      	b.n	8007066 <_dtoa_r+0x36e>
 8007080:	07f9      	lsls	r1, r7, #31
 8007082:	d508      	bpl.n	8007096 <_dtoa_r+0x39e>
 8007084:	ec51 0b18 	vmov	r0, r1, d8
 8007088:	e9d6 2300 	ldrd	r2, r3, [r6]
 800708c:	f7f9 fabc 	bl	8000608 <__aeabi_dmul>
 8007090:	ec41 0b18 	vmov	d8, r0, r1
 8007094:	3501      	adds	r5, #1
 8007096:	107f      	asrs	r7, r7, #1
 8007098:	3608      	adds	r6, #8
 800709a:	e7e5      	b.n	8007068 <_dtoa_r+0x370>
 800709c:	f000 80a6 	beq.w	80071ec <_dtoa_r+0x4f4>
 80070a0:	f1ca 0600 	rsb	r6, sl, #0
 80070a4:	4ba5      	ldr	r3, [pc, #660]	; (800733c <_dtoa_r+0x644>)
 80070a6:	4fa6      	ldr	r7, [pc, #664]	; (8007340 <_dtoa_r+0x648>)
 80070a8:	f006 020f 	and.w	r2, r6, #15
 80070ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80070b8:	f7f9 faa6 	bl	8000608 <__aeabi_dmul>
 80070bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070c0:	1136      	asrs	r6, r6, #4
 80070c2:	2300      	movs	r3, #0
 80070c4:	2502      	movs	r5, #2
 80070c6:	2e00      	cmp	r6, #0
 80070c8:	f040 8085 	bne.w	80071d6 <_dtoa_r+0x4de>
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d1d2      	bne.n	8007076 <_dtoa_r+0x37e>
 80070d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f000 808c 	beq.w	80071f0 <_dtoa_r+0x4f8>
 80070d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80070dc:	4b99      	ldr	r3, [pc, #612]	; (8007344 <_dtoa_r+0x64c>)
 80070de:	2200      	movs	r2, #0
 80070e0:	4630      	mov	r0, r6
 80070e2:	4639      	mov	r1, r7
 80070e4:	f7f9 fd02 	bl	8000aec <__aeabi_dcmplt>
 80070e8:	2800      	cmp	r0, #0
 80070ea:	f000 8081 	beq.w	80071f0 <_dtoa_r+0x4f8>
 80070ee:	9b01      	ldr	r3, [sp, #4]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d07d      	beq.n	80071f0 <_dtoa_r+0x4f8>
 80070f4:	f1b9 0f00 	cmp.w	r9, #0
 80070f8:	dd3c      	ble.n	8007174 <_dtoa_r+0x47c>
 80070fa:	f10a 33ff 	add.w	r3, sl, #4294967295
 80070fe:	9307      	str	r3, [sp, #28]
 8007100:	2200      	movs	r2, #0
 8007102:	4b91      	ldr	r3, [pc, #580]	; (8007348 <_dtoa_r+0x650>)
 8007104:	4630      	mov	r0, r6
 8007106:	4639      	mov	r1, r7
 8007108:	f7f9 fa7e 	bl	8000608 <__aeabi_dmul>
 800710c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007110:	3501      	adds	r5, #1
 8007112:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007116:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800711a:	4628      	mov	r0, r5
 800711c:	f7f9 fa0a 	bl	8000534 <__aeabi_i2d>
 8007120:	4632      	mov	r2, r6
 8007122:	463b      	mov	r3, r7
 8007124:	f7f9 fa70 	bl	8000608 <__aeabi_dmul>
 8007128:	4b88      	ldr	r3, [pc, #544]	; (800734c <_dtoa_r+0x654>)
 800712a:	2200      	movs	r2, #0
 800712c:	f7f9 f8b6 	bl	800029c <__adddf3>
 8007130:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007134:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007138:	9303      	str	r3, [sp, #12]
 800713a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800713c:	2b00      	cmp	r3, #0
 800713e:	d15c      	bne.n	80071fa <_dtoa_r+0x502>
 8007140:	4b83      	ldr	r3, [pc, #524]	; (8007350 <_dtoa_r+0x658>)
 8007142:	2200      	movs	r2, #0
 8007144:	4630      	mov	r0, r6
 8007146:	4639      	mov	r1, r7
 8007148:	f7f9 f8a6 	bl	8000298 <__aeabi_dsub>
 800714c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007150:	4606      	mov	r6, r0
 8007152:	460f      	mov	r7, r1
 8007154:	f7f9 fce8 	bl	8000b28 <__aeabi_dcmpgt>
 8007158:	2800      	cmp	r0, #0
 800715a:	f040 8296 	bne.w	800768a <_dtoa_r+0x992>
 800715e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007162:	4630      	mov	r0, r6
 8007164:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007168:	4639      	mov	r1, r7
 800716a:	f7f9 fcbf 	bl	8000aec <__aeabi_dcmplt>
 800716e:	2800      	cmp	r0, #0
 8007170:	f040 8288 	bne.w	8007684 <_dtoa_r+0x98c>
 8007174:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007178:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800717c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800717e:	2b00      	cmp	r3, #0
 8007180:	f2c0 8158 	blt.w	8007434 <_dtoa_r+0x73c>
 8007184:	f1ba 0f0e 	cmp.w	sl, #14
 8007188:	f300 8154 	bgt.w	8007434 <_dtoa_r+0x73c>
 800718c:	4b6b      	ldr	r3, [pc, #428]	; (800733c <_dtoa_r+0x644>)
 800718e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007192:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007198:	2b00      	cmp	r3, #0
 800719a:	f280 80e3 	bge.w	8007364 <_dtoa_r+0x66c>
 800719e:	9b01      	ldr	r3, [sp, #4]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f300 80df 	bgt.w	8007364 <_dtoa_r+0x66c>
 80071a6:	f040 826d 	bne.w	8007684 <_dtoa_r+0x98c>
 80071aa:	4b69      	ldr	r3, [pc, #420]	; (8007350 <_dtoa_r+0x658>)
 80071ac:	2200      	movs	r2, #0
 80071ae:	4640      	mov	r0, r8
 80071b0:	4649      	mov	r1, r9
 80071b2:	f7f9 fa29 	bl	8000608 <__aeabi_dmul>
 80071b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071ba:	f7f9 fcab 	bl	8000b14 <__aeabi_dcmpge>
 80071be:	9e01      	ldr	r6, [sp, #4]
 80071c0:	4637      	mov	r7, r6
 80071c2:	2800      	cmp	r0, #0
 80071c4:	f040 8243 	bne.w	800764e <_dtoa_r+0x956>
 80071c8:	9d00      	ldr	r5, [sp, #0]
 80071ca:	2331      	movs	r3, #49	; 0x31
 80071cc:	f805 3b01 	strb.w	r3, [r5], #1
 80071d0:	f10a 0a01 	add.w	sl, sl, #1
 80071d4:	e23f      	b.n	8007656 <_dtoa_r+0x95e>
 80071d6:	07f2      	lsls	r2, r6, #31
 80071d8:	d505      	bpl.n	80071e6 <_dtoa_r+0x4ee>
 80071da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071de:	f7f9 fa13 	bl	8000608 <__aeabi_dmul>
 80071e2:	3501      	adds	r5, #1
 80071e4:	2301      	movs	r3, #1
 80071e6:	1076      	asrs	r6, r6, #1
 80071e8:	3708      	adds	r7, #8
 80071ea:	e76c      	b.n	80070c6 <_dtoa_r+0x3ce>
 80071ec:	2502      	movs	r5, #2
 80071ee:	e76f      	b.n	80070d0 <_dtoa_r+0x3d8>
 80071f0:	9b01      	ldr	r3, [sp, #4]
 80071f2:	f8cd a01c 	str.w	sl, [sp, #28]
 80071f6:	930c      	str	r3, [sp, #48]	; 0x30
 80071f8:	e78d      	b.n	8007116 <_dtoa_r+0x41e>
 80071fa:	9900      	ldr	r1, [sp, #0]
 80071fc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80071fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007200:	4b4e      	ldr	r3, [pc, #312]	; (800733c <_dtoa_r+0x644>)
 8007202:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007206:	4401      	add	r1, r0
 8007208:	9102      	str	r1, [sp, #8]
 800720a:	9908      	ldr	r1, [sp, #32]
 800720c:	eeb0 8a47 	vmov.f32	s16, s14
 8007210:	eef0 8a67 	vmov.f32	s17, s15
 8007214:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007218:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800721c:	2900      	cmp	r1, #0
 800721e:	d045      	beq.n	80072ac <_dtoa_r+0x5b4>
 8007220:	494c      	ldr	r1, [pc, #304]	; (8007354 <_dtoa_r+0x65c>)
 8007222:	2000      	movs	r0, #0
 8007224:	f7f9 fb1a 	bl	800085c <__aeabi_ddiv>
 8007228:	ec53 2b18 	vmov	r2, r3, d8
 800722c:	f7f9 f834 	bl	8000298 <__aeabi_dsub>
 8007230:	9d00      	ldr	r5, [sp, #0]
 8007232:	ec41 0b18 	vmov	d8, r0, r1
 8007236:	4639      	mov	r1, r7
 8007238:	4630      	mov	r0, r6
 800723a:	f7f9 fc95 	bl	8000b68 <__aeabi_d2iz>
 800723e:	900c      	str	r0, [sp, #48]	; 0x30
 8007240:	f7f9 f978 	bl	8000534 <__aeabi_i2d>
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	4630      	mov	r0, r6
 800724a:	4639      	mov	r1, r7
 800724c:	f7f9 f824 	bl	8000298 <__aeabi_dsub>
 8007250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007252:	3330      	adds	r3, #48	; 0x30
 8007254:	f805 3b01 	strb.w	r3, [r5], #1
 8007258:	ec53 2b18 	vmov	r2, r3, d8
 800725c:	4606      	mov	r6, r0
 800725e:	460f      	mov	r7, r1
 8007260:	f7f9 fc44 	bl	8000aec <__aeabi_dcmplt>
 8007264:	2800      	cmp	r0, #0
 8007266:	d165      	bne.n	8007334 <_dtoa_r+0x63c>
 8007268:	4632      	mov	r2, r6
 800726a:	463b      	mov	r3, r7
 800726c:	4935      	ldr	r1, [pc, #212]	; (8007344 <_dtoa_r+0x64c>)
 800726e:	2000      	movs	r0, #0
 8007270:	f7f9 f812 	bl	8000298 <__aeabi_dsub>
 8007274:	ec53 2b18 	vmov	r2, r3, d8
 8007278:	f7f9 fc38 	bl	8000aec <__aeabi_dcmplt>
 800727c:	2800      	cmp	r0, #0
 800727e:	f040 80b9 	bne.w	80073f4 <_dtoa_r+0x6fc>
 8007282:	9b02      	ldr	r3, [sp, #8]
 8007284:	429d      	cmp	r5, r3
 8007286:	f43f af75 	beq.w	8007174 <_dtoa_r+0x47c>
 800728a:	4b2f      	ldr	r3, [pc, #188]	; (8007348 <_dtoa_r+0x650>)
 800728c:	ec51 0b18 	vmov	r0, r1, d8
 8007290:	2200      	movs	r2, #0
 8007292:	f7f9 f9b9 	bl	8000608 <__aeabi_dmul>
 8007296:	4b2c      	ldr	r3, [pc, #176]	; (8007348 <_dtoa_r+0x650>)
 8007298:	ec41 0b18 	vmov	d8, r0, r1
 800729c:	2200      	movs	r2, #0
 800729e:	4630      	mov	r0, r6
 80072a0:	4639      	mov	r1, r7
 80072a2:	f7f9 f9b1 	bl	8000608 <__aeabi_dmul>
 80072a6:	4606      	mov	r6, r0
 80072a8:	460f      	mov	r7, r1
 80072aa:	e7c4      	b.n	8007236 <_dtoa_r+0x53e>
 80072ac:	ec51 0b17 	vmov	r0, r1, d7
 80072b0:	f7f9 f9aa 	bl	8000608 <__aeabi_dmul>
 80072b4:	9b02      	ldr	r3, [sp, #8]
 80072b6:	9d00      	ldr	r5, [sp, #0]
 80072b8:	930c      	str	r3, [sp, #48]	; 0x30
 80072ba:	ec41 0b18 	vmov	d8, r0, r1
 80072be:	4639      	mov	r1, r7
 80072c0:	4630      	mov	r0, r6
 80072c2:	f7f9 fc51 	bl	8000b68 <__aeabi_d2iz>
 80072c6:	9011      	str	r0, [sp, #68]	; 0x44
 80072c8:	f7f9 f934 	bl	8000534 <__aeabi_i2d>
 80072cc:	4602      	mov	r2, r0
 80072ce:	460b      	mov	r3, r1
 80072d0:	4630      	mov	r0, r6
 80072d2:	4639      	mov	r1, r7
 80072d4:	f7f8 ffe0 	bl	8000298 <__aeabi_dsub>
 80072d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80072da:	3330      	adds	r3, #48	; 0x30
 80072dc:	f805 3b01 	strb.w	r3, [r5], #1
 80072e0:	9b02      	ldr	r3, [sp, #8]
 80072e2:	429d      	cmp	r5, r3
 80072e4:	4606      	mov	r6, r0
 80072e6:	460f      	mov	r7, r1
 80072e8:	f04f 0200 	mov.w	r2, #0
 80072ec:	d134      	bne.n	8007358 <_dtoa_r+0x660>
 80072ee:	4b19      	ldr	r3, [pc, #100]	; (8007354 <_dtoa_r+0x65c>)
 80072f0:	ec51 0b18 	vmov	r0, r1, d8
 80072f4:	f7f8 ffd2 	bl	800029c <__adddf3>
 80072f8:	4602      	mov	r2, r0
 80072fa:	460b      	mov	r3, r1
 80072fc:	4630      	mov	r0, r6
 80072fe:	4639      	mov	r1, r7
 8007300:	f7f9 fc12 	bl	8000b28 <__aeabi_dcmpgt>
 8007304:	2800      	cmp	r0, #0
 8007306:	d175      	bne.n	80073f4 <_dtoa_r+0x6fc>
 8007308:	ec53 2b18 	vmov	r2, r3, d8
 800730c:	4911      	ldr	r1, [pc, #68]	; (8007354 <_dtoa_r+0x65c>)
 800730e:	2000      	movs	r0, #0
 8007310:	f7f8 ffc2 	bl	8000298 <__aeabi_dsub>
 8007314:	4602      	mov	r2, r0
 8007316:	460b      	mov	r3, r1
 8007318:	4630      	mov	r0, r6
 800731a:	4639      	mov	r1, r7
 800731c:	f7f9 fbe6 	bl	8000aec <__aeabi_dcmplt>
 8007320:	2800      	cmp	r0, #0
 8007322:	f43f af27 	beq.w	8007174 <_dtoa_r+0x47c>
 8007326:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007328:	1e6b      	subs	r3, r5, #1
 800732a:	930c      	str	r3, [sp, #48]	; 0x30
 800732c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007330:	2b30      	cmp	r3, #48	; 0x30
 8007332:	d0f8      	beq.n	8007326 <_dtoa_r+0x62e>
 8007334:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007338:	e04a      	b.n	80073d0 <_dtoa_r+0x6d8>
 800733a:	bf00      	nop
 800733c:	08009c00 	.word	0x08009c00
 8007340:	08009bd8 	.word	0x08009bd8
 8007344:	3ff00000 	.word	0x3ff00000
 8007348:	40240000 	.word	0x40240000
 800734c:	401c0000 	.word	0x401c0000
 8007350:	40140000 	.word	0x40140000
 8007354:	3fe00000 	.word	0x3fe00000
 8007358:	4baf      	ldr	r3, [pc, #700]	; (8007618 <_dtoa_r+0x920>)
 800735a:	f7f9 f955 	bl	8000608 <__aeabi_dmul>
 800735e:	4606      	mov	r6, r0
 8007360:	460f      	mov	r7, r1
 8007362:	e7ac      	b.n	80072be <_dtoa_r+0x5c6>
 8007364:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007368:	9d00      	ldr	r5, [sp, #0]
 800736a:	4642      	mov	r2, r8
 800736c:	464b      	mov	r3, r9
 800736e:	4630      	mov	r0, r6
 8007370:	4639      	mov	r1, r7
 8007372:	f7f9 fa73 	bl	800085c <__aeabi_ddiv>
 8007376:	f7f9 fbf7 	bl	8000b68 <__aeabi_d2iz>
 800737a:	9002      	str	r0, [sp, #8]
 800737c:	f7f9 f8da 	bl	8000534 <__aeabi_i2d>
 8007380:	4642      	mov	r2, r8
 8007382:	464b      	mov	r3, r9
 8007384:	f7f9 f940 	bl	8000608 <__aeabi_dmul>
 8007388:	4602      	mov	r2, r0
 800738a:	460b      	mov	r3, r1
 800738c:	4630      	mov	r0, r6
 800738e:	4639      	mov	r1, r7
 8007390:	f7f8 ff82 	bl	8000298 <__aeabi_dsub>
 8007394:	9e02      	ldr	r6, [sp, #8]
 8007396:	9f01      	ldr	r7, [sp, #4]
 8007398:	3630      	adds	r6, #48	; 0x30
 800739a:	f805 6b01 	strb.w	r6, [r5], #1
 800739e:	9e00      	ldr	r6, [sp, #0]
 80073a0:	1bae      	subs	r6, r5, r6
 80073a2:	42b7      	cmp	r7, r6
 80073a4:	4602      	mov	r2, r0
 80073a6:	460b      	mov	r3, r1
 80073a8:	d137      	bne.n	800741a <_dtoa_r+0x722>
 80073aa:	f7f8 ff77 	bl	800029c <__adddf3>
 80073ae:	4642      	mov	r2, r8
 80073b0:	464b      	mov	r3, r9
 80073b2:	4606      	mov	r6, r0
 80073b4:	460f      	mov	r7, r1
 80073b6:	f7f9 fbb7 	bl	8000b28 <__aeabi_dcmpgt>
 80073ba:	b9c8      	cbnz	r0, 80073f0 <_dtoa_r+0x6f8>
 80073bc:	4642      	mov	r2, r8
 80073be:	464b      	mov	r3, r9
 80073c0:	4630      	mov	r0, r6
 80073c2:	4639      	mov	r1, r7
 80073c4:	f7f9 fb88 	bl	8000ad8 <__aeabi_dcmpeq>
 80073c8:	b110      	cbz	r0, 80073d0 <_dtoa_r+0x6d8>
 80073ca:	9b02      	ldr	r3, [sp, #8]
 80073cc:	07d9      	lsls	r1, r3, #31
 80073ce:	d40f      	bmi.n	80073f0 <_dtoa_r+0x6f8>
 80073d0:	4620      	mov	r0, r4
 80073d2:	4659      	mov	r1, fp
 80073d4:	f001 f876 	bl	80084c4 <_Bfree>
 80073d8:	2300      	movs	r3, #0
 80073da:	702b      	strb	r3, [r5, #0]
 80073dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073de:	f10a 0001 	add.w	r0, sl, #1
 80073e2:	6018      	str	r0, [r3, #0]
 80073e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	f43f acd8 	beq.w	8006d9c <_dtoa_r+0xa4>
 80073ec:	601d      	str	r5, [r3, #0]
 80073ee:	e4d5      	b.n	8006d9c <_dtoa_r+0xa4>
 80073f0:	f8cd a01c 	str.w	sl, [sp, #28]
 80073f4:	462b      	mov	r3, r5
 80073f6:	461d      	mov	r5, r3
 80073f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073fc:	2a39      	cmp	r2, #57	; 0x39
 80073fe:	d108      	bne.n	8007412 <_dtoa_r+0x71a>
 8007400:	9a00      	ldr	r2, [sp, #0]
 8007402:	429a      	cmp	r2, r3
 8007404:	d1f7      	bne.n	80073f6 <_dtoa_r+0x6fe>
 8007406:	9a07      	ldr	r2, [sp, #28]
 8007408:	9900      	ldr	r1, [sp, #0]
 800740a:	3201      	adds	r2, #1
 800740c:	9207      	str	r2, [sp, #28]
 800740e:	2230      	movs	r2, #48	; 0x30
 8007410:	700a      	strb	r2, [r1, #0]
 8007412:	781a      	ldrb	r2, [r3, #0]
 8007414:	3201      	adds	r2, #1
 8007416:	701a      	strb	r2, [r3, #0]
 8007418:	e78c      	b.n	8007334 <_dtoa_r+0x63c>
 800741a:	4b7f      	ldr	r3, [pc, #508]	; (8007618 <_dtoa_r+0x920>)
 800741c:	2200      	movs	r2, #0
 800741e:	f7f9 f8f3 	bl	8000608 <__aeabi_dmul>
 8007422:	2200      	movs	r2, #0
 8007424:	2300      	movs	r3, #0
 8007426:	4606      	mov	r6, r0
 8007428:	460f      	mov	r7, r1
 800742a:	f7f9 fb55 	bl	8000ad8 <__aeabi_dcmpeq>
 800742e:	2800      	cmp	r0, #0
 8007430:	d09b      	beq.n	800736a <_dtoa_r+0x672>
 8007432:	e7cd      	b.n	80073d0 <_dtoa_r+0x6d8>
 8007434:	9a08      	ldr	r2, [sp, #32]
 8007436:	2a00      	cmp	r2, #0
 8007438:	f000 80c4 	beq.w	80075c4 <_dtoa_r+0x8cc>
 800743c:	9a05      	ldr	r2, [sp, #20]
 800743e:	2a01      	cmp	r2, #1
 8007440:	f300 80a8 	bgt.w	8007594 <_dtoa_r+0x89c>
 8007444:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007446:	2a00      	cmp	r2, #0
 8007448:	f000 80a0 	beq.w	800758c <_dtoa_r+0x894>
 800744c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007450:	9e06      	ldr	r6, [sp, #24]
 8007452:	4645      	mov	r5, r8
 8007454:	9a04      	ldr	r2, [sp, #16]
 8007456:	2101      	movs	r1, #1
 8007458:	441a      	add	r2, r3
 800745a:	4620      	mov	r0, r4
 800745c:	4498      	add	r8, r3
 800745e:	9204      	str	r2, [sp, #16]
 8007460:	f001 f936 	bl	80086d0 <__i2b>
 8007464:	4607      	mov	r7, r0
 8007466:	2d00      	cmp	r5, #0
 8007468:	dd0b      	ble.n	8007482 <_dtoa_r+0x78a>
 800746a:	9b04      	ldr	r3, [sp, #16]
 800746c:	2b00      	cmp	r3, #0
 800746e:	dd08      	ble.n	8007482 <_dtoa_r+0x78a>
 8007470:	42ab      	cmp	r3, r5
 8007472:	9a04      	ldr	r2, [sp, #16]
 8007474:	bfa8      	it	ge
 8007476:	462b      	movge	r3, r5
 8007478:	eba8 0803 	sub.w	r8, r8, r3
 800747c:	1aed      	subs	r5, r5, r3
 800747e:	1ad3      	subs	r3, r2, r3
 8007480:	9304      	str	r3, [sp, #16]
 8007482:	9b06      	ldr	r3, [sp, #24]
 8007484:	b1fb      	cbz	r3, 80074c6 <_dtoa_r+0x7ce>
 8007486:	9b08      	ldr	r3, [sp, #32]
 8007488:	2b00      	cmp	r3, #0
 800748a:	f000 809f 	beq.w	80075cc <_dtoa_r+0x8d4>
 800748e:	2e00      	cmp	r6, #0
 8007490:	dd11      	ble.n	80074b6 <_dtoa_r+0x7be>
 8007492:	4639      	mov	r1, r7
 8007494:	4632      	mov	r2, r6
 8007496:	4620      	mov	r0, r4
 8007498:	f001 f9d6 	bl	8008848 <__pow5mult>
 800749c:	465a      	mov	r2, fp
 800749e:	4601      	mov	r1, r0
 80074a0:	4607      	mov	r7, r0
 80074a2:	4620      	mov	r0, r4
 80074a4:	f001 f92a 	bl	80086fc <__multiply>
 80074a8:	4659      	mov	r1, fp
 80074aa:	9007      	str	r0, [sp, #28]
 80074ac:	4620      	mov	r0, r4
 80074ae:	f001 f809 	bl	80084c4 <_Bfree>
 80074b2:	9b07      	ldr	r3, [sp, #28]
 80074b4:	469b      	mov	fp, r3
 80074b6:	9b06      	ldr	r3, [sp, #24]
 80074b8:	1b9a      	subs	r2, r3, r6
 80074ba:	d004      	beq.n	80074c6 <_dtoa_r+0x7ce>
 80074bc:	4659      	mov	r1, fp
 80074be:	4620      	mov	r0, r4
 80074c0:	f001 f9c2 	bl	8008848 <__pow5mult>
 80074c4:	4683      	mov	fp, r0
 80074c6:	2101      	movs	r1, #1
 80074c8:	4620      	mov	r0, r4
 80074ca:	f001 f901 	bl	80086d0 <__i2b>
 80074ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	4606      	mov	r6, r0
 80074d4:	dd7c      	ble.n	80075d0 <_dtoa_r+0x8d8>
 80074d6:	461a      	mov	r2, r3
 80074d8:	4601      	mov	r1, r0
 80074da:	4620      	mov	r0, r4
 80074dc:	f001 f9b4 	bl	8008848 <__pow5mult>
 80074e0:	9b05      	ldr	r3, [sp, #20]
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	4606      	mov	r6, r0
 80074e6:	dd76      	ble.n	80075d6 <_dtoa_r+0x8de>
 80074e8:	2300      	movs	r3, #0
 80074ea:	9306      	str	r3, [sp, #24]
 80074ec:	6933      	ldr	r3, [r6, #16]
 80074ee:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80074f2:	6918      	ldr	r0, [r3, #16]
 80074f4:	f001 f89c 	bl	8008630 <__hi0bits>
 80074f8:	f1c0 0020 	rsb	r0, r0, #32
 80074fc:	9b04      	ldr	r3, [sp, #16]
 80074fe:	4418      	add	r0, r3
 8007500:	f010 001f 	ands.w	r0, r0, #31
 8007504:	f000 8086 	beq.w	8007614 <_dtoa_r+0x91c>
 8007508:	f1c0 0320 	rsb	r3, r0, #32
 800750c:	2b04      	cmp	r3, #4
 800750e:	dd7f      	ble.n	8007610 <_dtoa_r+0x918>
 8007510:	f1c0 001c 	rsb	r0, r0, #28
 8007514:	9b04      	ldr	r3, [sp, #16]
 8007516:	4403      	add	r3, r0
 8007518:	4480      	add	r8, r0
 800751a:	4405      	add	r5, r0
 800751c:	9304      	str	r3, [sp, #16]
 800751e:	f1b8 0f00 	cmp.w	r8, #0
 8007522:	dd05      	ble.n	8007530 <_dtoa_r+0x838>
 8007524:	4659      	mov	r1, fp
 8007526:	4642      	mov	r2, r8
 8007528:	4620      	mov	r0, r4
 800752a:	f001 f9e7 	bl	80088fc <__lshift>
 800752e:	4683      	mov	fp, r0
 8007530:	9b04      	ldr	r3, [sp, #16]
 8007532:	2b00      	cmp	r3, #0
 8007534:	dd05      	ble.n	8007542 <_dtoa_r+0x84a>
 8007536:	4631      	mov	r1, r6
 8007538:	461a      	mov	r2, r3
 800753a:	4620      	mov	r0, r4
 800753c:	f001 f9de 	bl	80088fc <__lshift>
 8007540:	4606      	mov	r6, r0
 8007542:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007544:	2b00      	cmp	r3, #0
 8007546:	d069      	beq.n	800761c <_dtoa_r+0x924>
 8007548:	4631      	mov	r1, r6
 800754a:	4658      	mov	r0, fp
 800754c:	f001 fa42 	bl	80089d4 <__mcmp>
 8007550:	2800      	cmp	r0, #0
 8007552:	da63      	bge.n	800761c <_dtoa_r+0x924>
 8007554:	2300      	movs	r3, #0
 8007556:	4659      	mov	r1, fp
 8007558:	220a      	movs	r2, #10
 800755a:	4620      	mov	r0, r4
 800755c:	f000 ffd4 	bl	8008508 <__multadd>
 8007560:	9b08      	ldr	r3, [sp, #32]
 8007562:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007566:	4683      	mov	fp, r0
 8007568:	2b00      	cmp	r3, #0
 800756a:	f000 818f 	beq.w	800788c <_dtoa_r+0xb94>
 800756e:	4639      	mov	r1, r7
 8007570:	2300      	movs	r3, #0
 8007572:	220a      	movs	r2, #10
 8007574:	4620      	mov	r0, r4
 8007576:	f000 ffc7 	bl	8008508 <__multadd>
 800757a:	f1b9 0f00 	cmp.w	r9, #0
 800757e:	4607      	mov	r7, r0
 8007580:	f300 808e 	bgt.w	80076a0 <_dtoa_r+0x9a8>
 8007584:	9b05      	ldr	r3, [sp, #20]
 8007586:	2b02      	cmp	r3, #2
 8007588:	dc50      	bgt.n	800762c <_dtoa_r+0x934>
 800758a:	e089      	b.n	80076a0 <_dtoa_r+0x9a8>
 800758c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800758e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007592:	e75d      	b.n	8007450 <_dtoa_r+0x758>
 8007594:	9b01      	ldr	r3, [sp, #4]
 8007596:	1e5e      	subs	r6, r3, #1
 8007598:	9b06      	ldr	r3, [sp, #24]
 800759a:	42b3      	cmp	r3, r6
 800759c:	bfbf      	itttt	lt
 800759e:	9b06      	ldrlt	r3, [sp, #24]
 80075a0:	9606      	strlt	r6, [sp, #24]
 80075a2:	1af2      	sublt	r2, r6, r3
 80075a4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80075a6:	bfb6      	itet	lt
 80075a8:	189b      	addlt	r3, r3, r2
 80075aa:	1b9e      	subge	r6, r3, r6
 80075ac:	930d      	strlt	r3, [sp, #52]	; 0x34
 80075ae:	9b01      	ldr	r3, [sp, #4]
 80075b0:	bfb8      	it	lt
 80075b2:	2600      	movlt	r6, #0
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	bfb5      	itete	lt
 80075b8:	eba8 0503 	sublt.w	r5, r8, r3
 80075bc:	9b01      	ldrge	r3, [sp, #4]
 80075be:	2300      	movlt	r3, #0
 80075c0:	4645      	movge	r5, r8
 80075c2:	e747      	b.n	8007454 <_dtoa_r+0x75c>
 80075c4:	9e06      	ldr	r6, [sp, #24]
 80075c6:	9f08      	ldr	r7, [sp, #32]
 80075c8:	4645      	mov	r5, r8
 80075ca:	e74c      	b.n	8007466 <_dtoa_r+0x76e>
 80075cc:	9a06      	ldr	r2, [sp, #24]
 80075ce:	e775      	b.n	80074bc <_dtoa_r+0x7c4>
 80075d0:	9b05      	ldr	r3, [sp, #20]
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	dc18      	bgt.n	8007608 <_dtoa_r+0x910>
 80075d6:	9b02      	ldr	r3, [sp, #8]
 80075d8:	b9b3      	cbnz	r3, 8007608 <_dtoa_r+0x910>
 80075da:	9b03      	ldr	r3, [sp, #12]
 80075dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075e0:	b9a3      	cbnz	r3, 800760c <_dtoa_r+0x914>
 80075e2:	9b03      	ldr	r3, [sp, #12]
 80075e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80075e8:	0d1b      	lsrs	r3, r3, #20
 80075ea:	051b      	lsls	r3, r3, #20
 80075ec:	b12b      	cbz	r3, 80075fa <_dtoa_r+0x902>
 80075ee:	9b04      	ldr	r3, [sp, #16]
 80075f0:	3301      	adds	r3, #1
 80075f2:	9304      	str	r3, [sp, #16]
 80075f4:	f108 0801 	add.w	r8, r8, #1
 80075f8:	2301      	movs	r3, #1
 80075fa:	9306      	str	r3, [sp, #24]
 80075fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f47f af74 	bne.w	80074ec <_dtoa_r+0x7f4>
 8007604:	2001      	movs	r0, #1
 8007606:	e779      	b.n	80074fc <_dtoa_r+0x804>
 8007608:	2300      	movs	r3, #0
 800760a:	e7f6      	b.n	80075fa <_dtoa_r+0x902>
 800760c:	9b02      	ldr	r3, [sp, #8]
 800760e:	e7f4      	b.n	80075fa <_dtoa_r+0x902>
 8007610:	d085      	beq.n	800751e <_dtoa_r+0x826>
 8007612:	4618      	mov	r0, r3
 8007614:	301c      	adds	r0, #28
 8007616:	e77d      	b.n	8007514 <_dtoa_r+0x81c>
 8007618:	40240000 	.word	0x40240000
 800761c:	9b01      	ldr	r3, [sp, #4]
 800761e:	2b00      	cmp	r3, #0
 8007620:	dc38      	bgt.n	8007694 <_dtoa_r+0x99c>
 8007622:	9b05      	ldr	r3, [sp, #20]
 8007624:	2b02      	cmp	r3, #2
 8007626:	dd35      	ble.n	8007694 <_dtoa_r+0x99c>
 8007628:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800762c:	f1b9 0f00 	cmp.w	r9, #0
 8007630:	d10d      	bne.n	800764e <_dtoa_r+0x956>
 8007632:	4631      	mov	r1, r6
 8007634:	464b      	mov	r3, r9
 8007636:	2205      	movs	r2, #5
 8007638:	4620      	mov	r0, r4
 800763a:	f000 ff65 	bl	8008508 <__multadd>
 800763e:	4601      	mov	r1, r0
 8007640:	4606      	mov	r6, r0
 8007642:	4658      	mov	r0, fp
 8007644:	f001 f9c6 	bl	80089d4 <__mcmp>
 8007648:	2800      	cmp	r0, #0
 800764a:	f73f adbd 	bgt.w	80071c8 <_dtoa_r+0x4d0>
 800764e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007650:	9d00      	ldr	r5, [sp, #0]
 8007652:	ea6f 0a03 	mvn.w	sl, r3
 8007656:	f04f 0800 	mov.w	r8, #0
 800765a:	4631      	mov	r1, r6
 800765c:	4620      	mov	r0, r4
 800765e:	f000 ff31 	bl	80084c4 <_Bfree>
 8007662:	2f00      	cmp	r7, #0
 8007664:	f43f aeb4 	beq.w	80073d0 <_dtoa_r+0x6d8>
 8007668:	f1b8 0f00 	cmp.w	r8, #0
 800766c:	d005      	beq.n	800767a <_dtoa_r+0x982>
 800766e:	45b8      	cmp	r8, r7
 8007670:	d003      	beq.n	800767a <_dtoa_r+0x982>
 8007672:	4641      	mov	r1, r8
 8007674:	4620      	mov	r0, r4
 8007676:	f000 ff25 	bl	80084c4 <_Bfree>
 800767a:	4639      	mov	r1, r7
 800767c:	4620      	mov	r0, r4
 800767e:	f000 ff21 	bl	80084c4 <_Bfree>
 8007682:	e6a5      	b.n	80073d0 <_dtoa_r+0x6d8>
 8007684:	2600      	movs	r6, #0
 8007686:	4637      	mov	r7, r6
 8007688:	e7e1      	b.n	800764e <_dtoa_r+0x956>
 800768a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800768c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007690:	4637      	mov	r7, r6
 8007692:	e599      	b.n	80071c8 <_dtoa_r+0x4d0>
 8007694:	9b08      	ldr	r3, [sp, #32]
 8007696:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800769a:	2b00      	cmp	r3, #0
 800769c:	f000 80fd 	beq.w	800789a <_dtoa_r+0xba2>
 80076a0:	2d00      	cmp	r5, #0
 80076a2:	dd05      	ble.n	80076b0 <_dtoa_r+0x9b8>
 80076a4:	4639      	mov	r1, r7
 80076a6:	462a      	mov	r2, r5
 80076a8:	4620      	mov	r0, r4
 80076aa:	f001 f927 	bl	80088fc <__lshift>
 80076ae:	4607      	mov	r7, r0
 80076b0:	9b06      	ldr	r3, [sp, #24]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d05c      	beq.n	8007770 <_dtoa_r+0xa78>
 80076b6:	6879      	ldr	r1, [r7, #4]
 80076b8:	4620      	mov	r0, r4
 80076ba:	f000 fec3 	bl	8008444 <_Balloc>
 80076be:	4605      	mov	r5, r0
 80076c0:	b928      	cbnz	r0, 80076ce <_dtoa_r+0x9d6>
 80076c2:	4b80      	ldr	r3, [pc, #512]	; (80078c4 <_dtoa_r+0xbcc>)
 80076c4:	4602      	mov	r2, r0
 80076c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80076ca:	f7ff bb2e 	b.w	8006d2a <_dtoa_r+0x32>
 80076ce:	693a      	ldr	r2, [r7, #16]
 80076d0:	3202      	adds	r2, #2
 80076d2:	0092      	lsls	r2, r2, #2
 80076d4:	f107 010c 	add.w	r1, r7, #12
 80076d8:	300c      	adds	r0, #12
 80076da:	f000 fea5 	bl	8008428 <memcpy>
 80076de:	2201      	movs	r2, #1
 80076e0:	4629      	mov	r1, r5
 80076e2:	4620      	mov	r0, r4
 80076e4:	f001 f90a 	bl	80088fc <__lshift>
 80076e8:	9b00      	ldr	r3, [sp, #0]
 80076ea:	3301      	adds	r3, #1
 80076ec:	9301      	str	r3, [sp, #4]
 80076ee:	9b00      	ldr	r3, [sp, #0]
 80076f0:	444b      	add	r3, r9
 80076f2:	9307      	str	r3, [sp, #28]
 80076f4:	9b02      	ldr	r3, [sp, #8]
 80076f6:	f003 0301 	and.w	r3, r3, #1
 80076fa:	46b8      	mov	r8, r7
 80076fc:	9306      	str	r3, [sp, #24]
 80076fe:	4607      	mov	r7, r0
 8007700:	9b01      	ldr	r3, [sp, #4]
 8007702:	4631      	mov	r1, r6
 8007704:	3b01      	subs	r3, #1
 8007706:	4658      	mov	r0, fp
 8007708:	9302      	str	r3, [sp, #8]
 800770a:	f7ff fa67 	bl	8006bdc <quorem>
 800770e:	4603      	mov	r3, r0
 8007710:	3330      	adds	r3, #48	; 0x30
 8007712:	9004      	str	r0, [sp, #16]
 8007714:	4641      	mov	r1, r8
 8007716:	4658      	mov	r0, fp
 8007718:	9308      	str	r3, [sp, #32]
 800771a:	f001 f95b 	bl	80089d4 <__mcmp>
 800771e:	463a      	mov	r2, r7
 8007720:	4681      	mov	r9, r0
 8007722:	4631      	mov	r1, r6
 8007724:	4620      	mov	r0, r4
 8007726:	f001 f971 	bl	8008a0c <__mdiff>
 800772a:	68c2      	ldr	r2, [r0, #12]
 800772c:	9b08      	ldr	r3, [sp, #32]
 800772e:	4605      	mov	r5, r0
 8007730:	bb02      	cbnz	r2, 8007774 <_dtoa_r+0xa7c>
 8007732:	4601      	mov	r1, r0
 8007734:	4658      	mov	r0, fp
 8007736:	f001 f94d 	bl	80089d4 <__mcmp>
 800773a:	9b08      	ldr	r3, [sp, #32]
 800773c:	4602      	mov	r2, r0
 800773e:	4629      	mov	r1, r5
 8007740:	4620      	mov	r0, r4
 8007742:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007746:	f000 febd 	bl	80084c4 <_Bfree>
 800774a:	9b05      	ldr	r3, [sp, #20]
 800774c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800774e:	9d01      	ldr	r5, [sp, #4]
 8007750:	ea43 0102 	orr.w	r1, r3, r2
 8007754:	9b06      	ldr	r3, [sp, #24]
 8007756:	430b      	orrs	r3, r1
 8007758:	9b08      	ldr	r3, [sp, #32]
 800775a:	d10d      	bne.n	8007778 <_dtoa_r+0xa80>
 800775c:	2b39      	cmp	r3, #57	; 0x39
 800775e:	d029      	beq.n	80077b4 <_dtoa_r+0xabc>
 8007760:	f1b9 0f00 	cmp.w	r9, #0
 8007764:	dd01      	ble.n	800776a <_dtoa_r+0xa72>
 8007766:	9b04      	ldr	r3, [sp, #16]
 8007768:	3331      	adds	r3, #49	; 0x31
 800776a:	9a02      	ldr	r2, [sp, #8]
 800776c:	7013      	strb	r3, [r2, #0]
 800776e:	e774      	b.n	800765a <_dtoa_r+0x962>
 8007770:	4638      	mov	r0, r7
 8007772:	e7b9      	b.n	80076e8 <_dtoa_r+0x9f0>
 8007774:	2201      	movs	r2, #1
 8007776:	e7e2      	b.n	800773e <_dtoa_r+0xa46>
 8007778:	f1b9 0f00 	cmp.w	r9, #0
 800777c:	db06      	blt.n	800778c <_dtoa_r+0xa94>
 800777e:	9905      	ldr	r1, [sp, #20]
 8007780:	ea41 0909 	orr.w	r9, r1, r9
 8007784:	9906      	ldr	r1, [sp, #24]
 8007786:	ea59 0101 	orrs.w	r1, r9, r1
 800778a:	d120      	bne.n	80077ce <_dtoa_r+0xad6>
 800778c:	2a00      	cmp	r2, #0
 800778e:	ddec      	ble.n	800776a <_dtoa_r+0xa72>
 8007790:	4659      	mov	r1, fp
 8007792:	2201      	movs	r2, #1
 8007794:	4620      	mov	r0, r4
 8007796:	9301      	str	r3, [sp, #4]
 8007798:	f001 f8b0 	bl	80088fc <__lshift>
 800779c:	4631      	mov	r1, r6
 800779e:	4683      	mov	fp, r0
 80077a0:	f001 f918 	bl	80089d4 <__mcmp>
 80077a4:	2800      	cmp	r0, #0
 80077a6:	9b01      	ldr	r3, [sp, #4]
 80077a8:	dc02      	bgt.n	80077b0 <_dtoa_r+0xab8>
 80077aa:	d1de      	bne.n	800776a <_dtoa_r+0xa72>
 80077ac:	07da      	lsls	r2, r3, #31
 80077ae:	d5dc      	bpl.n	800776a <_dtoa_r+0xa72>
 80077b0:	2b39      	cmp	r3, #57	; 0x39
 80077b2:	d1d8      	bne.n	8007766 <_dtoa_r+0xa6e>
 80077b4:	9a02      	ldr	r2, [sp, #8]
 80077b6:	2339      	movs	r3, #57	; 0x39
 80077b8:	7013      	strb	r3, [r2, #0]
 80077ba:	462b      	mov	r3, r5
 80077bc:	461d      	mov	r5, r3
 80077be:	3b01      	subs	r3, #1
 80077c0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80077c4:	2a39      	cmp	r2, #57	; 0x39
 80077c6:	d050      	beq.n	800786a <_dtoa_r+0xb72>
 80077c8:	3201      	adds	r2, #1
 80077ca:	701a      	strb	r2, [r3, #0]
 80077cc:	e745      	b.n	800765a <_dtoa_r+0x962>
 80077ce:	2a00      	cmp	r2, #0
 80077d0:	dd03      	ble.n	80077da <_dtoa_r+0xae2>
 80077d2:	2b39      	cmp	r3, #57	; 0x39
 80077d4:	d0ee      	beq.n	80077b4 <_dtoa_r+0xabc>
 80077d6:	3301      	adds	r3, #1
 80077d8:	e7c7      	b.n	800776a <_dtoa_r+0xa72>
 80077da:	9a01      	ldr	r2, [sp, #4]
 80077dc:	9907      	ldr	r1, [sp, #28]
 80077de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80077e2:	428a      	cmp	r2, r1
 80077e4:	d02a      	beq.n	800783c <_dtoa_r+0xb44>
 80077e6:	4659      	mov	r1, fp
 80077e8:	2300      	movs	r3, #0
 80077ea:	220a      	movs	r2, #10
 80077ec:	4620      	mov	r0, r4
 80077ee:	f000 fe8b 	bl	8008508 <__multadd>
 80077f2:	45b8      	cmp	r8, r7
 80077f4:	4683      	mov	fp, r0
 80077f6:	f04f 0300 	mov.w	r3, #0
 80077fa:	f04f 020a 	mov.w	r2, #10
 80077fe:	4641      	mov	r1, r8
 8007800:	4620      	mov	r0, r4
 8007802:	d107      	bne.n	8007814 <_dtoa_r+0xb1c>
 8007804:	f000 fe80 	bl	8008508 <__multadd>
 8007808:	4680      	mov	r8, r0
 800780a:	4607      	mov	r7, r0
 800780c:	9b01      	ldr	r3, [sp, #4]
 800780e:	3301      	adds	r3, #1
 8007810:	9301      	str	r3, [sp, #4]
 8007812:	e775      	b.n	8007700 <_dtoa_r+0xa08>
 8007814:	f000 fe78 	bl	8008508 <__multadd>
 8007818:	4639      	mov	r1, r7
 800781a:	4680      	mov	r8, r0
 800781c:	2300      	movs	r3, #0
 800781e:	220a      	movs	r2, #10
 8007820:	4620      	mov	r0, r4
 8007822:	f000 fe71 	bl	8008508 <__multadd>
 8007826:	4607      	mov	r7, r0
 8007828:	e7f0      	b.n	800780c <_dtoa_r+0xb14>
 800782a:	f1b9 0f00 	cmp.w	r9, #0
 800782e:	9a00      	ldr	r2, [sp, #0]
 8007830:	bfcc      	ite	gt
 8007832:	464d      	movgt	r5, r9
 8007834:	2501      	movle	r5, #1
 8007836:	4415      	add	r5, r2
 8007838:	f04f 0800 	mov.w	r8, #0
 800783c:	4659      	mov	r1, fp
 800783e:	2201      	movs	r2, #1
 8007840:	4620      	mov	r0, r4
 8007842:	9301      	str	r3, [sp, #4]
 8007844:	f001 f85a 	bl	80088fc <__lshift>
 8007848:	4631      	mov	r1, r6
 800784a:	4683      	mov	fp, r0
 800784c:	f001 f8c2 	bl	80089d4 <__mcmp>
 8007850:	2800      	cmp	r0, #0
 8007852:	dcb2      	bgt.n	80077ba <_dtoa_r+0xac2>
 8007854:	d102      	bne.n	800785c <_dtoa_r+0xb64>
 8007856:	9b01      	ldr	r3, [sp, #4]
 8007858:	07db      	lsls	r3, r3, #31
 800785a:	d4ae      	bmi.n	80077ba <_dtoa_r+0xac2>
 800785c:	462b      	mov	r3, r5
 800785e:	461d      	mov	r5, r3
 8007860:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007864:	2a30      	cmp	r2, #48	; 0x30
 8007866:	d0fa      	beq.n	800785e <_dtoa_r+0xb66>
 8007868:	e6f7      	b.n	800765a <_dtoa_r+0x962>
 800786a:	9a00      	ldr	r2, [sp, #0]
 800786c:	429a      	cmp	r2, r3
 800786e:	d1a5      	bne.n	80077bc <_dtoa_r+0xac4>
 8007870:	f10a 0a01 	add.w	sl, sl, #1
 8007874:	2331      	movs	r3, #49	; 0x31
 8007876:	e779      	b.n	800776c <_dtoa_r+0xa74>
 8007878:	4b13      	ldr	r3, [pc, #76]	; (80078c8 <_dtoa_r+0xbd0>)
 800787a:	f7ff baaf 	b.w	8006ddc <_dtoa_r+0xe4>
 800787e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007880:	2b00      	cmp	r3, #0
 8007882:	f47f aa86 	bne.w	8006d92 <_dtoa_r+0x9a>
 8007886:	4b11      	ldr	r3, [pc, #68]	; (80078cc <_dtoa_r+0xbd4>)
 8007888:	f7ff baa8 	b.w	8006ddc <_dtoa_r+0xe4>
 800788c:	f1b9 0f00 	cmp.w	r9, #0
 8007890:	dc03      	bgt.n	800789a <_dtoa_r+0xba2>
 8007892:	9b05      	ldr	r3, [sp, #20]
 8007894:	2b02      	cmp	r3, #2
 8007896:	f73f aec9 	bgt.w	800762c <_dtoa_r+0x934>
 800789a:	9d00      	ldr	r5, [sp, #0]
 800789c:	4631      	mov	r1, r6
 800789e:	4658      	mov	r0, fp
 80078a0:	f7ff f99c 	bl	8006bdc <quorem>
 80078a4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80078a8:	f805 3b01 	strb.w	r3, [r5], #1
 80078ac:	9a00      	ldr	r2, [sp, #0]
 80078ae:	1aaa      	subs	r2, r5, r2
 80078b0:	4591      	cmp	r9, r2
 80078b2:	ddba      	ble.n	800782a <_dtoa_r+0xb32>
 80078b4:	4659      	mov	r1, fp
 80078b6:	2300      	movs	r3, #0
 80078b8:	220a      	movs	r2, #10
 80078ba:	4620      	mov	r0, r4
 80078bc:	f000 fe24 	bl	8008508 <__multadd>
 80078c0:	4683      	mov	fp, r0
 80078c2:	e7eb      	b.n	800789c <_dtoa_r+0xba4>
 80078c4:	08009a84 	.word	0x08009a84
 80078c8:	08009884 	.word	0x08009884
 80078cc:	08009a01 	.word	0x08009a01

080078d0 <__sflush_r>:
 80078d0:	898a      	ldrh	r2, [r1, #12]
 80078d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078d6:	4605      	mov	r5, r0
 80078d8:	0710      	lsls	r0, r2, #28
 80078da:	460c      	mov	r4, r1
 80078dc:	d458      	bmi.n	8007990 <__sflush_r+0xc0>
 80078de:	684b      	ldr	r3, [r1, #4]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	dc05      	bgt.n	80078f0 <__sflush_r+0x20>
 80078e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	dc02      	bgt.n	80078f0 <__sflush_r+0x20>
 80078ea:	2000      	movs	r0, #0
 80078ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80078f2:	2e00      	cmp	r6, #0
 80078f4:	d0f9      	beq.n	80078ea <__sflush_r+0x1a>
 80078f6:	2300      	movs	r3, #0
 80078f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80078fc:	682f      	ldr	r7, [r5, #0]
 80078fe:	602b      	str	r3, [r5, #0]
 8007900:	d032      	beq.n	8007968 <__sflush_r+0x98>
 8007902:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007904:	89a3      	ldrh	r3, [r4, #12]
 8007906:	075a      	lsls	r2, r3, #29
 8007908:	d505      	bpl.n	8007916 <__sflush_r+0x46>
 800790a:	6863      	ldr	r3, [r4, #4]
 800790c:	1ac0      	subs	r0, r0, r3
 800790e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007910:	b10b      	cbz	r3, 8007916 <__sflush_r+0x46>
 8007912:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007914:	1ac0      	subs	r0, r0, r3
 8007916:	2300      	movs	r3, #0
 8007918:	4602      	mov	r2, r0
 800791a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800791c:	6a21      	ldr	r1, [r4, #32]
 800791e:	4628      	mov	r0, r5
 8007920:	47b0      	blx	r6
 8007922:	1c43      	adds	r3, r0, #1
 8007924:	89a3      	ldrh	r3, [r4, #12]
 8007926:	d106      	bne.n	8007936 <__sflush_r+0x66>
 8007928:	6829      	ldr	r1, [r5, #0]
 800792a:	291d      	cmp	r1, #29
 800792c:	d82c      	bhi.n	8007988 <__sflush_r+0xb8>
 800792e:	4a2a      	ldr	r2, [pc, #168]	; (80079d8 <__sflush_r+0x108>)
 8007930:	40ca      	lsrs	r2, r1
 8007932:	07d6      	lsls	r6, r2, #31
 8007934:	d528      	bpl.n	8007988 <__sflush_r+0xb8>
 8007936:	2200      	movs	r2, #0
 8007938:	6062      	str	r2, [r4, #4]
 800793a:	04d9      	lsls	r1, r3, #19
 800793c:	6922      	ldr	r2, [r4, #16]
 800793e:	6022      	str	r2, [r4, #0]
 8007940:	d504      	bpl.n	800794c <__sflush_r+0x7c>
 8007942:	1c42      	adds	r2, r0, #1
 8007944:	d101      	bne.n	800794a <__sflush_r+0x7a>
 8007946:	682b      	ldr	r3, [r5, #0]
 8007948:	b903      	cbnz	r3, 800794c <__sflush_r+0x7c>
 800794a:	6560      	str	r0, [r4, #84]	; 0x54
 800794c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800794e:	602f      	str	r7, [r5, #0]
 8007950:	2900      	cmp	r1, #0
 8007952:	d0ca      	beq.n	80078ea <__sflush_r+0x1a>
 8007954:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007958:	4299      	cmp	r1, r3
 800795a:	d002      	beq.n	8007962 <__sflush_r+0x92>
 800795c:	4628      	mov	r0, r5
 800795e:	f001 fa3b 	bl	8008dd8 <_free_r>
 8007962:	2000      	movs	r0, #0
 8007964:	6360      	str	r0, [r4, #52]	; 0x34
 8007966:	e7c1      	b.n	80078ec <__sflush_r+0x1c>
 8007968:	6a21      	ldr	r1, [r4, #32]
 800796a:	2301      	movs	r3, #1
 800796c:	4628      	mov	r0, r5
 800796e:	47b0      	blx	r6
 8007970:	1c41      	adds	r1, r0, #1
 8007972:	d1c7      	bne.n	8007904 <__sflush_r+0x34>
 8007974:	682b      	ldr	r3, [r5, #0]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d0c4      	beq.n	8007904 <__sflush_r+0x34>
 800797a:	2b1d      	cmp	r3, #29
 800797c:	d001      	beq.n	8007982 <__sflush_r+0xb2>
 800797e:	2b16      	cmp	r3, #22
 8007980:	d101      	bne.n	8007986 <__sflush_r+0xb6>
 8007982:	602f      	str	r7, [r5, #0]
 8007984:	e7b1      	b.n	80078ea <__sflush_r+0x1a>
 8007986:	89a3      	ldrh	r3, [r4, #12]
 8007988:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800798c:	81a3      	strh	r3, [r4, #12]
 800798e:	e7ad      	b.n	80078ec <__sflush_r+0x1c>
 8007990:	690f      	ldr	r7, [r1, #16]
 8007992:	2f00      	cmp	r7, #0
 8007994:	d0a9      	beq.n	80078ea <__sflush_r+0x1a>
 8007996:	0793      	lsls	r3, r2, #30
 8007998:	680e      	ldr	r6, [r1, #0]
 800799a:	bf08      	it	eq
 800799c:	694b      	ldreq	r3, [r1, #20]
 800799e:	600f      	str	r7, [r1, #0]
 80079a0:	bf18      	it	ne
 80079a2:	2300      	movne	r3, #0
 80079a4:	eba6 0807 	sub.w	r8, r6, r7
 80079a8:	608b      	str	r3, [r1, #8]
 80079aa:	f1b8 0f00 	cmp.w	r8, #0
 80079ae:	dd9c      	ble.n	80078ea <__sflush_r+0x1a>
 80079b0:	6a21      	ldr	r1, [r4, #32]
 80079b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80079b4:	4643      	mov	r3, r8
 80079b6:	463a      	mov	r2, r7
 80079b8:	4628      	mov	r0, r5
 80079ba:	47b0      	blx	r6
 80079bc:	2800      	cmp	r0, #0
 80079be:	dc06      	bgt.n	80079ce <__sflush_r+0xfe>
 80079c0:	89a3      	ldrh	r3, [r4, #12]
 80079c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079c6:	81a3      	strh	r3, [r4, #12]
 80079c8:	f04f 30ff 	mov.w	r0, #4294967295
 80079cc:	e78e      	b.n	80078ec <__sflush_r+0x1c>
 80079ce:	4407      	add	r7, r0
 80079d0:	eba8 0800 	sub.w	r8, r8, r0
 80079d4:	e7e9      	b.n	80079aa <__sflush_r+0xda>
 80079d6:	bf00      	nop
 80079d8:	20400001 	.word	0x20400001

080079dc <_fflush_r>:
 80079dc:	b538      	push	{r3, r4, r5, lr}
 80079de:	690b      	ldr	r3, [r1, #16]
 80079e0:	4605      	mov	r5, r0
 80079e2:	460c      	mov	r4, r1
 80079e4:	b913      	cbnz	r3, 80079ec <_fflush_r+0x10>
 80079e6:	2500      	movs	r5, #0
 80079e8:	4628      	mov	r0, r5
 80079ea:	bd38      	pop	{r3, r4, r5, pc}
 80079ec:	b118      	cbz	r0, 80079f6 <_fflush_r+0x1a>
 80079ee:	6983      	ldr	r3, [r0, #24]
 80079f0:	b90b      	cbnz	r3, 80079f6 <_fflush_r+0x1a>
 80079f2:	f000 f887 	bl	8007b04 <__sinit>
 80079f6:	4b14      	ldr	r3, [pc, #80]	; (8007a48 <_fflush_r+0x6c>)
 80079f8:	429c      	cmp	r4, r3
 80079fa:	d11b      	bne.n	8007a34 <_fflush_r+0x58>
 80079fc:	686c      	ldr	r4, [r5, #4]
 80079fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d0ef      	beq.n	80079e6 <_fflush_r+0xa>
 8007a06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007a08:	07d0      	lsls	r0, r2, #31
 8007a0a:	d404      	bmi.n	8007a16 <_fflush_r+0x3a>
 8007a0c:	0599      	lsls	r1, r3, #22
 8007a0e:	d402      	bmi.n	8007a16 <_fflush_r+0x3a>
 8007a10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a12:	f000 fc88 	bl	8008326 <__retarget_lock_acquire_recursive>
 8007a16:	4628      	mov	r0, r5
 8007a18:	4621      	mov	r1, r4
 8007a1a:	f7ff ff59 	bl	80078d0 <__sflush_r>
 8007a1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a20:	07da      	lsls	r2, r3, #31
 8007a22:	4605      	mov	r5, r0
 8007a24:	d4e0      	bmi.n	80079e8 <_fflush_r+0xc>
 8007a26:	89a3      	ldrh	r3, [r4, #12]
 8007a28:	059b      	lsls	r3, r3, #22
 8007a2a:	d4dd      	bmi.n	80079e8 <_fflush_r+0xc>
 8007a2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a2e:	f000 fc7b 	bl	8008328 <__retarget_lock_release_recursive>
 8007a32:	e7d9      	b.n	80079e8 <_fflush_r+0xc>
 8007a34:	4b05      	ldr	r3, [pc, #20]	; (8007a4c <_fflush_r+0x70>)
 8007a36:	429c      	cmp	r4, r3
 8007a38:	d101      	bne.n	8007a3e <_fflush_r+0x62>
 8007a3a:	68ac      	ldr	r4, [r5, #8]
 8007a3c:	e7df      	b.n	80079fe <_fflush_r+0x22>
 8007a3e:	4b04      	ldr	r3, [pc, #16]	; (8007a50 <_fflush_r+0x74>)
 8007a40:	429c      	cmp	r4, r3
 8007a42:	bf08      	it	eq
 8007a44:	68ec      	ldreq	r4, [r5, #12]
 8007a46:	e7da      	b.n	80079fe <_fflush_r+0x22>
 8007a48:	08009ab8 	.word	0x08009ab8
 8007a4c:	08009ad8 	.word	0x08009ad8
 8007a50:	08009a98 	.word	0x08009a98

08007a54 <std>:
 8007a54:	2300      	movs	r3, #0
 8007a56:	b510      	push	{r4, lr}
 8007a58:	4604      	mov	r4, r0
 8007a5a:	e9c0 3300 	strd	r3, r3, [r0]
 8007a5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007a62:	6083      	str	r3, [r0, #8]
 8007a64:	8181      	strh	r1, [r0, #12]
 8007a66:	6643      	str	r3, [r0, #100]	; 0x64
 8007a68:	81c2      	strh	r2, [r0, #14]
 8007a6a:	6183      	str	r3, [r0, #24]
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	2208      	movs	r2, #8
 8007a70:	305c      	adds	r0, #92	; 0x5c
 8007a72:	f7fd fa0b 	bl	8004e8c <memset>
 8007a76:	4b05      	ldr	r3, [pc, #20]	; (8007a8c <std+0x38>)
 8007a78:	6263      	str	r3, [r4, #36]	; 0x24
 8007a7a:	4b05      	ldr	r3, [pc, #20]	; (8007a90 <std+0x3c>)
 8007a7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8007a7e:	4b05      	ldr	r3, [pc, #20]	; (8007a94 <std+0x40>)
 8007a80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007a82:	4b05      	ldr	r3, [pc, #20]	; (8007a98 <std+0x44>)
 8007a84:	6224      	str	r4, [r4, #32]
 8007a86:	6323      	str	r3, [r4, #48]	; 0x30
 8007a88:	bd10      	pop	{r4, pc}
 8007a8a:	bf00      	nop
 8007a8c:	080094c9 	.word	0x080094c9
 8007a90:	080094eb 	.word	0x080094eb
 8007a94:	08009523 	.word	0x08009523
 8007a98:	08009547 	.word	0x08009547

08007a9c <_cleanup_r>:
 8007a9c:	4901      	ldr	r1, [pc, #4]	; (8007aa4 <_cleanup_r+0x8>)
 8007a9e:	f000 b8af 	b.w	8007c00 <_fwalk_reent>
 8007aa2:	bf00      	nop
 8007aa4:	080079dd 	.word	0x080079dd

08007aa8 <__sfmoreglue>:
 8007aa8:	b570      	push	{r4, r5, r6, lr}
 8007aaa:	1e4a      	subs	r2, r1, #1
 8007aac:	2568      	movs	r5, #104	; 0x68
 8007aae:	4355      	muls	r5, r2
 8007ab0:	460e      	mov	r6, r1
 8007ab2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007ab6:	f001 f9df 	bl	8008e78 <_malloc_r>
 8007aba:	4604      	mov	r4, r0
 8007abc:	b140      	cbz	r0, 8007ad0 <__sfmoreglue+0x28>
 8007abe:	2100      	movs	r1, #0
 8007ac0:	e9c0 1600 	strd	r1, r6, [r0]
 8007ac4:	300c      	adds	r0, #12
 8007ac6:	60a0      	str	r0, [r4, #8]
 8007ac8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007acc:	f7fd f9de 	bl	8004e8c <memset>
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	bd70      	pop	{r4, r5, r6, pc}

08007ad4 <__sfp_lock_acquire>:
 8007ad4:	4801      	ldr	r0, [pc, #4]	; (8007adc <__sfp_lock_acquire+0x8>)
 8007ad6:	f000 bc26 	b.w	8008326 <__retarget_lock_acquire_recursive>
 8007ada:	bf00      	nop
 8007adc:	200002dc 	.word	0x200002dc

08007ae0 <__sfp_lock_release>:
 8007ae0:	4801      	ldr	r0, [pc, #4]	; (8007ae8 <__sfp_lock_release+0x8>)
 8007ae2:	f000 bc21 	b.w	8008328 <__retarget_lock_release_recursive>
 8007ae6:	bf00      	nop
 8007ae8:	200002dc 	.word	0x200002dc

08007aec <__sinit_lock_acquire>:
 8007aec:	4801      	ldr	r0, [pc, #4]	; (8007af4 <__sinit_lock_acquire+0x8>)
 8007aee:	f000 bc1a 	b.w	8008326 <__retarget_lock_acquire_recursive>
 8007af2:	bf00      	nop
 8007af4:	200002d7 	.word	0x200002d7

08007af8 <__sinit_lock_release>:
 8007af8:	4801      	ldr	r0, [pc, #4]	; (8007b00 <__sinit_lock_release+0x8>)
 8007afa:	f000 bc15 	b.w	8008328 <__retarget_lock_release_recursive>
 8007afe:	bf00      	nop
 8007b00:	200002d7 	.word	0x200002d7

08007b04 <__sinit>:
 8007b04:	b510      	push	{r4, lr}
 8007b06:	4604      	mov	r4, r0
 8007b08:	f7ff fff0 	bl	8007aec <__sinit_lock_acquire>
 8007b0c:	69a3      	ldr	r3, [r4, #24]
 8007b0e:	b11b      	cbz	r3, 8007b18 <__sinit+0x14>
 8007b10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b14:	f7ff bff0 	b.w	8007af8 <__sinit_lock_release>
 8007b18:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007b1c:	6523      	str	r3, [r4, #80]	; 0x50
 8007b1e:	4b13      	ldr	r3, [pc, #76]	; (8007b6c <__sinit+0x68>)
 8007b20:	4a13      	ldr	r2, [pc, #76]	; (8007b70 <__sinit+0x6c>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	62a2      	str	r2, [r4, #40]	; 0x28
 8007b26:	42a3      	cmp	r3, r4
 8007b28:	bf04      	itt	eq
 8007b2a:	2301      	moveq	r3, #1
 8007b2c:	61a3      	streq	r3, [r4, #24]
 8007b2e:	4620      	mov	r0, r4
 8007b30:	f000 f820 	bl	8007b74 <__sfp>
 8007b34:	6060      	str	r0, [r4, #4]
 8007b36:	4620      	mov	r0, r4
 8007b38:	f000 f81c 	bl	8007b74 <__sfp>
 8007b3c:	60a0      	str	r0, [r4, #8]
 8007b3e:	4620      	mov	r0, r4
 8007b40:	f000 f818 	bl	8007b74 <__sfp>
 8007b44:	2200      	movs	r2, #0
 8007b46:	60e0      	str	r0, [r4, #12]
 8007b48:	2104      	movs	r1, #4
 8007b4a:	6860      	ldr	r0, [r4, #4]
 8007b4c:	f7ff ff82 	bl	8007a54 <std>
 8007b50:	68a0      	ldr	r0, [r4, #8]
 8007b52:	2201      	movs	r2, #1
 8007b54:	2109      	movs	r1, #9
 8007b56:	f7ff ff7d 	bl	8007a54 <std>
 8007b5a:	68e0      	ldr	r0, [r4, #12]
 8007b5c:	2202      	movs	r2, #2
 8007b5e:	2112      	movs	r1, #18
 8007b60:	f7ff ff78 	bl	8007a54 <std>
 8007b64:	2301      	movs	r3, #1
 8007b66:	61a3      	str	r3, [r4, #24]
 8007b68:	e7d2      	b.n	8007b10 <__sinit+0xc>
 8007b6a:	bf00      	nop
 8007b6c:	08009870 	.word	0x08009870
 8007b70:	08007a9d 	.word	0x08007a9d

08007b74 <__sfp>:
 8007b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b76:	4607      	mov	r7, r0
 8007b78:	f7ff ffac 	bl	8007ad4 <__sfp_lock_acquire>
 8007b7c:	4b1e      	ldr	r3, [pc, #120]	; (8007bf8 <__sfp+0x84>)
 8007b7e:	681e      	ldr	r6, [r3, #0]
 8007b80:	69b3      	ldr	r3, [r6, #24]
 8007b82:	b913      	cbnz	r3, 8007b8a <__sfp+0x16>
 8007b84:	4630      	mov	r0, r6
 8007b86:	f7ff ffbd 	bl	8007b04 <__sinit>
 8007b8a:	3648      	adds	r6, #72	; 0x48
 8007b8c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007b90:	3b01      	subs	r3, #1
 8007b92:	d503      	bpl.n	8007b9c <__sfp+0x28>
 8007b94:	6833      	ldr	r3, [r6, #0]
 8007b96:	b30b      	cbz	r3, 8007bdc <__sfp+0x68>
 8007b98:	6836      	ldr	r6, [r6, #0]
 8007b9a:	e7f7      	b.n	8007b8c <__sfp+0x18>
 8007b9c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007ba0:	b9d5      	cbnz	r5, 8007bd8 <__sfp+0x64>
 8007ba2:	4b16      	ldr	r3, [pc, #88]	; (8007bfc <__sfp+0x88>)
 8007ba4:	60e3      	str	r3, [r4, #12]
 8007ba6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007baa:	6665      	str	r5, [r4, #100]	; 0x64
 8007bac:	f000 fbba 	bl	8008324 <__retarget_lock_init_recursive>
 8007bb0:	f7ff ff96 	bl	8007ae0 <__sfp_lock_release>
 8007bb4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007bb8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007bbc:	6025      	str	r5, [r4, #0]
 8007bbe:	61a5      	str	r5, [r4, #24]
 8007bc0:	2208      	movs	r2, #8
 8007bc2:	4629      	mov	r1, r5
 8007bc4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007bc8:	f7fd f960 	bl	8004e8c <memset>
 8007bcc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007bd0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007bd4:	4620      	mov	r0, r4
 8007bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bd8:	3468      	adds	r4, #104	; 0x68
 8007bda:	e7d9      	b.n	8007b90 <__sfp+0x1c>
 8007bdc:	2104      	movs	r1, #4
 8007bde:	4638      	mov	r0, r7
 8007be0:	f7ff ff62 	bl	8007aa8 <__sfmoreglue>
 8007be4:	4604      	mov	r4, r0
 8007be6:	6030      	str	r0, [r6, #0]
 8007be8:	2800      	cmp	r0, #0
 8007bea:	d1d5      	bne.n	8007b98 <__sfp+0x24>
 8007bec:	f7ff ff78 	bl	8007ae0 <__sfp_lock_release>
 8007bf0:	230c      	movs	r3, #12
 8007bf2:	603b      	str	r3, [r7, #0]
 8007bf4:	e7ee      	b.n	8007bd4 <__sfp+0x60>
 8007bf6:	bf00      	nop
 8007bf8:	08009870 	.word	0x08009870
 8007bfc:	ffff0001 	.word	0xffff0001

08007c00 <_fwalk_reent>:
 8007c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c04:	4606      	mov	r6, r0
 8007c06:	4688      	mov	r8, r1
 8007c08:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007c0c:	2700      	movs	r7, #0
 8007c0e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c12:	f1b9 0901 	subs.w	r9, r9, #1
 8007c16:	d505      	bpl.n	8007c24 <_fwalk_reent+0x24>
 8007c18:	6824      	ldr	r4, [r4, #0]
 8007c1a:	2c00      	cmp	r4, #0
 8007c1c:	d1f7      	bne.n	8007c0e <_fwalk_reent+0xe>
 8007c1e:	4638      	mov	r0, r7
 8007c20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c24:	89ab      	ldrh	r3, [r5, #12]
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d907      	bls.n	8007c3a <_fwalk_reent+0x3a>
 8007c2a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c2e:	3301      	adds	r3, #1
 8007c30:	d003      	beq.n	8007c3a <_fwalk_reent+0x3a>
 8007c32:	4629      	mov	r1, r5
 8007c34:	4630      	mov	r0, r6
 8007c36:	47c0      	blx	r8
 8007c38:	4307      	orrs	r7, r0
 8007c3a:	3568      	adds	r5, #104	; 0x68
 8007c3c:	e7e9      	b.n	8007c12 <_fwalk_reent+0x12>

08007c3e <rshift>:
 8007c3e:	6903      	ldr	r3, [r0, #16]
 8007c40:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007c44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007c48:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007c4c:	f100 0414 	add.w	r4, r0, #20
 8007c50:	dd45      	ble.n	8007cde <rshift+0xa0>
 8007c52:	f011 011f 	ands.w	r1, r1, #31
 8007c56:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007c5a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007c5e:	d10c      	bne.n	8007c7a <rshift+0x3c>
 8007c60:	f100 0710 	add.w	r7, r0, #16
 8007c64:	4629      	mov	r1, r5
 8007c66:	42b1      	cmp	r1, r6
 8007c68:	d334      	bcc.n	8007cd4 <rshift+0x96>
 8007c6a:	1a9b      	subs	r3, r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	1eea      	subs	r2, r5, #3
 8007c70:	4296      	cmp	r6, r2
 8007c72:	bf38      	it	cc
 8007c74:	2300      	movcc	r3, #0
 8007c76:	4423      	add	r3, r4
 8007c78:	e015      	b.n	8007ca6 <rshift+0x68>
 8007c7a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007c7e:	f1c1 0820 	rsb	r8, r1, #32
 8007c82:	40cf      	lsrs	r7, r1
 8007c84:	f105 0e04 	add.w	lr, r5, #4
 8007c88:	46a1      	mov	r9, r4
 8007c8a:	4576      	cmp	r6, lr
 8007c8c:	46f4      	mov	ip, lr
 8007c8e:	d815      	bhi.n	8007cbc <rshift+0x7e>
 8007c90:	1a9b      	subs	r3, r3, r2
 8007c92:	009a      	lsls	r2, r3, #2
 8007c94:	3a04      	subs	r2, #4
 8007c96:	3501      	adds	r5, #1
 8007c98:	42ae      	cmp	r6, r5
 8007c9a:	bf38      	it	cc
 8007c9c:	2200      	movcc	r2, #0
 8007c9e:	18a3      	adds	r3, r4, r2
 8007ca0:	50a7      	str	r7, [r4, r2]
 8007ca2:	b107      	cbz	r7, 8007ca6 <rshift+0x68>
 8007ca4:	3304      	adds	r3, #4
 8007ca6:	1b1a      	subs	r2, r3, r4
 8007ca8:	42a3      	cmp	r3, r4
 8007caa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007cae:	bf08      	it	eq
 8007cb0:	2300      	moveq	r3, #0
 8007cb2:	6102      	str	r2, [r0, #16]
 8007cb4:	bf08      	it	eq
 8007cb6:	6143      	streq	r3, [r0, #20]
 8007cb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007cbc:	f8dc c000 	ldr.w	ip, [ip]
 8007cc0:	fa0c fc08 	lsl.w	ip, ip, r8
 8007cc4:	ea4c 0707 	orr.w	r7, ip, r7
 8007cc8:	f849 7b04 	str.w	r7, [r9], #4
 8007ccc:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007cd0:	40cf      	lsrs	r7, r1
 8007cd2:	e7da      	b.n	8007c8a <rshift+0x4c>
 8007cd4:	f851 cb04 	ldr.w	ip, [r1], #4
 8007cd8:	f847 cf04 	str.w	ip, [r7, #4]!
 8007cdc:	e7c3      	b.n	8007c66 <rshift+0x28>
 8007cde:	4623      	mov	r3, r4
 8007ce0:	e7e1      	b.n	8007ca6 <rshift+0x68>

08007ce2 <__hexdig_fun>:
 8007ce2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007ce6:	2b09      	cmp	r3, #9
 8007ce8:	d802      	bhi.n	8007cf0 <__hexdig_fun+0xe>
 8007cea:	3820      	subs	r0, #32
 8007cec:	b2c0      	uxtb	r0, r0
 8007cee:	4770      	bx	lr
 8007cf0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007cf4:	2b05      	cmp	r3, #5
 8007cf6:	d801      	bhi.n	8007cfc <__hexdig_fun+0x1a>
 8007cf8:	3847      	subs	r0, #71	; 0x47
 8007cfa:	e7f7      	b.n	8007cec <__hexdig_fun+0xa>
 8007cfc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007d00:	2b05      	cmp	r3, #5
 8007d02:	d801      	bhi.n	8007d08 <__hexdig_fun+0x26>
 8007d04:	3827      	subs	r0, #39	; 0x27
 8007d06:	e7f1      	b.n	8007cec <__hexdig_fun+0xa>
 8007d08:	2000      	movs	r0, #0
 8007d0a:	4770      	bx	lr

08007d0c <__gethex>:
 8007d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d10:	ed2d 8b02 	vpush	{d8}
 8007d14:	b089      	sub	sp, #36	; 0x24
 8007d16:	ee08 0a10 	vmov	s16, r0
 8007d1a:	9304      	str	r3, [sp, #16]
 8007d1c:	4bbc      	ldr	r3, [pc, #752]	; (8008010 <__gethex+0x304>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	9301      	str	r3, [sp, #4]
 8007d22:	4618      	mov	r0, r3
 8007d24:	468b      	mov	fp, r1
 8007d26:	4690      	mov	r8, r2
 8007d28:	f7f8 fa5a 	bl	80001e0 <strlen>
 8007d2c:	9b01      	ldr	r3, [sp, #4]
 8007d2e:	f8db 2000 	ldr.w	r2, [fp]
 8007d32:	4403      	add	r3, r0
 8007d34:	4682      	mov	sl, r0
 8007d36:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007d3a:	9305      	str	r3, [sp, #20]
 8007d3c:	1c93      	adds	r3, r2, #2
 8007d3e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007d42:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007d46:	32fe      	adds	r2, #254	; 0xfe
 8007d48:	18d1      	adds	r1, r2, r3
 8007d4a:	461f      	mov	r7, r3
 8007d4c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007d50:	9100      	str	r1, [sp, #0]
 8007d52:	2830      	cmp	r0, #48	; 0x30
 8007d54:	d0f8      	beq.n	8007d48 <__gethex+0x3c>
 8007d56:	f7ff ffc4 	bl	8007ce2 <__hexdig_fun>
 8007d5a:	4604      	mov	r4, r0
 8007d5c:	2800      	cmp	r0, #0
 8007d5e:	d13a      	bne.n	8007dd6 <__gethex+0xca>
 8007d60:	9901      	ldr	r1, [sp, #4]
 8007d62:	4652      	mov	r2, sl
 8007d64:	4638      	mov	r0, r7
 8007d66:	f001 fbf2 	bl	800954e <strncmp>
 8007d6a:	4605      	mov	r5, r0
 8007d6c:	2800      	cmp	r0, #0
 8007d6e:	d168      	bne.n	8007e42 <__gethex+0x136>
 8007d70:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007d74:	eb07 060a 	add.w	r6, r7, sl
 8007d78:	f7ff ffb3 	bl	8007ce2 <__hexdig_fun>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	d062      	beq.n	8007e46 <__gethex+0x13a>
 8007d80:	4633      	mov	r3, r6
 8007d82:	7818      	ldrb	r0, [r3, #0]
 8007d84:	2830      	cmp	r0, #48	; 0x30
 8007d86:	461f      	mov	r7, r3
 8007d88:	f103 0301 	add.w	r3, r3, #1
 8007d8c:	d0f9      	beq.n	8007d82 <__gethex+0x76>
 8007d8e:	f7ff ffa8 	bl	8007ce2 <__hexdig_fun>
 8007d92:	2301      	movs	r3, #1
 8007d94:	fab0 f480 	clz	r4, r0
 8007d98:	0964      	lsrs	r4, r4, #5
 8007d9a:	4635      	mov	r5, r6
 8007d9c:	9300      	str	r3, [sp, #0]
 8007d9e:	463a      	mov	r2, r7
 8007da0:	4616      	mov	r6, r2
 8007da2:	3201      	adds	r2, #1
 8007da4:	7830      	ldrb	r0, [r6, #0]
 8007da6:	f7ff ff9c 	bl	8007ce2 <__hexdig_fun>
 8007daa:	2800      	cmp	r0, #0
 8007dac:	d1f8      	bne.n	8007da0 <__gethex+0x94>
 8007dae:	9901      	ldr	r1, [sp, #4]
 8007db0:	4652      	mov	r2, sl
 8007db2:	4630      	mov	r0, r6
 8007db4:	f001 fbcb 	bl	800954e <strncmp>
 8007db8:	b980      	cbnz	r0, 8007ddc <__gethex+0xd0>
 8007dba:	b94d      	cbnz	r5, 8007dd0 <__gethex+0xc4>
 8007dbc:	eb06 050a 	add.w	r5, r6, sl
 8007dc0:	462a      	mov	r2, r5
 8007dc2:	4616      	mov	r6, r2
 8007dc4:	3201      	adds	r2, #1
 8007dc6:	7830      	ldrb	r0, [r6, #0]
 8007dc8:	f7ff ff8b 	bl	8007ce2 <__hexdig_fun>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	d1f8      	bne.n	8007dc2 <__gethex+0xb6>
 8007dd0:	1bad      	subs	r5, r5, r6
 8007dd2:	00ad      	lsls	r5, r5, #2
 8007dd4:	e004      	b.n	8007de0 <__gethex+0xd4>
 8007dd6:	2400      	movs	r4, #0
 8007dd8:	4625      	mov	r5, r4
 8007dda:	e7e0      	b.n	8007d9e <__gethex+0x92>
 8007ddc:	2d00      	cmp	r5, #0
 8007dde:	d1f7      	bne.n	8007dd0 <__gethex+0xc4>
 8007de0:	7833      	ldrb	r3, [r6, #0]
 8007de2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007de6:	2b50      	cmp	r3, #80	; 0x50
 8007de8:	d13b      	bne.n	8007e62 <__gethex+0x156>
 8007dea:	7873      	ldrb	r3, [r6, #1]
 8007dec:	2b2b      	cmp	r3, #43	; 0x2b
 8007dee:	d02c      	beq.n	8007e4a <__gethex+0x13e>
 8007df0:	2b2d      	cmp	r3, #45	; 0x2d
 8007df2:	d02e      	beq.n	8007e52 <__gethex+0x146>
 8007df4:	1c71      	adds	r1, r6, #1
 8007df6:	f04f 0900 	mov.w	r9, #0
 8007dfa:	7808      	ldrb	r0, [r1, #0]
 8007dfc:	f7ff ff71 	bl	8007ce2 <__hexdig_fun>
 8007e00:	1e43      	subs	r3, r0, #1
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	2b18      	cmp	r3, #24
 8007e06:	d82c      	bhi.n	8007e62 <__gethex+0x156>
 8007e08:	f1a0 0210 	sub.w	r2, r0, #16
 8007e0c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007e10:	f7ff ff67 	bl	8007ce2 <__hexdig_fun>
 8007e14:	1e43      	subs	r3, r0, #1
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	2b18      	cmp	r3, #24
 8007e1a:	d91d      	bls.n	8007e58 <__gethex+0x14c>
 8007e1c:	f1b9 0f00 	cmp.w	r9, #0
 8007e20:	d000      	beq.n	8007e24 <__gethex+0x118>
 8007e22:	4252      	negs	r2, r2
 8007e24:	4415      	add	r5, r2
 8007e26:	f8cb 1000 	str.w	r1, [fp]
 8007e2a:	b1e4      	cbz	r4, 8007e66 <__gethex+0x15a>
 8007e2c:	9b00      	ldr	r3, [sp, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	bf14      	ite	ne
 8007e32:	2700      	movne	r7, #0
 8007e34:	2706      	moveq	r7, #6
 8007e36:	4638      	mov	r0, r7
 8007e38:	b009      	add	sp, #36	; 0x24
 8007e3a:	ecbd 8b02 	vpop	{d8}
 8007e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e42:	463e      	mov	r6, r7
 8007e44:	4625      	mov	r5, r4
 8007e46:	2401      	movs	r4, #1
 8007e48:	e7ca      	b.n	8007de0 <__gethex+0xd4>
 8007e4a:	f04f 0900 	mov.w	r9, #0
 8007e4e:	1cb1      	adds	r1, r6, #2
 8007e50:	e7d3      	b.n	8007dfa <__gethex+0xee>
 8007e52:	f04f 0901 	mov.w	r9, #1
 8007e56:	e7fa      	b.n	8007e4e <__gethex+0x142>
 8007e58:	230a      	movs	r3, #10
 8007e5a:	fb03 0202 	mla	r2, r3, r2, r0
 8007e5e:	3a10      	subs	r2, #16
 8007e60:	e7d4      	b.n	8007e0c <__gethex+0x100>
 8007e62:	4631      	mov	r1, r6
 8007e64:	e7df      	b.n	8007e26 <__gethex+0x11a>
 8007e66:	1bf3      	subs	r3, r6, r7
 8007e68:	3b01      	subs	r3, #1
 8007e6a:	4621      	mov	r1, r4
 8007e6c:	2b07      	cmp	r3, #7
 8007e6e:	dc0b      	bgt.n	8007e88 <__gethex+0x17c>
 8007e70:	ee18 0a10 	vmov	r0, s16
 8007e74:	f000 fae6 	bl	8008444 <_Balloc>
 8007e78:	4604      	mov	r4, r0
 8007e7a:	b940      	cbnz	r0, 8007e8e <__gethex+0x182>
 8007e7c:	4b65      	ldr	r3, [pc, #404]	; (8008014 <__gethex+0x308>)
 8007e7e:	4602      	mov	r2, r0
 8007e80:	21de      	movs	r1, #222	; 0xde
 8007e82:	4865      	ldr	r0, [pc, #404]	; (8008018 <__gethex+0x30c>)
 8007e84:	f001 fb94 	bl	80095b0 <__assert_func>
 8007e88:	3101      	adds	r1, #1
 8007e8a:	105b      	asrs	r3, r3, #1
 8007e8c:	e7ee      	b.n	8007e6c <__gethex+0x160>
 8007e8e:	f100 0914 	add.w	r9, r0, #20
 8007e92:	f04f 0b00 	mov.w	fp, #0
 8007e96:	f1ca 0301 	rsb	r3, sl, #1
 8007e9a:	f8cd 9008 	str.w	r9, [sp, #8]
 8007e9e:	f8cd b000 	str.w	fp, [sp]
 8007ea2:	9306      	str	r3, [sp, #24]
 8007ea4:	42b7      	cmp	r7, r6
 8007ea6:	d340      	bcc.n	8007f2a <__gethex+0x21e>
 8007ea8:	9802      	ldr	r0, [sp, #8]
 8007eaa:	9b00      	ldr	r3, [sp, #0]
 8007eac:	f840 3b04 	str.w	r3, [r0], #4
 8007eb0:	eba0 0009 	sub.w	r0, r0, r9
 8007eb4:	1080      	asrs	r0, r0, #2
 8007eb6:	0146      	lsls	r6, r0, #5
 8007eb8:	6120      	str	r0, [r4, #16]
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f000 fbb8 	bl	8008630 <__hi0bits>
 8007ec0:	1a30      	subs	r0, r6, r0
 8007ec2:	f8d8 6000 	ldr.w	r6, [r8]
 8007ec6:	42b0      	cmp	r0, r6
 8007ec8:	dd63      	ble.n	8007f92 <__gethex+0x286>
 8007eca:	1b87      	subs	r7, r0, r6
 8007ecc:	4639      	mov	r1, r7
 8007ece:	4620      	mov	r0, r4
 8007ed0:	f000 ff52 	bl	8008d78 <__any_on>
 8007ed4:	4682      	mov	sl, r0
 8007ed6:	b1a8      	cbz	r0, 8007f04 <__gethex+0x1f8>
 8007ed8:	1e7b      	subs	r3, r7, #1
 8007eda:	1159      	asrs	r1, r3, #5
 8007edc:	f003 021f 	and.w	r2, r3, #31
 8007ee0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007ee4:	f04f 0a01 	mov.w	sl, #1
 8007ee8:	fa0a f202 	lsl.w	r2, sl, r2
 8007eec:	420a      	tst	r2, r1
 8007eee:	d009      	beq.n	8007f04 <__gethex+0x1f8>
 8007ef0:	4553      	cmp	r3, sl
 8007ef2:	dd05      	ble.n	8007f00 <__gethex+0x1f4>
 8007ef4:	1eb9      	subs	r1, r7, #2
 8007ef6:	4620      	mov	r0, r4
 8007ef8:	f000 ff3e 	bl	8008d78 <__any_on>
 8007efc:	2800      	cmp	r0, #0
 8007efe:	d145      	bne.n	8007f8c <__gethex+0x280>
 8007f00:	f04f 0a02 	mov.w	sl, #2
 8007f04:	4639      	mov	r1, r7
 8007f06:	4620      	mov	r0, r4
 8007f08:	f7ff fe99 	bl	8007c3e <rshift>
 8007f0c:	443d      	add	r5, r7
 8007f0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f12:	42ab      	cmp	r3, r5
 8007f14:	da4c      	bge.n	8007fb0 <__gethex+0x2a4>
 8007f16:	ee18 0a10 	vmov	r0, s16
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	f000 fad2 	bl	80084c4 <_Bfree>
 8007f20:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007f22:	2300      	movs	r3, #0
 8007f24:	6013      	str	r3, [r2, #0]
 8007f26:	27a3      	movs	r7, #163	; 0xa3
 8007f28:	e785      	b.n	8007e36 <__gethex+0x12a>
 8007f2a:	1e73      	subs	r3, r6, #1
 8007f2c:	9a05      	ldr	r2, [sp, #20]
 8007f2e:	9303      	str	r3, [sp, #12]
 8007f30:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d019      	beq.n	8007f6c <__gethex+0x260>
 8007f38:	f1bb 0f20 	cmp.w	fp, #32
 8007f3c:	d107      	bne.n	8007f4e <__gethex+0x242>
 8007f3e:	9b02      	ldr	r3, [sp, #8]
 8007f40:	9a00      	ldr	r2, [sp, #0]
 8007f42:	f843 2b04 	str.w	r2, [r3], #4
 8007f46:	9302      	str	r3, [sp, #8]
 8007f48:	2300      	movs	r3, #0
 8007f4a:	9300      	str	r3, [sp, #0]
 8007f4c:	469b      	mov	fp, r3
 8007f4e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007f52:	f7ff fec6 	bl	8007ce2 <__hexdig_fun>
 8007f56:	9b00      	ldr	r3, [sp, #0]
 8007f58:	f000 000f 	and.w	r0, r0, #15
 8007f5c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007f60:	4303      	orrs	r3, r0
 8007f62:	9300      	str	r3, [sp, #0]
 8007f64:	f10b 0b04 	add.w	fp, fp, #4
 8007f68:	9b03      	ldr	r3, [sp, #12]
 8007f6a:	e00d      	b.n	8007f88 <__gethex+0x27c>
 8007f6c:	9b03      	ldr	r3, [sp, #12]
 8007f6e:	9a06      	ldr	r2, [sp, #24]
 8007f70:	4413      	add	r3, r2
 8007f72:	42bb      	cmp	r3, r7
 8007f74:	d3e0      	bcc.n	8007f38 <__gethex+0x22c>
 8007f76:	4618      	mov	r0, r3
 8007f78:	9901      	ldr	r1, [sp, #4]
 8007f7a:	9307      	str	r3, [sp, #28]
 8007f7c:	4652      	mov	r2, sl
 8007f7e:	f001 fae6 	bl	800954e <strncmp>
 8007f82:	9b07      	ldr	r3, [sp, #28]
 8007f84:	2800      	cmp	r0, #0
 8007f86:	d1d7      	bne.n	8007f38 <__gethex+0x22c>
 8007f88:	461e      	mov	r6, r3
 8007f8a:	e78b      	b.n	8007ea4 <__gethex+0x198>
 8007f8c:	f04f 0a03 	mov.w	sl, #3
 8007f90:	e7b8      	b.n	8007f04 <__gethex+0x1f8>
 8007f92:	da0a      	bge.n	8007faa <__gethex+0x29e>
 8007f94:	1a37      	subs	r7, r6, r0
 8007f96:	4621      	mov	r1, r4
 8007f98:	ee18 0a10 	vmov	r0, s16
 8007f9c:	463a      	mov	r2, r7
 8007f9e:	f000 fcad 	bl	80088fc <__lshift>
 8007fa2:	1bed      	subs	r5, r5, r7
 8007fa4:	4604      	mov	r4, r0
 8007fa6:	f100 0914 	add.w	r9, r0, #20
 8007faa:	f04f 0a00 	mov.w	sl, #0
 8007fae:	e7ae      	b.n	8007f0e <__gethex+0x202>
 8007fb0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007fb4:	42a8      	cmp	r0, r5
 8007fb6:	dd72      	ble.n	800809e <__gethex+0x392>
 8007fb8:	1b45      	subs	r5, r0, r5
 8007fba:	42ae      	cmp	r6, r5
 8007fbc:	dc36      	bgt.n	800802c <__gethex+0x320>
 8007fbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007fc2:	2b02      	cmp	r3, #2
 8007fc4:	d02a      	beq.n	800801c <__gethex+0x310>
 8007fc6:	2b03      	cmp	r3, #3
 8007fc8:	d02c      	beq.n	8008024 <__gethex+0x318>
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d115      	bne.n	8007ffa <__gethex+0x2ee>
 8007fce:	42ae      	cmp	r6, r5
 8007fd0:	d113      	bne.n	8007ffa <__gethex+0x2ee>
 8007fd2:	2e01      	cmp	r6, #1
 8007fd4:	d10b      	bne.n	8007fee <__gethex+0x2e2>
 8007fd6:	9a04      	ldr	r2, [sp, #16]
 8007fd8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007fdc:	6013      	str	r3, [r2, #0]
 8007fde:	2301      	movs	r3, #1
 8007fe0:	6123      	str	r3, [r4, #16]
 8007fe2:	f8c9 3000 	str.w	r3, [r9]
 8007fe6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007fe8:	2762      	movs	r7, #98	; 0x62
 8007fea:	601c      	str	r4, [r3, #0]
 8007fec:	e723      	b.n	8007e36 <__gethex+0x12a>
 8007fee:	1e71      	subs	r1, r6, #1
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f000 fec1 	bl	8008d78 <__any_on>
 8007ff6:	2800      	cmp	r0, #0
 8007ff8:	d1ed      	bne.n	8007fd6 <__gethex+0x2ca>
 8007ffa:	ee18 0a10 	vmov	r0, s16
 8007ffe:	4621      	mov	r1, r4
 8008000:	f000 fa60 	bl	80084c4 <_Bfree>
 8008004:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008006:	2300      	movs	r3, #0
 8008008:	6013      	str	r3, [r2, #0]
 800800a:	2750      	movs	r7, #80	; 0x50
 800800c:	e713      	b.n	8007e36 <__gethex+0x12a>
 800800e:	bf00      	nop
 8008010:	08009b64 	.word	0x08009b64
 8008014:	08009a84 	.word	0x08009a84
 8008018:	08009af8 	.word	0x08009af8
 800801c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800801e:	2b00      	cmp	r3, #0
 8008020:	d1eb      	bne.n	8007ffa <__gethex+0x2ee>
 8008022:	e7d8      	b.n	8007fd6 <__gethex+0x2ca>
 8008024:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008026:	2b00      	cmp	r3, #0
 8008028:	d1d5      	bne.n	8007fd6 <__gethex+0x2ca>
 800802a:	e7e6      	b.n	8007ffa <__gethex+0x2ee>
 800802c:	1e6f      	subs	r7, r5, #1
 800802e:	f1ba 0f00 	cmp.w	sl, #0
 8008032:	d131      	bne.n	8008098 <__gethex+0x38c>
 8008034:	b127      	cbz	r7, 8008040 <__gethex+0x334>
 8008036:	4639      	mov	r1, r7
 8008038:	4620      	mov	r0, r4
 800803a:	f000 fe9d 	bl	8008d78 <__any_on>
 800803e:	4682      	mov	sl, r0
 8008040:	117b      	asrs	r3, r7, #5
 8008042:	2101      	movs	r1, #1
 8008044:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008048:	f007 071f 	and.w	r7, r7, #31
 800804c:	fa01 f707 	lsl.w	r7, r1, r7
 8008050:	421f      	tst	r7, r3
 8008052:	4629      	mov	r1, r5
 8008054:	4620      	mov	r0, r4
 8008056:	bf18      	it	ne
 8008058:	f04a 0a02 	orrne.w	sl, sl, #2
 800805c:	1b76      	subs	r6, r6, r5
 800805e:	f7ff fdee 	bl	8007c3e <rshift>
 8008062:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008066:	2702      	movs	r7, #2
 8008068:	f1ba 0f00 	cmp.w	sl, #0
 800806c:	d048      	beq.n	8008100 <__gethex+0x3f4>
 800806e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008072:	2b02      	cmp	r3, #2
 8008074:	d015      	beq.n	80080a2 <__gethex+0x396>
 8008076:	2b03      	cmp	r3, #3
 8008078:	d017      	beq.n	80080aa <__gethex+0x39e>
 800807a:	2b01      	cmp	r3, #1
 800807c:	d109      	bne.n	8008092 <__gethex+0x386>
 800807e:	f01a 0f02 	tst.w	sl, #2
 8008082:	d006      	beq.n	8008092 <__gethex+0x386>
 8008084:	f8d9 0000 	ldr.w	r0, [r9]
 8008088:	ea4a 0a00 	orr.w	sl, sl, r0
 800808c:	f01a 0f01 	tst.w	sl, #1
 8008090:	d10e      	bne.n	80080b0 <__gethex+0x3a4>
 8008092:	f047 0710 	orr.w	r7, r7, #16
 8008096:	e033      	b.n	8008100 <__gethex+0x3f4>
 8008098:	f04f 0a01 	mov.w	sl, #1
 800809c:	e7d0      	b.n	8008040 <__gethex+0x334>
 800809e:	2701      	movs	r7, #1
 80080a0:	e7e2      	b.n	8008068 <__gethex+0x35c>
 80080a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080a4:	f1c3 0301 	rsb	r3, r3, #1
 80080a8:	9315      	str	r3, [sp, #84]	; 0x54
 80080aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d0f0      	beq.n	8008092 <__gethex+0x386>
 80080b0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80080b4:	f104 0314 	add.w	r3, r4, #20
 80080b8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80080bc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80080c0:	f04f 0c00 	mov.w	ip, #0
 80080c4:	4618      	mov	r0, r3
 80080c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80080ca:	f1b2 3fff 	cmp.w	r2, #4294967295
 80080ce:	d01c      	beq.n	800810a <__gethex+0x3fe>
 80080d0:	3201      	adds	r2, #1
 80080d2:	6002      	str	r2, [r0, #0]
 80080d4:	2f02      	cmp	r7, #2
 80080d6:	f104 0314 	add.w	r3, r4, #20
 80080da:	d13f      	bne.n	800815c <__gethex+0x450>
 80080dc:	f8d8 2000 	ldr.w	r2, [r8]
 80080e0:	3a01      	subs	r2, #1
 80080e2:	42b2      	cmp	r2, r6
 80080e4:	d10a      	bne.n	80080fc <__gethex+0x3f0>
 80080e6:	1171      	asrs	r1, r6, #5
 80080e8:	2201      	movs	r2, #1
 80080ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80080ee:	f006 061f 	and.w	r6, r6, #31
 80080f2:	fa02 f606 	lsl.w	r6, r2, r6
 80080f6:	421e      	tst	r6, r3
 80080f8:	bf18      	it	ne
 80080fa:	4617      	movne	r7, r2
 80080fc:	f047 0720 	orr.w	r7, r7, #32
 8008100:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008102:	601c      	str	r4, [r3, #0]
 8008104:	9b04      	ldr	r3, [sp, #16]
 8008106:	601d      	str	r5, [r3, #0]
 8008108:	e695      	b.n	8007e36 <__gethex+0x12a>
 800810a:	4299      	cmp	r1, r3
 800810c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008110:	d8d8      	bhi.n	80080c4 <__gethex+0x3b8>
 8008112:	68a3      	ldr	r3, [r4, #8]
 8008114:	459b      	cmp	fp, r3
 8008116:	db19      	blt.n	800814c <__gethex+0x440>
 8008118:	6861      	ldr	r1, [r4, #4]
 800811a:	ee18 0a10 	vmov	r0, s16
 800811e:	3101      	adds	r1, #1
 8008120:	f000 f990 	bl	8008444 <_Balloc>
 8008124:	4681      	mov	r9, r0
 8008126:	b918      	cbnz	r0, 8008130 <__gethex+0x424>
 8008128:	4b1a      	ldr	r3, [pc, #104]	; (8008194 <__gethex+0x488>)
 800812a:	4602      	mov	r2, r0
 800812c:	2184      	movs	r1, #132	; 0x84
 800812e:	e6a8      	b.n	8007e82 <__gethex+0x176>
 8008130:	6922      	ldr	r2, [r4, #16]
 8008132:	3202      	adds	r2, #2
 8008134:	f104 010c 	add.w	r1, r4, #12
 8008138:	0092      	lsls	r2, r2, #2
 800813a:	300c      	adds	r0, #12
 800813c:	f000 f974 	bl	8008428 <memcpy>
 8008140:	4621      	mov	r1, r4
 8008142:	ee18 0a10 	vmov	r0, s16
 8008146:	f000 f9bd 	bl	80084c4 <_Bfree>
 800814a:	464c      	mov	r4, r9
 800814c:	6923      	ldr	r3, [r4, #16]
 800814e:	1c5a      	adds	r2, r3, #1
 8008150:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008154:	6122      	str	r2, [r4, #16]
 8008156:	2201      	movs	r2, #1
 8008158:	615a      	str	r2, [r3, #20]
 800815a:	e7bb      	b.n	80080d4 <__gethex+0x3c8>
 800815c:	6922      	ldr	r2, [r4, #16]
 800815e:	455a      	cmp	r2, fp
 8008160:	dd0b      	ble.n	800817a <__gethex+0x46e>
 8008162:	2101      	movs	r1, #1
 8008164:	4620      	mov	r0, r4
 8008166:	f7ff fd6a 	bl	8007c3e <rshift>
 800816a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800816e:	3501      	adds	r5, #1
 8008170:	42ab      	cmp	r3, r5
 8008172:	f6ff aed0 	blt.w	8007f16 <__gethex+0x20a>
 8008176:	2701      	movs	r7, #1
 8008178:	e7c0      	b.n	80080fc <__gethex+0x3f0>
 800817a:	f016 061f 	ands.w	r6, r6, #31
 800817e:	d0fa      	beq.n	8008176 <__gethex+0x46a>
 8008180:	449a      	add	sl, r3
 8008182:	f1c6 0620 	rsb	r6, r6, #32
 8008186:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800818a:	f000 fa51 	bl	8008630 <__hi0bits>
 800818e:	42b0      	cmp	r0, r6
 8008190:	dbe7      	blt.n	8008162 <__gethex+0x456>
 8008192:	e7f0      	b.n	8008176 <__gethex+0x46a>
 8008194:	08009a84 	.word	0x08009a84

08008198 <L_shift>:
 8008198:	f1c2 0208 	rsb	r2, r2, #8
 800819c:	0092      	lsls	r2, r2, #2
 800819e:	b570      	push	{r4, r5, r6, lr}
 80081a0:	f1c2 0620 	rsb	r6, r2, #32
 80081a4:	6843      	ldr	r3, [r0, #4]
 80081a6:	6804      	ldr	r4, [r0, #0]
 80081a8:	fa03 f506 	lsl.w	r5, r3, r6
 80081ac:	432c      	orrs	r4, r5
 80081ae:	40d3      	lsrs	r3, r2
 80081b0:	6004      	str	r4, [r0, #0]
 80081b2:	f840 3f04 	str.w	r3, [r0, #4]!
 80081b6:	4288      	cmp	r0, r1
 80081b8:	d3f4      	bcc.n	80081a4 <L_shift+0xc>
 80081ba:	bd70      	pop	{r4, r5, r6, pc}

080081bc <__match>:
 80081bc:	b530      	push	{r4, r5, lr}
 80081be:	6803      	ldr	r3, [r0, #0]
 80081c0:	3301      	adds	r3, #1
 80081c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081c6:	b914      	cbnz	r4, 80081ce <__match+0x12>
 80081c8:	6003      	str	r3, [r0, #0]
 80081ca:	2001      	movs	r0, #1
 80081cc:	bd30      	pop	{r4, r5, pc}
 80081ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081d2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80081d6:	2d19      	cmp	r5, #25
 80081d8:	bf98      	it	ls
 80081da:	3220      	addls	r2, #32
 80081dc:	42a2      	cmp	r2, r4
 80081de:	d0f0      	beq.n	80081c2 <__match+0x6>
 80081e0:	2000      	movs	r0, #0
 80081e2:	e7f3      	b.n	80081cc <__match+0x10>

080081e4 <__hexnan>:
 80081e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e8:	680b      	ldr	r3, [r1, #0]
 80081ea:	6801      	ldr	r1, [r0, #0]
 80081ec:	115e      	asrs	r6, r3, #5
 80081ee:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80081f2:	f013 031f 	ands.w	r3, r3, #31
 80081f6:	b087      	sub	sp, #28
 80081f8:	bf18      	it	ne
 80081fa:	3604      	addne	r6, #4
 80081fc:	2500      	movs	r5, #0
 80081fe:	1f37      	subs	r7, r6, #4
 8008200:	4682      	mov	sl, r0
 8008202:	4690      	mov	r8, r2
 8008204:	9301      	str	r3, [sp, #4]
 8008206:	f846 5c04 	str.w	r5, [r6, #-4]
 800820a:	46b9      	mov	r9, r7
 800820c:	463c      	mov	r4, r7
 800820e:	9502      	str	r5, [sp, #8]
 8008210:	46ab      	mov	fp, r5
 8008212:	784a      	ldrb	r2, [r1, #1]
 8008214:	1c4b      	adds	r3, r1, #1
 8008216:	9303      	str	r3, [sp, #12]
 8008218:	b342      	cbz	r2, 800826c <__hexnan+0x88>
 800821a:	4610      	mov	r0, r2
 800821c:	9105      	str	r1, [sp, #20]
 800821e:	9204      	str	r2, [sp, #16]
 8008220:	f7ff fd5f 	bl	8007ce2 <__hexdig_fun>
 8008224:	2800      	cmp	r0, #0
 8008226:	d14f      	bne.n	80082c8 <__hexnan+0xe4>
 8008228:	9a04      	ldr	r2, [sp, #16]
 800822a:	9905      	ldr	r1, [sp, #20]
 800822c:	2a20      	cmp	r2, #32
 800822e:	d818      	bhi.n	8008262 <__hexnan+0x7e>
 8008230:	9b02      	ldr	r3, [sp, #8]
 8008232:	459b      	cmp	fp, r3
 8008234:	dd13      	ble.n	800825e <__hexnan+0x7a>
 8008236:	454c      	cmp	r4, r9
 8008238:	d206      	bcs.n	8008248 <__hexnan+0x64>
 800823a:	2d07      	cmp	r5, #7
 800823c:	dc04      	bgt.n	8008248 <__hexnan+0x64>
 800823e:	462a      	mov	r2, r5
 8008240:	4649      	mov	r1, r9
 8008242:	4620      	mov	r0, r4
 8008244:	f7ff ffa8 	bl	8008198 <L_shift>
 8008248:	4544      	cmp	r4, r8
 800824a:	d950      	bls.n	80082ee <__hexnan+0x10a>
 800824c:	2300      	movs	r3, #0
 800824e:	f1a4 0904 	sub.w	r9, r4, #4
 8008252:	f844 3c04 	str.w	r3, [r4, #-4]
 8008256:	f8cd b008 	str.w	fp, [sp, #8]
 800825a:	464c      	mov	r4, r9
 800825c:	461d      	mov	r5, r3
 800825e:	9903      	ldr	r1, [sp, #12]
 8008260:	e7d7      	b.n	8008212 <__hexnan+0x2e>
 8008262:	2a29      	cmp	r2, #41	; 0x29
 8008264:	d156      	bne.n	8008314 <__hexnan+0x130>
 8008266:	3102      	adds	r1, #2
 8008268:	f8ca 1000 	str.w	r1, [sl]
 800826c:	f1bb 0f00 	cmp.w	fp, #0
 8008270:	d050      	beq.n	8008314 <__hexnan+0x130>
 8008272:	454c      	cmp	r4, r9
 8008274:	d206      	bcs.n	8008284 <__hexnan+0xa0>
 8008276:	2d07      	cmp	r5, #7
 8008278:	dc04      	bgt.n	8008284 <__hexnan+0xa0>
 800827a:	462a      	mov	r2, r5
 800827c:	4649      	mov	r1, r9
 800827e:	4620      	mov	r0, r4
 8008280:	f7ff ff8a 	bl	8008198 <L_shift>
 8008284:	4544      	cmp	r4, r8
 8008286:	d934      	bls.n	80082f2 <__hexnan+0x10e>
 8008288:	f1a8 0204 	sub.w	r2, r8, #4
 800828c:	4623      	mov	r3, r4
 800828e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008292:	f842 1f04 	str.w	r1, [r2, #4]!
 8008296:	429f      	cmp	r7, r3
 8008298:	d2f9      	bcs.n	800828e <__hexnan+0xaa>
 800829a:	1b3b      	subs	r3, r7, r4
 800829c:	f023 0303 	bic.w	r3, r3, #3
 80082a0:	3304      	adds	r3, #4
 80082a2:	3401      	adds	r4, #1
 80082a4:	3e03      	subs	r6, #3
 80082a6:	42b4      	cmp	r4, r6
 80082a8:	bf88      	it	hi
 80082aa:	2304      	movhi	r3, #4
 80082ac:	4443      	add	r3, r8
 80082ae:	2200      	movs	r2, #0
 80082b0:	f843 2b04 	str.w	r2, [r3], #4
 80082b4:	429f      	cmp	r7, r3
 80082b6:	d2fb      	bcs.n	80082b0 <__hexnan+0xcc>
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	b91b      	cbnz	r3, 80082c4 <__hexnan+0xe0>
 80082bc:	4547      	cmp	r7, r8
 80082be:	d127      	bne.n	8008310 <__hexnan+0x12c>
 80082c0:	2301      	movs	r3, #1
 80082c2:	603b      	str	r3, [r7, #0]
 80082c4:	2005      	movs	r0, #5
 80082c6:	e026      	b.n	8008316 <__hexnan+0x132>
 80082c8:	3501      	adds	r5, #1
 80082ca:	2d08      	cmp	r5, #8
 80082cc:	f10b 0b01 	add.w	fp, fp, #1
 80082d0:	dd06      	ble.n	80082e0 <__hexnan+0xfc>
 80082d2:	4544      	cmp	r4, r8
 80082d4:	d9c3      	bls.n	800825e <__hexnan+0x7a>
 80082d6:	2300      	movs	r3, #0
 80082d8:	f844 3c04 	str.w	r3, [r4, #-4]
 80082dc:	2501      	movs	r5, #1
 80082de:	3c04      	subs	r4, #4
 80082e0:	6822      	ldr	r2, [r4, #0]
 80082e2:	f000 000f 	and.w	r0, r0, #15
 80082e6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80082ea:	6022      	str	r2, [r4, #0]
 80082ec:	e7b7      	b.n	800825e <__hexnan+0x7a>
 80082ee:	2508      	movs	r5, #8
 80082f0:	e7b5      	b.n	800825e <__hexnan+0x7a>
 80082f2:	9b01      	ldr	r3, [sp, #4]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d0df      	beq.n	80082b8 <__hexnan+0xd4>
 80082f8:	f04f 32ff 	mov.w	r2, #4294967295
 80082fc:	f1c3 0320 	rsb	r3, r3, #32
 8008300:	fa22 f303 	lsr.w	r3, r2, r3
 8008304:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008308:	401a      	ands	r2, r3
 800830a:	f846 2c04 	str.w	r2, [r6, #-4]
 800830e:	e7d3      	b.n	80082b8 <__hexnan+0xd4>
 8008310:	3f04      	subs	r7, #4
 8008312:	e7d1      	b.n	80082b8 <__hexnan+0xd4>
 8008314:	2004      	movs	r0, #4
 8008316:	b007      	add	sp, #28
 8008318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800831c <_localeconv_r>:
 800831c:	4800      	ldr	r0, [pc, #0]	; (8008320 <_localeconv_r+0x4>)
 800831e:	4770      	bx	lr
 8008320:	20000174 	.word	0x20000174

08008324 <__retarget_lock_init_recursive>:
 8008324:	4770      	bx	lr

08008326 <__retarget_lock_acquire_recursive>:
 8008326:	4770      	bx	lr

08008328 <__retarget_lock_release_recursive>:
 8008328:	4770      	bx	lr

0800832a <__swhatbuf_r>:
 800832a:	b570      	push	{r4, r5, r6, lr}
 800832c:	460e      	mov	r6, r1
 800832e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008332:	2900      	cmp	r1, #0
 8008334:	b096      	sub	sp, #88	; 0x58
 8008336:	4614      	mov	r4, r2
 8008338:	461d      	mov	r5, r3
 800833a:	da07      	bge.n	800834c <__swhatbuf_r+0x22>
 800833c:	2300      	movs	r3, #0
 800833e:	602b      	str	r3, [r5, #0]
 8008340:	89b3      	ldrh	r3, [r6, #12]
 8008342:	061a      	lsls	r2, r3, #24
 8008344:	d410      	bmi.n	8008368 <__swhatbuf_r+0x3e>
 8008346:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800834a:	e00e      	b.n	800836a <__swhatbuf_r+0x40>
 800834c:	466a      	mov	r2, sp
 800834e:	f001 f96f 	bl	8009630 <_fstat_r>
 8008352:	2800      	cmp	r0, #0
 8008354:	dbf2      	blt.n	800833c <__swhatbuf_r+0x12>
 8008356:	9a01      	ldr	r2, [sp, #4]
 8008358:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800835c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008360:	425a      	negs	r2, r3
 8008362:	415a      	adcs	r2, r3
 8008364:	602a      	str	r2, [r5, #0]
 8008366:	e7ee      	b.n	8008346 <__swhatbuf_r+0x1c>
 8008368:	2340      	movs	r3, #64	; 0x40
 800836a:	2000      	movs	r0, #0
 800836c:	6023      	str	r3, [r4, #0]
 800836e:	b016      	add	sp, #88	; 0x58
 8008370:	bd70      	pop	{r4, r5, r6, pc}
	...

08008374 <__smakebuf_r>:
 8008374:	898b      	ldrh	r3, [r1, #12]
 8008376:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008378:	079d      	lsls	r5, r3, #30
 800837a:	4606      	mov	r6, r0
 800837c:	460c      	mov	r4, r1
 800837e:	d507      	bpl.n	8008390 <__smakebuf_r+0x1c>
 8008380:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008384:	6023      	str	r3, [r4, #0]
 8008386:	6123      	str	r3, [r4, #16]
 8008388:	2301      	movs	r3, #1
 800838a:	6163      	str	r3, [r4, #20]
 800838c:	b002      	add	sp, #8
 800838e:	bd70      	pop	{r4, r5, r6, pc}
 8008390:	ab01      	add	r3, sp, #4
 8008392:	466a      	mov	r2, sp
 8008394:	f7ff ffc9 	bl	800832a <__swhatbuf_r>
 8008398:	9900      	ldr	r1, [sp, #0]
 800839a:	4605      	mov	r5, r0
 800839c:	4630      	mov	r0, r6
 800839e:	f000 fd6b 	bl	8008e78 <_malloc_r>
 80083a2:	b948      	cbnz	r0, 80083b8 <__smakebuf_r+0x44>
 80083a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083a8:	059a      	lsls	r2, r3, #22
 80083aa:	d4ef      	bmi.n	800838c <__smakebuf_r+0x18>
 80083ac:	f023 0303 	bic.w	r3, r3, #3
 80083b0:	f043 0302 	orr.w	r3, r3, #2
 80083b4:	81a3      	strh	r3, [r4, #12]
 80083b6:	e7e3      	b.n	8008380 <__smakebuf_r+0xc>
 80083b8:	4b0d      	ldr	r3, [pc, #52]	; (80083f0 <__smakebuf_r+0x7c>)
 80083ba:	62b3      	str	r3, [r6, #40]	; 0x28
 80083bc:	89a3      	ldrh	r3, [r4, #12]
 80083be:	6020      	str	r0, [r4, #0]
 80083c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083c4:	81a3      	strh	r3, [r4, #12]
 80083c6:	9b00      	ldr	r3, [sp, #0]
 80083c8:	6163      	str	r3, [r4, #20]
 80083ca:	9b01      	ldr	r3, [sp, #4]
 80083cc:	6120      	str	r0, [r4, #16]
 80083ce:	b15b      	cbz	r3, 80083e8 <__smakebuf_r+0x74>
 80083d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083d4:	4630      	mov	r0, r6
 80083d6:	f001 f93d 	bl	8009654 <_isatty_r>
 80083da:	b128      	cbz	r0, 80083e8 <__smakebuf_r+0x74>
 80083dc:	89a3      	ldrh	r3, [r4, #12]
 80083de:	f023 0303 	bic.w	r3, r3, #3
 80083e2:	f043 0301 	orr.w	r3, r3, #1
 80083e6:	81a3      	strh	r3, [r4, #12]
 80083e8:	89a0      	ldrh	r0, [r4, #12]
 80083ea:	4305      	orrs	r5, r0
 80083ec:	81a5      	strh	r5, [r4, #12]
 80083ee:	e7cd      	b.n	800838c <__smakebuf_r+0x18>
 80083f0:	08007a9d 	.word	0x08007a9d

080083f4 <malloc>:
 80083f4:	4b02      	ldr	r3, [pc, #8]	; (8008400 <malloc+0xc>)
 80083f6:	4601      	mov	r1, r0
 80083f8:	6818      	ldr	r0, [r3, #0]
 80083fa:	f000 bd3d 	b.w	8008e78 <_malloc_r>
 80083fe:	bf00      	nop
 8008400:	2000001c 	.word	0x2000001c

08008404 <__ascii_mbtowc>:
 8008404:	b082      	sub	sp, #8
 8008406:	b901      	cbnz	r1, 800840a <__ascii_mbtowc+0x6>
 8008408:	a901      	add	r1, sp, #4
 800840a:	b142      	cbz	r2, 800841e <__ascii_mbtowc+0x1a>
 800840c:	b14b      	cbz	r3, 8008422 <__ascii_mbtowc+0x1e>
 800840e:	7813      	ldrb	r3, [r2, #0]
 8008410:	600b      	str	r3, [r1, #0]
 8008412:	7812      	ldrb	r2, [r2, #0]
 8008414:	1e10      	subs	r0, r2, #0
 8008416:	bf18      	it	ne
 8008418:	2001      	movne	r0, #1
 800841a:	b002      	add	sp, #8
 800841c:	4770      	bx	lr
 800841e:	4610      	mov	r0, r2
 8008420:	e7fb      	b.n	800841a <__ascii_mbtowc+0x16>
 8008422:	f06f 0001 	mvn.w	r0, #1
 8008426:	e7f8      	b.n	800841a <__ascii_mbtowc+0x16>

08008428 <memcpy>:
 8008428:	440a      	add	r2, r1
 800842a:	4291      	cmp	r1, r2
 800842c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008430:	d100      	bne.n	8008434 <memcpy+0xc>
 8008432:	4770      	bx	lr
 8008434:	b510      	push	{r4, lr}
 8008436:	f811 4b01 	ldrb.w	r4, [r1], #1
 800843a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800843e:	4291      	cmp	r1, r2
 8008440:	d1f9      	bne.n	8008436 <memcpy+0xe>
 8008442:	bd10      	pop	{r4, pc}

08008444 <_Balloc>:
 8008444:	b570      	push	{r4, r5, r6, lr}
 8008446:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008448:	4604      	mov	r4, r0
 800844a:	460d      	mov	r5, r1
 800844c:	b976      	cbnz	r6, 800846c <_Balloc+0x28>
 800844e:	2010      	movs	r0, #16
 8008450:	f7ff ffd0 	bl	80083f4 <malloc>
 8008454:	4602      	mov	r2, r0
 8008456:	6260      	str	r0, [r4, #36]	; 0x24
 8008458:	b920      	cbnz	r0, 8008464 <_Balloc+0x20>
 800845a:	4b18      	ldr	r3, [pc, #96]	; (80084bc <_Balloc+0x78>)
 800845c:	4818      	ldr	r0, [pc, #96]	; (80084c0 <_Balloc+0x7c>)
 800845e:	2166      	movs	r1, #102	; 0x66
 8008460:	f001 f8a6 	bl	80095b0 <__assert_func>
 8008464:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008468:	6006      	str	r6, [r0, #0]
 800846a:	60c6      	str	r6, [r0, #12]
 800846c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800846e:	68f3      	ldr	r3, [r6, #12]
 8008470:	b183      	cbz	r3, 8008494 <_Balloc+0x50>
 8008472:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008474:	68db      	ldr	r3, [r3, #12]
 8008476:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800847a:	b9b8      	cbnz	r0, 80084ac <_Balloc+0x68>
 800847c:	2101      	movs	r1, #1
 800847e:	fa01 f605 	lsl.w	r6, r1, r5
 8008482:	1d72      	adds	r2, r6, #5
 8008484:	0092      	lsls	r2, r2, #2
 8008486:	4620      	mov	r0, r4
 8008488:	f000 fc97 	bl	8008dba <_calloc_r>
 800848c:	b160      	cbz	r0, 80084a8 <_Balloc+0x64>
 800848e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008492:	e00e      	b.n	80084b2 <_Balloc+0x6e>
 8008494:	2221      	movs	r2, #33	; 0x21
 8008496:	2104      	movs	r1, #4
 8008498:	4620      	mov	r0, r4
 800849a:	f000 fc8e 	bl	8008dba <_calloc_r>
 800849e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084a0:	60f0      	str	r0, [r6, #12]
 80084a2:	68db      	ldr	r3, [r3, #12]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d1e4      	bne.n	8008472 <_Balloc+0x2e>
 80084a8:	2000      	movs	r0, #0
 80084aa:	bd70      	pop	{r4, r5, r6, pc}
 80084ac:	6802      	ldr	r2, [r0, #0]
 80084ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80084b2:	2300      	movs	r3, #0
 80084b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80084b8:	e7f7      	b.n	80084aa <_Balloc+0x66>
 80084ba:	bf00      	nop
 80084bc:	08009a0e 	.word	0x08009a0e
 80084c0:	08009b78 	.word	0x08009b78

080084c4 <_Bfree>:
 80084c4:	b570      	push	{r4, r5, r6, lr}
 80084c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80084c8:	4605      	mov	r5, r0
 80084ca:	460c      	mov	r4, r1
 80084cc:	b976      	cbnz	r6, 80084ec <_Bfree+0x28>
 80084ce:	2010      	movs	r0, #16
 80084d0:	f7ff ff90 	bl	80083f4 <malloc>
 80084d4:	4602      	mov	r2, r0
 80084d6:	6268      	str	r0, [r5, #36]	; 0x24
 80084d8:	b920      	cbnz	r0, 80084e4 <_Bfree+0x20>
 80084da:	4b09      	ldr	r3, [pc, #36]	; (8008500 <_Bfree+0x3c>)
 80084dc:	4809      	ldr	r0, [pc, #36]	; (8008504 <_Bfree+0x40>)
 80084de:	218a      	movs	r1, #138	; 0x8a
 80084e0:	f001 f866 	bl	80095b0 <__assert_func>
 80084e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084e8:	6006      	str	r6, [r0, #0]
 80084ea:	60c6      	str	r6, [r0, #12]
 80084ec:	b13c      	cbz	r4, 80084fe <_Bfree+0x3a>
 80084ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80084f0:	6862      	ldr	r2, [r4, #4]
 80084f2:	68db      	ldr	r3, [r3, #12]
 80084f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80084f8:	6021      	str	r1, [r4, #0]
 80084fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80084fe:	bd70      	pop	{r4, r5, r6, pc}
 8008500:	08009a0e 	.word	0x08009a0e
 8008504:	08009b78 	.word	0x08009b78

08008508 <__multadd>:
 8008508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800850c:	690e      	ldr	r6, [r1, #16]
 800850e:	4607      	mov	r7, r0
 8008510:	4698      	mov	r8, r3
 8008512:	460c      	mov	r4, r1
 8008514:	f101 0014 	add.w	r0, r1, #20
 8008518:	2300      	movs	r3, #0
 800851a:	6805      	ldr	r5, [r0, #0]
 800851c:	b2a9      	uxth	r1, r5
 800851e:	fb02 8101 	mla	r1, r2, r1, r8
 8008522:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008526:	0c2d      	lsrs	r5, r5, #16
 8008528:	fb02 c505 	mla	r5, r2, r5, ip
 800852c:	b289      	uxth	r1, r1
 800852e:	3301      	adds	r3, #1
 8008530:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008534:	429e      	cmp	r6, r3
 8008536:	f840 1b04 	str.w	r1, [r0], #4
 800853a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800853e:	dcec      	bgt.n	800851a <__multadd+0x12>
 8008540:	f1b8 0f00 	cmp.w	r8, #0
 8008544:	d022      	beq.n	800858c <__multadd+0x84>
 8008546:	68a3      	ldr	r3, [r4, #8]
 8008548:	42b3      	cmp	r3, r6
 800854a:	dc19      	bgt.n	8008580 <__multadd+0x78>
 800854c:	6861      	ldr	r1, [r4, #4]
 800854e:	4638      	mov	r0, r7
 8008550:	3101      	adds	r1, #1
 8008552:	f7ff ff77 	bl	8008444 <_Balloc>
 8008556:	4605      	mov	r5, r0
 8008558:	b928      	cbnz	r0, 8008566 <__multadd+0x5e>
 800855a:	4602      	mov	r2, r0
 800855c:	4b0d      	ldr	r3, [pc, #52]	; (8008594 <__multadd+0x8c>)
 800855e:	480e      	ldr	r0, [pc, #56]	; (8008598 <__multadd+0x90>)
 8008560:	21b5      	movs	r1, #181	; 0xb5
 8008562:	f001 f825 	bl	80095b0 <__assert_func>
 8008566:	6922      	ldr	r2, [r4, #16]
 8008568:	3202      	adds	r2, #2
 800856a:	f104 010c 	add.w	r1, r4, #12
 800856e:	0092      	lsls	r2, r2, #2
 8008570:	300c      	adds	r0, #12
 8008572:	f7ff ff59 	bl	8008428 <memcpy>
 8008576:	4621      	mov	r1, r4
 8008578:	4638      	mov	r0, r7
 800857a:	f7ff ffa3 	bl	80084c4 <_Bfree>
 800857e:	462c      	mov	r4, r5
 8008580:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008584:	3601      	adds	r6, #1
 8008586:	f8c3 8014 	str.w	r8, [r3, #20]
 800858a:	6126      	str	r6, [r4, #16]
 800858c:	4620      	mov	r0, r4
 800858e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008592:	bf00      	nop
 8008594:	08009a84 	.word	0x08009a84
 8008598:	08009b78 	.word	0x08009b78

0800859c <__s2b>:
 800859c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085a0:	460c      	mov	r4, r1
 80085a2:	4615      	mov	r5, r2
 80085a4:	461f      	mov	r7, r3
 80085a6:	2209      	movs	r2, #9
 80085a8:	3308      	adds	r3, #8
 80085aa:	4606      	mov	r6, r0
 80085ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80085b0:	2100      	movs	r1, #0
 80085b2:	2201      	movs	r2, #1
 80085b4:	429a      	cmp	r2, r3
 80085b6:	db09      	blt.n	80085cc <__s2b+0x30>
 80085b8:	4630      	mov	r0, r6
 80085ba:	f7ff ff43 	bl	8008444 <_Balloc>
 80085be:	b940      	cbnz	r0, 80085d2 <__s2b+0x36>
 80085c0:	4602      	mov	r2, r0
 80085c2:	4b19      	ldr	r3, [pc, #100]	; (8008628 <__s2b+0x8c>)
 80085c4:	4819      	ldr	r0, [pc, #100]	; (800862c <__s2b+0x90>)
 80085c6:	21ce      	movs	r1, #206	; 0xce
 80085c8:	f000 fff2 	bl	80095b0 <__assert_func>
 80085cc:	0052      	lsls	r2, r2, #1
 80085ce:	3101      	adds	r1, #1
 80085d0:	e7f0      	b.n	80085b4 <__s2b+0x18>
 80085d2:	9b08      	ldr	r3, [sp, #32]
 80085d4:	6143      	str	r3, [r0, #20]
 80085d6:	2d09      	cmp	r5, #9
 80085d8:	f04f 0301 	mov.w	r3, #1
 80085dc:	6103      	str	r3, [r0, #16]
 80085de:	dd16      	ble.n	800860e <__s2b+0x72>
 80085e0:	f104 0909 	add.w	r9, r4, #9
 80085e4:	46c8      	mov	r8, r9
 80085e6:	442c      	add	r4, r5
 80085e8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80085ec:	4601      	mov	r1, r0
 80085ee:	3b30      	subs	r3, #48	; 0x30
 80085f0:	220a      	movs	r2, #10
 80085f2:	4630      	mov	r0, r6
 80085f4:	f7ff ff88 	bl	8008508 <__multadd>
 80085f8:	45a0      	cmp	r8, r4
 80085fa:	d1f5      	bne.n	80085e8 <__s2b+0x4c>
 80085fc:	f1a5 0408 	sub.w	r4, r5, #8
 8008600:	444c      	add	r4, r9
 8008602:	1b2d      	subs	r5, r5, r4
 8008604:	1963      	adds	r3, r4, r5
 8008606:	42bb      	cmp	r3, r7
 8008608:	db04      	blt.n	8008614 <__s2b+0x78>
 800860a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800860e:	340a      	adds	r4, #10
 8008610:	2509      	movs	r5, #9
 8008612:	e7f6      	b.n	8008602 <__s2b+0x66>
 8008614:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008618:	4601      	mov	r1, r0
 800861a:	3b30      	subs	r3, #48	; 0x30
 800861c:	220a      	movs	r2, #10
 800861e:	4630      	mov	r0, r6
 8008620:	f7ff ff72 	bl	8008508 <__multadd>
 8008624:	e7ee      	b.n	8008604 <__s2b+0x68>
 8008626:	bf00      	nop
 8008628:	08009a84 	.word	0x08009a84
 800862c:	08009b78 	.word	0x08009b78

08008630 <__hi0bits>:
 8008630:	0c03      	lsrs	r3, r0, #16
 8008632:	041b      	lsls	r3, r3, #16
 8008634:	b9d3      	cbnz	r3, 800866c <__hi0bits+0x3c>
 8008636:	0400      	lsls	r0, r0, #16
 8008638:	2310      	movs	r3, #16
 800863a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800863e:	bf04      	itt	eq
 8008640:	0200      	lsleq	r0, r0, #8
 8008642:	3308      	addeq	r3, #8
 8008644:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008648:	bf04      	itt	eq
 800864a:	0100      	lsleq	r0, r0, #4
 800864c:	3304      	addeq	r3, #4
 800864e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008652:	bf04      	itt	eq
 8008654:	0080      	lsleq	r0, r0, #2
 8008656:	3302      	addeq	r3, #2
 8008658:	2800      	cmp	r0, #0
 800865a:	db05      	blt.n	8008668 <__hi0bits+0x38>
 800865c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008660:	f103 0301 	add.w	r3, r3, #1
 8008664:	bf08      	it	eq
 8008666:	2320      	moveq	r3, #32
 8008668:	4618      	mov	r0, r3
 800866a:	4770      	bx	lr
 800866c:	2300      	movs	r3, #0
 800866e:	e7e4      	b.n	800863a <__hi0bits+0xa>

08008670 <__lo0bits>:
 8008670:	6803      	ldr	r3, [r0, #0]
 8008672:	f013 0207 	ands.w	r2, r3, #7
 8008676:	4601      	mov	r1, r0
 8008678:	d00b      	beq.n	8008692 <__lo0bits+0x22>
 800867a:	07da      	lsls	r2, r3, #31
 800867c:	d424      	bmi.n	80086c8 <__lo0bits+0x58>
 800867e:	0798      	lsls	r0, r3, #30
 8008680:	bf49      	itett	mi
 8008682:	085b      	lsrmi	r3, r3, #1
 8008684:	089b      	lsrpl	r3, r3, #2
 8008686:	2001      	movmi	r0, #1
 8008688:	600b      	strmi	r3, [r1, #0]
 800868a:	bf5c      	itt	pl
 800868c:	600b      	strpl	r3, [r1, #0]
 800868e:	2002      	movpl	r0, #2
 8008690:	4770      	bx	lr
 8008692:	b298      	uxth	r0, r3
 8008694:	b9b0      	cbnz	r0, 80086c4 <__lo0bits+0x54>
 8008696:	0c1b      	lsrs	r3, r3, #16
 8008698:	2010      	movs	r0, #16
 800869a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800869e:	bf04      	itt	eq
 80086a0:	0a1b      	lsreq	r3, r3, #8
 80086a2:	3008      	addeq	r0, #8
 80086a4:	071a      	lsls	r2, r3, #28
 80086a6:	bf04      	itt	eq
 80086a8:	091b      	lsreq	r3, r3, #4
 80086aa:	3004      	addeq	r0, #4
 80086ac:	079a      	lsls	r2, r3, #30
 80086ae:	bf04      	itt	eq
 80086b0:	089b      	lsreq	r3, r3, #2
 80086b2:	3002      	addeq	r0, #2
 80086b4:	07da      	lsls	r2, r3, #31
 80086b6:	d403      	bmi.n	80086c0 <__lo0bits+0x50>
 80086b8:	085b      	lsrs	r3, r3, #1
 80086ba:	f100 0001 	add.w	r0, r0, #1
 80086be:	d005      	beq.n	80086cc <__lo0bits+0x5c>
 80086c0:	600b      	str	r3, [r1, #0]
 80086c2:	4770      	bx	lr
 80086c4:	4610      	mov	r0, r2
 80086c6:	e7e8      	b.n	800869a <__lo0bits+0x2a>
 80086c8:	2000      	movs	r0, #0
 80086ca:	4770      	bx	lr
 80086cc:	2020      	movs	r0, #32
 80086ce:	4770      	bx	lr

080086d0 <__i2b>:
 80086d0:	b510      	push	{r4, lr}
 80086d2:	460c      	mov	r4, r1
 80086d4:	2101      	movs	r1, #1
 80086d6:	f7ff feb5 	bl	8008444 <_Balloc>
 80086da:	4602      	mov	r2, r0
 80086dc:	b928      	cbnz	r0, 80086ea <__i2b+0x1a>
 80086de:	4b05      	ldr	r3, [pc, #20]	; (80086f4 <__i2b+0x24>)
 80086e0:	4805      	ldr	r0, [pc, #20]	; (80086f8 <__i2b+0x28>)
 80086e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80086e6:	f000 ff63 	bl	80095b0 <__assert_func>
 80086ea:	2301      	movs	r3, #1
 80086ec:	6144      	str	r4, [r0, #20]
 80086ee:	6103      	str	r3, [r0, #16]
 80086f0:	bd10      	pop	{r4, pc}
 80086f2:	bf00      	nop
 80086f4:	08009a84 	.word	0x08009a84
 80086f8:	08009b78 	.word	0x08009b78

080086fc <__multiply>:
 80086fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008700:	4614      	mov	r4, r2
 8008702:	690a      	ldr	r2, [r1, #16]
 8008704:	6923      	ldr	r3, [r4, #16]
 8008706:	429a      	cmp	r2, r3
 8008708:	bfb8      	it	lt
 800870a:	460b      	movlt	r3, r1
 800870c:	460d      	mov	r5, r1
 800870e:	bfbc      	itt	lt
 8008710:	4625      	movlt	r5, r4
 8008712:	461c      	movlt	r4, r3
 8008714:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008718:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800871c:	68ab      	ldr	r3, [r5, #8]
 800871e:	6869      	ldr	r1, [r5, #4]
 8008720:	eb0a 0709 	add.w	r7, sl, r9
 8008724:	42bb      	cmp	r3, r7
 8008726:	b085      	sub	sp, #20
 8008728:	bfb8      	it	lt
 800872a:	3101      	addlt	r1, #1
 800872c:	f7ff fe8a 	bl	8008444 <_Balloc>
 8008730:	b930      	cbnz	r0, 8008740 <__multiply+0x44>
 8008732:	4602      	mov	r2, r0
 8008734:	4b42      	ldr	r3, [pc, #264]	; (8008840 <__multiply+0x144>)
 8008736:	4843      	ldr	r0, [pc, #268]	; (8008844 <__multiply+0x148>)
 8008738:	f240 115d 	movw	r1, #349	; 0x15d
 800873c:	f000 ff38 	bl	80095b0 <__assert_func>
 8008740:	f100 0614 	add.w	r6, r0, #20
 8008744:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008748:	4633      	mov	r3, r6
 800874a:	2200      	movs	r2, #0
 800874c:	4543      	cmp	r3, r8
 800874e:	d31e      	bcc.n	800878e <__multiply+0x92>
 8008750:	f105 0c14 	add.w	ip, r5, #20
 8008754:	f104 0314 	add.w	r3, r4, #20
 8008758:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800875c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008760:	9202      	str	r2, [sp, #8]
 8008762:	ebac 0205 	sub.w	r2, ip, r5
 8008766:	3a15      	subs	r2, #21
 8008768:	f022 0203 	bic.w	r2, r2, #3
 800876c:	3204      	adds	r2, #4
 800876e:	f105 0115 	add.w	r1, r5, #21
 8008772:	458c      	cmp	ip, r1
 8008774:	bf38      	it	cc
 8008776:	2204      	movcc	r2, #4
 8008778:	9201      	str	r2, [sp, #4]
 800877a:	9a02      	ldr	r2, [sp, #8]
 800877c:	9303      	str	r3, [sp, #12]
 800877e:	429a      	cmp	r2, r3
 8008780:	d808      	bhi.n	8008794 <__multiply+0x98>
 8008782:	2f00      	cmp	r7, #0
 8008784:	dc55      	bgt.n	8008832 <__multiply+0x136>
 8008786:	6107      	str	r7, [r0, #16]
 8008788:	b005      	add	sp, #20
 800878a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800878e:	f843 2b04 	str.w	r2, [r3], #4
 8008792:	e7db      	b.n	800874c <__multiply+0x50>
 8008794:	f8b3 a000 	ldrh.w	sl, [r3]
 8008798:	f1ba 0f00 	cmp.w	sl, #0
 800879c:	d020      	beq.n	80087e0 <__multiply+0xe4>
 800879e:	f105 0e14 	add.w	lr, r5, #20
 80087a2:	46b1      	mov	r9, r6
 80087a4:	2200      	movs	r2, #0
 80087a6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80087aa:	f8d9 b000 	ldr.w	fp, [r9]
 80087ae:	b2a1      	uxth	r1, r4
 80087b0:	fa1f fb8b 	uxth.w	fp, fp
 80087b4:	fb0a b101 	mla	r1, sl, r1, fp
 80087b8:	4411      	add	r1, r2
 80087ba:	f8d9 2000 	ldr.w	r2, [r9]
 80087be:	0c24      	lsrs	r4, r4, #16
 80087c0:	0c12      	lsrs	r2, r2, #16
 80087c2:	fb0a 2404 	mla	r4, sl, r4, r2
 80087c6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80087ca:	b289      	uxth	r1, r1
 80087cc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80087d0:	45f4      	cmp	ip, lr
 80087d2:	f849 1b04 	str.w	r1, [r9], #4
 80087d6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80087da:	d8e4      	bhi.n	80087a6 <__multiply+0xaa>
 80087dc:	9901      	ldr	r1, [sp, #4]
 80087de:	5072      	str	r2, [r6, r1]
 80087e0:	9a03      	ldr	r2, [sp, #12]
 80087e2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80087e6:	3304      	adds	r3, #4
 80087e8:	f1b9 0f00 	cmp.w	r9, #0
 80087ec:	d01f      	beq.n	800882e <__multiply+0x132>
 80087ee:	6834      	ldr	r4, [r6, #0]
 80087f0:	f105 0114 	add.w	r1, r5, #20
 80087f4:	46b6      	mov	lr, r6
 80087f6:	f04f 0a00 	mov.w	sl, #0
 80087fa:	880a      	ldrh	r2, [r1, #0]
 80087fc:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008800:	fb09 b202 	mla	r2, r9, r2, fp
 8008804:	4492      	add	sl, r2
 8008806:	b2a4      	uxth	r4, r4
 8008808:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800880c:	f84e 4b04 	str.w	r4, [lr], #4
 8008810:	f851 4b04 	ldr.w	r4, [r1], #4
 8008814:	f8be 2000 	ldrh.w	r2, [lr]
 8008818:	0c24      	lsrs	r4, r4, #16
 800881a:	fb09 2404 	mla	r4, r9, r4, r2
 800881e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008822:	458c      	cmp	ip, r1
 8008824:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008828:	d8e7      	bhi.n	80087fa <__multiply+0xfe>
 800882a:	9a01      	ldr	r2, [sp, #4]
 800882c:	50b4      	str	r4, [r6, r2]
 800882e:	3604      	adds	r6, #4
 8008830:	e7a3      	b.n	800877a <__multiply+0x7e>
 8008832:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008836:	2b00      	cmp	r3, #0
 8008838:	d1a5      	bne.n	8008786 <__multiply+0x8a>
 800883a:	3f01      	subs	r7, #1
 800883c:	e7a1      	b.n	8008782 <__multiply+0x86>
 800883e:	bf00      	nop
 8008840:	08009a84 	.word	0x08009a84
 8008844:	08009b78 	.word	0x08009b78

08008848 <__pow5mult>:
 8008848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800884c:	4615      	mov	r5, r2
 800884e:	f012 0203 	ands.w	r2, r2, #3
 8008852:	4606      	mov	r6, r0
 8008854:	460f      	mov	r7, r1
 8008856:	d007      	beq.n	8008868 <__pow5mult+0x20>
 8008858:	4c25      	ldr	r4, [pc, #148]	; (80088f0 <__pow5mult+0xa8>)
 800885a:	3a01      	subs	r2, #1
 800885c:	2300      	movs	r3, #0
 800885e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008862:	f7ff fe51 	bl	8008508 <__multadd>
 8008866:	4607      	mov	r7, r0
 8008868:	10ad      	asrs	r5, r5, #2
 800886a:	d03d      	beq.n	80088e8 <__pow5mult+0xa0>
 800886c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800886e:	b97c      	cbnz	r4, 8008890 <__pow5mult+0x48>
 8008870:	2010      	movs	r0, #16
 8008872:	f7ff fdbf 	bl	80083f4 <malloc>
 8008876:	4602      	mov	r2, r0
 8008878:	6270      	str	r0, [r6, #36]	; 0x24
 800887a:	b928      	cbnz	r0, 8008888 <__pow5mult+0x40>
 800887c:	4b1d      	ldr	r3, [pc, #116]	; (80088f4 <__pow5mult+0xac>)
 800887e:	481e      	ldr	r0, [pc, #120]	; (80088f8 <__pow5mult+0xb0>)
 8008880:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008884:	f000 fe94 	bl	80095b0 <__assert_func>
 8008888:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800888c:	6004      	str	r4, [r0, #0]
 800888e:	60c4      	str	r4, [r0, #12]
 8008890:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008894:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008898:	b94c      	cbnz	r4, 80088ae <__pow5mult+0x66>
 800889a:	f240 2171 	movw	r1, #625	; 0x271
 800889e:	4630      	mov	r0, r6
 80088a0:	f7ff ff16 	bl	80086d0 <__i2b>
 80088a4:	2300      	movs	r3, #0
 80088a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80088aa:	4604      	mov	r4, r0
 80088ac:	6003      	str	r3, [r0, #0]
 80088ae:	f04f 0900 	mov.w	r9, #0
 80088b2:	07eb      	lsls	r3, r5, #31
 80088b4:	d50a      	bpl.n	80088cc <__pow5mult+0x84>
 80088b6:	4639      	mov	r1, r7
 80088b8:	4622      	mov	r2, r4
 80088ba:	4630      	mov	r0, r6
 80088bc:	f7ff ff1e 	bl	80086fc <__multiply>
 80088c0:	4639      	mov	r1, r7
 80088c2:	4680      	mov	r8, r0
 80088c4:	4630      	mov	r0, r6
 80088c6:	f7ff fdfd 	bl	80084c4 <_Bfree>
 80088ca:	4647      	mov	r7, r8
 80088cc:	106d      	asrs	r5, r5, #1
 80088ce:	d00b      	beq.n	80088e8 <__pow5mult+0xa0>
 80088d0:	6820      	ldr	r0, [r4, #0]
 80088d2:	b938      	cbnz	r0, 80088e4 <__pow5mult+0x9c>
 80088d4:	4622      	mov	r2, r4
 80088d6:	4621      	mov	r1, r4
 80088d8:	4630      	mov	r0, r6
 80088da:	f7ff ff0f 	bl	80086fc <__multiply>
 80088de:	6020      	str	r0, [r4, #0]
 80088e0:	f8c0 9000 	str.w	r9, [r0]
 80088e4:	4604      	mov	r4, r0
 80088e6:	e7e4      	b.n	80088b2 <__pow5mult+0x6a>
 80088e8:	4638      	mov	r0, r7
 80088ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088ee:	bf00      	nop
 80088f0:	08009cc8 	.word	0x08009cc8
 80088f4:	08009a0e 	.word	0x08009a0e
 80088f8:	08009b78 	.word	0x08009b78

080088fc <__lshift>:
 80088fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008900:	460c      	mov	r4, r1
 8008902:	6849      	ldr	r1, [r1, #4]
 8008904:	6923      	ldr	r3, [r4, #16]
 8008906:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800890a:	68a3      	ldr	r3, [r4, #8]
 800890c:	4607      	mov	r7, r0
 800890e:	4691      	mov	r9, r2
 8008910:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008914:	f108 0601 	add.w	r6, r8, #1
 8008918:	42b3      	cmp	r3, r6
 800891a:	db0b      	blt.n	8008934 <__lshift+0x38>
 800891c:	4638      	mov	r0, r7
 800891e:	f7ff fd91 	bl	8008444 <_Balloc>
 8008922:	4605      	mov	r5, r0
 8008924:	b948      	cbnz	r0, 800893a <__lshift+0x3e>
 8008926:	4602      	mov	r2, r0
 8008928:	4b28      	ldr	r3, [pc, #160]	; (80089cc <__lshift+0xd0>)
 800892a:	4829      	ldr	r0, [pc, #164]	; (80089d0 <__lshift+0xd4>)
 800892c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008930:	f000 fe3e 	bl	80095b0 <__assert_func>
 8008934:	3101      	adds	r1, #1
 8008936:	005b      	lsls	r3, r3, #1
 8008938:	e7ee      	b.n	8008918 <__lshift+0x1c>
 800893a:	2300      	movs	r3, #0
 800893c:	f100 0114 	add.w	r1, r0, #20
 8008940:	f100 0210 	add.w	r2, r0, #16
 8008944:	4618      	mov	r0, r3
 8008946:	4553      	cmp	r3, sl
 8008948:	db33      	blt.n	80089b2 <__lshift+0xb6>
 800894a:	6920      	ldr	r0, [r4, #16]
 800894c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008950:	f104 0314 	add.w	r3, r4, #20
 8008954:	f019 091f 	ands.w	r9, r9, #31
 8008958:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800895c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008960:	d02b      	beq.n	80089ba <__lshift+0xbe>
 8008962:	f1c9 0e20 	rsb	lr, r9, #32
 8008966:	468a      	mov	sl, r1
 8008968:	2200      	movs	r2, #0
 800896a:	6818      	ldr	r0, [r3, #0]
 800896c:	fa00 f009 	lsl.w	r0, r0, r9
 8008970:	4302      	orrs	r2, r0
 8008972:	f84a 2b04 	str.w	r2, [sl], #4
 8008976:	f853 2b04 	ldr.w	r2, [r3], #4
 800897a:	459c      	cmp	ip, r3
 800897c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008980:	d8f3      	bhi.n	800896a <__lshift+0x6e>
 8008982:	ebac 0304 	sub.w	r3, ip, r4
 8008986:	3b15      	subs	r3, #21
 8008988:	f023 0303 	bic.w	r3, r3, #3
 800898c:	3304      	adds	r3, #4
 800898e:	f104 0015 	add.w	r0, r4, #21
 8008992:	4584      	cmp	ip, r0
 8008994:	bf38      	it	cc
 8008996:	2304      	movcc	r3, #4
 8008998:	50ca      	str	r2, [r1, r3]
 800899a:	b10a      	cbz	r2, 80089a0 <__lshift+0xa4>
 800899c:	f108 0602 	add.w	r6, r8, #2
 80089a0:	3e01      	subs	r6, #1
 80089a2:	4638      	mov	r0, r7
 80089a4:	612e      	str	r6, [r5, #16]
 80089a6:	4621      	mov	r1, r4
 80089a8:	f7ff fd8c 	bl	80084c4 <_Bfree>
 80089ac:	4628      	mov	r0, r5
 80089ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80089b6:	3301      	adds	r3, #1
 80089b8:	e7c5      	b.n	8008946 <__lshift+0x4a>
 80089ba:	3904      	subs	r1, #4
 80089bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80089c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80089c4:	459c      	cmp	ip, r3
 80089c6:	d8f9      	bhi.n	80089bc <__lshift+0xc0>
 80089c8:	e7ea      	b.n	80089a0 <__lshift+0xa4>
 80089ca:	bf00      	nop
 80089cc:	08009a84 	.word	0x08009a84
 80089d0:	08009b78 	.word	0x08009b78

080089d4 <__mcmp>:
 80089d4:	b530      	push	{r4, r5, lr}
 80089d6:	6902      	ldr	r2, [r0, #16]
 80089d8:	690c      	ldr	r4, [r1, #16]
 80089da:	1b12      	subs	r2, r2, r4
 80089dc:	d10e      	bne.n	80089fc <__mcmp+0x28>
 80089de:	f100 0314 	add.w	r3, r0, #20
 80089e2:	3114      	adds	r1, #20
 80089e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80089e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80089ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80089f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80089f4:	42a5      	cmp	r5, r4
 80089f6:	d003      	beq.n	8008a00 <__mcmp+0x2c>
 80089f8:	d305      	bcc.n	8008a06 <__mcmp+0x32>
 80089fa:	2201      	movs	r2, #1
 80089fc:	4610      	mov	r0, r2
 80089fe:	bd30      	pop	{r4, r5, pc}
 8008a00:	4283      	cmp	r3, r0
 8008a02:	d3f3      	bcc.n	80089ec <__mcmp+0x18>
 8008a04:	e7fa      	b.n	80089fc <__mcmp+0x28>
 8008a06:	f04f 32ff 	mov.w	r2, #4294967295
 8008a0a:	e7f7      	b.n	80089fc <__mcmp+0x28>

08008a0c <__mdiff>:
 8008a0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a10:	460c      	mov	r4, r1
 8008a12:	4606      	mov	r6, r0
 8008a14:	4611      	mov	r1, r2
 8008a16:	4620      	mov	r0, r4
 8008a18:	4617      	mov	r7, r2
 8008a1a:	f7ff ffdb 	bl	80089d4 <__mcmp>
 8008a1e:	1e05      	subs	r5, r0, #0
 8008a20:	d110      	bne.n	8008a44 <__mdiff+0x38>
 8008a22:	4629      	mov	r1, r5
 8008a24:	4630      	mov	r0, r6
 8008a26:	f7ff fd0d 	bl	8008444 <_Balloc>
 8008a2a:	b930      	cbnz	r0, 8008a3a <__mdiff+0x2e>
 8008a2c:	4b39      	ldr	r3, [pc, #228]	; (8008b14 <__mdiff+0x108>)
 8008a2e:	4602      	mov	r2, r0
 8008a30:	f240 2132 	movw	r1, #562	; 0x232
 8008a34:	4838      	ldr	r0, [pc, #224]	; (8008b18 <__mdiff+0x10c>)
 8008a36:	f000 fdbb 	bl	80095b0 <__assert_func>
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a44:	bfa4      	itt	ge
 8008a46:	463b      	movge	r3, r7
 8008a48:	4627      	movge	r7, r4
 8008a4a:	4630      	mov	r0, r6
 8008a4c:	6879      	ldr	r1, [r7, #4]
 8008a4e:	bfa6      	itte	ge
 8008a50:	461c      	movge	r4, r3
 8008a52:	2500      	movge	r5, #0
 8008a54:	2501      	movlt	r5, #1
 8008a56:	f7ff fcf5 	bl	8008444 <_Balloc>
 8008a5a:	b920      	cbnz	r0, 8008a66 <__mdiff+0x5a>
 8008a5c:	4b2d      	ldr	r3, [pc, #180]	; (8008b14 <__mdiff+0x108>)
 8008a5e:	4602      	mov	r2, r0
 8008a60:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008a64:	e7e6      	b.n	8008a34 <__mdiff+0x28>
 8008a66:	693e      	ldr	r6, [r7, #16]
 8008a68:	60c5      	str	r5, [r0, #12]
 8008a6a:	6925      	ldr	r5, [r4, #16]
 8008a6c:	f107 0114 	add.w	r1, r7, #20
 8008a70:	f104 0914 	add.w	r9, r4, #20
 8008a74:	f100 0e14 	add.w	lr, r0, #20
 8008a78:	f107 0210 	add.w	r2, r7, #16
 8008a7c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008a80:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008a84:	46f2      	mov	sl, lr
 8008a86:	2700      	movs	r7, #0
 8008a88:	f859 3b04 	ldr.w	r3, [r9], #4
 8008a8c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008a90:	fa1f f883 	uxth.w	r8, r3
 8008a94:	fa17 f78b 	uxtah	r7, r7, fp
 8008a98:	0c1b      	lsrs	r3, r3, #16
 8008a9a:	eba7 0808 	sub.w	r8, r7, r8
 8008a9e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008aa2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008aa6:	fa1f f888 	uxth.w	r8, r8
 8008aaa:	141f      	asrs	r7, r3, #16
 8008aac:	454d      	cmp	r5, r9
 8008aae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008ab2:	f84a 3b04 	str.w	r3, [sl], #4
 8008ab6:	d8e7      	bhi.n	8008a88 <__mdiff+0x7c>
 8008ab8:	1b2b      	subs	r3, r5, r4
 8008aba:	3b15      	subs	r3, #21
 8008abc:	f023 0303 	bic.w	r3, r3, #3
 8008ac0:	3304      	adds	r3, #4
 8008ac2:	3415      	adds	r4, #21
 8008ac4:	42a5      	cmp	r5, r4
 8008ac6:	bf38      	it	cc
 8008ac8:	2304      	movcc	r3, #4
 8008aca:	4419      	add	r1, r3
 8008acc:	4473      	add	r3, lr
 8008ace:	469e      	mov	lr, r3
 8008ad0:	460d      	mov	r5, r1
 8008ad2:	4565      	cmp	r5, ip
 8008ad4:	d30e      	bcc.n	8008af4 <__mdiff+0xe8>
 8008ad6:	f10c 0203 	add.w	r2, ip, #3
 8008ada:	1a52      	subs	r2, r2, r1
 8008adc:	f022 0203 	bic.w	r2, r2, #3
 8008ae0:	3903      	subs	r1, #3
 8008ae2:	458c      	cmp	ip, r1
 8008ae4:	bf38      	it	cc
 8008ae6:	2200      	movcc	r2, #0
 8008ae8:	441a      	add	r2, r3
 8008aea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008aee:	b17b      	cbz	r3, 8008b10 <__mdiff+0x104>
 8008af0:	6106      	str	r6, [r0, #16]
 8008af2:	e7a5      	b.n	8008a40 <__mdiff+0x34>
 8008af4:	f855 8b04 	ldr.w	r8, [r5], #4
 8008af8:	fa17 f488 	uxtah	r4, r7, r8
 8008afc:	1422      	asrs	r2, r4, #16
 8008afe:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008b02:	b2a4      	uxth	r4, r4
 8008b04:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008b08:	f84e 4b04 	str.w	r4, [lr], #4
 8008b0c:	1417      	asrs	r7, r2, #16
 8008b0e:	e7e0      	b.n	8008ad2 <__mdiff+0xc6>
 8008b10:	3e01      	subs	r6, #1
 8008b12:	e7ea      	b.n	8008aea <__mdiff+0xde>
 8008b14:	08009a84 	.word	0x08009a84
 8008b18:	08009b78 	.word	0x08009b78

08008b1c <__ulp>:
 8008b1c:	b082      	sub	sp, #8
 8008b1e:	ed8d 0b00 	vstr	d0, [sp]
 8008b22:	9b01      	ldr	r3, [sp, #4]
 8008b24:	4912      	ldr	r1, [pc, #72]	; (8008b70 <__ulp+0x54>)
 8008b26:	4019      	ands	r1, r3
 8008b28:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008b2c:	2900      	cmp	r1, #0
 8008b2e:	dd05      	ble.n	8008b3c <__ulp+0x20>
 8008b30:	2200      	movs	r2, #0
 8008b32:	460b      	mov	r3, r1
 8008b34:	ec43 2b10 	vmov	d0, r2, r3
 8008b38:	b002      	add	sp, #8
 8008b3a:	4770      	bx	lr
 8008b3c:	4249      	negs	r1, r1
 8008b3e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008b42:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008b46:	f04f 0200 	mov.w	r2, #0
 8008b4a:	f04f 0300 	mov.w	r3, #0
 8008b4e:	da04      	bge.n	8008b5a <__ulp+0x3e>
 8008b50:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008b54:	fa41 f300 	asr.w	r3, r1, r0
 8008b58:	e7ec      	b.n	8008b34 <__ulp+0x18>
 8008b5a:	f1a0 0114 	sub.w	r1, r0, #20
 8008b5e:	291e      	cmp	r1, #30
 8008b60:	bfda      	itte	le
 8008b62:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008b66:	fa20 f101 	lsrle.w	r1, r0, r1
 8008b6a:	2101      	movgt	r1, #1
 8008b6c:	460a      	mov	r2, r1
 8008b6e:	e7e1      	b.n	8008b34 <__ulp+0x18>
 8008b70:	7ff00000 	.word	0x7ff00000

08008b74 <__b2d>:
 8008b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b76:	6905      	ldr	r5, [r0, #16]
 8008b78:	f100 0714 	add.w	r7, r0, #20
 8008b7c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008b80:	1f2e      	subs	r6, r5, #4
 8008b82:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008b86:	4620      	mov	r0, r4
 8008b88:	f7ff fd52 	bl	8008630 <__hi0bits>
 8008b8c:	f1c0 0320 	rsb	r3, r0, #32
 8008b90:	280a      	cmp	r0, #10
 8008b92:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008c10 <__b2d+0x9c>
 8008b96:	600b      	str	r3, [r1, #0]
 8008b98:	dc14      	bgt.n	8008bc4 <__b2d+0x50>
 8008b9a:	f1c0 0e0b 	rsb	lr, r0, #11
 8008b9e:	fa24 f10e 	lsr.w	r1, r4, lr
 8008ba2:	42b7      	cmp	r7, r6
 8008ba4:	ea41 030c 	orr.w	r3, r1, ip
 8008ba8:	bf34      	ite	cc
 8008baa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008bae:	2100      	movcs	r1, #0
 8008bb0:	3015      	adds	r0, #21
 8008bb2:	fa04 f000 	lsl.w	r0, r4, r0
 8008bb6:	fa21 f10e 	lsr.w	r1, r1, lr
 8008bba:	ea40 0201 	orr.w	r2, r0, r1
 8008bbe:	ec43 2b10 	vmov	d0, r2, r3
 8008bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bc4:	42b7      	cmp	r7, r6
 8008bc6:	bf3a      	itte	cc
 8008bc8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008bcc:	f1a5 0608 	subcc.w	r6, r5, #8
 8008bd0:	2100      	movcs	r1, #0
 8008bd2:	380b      	subs	r0, #11
 8008bd4:	d017      	beq.n	8008c06 <__b2d+0x92>
 8008bd6:	f1c0 0c20 	rsb	ip, r0, #32
 8008bda:	fa04 f500 	lsl.w	r5, r4, r0
 8008bde:	42be      	cmp	r6, r7
 8008be0:	fa21 f40c 	lsr.w	r4, r1, ip
 8008be4:	ea45 0504 	orr.w	r5, r5, r4
 8008be8:	bf8c      	ite	hi
 8008bea:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008bee:	2400      	movls	r4, #0
 8008bf0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008bf4:	fa01 f000 	lsl.w	r0, r1, r0
 8008bf8:	fa24 f40c 	lsr.w	r4, r4, ip
 8008bfc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008c00:	ea40 0204 	orr.w	r2, r0, r4
 8008c04:	e7db      	b.n	8008bbe <__b2d+0x4a>
 8008c06:	ea44 030c 	orr.w	r3, r4, ip
 8008c0a:	460a      	mov	r2, r1
 8008c0c:	e7d7      	b.n	8008bbe <__b2d+0x4a>
 8008c0e:	bf00      	nop
 8008c10:	3ff00000 	.word	0x3ff00000

08008c14 <__d2b>:
 8008c14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008c18:	4689      	mov	r9, r1
 8008c1a:	2101      	movs	r1, #1
 8008c1c:	ec57 6b10 	vmov	r6, r7, d0
 8008c20:	4690      	mov	r8, r2
 8008c22:	f7ff fc0f 	bl	8008444 <_Balloc>
 8008c26:	4604      	mov	r4, r0
 8008c28:	b930      	cbnz	r0, 8008c38 <__d2b+0x24>
 8008c2a:	4602      	mov	r2, r0
 8008c2c:	4b25      	ldr	r3, [pc, #148]	; (8008cc4 <__d2b+0xb0>)
 8008c2e:	4826      	ldr	r0, [pc, #152]	; (8008cc8 <__d2b+0xb4>)
 8008c30:	f240 310a 	movw	r1, #778	; 0x30a
 8008c34:	f000 fcbc 	bl	80095b0 <__assert_func>
 8008c38:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008c3c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008c40:	bb35      	cbnz	r5, 8008c90 <__d2b+0x7c>
 8008c42:	2e00      	cmp	r6, #0
 8008c44:	9301      	str	r3, [sp, #4]
 8008c46:	d028      	beq.n	8008c9a <__d2b+0x86>
 8008c48:	4668      	mov	r0, sp
 8008c4a:	9600      	str	r6, [sp, #0]
 8008c4c:	f7ff fd10 	bl	8008670 <__lo0bits>
 8008c50:	9900      	ldr	r1, [sp, #0]
 8008c52:	b300      	cbz	r0, 8008c96 <__d2b+0x82>
 8008c54:	9a01      	ldr	r2, [sp, #4]
 8008c56:	f1c0 0320 	rsb	r3, r0, #32
 8008c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c5e:	430b      	orrs	r3, r1
 8008c60:	40c2      	lsrs	r2, r0
 8008c62:	6163      	str	r3, [r4, #20]
 8008c64:	9201      	str	r2, [sp, #4]
 8008c66:	9b01      	ldr	r3, [sp, #4]
 8008c68:	61a3      	str	r3, [r4, #24]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	bf14      	ite	ne
 8008c6e:	2202      	movne	r2, #2
 8008c70:	2201      	moveq	r2, #1
 8008c72:	6122      	str	r2, [r4, #16]
 8008c74:	b1d5      	cbz	r5, 8008cac <__d2b+0x98>
 8008c76:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008c7a:	4405      	add	r5, r0
 8008c7c:	f8c9 5000 	str.w	r5, [r9]
 8008c80:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008c84:	f8c8 0000 	str.w	r0, [r8]
 8008c88:	4620      	mov	r0, r4
 8008c8a:	b003      	add	sp, #12
 8008c8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008c94:	e7d5      	b.n	8008c42 <__d2b+0x2e>
 8008c96:	6161      	str	r1, [r4, #20]
 8008c98:	e7e5      	b.n	8008c66 <__d2b+0x52>
 8008c9a:	a801      	add	r0, sp, #4
 8008c9c:	f7ff fce8 	bl	8008670 <__lo0bits>
 8008ca0:	9b01      	ldr	r3, [sp, #4]
 8008ca2:	6163      	str	r3, [r4, #20]
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	6122      	str	r2, [r4, #16]
 8008ca8:	3020      	adds	r0, #32
 8008caa:	e7e3      	b.n	8008c74 <__d2b+0x60>
 8008cac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008cb0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008cb4:	f8c9 0000 	str.w	r0, [r9]
 8008cb8:	6918      	ldr	r0, [r3, #16]
 8008cba:	f7ff fcb9 	bl	8008630 <__hi0bits>
 8008cbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008cc2:	e7df      	b.n	8008c84 <__d2b+0x70>
 8008cc4:	08009a84 	.word	0x08009a84
 8008cc8:	08009b78 	.word	0x08009b78

08008ccc <__ratio>:
 8008ccc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cd0:	4688      	mov	r8, r1
 8008cd2:	4669      	mov	r1, sp
 8008cd4:	4681      	mov	r9, r0
 8008cd6:	f7ff ff4d 	bl	8008b74 <__b2d>
 8008cda:	a901      	add	r1, sp, #4
 8008cdc:	4640      	mov	r0, r8
 8008cde:	ec55 4b10 	vmov	r4, r5, d0
 8008ce2:	f7ff ff47 	bl	8008b74 <__b2d>
 8008ce6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008cea:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008cee:	eba3 0c02 	sub.w	ip, r3, r2
 8008cf2:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008cf6:	1a9b      	subs	r3, r3, r2
 8008cf8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008cfc:	ec51 0b10 	vmov	r0, r1, d0
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	bfd6      	itet	le
 8008d04:	460a      	movle	r2, r1
 8008d06:	462a      	movgt	r2, r5
 8008d08:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008d0c:	468b      	mov	fp, r1
 8008d0e:	462f      	mov	r7, r5
 8008d10:	bfd4      	ite	le
 8008d12:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008d16:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008d1a:	4620      	mov	r0, r4
 8008d1c:	ee10 2a10 	vmov	r2, s0
 8008d20:	465b      	mov	r3, fp
 8008d22:	4639      	mov	r1, r7
 8008d24:	f7f7 fd9a 	bl	800085c <__aeabi_ddiv>
 8008d28:	ec41 0b10 	vmov	d0, r0, r1
 8008d2c:	b003      	add	sp, #12
 8008d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008d32 <__copybits>:
 8008d32:	3901      	subs	r1, #1
 8008d34:	b570      	push	{r4, r5, r6, lr}
 8008d36:	1149      	asrs	r1, r1, #5
 8008d38:	6914      	ldr	r4, [r2, #16]
 8008d3a:	3101      	adds	r1, #1
 8008d3c:	f102 0314 	add.w	r3, r2, #20
 8008d40:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008d44:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008d48:	1f05      	subs	r5, r0, #4
 8008d4a:	42a3      	cmp	r3, r4
 8008d4c:	d30c      	bcc.n	8008d68 <__copybits+0x36>
 8008d4e:	1aa3      	subs	r3, r4, r2
 8008d50:	3b11      	subs	r3, #17
 8008d52:	f023 0303 	bic.w	r3, r3, #3
 8008d56:	3211      	adds	r2, #17
 8008d58:	42a2      	cmp	r2, r4
 8008d5a:	bf88      	it	hi
 8008d5c:	2300      	movhi	r3, #0
 8008d5e:	4418      	add	r0, r3
 8008d60:	2300      	movs	r3, #0
 8008d62:	4288      	cmp	r0, r1
 8008d64:	d305      	bcc.n	8008d72 <__copybits+0x40>
 8008d66:	bd70      	pop	{r4, r5, r6, pc}
 8008d68:	f853 6b04 	ldr.w	r6, [r3], #4
 8008d6c:	f845 6f04 	str.w	r6, [r5, #4]!
 8008d70:	e7eb      	b.n	8008d4a <__copybits+0x18>
 8008d72:	f840 3b04 	str.w	r3, [r0], #4
 8008d76:	e7f4      	b.n	8008d62 <__copybits+0x30>

08008d78 <__any_on>:
 8008d78:	f100 0214 	add.w	r2, r0, #20
 8008d7c:	6900      	ldr	r0, [r0, #16]
 8008d7e:	114b      	asrs	r3, r1, #5
 8008d80:	4298      	cmp	r0, r3
 8008d82:	b510      	push	{r4, lr}
 8008d84:	db11      	blt.n	8008daa <__any_on+0x32>
 8008d86:	dd0a      	ble.n	8008d9e <__any_on+0x26>
 8008d88:	f011 011f 	ands.w	r1, r1, #31
 8008d8c:	d007      	beq.n	8008d9e <__any_on+0x26>
 8008d8e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008d92:	fa24 f001 	lsr.w	r0, r4, r1
 8008d96:	fa00 f101 	lsl.w	r1, r0, r1
 8008d9a:	428c      	cmp	r4, r1
 8008d9c:	d10b      	bne.n	8008db6 <__any_on+0x3e>
 8008d9e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d803      	bhi.n	8008dae <__any_on+0x36>
 8008da6:	2000      	movs	r0, #0
 8008da8:	bd10      	pop	{r4, pc}
 8008daa:	4603      	mov	r3, r0
 8008dac:	e7f7      	b.n	8008d9e <__any_on+0x26>
 8008dae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008db2:	2900      	cmp	r1, #0
 8008db4:	d0f5      	beq.n	8008da2 <__any_on+0x2a>
 8008db6:	2001      	movs	r0, #1
 8008db8:	e7f6      	b.n	8008da8 <__any_on+0x30>

08008dba <_calloc_r>:
 8008dba:	b513      	push	{r0, r1, r4, lr}
 8008dbc:	434a      	muls	r2, r1
 8008dbe:	4611      	mov	r1, r2
 8008dc0:	9201      	str	r2, [sp, #4]
 8008dc2:	f000 f859 	bl	8008e78 <_malloc_r>
 8008dc6:	4604      	mov	r4, r0
 8008dc8:	b118      	cbz	r0, 8008dd2 <_calloc_r+0x18>
 8008dca:	9a01      	ldr	r2, [sp, #4]
 8008dcc:	2100      	movs	r1, #0
 8008dce:	f7fc f85d 	bl	8004e8c <memset>
 8008dd2:	4620      	mov	r0, r4
 8008dd4:	b002      	add	sp, #8
 8008dd6:	bd10      	pop	{r4, pc}

08008dd8 <_free_r>:
 8008dd8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008dda:	2900      	cmp	r1, #0
 8008ddc:	d048      	beq.n	8008e70 <_free_r+0x98>
 8008dde:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008de2:	9001      	str	r0, [sp, #4]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	f1a1 0404 	sub.w	r4, r1, #4
 8008dea:	bfb8      	it	lt
 8008dec:	18e4      	addlt	r4, r4, r3
 8008dee:	f000 fc6d 	bl	80096cc <__malloc_lock>
 8008df2:	4a20      	ldr	r2, [pc, #128]	; (8008e74 <_free_r+0x9c>)
 8008df4:	9801      	ldr	r0, [sp, #4]
 8008df6:	6813      	ldr	r3, [r2, #0]
 8008df8:	4615      	mov	r5, r2
 8008dfa:	b933      	cbnz	r3, 8008e0a <_free_r+0x32>
 8008dfc:	6063      	str	r3, [r4, #4]
 8008dfe:	6014      	str	r4, [r2, #0]
 8008e00:	b003      	add	sp, #12
 8008e02:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e06:	f000 bc67 	b.w	80096d8 <__malloc_unlock>
 8008e0a:	42a3      	cmp	r3, r4
 8008e0c:	d90b      	bls.n	8008e26 <_free_r+0x4e>
 8008e0e:	6821      	ldr	r1, [r4, #0]
 8008e10:	1862      	adds	r2, r4, r1
 8008e12:	4293      	cmp	r3, r2
 8008e14:	bf04      	itt	eq
 8008e16:	681a      	ldreq	r2, [r3, #0]
 8008e18:	685b      	ldreq	r3, [r3, #4]
 8008e1a:	6063      	str	r3, [r4, #4]
 8008e1c:	bf04      	itt	eq
 8008e1e:	1852      	addeq	r2, r2, r1
 8008e20:	6022      	streq	r2, [r4, #0]
 8008e22:	602c      	str	r4, [r5, #0]
 8008e24:	e7ec      	b.n	8008e00 <_free_r+0x28>
 8008e26:	461a      	mov	r2, r3
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	b10b      	cbz	r3, 8008e30 <_free_r+0x58>
 8008e2c:	42a3      	cmp	r3, r4
 8008e2e:	d9fa      	bls.n	8008e26 <_free_r+0x4e>
 8008e30:	6811      	ldr	r1, [r2, #0]
 8008e32:	1855      	adds	r5, r2, r1
 8008e34:	42a5      	cmp	r5, r4
 8008e36:	d10b      	bne.n	8008e50 <_free_r+0x78>
 8008e38:	6824      	ldr	r4, [r4, #0]
 8008e3a:	4421      	add	r1, r4
 8008e3c:	1854      	adds	r4, r2, r1
 8008e3e:	42a3      	cmp	r3, r4
 8008e40:	6011      	str	r1, [r2, #0]
 8008e42:	d1dd      	bne.n	8008e00 <_free_r+0x28>
 8008e44:	681c      	ldr	r4, [r3, #0]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	6053      	str	r3, [r2, #4]
 8008e4a:	4421      	add	r1, r4
 8008e4c:	6011      	str	r1, [r2, #0]
 8008e4e:	e7d7      	b.n	8008e00 <_free_r+0x28>
 8008e50:	d902      	bls.n	8008e58 <_free_r+0x80>
 8008e52:	230c      	movs	r3, #12
 8008e54:	6003      	str	r3, [r0, #0]
 8008e56:	e7d3      	b.n	8008e00 <_free_r+0x28>
 8008e58:	6825      	ldr	r5, [r4, #0]
 8008e5a:	1961      	adds	r1, r4, r5
 8008e5c:	428b      	cmp	r3, r1
 8008e5e:	bf04      	itt	eq
 8008e60:	6819      	ldreq	r1, [r3, #0]
 8008e62:	685b      	ldreq	r3, [r3, #4]
 8008e64:	6063      	str	r3, [r4, #4]
 8008e66:	bf04      	itt	eq
 8008e68:	1949      	addeq	r1, r1, r5
 8008e6a:	6021      	streq	r1, [r4, #0]
 8008e6c:	6054      	str	r4, [r2, #4]
 8008e6e:	e7c7      	b.n	8008e00 <_free_r+0x28>
 8008e70:	b003      	add	sp, #12
 8008e72:	bd30      	pop	{r4, r5, pc}
 8008e74:	2000023c 	.word	0x2000023c

08008e78 <_malloc_r>:
 8008e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e7a:	1ccd      	adds	r5, r1, #3
 8008e7c:	f025 0503 	bic.w	r5, r5, #3
 8008e80:	3508      	adds	r5, #8
 8008e82:	2d0c      	cmp	r5, #12
 8008e84:	bf38      	it	cc
 8008e86:	250c      	movcc	r5, #12
 8008e88:	2d00      	cmp	r5, #0
 8008e8a:	4606      	mov	r6, r0
 8008e8c:	db01      	blt.n	8008e92 <_malloc_r+0x1a>
 8008e8e:	42a9      	cmp	r1, r5
 8008e90:	d903      	bls.n	8008e9a <_malloc_r+0x22>
 8008e92:	230c      	movs	r3, #12
 8008e94:	6033      	str	r3, [r6, #0]
 8008e96:	2000      	movs	r0, #0
 8008e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e9a:	f000 fc17 	bl	80096cc <__malloc_lock>
 8008e9e:	4921      	ldr	r1, [pc, #132]	; (8008f24 <_malloc_r+0xac>)
 8008ea0:	680a      	ldr	r2, [r1, #0]
 8008ea2:	4614      	mov	r4, r2
 8008ea4:	b99c      	cbnz	r4, 8008ece <_malloc_r+0x56>
 8008ea6:	4f20      	ldr	r7, [pc, #128]	; (8008f28 <_malloc_r+0xb0>)
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	b923      	cbnz	r3, 8008eb6 <_malloc_r+0x3e>
 8008eac:	4621      	mov	r1, r4
 8008eae:	4630      	mov	r0, r6
 8008eb0:	f000 fafa 	bl	80094a8 <_sbrk_r>
 8008eb4:	6038      	str	r0, [r7, #0]
 8008eb6:	4629      	mov	r1, r5
 8008eb8:	4630      	mov	r0, r6
 8008eba:	f000 faf5 	bl	80094a8 <_sbrk_r>
 8008ebe:	1c43      	adds	r3, r0, #1
 8008ec0:	d123      	bne.n	8008f0a <_malloc_r+0x92>
 8008ec2:	230c      	movs	r3, #12
 8008ec4:	6033      	str	r3, [r6, #0]
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	f000 fc06 	bl	80096d8 <__malloc_unlock>
 8008ecc:	e7e3      	b.n	8008e96 <_malloc_r+0x1e>
 8008ece:	6823      	ldr	r3, [r4, #0]
 8008ed0:	1b5b      	subs	r3, r3, r5
 8008ed2:	d417      	bmi.n	8008f04 <_malloc_r+0x8c>
 8008ed4:	2b0b      	cmp	r3, #11
 8008ed6:	d903      	bls.n	8008ee0 <_malloc_r+0x68>
 8008ed8:	6023      	str	r3, [r4, #0]
 8008eda:	441c      	add	r4, r3
 8008edc:	6025      	str	r5, [r4, #0]
 8008ede:	e004      	b.n	8008eea <_malloc_r+0x72>
 8008ee0:	6863      	ldr	r3, [r4, #4]
 8008ee2:	42a2      	cmp	r2, r4
 8008ee4:	bf0c      	ite	eq
 8008ee6:	600b      	streq	r3, [r1, #0]
 8008ee8:	6053      	strne	r3, [r2, #4]
 8008eea:	4630      	mov	r0, r6
 8008eec:	f000 fbf4 	bl	80096d8 <__malloc_unlock>
 8008ef0:	f104 000b 	add.w	r0, r4, #11
 8008ef4:	1d23      	adds	r3, r4, #4
 8008ef6:	f020 0007 	bic.w	r0, r0, #7
 8008efa:	1ac2      	subs	r2, r0, r3
 8008efc:	d0cc      	beq.n	8008e98 <_malloc_r+0x20>
 8008efe:	1a1b      	subs	r3, r3, r0
 8008f00:	50a3      	str	r3, [r4, r2]
 8008f02:	e7c9      	b.n	8008e98 <_malloc_r+0x20>
 8008f04:	4622      	mov	r2, r4
 8008f06:	6864      	ldr	r4, [r4, #4]
 8008f08:	e7cc      	b.n	8008ea4 <_malloc_r+0x2c>
 8008f0a:	1cc4      	adds	r4, r0, #3
 8008f0c:	f024 0403 	bic.w	r4, r4, #3
 8008f10:	42a0      	cmp	r0, r4
 8008f12:	d0e3      	beq.n	8008edc <_malloc_r+0x64>
 8008f14:	1a21      	subs	r1, r4, r0
 8008f16:	4630      	mov	r0, r6
 8008f18:	f000 fac6 	bl	80094a8 <_sbrk_r>
 8008f1c:	3001      	adds	r0, #1
 8008f1e:	d1dd      	bne.n	8008edc <_malloc_r+0x64>
 8008f20:	e7cf      	b.n	8008ec2 <_malloc_r+0x4a>
 8008f22:	bf00      	nop
 8008f24:	2000023c 	.word	0x2000023c
 8008f28:	20000240 	.word	0x20000240

08008f2c <__ssputs_r>:
 8008f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f30:	688e      	ldr	r6, [r1, #8]
 8008f32:	429e      	cmp	r6, r3
 8008f34:	4682      	mov	sl, r0
 8008f36:	460c      	mov	r4, r1
 8008f38:	4690      	mov	r8, r2
 8008f3a:	461f      	mov	r7, r3
 8008f3c:	d838      	bhi.n	8008fb0 <__ssputs_r+0x84>
 8008f3e:	898a      	ldrh	r2, [r1, #12]
 8008f40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f44:	d032      	beq.n	8008fac <__ssputs_r+0x80>
 8008f46:	6825      	ldr	r5, [r4, #0]
 8008f48:	6909      	ldr	r1, [r1, #16]
 8008f4a:	eba5 0901 	sub.w	r9, r5, r1
 8008f4e:	6965      	ldr	r5, [r4, #20]
 8008f50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f58:	3301      	adds	r3, #1
 8008f5a:	444b      	add	r3, r9
 8008f5c:	106d      	asrs	r5, r5, #1
 8008f5e:	429d      	cmp	r5, r3
 8008f60:	bf38      	it	cc
 8008f62:	461d      	movcc	r5, r3
 8008f64:	0553      	lsls	r3, r2, #21
 8008f66:	d531      	bpl.n	8008fcc <__ssputs_r+0xa0>
 8008f68:	4629      	mov	r1, r5
 8008f6a:	f7ff ff85 	bl	8008e78 <_malloc_r>
 8008f6e:	4606      	mov	r6, r0
 8008f70:	b950      	cbnz	r0, 8008f88 <__ssputs_r+0x5c>
 8008f72:	230c      	movs	r3, #12
 8008f74:	f8ca 3000 	str.w	r3, [sl]
 8008f78:	89a3      	ldrh	r3, [r4, #12]
 8008f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f7e:	81a3      	strh	r3, [r4, #12]
 8008f80:	f04f 30ff 	mov.w	r0, #4294967295
 8008f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f88:	6921      	ldr	r1, [r4, #16]
 8008f8a:	464a      	mov	r2, r9
 8008f8c:	f7ff fa4c 	bl	8008428 <memcpy>
 8008f90:	89a3      	ldrh	r3, [r4, #12]
 8008f92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f9a:	81a3      	strh	r3, [r4, #12]
 8008f9c:	6126      	str	r6, [r4, #16]
 8008f9e:	6165      	str	r5, [r4, #20]
 8008fa0:	444e      	add	r6, r9
 8008fa2:	eba5 0509 	sub.w	r5, r5, r9
 8008fa6:	6026      	str	r6, [r4, #0]
 8008fa8:	60a5      	str	r5, [r4, #8]
 8008faa:	463e      	mov	r6, r7
 8008fac:	42be      	cmp	r6, r7
 8008fae:	d900      	bls.n	8008fb2 <__ssputs_r+0x86>
 8008fb0:	463e      	mov	r6, r7
 8008fb2:	4632      	mov	r2, r6
 8008fb4:	6820      	ldr	r0, [r4, #0]
 8008fb6:	4641      	mov	r1, r8
 8008fb8:	f000 fb6e 	bl	8009698 <memmove>
 8008fbc:	68a3      	ldr	r3, [r4, #8]
 8008fbe:	6822      	ldr	r2, [r4, #0]
 8008fc0:	1b9b      	subs	r3, r3, r6
 8008fc2:	4432      	add	r2, r6
 8008fc4:	60a3      	str	r3, [r4, #8]
 8008fc6:	6022      	str	r2, [r4, #0]
 8008fc8:	2000      	movs	r0, #0
 8008fca:	e7db      	b.n	8008f84 <__ssputs_r+0x58>
 8008fcc:	462a      	mov	r2, r5
 8008fce:	f000 fb89 	bl	80096e4 <_realloc_r>
 8008fd2:	4606      	mov	r6, r0
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	d1e1      	bne.n	8008f9c <__ssputs_r+0x70>
 8008fd8:	6921      	ldr	r1, [r4, #16]
 8008fda:	4650      	mov	r0, sl
 8008fdc:	f7ff fefc 	bl	8008dd8 <_free_r>
 8008fe0:	e7c7      	b.n	8008f72 <__ssputs_r+0x46>
	...

08008fe4 <_svfiprintf_r>:
 8008fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe8:	4698      	mov	r8, r3
 8008fea:	898b      	ldrh	r3, [r1, #12]
 8008fec:	061b      	lsls	r3, r3, #24
 8008fee:	b09d      	sub	sp, #116	; 0x74
 8008ff0:	4607      	mov	r7, r0
 8008ff2:	460d      	mov	r5, r1
 8008ff4:	4614      	mov	r4, r2
 8008ff6:	d50e      	bpl.n	8009016 <_svfiprintf_r+0x32>
 8008ff8:	690b      	ldr	r3, [r1, #16]
 8008ffa:	b963      	cbnz	r3, 8009016 <_svfiprintf_r+0x32>
 8008ffc:	2140      	movs	r1, #64	; 0x40
 8008ffe:	f7ff ff3b 	bl	8008e78 <_malloc_r>
 8009002:	6028      	str	r0, [r5, #0]
 8009004:	6128      	str	r0, [r5, #16]
 8009006:	b920      	cbnz	r0, 8009012 <_svfiprintf_r+0x2e>
 8009008:	230c      	movs	r3, #12
 800900a:	603b      	str	r3, [r7, #0]
 800900c:	f04f 30ff 	mov.w	r0, #4294967295
 8009010:	e0d1      	b.n	80091b6 <_svfiprintf_r+0x1d2>
 8009012:	2340      	movs	r3, #64	; 0x40
 8009014:	616b      	str	r3, [r5, #20]
 8009016:	2300      	movs	r3, #0
 8009018:	9309      	str	r3, [sp, #36]	; 0x24
 800901a:	2320      	movs	r3, #32
 800901c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009020:	f8cd 800c 	str.w	r8, [sp, #12]
 8009024:	2330      	movs	r3, #48	; 0x30
 8009026:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80091d0 <_svfiprintf_r+0x1ec>
 800902a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800902e:	f04f 0901 	mov.w	r9, #1
 8009032:	4623      	mov	r3, r4
 8009034:	469a      	mov	sl, r3
 8009036:	f813 2b01 	ldrb.w	r2, [r3], #1
 800903a:	b10a      	cbz	r2, 8009040 <_svfiprintf_r+0x5c>
 800903c:	2a25      	cmp	r2, #37	; 0x25
 800903e:	d1f9      	bne.n	8009034 <_svfiprintf_r+0x50>
 8009040:	ebba 0b04 	subs.w	fp, sl, r4
 8009044:	d00b      	beq.n	800905e <_svfiprintf_r+0x7a>
 8009046:	465b      	mov	r3, fp
 8009048:	4622      	mov	r2, r4
 800904a:	4629      	mov	r1, r5
 800904c:	4638      	mov	r0, r7
 800904e:	f7ff ff6d 	bl	8008f2c <__ssputs_r>
 8009052:	3001      	adds	r0, #1
 8009054:	f000 80aa 	beq.w	80091ac <_svfiprintf_r+0x1c8>
 8009058:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800905a:	445a      	add	r2, fp
 800905c:	9209      	str	r2, [sp, #36]	; 0x24
 800905e:	f89a 3000 	ldrb.w	r3, [sl]
 8009062:	2b00      	cmp	r3, #0
 8009064:	f000 80a2 	beq.w	80091ac <_svfiprintf_r+0x1c8>
 8009068:	2300      	movs	r3, #0
 800906a:	f04f 32ff 	mov.w	r2, #4294967295
 800906e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009072:	f10a 0a01 	add.w	sl, sl, #1
 8009076:	9304      	str	r3, [sp, #16]
 8009078:	9307      	str	r3, [sp, #28]
 800907a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800907e:	931a      	str	r3, [sp, #104]	; 0x68
 8009080:	4654      	mov	r4, sl
 8009082:	2205      	movs	r2, #5
 8009084:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009088:	4851      	ldr	r0, [pc, #324]	; (80091d0 <_svfiprintf_r+0x1ec>)
 800908a:	f7f7 f8b1 	bl	80001f0 <memchr>
 800908e:	9a04      	ldr	r2, [sp, #16]
 8009090:	b9d8      	cbnz	r0, 80090ca <_svfiprintf_r+0xe6>
 8009092:	06d0      	lsls	r0, r2, #27
 8009094:	bf44      	itt	mi
 8009096:	2320      	movmi	r3, #32
 8009098:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800909c:	0711      	lsls	r1, r2, #28
 800909e:	bf44      	itt	mi
 80090a0:	232b      	movmi	r3, #43	; 0x2b
 80090a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090a6:	f89a 3000 	ldrb.w	r3, [sl]
 80090aa:	2b2a      	cmp	r3, #42	; 0x2a
 80090ac:	d015      	beq.n	80090da <_svfiprintf_r+0xf6>
 80090ae:	9a07      	ldr	r2, [sp, #28]
 80090b0:	4654      	mov	r4, sl
 80090b2:	2000      	movs	r0, #0
 80090b4:	f04f 0c0a 	mov.w	ip, #10
 80090b8:	4621      	mov	r1, r4
 80090ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090be:	3b30      	subs	r3, #48	; 0x30
 80090c0:	2b09      	cmp	r3, #9
 80090c2:	d94e      	bls.n	8009162 <_svfiprintf_r+0x17e>
 80090c4:	b1b0      	cbz	r0, 80090f4 <_svfiprintf_r+0x110>
 80090c6:	9207      	str	r2, [sp, #28]
 80090c8:	e014      	b.n	80090f4 <_svfiprintf_r+0x110>
 80090ca:	eba0 0308 	sub.w	r3, r0, r8
 80090ce:	fa09 f303 	lsl.w	r3, r9, r3
 80090d2:	4313      	orrs	r3, r2
 80090d4:	9304      	str	r3, [sp, #16]
 80090d6:	46a2      	mov	sl, r4
 80090d8:	e7d2      	b.n	8009080 <_svfiprintf_r+0x9c>
 80090da:	9b03      	ldr	r3, [sp, #12]
 80090dc:	1d19      	adds	r1, r3, #4
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	9103      	str	r1, [sp, #12]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	bfbb      	ittet	lt
 80090e6:	425b      	neglt	r3, r3
 80090e8:	f042 0202 	orrlt.w	r2, r2, #2
 80090ec:	9307      	strge	r3, [sp, #28]
 80090ee:	9307      	strlt	r3, [sp, #28]
 80090f0:	bfb8      	it	lt
 80090f2:	9204      	strlt	r2, [sp, #16]
 80090f4:	7823      	ldrb	r3, [r4, #0]
 80090f6:	2b2e      	cmp	r3, #46	; 0x2e
 80090f8:	d10c      	bne.n	8009114 <_svfiprintf_r+0x130>
 80090fa:	7863      	ldrb	r3, [r4, #1]
 80090fc:	2b2a      	cmp	r3, #42	; 0x2a
 80090fe:	d135      	bne.n	800916c <_svfiprintf_r+0x188>
 8009100:	9b03      	ldr	r3, [sp, #12]
 8009102:	1d1a      	adds	r2, r3, #4
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	9203      	str	r2, [sp, #12]
 8009108:	2b00      	cmp	r3, #0
 800910a:	bfb8      	it	lt
 800910c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009110:	3402      	adds	r4, #2
 8009112:	9305      	str	r3, [sp, #20]
 8009114:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80091e0 <_svfiprintf_r+0x1fc>
 8009118:	7821      	ldrb	r1, [r4, #0]
 800911a:	2203      	movs	r2, #3
 800911c:	4650      	mov	r0, sl
 800911e:	f7f7 f867 	bl	80001f0 <memchr>
 8009122:	b140      	cbz	r0, 8009136 <_svfiprintf_r+0x152>
 8009124:	2340      	movs	r3, #64	; 0x40
 8009126:	eba0 000a 	sub.w	r0, r0, sl
 800912a:	fa03 f000 	lsl.w	r0, r3, r0
 800912e:	9b04      	ldr	r3, [sp, #16]
 8009130:	4303      	orrs	r3, r0
 8009132:	3401      	adds	r4, #1
 8009134:	9304      	str	r3, [sp, #16]
 8009136:	f814 1b01 	ldrb.w	r1, [r4], #1
 800913a:	4826      	ldr	r0, [pc, #152]	; (80091d4 <_svfiprintf_r+0x1f0>)
 800913c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009140:	2206      	movs	r2, #6
 8009142:	f7f7 f855 	bl	80001f0 <memchr>
 8009146:	2800      	cmp	r0, #0
 8009148:	d038      	beq.n	80091bc <_svfiprintf_r+0x1d8>
 800914a:	4b23      	ldr	r3, [pc, #140]	; (80091d8 <_svfiprintf_r+0x1f4>)
 800914c:	bb1b      	cbnz	r3, 8009196 <_svfiprintf_r+0x1b2>
 800914e:	9b03      	ldr	r3, [sp, #12]
 8009150:	3307      	adds	r3, #7
 8009152:	f023 0307 	bic.w	r3, r3, #7
 8009156:	3308      	adds	r3, #8
 8009158:	9303      	str	r3, [sp, #12]
 800915a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800915c:	4433      	add	r3, r6
 800915e:	9309      	str	r3, [sp, #36]	; 0x24
 8009160:	e767      	b.n	8009032 <_svfiprintf_r+0x4e>
 8009162:	fb0c 3202 	mla	r2, ip, r2, r3
 8009166:	460c      	mov	r4, r1
 8009168:	2001      	movs	r0, #1
 800916a:	e7a5      	b.n	80090b8 <_svfiprintf_r+0xd4>
 800916c:	2300      	movs	r3, #0
 800916e:	3401      	adds	r4, #1
 8009170:	9305      	str	r3, [sp, #20]
 8009172:	4619      	mov	r1, r3
 8009174:	f04f 0c0a 	mov.w	ip, #10
 8009178:	4620      	mov	r0, r4
 800917a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800917e:	3a30      	subs	r2, #48	; 0x30
 8009180:	2a09      	cmp	r2, #9
 8009182:	d903      	bls.n	800918c <_svfiprintf_r+0x1a8>
 8009184:	2b00      	cmp	r3, #0
 8009186:	d0c5      	beq.n	8009114 <_svfiprintf_r+0x130>
 8009188:	9105      	str	r1, [sp, #20]
 800918a:	e7c3      	b.n	8009114 <_svfiprintf_r+0x130>
 800918c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009190:	4604      	mov	r4, r0
 8009192:	2301      	movs	r3, #1
 8009194:	e7f0      	b.n	8009178 <_svfiprintf_r+0x194>
 8009196:	ab03      	add	r3, sp, #12
 8009198:	9300      	str	r3, [sp, #0]
 800919a:	462a      	mov	r2, r5
 800919c:	4b0f      	ldr	r3, [pc, #60]	; (80091dc <_svfiprintf_r+0x1f8>)
 800919e:	a904      	add	r1, sp, #16
 80091a0:	4638      	mov	r0, r7
 80091a2:	f7fb ff1b 	bl	8004fdc <_printf_float>
 80091a6:	1c42      	adds	r2, r0, #1
 80091a8:	4606      	mov	r6, r0
 80091aa:	d1d6      	bne.n	800915a <_svfiprintf_r+0x176>
 80091ac:	89ab      	ldrh	r3, [r5, #12]
 80091ae:	065b      	lsls	r3, r3, #25
 80091b0:	f53f af2c 	bmi.w	800900c <_svfiprintf_r+0x28>
 80091b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091b6:	b01d      	add	sp, #116	; 0x74
 80091b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091bc:	ab03      	add	r3, sp, #12
 80091be:	9300      	str	r3, [sp, #0]
 80091c0:	462a      	mov	r2, r5
 80091c2:	4b06      	ldr	r3, [pc, #24]	; (80091dc <_svfiprintf_r+0x1f8>)
 80091c4:	a904      	add	r1, sp, #16
 80091c6:	4638      	mov	r0, r7
 80091c8:	f7fc f9ac 	bl	8005524 <_printf_i>
 80091cc:	e7eb      	b.n	80091a6 <_svfiprintf_r+0x1c2>
 80091ce:	bf00      	nop
 80091d0:	08009cd4 	.word	0x08009cd4
 80091d4:	08009cde 	.word	0x08009cde
 80091d8:	08004fdd 	.word	0x08004fdd
 80091dc:	08008f2d 	.word	0x08008f2d
 80091e0:	08009cda 	.word	0x08009cda

080091e4 <__sfputc_r>:
 80091e4:	6893      	ldr	r3, [r2, #8]
 80091e6:	3b01      	subs	r3, #1
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	b410      	push	{r4}
 80091ec:	6093      	str	r3, [r2, #8]
 80091ee:	da08      	bge.n	8009202 <__sfputc_r+0x1e>
 80091f0:	6994      	ldr	r4, [r2, #24]
 80091f2:	42a3      	cmp	r3, r4
 80091f4:	db01      	blt.n	80091fa <__sfputc_r+0x16>
 80091f6:	290a      	cmp	r1, #10
 80091f8:	d103      	bne.n	8009202 <__sfputc_r+0x1e>
 80091fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091fe:	f7fd bc2d 	b.w	8006a5c <__swbuf_r>
 8009202:	6813      	ldr	r3, [r2, #0]
 8009204:	1c58      	adds	r0, r3, #1
 8009206:	6010      	str	r0, [r2, #0]
 8009208:	7019      	strb	r1, [r3, #0]
 800920a:	4608      	mov	r0, r1
 800920c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009210:	4770      	bx	lr

08009212 <__sfputs_r>:
 8009212:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009214:	4606      	mov	r6, r0
 8009216:	460f      	mov	r7, r1
 8009218:	4614      	mov	r4, r2
 800921a:	18d5      	adds	r5, r2, r3
 800921c:	42ac      	cmp	r4, r5
 800921e:	d101      	bne.n	8009224 <__sfputs_r+0x12>
 8009220:	2000      	movs	r0, #0
 8009222:	e007      	b.n	8009234 <__sfputs_r+0x22>
 8009224:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009228:	463a      	mov	r2, r7
 800922a:	4630      	mov	r0, r6
 800922c:	f7ff ffda 	bl	80091e4 <__sfputc_r>
 8009230:	1c43      	adds	r3, r0, #1
 8009232:	d1f3      	bne.n	800921c <__sfputs_r+0xa>
 8009234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009238 <_vfiprintf_r>:
 8009238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800923c:	460d      	mov	r5, r1
 800923e:	b09d      	sub	sp, #116	; 0x74
 8009240:	4614      	mov	r4, r2
 8009242:	4698      	mov	r8, r3
 8009244:	4606      	mov	r6, r0
 8009246:	b118      	cbz	r0, 8009250 <_vfiprintf_r+0x18>
 8009248:	6983      	ldr	r3, [r0, #24]
 800924a:	b90b      	cbnz	r3, 8009250 <_vfiprintf_r+0x18>
 800924c:	f7fe fc5a 	bl	8007b04 <__sinit>
 8009250:	4b89      	ldr	r3, [pc, #548]	; (8009478 <_vfiprintf_r+0x240>)
 8009252:	429d      	cmp	r5, r3
 8009254:	d11b      	bne.n	800928e <_vfiprintf_r+0x56>
 8009256:	6875      	ldr	r5, [r6, #4]
 8009258:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800925a:	07d9      	lsls	r1, r3, #31
 800925c:	d405      	bmi.n	800926a <_vfiprintf_r+0x32>
 800925e:	89ab      	ldrh	r3, [r5, #12]
 8009260:	059a      	lsls	r2, r3, #22
 8009262:	d402      	bmi.n	800926a <_vfiprintf_r+0x32>
 8009264:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009266:	f7ff f85e 	bl	8008326 <__retarget_lock_acquire_recursive>
 800926a:	89ab      	ldrh	r3, [r5, #12]
 800926c:	071b      	lsls	r3, r3, #28
 800926e:	d501      	bpl.n	8009274 <_vfiprintf_r+0x3c>
 8009270:	692b      	ldr	r3, [r5, #16]
 8009272:	b9eb      	cbnz	r3, 80092b0 <_vfiprintf_r+0x78>
 8009274:	4629      	mov	r1, r5
 8009276:	4630      	mov	r0, r6
 8009278:	f7fd fc42 	bl	8006b00 <__swsetup_r>
 800927c:	b1c0      	cbz	r0, 80092b0 <_vfiprintf_r+0x78>
 800927e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009280:	07dc      	lsls	r4, r3, #31
 8009282:	d50e      	bpl.n	80092a2 <_vfiprintf_r+0x6a>
 8009284:	f04f 30ff 	mov.w	r0, #4294967295
 8009288:	b01d      	add	sp, #116	; 0x74
 800928a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800928e:	4b7b      	ldr	r3, [pc, #492]	; (800947c <_vfiprintf_r+0x244>)
 8009290:	429d      	cmp	r5, r3
 8009292:	d101      	bne.n	8009298 <_vfiprintf_r+0x60>
 8009294:	68b5      	ldr	r5, [r6, #8]
 8009296:	e7df      	b.n	8009258 <_vfiprintf_r+0x20>
 8009298:	4b79      	ldr	r3, [pc, #484]	; (8009480 <_vfiprintf_r+0x248>)
 800929a:	429d      	cmp	r5, r3
 800929c:	bf08      	it	eq
 800929e:	68f5      	ldreq	r5, [r6, #12]
 80092a0:	e7da      	b.n	8009258 <_vfiprintf_r+0x20>
 80092a2:	89ab      	ldrh	r3, [r5, #12]
 80092a4:	0598      	lsls	r0, r3, #22
 80092a6:	d4ed      	bmi.n	8009284 <_vfiprintf_r+0x4c>
 80092a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80092aa:	f7ff f83d 	bl	8008328 <__retarget_lock_release_recursive>
 80092ae:	e7e9      	b.n	8009284 <_vfiprintf_r+0x4c>
 80092b0:	2300      	movs	r3, #0
 80092b2:	9309      	str	r3, [sp, #36]	; 0x24
 80092b4:	2320      	movs	r3, #32
 80092b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80092ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80092be:	2330      	movs	r3, #48	; 0x30
 80092c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009484 <_vfiprintf_r+0x24c>
 80092c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80092c8:	f04f 0901 	mov.w	r9, #1
 80092cc:	4623      	mov	r3, r4
 80092ce:	469a      	mov	sl, r3
 80092d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092d4:	b10a      	cbz	r2, 80092da <_vfiprintf_r+0xa2>
 80092d6:	2a25      	cmp	r2, #37	; 0x25
 80092d8:	d1f9      	bne.n	80092ce <_vfiprintf_r+0x96>
 80092da:	ebba 0b04 	subs.w	fp, sl, r4
 80092de:	d00b      	beq.n	80092f8 <_vfiprintf_r+0xc0>
 80092e0:	465b      	mov	r3, fp
 80092e2:	4622      	mov	r2, r4
 80092e4:	4629      	mov	r1, r5
 80092e6:	4630      	mov	r0, r6
 80092e8:	f7ff ff93 	bl	8009212 <__sfputs_r>
 80092ec:	3001      	adds	r0, #1
 80092ee:	f000 80aa 	beq.w	8009446 <_vfiprintf_r+0x20e>
 80092f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80092f4:	445a      	add	r2, fp
 80092f6:	9209      	str	r2, [sp, #36]	; 0x24
 80092f8:	f89a 3000 	ldrb.w	r3, [sl]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	f000 80a2 	beq.w	8009446 <_vfiprintf_r+0x20e>
 8009302:	2300      	movs	r3, #0
 8009304:	f04f 32ff 	mov.w	r2, #4294967295
 8009308:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800930c:	f10a 0a01 	add.w	sl, sl, #1
 8009310:	9304      	str	r3, [sp, #16]
 8009312:	9307      	str	r3, [sp, #28]
 8009314:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009318:	931a      	str	r3, [sp, #104]	; 0x68
 800931a:	4654      	mov	r4, sl
 800931c:	2205      	movs	r2, #5
 800931e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009322:	4858      	ldr	r0, [pc, #352]	; (8009484 <_vfiprintf_r+0x24c>)
 8009324:	f7f6 ff64 	bl	80001f0 <memchr>
 8009328:	9a04      	ldr	r2, [sp, #16]
 800932a:	b9d8      	cbnz	r0, 8009364 <_vfiprintf_r+0x12c>
 800932c:	06d1      	lsls	r1, r2, #27
 800932e:	bf44      	itt	mi
 8009330:	2320      	movmi	r3, #32
 8009332:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009336:	0713      	lsls	r3, r2, #28
 8009338:	bf44      	itt	mi
 800933a:	232b      	movmi	r3, #43	; 0x2b
 800933c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009340:	f89a 3000 	ldrb.w	r3, [sl]
 8009344:	2b2a      	cmp	r3, #42	; 0x2a
 8009346:	d015      	beq.n	8009374 <_vfiprintf_r+0x13c>
 8009348:	9a07      	ldr	r2, [sp, #28]
 800934a:	4654      	mov	r4, sl
 800934c:	2000      	movs	r0, #0
 800934e:	f04f 0c0a 	mov.w	ip, #10
 8009352:	4621      	mov	r1, r4
 8009354:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009358:	3b30      	subs	r3, #48	; 0x30
 800935a:	2b09      	cmp	r3, #9
 800935c:	d94e      	bls.n	80093fc <_vfiprintf_r+0x1c4>
 800935e:	b1b0      	cbz	r0, 800938e <_vfiprintf_r+0x156>
 8009360:	9207      	str	r2, [sp, #28]
 8009362:	e014      	b.n	800938e <_vfiprintf_r+0x156>
 8009364:	eba0 0308 	sub.w	r3, r0, r8
 8009368:	fa09 f303 	lsl.w	r3, r9, r3
 800936c:	4313      	orrs	r3, r2
 800936e:	9304      	str	r3, [sp, #16]
 8009370:	46a2      	mov	sl, r4
 8009372:	e7d2      	b.n	800931a <_vfiprintf_r+0xe2>
 8009374:	9b03      	ldr	r3, [sp, #12]
 8009376:	1d19      	adds	r1, r3, #4
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	9103      	str	r1, [sp, #12]
 800937c:	2b00      	cmp	r3, #0
 800937e:	bfbb      	ittet	lt
 8009380:	425b      	neglt	r3, r3
 8009382:	f042 0202 	orrlt.w	r2, r2, #2
 8009386:	9307      	strge	r3, [sp, #28]
 8009388:	9307      	strlt	r3, [sp, #28]
 800938a:	bfb8      	it	lt
 800938c:	9204      	strlt	r2, [sp, #16]
 800938e:	7823      	ldrb	r3, [r4, #0]
 8009390:	2b2e      	cmp	r3, #46	; 0x2e
 8009392:	d10c      	bne.n	80093ae <_vfiprintf_r+0x176>
 8009394:	7863      	ldrb	r3, [r4, #1]
 8009396:	2b2a      	cmp	r3, #42	; 0x2a
 8009398:	d135      	bne.n	8009406 <_vfiprintf_r+0x1ce>
 800939a:	9b03      	ldr	r3, [sp, #12]
 800939c:	1d1a      	adds	r2, r3, #4
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	9203      	str	r2, [sp, #12]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	bfb8      	it	lt
 80093a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80093aa:	3402      	adds	r4, #2
 80093ac:	9305      	str	r3, [sp, #20]
 80093ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009494 <_vfiprintf_r+0x25c>
 80093b2:	7821      	ldrb	r1, [r4, #0]
 80093b4:	2203      	movs	r2, #3
 80093b6:	4650      	mov	r0, sl
 80093b8:	f7f6 ff1a 	bl	80001f0 <memchr>
 80093bc:	b140      	cbz	r0, 80093d0 <_vfiprintf_r+0x198>
 80093be:	2340      	movs	r3, #64	; 0x40
 80093c0:	eba0 000a 	sub.w	r0, r0, sl
 80093c4:	fa03 f000 	lsl.w	r0, r3, r0
 80093c8:	9b04      	ldr	r3, [sp, #16]
 80093ca:	4303      	orrs	r3, r0
 80093cc:	3401      	adds	r4, #1
 80093ce:	9304      	str	r3, [sp, #16]
 80093d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093d4:	482c      	ldr	r0, [pc, #176]	; (8009488 <_vfiprintf_r+0x250>)
 80093d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80093da:	2206      	movs	r2, #6
 80093dc:	f7f6 ff08 	bl	80001f0 <memchr>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	d03f      	beq.n	8009464 <_vfiprintf_r+0x22c>
 80093e4:	4b29      	ldr	r3, [pc, #164]	; (800948c <_vfiprintf_r+0x254>)
 80093e6:	bb1b      	cbnz	r3, 8009430 <_vfiprintf_r+0x1f8>
 80093e8:	9b03      	ldr	r3, [sp, #12]
 80093ea:	3307      	adds	r3, #7
 80093ec:	f023 0307 	bic.w	r3, r3, #7
 80093f0:	3308      	adds	r3, #8
 80093f2:	9303      	str	r3, [sp, #12]
 80093f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093f6:	443b      	add	r3, r7
 80093f8:	9309      	str	r3, [sp, #36]	; 0x24
 80093fa:	e767      	b.n	80092cc <_vfiprintf_r+0x94>
 80093fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009400:	460c      	mov	r4, r1
 8009402:	2001      	movs	r0, #1
 8009404:	e7a5      	b.n	8009352 <_vfiprintf_r+0x11a>
 8009406:	2300      	movs	r3, #0
 8009408:	3401      	adds	r4, #1
 800940a:	9305      	str	r3, [sp, #20]
 800940c:	4619      	mov	r1, r3
 800940e:	f04f 0c0a 	mov.w	ip, #10
 8009412:	4620      	mov	r0, r4
 8009414:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009418:	3a30      	subs	r2, #48	; 0x30
 800941a:	2a09      	cmp	r2, #9
 800941c:	d903      	bls.n	8009426 <_vfiprintf_r+0x1ee>
 800941e:	2b00      	cmp	r3, #0
 8009420:	d0c5      	beq.n	80093ae <_vfiprintf_r+0x176>
 8009422:	9105      	str	r1, [sp, #20]
 8009424:	e7c3      	b.n	80093ae <_vfiprintf_r+0x176>
 8009426:	fb0c 2101 	mla	r1, ip, r1, r2
 800942a:	4604      	mov	r4, r0
 800942c:	2301      	movs	r3, #1
 800942e:	e7f0      	b.n	8009412 <_vfiprintf_r+0x1da>
 8009430:	ab03      	add	r3, sp, #12
 8009432:	9300      	str	r3, [sp, #0]
 8009434:	462a      	mov	r2, r5
 8009436:	4b16      	ldr	r3, [pc, #88]	; (8009490 <_vfiprintf_r+0x258>)
 8009438:	a904      	add	r1, sp, #16
 800943a:	4630      	mov	r0, r6
 800943c:	f7fb fdce 	bl	8004fdc <_printf_float>
 8009440:	4607      	mov	r7, r0
 8009442:	1c78      	adds	r0, r7, #1
 8009444:	d1d6      	bne.n	80093f4 <_vfiprintf_r+0x1bc>
 8009446:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009448:	07d9      	lsls	r1, r3, #31
 800944a:	d405      	bmi.n	8009458 <_vfiprintf_r+0x220>
 800944c:	89ab      	ldrh	r3, [r5, #12]
 800944e:	059a      	lsls	r2, r3, #22
 8009450:	d402      	bmi.n	8009458 <_vfiprintf_r+0x220>
 8009452:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009454:	f7fe ff68 	bl	8008328 <__retarget_lock_release_recursive>
 8009458:	89ab      	ldrh	r3, [r5, #12]
 800945a:	065b      	lsls	r3, r3, #25
 800945c:	f53f af12 	bmi.w	8009284 <_vfiprintf_r+0x4c>
 8009460:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009462:	e711      	b.n	8009288 <_vfiprintf_r+0x50>
 8009464:	ab03      	add	r3, sp, #12
 8009466:	9300      	str	r3, [sp, #0]
 8009468:	462a      	mov	r2, r5
 800946a:	4b09      	ldr	r3, [pc, #36]	; (8009490 <_vfiprintf_r+0x258>)
 800946c:	a904      	add	r1, sp, #16
 800946e:	4630      	mov	r0, r6
 8009470:	f7fc f858 	bl	8005524 <_printf_i>
 8009474:	e7e4      	b.n	8009440 <_vfiprintf_r+0x208>
 8009476:	bf00      	nop
 8009478:	08009ab8 	.word	0x08009ab8
 800947c:	08009ad8 	.word	0x08009ad8
 8009480:	08009a98 	.word	0x08009a98
 8009484:	08009cd4 	.word	0x08009cd4
 8009488:	08009cde 	.word	0x08009cde
 800948c:	08004fdd 	.word	0x08004fdd
 8009490:	08009213 	.word	0x08009213
 8009494:	08009cda 	.word	0x08009cda

08009498 <nan>:
 8009498:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80094a0 <nan+0x8>
 800949c:	4770      	bx	lr
 800949e:	bf00      	nop
 80094a0:	00000000 	.word	0x00000000
 80094a4:	7ff80000 	.word	0x7ff80000

080094a8 <_sbrk_r>:
 80094a8:	b538      	push	{r3, r4, r5, lr}
 80094aa:	4d06      	ldr	r5, [pc, #24]	; (80094c4 <_sbrk_r+0x1c>)
 80094ac:	2300      	movs	r3, #0
 80094ae:	4604      	mov	r4, r0
 80094b0:	4608      	mov	r0, r1
 80094b2:	602b      	str	r3, [r5, #0]
 80094b4:	f7f8 fa54 	bl	8001960 <_sbrk>
 80094b8:	1c43      	adds	r3, r0, #1
 80094ba:	d102      	bne.n	80094c2 <_sbrk_r+0x1a>
 80094bc:	682b      	ldr	r3, [r5, #0]
 80094be:	b103      	cbz	r3, 80094c2 <_sbrk_r+0x1a>
 80094c0:	6023      	str	r3, [r4, #0]
 80094c2:	bd38      	pop	{r3, r4, r5, pc}
 80094c4:	200002e0 	.word	0x200002e0

080094c8 <__sread>:
 80094c8:	b510      	push	{r4, lr}
 80094ca:	460c      	mov	r4, r1
 80094cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094d0:	f000 f92e 	bl	8009730 <_read_r>
 80094d4:	2800      	cmp	r0, #0
 80094d6:	bfab      	itete	ge
 80094d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80094da:	89a3      	ldrhlt	r3, [r4, #12]
 80094dc:	181b      	addge	r3, r3, r0
 80094de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094e2:	bfac      	ite	ge
 80094e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80094e6:	81a3      	strhlt	r3, [r4, #12]
 80094e8:	bd10      	pop	{r4, pc}

080094ea <__swrite>:
 80094ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094ee:	461f      	mov	r7, r3
 80094f0:	898b      	ldrh	r3, [r1, #12]
 80094f2:	05db      	lsls	r3, r3, #23
 80094f4:	4605      	mov	r5, r0
 80094f6:	460c      	mov	r4, r1
 80094f8:	4616      	mov	r6, r2
 80094fa:	d505      	bpl.n	8009508 <__swrite+0x1e>
 80094fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009500:	2302      	movs	r3, #2
 8009502:	2200      	movs	r2, #0
 8009504:	f000 f8b6 	bl	8009674 <_lseek_r>
 8009508:	89a3      	ldrh	r3, [r4, #12]
 800950a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800950e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009512:	81a3      	strh	r3, [r4, #12]
 8009514:	4632      	mov	r2, r6
 8009516:	463b      	mov	r3, r7
 8009518:	4628      	mov	r0, r5
 800951a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800951e:	f000 b835 	b.w	800958c <_write_r>

08009522 <__sseek>:
 8009522:	b510      	push	{r4, lr}
 8009524:	460c      	mov	r4, r1
 8009526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800952a:	f000 f8a3 	bl	8009674 <_lseek_r>
 800952e:	1c43      	adds	r3, r0, #1
 8009530:	89a3      	ldrh	r3, [r4, #12]
 8009532:	bf15      	itete	ne
 8009534:	6560      	strne	r0, [r4, #84]	; 0x54
 8009536:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800953a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800953e:	81a3      	strheq	r3, [r4, #12]
 8009540:	bf18      	it	ne
 8009542:	81a3      	strhne	r3, [r4, #12]
 8009544:	bd10      	pop	{r4, pc}

08009546 <__sclose>:
 8009546:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800954a:	f000 b84f 	b.w	80095ec <_close_r>

0800954e <strncmp>:
 800954e:	b510      	push	{r4, lr}
 8009550:	b16a      	cbz	r2, 800956e <strncmp+0x20>
 8009552:	3901      	subs	r1, #1
 8009554:	1884      	adds	r4, r0, r2
 8009556:	f810 3b01 	ldrb.w	r3, [r0], #1
 800955a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800955e:	4293      	cmp	r3, r2
 8009560:	d103      	bne.n	800956a <strncmp+0x1c>
 8009562:	42a0      	cmp	r0, r4
 8009564:	d001      	beq.n	800956a <strncmp+0x1c>
 8009566:	2b00      	cmp	r3, #0
 8009568:	d1f5      	bne.n	8009556 <strncmp+0x8>
 800956a:	1a98      	subs	r0, r3, r2
 800956c:	bd10      	pop	{r4, pc}
 800956e:	4610      	mov	r0, r2
 8009570:	e7fc      	b.n	800956c <strncmp+0x1e>

08009572 <__ascii_wctomb>:
 8009572:	b149      	cbz	r1, 8009588 <__ascii_wctomb+0x16>
 8009574:	2aff      	cmp	r2, #255	; 0xff
 8009576:	bf85      	ittet	hi
 8009578:	238a      	movhi	r3, #138	; 0x8a
 800957a:	6003      	strhi	r3, [r0, #0]
 800957c:	700a      	strbls	r2, [r1, #0]
 800957e:	f04f 30ff 	movhi.w	r0, #4294967295
 8009582:	bf98      	it	ls
 8009584:	2001      	movls	r0, #1
 8009586:	4770      	bx	lr
 8009588:	4608      	mov	r0, r1
 800958a:	4770      	bx	lr

0800958c <_write_r>:
 800958c:	b538      	push	{r3, r4, r5, lr}
 800958e:	4d07      	ldr	r5, [pc, #28]	; (80095ac <_write_r+0x20>)
 8009590:	4604      	mov	r4, r0
 8009592:	4608      	mov	r0, r1
 8009594:	4611      	mov	r1, r2
 8009596:	2200      	movs	r2, #0
 8009598:	602a      	str	r2, [r5, #0]
 800959a:	461a      	mov	r2, r3
 800959c:	f7f8 f98f 	bl	80018be <_write>
 80095a0:	1c43      	adds	r3, r0, #1
 80095a2:	d102      	bne.n	80095aa <_write_r+0x1e>
 80095a4:	682b      	ldr	r3, [r5, #0]
 80095a6:	b103      	cbz	r3, 80095aa <_write_r+0x1e>
 80095a8:	6023      	str	r3, [r4, #0]
 80095aa:	bd38      	pop	{r3, r4, r5, pc}
 80095ac:	200002e0 	.word	0x200002e0

080095b0 <__assert_func>:
 80095b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80095b2:	4614      	mov	r4, r2
 80095b4:	461a      	mov	r2, r3
 80095b6:	4b09      	ldr	r3, [pc, #36]	; (80095dc <__assert_func+0x2c>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4605      	mov	r5, r0
 80095bc:	68d8      	ldr	r0, [r3, #12]
 80095be:	b14c      	cbz	r4, 80095d4 <__assert_func+0x24>
 80095c0:	4b07      	ldr	r3, [pc, #28]	; (80095e0 <__assert_func+0x30>)
 80095c2:	9100      	str	r1, [sp, #0]
 80095c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80095c8:	4906      	ldr	r1, [pc, #24]	; (80095e4 <__assert_func+0x34>)
 80095ca:	462b      	mov	r3, r5
 80095cc:	f000 f81e 	bl	800960c <fiprintf>
 80095d0:	f000 f8c0 	bl	8009754 <abort>
 80095d4:	4b04      	ldr	r3, [pc, #16]	; (80095e8 <__assert_func+0x38>)
 80095d6:	461c      	mov	r4, r3
 80095d8:	e7f3      	b.n	80095c2 <__assert_func+0x12>
 80095da:	bf00      	nop
 80095dc:	2000001c 	.word	0x2000001c
 80095e0:	08009ce5 	.word	0x08009ce5
 80095e4:	08009cf2 	.word	0x08009cf2
 80095e8:	08009d20 	.word	0x08009d20

080095ec <_close_r>:
 80095ec:	b538      	push	{r3, r4, r5, lr}
 80095ee:	4d06      	ldr	r5, [pc, #24]	; (8009608 <_close_r+0x1c>)
 80095f0:	2300      	movs	r3, #0
 80095f2:	4604      	mov	r4, r0
 80095f4:	4608      	mov	r0, r1
 80095f6:	602b      	str	r3, [r5, #0]
 80095f8:	f7f8 f97d 	bl	80018f6 <_close>
 80095fc:	1c43      	adds	r3, r0, #1
 80095fe:	d102      	bne.n	8009606 <_close_r+0x1a>
 8009600:	682b      	ldr	r3, [r5, #0]
 8009602:	b103      	cbz	r3, 8009606 <_close_r+0x1a>
 8009604:	6023      	str	r3, [r4, #0]
 8009606:	bd38      	pop	{r3, r4, r5, pc}
 8009608:	200002e0 	.word	0x200002e0

0800960c <fiprintf>:
 800960c:	b40e      	push	{r1, r2, r3}
 800960e:	b503      	push	{r0, r1, lr}
 8009610:	4601      	mov	r1, r0
 8009612:	ab03      	add	r3, sp, #12
 8009614:	4805      	ldr	r0, [pc, #20]	; (800962c <fiprintf+0x20>)
 8009616:	f853 2b04 	ldr.w	r2, [r3], #4
 800961a:	6800      	ldr	r0, [r0, #0]
 800961c:	9301      	str	r3, [sp, #4]
 800961e:	f7ff fe0b 	bl	8009238 <_vfiprintf_r>
 8009622:	b002      	add	sp, #8
 8009624:	f85d eb04 	ldr.w	lr, [sp], #4
 8009628:	b003      	add	sp, #12
 800962a:	4770      	bx	lr
 800962c:	2000001c 	.word	0x2000001c

08009630 <_fstat_r>:
 8009630:	b538      	push	{r3, r4, r5, lr}
 8009632:	4d07      	ldr	r5, [pc, #28]	; (8009650 <_fstat_r+0x20>)
 8009634:	2300      	movs	r3, #0
 8009636:	4604      	mov	r4, r0
 8009638:	4608      	mov	r0, r1
 800963a:	4611      	mov	r1, r2
 800963c:	602b      	str	r3, [r5, #0]
 800963e:	f7f8 f966 	bl	800190e <_fstat>
 8009642:	1c43      	adds	r3, r0, #1
 8009644:	d102      	bne.n	800964c <_fstat_r+0x1c>
 8009646:	682b      	ldr	r3, [r5, #0]
 8009648:	b103      	cbz	r3, 800964c <_fstat_r+0x1c>
 800964a:	6023      	str	r3, [r4, #0]
 800964c:	bd38      	pop	{r3, r4, r5, pc}
 800964e:	bf00      	nop
 8009650:	200002e0 	.word	0x200002e0

08009654 <_isatty_r>:
 8009654:	b538      	push	{r3, r4, r5, lr}
 8009656:	4d06      	ldr	r5, [pc, #24]	; (8009670 <_isatty_r+0x1c>)
 8009658:	2300      	movs	r3, #0
 800965a:	4604      	mov	r4, r0
 800965c:	4608      	mov	r0, r1
 800965e:	602b      	str	r3, [r5, #0]
 8009660:	f7f8 f965 	bl	800192e <_isatty>
 8009664:	1c43      	adds	r3, r0, #1
 8009666:	d102      	bne.n	800966e <_isatty_r+0x1a>
 8009668:	682b      	ldr	r3, [r5, #0]
 800966a:	b103      	cbz	r3, 800966e <_isatty_r+0x1a>
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	bd38      	pop	{r3, r4, r5, pc}
 8009670:	200002e0 	.word	0x200002e0

08009674 <_lseek_r>:
 8009674:	b538      	push	{r3, r4, r5, lr}
 8009676:	4d07      	ldr	r5, [pc, #28]	; (8009694 <_lseek_r+0x20>)
 8009678:	4604      	mov	r4, r0
 800967a:	4608      	mov	r0, r1
 800967c:	4611      	mov	r1, r2
 800967e:	2200      	movs	r2, #0
 8009680:	602a      	str	r2, [r5, #0]
 8009682:	461a      	mov	r2, r3
 8009684:	f7f8 f95e 	bl	8001944 <_lseek>
 8009688:	1c43      	adds	r3, r0, #1
 800968a:	d102      	bne.n	8009692 <_lseek_r+0x1e>
 800968c:	682b      	ldr	r3, [r5, #0]
 800968e:	b103      	cbz	r3, 8009692 <_lseek_r+0x1e>
 8009690:	6023      	str	r3, [r4, #0]
 8009692:	bd38      	pop	{r3, r4, r5, pc}
 8009694:	200002e0 	.word	0x200002e0

08009698 <memmove>:
 8009698:	4288      	cmp	r0, r1
 800969a:	b510      	push	{r4, lr}
 800969c:	eb01 0402 	add.w	r4, r1, r2
 80096a0:	d902      	bls.n	80096a8 <memmove+0x10>
 80096a2:	4284      	cmp	r4, r0
 80096a4:	4623      	mov	r3, r4
 80096a6:	d807      	bhi.n	80096b8 <memmove+0x20>
 80096a8:	1e43      	subs	r3, r0, #1
 80096aa:	42a1      	cmp	r1, r4
 80096ac:	d008      	beq.n	80096c0 <memmove+0x28>
 80096ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80096b6:	e7f8      	b.n	80096aa <memmove+0x12>
 80096b8:	4402      	add	r2, r0
 80096ba:	4601      	mov	r1, r0
 80096bc:	428a      	cmp	r2, r1
 80096be:	d100      	bne.n	80096c2 <memmove+0x2a>
 80096c0:	bd10      	pop	{r4, pc}
 80096c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80096c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80096ca:	e7f7      	b.n	80096bc <memmove+0x24>

080096cc <__malloc_lock>:
 80096cc:	4801      	ldr	r0, [pc, #4]	; (80096d4 <__malloc_lock+0x8>)
 80096ce:	f7fe be2a 	b.w	8008326 <__retarget_lock_acquire_recursive>
 80096d2:	bf00      	nop
 80096d4:	200002d8 	.word	0x200002d8

080096d8 <__malloc_unlock>:
 80096d8:	4801      	ldr	r0, [pc, #4]	; (80096e0 <__malloc_unlock+0x8>)
 80096da:	f7fe be25 	b.w	8008328 <__retarget_lock_release_recursive>
 80096de:	bf00      	nop
 80096e0:	200002d8 	.word	0x200002d8

080096e4 <_realloc_r>:
 80096e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096e6:	4607      	mov	r7, r0
 80096e8:	4614      	mov	r4, r2
 80096ea:	460e      	mov	r6, r1
 80096ec:	b921      	cbnz	r1, 80096f8 <_realloc_r+0x14>
 80096ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80096f2:	4611      	mov	r1, r2
 80096f4:	f7ff bbc0 	b.w	8008e78 <_malloc_r>
 80096f8:	b922      	cbnz	r2, 8009704 <_realloc_r+0x20>
 80096fa:	f7ff fb6d 	bl	8008dd8 <_free_r>
 80096fe:	4625      	mov	r5, r4
 8009700:	4628      	mov	r0, r5
 8009702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009704:	f000 f82d 	bl	8009762 <_malloc_usable_size_r>
 8009708:	42a0      	cmp	r0, r4
 800970a:	d20f      	bcs.n	800972c <_realloc_r+0x48>
 800970c:	4621      	mov	r1, r4
 800970e:	4638      	mov	r0, r7
 8009710:	f7ff fbb2 	bl	8008e78 <_malloc_r>
 8009714:	4605      	mov	r5, r0
 8009716:	2800      	cmp	r0, #0
 8009718:	d0f2      	beq.n	8009700 <_realloc_r+0x1c>
 800971a:	4631      	mov	r1, r6
 800971c:	4622      	mov	r2, r4
 800971e:	f7fe fe83 	bl	8008428 <memcpy>
 8009722:	4631      	mov	r1, r6
 8009724:	4638      	mov	r0, r7
 8009726:	f7ff fb57 	bl	8008dd8 <_free_r>
 800972a:	e7e9      	b.n	8009700 <_realloc_r+0x1c>
 800972c:	4635      	mov	r5, r6
 800972e:	e7e7      	b.n	8009700 <_realloc_r+0x1c>

08009730 <_read_r>:
 8009730:	b538      	push	{r3, r4, r5, lr}
 8009732:	4d07      	ldr	r5, [pc, #28]	; (8009750 <_read_r+0x20>)
 8009734:	4604      	mov	r4, r0
 8009736:	4608      	mov	r0, r1
 8009738:	4611      	mov	r1, r2
 800973a:	2200      	movs	r2, #0
 800973c:	602a      	str	r2, [r5, #0]
 800973e:	461a      	mov	r2, r3
 8009740:	f7f8 f8a0 	bl	8001884 <_read>
 8009744:	1c43      	adds	r3, r0, #1
 8009746:	d102      	bne.n	800974e <_read_r+0x1e>
 8009748:	682b      	ldr	r3, [r5, #0]
 800974a:	b103      	cbz	r3, 800974e <_read_r+0x1e>
 800974c:	6023      	str	r3, [r4, #0]
 800974e:	bd38      	pop	{r3, r4, r5, pc}
 8009750:	200002e0 	.word	0x200002e0

08009754 <abort>:
 8009754:	b508      	push	{r3, lr}
 8009756:	2006      	movs	r0, #6
 8009758:	f000 f834 	bl	80097c4 <raise>
 800975c:	2001      	movs	r0, #1
 800975e:	f7f8 f887 	bl	8001870 <_exit>

08009762 <_malloc_usable_size_r>:
 8009762:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009766:	1f18      	subs	r0, r3, #4
 8009768:	2b00      	cmp	r3, #0
 800976a:	bfbc      	itt	lt
 800976c:	580b      	ldrlt	r3, [r1, r0]
 800976e:	18c0      	addlt	r0, r0, r3
 8009770:	4770      	bx	lr

08009772 <_raise_r>:
 8009772:	291f      	cmp	r1, #31
 8009774:	b538      	push	{r3, r4, r5, lr}
 8009776:	4604      	mov	r4, r0
 8009778:	460d      	mov	r5, r1
 800977a:	d904      	bls.n	8009786 <_raise_r+0x14>
 800977c:	2316      	movs	r3, #22
 800977e:	6003      	str	r3, [r0, #0]
 8009780:	f04f 30ff 	mov.w	r0, #4294967295
 8009784:	bd38      	pop	{r3, r4, r5, pc}
 8009786:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009788:	b112      	cbz	r2, 8009790 <_raise_r+0x1e>
 800978a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800978e:	b94b      	cbnz	r3, 80097a4 <_raise_r+0x32>
 8009790:	4620      	mov	r0, r4
 8009792:	f000 f831 	bl	80097f8 <_getpid_r>
 8009796:	462a      	mov	r2, r5
 8009798:	4601      	mov	r1, r0
 800979a:	4620      	mov	r0, r4
 800979c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097a0:	f000 b818 	b.w	80097d4 <_kill_r>
 80097a4:	2b01      	cmp	r3, #1
 80097a6:	d00a      	beq.n	80097be <_raise_r+0x4c>
 80097a8:	1c59      	adds	r1, r3, #1
 80097aa:	d103      	bne.n	80097b4 <_raise_r+0x42>
 80097ac:	2316      	movs	r3, #22
 80097ae:	6003      	str	r3, [r0, #0]
 80097b0:	2001      	movs	r0, #1
 80097b2:	e7e7      	b.n	8009784 <_raise_r+0x12>
 80097b4:	2400      	movs	r4, #0
 80097b6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80097ba:	4628      	mov	r0, r5
 80097bc:	4798      	blx	r3
 80097be:	2000      	movs	r0, #0
 80097c0:	e7e0      	b.n	8009784 <_raise_r+0x12>
	...

080097c4 <raise>:
 80097c4:	4b02      	ldr	r3, [pc, #8]	; (80097d0 <raise+0xc>)
 80097c6:	4601      	mov	r1, r0
 80097c8:	6818      	ldr	r0, [r3, #0]
 80097ca:	f7ff bfd2 	b.w	8009772 <_raise_r>
 80097ce:	bf00      	nop
 80097d0:	2000001c 	.word	0x2000001c

080097d4 <_kill_r>:
 80097d4:	b538      	push	{r3, r4, r5, lr}
 80097d6:	4d07      	ldr	r5, [pc, #28]	; (80097f4 <_kill_r+0x20>)
 80097d8:	2300      	movs	r3, #0
 80097da:	4604      	mov	r4, r0
 80097dc:	4608      	mov	r0, r1
 80097de:	4611      	mov	r1, r2
 80097e0:	602b      	str	r3, [r5, #0]
 80097e2:	f7f8 f835 	bl	8001850 <_kill>
 80097e6:	1c43      	adds	r3, r0, #1
 80097e8:	d102      	bne.n	80097f0 <_kill_r+0x1c>
 80097ea:	682b      	ldr	r3, [r5, #0]
 80097ec:	b103      	cbz	r3, 80097f0 <_kill_r+0x1c>
 80097ee:	6023      	str	r3, [r4, #0]
 80097f0:	bd38      	pop	{r3, r4, r5, pc}
 80097f2:	bf00      	nop
 80097f4:	200002e0 	.word	0x200002e0

080097f8 <_getpid_r>:
 80097f8:	f7f8 b822 	b.w	8001840 <_getpid>

080097fc <_init>:
 80097fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097fe:	bf00      	nop
 8009800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009802:	bc08      	pop	{r3}
 8009804:	469e      	mov	lr, r3
 8009806:	4770      	bx	lr

08009808 <_fini>:
 8009808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800980a:	bf00      	nop
 800980c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800980e:	bc08      	pop	{r3}
 8009810:	469e      	mov	lr, r3
 8009812:	4770      	bx	lr
