Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: mux.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mux.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mux"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : mux
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" into library work
Parsing module <mux>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mux>.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 63: Signal <Din0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 64: Signal <Din1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 65: Signal <Din2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 66: Signal <Din3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 67: Signal <Din4> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 68: Signal <Din5> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 69: Signal <Din6> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 70: Signal <Din7> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 71: Signal <Din8> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 72: Signal <Din9> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 73: Signal <Din10> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 74: Signal <Din11> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 75: Signal <Din12> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 76: Signal <Din13> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 77: Signal <Din14> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 78: Signal <Din15> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 79: Signal <Din16> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 80: Signal <Din17> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 81: Signal <Din18> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 82: Signal <Din19> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 83: Signal <Din20> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 84: Signal <Din21> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 85: Signal <Din22> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 86: Signal <Din23> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 87: Signal <Din24> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 88: Signal <Din25> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 89: Signal <Din26> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 90: Signal <Din27> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 91: Signal <Din28> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 92: Signal <Din29> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 93: Signal <Din30> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v" Line 94: Signal <Din31> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mux>.
    Related source file is "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux.v".
    Found 32-bit 32-to-1 multiplexer for signal <Dout> created at line 62.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 1
 32-bit 32-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 1
 32-bit 32-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mux> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mux, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mux.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 352
#      LUT6                        : 320
#      MUXF7                       : 32
# IO Buffers                       : 1061
#      IBUF                        : 1029
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  320  out of  27288     1%  
    Number used as Logic:               320  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    320
   Number with an unused Flip Flop:     320  out of    320   100%  
   Number with an unused LUT:             0  out of    320     0%  
   Number of fully used LUT-FF pairs:     0  out of    320     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                        1061
 Number of bonded IOBs:                1061  out of    296   358% (*) 

Specific Feature Utilization:

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 8.176ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1696 / 32
-------------------------------------------------------------------------
Delay:               8.176ns (Levels of Logic = 5)
  Source:            Ard<1> (PAD)
  Destination:       Dout<31> (PAD)

  Data Path: Ard<1> to Dout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   1.222   2.431  Ard_1_IBUF (Ard_1_IBUF)
     LUT6:I0->O            1   0.203   0.827  Mmux_Dout_81 (Mmux_Dout_81)
     LUT6:I2->O            1   0.203   0.000  Mmux_Dout_3 (Mmux_Dout_3)
     MUXF7:I1->O           1   0.140   0.579  Mmux_Dout_2_f7 (Dout_0_OBUF)
     OBUF:I->O                 2.571          Dout_0_OBUF (Dout<0>)
    ----------------------------------------
    Total                      8.176ns (4.339ns logic, 3.837ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 10.49 secs
 
--> 


Total memory usage is 475952 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    0 (   0 filtered)

